
F303RE_LEO_cube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000148fc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bf8  08014aa0  08014aa0  00024aa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015698  08015698  000301ec  2**0
                  CONTENTS
  4 .ARM          00000000  08015698  08015698  000301ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08015698  08015698  000301ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015698  08015698  00025698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801569c  0801569c  0002569c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080156a0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ee38  200001f0  0801588c  000301f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000a00  2000f028  0801588c  0003f028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00055cb3  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00009031  00000000  00000000  00085ecf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0001e114  00000000  00000000  0008ef00  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001d48  00000000  00000000  000ad018  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00005198  00000000  00000000  000aed60  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001c1e5  00000000  00000000  000b3ef8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000a105  00000000  00000000  000d00dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000da1e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cec  00000000  00000000  000da260  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08014a84 	.word	0x08014a84

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08014a84 	.word	0x08014a84

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpun>:
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x10>
 8000aa6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aaa:	d10a      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x20>
 8000ab6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0001 	mov.w	r0, #1
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2iz>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad0:	d215      	bcs.n	8000afe <__aeabi_d2iz+0x36>
 8000ad2:	d511      	bpl.n	8000af8 <__aeabi_d2iz+0x30>
 8000ad4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000adc:	d912      	bls.n	8000b04 <__aeabi_d2iz+0x3c>
 8000ade:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b02:	d105      	bne.n	8000b10 <__aeabi_d2iz+0x48>
 8000b04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	bf08      	it	eq
 8000b0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_d2uiz>:
 8000b18:	004a      	lsls	r2, r1, #1
 8000b1a:	d211      	bcs.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d211      	bcs.n	8000b46 <__aeabi_d2uiz+0x2e>
 8000b22:	d50d      	bpl.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d40e      	bmi.n	8000b4c <__aeabi_d2uiz+0x34>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_d2uiz+0x3a>
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0000 	mov.w	r0, #0
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <parseCounterCmd>:
 * @param  None
 * @retval Command ACK or ERR
 */
#ifdef USE_COUNTER
command parseCounterCmd(void)
{
 8000bf8:	b510      	push	{r4, lr}
 8000bfa:	b082      	sub	sp, #8
 * @param  None
 * @retval Command
 */
command giveNextCmd(void){
	uint8_t cmdNext[5];
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000bfc:	4668      	mov	r0, sp
 8000bfe:	2105      	movs	r1, #5
 8000c00:	f001 fb3a 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000c04:	2803      	cmp	r0, #3
 8000c06:	d802      	bhi.n	8000c0e <parseCounterCmd+0x16>
	cmdIn = (error > 0) ? error : CMD_END;
 8000c08:	48b3      	ldr	r0, [pc, #716]	; (8000ed8 <parseCounterCmd+0x2e0>)
}
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd10      	pop	{r4, pc}
 8000c0e:	9b00      	ldr	r3, [sp, #0]
	switch(cmdIn){
 8000c10:	4ab2      	ldr	r2, [pc, #712]	; (8000edc <parseCounterCmd+0x2e4>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	f000 8101 	beq.w	8000e1a <parseCounterCmd+0x222>
 8000c18:	d824      	bhi.n	8000c64 <parseCounterCmd+0x6c>
 8000c1a:	4ab1      	ldr	r2, [pc, #708]	; (8000ee0 <parseCounterCmd+0x2e8>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d061      	beq.n	8000ce4 <parseCounterCmd+0xec>
 8000c20:	d872      	bhi.n	8000d08 <parseCounterCmd+0x110>
 8000c22:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 8000c26:	4293      	cmp	r3, r2
 8000c28:	f000 810b 	beq.w	8000e42 <parseCounterCmd+0x24a>
 8000c2c:	4aad      	ldr	r2, [pc, #692]	; (8000ee4 <parseCounterCmd+0x2ec>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d03a      	beq.n	8000ca8 <parseCounterCmd+0xb0>
 8000c32:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d1e6      	bne.n	8000c08 <parseCounterCmd+0x10>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000c3a:	4668      	mov	r0, sp
 8000c3c:	2105      	movs	r1, #5
 8000c3e:	f001 fb1b 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000c42:	2803      	cmp	r0, #3
 8000c44:	d937      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000c46:	9a00      	ldr	r2, [sp, #0]
		if(isCounterIcPresc1(cmdIn)){
 8000c48:	4ba7      	ldr	r3, [pc, #668]	; (8000ee8 <parseCounterCmd+0x2f0>)
 8000c4a:	4413      	add	r3, r2
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	f240 811b 	bls.w	8000e88 <parseCounterCmd+0x290>
 8000c52:	4ba6      	ldr	r3, [pc, #664]	; (8000eec <parseCounterCmd+0x2f4>)
 8000c54:	429a      	cmp	r2, r3
 8000c56:	f040 81ec 	bne.w	8001032 <parseCounterCmd+0x43a>
				counterSetIc1Prescaler(4);
 8000c5a:	2004      	movs	r0, #4
 8000c5c:	f002 fc30 	bl	80034c0 <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000c60:	489d      	ldr	r0, [pc, #628]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000c62:	e7d2      	b.n	8000c0a <parseCounterCmd+0x12>
	switch(cmdIn){
 8000c64:	4aa2      	ldr	r2, [pc, #648]	; (8000ef0 <parseCounterCmd+0x2f8>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d028      	beq.n	8000cbc <parseCounterCmd+0xc4>
 8000c6a:	d87b      	bhi.n	8000d64 <parseCounterCmd+0x16c>
 8000c6c:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 8000c70:	f5a2 3286 	sub.w	r2, r2, #68608	; 0x10c00
 8000c74:	3af1      	subs	r2, #241	; 0xf1
 8000c76:	4293      	cmp	r3, r2
 8000c78:	f000 80bb 	beq.w	8000df2 <parseCounterCmd+0x1fa>
 8000c7c:	f102 7281 	add.w	r2, r2, #16908288	; 0x1020000
 8000c80:	f602 22ff 	addw	r2, r2, #2815	; 0xaff
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d00b      	beq.n	8000ca0 <parseCounterCmd+0xa8>
 8000c88:	f1a2 7201 	sub.w	r2, r2, #33816576	; 0x2040000
 8000c8c:	f5a2 3203 	sub.w	r2, r2, #134144	; 0x20c00
 8000c90:	f2a2 320f 	subw	r2, r2, #783	; 0x30f
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d1b7      	bne.n	8000c08 <parseCounterCmd+0x10>
		counterDeinit();
 8000c98:	f002 fb94 	bl	80033c4 <counterDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 8000c9c:	488e      	ldr	r0, [pc, #568]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000c9e:	e7b4      	b.n	8000c0a <parseCounterCmd+0x12>
		counterSendStop();
 8000ca0:	f002 fb7e 	bl	80033a0 <counterSendStop>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ca4:	488c      	ldr	r0, [pc, #560]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ca6:	e7b0      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000ca8:	4668      	mov	r0, sp
 8000caa:	2105      	movs	r1, #5
 8000cac:	f001 fae4 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000cb0:	2803      	cmp	r0, #3
 8000cb2:	f200 80db 	bhi.w	8000e6c <parseCounterCmd+0x274>
	cmdIn = (error > 0) ? error : CMD_END;
 8000cb6:	2096      	movs	r0, #150	; 0x96
}
 8000cb8:	b002      	add	sp, #8
 8000cba:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000cbc:	4668      	mov	r0, sp
 8000cbe:	2105      	movs	r1, #5
 8000cc0:	f001 fada 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000cc4:	2803      	cmp	r0, #3
 8000cc6:	d9f6      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000cc8:	9b00      	ldr	r3, [sp, #0]
		if(isCounterIcTiEvent(cmdIn)){
 8000cca:	4a8a      	ldr	r2, [pc, #552]	; (8000ef4 <parseCounterCmd+0x2fc>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	f000 80ff 	beq.w	8000ed0 <parseCounterCmd+0x2d8>
 8000cd2:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	f040 8151 	bne.w	8000f7e <parseCounterCmd+0x386>
				counterSetIcTi2_RisingFalling();
 8000cdc:	f002 fc56 	bl	800358c <counterSetIcTi2_RisingFalling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ce0:	487d      	ldr	r0, [pc, #500]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ce2:	e792      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000ce4:	4668      	mov	r0, sp
 8000ce6:	2105      	movs	r1, #5
 8000ce8:	f001 fac6 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000cec:	2803      	cmp	r0, #3
 8000cee:	d9e2      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000cf0:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000cf2:	4c79      	ldr	r4, [pc, #484]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000cf4:	42a0      	cmp	r0, r4
 8000cf6:	d0de      	beq.n	8000cb6 <parseCounterCmd+0xbe>
 8000cf8:	4b7f      	ldr	r3, [pc, #508]	; (8000ef8 <parseCounterCmd+0x300>)
 8000cfa:	4298      	cmp	r0, r3
 8000cfc:	d0db      	beq.n	8000cb6 <parseCounterCmd+0xbe>
			counterSetIc2SampleCount((uint16_t)cmdIn);
 8000cfe:	b280      	uxth	r0, r0
 8000d00:	f002 fbc0 	bl	8003484 <counterSetIc2SampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d04:	4620      	mov	r0, r4
 8000d06:	e780      	b.n	8000c0a <parseCounterCmd+0x12>
	switch(cmdIn){
 8000d08:	4a7c      	ldr	r2, [pc, #496]	; (8000efc <parseCounterCmd+0x304>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d05e      	beq.n	8000dcc <parseCounterCmd+0x1d4>
 8000d0e:	f502 0277 	add.w	r2, r2, #16187392	; 0xf70000
 8000d12:	f202 52f9 	addw	r2, r2, #1529	; 0x5f9
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d010      	beq.n	8000d3c <parseCounterCmd+0x144>
 8000d1a:	4a79      	ldr	r2, [pc, #484]	; (8000f00 <parseCounterCmd+0x308>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	f47f af73 	bne.w	8000c08 <parseCounterCmd+0x10>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8000d22:	4b78      	ldr	r3, [pc, #480]	; (8000f04 <parseCounterCmd+0x30c>)
 8000d24:	4669      	mov	r1, sp
 8000d26:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_CNT_CONFIG;
 8000d28:	2405      	movs	r4, #5
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_CNT_CONFIG;
 8000d30:	f8ad 4000 	strh.w	r4, [sp]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8000d34:	f00b faca 	bl	800c2cc <xQueueGenericSend>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d38:	4867      	ldr	r0, [pc, #412]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d3a:	e766      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000d3c:	4668      	mov	r0, sp
 8000d3e:	2105      	movs	r1, #5
 8000d40:	f001 fa9a 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000d44:	2803      	cmp	r0, #3
 8000d46:	d9b6      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000d48:	9b00      	ldr	r3, [sp, #0]
		if(isCounterMode(cmdIn)){
 8000d4a:	4a6f      	ldr	r2, [pc, #444]	; (8000f08 <parseCounterCmd+0x310>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	f000 80ad 	beq.w	8000eac <parseCounterCmd+0x2b4>
 8000d52:	4a6e      	ldr	r2, [pc, #440]	; (8000f0c <parseCounterCmd+0x314>)
 8000d54:	4293      	cmp	r3, r2
 8000d56:	f040 817e 	bne.w	8001056 <parseCounterCmd+0x45e>
				counterSetMode(IC);
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	f002 fae6 	bl	800332c <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d60:	485d      	ldr	r0, [pc, #372]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d62:	e752      	b.n	8000c0a <parseCounterCmd+0x12>
	switch(cmdIn){
 8000d64:	4a6a      	ldr	r2, [pc, #424]	; (8000f10 <parseCounterCmd+0x318>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d01e      	beq.n	8000da8 <parseCounterCmd+0x1b0>
 8000d6a:	f102 62c0 	add.w	r2, r2, #100663296	; 0x6000000
 8000d6e:	f5a2 72f9 	sub.w	r2, r2, #498	; 0x1f2
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d007      	beq.n	8000d86 <parseCounterCmd+0x18e>
 8000d76:	4a67      	ldr	r2, [pc, #412]	; (8000f14 <parseCounterCmd+0x31c>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	f47f af45 	bne.w	8000c08 <parseCounterCmd+0x10>
		counterSendStart();
 8000d7e:	f002 faf7 	bl	8003370 <counterSendStart>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d82:	4855      	ldr	r0, [pc, #340]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d84:	e741      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000d86:	4668      	mov	r0, sp
 8000d88:	2105      	movs	r1, #5
 8000d8a:	f001 fa75 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000d8e:	2803      	cmp	r0, #3
 8000d90:	d991      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000d92:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000d94:	4b50      	ldr	r3, [pc, #320]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d96:	4298      	cmp	r0, r3
 8000d98:	d08d      	beq.n	8000cb6 <parseCounterCmd+0xbe>
 8000d9a:	4b57      	ldr	r3, [pc, #348]	; (8000ef8 <parseCounterCmd+0x300>)
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	d08a      	beq.n	8000cb6 <parseCounterCmd+0xbe>
			counterSetRefSampleCount((uint32_t)cmdIn);
 8000da0:	f002 fb3a 	bl	8003418 <counterSetRefSampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000da4:	484c      	ldr	r0, [pc, #304]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000da6:	e730      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000da8:	4668      	mov	r0, sp
 8000daa:	2105      	movs	r1, #5
 8000dac:	f001 fa64 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000db0:	2803      	cmp	r0, #3
 8000db2:	d980      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000db4:	9b00      	ldr	r3, [sp, #0]
		if(isCounterIcDutyCycle(cmdIn)){
 8000db6:	4a58      	ldr	r2, [pc, #352]	; (8000f18 <parseCounterCmd+0x320>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d07c      	beq.n	8000eb6 <parseCounterCmd+0x2be>
 8000dbc:	4a57      	ldr	r2, [pc, #348]	; (8000f1c <parseCounterCmd+0x324>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	f040 8113 	bne.w	8000fea <parseCounterCmd+0x3f2>
				counterIc2DutyCycleInit();
 8000dc4:	f002 fbb2 	bl	800352c <counterIc2DutyCycleInit>
	cmdIn = (error > 0) ? error : CMD_END;
 8000dc8:	4843      	ldr	r0, [pc, #268]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000dca:	e71e      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000dcc:	4668      	mov	r0, sp
 8000dce:	2105      	movs	r1, #5
 8000dd0:	f001 fa52 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000dd4:	2803      	cmp	r0, #3
 8000dd6:	f67f af6e 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000dda:	9b00      	ldr	r3, [sp, #0]
		if(isCounterTiMode(cmdIn)){
 8000ddc:	4a50      	ldr	r2, [pc, #320]	; (8000f20 <parseCounterCmd+0x328>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d06d      	beq.n	8000ebe <parseCounterCmd+0x2c6>
 8000de2:	4a50      	ldr	r2, [pc, #320]	; (8000f24 <parseCounterCmd+0x32c>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	f47f af66 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetTiMode_Independent();
 8000dea:	f002 fbed 	bl	80035c8 <counterSetTiMode_Independent>
	cmdIn = (error > 0) ? error : CMD_END;
 8000dee:	483a      	ldr	r0, [pc, #232]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000df0:	e70b      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000df2:	4668      	mov	r0, sp
 8000df4:	2105      	movs	r1, #5
 8000df6:	f001 fa3f 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000dfa:	2803      	cmp	r0, #3
 8000dfc:	f67f af5b 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000e00:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000e02:	4c35      	ldr	r4, [pc, #212]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e04:	42a0      	cmp	r0, r4
 8000e06:	f43f af56 	beq.w	8000cb6 <parseCounterCmd+0xbe>
 8000e0a:	4b3b      	ldr	r3, [pc, #236]	; (8000ef8 <parseCounterCmd+0x300>)
 8000e0c:	4298      	cmp	r0, r3
 8000e0e:	f43f af52 	beq.w	8000cb6 <parseCounterCmd+0xbe>
			counterSetTiTimeout((uint32_t)cmdIn);
 8000e12:	f002 fbe9 	bl	80035e8 <counterSetTiTimeout>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e16:	4620      	mov	r0, r4
 8000e18:	e6f7      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000e1a:	4668      	mov	r0, sp
 8000e1c:	2105      	movs	r1, #5
 8000e1e:	f001 fa2b 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000e22:	2803      	cmp	r0, #3
 8000e24:	f67f af47 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000e28:	9b00      	ldr	r3, [sp, #0]
		if(isCounterEtrGate(cmdIn)){
 8000e2a:	4a3f      	ldr	r2, [pc, #252]	; (8000f28 <parseCounterCmd+0x330>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d04a      	beq.n	8000ec6 <parseCounterCmd+0x2ce>
 8000e30:	4a3e      	ldr	r2, [pc, #248]	; (8000f2c <parseCounterCmd+0x334>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d17e      	bne.n	8000f34 <parseCounterCmd+0x33c>
				counterSetEtrGate(500);
 8000e36:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e3a:	f002 fad5 	bl	80033e8 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e3e:	4826      	ldr	r0, [pc, #152]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e40:	e6e3      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000e42:	4668      	mov	r0, sp
 8000e44:	2105      	movs	r1, #5
 8000e46:	f001 fa17 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000e4a:	2803      	cmp	r0, #3
 8000e4c:	f67f af33 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000e50:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000e52:	4c21      	ldr	r4, [pc, #132]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e54:	42a0      	cmp	r0, r4
 8000e56:	f43f af2e 	beq.w	8000cb6 <parseCounterCmd+0xbe>
 8000e5a:	4b27      	ldr	r3, [pc, #156]	; (8000ef8 <parseCounterCmd+0x300>)
 8000e5c:	4298      	cmp	r0, r3
 8000e5e:	f43f af2a 	beq.w	8000cb6 <parseCounterCmd+0xbe>
			counterSetIc1SampleCount((uint16_t)cmdIn);
 8000e62:	b280      	uxth	r0, r0
 8000e64:	f002 faf0 	bl	8003448 <counterSetIc1SampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e68:	4620      	mov	r0, r4
 8000e6a:	e6ce      	b.n	8000c0a <parseCounterCmd+0x12>
 8000e6c:	9a00      	ldr	r2, [sp, #0]
		if(isCounterIcPresc2(cmdIn)){
 8000e6e:	4b1e      	ldr	r3, [pc, #120]	; (8000ee8 <parseCounterCmd+0x2f0>)
 8000e70:	4413      	add	r3, r2
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d911      	bls.n	8000e9a <parseCounterCmd+0x2a2>
 8000e76:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <parseCounterCmd+0x2f4>)
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	f040 80e3 	bne.w	8001044 <parseCounterCmd+0x44c>
				counterSetIc2Prescaler(4);
 8000e7e:	2004      	movs	r0, #4
 8000e80:	f002 fb30 	bl	80034e4 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e84:	4814      	ldr	r0, [pc, #80]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e86:	e6c0      	b.n	8000c0a <parseCounterCmd+0x12>
			if(cmdIn == CMD_PRESC1_1x){
 8000e88:	4b29      	ldr	r3, [pc, #164]	; (8000f30 <parseCounterCmd+0x338>)
 8000e8a:	429a      	cmp	r2, r3
				counterSetIc1Prescaler(1);
 8000e8c:	bf0c      	ite	eq
 8000e8e:	2001      	moveq	r0, #1
				counterSetIc1Prescaler(2);
 8000e90:	2002      	movne	r0, #2
 8000e92:	f002 fb15 	bl	80034c0 <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e96:	4810      	ldr	r0, [pc, #64]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e98:	e6b7      	b.n	8000c0a <parseCounterCmd+0x12>
			if(cmdIn == CMD_PRESC2_1x){
 8000e9a:	4b25      	ldr	r3, [pc, #148]	; (8000f30 <parseCounterCmd+0x338>)
 8000e9c:	429a      	cmp	r2, r3
				counterSetIc2Prescaler(1);
 8000e9e:	bf0c      	ite	eq
 8000ea0:	2001      	moveq	r0, #1
				counterSetIc2Prescaler(2);
 8000ea2:	2002      	movne	r0, #2
 8000ea4:	f002 fb1e 	bl	80034e4 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ea8:	480b      	ldr	r0, [pc, #44]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000eaa:	e6ae      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetMode(ETR);
 8000eac:	2000      	movs	r0, #0
 8000eae:	f002 fa3d 	bl	800332c <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8000eb2:	4809      	ldr	r0, [pc, #36]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000eb4:	e6a9      	b.n	8000c0a <parseCounterCmd+0x12>
				counterIc1DutyCycleInit();
 8000eb6:	f002 fb27 	bl	8003508 <counterIc1DutyCycleInit>
	cmdIn = (error > 0) ? error : CMD_END;
 8000eba:	4807      	ldr	r0, [pc, #28]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ebc:	e6a5      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetTiMode_Dependent();
 8000ebe:	f002 fb8b 	bl	80035d8 <counterSetTiMode_Dependent>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ec2:	4805      	ldr	r0, [pc, #20]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ec4:	e6a1      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetEtrGate(100);
 8000ec6:	2064      	movs	r0, #100	; 0x64
 8000ec8:	f002 fa8e 	bl	80033e8 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ecc:	4802      	ldr	r0, [pc, #8]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ece:	e69c      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi1_RisingFalling();
 8000ed0:	f002 fb42 	bl	8003558 <counterSetIcTi1_RisingFalling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ed4:	4800      	ldr	r0, [pc, #0]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ed6:	e698      	b.n	8000c0a <parseCounterCmd+0x12>
 8000ed8:	5f444e45 	.word	0x5f444e45
 8000edc:	45544147 	.word	0x45544147
 8000ee0:	32465542 	.word	0x32465542
 8000ee4:	32455250 	.word	0x32455250
 8000ee8:	a0a087cf 	.word	0xa0a087cf
 8000eec:	5f5f7834 	.word	0x5f5f7834
 8000ef0:	544e5645 	.word	0x544e5645
 8000ef4:	5f314652 	.word	0x5f314652
 8000ef8:	5f525245 	.word	0x5f525245
 8000efc:	444d4954 	.word	0x444d4954
 8000f00:	3f474643 	.word	0x3f474643
 8000f04:	20004cb4 	.word	0x20004cb4
 8000f08:	5f525445 	.word	0x5f525445
 8000f0c:	5f5f4349 	.word	0x5f5f4349
 8000f10:	59435544 	.word	0x59435544
 8000f14:	54525453 	.word	0x54525453
 8000f18:	31494344 	.word	0x31494344
 8000f1c:	32494344 	.word	0x32494344
 8000f20:	44514553 	.word	0x44514553
 8000f24:	49514553 	.word	0x49514553
 8000f28:	6d303031 	.word	0x6d303031
 8000f2c:	6d303035 	.word	0x6d303035
 8000f30:	5f5f7831 	.word	0x5f5f7831
		if(isCounterEtrGate(cmdIn)){
 8000f34:	f102 4272 	add.w	r2, r2, #4060086272	; 0xf2000000
 8000f38:	f502 123d 	add.w	r2, r2, #3096576	; 0x2f4000
 8000f3c:	f502 723f 	add.w	r2, r2, #764	; 0x2fc
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d010      	beq.n	8000f66 <parseCounterCmd+0x36e>
 8000f44:	3204      	adds	r2, #4
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d013      	beq.n	8000f72 <parseCounterCmd+0x37a>
 8000f4a:	f502 129d 	add.w	r2, r2, #1286144	; 0x13a000
 8000f4e:	f502 52e7 	add.w	r2, r2, #7392	; 0x1ce0
 8000f52:	321c      	adds	r2, #28
 8000f54:	4293      	cmp	r3, r2
 8000f56:	f47f aeae 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetEtrGate(10000);
 8000f5a:	f242 7010 	movw	r0, #10000	; 0x2710
 8000f5e:	f002 fa43 	bl	80033e8 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f62:	4849      	ldr	r0, [pc, #292]	; (8001088 <parseCounterCmd+0x490>)
 8000f64:	e651      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetEtrGate(1000);
 8000f66:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f6a:	f002 fa3d 	bl	80033e8 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f6e:	4846      	ldr	r0, [pc, #280]	; (8001088 <parseCounterCmd+0x490>)
 8000f70:	e64b      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetEtrGate(5000);
 8000f72:	f241 3088 	movw	r0, #5000	; 0x1388
 8000f76:	f002 fa37 	bl	80033e8 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f7a:	4843      	ldr	r0, [pc, #268]	; (8001088 <parseCounterCmd+0x490>)
 8000f7c:	e645      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcTiEvent(cmdIn)){
 8000f7e:	f5a2 4277 	sub.w	r2, r2, #63232	; 0xf700
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d010      	beq.n	8000fa8 <parseCounterCmd+0x3b0>
 8000f86:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d010      	beq.n	8000fb0 <parseCounterCmd+0x3b8>
 8000f8e:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8000f92:	3a0c      	subs	r2, #12
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d00f      	beq.n	8000fb8 <parseCounterCmd+0x3c0>
 8000f98:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d10f      	bne.n	8000fc0 <parseCounterCmd+0x3c8>
				counterSetIcTi2_Falling();
 8000fa0:	f002 fb06 	bl	80035b0 <counterSetIcTi2_Falling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fa4:	4838      	ldr	r0, [pc, #224]	; (8001088 <parseCounterCmd+0x490>)
 8000fa6:	e630      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi1_Rising();
 8000fa8:	f002 fae0 	bl	800356c <counterSetIcTi1_Rising>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fac:	4836      	ldr	r0, [pc, #216]	; (8001088 <parseCounterCmd+0x490>)
 8000fae:	e62c      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi2_Rising();
 8000fb0:	f002 faf6 	bl	80035a0 <counterSetIcTi2_Rising>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fb4:	4834      	ldr	r0, [pc, #208]	; (8001088 <parseCounterCmd+0x490>)
 8000fb6:	e628      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi1_Falling();
 8000fb8:	f002 fae0 	bl	800357c <counterSetIcTi1_Falling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fbc:	4832      	ldr	r0, [pc, #200]	; (8001088 <parseCounterCmd+0x490>)
 8000fbe:	e624      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcTiEvent(cmdIn)){
 8000fc0:	f102 4263 	add.w	r2, r2, #3808428032	; 0xe3000000
 8000fc4:	f502 2270 	add.w	r2, r2, #983040	; 0xf0000
 8000fc8:	f202 220d 	addw	r2, r2, #525	; 0x20d
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d008      	beq.n	8000fe2 <parseCounterCmd+0x3ea>
 8000fd0:	f5a2 027f 	sub.w	r2, r2, #16711680	; 0xff0000
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	f47f ae6e 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetTiSequence_BA();
 8000fda:	f002 faf3 	bl	80035c4 <counterSetTiSequence_BA>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fde:	482a      	ldr	r0, [pc, #168]	; (8001088 <parseCounterCmd+0x490>)
 8000fe0:	e613      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetTiSequence_AB();
 8000fe2:	f002 faed 	bl	80035c0 <counterSetTiSequence_AB>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fe6:	4828      	ldr	r0, [pc, #160]	; (8001088 <parseCounterCmd+0x490>)
 8000fe8:	e60f      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcDutyCycle(cmdIn)){
 8000fea:	f102 427e 	add.w	r2, r2, #4261412864	; 0xfe000000
 8000fee:	f502 027b 	add.w	r2, r2, #16449536	; 0xfb0000
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d011      	beq.n	800101a <parseCounterCmd+0x422>
 8000ff6:	f102 7280 	add.w	r2, r2, #16777216	; 0x1000000
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d011      	beq.n	8001022 <parseCounterCmd+0x42a>
 8000ffe:	f102 5234 	add.w	r2, r2, #754974720	; 0x2d000000
 8001002:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8001006:	4293      	cmp	r3, r2
 8001008:	d00f      	beq.n	800102a <parseCounterCmd+0x432>
 800100a:	f502 1298 	add.w	r2, r2, #1245184	; 0x130000
 800100e:	4293      	cmp	r3, r2
 8001010:	f47f ae51 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterIcDutyCycleDisable();
 8001014:	f002 fa9e 	bl	8003554 <counterIcDutyCycleDisable>
 8001018:	e5f6      	b.n	8000c08 <parseCounterCmd+0x10>
				counterIc1DutyCycleDeinit();
 800101a:	f002 fa7d 	bl	8003518 <counterIc1DutyCycleDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 800101e:	481a      	ldr	r0, [pc, #104]	; (8001088 <parseCounterCmd+0x490>)
 8001020:	e5f3      	b.n	8000c0a <parseCounterCmd+0x12>
				counterIc2DutyCycleDeinit();
 8001022:	f002 fa8b 	bl	800353c <counterIc2DutyCycleDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 8001026:	4818      	ldr	r0, [pc, #96]	; (8001088 <parseCounterCmd+0x490>)
 8001028:	e5ef      	b.n	8000c0a <parseCounterCmd+0x12>
				counterIcDutyCycleEnable();
 800102a:	f002 fa91 	bl	8003550 <counterIcDutyCycleEnable>
	cmdIn = (error > 0) ? error : CMD_END;
 800102e:	4816      	ldr	r0, [pc, #88]	; (8001088 <parseCounterCmd+0x490>)
 8001030:	e5eb      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcPresc1(cmdIn)){
 8001032:	3304      	adds	r3, #4
 8001034:	429a      	cmp	r2, r3
 8001036:	f47f ae3e 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetIc1Prescaler(8);
 800103a:	2008      	movs	r0, #8
 800103c:	f002 fa40 	bl	80034c0 <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8001040:	4811      	ldr	r0, [pc, #68]	; (8001088 <parseCounterCmd+0x490>)
 8001042:	e5e2      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcPresc2(cmdIn)){
 8001044:	3304      	adds	r3, #4
 8001046:	429a      	cmp	r2, r3
 8001048:	f47f ae35 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetIc2Prescaler(8);
 800104c:	2008      	movs	r0, #8
 800104e:	f002 fa49 	bl	80034e4 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8001052:	480d      	ldr	r0, [pc, #52]	; (8001088 <parseCounterCmd+0x490>)
 8001054:	e5d9      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterMode(cmdIn)){
 8001056:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 800105a:	f502 0267 	add.w	r2, r2, #15138816	; 0xe70000
 800105e:	f202 2209 	addw	r2, r2, #521	; 0x209
 8001062:	4293      	cmp	r3, r2
 8001064:	d104      	bne.n	8001070 <parseCounterCmd+0x478>
				counterSetMode(REF);
 8001066:	2003      	movs	r0, #3
 8001068:	f002 f960 	bl	800332c <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 800106c:	4806      	ldr	r0, [pc, #24]	; (8001088 <parseCounterCmd+0x490>)
 800106e:	e5cc      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterMode(cmdIn)){
 8001070:	f502 12c8 	add.w	r2, r2, #1638400	; 0x190000
 8001074:	f202 4202 	addw	r2, r2, #1026	; 0x402
 8001078:	4293      	cmp	r3, r2
 800107a:	f47f ae1c 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetMode(TI);
 800107e:	2002      	movs	r0, #2
 8001080:	f002 f954 	bl	800332c <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8001084:	4800      	ldr	r0, [pc, #0]	; (8001088 <parseCounterCmd+0x490>)
 8001086:	e5c0      	b.n	8000c0a <parseCounterCmd+0x12>
 8001088:	5f444e45 	.word	0x5f444e45

0800108c <parseScopeCmd>:
command parseScopeCmd(void){
 800108c:	b510      	push	{r4, lr}
 800108e:	b082      	sub	sp, #8
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001090:	4668      	mov	r0, sp
 8001092:	2105      	movs	r1, #5
 8001094:	f001 f8f0 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001098:	2803      	cmp	r0, #3
 800109a:	d806      	bhi.n	80010aa <parseScopeCmd+0x1e>
		cmdIn=CMD_END;
 800109c:	4bc2      	ldr	r3, [pc, #776]	; (80013a8 <parseScopeCmd+0x31c>)
		return BUILD_CMD(cmdNext);
	}else if(bytesRead == 0){
 800109e:	2800      	cmp	r0, #0
		cmdIn=CMD_END;
 80010a0:	bf14      	ite	ne
 80010a2:	2032      	movne	r0, #50	; 0x32
 80010a4:	4618      	moveq	r0, r3
}
 80010a6:	b002      	add	sp, #8
 80010a8:	bd10      	pop	{r4, pc}
 80010aa:	9800      	ldr	r0, [sp, #0]
	switch(cmdIn){
 80010ac:	4bbf      	ldr	r3, [pc, #764]	; (80013ac <parseScopeCmd+0x320>)
 80010ae:	4298      	cmp	r0, r3
 80010b0:	f000 80d1 	beq.w	8001256 <parseScopeCmd+0x1ca>
 80010b4:	d82c      	bhi.n	8001110 <parseScopeCmd+0x84>
 80010b6:	f1a3 733f 	sub.w	r3, r3, #50069504	; 0x2fc0000
 80010ba:	f6a3 630f 	subw	r3, r3, #3599	; 0xe0f
 80010be:	4298      	cmp	r0, r3
 80010c0:	d04d      	beq.n	800115e <parseScopeCmd+0xd2>
 80010c2:	f240 809b 	bls.w	80011fc <parseScopeCmd+0x170>
 80010c6:	4bba      	ldr	r3, [pc, #744]	; (80013b0 <parseScopeCmd+0x324>)
 80010c8:	4298      	cmp	r0, r3
 80010ca:	f000 80f6 	beq.w	80012ba <parseScopeCmd+0x22e>
 80010ce:	f240 813c 	bls.w	800134a <parseScopeCmd+0x2be>
 80010d2:	4bb8      	ldr	r3, [pc, #736]	; (80013b4 <parseScopeCmd+0x328>)
 80010d4:	4298      	cmp	r0, r3
 80010d6:	d038      	beq.n	800114a <parseScopeCmd+0xbe>
 80010d8:	f503 239e 	add.w	r3, r3, #323584	; 0x4f000
 80010dc:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 80010e0:	4298      	cmp	r0, r3
 80010e2:	f040 8095 	bne.w	8001210 <parseScopeCmd+0x184>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80010e6:	4668      	mov	r0, sp
 80010e8:	2105      	movs	r1, #5
 80010ea:	f001 f8c5 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80010ee:	2803      	cmp	r0, #3
 80010f0:	d932      	bls.n	8001158 <parseScopeCmd+0xcc>
 80010f2:	9a00      	ldr	r2, [sp, #0]
		if(isScopeNumOfSamples(cmdIn)){
 80010f4:	4bb0      	ldr	r3, [pc, #704]	; (80013b8 <parseScopeCmd+0x32c>)
 80010f6:	4413      	add	r3, r2
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	f240 8197 	bls.w	800142c <parseScopeCmd+0x3a0>
 80010fe:	4baf      	ldr	r3, [pc, #700]	; (80013bc <parseScopeCmd+0x330>)
 8001100:	429a      	cmp	r2, r3
 8001102:	f040 8227 	bne.w	8001554 <parseScopeCmd+0x4c8>
				error=scopeSetNumOfSamples(500);
 8001106:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800110a:	f003 fee9 	bl	8004ee0 <scopeSetNumOfSamples>
 800110e:	e0d6      	b.n	80012be <parseScopeCmd+0x232>
	switch(cmdIn){
 8001110:	4bab      	ldr	r3, [pc, #684]	; (80013c0 <parseScopeCmd+0x334>)
 8001112:	4298      	cmp	r0, r3
 8001114:	d036      	beq.n	8001184 <parseScopeCmd+0xf8>
 8001116:	d865      	bhi.n	80011e4 <parseScopeCmd+0x158>
 8001118:	f1a3 639d 	sub.w	r3, r3, #82313216	; 0x4e80000
 800111c:	f5a3 23e1 	sub.w	r3, r3, #460800	; 0x70800
 8001120:	f2a3 43fa 	subw	r3, r3, #1274	; 0x4fa
 8001124:	4298      	cmp	r0, r3
 8001126:	f000 80b3 	beq.w	8001290 <parseScopeCmd+0x204>
 800112a:	f240 8116 	bls.w	800135a <parseScopeCmd+0x2ce>
 800112e:	4ba5      	ldr	r3, [pc, #660]	; (80013c4 <parseScopeCmd+0x338>)
 8001130:	4298      	cmp	r0, r3
 8001132:	d03c      	beq.n	80011ae <parseScopeCmd+0x122>
 8001134:	f103 7303 	add.w	r3, r3, #34340864	; 0x20c0000
 8001138:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 800113c:	3310      	adds	r3, #16
 800113e:	4298      	cmp	r0, r3
 8001140:	d166      	bne.n	8001210 <parseScopeCmd+0x184>
		scopeStop();
 8001142:	f004 f8af 	bl	80052a4 <scopeStop>
		cmdIn=CMD_END;
 8001146:	4898      	ldr	r0, [pc, #608]	; (80013a8 <parseScopeCmd+0x31c>)
 8001148:	e7ad      	b.n	80010a6 <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800114a:	4668      	mov	r0, sp
 800114c:	2105      	movs	r1, #5
 800114e:	f001 f893 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001152:	2803      	cmp	r0, #3
 8001154:	f200 80d8 	bhi.w	8001308 <parseScopeCmd+0x27c>
 8001158:	2036      	movs	r0, #54	; 0x36
}
 800115a:	b002      	add	sp, #8
 800115c:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800115e:	4668      	mov	r0, sp
 8001160:	2105      	movs	r1, #5
 8001162:	f001 f889 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001166:	2803      	cmp	r0, #3
 8001168:	d9f6      	bls.n	8001158 <parseScopeCmd+0xcc>
 800116a:	9b00      	ldr	r3, [sp, #0]
		if(isScopeTrigEdge(cmdIn)){
 800116c:	4a96      	ldr	r2, [pc, #600]	; (80013c8 <parseScopeCmd+0x33c>)
 800116e:	4293      	cmp	r3, r2
 8001170:	f000 816d 	beq.w	800144e <parseScopeCmd+0x3c2>
 8001174:	4a95      	ldr	r2, [pc, #596]	; (80013cc <parseScopeCmd+0x340>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d1ee      	bne.n	8001158 <parseScopeCmd+0xcc>
				scopeSetTriggerEdge(EDGE_FALLING);
 800117a:	2001      	movs	r0, #1
 800117c:	f003 fdc6 	bl	8004d0c <scopeSetTriggerEdge>
		cmdIn=CMD_END;
 8001180:	4889      	ldr	r0, [pc, #548]	; (80013a8 <parseScopeCmd+0x31c>)
 8001182:	e790      	b.n	80010a6 <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001184:	4668      	mov	r0, sp
 8001186:	2105      	movs	r1, #5
 8001188:	f001 f876 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800118c:	2803      	cmp	r0, #3
 800118e:	f200 80c9 	bhi.w	8001324 <parseScopeCmd+0x298>
 8001192:	4a85      	ldr	r2, [pc, #532]	; (80013a8 <parseScopeCmd+0x31c>)
 8001194:	4b8e      	ldr	r3, [pc, #568]	; (80013d0 <parseScopeCmd+0x344>)
 8001196:	2800      	cmp	r0, #0
 8001198:	bf0c      	ite	eq
 800119a:	4610      	moveq	r0, r2
 800119c:	4618      	movne	r0, r3
		if(isScopeFreq(cmdIn)){
 800119e:	4b8d      	ldr	r3, [pc, #564]	; (80013d4 <parseScopeCmd+0x348>)
 80011a0:	4298      	cmp	r0, r3
 80011a2:	d1d9      	bne.n	8001158 <parseScopeCmd+0xcc>
				error=scopeSetSamplingFreq(UINT32_MAX);
 80011a4:	f04f 30ff 	mov.w	r0, #4294967295
 80011a8:	f003 fe38 	bl	8004e1c <scopeSetSamplingFreq>
 80011ac:	e087      	b.n	80012be <parseScopeCmd+0x232>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80011ae:	4668      	mov	r0, sp
 80011b0:	2105      	movs	r1, #5
 80011b2:	f001 f861 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80011b6:	2803      	cmp	r0, #3
 80011b8:	d9ce      	bls.n	8001158 <parseScopeCmd+0xcc>
 80011ba:	9a00      	ldr	r2, [sp, #0]
		if(isChannel(cmdIn)){
 80011bc:	4b86      	ldr	r3, [pc, #536]	; (80013d8 <parseScopeCmd+0x34c>)
 80011be:	4413      	add	r3, r2
 80011c0:	2b03      	cmp	r3, #3
 80011c2:	d8c9      	bhi.n	8001158 <parseScopeCmd+0xcc>
			if(cmdIn == CMD_CHANNELS_1){
 80011c4:	4b85      	ldr	r3, [pc, #532]	; (80013dc <parseScopeCmd+0x350>)
 80011c6:	429a      	cmp	r2, r3
 80011c8:	f000 8154 	beq.w	8001474 <parseScopeCmd+0x3e8>
			}else if(cmdIn == CMD_CHANNELS_2){
 80011cc:	4b84      	ldr	r3, [pc, #528]	; (80013e0 <parseScopeCmd+0x354>)
 80011ce:	429a      	cmp	r2, r3
 80011d0:	f000 8158 	beq.w	8001484 <parseScopeCmd+0x3f8>
			}else if(cmdIn == CMD_CHANNELS_3){
 80011d4:	4b83      	ldr	r3, [pc, #524]	; (80013e4 <parseScopeCmd+0x358>)
 80011d6:	429a      	cmp	r2, r3
 80011d8:	f040 80e2 	bne.w	80013a0 <parseScopeCmd+0x314>
				error=scopeSetNumOfChannels(3);
 80011dc:	2003      	movs	r0, #3
 80011de:	f003 fea7 	bl	8004f30 <scopeSetNumOfChannels>
 80011e2:	e06c      	b.n	80012be <parseScopeCmd+0x232>
	switch(cmdIn){
 80011e4:	4b80      	ldr	r3, [pc, #512]	; (80013e8 <parseScopeCmd+0x35c>)
 80011e6:	4298      	cmp	r0, r3
 80011e8:	d06f      	beq.n	80012ca <parseScopeCmd+0x23e>
 80011ea:	d972      	bls.n	80012d2 <parseScopeCmd+0x246>
 80011ec:	4b7f      	ldr	r3, [pc, #508]	; (80013ec <parseScopeCmd+0x360>)
 80011ee:	4298      	cmp	r0, r3
 80011f0:	f040 8132 	bne.w	8001458 <parseScopeCmd+0x3cc>
		scopeRestart();
 80011f4:	f004 f832 	bl	800525c <scopeRestart>
		cmdIn=CMD_END;
 80011f8:	486b      	ldr	r0, [pc, #428]	; (80013a8 <parseScopeCmd+0x31c>)
 80011fa:	e754      	b.n	80010a6 <parseScopeCmd+0x1a>
	switch(cmdIn){
 80011fc:	4b7c      	ldr	r3, [pc, #496]	; (80013f0 <parseScopeCmd+0x364>)
 80011fe:	4298      	cmp	r0, r3
 8001200:	d01b      	beq.n	800123a <parseScopeCmd+0x1ae>
 8001202:	4b7c      	ldr	r3, [pc, #496]	; (80013f4 <parseScopeCmd+0x368>)
 8001204:	4298      	cmp	r0, r3
 8001206:	d005      	beq.n	8001214 <parseScopeCmd+0x188>
 8001208:	4b7b      	ldr	r3, [pc, #492]	; (80013f8 <parseScopeCmd+0x36c>)
 800120a:	4298      	cmp	r0, r3
 800120c:	f000 8098 	beq.w	8001340 <parseScopeCmd+0x2b4>
 8001210:	2032      	movs	r0, #50	; 0x32
 8001212:	e748      	b.n	80010a6 <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001214:	4668      	mov	r0, sp
 8001216:	2105      	movs	r1, #5
 8001218:	f001 f82e 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800121c:	2803      	cmp	r0, #3
 800121e:	d99b      	bls.n	8001158 <parseScopeCmd+0xcc>
 8001220:	9b00      	ldr	r3, [sp, #0]
		if(isScopeDataDepth(cmdIn)){
 8001222:	4a76      	ldr	r2, [pc, #472]	; (80013fc <parseScopeCmd+0x370>)
 8001224:	4293      	cmp	r3, r2
 8001226:	f000 8109 	beq.w	800143c <parseScopeCmd+0x3b0>
 800122a:	4a75      	ldr	r2, [pc, #468]	; (8001400 <parseScopeCmd+0x374>)
 800122c:	4293      	cmp	r3, r2
 800122e:	f040 812d 	bne.w	800148c <parseScopeCmd+0x400>
				error=scopeSetDataDepth(10);
 8001232:	200a      	movs	r0, #10
 8001234:	f003 fd8c 	bl	8004d50 <scopeSetDataDepth>
 8001238:	e041      	b.n	80012be <parseScopeCmd+0x232>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800123a:	4b72      	ldr	r3, [pc, #456]	; (8001404 <parseScopeCmd+0x378>)
 800123c:	6818      	ldr	r0, [r3, #0]
 800123e:	4669      	mov	r1, sp
		passMsg = MSG_SCOPE_INPUTS;
 8001240:	2410      	movs	r4, #16
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001242:	2300      	movs	r3, #0
 8001244:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_SCOPE_INPUTS;
 8001248:	f8ad 4000 	strh.w	r4, [sp]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800124c:	f00b f83e 	bl	800c2cc <xQueueGenericSend>
		cmdIn=CMD_END;
 8001250:	4855      	ldr	r0, [pc, #340]	; (80013a8 <parseScopeCmd+0x31c>)
}
 8001252:	b002      	add	sp, #8
 8001254:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001256:	4668      	mov	r0, sp
 8001258:	2105      	movs	r1, #5
 800125a:	f001 f80d 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800125e:	2803      	cmp	r0, #3
 8001260:	f67f af7a 	bls.w	8001158 <parseScopeCmd+0xcc>
 8001264:	9a00      	ldr	r2, [sp, #0]
		if(isChannel(cmdIn)){
 8001266:	4b5c      	ldr	r3, [pc, #368]	; (80013d8 <parseScopeCmd+0x34c>)
 8001268:	4413      	add	r3, r2
 800126a:	2b03      	cmp	r3, #3
 800126c:	f63f af74 	bhi.w	8001158 <parseScopeCmd+0xcc>
			if(cmdIn == CMD_CHANNELS_1){
 8001270:	4b5a      	ldr	r3, [pc, #360]	; (80013dc <parseScopeCmd+0x350>)
 8001272:	429a      	cmp	r2, r3
 8001274:	f000 80fa 	beq.w	800146c <parseScopeCmd+0x3e0>
			}else if(cmdIn == CMD_CHANNELS_2){
 8001278:	4b59      	ldr	r3, [pc, #356]	; (80013e0 <parseScopeCmd+0x354>)
 800127a:	429a      	cmp	r2, r3
 800127c:	f000 80fe 	beq.w	800147c <parseScopeCmd+0x3f0>
			}else if(cmdIn == CMD_CHANNELS_3){
 8001280:	4b58      	ldr	r3, [pc, #352]	; (80013e4 <parseScopeCmd+0x358>)
 8001282:	429a      	cmp	r2, r3
 8001284:	f040 8088 	bne.w	8001398 <parseScopeCmd+0x30c>
				error=scopeSetTrigChannel(3);
 8001288:	2003      	movs	r0, #3
 800128a:	f003 feef 	bl	800506c <scopeSetTrigChannel>
 800128e:	e016      	b.n	80012be <parseScopeCmd+0x232>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001290:	4668      	mov	r0, sp
 8001292:	2105      	movs	r1, #5
 8001294:	f000 fff0 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001298:	2803      	cmp	r0, #3
 800129a:	f67f af5d 	bls.w	8001158 <parseScopeCmd+0xcc>
 800129e:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80012a0:	4c41      	ldr	r4, [pc, #260]	; (80013a8 <parseScopeCmd+0x31c>)
 80012a2:	42a0      	cmp	r0, r4
 80012a4:	f43f af58 	beq.w	8001158 <parseScopeCmd+0xcc>
 80012a8:	4b49      	ldr	r3, [pc, #292]	; (80013d0 <parseScopeCmd+0x344>)
 80012aa:	4298      	cmp	r0, r3
 80012ac:	f43f af54 	beq.w	8001158 <parseScopeCmd+0xcc>
			scopeSetTrigLevel((uint16_t)cmdIn);
 80012b0:	b280      	uxth	r0, r0
 80012b2:	f003 fded 	bl	8004e90 <scopeSetTrigLevel>
		cmdIn=CMD_END;
 80012b6:	4620      	mov	r0, r4
 80012b8:	e6f5      	b.n	80010a6 <parseScopeCmd+0x1a>
		error=scopeSetADCInputChannelVref();
 80012ba:	f003 ff89 	bl	80051d0 <scopeSetADCInputChannelVref>
 80012be:	4b3a      	ldr	r3, [pc, #232]	; (80013a8 <parseScopeCmd+0x31c>)
 80012c0:	2800      	cmp	r0, #0
 80012c2:	bf08      	it	eq
 80012c4:	4618      	moveq	r0, r3
}
 80012c6:	b002      	add	sp, #8
 80012c8:	bd10      	pop	{r4, pc}
		scopeStart();
 80012ca:	f003 ffd9 	bl	8005280 <scopeStart>
		cmdIn=CMD_END;
 80012ce:	4836      	ldr	r0, [pc, #216]	; (80013a8 <parseScopeCmd+0x31c>)
 80012d0:	e6e9      	b.n	80010a6 <parseScopeCmd+0x1a>
	switch(cmdIn){
 80012d2:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80012d6:	f2a3 2303 	subw	r3, r3, #515	; 0x203
 80012da:	4298      	cmp	r0, r3
 80012dc:	d198      	bne.n	8001210 <parseScopeCmd+0x184>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80012de:	4668      	mov	r0, sp
 80012e0:	2105      	movs	r1, #5
 80012e2:	f000 ffc9 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80012e6:	2803      	cmp	r0, #3
 80012e8:	f67f af36 	bls.w	8001158 <parseScopeCmd+0xcc>
 80012ec:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80012ee:	4b2e      	ldr	r3, [pc, #184]	; (80013a8 <parseScopeCmd+0x31c>)
 80012f0:	4298      	cmp	r0, r3
 80012f2:	f43f af31 	beq.w	8001158 <parseScopeCmd+0xcc>
 80012f6:	4b36      	ldr	r3, [pc, #216]	; (80013d0 <parseScopeCmd+0x344>)
 80012f8:	4298      	cmp	r0, r3
 80012fa:	f43f af2d 	beq.w	8001158 <parseScopeCmd+0xcc>
			scopeSetPretrigger((uint16_t)cmdIn);
 80012fe:	b280      	uxth	r0, r0
 8001300:	f003 fdda 	bl	8004eb8 <scopeSetPretrigger>
		cmdIn=CMD_END;
 8001304:	4828      	ldr	r0, [pc, #160]	; (80013a8 <parseScopeCmd+0x31c>)
 8001306:	e6ce      	b.n	80010a6 <parseScopeCmd+0x1a>
 8001308:	9b00      	ldr	r3, [sp, #0]
		if(isScopeTrigMode(cmdIn)){
 800130a:	4a3f      	ldr	r2, [pc, #252]	; (8001408 <parseScopeCmd+0x37c>)
 800130c:	4293      	cmp	r3, r2
 800130e:	f000 8099 	beq.w	8001444 <parseScopeCmd+0x3b8>
 8001312:	4a3e      	ldr	r2, [pc, #248]	; (800140c <parseScopeCmd+0x380>)
 8001314:	4293      	cmp	r3, r2
 8001316:	f040 80cc 	bne.w	80014b2 <parseScopeCmd+0x426>
				scopeSetTriggerMode(TRIG_AUTO);
 800131a:	2001      	movs	r0, #1
 800131c:	f003 fce2 	bl	8004ce4 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 8001320:	4821      	ldr	r0, [pc, #132]	; (80013a8 <parseScopeCmd+0x31c>)
 8001322:	e6c0      	b.n	80010a6 <parseScopeCmd+0x1a>
 8001324:	9800      	ldr	r0, [sp, #0]
		if(isScopeFreq(cmdIn)){
 8001326:	4b3a      	ldr	r3, [pc, #232]	; (8001410 <parseScopeCmd+0x384>)
 8001328:	4403      	add	r3, r0
 800132a:	2b01      	cmp	r3, #1
 800132c:	d974      	bls.n	8001418 <parseScopeCmd+0x38c>
 800132e:	4b39      	ldr	r3, [pc, #228]	; (8001414 <parseScopeCmd+0x388>)
 8001330:	4298      	cmp	r0, r3
 8001332:	f040 80c7 	bne.w	80014c4 <parseScopeCmd+0x438>
				error=scopeSetSamplingFreq(5000);
 8001336:	f241 3088 	movw	r0, #5000	; 0x1388
 800133a:	f003 fd6f 	bl	8004e1c <scopeSetSamplingFreq>
 800133e:	e7be      	b.n	80012be <parseScopeCmd+0x232>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001340:	4b30      	ldr	r3, [pc, #192]	; (8001404 <parseScopeCmd+0x378>)
 8001342:	4669      	mov	r1, sp
 8001344:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_SCOPE_CONFIG;
 8001346:	240f      	movs	r4, #15
 8001348:	e77b      	b.n	8001242 <parseScopeCmd+0x1b6>
	switch(cmdIn){
 800134a:	f5a3 6360 	sub.w	r3, r3, #3584	; 0xe00
 800134e:	4298      	cmp	r0, r3
 8001350:	f47f af5e 	bne.w	8001210 <parseScopeCmd+0x184>
		error=scopeSetADCInputChannelDefault();
 8001354:	f003 fefc 	bl	8005150 <scopeSetADCInputChannelDefault>
 8001358:	e7b1      	b.n	80012be <parseScopeCmd+0x232>
	switch(cmdIn){
 800135a:	f1a3 6382 	sub.w	r3, r3, #68157440	; 0x4100000
 800135e:	f5a3 3339 	sub.w	r3, r3, #189440	; 0x2e400
 8001362:	f2a3 230b 	subw	r3, r3, #523	; 0x20b
 8001366:	4298      	cmp	r0, r3
 8001368:	f47f af52 	bne.w	8001210 <parseScopeCmd+0x184>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800136c:	4668      	mov	r0, sp
 800136e:	2105      	movs	r1, #5
 8001370:	f000 ff82 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001374:	2803      	cmp	r0, #3
 8001376:	f67f aeef 	bls.w	8001158 <parseScopeCmd+0xcc>
 800137a:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 800137c:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <parseScopeCmd+0x31c>)
 800137e:	4298      	cmp	r0, r3
 8001380:	f43f aeea 	beq.w	8001158 <parseScopeCmd+0xcc>
 8001384:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <parseScopeCmd+0x344>)
 8001386:	4298      	cmp	r0, r3
 8001388:	f43f aee6 	beq.w	8001158 <parseScopeCmd+0xcc>
			error=scopeSetADCInputChannel((uint8_t)(cmdIn>>8),(uint8_t)(cmdIn));
 800138c:	b2c1      	uxtb	r1, r0
 800138e:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8001392:	f003 fe99 	bl	80050c8 <scopeSetADCInputChannel>
 8001396:	e792      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetTrigChannel(4);
 8001398:	2004      	movs	r0, #4
 800139a:	f003 fe67 	bl	800506c <scopeSetTrigChannel>
 800139e:	e78e      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetNumOfChannels(4);
 80013a0:	2004      	movs	r0, #4
 80013a2:	f003 fdc5 	bl	8004f30 <scopeSetNumOfChannels>
 80013a6:	e78a      	b.n	80012be <parseScopeCmd+0x232>
 80013a8:	5f444e45 	.word	0x5f444e45
 80013ac:	48435254 	.word	0x48435254
 80013b0:	46455241 	.word	0x46455241
 80013b4:	47495254 	.word	0x47495254
 80013b8:	a0cfcfcf 	.word	0xa0cfcfcf
 80013bc:	5f303035 	.word	0x5f303035
 80013c0:	51455246 	.word	0x51455246
 80013c4:	4e414843 	.word	0x4e414843
 80013c8:	45534952 	.word	0x45534952
 80013cc:	4c4c4146 	.word	0x4c4c4146
 80013d0:	5f525245 	.word	0x5f525245
 80013d4:	5f58414d 	.word	0x5f58414d
 80013d8:	a0b7bccf 	.word	0xa0b7bccf
 80013dc:	5f484331 	.word	0x5f484331
 80013e0:	5f484332 	.word	0x5f484332
 80013e4:	5f484333 	.word	0x5f484333
 80013e8:	54525453 	.word	0x54525453
 80013ec:	5458454e 	.word	0x5458454e
 80013f0:	3f504e49 	.word	0x3f504e49
 80013f4:	41544144 	.word	0x41544144
 80013f8:	3f474643 	.word	0x3f474643
 80013fc:	5f423231 	.word	0x5f423231
 8001400:	5f423031 	.word	0x5f423031
 8001404:	20004cb4 	.word	0x20004cb4
 8001408:	4d524f4e 	.word	0x4d524f4e
 800140c:	4f545541 	.word	0x4f545541
 8001410:	a0a0b4cf 	.word	0xa0a0b4cf
 8001414:	5f5f4b35 	.word	0x5f5f4b35
			if(cmdIn == CMD_FREQ_1K){
 8001418:	4b81      	ldr	r3, [pc, #516]	; (8001620 <parseScopeCmd+0x594>)
 800141a:	4298      	cmp	r0, r3
				error=scopeSetSamplingFreq(1000);
 800141c:	bf0c      	ite	eq
 800141e:	f44f 707a 	moveq.w	r0, #1000	; 0x3e8
				error=scopeSetSamplingFreq(2000);
 8001422:	f44f 60fa 	movne.w	r0, #2000	; 0x7d0
 8001426:	f003 fcf9 	bl	8004e1c <scopeSetSamplingFreq>
 800142a:	e748      	b.n	80012be <parseScopeCmd+0x232>
			if(cmdIn == CMD_SAMPLES_100){
 800142c:	4b7d      	ldr	r3, [pc, #500]	; (8001624 <parseScopeCmd+0x598>)
 800142e:	429a      	cmp	r2, r3
				error=scopeSetNumOfSamples(100);
 8001430:	bf0c      	ite	eq
 8001432:	2064      	moveq	r0, #100	; 0x64
				error=scopeSetNumOfSamples(200);
 8001434:	20c8      	movne	r0, #200	; 0xc8
 8001436:	f003 fd53 	bl	8004ee0 <scopeSetNumOfSamples>
 800143a:	e740      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetDataDepth(12);
 800143c:	200c      	movs	r0, #12
 800143e:	f003 fc87 	bl	8004d50 <scopeSetDataDepth>
 8001442:	e73c      	b.n	80012be <parseScopeCmd+0x232>
				scopeSetTriggerMode(TRIG_NORMAL);
 8001444:	2000      	movs	r0, #0
 8001446:	f003 fc4d 	bl	8004ce4 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 800144a:	4877      	ldr	r0, [pc, #476]	; (8001628 <parseScopeCmd+0x59c>)
 800144c:	e62b      	b.n	80010a6 <parseScopeCmd+0x1a>
				scopeSetTriggerEdge(EDGE_RISING);
 800144e:	2000      	movs	r0, #0
 8001450:	f003 fc5c 	bl	8004d0c <scopeSetTriggerEdge>
		cmdIn=CMD_END;
 8001454:	4874      	ldr	r0, [pc, #464]	; (8001628 <parseScopeCmd+0x59c>)
 8001456:	e626      	b.n	80010a6 <parseScopeCmd+0x1a>
	switch(cmdIn){
 8001458:	f103 632e 	add.w	r3, r3, #182452224	; 0xae00000
 800145c:	f503 2340 	add.w	r3, r3, #786432	; 0xc0000
 8001460:	f603 03f7 	addw	r3, r3, #2295	; 0x8f7
 8001464:	4298      	cmp	r0, r3
 8001466:	f43f ae1e 	beq.w	80010a6 <parseScopeCmd+0x1a>
 800146a:	e6d1      	b.n	8001210 <parseScopeCmd+0x184>
				error=scopeSetTrigChannel(1);
 800146c:	2001      	movs	r0, #1
 800146e:	f003 fdfd 	bl	800506c <scopeSetTrigChannel>
 8001472:	e724      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetNumOfChannels(1);
 8001474:	2001      	movs	r0, #1
 8001476:	f003 fd5b 	bl	8004f30 <scopeSetNumOfChannels>
 800147a:	e720      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetTrigChannel(2);
 800147c:	2002      	movs	r0, #2
 800147e:	f003 fdf5 	bl	800506c <scopeSetTrigChannel>
 8001482:	e71c      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetNumOfChannels(2);
 8001484:	2002      	movs	r0, #2
 8001486:	f003 fd53 	bl	8004f30 <scopeSetNumOfChannels>
 800148a:	e718      	b.n	80012be <parseScopeCmd+0x232>
		if(isScopeDataDepth(cmdIn)){
 800148c:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 8001490:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
 8001494:	3207      	adds	r2, #7
 8001496:	4293      	cmp	r3, r2
 8001498:	d007      	beq.n	80014aa <parseScopeCmd+0x41e>
 800149a:	3a02      	subs	r2, #2
 800149c:	4293      	cmp	r3, r2
 800149e:	f47f ae5b 	bne.w	8001158 <parseScopeCmd+0xcc>
				error=scopeSetDataDepth(6);
 80014a2:	2006      	movs	r0, #6
 80014a4:	f003 fc54 	bl	8004d50 <scopeSetDataDepth>
 80014a8:	e709      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetDataDepth(8);
 80014aa:	2008      	movs	r0, #8
 80014ac:	f003 fc50 	bl	8004d50 <scopeSetDataDepth>
 80014b0:	e705      	b.n	80012be <parseScopeCmd+0x232>
		if(isScopeTrigMode(cmdIn)){
 80014b2:	4a5e      	ldr	r2, [pc, #376]	; (800162c <parseScopeCmd+0x5a0>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	f040 8091 	bne.w	80015dc <parseScopeCmd+0x550>
				scopeSetTriggerMode(TRIG_AUTO_FAST);
 80014ba:	2002      	movs	r0, #2
 80014bc:	f003 fc12 	bl	8004ce4 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 80014c0:	4859      	ldr	r0, [pc, #356]	; (8001628 <parseScopeCmd+0x59c>)
 80014c2:	e5f0      	b.n	80010a6 <parseScopeCmd+0x1a>
		if(isScopeFreq(cmdIn)){
 80014c4:	f5a3 13a0 	sub.w	r3, r3, #1310720	; 0x140000
 80014c8:	f5a3 53d8 	sub.w	r3, r3, #6912	; 0x1b00
 80014cc:	3b04      	subs	r3, #4
 80014ce:	4298      	cmp	r0, r3
 80014d0:	d010      	beq.n	80014f4 <parseScopeCmd+0x468>
 80014d2:	3301      	adds	r3, #1
 80014d4:	4298      	cmp	r0, r3
 80014d6:	d012      	beq.n	80014fe <parseScopeCmd+0x472>
 80014d8:	3303      	adds	r3, #3
 80014da:	4298      	cmp	r0, r3
 80014dc:	d014      	beq.n	8001508 <parseScopeCmd+0x47c>
 80014de:	f103 436c 	add.w	r3, r3, #3959422976	; 0xec000000
 80014e2:	f5a3 13d8 	sub.w	r3, r3, #1769472	; 0x1b0000
 80014e6:	3b04      	subs	r3, #4
 80014e8:	4298      	cmp	r0, r3
 80014ea:	d112      	bne.n	8001512 <parseScopeCmd+0x486>
				error=scopeSetSamplingFreq(100000);
 80014ec:	4850      	ldr	r0, [pc, #320]	; (8001630 <parseScopeCmd+0x5a4>)
 80014ee:	f003 fc95 	bl	8004e1c <scopeSetSamplingFreq>
 80014f2:	e6e4      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetSamplingFreq(10000);
 80014f4:	f242 7010 	movw	r0, #10000	; 0x2710
 80014f8:	f003 fc90 	bl	8004e1c <scopeSetSamplingFreq>
 80014fc:	e6df      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetSamplingFreq(20000);
 80014fe:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001502:	f003 fc8b 	bl	8004e1c <scopeSetSamplingFreq>
 8001506:	e6da      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetSamplingFreq(50000);
 8001508:	f24c 3050 	movw	r0, #50000	; 0xc350
 800150c:	f003 fc86 	bl	8004e1c <scopeSetSamplingFreq>
 8001510:	e6d5      	b.n	80012be <parseScopeCmd+0x232>
		if(isScopeFreq(cmdIn)){
 8001512:	3301      	adds	r3, #1
 8001514:	4298      	cmp	r0, r3
 8001516:	d00e      	beq.n	8001536 <parseScopeCmd+0x4aa>
 8001518:	3303      	adds	r3, #3
 800151a:	4298      	cmp	r0, r3
 800151c:	d00f      	beq.n	800153e <parseScopeCmd+0x4b2>
 800151e:	f103 53a1 	add.w	r3, r3, #337641472	; 0x14200000
 8001522:	f503 2371 	add.w	r3, r3, #987136	; 0xf1000
 8001526:	f603 43fc 	addw	r3, r3, #3324	; 0xcfc
 800152a:	4298      	cmp	r0, r3
 800152c:	d10b      	bne.n	8001546 <parseScopeCmd+0x4ba>
				error=scopeSetSamplingFreq(1000000);
 800152e:	4841      	ldr	r0, [pc, #260]	; (8001634 <parseScopeCmd+0x5a8>)
 8001530:	f003 fc74 	bl	8004e1c <scopeSetSamplingFreq>
 8001534:	e6c3      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetSamplingFreq(200000);
 8001536:	4840      	ldr	r0, [pc, #256]	; (8001638 <parseScopeCmd+0x5ac>)
 8001538:	f003 fc70 	bl	8004e1c <scopeSetSamplingFreq>
 800153c:	e6bf      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetSamplingFreq(500000);
 800153e:	483f      	ldr	r0, [pc, #252]	; (800163c <parseScopeCmd+0x5b0>)
 8001540:	f003 fc6c 	bl	8004e1c <scopeSetSamplingFreq>
 8001544:	e6bb      	b.n	80012be <parseScopeCmd+0x232>
		if(isScopeFreq(cmdIn)){
 8001546:	3301      	adds	r3, #1
 8001548:	4298      	cmp	r0, r3
 800154a:	d155      	bne.n	80015f8 <parseScopeCmd+0x56c>
				error=scopeSetSamplingFreq(2000000);
 800154c:	483c      	ldr	r0, [pc, #240]	; (8001640 <parseScopeCmd+0x5b4>)
 800154e:	f003 fc65 	bl	8004e1c <scopeSetSamplingFreq>
 8001552:	e6b4      	b.n	80012be <parseScopeCmd+0x232>
		if(isScopeNumOfSamples(cmdIn)){
 8001554:	f503 133c 	add.w	r3, r3, #3080192	; 0x2f0000
 8001558:	f503 53d7 	add.w	r3, r3, #6880	; 0x1ae0
 800155c:	331c      	adds	r3, #28
 800155e:	429a      	cmp	r2, r3
 8001560:	d011      	beq.n	8001586 <parseScopeCmd+0x4fa>
 8001562:	3301      	adds	r3, #1
 8001564:	429a      	cmp	r2, r3
 8001566:	d013      	beq.n	8001590 <parseScopeCmd+0x504>
 8001568:	3303      	adds	r3, #3
 800156a:	429a      	cmp	r2, r3
 800156c:	d015      	beq.n	800159a <parseScopeCmd+0x50e>
 800156e:	f5a3 13a0 	sub.w	r3, r3, #1310720	; 0x140000
 8001572:	f5a3 53d8 	sub.w	r3, r3, #6912	; 0x1b00
 8001576:	3b04      	subs	r3, #4
 8001578:	429a      	cmp	r2, r3
 800157a:	d113      	bne.n	80015a4 <parseScopeCmd+0x518>
				error=scopeSetNumOfSamples(10000);
 800157c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001580:	f003 fcae 	bl	8004ee0 <scopeSetNumOfSamples>
 8001584:	e69b      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetNumOfSamples(1000);
 8001586:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800158a:	f003 fca9 	bl	8004ee0 <scopeSetNumOfSamples>
 800158e:	e696      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetNumOfSamples(2000);
 8001590:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001594:	f003 fca4 	bl	8004ee0 <scopeSetNumOfSamples>
 8001598:	e691      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetNumOfSamples(5000);
 800159a:	f241 3088 	movw	r0, #5000	; 0x1388
 800159e:	f003 fc9f 	bl	8004ee0 <scopeSetNumOfSamples>
 80015a2:	e68c      	b.n	80012be <parseScopeCmd+0x232>
		if(isScopeNumOfSamples(cmdIn)){
 80015a4:	3301      	adds	r3, #1
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d00e      	beq.n	80015c8 <parseScopeCmd+0x53c>
 80015aa:	3303      	adds	r3, #3
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d010      	beq.n	80015d2 <parseScopeCmd+0x546>
 80015b0:	f103 436c 	add.w	r3, r3, #3959422976	; 0xec000000
 80015b4:	f5a3 13d8 	sub.w	r3, r3, #1769472	; 0x1b0000
 80015b8:	3b04      	subs	r3, #4
 80015ba:	429a      	cmp	r2, r3
 80015bc:	f47f adcc 	bne.w	8001158 <parseScopeCmd+0xcc>
				error=scopeSetNumOfSamples(100000);
 80015c0:	481b      	ldr	r0, [pc, #108]	; (8001630 <parseScopeCmd+0x5a4>)
 80015c2:	f003 fc8d 	bl	8004ee0 <scopeSetNumOfSamples>
 80015c6:	e67a      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetNumOfSamples(20000);
 80015c8:	f644 6020 	movw	r0, #20000	; 0x4e20
 80015cc:	f003 fc88 	bl	8004ee0 <scopeSetNumOfSamples>
 80015d0:	e675      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetNumOfSamples(50000);
 80015d2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80015d6:	f003 fc83 	bl	8004ee0 <scopeSetNumOfSamples>
 80015da:	e670      	b.n	80012be <parseScopeCmd+0x232>
		if(isScopeTrigMode(cmdIn)){
 80015dc:	f102 4268 	add.w	r2, r2, #3892314112	; 0xe8000000
 80015e0:	f502 224e 	add.w	r2, r2, #843776	; 0xce000
 80015e4:	f602 220d 	addw	r2, r2, #2573	; 0xa0d
 80015e8:	4293      	cmp	r3, r2
 80015ea:	f47f adb5 	bne.w	8001158 <parseScopeCmd+0xcc>
				scopeSetTriggerMode(TRIG_SINGLE);
 80015ee:	2003      	movs	r0, #3
 80015f0:	f003 fb78 	bl	8004ce4 <scopeSetTriggerMode>
		cmdIn=CMD_END;
 80015f4:	480c      	ldr	r0, [pc, #48]	; (8001628 <parseScopeCmd+0x59c>)
 80015f6:	e556      	b.n	80010a6 <parseScopeCmd+0x1a>
		if(isScopeFreq(cmdIn)){
 80015f8:	3303      	adds	r3, #3
 80015fa:	4298      	cmp	r0, r3
 80015fc:	d00b      	beq.n	8001616 <parseScopeCmd+0x58a>
 80015fe:	f5a3 1390 	sub.w	r3, r3, #1179648	; 0x120000
 8001602:	f5a3 53e8 	sub.w	r3, r3, #7424	; 0x1d00
 8001606:	3b04      	subs	r3, #4
 8001608:	4298      	cmp	r0, r3
 800160a:	f47f adc8 	bne.w	800119e <parseScopeCmd+0x112>
				error=scopeSetSamplingFreq(10000000);
 800160e:	480d      	ldr	r0, [pc, #52]	; (8001644 <parseScopeCmd+0x5b8>)
 8001610:	f003 fc04 	bl	8004e1c <scopeSetSamplingFreq>
 8001614:	e653      	b.n	80012be <parseScopeCmd+0x232>
				error=scopeSetSamplingFreq(5000000);
 8001616:	480c      	ldr	r0, [pc, #48]	; (8001648 <parseScopeCmd+0x5bc>)
 8001618:	f003 fc00 	bl	8004e1c <scopeSetSamplingFreq>
 800161c:	e64f      	b.n	80012be <parseScopeCmd+0x232>
 800161e:	bf00      	nop
 8001620:	5f5f4b31 	.word	0x5f5f4b31
 8001624:	5f303031 	.word	0x5f303031
 8001628:	5f444e45 	.word	0x5f444e45
 800162c:	5f415f46 	.word	0x5f415f46
 8001630:	000186a0 	.word	0x000186a0
 8001634:	000f4240 	.word	0x000f4240
 8001638:	00030d40 	.word	0x00030d40
 800163c:	0007a120 	.word	0x0007a120
 8001640:	001e8480 	.word	0x001e8480
 8001644:	00989680 	.word	0x00989680
 8001648:	004c4b40 	.word	0x004c4b40

0800164c <parseSyncPwmCmd>:
command parseSyncPwmCmd(void){
 800164c:	b570      	push	{r4, r5, r6, lr}
 800164e:	b084      	sub	sp, #16
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001650:	ad02      	add	r5, sp, #8
 8001652:	4628      	mov	r0, r5
 8001654:	2105      	movs	r1, #5
 8001656:	f000 fe0f 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800165a:	2803      	cmp	r0, #3
 800165c:	d806      	bhi.n	800166c <parseSyncPwmCmd+0x20>
	cmdIn = (error > 0) ? error : CMD_END;	
 800165e:	4b70      	ldr	r3, [pc, #448]	; (8001820 <parseSyncPwmCmd+0x1d4>)
	}else if(bytesRead == 0){
 8001660:	2800      	cmp	r0, #0
	cmdIn = (error > 0) ? error : CMD_END;	
 8001662:	bf14      	ite	ne
 8001664:	2097      	movne	r0, #151	; 0x97
 8001666:	4618      	moveq	r0, r3
}
 8001668:	b004      	add	sp, #16
 800166a:	bd70      	pop	{r4, r5, r6, pc}
 800166c:	9802      	ldr	r0, [sp, #8]
	switch(cmdIn){
 800166e:	4b6d      	ldr	r3, [pc, #436]	; (8001824 <parseSyncPwmCmd+0x1d8>)
 8001670:	4298      	cmp	r0, r3
 8001672:	d069      	beq.n	8001748 <parseSyncPwmCmd+0xfc>
 8001674:	d924      	bls.n	80016c0 <parseSyncPwmCmd+0x74>
 8001676:	4b6c      	ldr	r3, [pc, #432]	; (8001828 <parseSyncPwmCmd+0x1dc>)
 8001678:	4298      	cmp	r0, r3
 800167a:	d00f      	beq.n	800169c <parseSyncPwmCmd+0x50>
 800167c:	d96d      	bls.n	800175a <parseSyncPwmCmd+0x10e>
 800167e:	4b6b      	ldr	r3, [pc, #428]	; (800182c <parseSyncPwmCmd+0x1e0>)
 8001680:	4298      	cmp	r0, r3
 8001682:	f040 80b1 	bne.w	80017e8 <parseSyncPwmCmd+0x19c>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001686:	2105      	movs	r1, #5
 8001688:	4628      	mov	r0, r5
 800168a:	f000 fdf5 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800168e:	2803      	cmp	r0, #3
 8001690:	d87e      	bhi.n	8001790 <parseSyncPwmCmd+0x144>
		secondHalfOfDouble = commBufferReadUInt32();
 8001692:	f000 fe49 	bl	8002328 <commBufferReadUInt32>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001696:	2097      	movs	r0, #151	; 0x97
}
 8001698:	b004      	add	sp, #16
 800169a:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800169c:	4628      	mov	r0, r5
 800169e:	2105      	movs	r1, #5
 80016a0:	f000 fdea 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80016a4:	2803      	cmp	r0, #3
 80016a6:	d9f6      	bls.n	8001696 <parseSyncPwmCmd+0x4a>
 80016a8:	9b02      	ldr	r3, [sp, #8]
		if(isSyncPwmStepMode(cmdIn)){
 80016aa:	4a61      	ldr	r2, [pc, #388]	; (8001830 <parseSyncPwmCmd+0x1e4>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	f000 8097 	beq.w	80017e0 <parseSyncPwmCmd+0x194>
 80016b2:	4a60      	ldr	r2, [pc, #384]	; (8001834 <parseSyncPwmCmd+0x1e8>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d1ee      	bne.n	8001696 <parseSyncPwmCmd+0x4a>
				syncPwmResetStepMode();
 80016b8:	f003 fed2 	bl	8005460 <syncPwmResetStepMode>
	cmdIn = (error > 0) ? error : CMD_END;	
 80016bc:	4858      	ldr	r0, [pc, #352]	; (8001820 <parseSyncPwmCmd+0x1d4>)
 80016be:	e7d3      	b.n	8001668 <parseSyncPwmCmd+0x1c>
	switch(cmdIn){
 80016c0:	f103 4373 	add.w	r3, r3, #4076863488	; 0xf3000000
 80016c4:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80016c8:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 80016cc:	4298      	cmp	r0, r3
 80016ce:	d027      	beq.n	8001720 <parseSyncPwmCmd+0xd4>
 80016d0:	f103 633f 	add.w	r3, r3, #200278016	; 0xbf00000
 80016d4:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 80016d8:	4298      	cmp	r0, r3
 80016da:	d010      	beq.n	80016fe <parseSyncPwmCmd+0xb2>
 80016dc:	4b56      	ldr	r3, [pc, #344]	; (8001838 <parseSyncPwmCmd+0x1ec>)
 80016de:	4298      	cmp	r0, r3
 80016e0:	d1d9      	bne.n	8001696 <parseSyncPwmCmd+0x4a>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80016e2:	4b56      	ldr	r3, [pc, #344]	; (800183c <parseSyncPwmCmd+0x1f0>)
 80016e4:	4629      	mov	r1, r5
 80016e6:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_SYNCPWM_CONFIG;
 80016e8:	242c      	movs	r4, #44	; 0x2c
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80016ea:	2300      	movs	r3, #0
 80016ec:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_SYNCPWM_CONFIG;
 80016f0:	f8ad 4008 	strh.w	r4, [sp, #8]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80016f4:	f00a fdea 	bl	800c2cc <xQueueGenericSend>
	cmdIn = (error > 0) ? error : CMD_END;	
 80016f8:	4849      	ldr	r0, [pc, #292]	; (8001820 <parseSyncPwmCmd+0x1d4>)
}
 80016fa:	b004      	add	sp, #16
 80016fc:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80016fe:	4628      	mov	r0, r5
 8001700:	2105      	movs	r1, #5
 8001702:	f000 fdb9 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001706:	2803      	cmp	r0, #3
 8001708:	d9c5      	bls.n	8001696 <parseSyncPwmCmd+0x4a>
 800170a:	9b02      	ldr	r3, [sp, #8]
		if(isSyncPwm(cmdIn)){
 800170c:	4a4c      	ldr	r2, [pc, #304]	; (8001840 <parseSyncPwmCmd+0x1f4>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d062      	beq.n	80017d8 <parseSyncPwmCmd+0x18c>
 8001712:	4a4c      	ldr	r2, [pc, #304]	; (8001844 <parseSyncPwmCmd+0x1f8>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d171      	bne.n	80017fc <parseSyncPwmCmd+0x1b0>
				syncPwmSendDeinit();
 8001718:	f003 fe46 	bl	80053a8 <syncPwmSendDeinit>
	cmdIn = (error > 0) ? error : CMD_END;	
 800171c:	4840      	ldr	r0, [pc, #256]	; (8001820 <parseSyncPwmCmd+0x1d4>)
 800171e:	e7a3      	b.n	8001668 <parseSyncPwmCmd+0x1c>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001720:	4628      	mov	r0, r5
 8001722:	2105      	movs	r1, #5
 8001724:	f000 fda8 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001728:	2803      	cmp	r0, #3
 800172a:	d9b4      	bls.n	8001696 <parseSyncPwmCmd+0x4a>
 800172c:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 800172e:	4c3c      	ldr	r4, [pc, #240]	; (8001820 <parseSyncPwmCmd+0x1d4>)
 8001730:	42a0      	cmp	r0, r4
 8001732:	d0b0      	beq.n	8001696 <parseSyncPwmCmd+0x4a>
 8001734:	4b44      	ldr	r3, [pc, #272]	; (8001848 <parseSyncPwmCmd+0x1fc>)
 8001736:	4298      	cmp	r0, r3
 8001738:	d0ad      	beq.n	8001696 <parseSyncPwmCmd+0x4a>
			syncPwmSetChannelState(((cmdIn)&0xff00)>>8,(uint8_t)(cmdIn));
 800173a:	b2c1      	uxtb	r1, r0
 800173c:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8001740:	f003 fe8a 	bl	8005458 <syncPwmSetChannelState>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001744:	4620      	mov	r0, r4
 8001746:	e78f      	b.n	8001668 <parseSyncPwmCmd+0x1c>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001748:	4628      	mov	r0, r5
 800174a:	2105      	movs	r1, #5
 800174c:	f000 fd94 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001750:	2803      	cmp	r0, #3
 8001752:	d835      	bhi.n	80017c0 <parseSyncPwmCmd+0x174>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001754:	4832      	ldr	r0, [pc, #200]	; (8001820 <parseSyncPwmCmd+0x1d4>)
}
 8001756:	b004      	add	sp, #16
 8001758:	bd70      	pop	{r4, r5, r6, pc}
	switch(cmdIn){
 800175a:	f103 437e 	add.w	r3, r3, #4261412864	; 0xfe000000
 800175e:	f503 231e 	add.w	r3, r3, #647168	; 0x9e000
 8001762:	f503 636f 	add.w	r3, r3, #3824	; 0xef0
 8001766:	4298      	cmp	r0, r3
 8001768:	d195      	bne.n	8001696 <parseSyncPwmCmd+0x4a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800176a:	4628      	mov	r0, r5
 800176c:	2105      	movs	r1, #5
 800176e:	f000 fd83 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001772:	2803      	cmp	r0, #3
 8001774:	d9ee      	bls.n	8001754 <parseSyncPwmCmd+0x108>
 8001776:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001778:	4c29      	ldr	r4, [pc, #164]	; (8001820 <parseSyncPwmCmd+0x1d4>)
 800177a:	42a0      	cmp	r0, r4
 800177c:	d0ea      	beq.n	8001754 <parseSyncPwmCmd+0x108>
 800177e:	4b32      	ldr	r3, [pc, #200]	; (8001848 <parseSyncPwmCmd+0x1fc>)
 8001780:	4298      	cmp	r0, r3
 8001782:	d0e7      	beq.n	8001754 <parseSyncPwmCmd+0x108>
			syncPwmChannelConfig(((cmdIn)&0xffff0000)>>16,(uint16_t)(cmdIn));
 8001784:	b281      	uxth	r1, r0
 8001786:	0c00      	lsrs	r0, r0, #16
 8001788:	f003 fe4a 	bl	8005420 <syncPwmChannelConfig>
	cmdIn = (error > 0) ? error : CMD_END;	
 800178c:	4620      	mov	r0, r4
 800178e:	e76b      	b.n	8001668 <parseSyncPwmCmd+0x1c>
 8001790:	9e02      	ldr	r6, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001792:	4c23      	ldr	r4, [pc, #140]	; (8001820 <parseSyncPwmCmd+0x1d4>)
		secondHalfOfDouble = commBufferReadUInt32();
 8001794:	f000 fdc8 	bl	8002328 <commBufferReadUInt32>
	}
}

double makeDoubleFromTwo32bit(uint32_t word1, uint32_t word2){
	uint32_t makeArray[2];
	makeArray[0] = word1;
 8001798:	e9cd 0602 	strd	r0, r6, [sp, #8]
	makeArray[1] = word2;

	double doubleVal;
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 800179c:	e895 0003 	ldmia.w	r5, {r0, r1}
 80017a0:	466b      	mov	r3, sp
 80017a2:	e883 0003 	stmia.w	r3, {r0, r1}
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80017a6:	42a6      	cmp	r6, r4
	return doubleVal;
 80017a8:	ed9d 0b00 	vldr	d0, [sp]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80017ac:	f43f af73 	beq.w	8001696 <parseSyncPwmCmd+0x4a>
 80017b0:	4b25      	ldr	r3, [pc, #148]	; (8001848 <parseSyncPwmCmd+0x1fc>)
 80017b2:	429e      	cmp	r6, r3
 80017b4:	f43f af6f 	beq.w	8001696 <parseSyncPwmCmd+0x4a>
			syncPwmSetFreq(freq);
 80017b8:	f003 fe36 	bl	8005428 <syncPwmSetFreq>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017bc:	4620      	mov	r0, r4
 80017be:	e753      	b.n	8001668 <parseSyncPwmCmd+0x1c>
 80017c0:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80017c2:	4c17      	ldr	r4, [pc, #92]	; (8001820 <parseSyncPwmCmd+0x1d4>)
 80017c4:	42a0      	cmp	r0, r4
 80017c6:	d0c5      	beq.n	8001754 <parseSyncPwmCmd+0x108>
 80017c8:	4b1f      	ldr	r3, [pc, #124]	; (8001848 <parseSyncPwmCmd+0x1fc>)
 80017ca:	4298      	cmp	r0, r3
 80017cc:	d0c2      	beq.n	8001754 <parseSyncPwmCmd+0x108>
			syncPwmChannelNumber((uint8_t)cmdIn);
 80017ce:	b2c0      	uxtb	r0, r0
 80017d0:	f003 fe20 	bl	8005414 <syncPwmChannelNumber>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017d4:	4620      	mov	r0, r4
 80017d6:	e747      	b.n	8001668 <parseSyncPwmCmd+0x1c>
				syncPwmSendInit();
 80017d8:	f003 fdd4 	bl	8005384 <syncPwmSendInit>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017dc:	4810      	ldr	r0, [pc, #64]	; (8001820 <parseSyncPwmCmd+0x1d4>)
 80017de:	e743      	b.n	8001668 <parseSyncPwmCmd+0x1c>
				syncPwmSetStepMode();
 80017e0:	f003 fe3c 	bl	800545c <syncPwmSetStepMode>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017e4:	480e      	ldr	r0, [pc, #56]	; (8001820 <parseSyncPwmCmd+0x1d4>)
 80017e6:	e73f      	b.n	8001668 <parseSyncPwmCmd+0x1c>
	switch(cmdIn){
 80017e8:	f103 635f 	add.w	r3, r3, #233832448	; 0xdf00000
 80017ec:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 80017f0:	f203 33f2 	addw	r3, r3, #1010	; 0x3f2
 80017f4:	4298      	cmp	r0, r3
 80017f6:	f43f af37 	beq.w	8001668 <parseSyncPwmCmd+0x1c>
 80017fa:	e74c      	b.n	8001696 <parseSyncPwmCmd+0x4a>
		if(isSyncPwm(cmdIn)){
 80017fc:	4a13      	ldr	r2, [pc, #76]	; (800184c <parseSyncPwmCmd+0x200>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d103      	bne.n	800180a <parseSyncPwmCmd+0x1be>
				syncPwmSendStart();
 8001802:	f003 fde3 	bl	80053cc <syncPwmSendStart>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001806:	4806      	ldr	r0, [pc, #24]	; (8001820 <parseSyncPwmCmd+0x1d4>)
 8001808:	e72e      	b.n	8001668 <parseSyncPwmCmd+0x1c>
		if(isSyncPwm(cmdIn)){
 800180a:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 800180e:	f502 027d 	add.w	r2, r2, #16580608	; 0xfd0000
 8001812:	4293      	cmp	r3, r2
 8001814:	f47f af3f 	bne.w	8001696 <parseSyncPwmCmd+0x4a>
				syncPwmSendStop();
 8001818:	f003 fdea 	bl	80053f0 <syncPwmSendStop>
 800181c:	e79a      	b.n	8001754 <parseSyncPwmCmd+0x108>
 800181e:	bf00      	nop
 8001820:	5f444e45 	.word	0x5f444e45
 8001824:	4d554e43 	.word	0x4d554e43
 8001828:	50455453 	.word	0x50455453
 800182c:	51524653 	.word	0x51524653
 8001830:	45455453 	.word	0x45455453
 8001834:	44455453 	.word	0x44455453
 8001838:	3f474643 	.word	0x3f474643
 800183c:	20004cb4 	.word	0x20004cb4
 8001840:	54494e49 	.word	0x54494e49
 8001844:	494e4944 	.word	0x494e4944
 8001848:	5f525245 	.word	0x5f525245
 800184c:	54525453 	.word	0x54525453

08001850 <parseLogAnlysCmd>:
command parseLogAnlysCmd(void){
 8001850:	b570      	push	{r4, r5, r6, lr}
 8001852:	b084      	sub	sp, #16
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001854:	ae02      	add	r6, sp, #8
 8001856:	4630      	mov	r0, r6
 8001858:	2105      	movs	r1, #5
 800185a:	f000 fd0d 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800185e:	2803      	cmp	r0, #3
 8001860:	d852      	bhi.n	8001908 <parseLogAnlysCmd+0xb8>
		return CMD_END;
 8001862:	4db0      	ldr	r5, [pc, #704]	; (8001b24 <parseLogAnlysCmd+0x2d4>)
 8001864:	4bb0      	ldr	r3, [pc, #704]	; (8001b28 <parseLogAnlysCmd+0x2d8>)
 8001866:	2800      	cmp	r0, #0
 8001868:	bf08      	it	eq
 800186a:	461d      	moveq	r5, r3
 800186c:	4caf      	ldr	r4, [pc, #700]	; (8001b2c <parseLogAnlysCmd+0x2dc>)
	while(logAnlys.state == LOGA_DATA_SENDING);
 800186e:	7ca3      	ldrb	r3, [r4, #18]
 8001870:	2b02      	cmp	r3, #2
 8001872:	d0fc      	beq.n	800186e <parseLogAnlysCmd+0x1e>
	if((logAnlys.state == LOGA_SAMPLING) && (cmdIn != CMD_LOG_ANLYS_STOP)){
 8001874:	7ca3      	ldrb	r3, [r4, #18]
 8001876:	2b01      	cmp	r3, #1
 8001878:	d048      	beq.n	800190c <parseLogAnlysCmd+0xbc>
	switch (cmdIn)
 800187a:	4bad      	ldr	r3, [pc, #692]	; (8001b30 <parseLogAnlysCmd+0x2e0>)
 800187c:	429d      	cmp	r5, r3
 800187e:	f000 80f0 	beq.w	8001a62 <parseLogAnlysCmd+0x212>
 8001882:	d824      	bhi.n	80018ce <parseLogAnlysCmd+0x7e>
 8001884:	f103 4376 	add.w	r3, r3, #4127195136	; 0xf6000000
 8001888:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800188c:	f503 6351 	add.w	r3, r3, #3344	; 0xd10
 8001890:	429d      	cmp	r5, r3
 8001892:	f000 80cc 	beq.w	8001a2e <parseLogAnlysCmd+0x1de>
 8001896:	d947      	bls.n	8001928 <parseLogAnlysCmd+0xd8>
 8001898:	4ba6      	ldr	r3, [pc, #664]	; (8001b34 <parseLogAnlysCmd+0x2e4>)
 800189a:	429d      	cmp	r5, r3
 800189c:	f000 808a 	beq.w	80019b4 <parseLogAnlysCmd+0x164>
 80018a0:	f103 63de 	add.w	r3, r3, #116391936	; 0x6f00000
 80018a4:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
 80018a8:	f203 5301 	addw	r3, r3, #1281	; 0x501
 80018ac:	429d      	cmp	r5, r3
 80018ae:	d123      	bne.n	80018f8 <parseLogAnlysCmd+0xa8>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80018b0:	4630      	mov	r0, r6
 80018b2:	2105      	movs	r1, #5
 80018b4:	f000 fce0 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80018b8:	2803      	cmp	r0, #3
 80018ba:	f200 8108 	bhi.w	8001ace <parseLogAnlysCmd+0x27e>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 80018be:	7ca3      	ldrb	r3, [r4, #18]
 80018c0:	2b04      	cmp	r3, #4
 80018c2:	d12b      	bne.n	800191c <parseLogAnlysCmd+0xcc>
		logAnlysStart();
 80018c4:	f002 fd76 	bl	80043b4 <logAnlysStart>
	cmdIn = (error > 0) ? error : CMD_END;
 80018c8:	4897      	ldr	r0, [pc, #604]	; (8001b28 <parseLogAnlysCmd+0x2d8>)
}
 80018ca:	b004      	add	sp, #16
 80018cc:	bd70      	pop	{r4, r5, r6, pc}
	switch (cmdIn)
 80018ce:	4b9a      	ldr	r3, [pc, #616]	; (8001b38 <parseLogAnlysCmd+0x2e8>)
 80018d0:	429d      	cmp	r5, r3
 80018d2:	f000 8098 	beq.w	8001a06 <parseLogAnlysCmd+0x1b6>
 80018d6:	d953      	bls.n	8001980 <parseLogAnlysCmd+0x130>
 80018d8:	4b98      	ldr	r3, [pc, #608]	; (8001b3c <parseLogAnlysCmd+0x2ec>)
 80018da:	429d      	cmp	r5, r3
 80018dc:	d042      	beq.n	8001964 <parseLogAnlysCmd+0x114>
 80018de:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 80018e2:	33fd      	adds	r3, #253	; 0xfd
 80018e4:	429d      	cmp	r5, r3
 80018e6:	f000 8085 	beq.w	80019f4 <parseLogAnlysCmd+0x1a4>
 80018ea:	f5a3 2320 	sub.w	r3, r3, #655360	; 0xa0000
 80018ee:	f46f 7283 	mvn.w	r2, #262	; 0x106
 80018f2:	4413      	add	r3, r2
 80018f4:	429d      	cmp	r5, r3
 80018f6:	d03d      	beq.n	8001974 <parseLogAnlysCmd+0x124>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 80018f8:	7ca3      	ldrb	r3, [r4, #18]
 80018fa:	2b04      	cmp	r3, #4
 80018fc:	d101      	bne.n	8001902 <parseLogAnlysCmd+0xb2>
		logAnlysStart();
 80018fe:	f002 fd59 	bl	80043b4 <logAnlysStart>
	cmdIn = (error > 0) ? error : CMD_END;
 8001902:	2098      	movs	r0, #152	; 0x98
}
 8001904:	b004      	add	sp, #16
 8001906:	bd70      	pop	{r4, r5, r6, pc}
 8001908:	9d02      	ldr	r5, [sp, #8]
 800190a:	e7af      	b.n	800186c <parseLogAnlysCmd+0x1c>
	if((logAnlys.state == LOGA_SAMPLING) && (cmdIn != CMD_LOG_ANLYS_STOP)){
 800190c:	4b8c      	ldr	r3, [pc, #560]	; (8001b40 <parseLogAnlysCmd+0x2f0>)
 800190e:	429d      	cmp	r5, r3
 8001910:	d107      	bne.n	8001922 <parseLogAnlysCmd+0xd2>
		logAnlysSendStop();
 8001912:	f002 fd2b 	bl	800436c <logAnlysSendStop>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001916:	7ca3      	ldrb	r3, [r4, #18]
 8001918:	2b04      	cmp	r3, #4
 800191a:	d028      	beq.n	800196e <parseLogAnlysCmd+0x11e>
	cmdIn = (error > 0) ? error : CMD_END;
 800191c:	4882      	ldr	r0, [pc, #520]	; (8001b28 <parseLogAnlysCmd+0x2d8>)
}
 800191e:	b004      	add	sp, #16
 8001920:	bd70      	pop	{r4, r5, r6, pc}
		logAnlysStop(); 
 8001922:	f002 fd63 	bl	80043ec <logAnlysStop>
 8001926:	e7a8      	b.n	800187a <parseLogAnlysCmd+0x2a>
	switch (cmdIn)
 8001928:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 800192c:	f46f 6141 	mvn.w	r1, #3088	; 0xc10
 8001930:	440b      	add	r3, r1
 8001932:	429d      	cmp	r5, r3
 8001934:	d04f      	beq.n	80019d6 <parseLogAnlysCmd+0x186>
 8001936:	f103 6380 	add.w	r3, r3, #67108864	; 0x4000000
 800193a:	f603 4311 	addw	r3, r3, #3089	; 0xc11
 800193e:	429d      	cmp	r5, r3
 8001940:	d1da      	bne.n	80018f8 <parseLogAnlysCmd+0xa8>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001942:	4630      	mov	r0, r6
 8001944:	2105      	movs	r1, #5
 8001946:	f000 fc97 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800194a:	2803      	cmp	r0, #3
 800194c:	d9d4      	bls.n	80018f8 <parseLogAnlysCmd+0xa8>
 800194e:	9d02      	ldr	r5, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001950:	4b75      	ldr	r3, [pc, #468]	; (8001b28 <parseLogAnlysCmd+0x2d8>)
 8001952:	429d      	cmp	r5, r3
 8001954:	d0d0      	beq.n	80018f8 <parseLogAnlysCmd+0xa8>
 8001956:	4b73      	ldr	r3, [pc, #460]	; (8001b24 <parseLogAnlysCmd+0x2d4>)
 8001958:	429d      	cmp	r5, r3
 800195a:	d0cd      	beq.n	80018f8 <parseLogAnlysCmd+0xa8>
			logAnlysSetTriggerChannel((uint32_t)cmdIn);
 800195c:	4628      	mov	r0, r5
 800195e:	f002 fd87 	bl	8004470 <logAnlysSetTriggerChannel>
 8001962:	e09b      	b.n	8001a9c <parseLogAnlysCmd+0x24c>
		logAnlysSendStart();
 8001964:	f002 fcf0 	bl	8004348 <logAnlysSendStart>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001968:	7ca3      	ldrb	r3, [r4, #18]
 800196a:	2b04      	cmp	r3, #4
 800196c:	d1d6      	bne.n	800191c <parseLogAnlysCmd+0xcc>
		logAnlysStart();
 800196e:	f002 fd21 	bl	80043b4 <logAnlysStart>
 8001972:	e7d3      	b.n	800191c <parseLogAnlysCmd+0xcc>
		logAnlysSendInit();
 8001974:	f002 fcc4 	bl	8004300 <logAnlysSendInit>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001978:	7ca3      	ldrb	r3, [r4, #18]
 800197a:	2b04      	cmp	r3, #4
 800197c:	d1ce      	bne.n	800191c <parseLogAnlysCmd+0xcc>
 800197e:	e7f6      	b.n	800196e <parseLogAnlysCmd+0x11e>
	switch (cmdIn)
 8001980:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 8001984:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8001988:	f603 3303 	addw	r3, r3, #2819	; 0xb03
 800198c:	429d      	cmp	r5, r3
 800198e:	f040 80af 	bne.w	8001af0 <parseLogAnlysCmd+0x2a0>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001992:	4630      	mov	r0, r6
 8001994:	2105      	movs	r1, #5
 8001996:	f000 fc6f 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800199a:	2803      	cmp	r0, #3
 800199c:	d9ac      	bls.n	80018f8 <parseLogAnlysCmd+0xa8>
 800199e:	9d02      	ldr	r5, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80019a0:	4b61      	ldr	r3, [pc, #388]	; (8001b28 <parseLogAnlysCmd+0x2d8>)
 80019a2:	429d      	cmp	r5, r3
 80019a4:	d0a8      	beq.n	80018f8 <parseLogAnlysCmd+0xa8>
 80019a6:	4b5f      	ldr	r3, [pc, #380]	; (8001b24 <parseLogAnlysCmd+0x2d4>)
 80019a8:	429d      	cmp	r5, r3
 80019aa:	d0a5      	beq.n	80018f8 <parseLogAnlysCmd+0xa8>
			logAnlysSetSamplesNum((uint16_t)cmdIn);
 80019ac:	b2a8      	uxth	r0, r5
 80019ae:	f002 fd29 	bl	8004404 <logAnlysSetSamplesNum>
 80019b2:	e073      	b.n	8001a9c <parseLogAnlysCmd+0x24c>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80019b4:	4630      	mov	r0, r6
 80019b6:	2105      	movs	r1, #5
 80019b8:	f000 fc5e 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80019bc:	2803      	cmp	r0, #3
 80019be:	d99b      	bls.n	80018f8 <parseLogAnlysCmd+0xa8>
 80019c0:	9d02      	ldr	r5, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80019c2:	4b59      	ldr	r3, [pc, #356]	; (8001b28 <parseLogAnlysCmd+0x2d8>)
 80019c4:	429d      	cmp	r5, r3
 80019c6:	d097      	beq.n	80018f8 <parseLogAnlysCmd+0xa8>
 80019c8:	4b56      	ldr	r3, [pc, #344]	; (8001b24 <parseLogAnlysCmd+0x2d4>)
 80019ca:	429d      	cmp	r5, r3
 80019cc:	d094      	beq.n	80018f8 <parseLogAnlysCmd+0xa8>
			logAnlysSetSamplingFreq((uint32_t)cmdIn);
 80019ce:	4628      	mov	r0, r5
 80019d0:	f002 fd16 	bl	8004400 <logAnlysSetSamplingFreq>
 80019d4:	e062      	b.n	8001a9c <parseLogAnlysCmd+0x24c>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80019d6:	4b5b      	ldr	r3, [pc, #364]	; (8001b44 <parseLogAnlysCmd+0x2f4>)
 80019d8:	4631      	mov	r1, r6
 80019da:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_LOGAN_CONFIG;
 80019dc:	2518      	movs	r5, #24
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80019de:	2300      	movs	r3, #0
 80019e0:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_LOGAN_CONFIG;
 80019e4:	f8ad 5008 	strh.w	r5, [sp, #8]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80019e8:	f00a fc70 	bl	800c2cc <xQueueGenericSend>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 80019ec:	7ca3      	ldrb	r3, [r4, #18]
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	d194      	bne.n	800191c <parseLogAnlysCmd+0xcc>
 80019f2:	e7bc      	b.n	800196e <parseLogAnlysCmd+0x11e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80019f4:	2105      	movs	r1, #5
 80019f6:	4630      	mov	r0, r6
 80019f8:	f000 fc3e 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80019fc:	2803      	cmp	r0, #3
 80019fe:	d837      	bhi.n	8001a70 <parseLogAnlysCmd+0x220>
		uint32_t secondHalfOfDouble = commBufferReadUInt32();
 8001a00:	f000 fc92 	bl	8002328 <commBufferReadUInt32>
 8001a04:	e778      	b.n	80018f8 <parseLogAnlysCmd+0xa8>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001a06:	4630      	mov	r0, r6
 8001a08:	2105      	movs	r1, #5
 8001a0a:	f000 fc35 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001a0e:	2803      	cmp	r0, #3
 8001a10:	f67f af72 	bls.w	80018f8 <parseLogAnlysCmd+0xa8>
 8001a14:	9d02      	ldr	r5, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001a16:	4b44      	ldr	r3, [pc, #272]	; (8001b28 <parseLogAnlysCmd+0x2d8>)
 8001a18:	429d      	cmp	r5, r3
 8001a1a:	f43f af6d 	beq.w	80018f8 <parseLogAnlysCmd+0xa8>
 8001a1e:	4b41      	ldr	r3, [pc, #260]	; (8001b24 <parseLogAnlysCmd+0x2d4>)
 8001a20:	429d      	cmp	r5, r3
 8001a22:	f43f af69 	beq.w	80018f8 <parseLogAnlysCmd+0xa8>
			logAnlysSetPretrigger((uint32_t)cmdIn);
 8001a26:	4628      	mov	r0, r5
 8001a28:	f002 fd00 	bl	800442c <logAnlysSetPretrigger>
 8001a2c:	e036      	b.n	8001a9c <parseLogAnlysCmd+0x24c>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001a2e:	4630      	mov	r0, r6
 8001a30:	2105      	movs	r1, #5
 8001a32:	f000 fc21 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001a36:	2803      	cmp	r0, #3
 8001a38:	f67f af41 	bls.w	80018be <parseLogAnlysCmd+0x6e>
 8001a3c:	9b02      	ldr	r3, [sp, #8]
		if(isLogAnlysTriggerEvent(cmdIn)){
 8001a3e:	4a42      	ldr	r2, [pc, #264]	; (8001b48 <parseLogAnlysCmd+0x2f8>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d05d      	beq.n	8001b00 <parseLogAnlysCmd+0x2b0>
 8001a44:	f102 62df 	add.w	r2, r2, #116916224	; 0x6f80000
 8001a48:	f502 4277 	add.w	r2, r2, #63232	; 0xf700
 8001a4c:	32f4      	adds	r2, #244	; 0xf4
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	f47f af35 	bne.w	80018be <parseLogAnlysCmd+0x6e>
				logAnlysSetTriggerFalling();
 8001a54:	f002 fd06 	bl	8004464 <logAnlysSetTriggerFalling>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001a58:	7ca3      	ldrb	r3, [r4, #18]
 8001a5a:	2b04      	cmp	r3, #4
 8001a5c:	f47f af5e 	bne.w	800191c <parseLogAnlysCmd+0xcc>
 8001a60:	e730      	b.n	80018c4 <parseLogAnlysCmd+0x74>
		logAnlysSendDeinit();
 8001a62:	f002 fc5f 	bl	8004324 <logAnlysSendDeinit>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001a66:	7ca3      	ldrb	r3, [r4, #18]
 8001a68:	2b04      	cmp	r3, #4
 8001a6a:	f47f af57 	bne.w	800191c <parseLogAnlysCmd+0xcc>
 8001a6e:	e77e      	b.n	800196e <parseLogAnlysCmd+0x11e>
 8001a70:	9d02      	ldr	r5, [sp, #8]
		uint32_t secondHalfOfDouble = commBufferReadUInt32();
 8001a72:	f000 fc59 	bl	8002328 <commBufferReadUInt32>
	makeArray[0] = word1;
 8001a76:	e9cd 0502 	strd	r0, r5, [sp, #8]
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 8001a7a:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001a7e:	466b      	mov	r3, sp
 8001a80:	e883 0003 	stmia.w	r3, {r0, r1}
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001a84:	4b28      	ldr	r3, [pc, #160]	; (8001b28 <parseLogAnlysCmd+0x2d8>)
 8001a86:	429d      	cmp	r5, r3
	return doubleVal;
 8001a88:	ed9d 0b00 	vldr	d0, [sp]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001a8c:	f43f af34 	beq.w	80018f8 <parseLogAnlysCmd+0xa8>
 8001a90:	4b24      	ldr	r3, [pc, #144]	; (8001b24 <parseLogAnlysCmd+0x2d4>)
 8001a92:	429d      	cmp	r5, r3
 8001a94:	f43f af30 	beq.w	80018f8 <parseLogAnlysCmd+0xa8>
			logAnlysSetPosttrigger(postTrigTime);
 8001a98:	f002 fcdc 	bl	8004454 <logAnlysSetPosttrigger>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001a9c:	7ca3      	ldrb	r3, [r4, #18]
 8001a9e:	2b04      	cmp	r3, #4
 8001aa0:	f43f af10 	beq.w	80018c4 <parseLogAnlysCmd+0x74>
			|| (cmdIn == CMD_LOG_ANLYS_POSTTRIG)
 8001aa4:	4b29      	ldr	r3, [pc, #164]	; (8001b4c <parseLogAnlysCmd+0x2fc>)
 8001aa6:	429d      	cmp	r5, r3
 8001aa8:	f43f af0c 	beq.w	80018c4 <parseLogAnlysCmd+0x74>
			|| (cmdIn == CMD_LOG_ANLYS_TRIGGER_EVENT)
 8001aac:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001ab0:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001ab4:	f503 7341 	add.w	r3, r3, #772	; 0x304
 8001ab8:	f025 6200 	bic.w	r2, r5, #134217728	; 0x8000000
 8001abc:	429a      	cmp	r2, r3
 8001abe:	f43f af56 	beq.w	800196e <parseLogAnlysCmd+0x11e>
			|| (cmdIn == CMD_LOG_ANLYS_TRIGGER_CHANNEL)
 8001ac2:	f103 437e 	add.w	r3, r3, #4261412864	; 0xfe000000
 8001ac6:	429d      	cmp	r5, r3
 8001ac8:	f43f af51 	beq.w	800196e <parseLogAnlysCmd+0x11e>
 8001acc:	e726      	b.n	800191c <parseLogAnlysCmd+0xcc>
 8001ace:	9d02      	ldr	r5, [sp, #8]
		if(isLogAnlysTriggerMode(cmdIn)){
 8001ad0:	4b1f      	ldr	r3, [pc, #124]	; (8001b50 <parseLogAnlysCmd+0x300>)
 8001ad2:	429d      	cmp	r5, r3
 8001ad4:	d009      	beq.n	8001aea <parseLogAnlysCmd+0x29a>
 8001ad6:	4b1f      	ldr	r3, [pc, #124]	; (8001b54 <parseLogAnlysCmd+0x304>)
 8001ad8:	429d      	cmp	r5, r3
 8001ada:	d114      	bne.n	8001b06 <parseLogAnlysCmd+0x2b6>
				logAnlys.triggerMode = LOGA_MODE_NORMAL;
 8001adc:	2301      	movs	r3, #1
 8001ade:	7523      	strb	r3, [r4, #20]
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001ae0:	7ca3      	ldrb	r3, [r4, #18]
 8001ae2:	2b04      	cmp	r3, #4
 8001ae4:	f47f af1a 	bne.w	800191c <parseLogAnlysCmd+0xcc>
 8001ae8:	e6ec      	b.n	80018c4 <parseLogAnlysCmd+0x74>
				logAnlys.triggerMode = LOGA_MODE_AUTO;
 8001aea:	2300      	movs	r3, #0
 8001aec:	7523      	strb	r3, [r4, #20]
 8001aee:	e6e6      	b.n	80018be <parseLogAnlysCmd+0x6e>
	switch (cmdIn)
 8001af0:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8001af4:	f5a3 4379 	sub.w	r3, r3, #63744	; 0xf900
 8001af8:	429d      	cmp	r5, r3
 8001afa:	f47f aefd 	bne.w	80018f8 <parseLogAnlysCmd+0xa8>
 8001afe:	e708      	b.n	8001912 <parseLogAnlysCmd+0xc2>
				logAnlysSetTriggerRising();
 8001b00:	f002 fcaa 	bl	8004458 <logAnlysSetTriggerRising>
 8001b04:	e6db      	b.n	80018be <parseLogAnlysCmd+0x6e>
		if(isLogAnlysTriggerMode(cmdIn)){
 8001b06:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 8001b0a:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
 8001b0e:	f2a3 53fb 	subw	r3, r3, #1531	; 0x5fb
 8001b12:	429d      	cmp	r5, r3
 8001b14:	d1c2      	bne.n	8001a9c <parseLogAnlysCmd+0x24c>
				logAnlys.triggerMode = LOGA_MODE_SINGLE;  ////// myslim ze nestaci jenom zmenit mode ale musi se znova spustit vzorkovani nebo neco ne???????
 8001b16:	2302      	movs	r3, #2
 8001b18:	7523      	strb	r3, [r4, #20]
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001b1a:	7ca3      	ldrb	r3, [r4, #18]
 8001b1c:	2b04      	cmp	r3, #4
 8001b1e:	f47f aefd 	bne.w	800191c <parseLogAnlysCmd+0xcc>
 8001b22:	e6cf      	b.n	80018c4 <parseLogAnlysCmd+0x74>
 8001b24:	5f525245 	.word	0x5f525245
 8001b28:	5f444e45 	.word	0x5f444e45
 8001b2c:	20007028 	.word	0x20007028
 8001b30:	4e494544 	.word	0x4e494544
 8001b34:	46504d53 	.word	0x46504d53
 8001b38:	54455250 	.word	0x54455250
 8001b3c:	54525453 	.word	0x54525453
 8001b40:	504f5453 	.word	0x504f5453
 8001b44:	20004cb4 	.word	0x20004cb4
 8001b48:	45534952 	.word	0x45534952
 8001b4c:	54534f50 	.word	0x54534f50
 8001b50:	4f545541 	.word	0x4f545541
 8001b54:	4d524f4e 	.word	0x4d524f4e

08001b58 <parseGeneratorCmd>:
command parseGeneratorCmd(void){
 8001b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b5c:	b084      	sub	sp, #16
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001b5e:	ad02      	add	r5, sp, #8
 8001b60:	4628      	mov	r0, r5
 8001b62:	2105      	movs	r1, #5
 8001b64:	f000 fb88 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001b68:	2803      	cmp	r0, #3
 8001b6a:	d807      	bhi.n	8001b7c <parseGeneratorCmd+0x24>
		cmdIn=CMD_END;
 8001b6c:	4bc0      	ldr	r3, [pc, #768]	; (8001e70 <parseGeneratorCmd+0x318>)
 8001b6e:	2800      	cmp	r0, #0
 8001b70:	bf14      	ite	ne
 8001b72:	2064      	movne	r0, #100	; 0x64
 8001b74:	4618      	moveq	r0, r3
}
 8001b76:	b004      	add	sp, #16
 8001b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b7c:	9b02      	ldr	r3, [sp, #8]
	switch(cmdIn){
 8001b7e:	4abd      	ldr	r2, [pc, #756]	; (8001e74 <parseGeneratorCmd+0x31c>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	f000 813e 	beq.w	8001e02 <parseGeneratorCmd+0x2aa>
 8001b86:	d833      	bhi.n	8001bf0 <parseGeneratorCmd+0x98>
 8001b88:	4abb      	ldr	r2, [pc, #748]	; (8001e78 <parseGeneratorCmd+0x320>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	f000 812c 	beq.w	8001de8 <parseGeneratorCmd+0x290>
 8001b90:	d84c      	bhi.n	8001c2c <parseGeneratorCmd+0xd4>
 8001b92:	4aba      	ldr	r2, [pc, #744]	; (8001e7c <parseGeneratorCmd+0x324>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	f000 813c 	beq.w	8001e12 <parseGeneratorCmd+0x2ba>
 8001b9a:	f240 818b 	bls.w	8001eb4 <parseGeneratorCmd+0x35c>
 8001b9e:	4ab8      	ldr	r2, [pc, #736]	; (8001e80 <parseGeneratorCmd+0x328>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	f000 80b4 	beq.w	8001d0e <parseGeneratorCmd+0x1b6>
 8001ba6:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
 8001baa:	f202 22fb 	addw	r2, r2, #763	; 0x2fb
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	f040 81e6 	bne.w	8001f80 <parseGeneratorCmd+0x428>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001bb4:	2105      	movs	r1, #5
 8001bb6:	4628      	mov	r0, r5
 8001bb8:	f000 fb5e 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001bbc:	2803      	cmp	r0, #3
 8001bbe:	f240 812e 	bls.w	8001e1e <parseGeneratorCmd+0x2c6>
 8001bc2:	9e02      	ldr	r6, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001bc4:	4caa      	ldr	r4, [pc, #680]	; (8001e70 <parseGeneratorCmd+0x318>)
		secondHalfOfDouble = commBufferReadUInt32();
 8001bc6:	f000 fbaf 	bl	8002328 <commBufferReadUInt32>
	makeArray[0] = word1;
 8001bca:	e9cd 0602 	strd	r0, r6, [sp, #8]
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 8001bce:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001bd2:	466b      	mov	r3, sp
 8001bd4:	e883 0003 	stmia.w	r3, {r0, r1}
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001bd8:	42a6      	cmp	r6, r4
	return doubleVal;
 8001bda:	ed9d 0b00 	vldr	d0, [sp]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001bde:	d021      	beq.n	8001c24 <parseGeneratorCmd+0xcc>
 8001be0:	4ba8      	ldr	r3, [pc, #672]	; (8001e84 <parseGeneratorCmd+0x32c>)
 8001be2:	429e      	cmp	r6, r3
 8001be4:	d01e      	beq.n	8001c24 <parseGeneratorCmd+0xcc>
			genPwmSetFrequency(freq, 1);
 8001be6:	2001      	movs	r0, #1
 8001be8:	f002 f8bc 	bl	8003d64 <genPwmSetFrequency>
		cmdIn=CMD_END;
 8001bec:	4620      	mov	r0, r4
 8001bee:	e7c2      	b.n	8001b76 <parseGeneratorCmd+0x1e>
	switch(cmdIn){
 8001bf0:	4aa5      	ldr	r2, [pc, #660]	; (8001e88 <parseGeneratorCmd+0x330>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d06f      	beq.n	8001cd6 <parseGeneratorCmd+0x17e>
 8001bf6:	f200 809f 	bhi.w	8001d38 <parseGeneratorCmd+0x1e0>
 8001bfa:	f1a2 7241 	sub.w	r2, r2, #50593792	; 0x3040000
 8001bfe:	f6a2 2203 	subw	r2, r2, #2563	; 0xa03
 8001c02:	4293      	cmp	r3, r2
 8001c04:	f000 80d0 	beq.w	8001da8 <parseGeneratorCmd+0x250>
 8001c08:	f240 8172 	bls.w	8001ef0 <parseGeneratorCmd+0x398>
 8001c0c:	4a9f      	ldr	r2, [pc, #636]	; (8001e8c <parseGeneratorCmd+0x334>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d079      	beq.n	8001d06 <parseGeneratorCmd+0x1ae>
 8001c12:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
 8001c16:	f6a2 22ef 	subw	r2, r2, #2799	; 0xaef
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	f040 81b0 	bne.w	8001f80 <parseGeneratorCmd+0x428>
		genStop();
 8001c20:	f002 faca 	bl	80041b8 <genStop>
		cmdIn=CMD_END;
 8001c24:	4892      	ldr	r0, [pc, #584]	; (8001e70 <parseGeneratorCmd+0x318>)
}
 8001c26:	b004      	add	sp, #16
 8001c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch(cmdIn){
 8001c2c:	4a98      	ldr	r2, [pc, #608]	; (8001e90 <parseGeneratorCmd+0x338>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	f000 80eb 	beq.w	8001e0a <parseGeneratorCmd+0x2b2>
 8001c34:	f240 8167 	bls.w	8001f06 <parseGeneratorCmd+0x3ae>
 8001c38:	4a96      	ldr	r2, [pc, #600]	; (8001e94 <parseGeneratorCmd+0x33c>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d019      	beq.n	8001c72 <parseGeneratorCmd+0x11a>
 8001c3e:	f102 727c 	add.w	r2, r2, #66060288	; 0x3f00000
 8001c42:	f602 6209 	addw	r2, r2, #3593	; 0xe09
 8001c46:	4293      	cmp	r3, r2
 8001c48:	f040 819a 	bne.w	8001f80 <parseGeneratorCmd+0x428>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001c4c:	4628      	mov	r0, r5
 8001c4e:	2105      	movs	r1, #5
 8001c50:	f000 fb12 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001c54:	2803      	cmp	r0, #3
 8001c56:	d9e5      	bls.n	8001c24 <parseGeneratorCmd+0xcc>
 8001c58:	9b02      	ldr	r3, [sp, #8]
		if(isGeneratorMode(cmdIn)){
 8001c5a:	4a8f      	ldr	r2, [pc, #572]	; (8001e98 <parseGeneratorCmd+0x340>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	f000 8177 	beq.w	8001f50 <parseGeneratorCmd+0x3f8>
 8001c62:	4a8e      	ldr	r2, [pc, #568]	; (8001e9c <parseGeneratorCmd+0x344>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d1dd      	bne.n	8001c24 <parseGeneratorCmd+0xcc>
				genSetMode(GEN_DAC);
 8001c68:	2000      	movs	r0, #0
 8001c6a:	f002 f847 	bl	8003cfc <genSetMode>
		cmdIn=CMD_END;
 8001c6e:	4880      	ldr	r0, [pc, #512]	; (8001e70 <parseGeneratorCmd+0x318>)
 8001c70:	e781      	b.n	8001b76 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001c72:	2105      	movs	r1, #5
 8001c74:	4628      	mov	r0, r5
 8001c76:	f000 faff 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001c7a:	2803      	cmp	r0, #3
 8001c7c:	f200 80d6 	bhi.w	8001e2c <parseGeneratorCmd+0x2d4>
	}else if(bytesRead == 0){
 8001c80:	2800      	cmp	r0, #0
 8001c82:	f244 534e 	movw	r3, #17742	; 0x454e
 8001c86:	f244 5752 	movw	r7, #17746	; 0x4552
 8001c8a:	bf13      	iteet	ne
 8001c8c:	f04f 0852 	movne.w	r8, #82	; 0x52
 8001c90:	461f      	moveq	r7, r3
 8001c92:	f04f 0844 	moveq.w	r8, #68	; 0x44
 8001c96:	26a4      	movne	r6, #164	; 0xa4
 8001c98:	bf08      	it	eq
 8001c9a:	2688      	moveq	r6, #136	; 0x88
 8001c9c:	235f      	movs	r3, #95	; 0x5f
		chan=cmdIn>>24;
 8001c9e:	f88d 3008 	strb.w	r3, [sp, #8]
 8001ca2:	f241 3488 	movw	r4, #5000	; 0x1388
 8001ca6:	e004      	b.n	8001cb2 <parseGeneratorCmd+0x15a>
 8001ca8:	3c01      	subs	r4, #1
 8001caa:	b2a4      	uxth	r4, r4
			osDelay(1);
 8001cac:	f00a fa74 	bl	800c198 <osDelay>
		while(watchDog>0 && getBytesAvailable()<length*2+1){
 8001cb0:	b12c      	cbz	r4, 8001cbe <parseGeneratorCmd+0x166>
 8001cb2:	f000 fc23 	bl	80024fc <getBytesAvailable>
 8001cb6:	42b0      	cmp	r0, r6
			osDelay(1);
 8001cb8:	f04f 0001 	mov.w	r0, #1
		while(watchDog>0 && getBytesAvailable()<length*2+1){
 8001cbc:	ddf4      	ble.n	8001ca8 <parseGeneratorCmd+0x150>
		if(getBytesAvailable()<length*2+1){
 8001cbe:	f000 fc1d 	bl	80024fc <getBytesAvailable>
 8001cc2:	42b0      	cmp	r0, r6
 8001cc4:	f300 812a 	bgt.w	8001f1c <parseGeneratorCmd+0x3c4>
			while(commBufferReadByte(&chan)==0);
 8001cc8:	4628      	mov	r0, r5
 8001cca:	f000 faa9 	bl	8002220 <commBufferReadByte>
 8001cce:	2800      	cmp	r0, #0
 8001cd0:	d0fa      	beq.n	8001cc8 <parseGeneratorCmd+0x170>
 8001cd2:	2068      	movs	r0, #104	; 0x68
 8001cd4:	e74f      	b.n	8001b76 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001cd6:	4628      	mov	r0, r5
 8001cd8:	2105      	movs	r1, #5
 8001cda:	f000 facd 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001cde:	2803      	cmp	r0, #3
 8001ce0:	d9a0      	bls.n	8001c24 <parseGeneratorCmd+0xcc>
 8001ce2:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001ce4:	4b62      	ldr	r3, [pc, #392]	; (8001e70 <parseGeneratorCmd+0x318>)
 8001ce6:	4298      	cmp	r0, r3
 8001ce8:	d09c      	beq.n	8001c24 <parseGeneratorCmd+0xcc>
 8001cea:	4b66      	ldr	r3, [pc, #408]	; (8001e84 <parseGeneratorCmd+0x32c>)
 8001cec:	4298      	cmp	r0, r3
 8001cee:	d099      	beq.n	8001c24 <parseGeneratorCmd+0xcc>
			error=genSetFrequency(((cmdIn)&0xffffff00)>>8,(uint8_t)(cmdIn));
 8001cf0:	b2c1      	uxtb	r1, r0
 8001cf2:	0a00      	lsrs	r0, r0, #8
 8001cf4:	f002 f8a4 	bl	8003e40 <genSetFrequency>
 8001cf8:	4604      	mov	r4, r0
	if(error>0){
 8001cfa:	2c00      	cmp	r4, #0
 8001cfc:	d092      	beq.n	8001c24 <parseGeneratorCmd+0xcc>
 8001cfe:	4620      	mov	r0, r4
}
 8001d00:	b004      	add	sp, #16
 8001d02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		genSetOutputBuffer();
 8001d06:	f002 f979 	bl	8003ffc <genSetOutputBuffer>
		cmdIn=CMD_END;
 8001d0a:	4859      	ldr	r0, [pc, #356]	; (8001e70 <parseGeneratorCmd+0x318>)
 8001d0c:	e733      	b.n	8001b76 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001d0e:	4628      	mov	r0, r5
 8001d10:	2105      	movs	r1, #5
 8001d12:	f000 fab1 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001d16:	2803      	cmp	r0, #3
 8001d18:	d984      	bls.n	8001c24 <parseGeneratorCmd+0xcc>
 8001d1a:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001d1c:	4b54      	ldr	r3, [pc, #336]	; (8001e70 <parseGeneratorCmd+0x318>)
 8001d1e:	4298      	cmp	r0, r3
 8001d20:	d080      	beq.n	8001c24 <parseGeneratorCmd+0xcc>
 8001d22:	4b58      	ldr	r3, [pc, #352]	; (8001e84 <parseGeneratorCmd+0x32c>)
 8001d24:	4298      	cmp	r0, r3
 8001d26:	f43f af7d 	beq.w	8001c24 <parseGeneratorCmd+0xcc>
			error=genSetLength(cmdIn, 2);
 8001d2a:	2102      	movs	r1, #2
 8001d2c:	f002 f8ee 	bl	8003f0c <genSetLength>
 8001d30:	4604      	mov	r4, r0
	if(error>0){
 8001d32:	2c00      	cmp	r4, #0
 8001d34:	d1e3      	bne.n	8001cfe <parseGeneratorCmd+0x1a6>
 8001d36:	e775      	b.n	8001c24 <parseGeneratorCmd+0xcc>
	switch(cmdIn){
 8001d38:	4a58      	ldr	r2, [pc, #352]	; (8001e9c <parseGeneratorCmd+0x344>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d01a      	beq.n	8001d74 <parseGeneratorCmd+0x21c>
 8001d3e:	f200 8114 	bhi.w	8001f6a <parseGeneratorCmd+0x412>
 8001d42:	f102 4275 	add.w	r2, r2, #4110417920	; 0xf5000000
 8001d46:	f502 3204 	add.w	r2, r2, #135168	; 0x21000
 8001d4a:	f202 220e 	addw	r2, r2, #526	; 0x20e
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d00c      	beq.n	8001d6c <parseGeneratorCmd+0x214>
 8001d52:	f502 2250 	add.w	r2, r2, #851968	; 0xd0000
 8001d56:	f202 1201 	addw	r2, r2, #257	; 0x101
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	f040 8110 	bne.w	8001f80 <parseGeneratorCmd+0x428>
		genStart();
 8001d60:	f002 fa18 	bl	8004194 <genStart>
		genStatusOK();
 8001d64:	f002 f8b8 	bl	8003ed8 <genStatusOK>
		cmdIn=CMD_END;
 8001d68:	4841      	ldr	r0, [pc, #260]	; (8001e70 <parseGeneratorCmd+0x318>)
 8001d6a:	e704      	b.n	8001b76 <parseGeneratorCmd+0x1e>
		genReset();
 8001d6c:	f002 fa36 	bl	80041dc <genReset>
		cmdIn=CMD_END;
 8001d70:	483f      	ldr	r0, [pc, #252]	; (8001e70 <parseGeneratorCmd+0x318>)
 8001d72:	e700      	b.n	8001b76 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001d74:	4628      	mov	r0, r5
 8001d76:	2105      	movs	r1, #5
 8001d78:	f000 fa7e 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001d7c:	2803      	cmp	r0, #3
 8001d7e:	d851      	bhi.n	8001e24 <parseGeneratorCmd+0x2cc>
	}else if(bytesRead == 0){
 8001d80:	2800      	cmp	r0, #0
 8001d82:	f645 7244 	movw	r2, #24388	; 0x5f44
 8001d86:	f644 6345 	movw	r3, #20037	; 0x4e45
 8001d8a:	f645 7152 	movw	r1, #24402	; 0x5f52
 8001d8e:	f245 2045 	movw	r0, #21061	; 0x5245
 8001d92:	bf04      	itt	eq
 8001d94:	4611      	moveq	r1, r2
 8001d96:	4618      	moveq	r0, r3
		error=genSetDAC((uint16_t)(cmdIn),(uint16_t)(cmdIn>>16));
 8001d98:	f002 f934 	bl	8004004 <genSetDAC>
 8001d9c:	4604      	mov	r4, r0
		genStatusOK();
 8001d9e:	f002 f89b 	bl	8003ed8 <genStatusOK>
	if(error>0){
 8001da2:	2c00      	cmp	r4, #0
 8001da4:	d1ab      	bne.n	8001cfe <parseGeneratorCmd+0x1a6>
 8001da6:	e73d      	b.n	8001c24 <parseGeneratorCmd+0xcc>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001da8:	4628      	mov	r0, r5
 8001daa:	2105      	movs	r1, #5
 8001dac:	f000 fa64 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001db0:	2803      	cmp	r0, #3
 8001db2:	f67f af37 	bls.w	8001c24 <parseGeneratorCmd+0xcc>
 8001db6:	9a02      	ldr	r2, [sp, #8]
		if(isChannel(cmdIn)){
 8001db8:	4b39      	ldr	r3, [pc, #228]	; (8001ea0 <parseGeneratorCmd+0x348>)
 8001dba:	4413      	add	r3, r2
 8001dbc:	2b03      	cmp	r3, #3
 8001dbe:	f63f af31 	bhi.w	8001c24 <parseGeneratorCmd+0xcc>
			if(cmdIn == CMD_CHANNELS_1){
 8001dc2:	4b38      	ldr	r3, [pc, #224]	; (8001ea4 <parseGeneratorCmd+0x34c>)
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	f000 80c8 	beq.w	8001f5a <parseGeneratorCmd+0x402>
			}else if(cmdIn == CMD_CHANNELS_2){
 8001dca:	4b37      	ldr	r3, [pc, #220]	; (8001ea8 <parseGeneratorCmd+0x350>)
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	f000 80d9 	beq.w	8001f84 <parseGeneratorCmd+0x42c>
			}else if(cmdIn == CMD_CHANNELS_3){
 8001dd2:	4b36      	ldr	r3, [pc, #216]	; (8001eac <parseGeneratorCmd+0x354>)
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	f040 80b3 	bne.w	8001f40 <parseGeneratorCmd+0x3e8>
				error=genSetNumOfChannels(3);
 8001dda:	2003      	movs	r0, #3
 8001ddc:	f002 f8ca 	bl	8003f74 <genSetNumOfChannels>
 8001de0:	4604      	mov	r4, r0
	if(error>0){
 8001de2:	2c00      	cmp	r4, #0
 8001de4:	d18b      	bne.n	8001cfe <parseGeneratorCmd+0x1a6>
 8001de6:	e71d      	b.n	8001c24 <parseGeneratorCmd+0xcc>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001de8:	4b31      	ldr	r3, [pc, #196]	; (8001eb0 <parseGeneratorCmd+0x358>)
 8001dea:	6818      	ldr	r0, [r3, #0]
 8001dec:	4629      	mov	r1, r5
		passMsg = MSG_GEN_PWM_CONFIG;
 8001dee:	2420      	movs	r4, #32
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001df0:	2300      	movs	r3, #0
 8001df2:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_GEN_PWM_CONFIG;
 8001df6:	f8ad 4008 	strh.w	r4, [sp, #8]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001dfa:	f00a fa67 	bl	800c2cc <xQueueGenericSend>
		cmdIn=CMD_END;
 8001dfe:	481c      	ldr	r0, [pc, #112]	; (8001e70 <parseGeneratorCmd+0x318>)
 8001e00:	e711      	b.n	8001c26 <parseGeneratorCmd+0xce>
		genUnsetOutputBuffer();
 8001e02:	f002 f8fd 	bl	8004000 <genUnsetOutputBuffer>
		cmdIn=CMD_END;
 8001e06:	481a      	ldr	r0, [pc, #104]	; (8001e70 <parseGeneratorCmd+0x318>)
 8001e08:	e6b5      	b.n	8001b76 <parseGeneratorCmd+0x1e>
		genSendRealSamplingFreq();
 8001e0a:	f002 f837 	bl	8003e7c <genSendRealSamplingFreq>
		cmdIn=CMD_END;
 8001e0e:	4818      	ldr	r0, [pc, #96]	; (8001e70 <parseGeneratorCmd+0x318>)
 8001e10:	e6b1      	b.n	8001b76 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001e12:	2105      	movs	r1, #5
 8001e14:	4628      	mov	r0, r5
 8001e16:	f000 fa2f 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001e1a:	2803      	cmp	r0, #3
 8001e1c:	d80f      	bhi.n	8001e3e <parseGeneratorCmd+0x2e6>
		secondHalfOfDouble = commBufferReadUInt32();
 8001e1e:	f000 fa83 	bl	8002328 <commBufferReadUInt32>
 8001e22:	e6ff      	b.n	8001c24 <parseGeneratorCmd+0xcc>
 8001e24:	9902      	ldr	r1, [sp, #8]
 8001e26:	b288      	uxth	r0, r1
 8001e28:	0c09      	lsrs	r1, r1, #16
 8001e2a:	e7b5      	b.n	8001d98 <parseGeneratorCmd+0x240>
 8001e2c:	9b02      	ldr	r3, [sp, #8]
 8001e2e:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8001e32:	ba5f      	rev16	r7, r3
 8001e34:	004e      	lsls	r6, r1, #1
 8001e36:	4688      	mov	r8, r1
 8001e38:	b2bf      	uxth	r7, r7
 8001e3a:	0e1b      	lsrs	r3, r3, #24
 8001e3c:	e72f      	b.n	8001c9e <parseGeneratorCmd+0x146>
 8001e3e:	9e02      	ldr	r6, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001e40:	4c0b      	ldr	r4, [pc, #44]	; (8001e70 <parseGeneratorCmd+0x318>)
		secondHalfOfDouble = commBufferReadUInt32();
 8001e42:	f000 fa71 	bl	8002328 <commBufferReadUInt32>
	makeArray[0] = word1;
 8001e46:	e9cd 0602 	strd	r0, r6, [sp, #8]
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 8001e4a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e4e:	466b      	mov	r3, sp
 8001e50:	e883 0003 	stmia.w	r3, {r0, r1}
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001e54:	42a6      	cmp	r6, r4
	return doubleVal;
 8001e56:	ed9d 0b00 	vldr	d0, [sp]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001e5a:	f43f aee3 	beq.w	8001c24 <parseGeneratorCmd+0xcc>
 8001e5e:	4b09      	ldr	r3, [pc, #36]	; (8001e84 <parseGeneratorCmd+0x32c>)
 8001e60:	429e      	cmp	r6, r3
 8001e62:	f43f aedf 	beq.w	8001c24 <parseGeneratorCmd+0xcc>
			genPwmSetFrequency(freq, 0);
 8001e66:	2000      	movs	r0, #0
 8001e68:	f001 ff7c 	bl	8003d64 <genPwmSetFrequency>
		cmdIn=CMD_END;
 8001e6c:	4620      	mov	r0, r4
 8001e6e:	e682      	b.n	8001b76 <parseGeneratorCmd+0x1e>
 8001e70:	5f444e45 	.word	0x5f444e45
 8001e74:	464f5f42 	.word	0x464f5f42
 8001e78:	3f464350 	.word	0x3f464350
 8001e7c:	31524647 	.word	0x31524647
 8001e80:	3248434c 	.word	0x3248434c
 8001e84:	5f525245 	.word	0x5f525245
 8001e88:	51455246 	.word	0x51455246
 8001e8c:	4e4f5f42 	.word	0x4e4f5f42
 8001e90:	3f515246 	.word	0x3f515246
 8001e94:	41544144 	.word	0x41544144
 8001e98:	5f4d5750 	.word	0x5f4d5750
 8001e9c:	5f434144 	.word	0x5f434144
 8001ea0:	a0b7bccf 	.word	0xa0b7bccf
 8001ea4:	5f484331 	.word	0x5f484331
 8001ea8:	5f484332 	.word	0x5f484332
 8001eac:	5f484333 	.word	0x5f484333
 8001eb0:	20004cb4 	.word	0x20004cb4
	switch(cmdIn){
 8001eb4:	f5a2 2220 	sub.w	r2, r2, #655360	; 0xa0000
 8001eb8:	f2a2 22fb 	subw	r2, r2, #763	; 0x2fb
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d15f      	bne.n	8001f80 <parseGeneratorCmd+0x428>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001ec0:	4628      	mov	r0, r5
 8001ec2:	2105      	movs	r1, #5
 8001ec4:	f000 f9d8 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001ec8:	2803      	cmp	r0, #3
 8001eca:	f67f aeab 	bls.w	8001c24 <parseGeneratorCmd+0xcc>
 8001ece:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001ed0:	4b32      	ldr	r3, [pc, #200]	; (8001f9c <parseGeneratorCmd+0x444>)
 8001ed2:	4298      	cmp	r0, r3
 8001ed4:	f43f aea6 	beq.w	8001c24 <parseGeneratorCmd+0xcc>
 8001ed8:	4b31      	ldr	r3, [pc, #196]	; (8001fa0 <parseGeneratorCmd+0x448>)
 8001eda:	4298      	cmp	r0, r3
 8001edc:	f43f aea2 	beq.w	8001c24 <parseGeneratorCmd+0xcc>
			error=genSetLength(cmdIn, 1);
 8001ee0:	2101      	movs	r1, #1
 8001ee2:	f002 f813 	bl	8003f0c <genSetLength>
 8001ee6:	4604      	mov	r4, r0
	if(error>0){
 8001ee8:	2c00      	cmp	r4, #0
 8001eea:	f47f af08 	bne.w	8001cfe <parseGeneratorCmd+0x1a6>
 8001eee:	e699      	b.n	8001c24 <parseGeneratorCmd+0xcc>
	switch(cmdIn){
 8001ef0:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 8001ef4:	f502 3242 	add.w	r2, r2, #198656	; 0x30800
 8001ef8:	3204      	adds	r2, #4
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d140      	bne.n	8001f80 <parseGeneratorCmd+0x428>
		generator_deinit();
 8001efe:	f001 ff21 	bl	8003d44 <generator_deinit>
		cmdIn=CMD_END;
 8001f02:	4826      	ldr	r0, [pc, #152]	; (8001f9c <parseGeneratorCmd+0x444>)
 8001f04:	e637      	b.n	8001b76 <parseGeneratorCmd+0x1e>
	switch(cmdIn){
 8001f06:	f5a2 2220 	sub.w	r2, r2, #655360	; 0xa0000
 8001f0a:	f6a2 4203 	subw	r2, r2, #3075	; 0xc03
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d136      	bne.n	8001f80 <parseGeneratorCmd+0x428>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001f12:	4b24      	ldr	r3, [pc, #144]	; (8001fa4 <parseGeneratorCmd+0x44c>)
 8001f14:	4629      	mov	r1, r5
 8001f16:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_GEN_CONFIG;
 8001f18:	241f      	movs	r4, #31
 8001f1a:	e769      	b.n	8001df0 <parseGeneratorCmd+0x298>
			error=genSetData(index,length*2,chan);
 8001f1c:	ea4f 0148 	mov.w	r1, r8, lsl #1
 8001f20:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8001f24:	4638      	mov	r0, r7
 8001f26:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8001f2a:	f001 ff41 	bl	8003db0 <genSetData>
			if (error){
 8001f2e:	4604      	mov	r4, r0
 8001f30:	b380      	cbz	r0, 8001f94 <parseGeneratorCmd+0x43c>
				while(commBufferReadByte(&chan)==0);
 8001f32:	4628      	mov	r0, r5
 8001f34:	f000 f974 	bl	8002220 <commBufferReadByte>
 8001f38:	2800      	cmp	r0, #0
 8001f3a:	d0fa      	beq.n	8001f32 <parseGeneratorCmd+0x3da>
 8001f3c:	4620      	mov	r0, r4
 8001f3e:	e6df      	b.n	8001d00 <parseGeneratorCmd+0x1a8>
				error=genSetNumOfChannels(4);
 8001f40:	2004      	movs	r0, #4
 8001f42:	f002 f817 	bl	8003f74 <genSetNumOfChannels>
 8001f46:	4604      	mov	r4, r0
	if(error>0){
 8001f48:	2c00      	cmp	r4, #0
 8001f4a:	f47f aed8 	bne.w	8001cfe <parseGeneratorCmd+0x1a6>
 8001f4e:	e669      	b.n	8001c24 <parseGeneratorCmd+0xcc>
				genSetMode(GEN_PWM);
 8001f50:	2001      	movs	r0, #1
 8001f52:	f001 fed3 	bl	8003cfc <genSetMode>
		cmdIn=CMD_END;
 8001f56:	4811      	ldr	r0, [pc, #68]	; (8001f9c <parseGeneratorCmd+0x444>)
 8001f58:	e60d      	b.n	8001b76 <parseGeneratorCmd+0x1e>
				error=genSetNumOfChannels(1);
 8001f5a:	2001      	movs	r0, #1
 8001f5c:	f002 f80a 	bl	8003f74 <genSetNumOfChannels>
 8001f60:	4604      	mov	r4, r0
	if(error>0){
 8001f62:	2c00      	cmp	r4, #0
 8001f64:	f47f aecb 	bne.w	8001cfe <parseGeneratorCmd+0x1a6>
 8001f68:	e65c      	b.n	8001c24 <parseGeneratorCmd+0xcc>
	switch(cmdIn){
 8001f6a:	4a0c      	ldr	r2, [pc, #48]	; (8001f9c <parseGeneratorCmd+0x444>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	f43f ae59 	beq.w	8001c24 <parseGeneratorCmd+0xcc>
 8001f72:	f502 221f 	add.w	r2, r2, #651264	; 0x9f000
 8001f76:	f202 7202 	addw	r2, r2, #1794	; 0x702
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	f43f ae52 	beq.w	8001c24 <parseGeneratorCmd+0xcc>
 8001f80:	2064      	movs	r0, #100	; 0x64
 8001f82:	e5f8      	b.n	8001b76 <parseGeneratorCmd+0x1e>
				error=genSetNumOfChannels(2);
 8001f84:	2002      	movs	r0, #2
 8001f86:	f001 fff5 	bl	8003f74 <genSetNumOfChannels>
 8001f8a:	4604      	mov	r4, r0
	if(error>0){
 8001f8c:	2c00      	cmp	r4, #0
 8001f8e:	f47f aeb6 	bne.w	8001cfe <parseGeneratorCmd+0x1a6>
 8001f92:	e647      	b.n	8001c24 <parseGeneratorCmd+0xcc>
				genDataOKSendNext();
 8001f94:	f001 ff8e 	bl	8003eb4 <genDataOKSendNext>
		cmdIn=CMD_END;
 8001f98:	4800      	ldr	r0, [pc, #0]	; (8001f9c <parseGeneratorCmd+0x444>)
 8001f9a:	e5ec      	b.n	8001b76 <parseGeneratorCmd+0x1e>
 8001f9c:	5f444e45 	.word	0x5f444e45
 8001fa0:	5f525245 	.word	0x5f525245
 8001fa4:	20004cb4 	.word	0x20004cb4

08001fa8 <CmdParserTask>:
void CmdParserTask(void const *argument){
 8001fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fac:	b085      	sub	sp, #20
	uint16_t message = 0xFFFF;
 8001fae:	f10d 0910 	add.w	r9, sp, #16
 8001fb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
	cmdParserMessageQueue = xQueueCreate(32, sizeof(message)/sizeof(uint8_t));
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2102      	movs	r1, #2
 8001fba:	2020      	movs	r0, #32
	uint16_t message = 0xFFFF;
 8001fbc:	f829 3d0a 	strh.w	r3, [r9, #-10]!
	cmdParserMessageQueue = xQueueCreate(32, sizeof(message)/sizeof(uint8_t));
 8001fc0:	f00a f940 	bl	800c244 <xQueueGenericCreate>
 8001fc4:	f8df a250 	ldr.w	sl, [pc, #592]	; 8002218 <CmdParserTask+0x270>
				switch (BUILD_CMD(cmdIn)){
 8001fc8:	f8df b250 	ldr.w	fp, [pc, #592]	; 800221c <CmdParserTask+0x274>
	cmdParserMessageQueue = xQueueCreate(32, sizeof(message)/sizeof(uint8_t));
 8001fcc:	f8ca 0000 	str.w	r0, [sl]
 8001fd0:	e001      	b.n	8001fd6 <CmdParserTask+0x2e>
 8001fd2:	f8da 0000 	ldr.w	r0, [sl]
		xQueueReceive(cmdParserMessageQueue, &message, portMAX_DELAY);
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fdc:	4649      	mov	r1, r9
 8001fde:	f00a fc1d 	bl	800c81c <xQueueGenericReceive>
		if(message == MSG_COMMS_TRY_PARSE){//parsing of command
 8001fe2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001fe6:	2b32      	cmp	r3, #50	; 0x32
 8001fe8:	d1f3      	bne.n	8001fd2 <CmdParserTask+0x2a>
 8001fea:	46a0      	mov	r8, r4
 8001fec:	462c      	mov	r4, r5
 8001fee:	4635      	mov	r5, r6
 8001ff0:	f89d 6005 	ldrb.w	r6, [sp, #5]
 8001ff4:	e003      	b.n	8001ffe <CmdParserTask+0x56>
 8001ff6:	46a0      	mov	r8, r4
 8001ff8:	462c      	mov	r4, r5
 8001ffa:	4635      	mov	r5, r6
 8001ffc:	461e      	mov	r6, r3
				byteRead = commBufferReadByte(&chr);
 8001ffe:	f10d 0005 	add.w	r0, sp, #5
 8002002:	f000 f90d 	bl	8002220 <commBufferReadByte>
			}while(byteRead==0 && chr != ':' && chr != ';');
 8002006:	2800      	cmp	r0, #0
 8002008:	d1e3      	bne.n	8001fd2 <CmdParserTask+0x2a>
 800200a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800200e:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
 8002012:	2a01      	cmp	r2, #1
 8002014:	d8ef      	bhi.n	8001ff6 <CmdParserTask+0x4e>
				switch (BUILD_CMD(cmdIn)){
 8002016:	042b      	lsls	r3, r5, #16
 8002018:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 800201c:	ea43 0808 	orr.w	r8, r3, r8
 8002020:	ea48 2804 	orr.w	r8, r8, r4, lsl #8
 8002024:	45d8      	cmp	r8, fp
 8002026:	4607      	mov	r7, r0
 8002028:	d06c      	beq.n	8002104 <CmdParserTask+0x15c>
 800202a:	dc16      	bgt.n	800205a <CmdParserTask+0xb2>
 800202c:	4b70      	ldr	r3, [pc, #448]	; (80021f0 <CmdParserTask+0x248>)
 800202e:	4598      	cmp	r8, r3
 8002030:	f000 80a6 	beq.w	8002180 <CmdParserTask+0x1d8>
 8002034:	dc3a      	bgt.n	80020ac <CmdParserTask+0x104>
 8002036:	4b6f      	ldr	r3, [pc, #444]	; (80021f4 <CmdParserTask+0x24c>)
 8002038:	4598      	cmp	r8, r3
 800203a:	f000 80a4 	beq.w	8002186 <CmdParserTask+0x1de>
 800203e:	4b6e      	ldr	r3, [pc, #440]	; (80021f8 <CmdParserTask+0x250>)
 8002040:	4598      	cmp	r8, r3
 8002042:	d175      	bne.n	8002130 <CmdParserTask+0x188>
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002044:	463b      	mov	r3, r7
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002046:	486d      	ldr	r0, [pc, #436]	; (80021fc <CmdParserTask+0x254>)
 8002048:	f04f 32ff 	mov.w	r2, #4294967295
 800204c:	a902      	add	r1, sp, #8
 800204e:	6800      	ldr	r0, [r0, #0]
					passMsg = MSG_SYSTEM_VERSION;
 8002050:	f8ad 7008 	strh.w	r7, [sp, #8]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002054:	f00a f93a 	bl	800c2cc <xQueueGenericSend>
					break;
 8002058:	e7bb      	b.n	8001fd2 <CmdParserTask+0x2a>
				switch (BUILD_CMD(cmdIn)){
 800205a:	4b69      	ldr	r3, [pc, #420]	; (8002200 <CmdParserTask+0x258>)
 800205c:	4598      	cmp	r8, r3
 800205e:	d059      	beq.n	8002114 <CmdParserTask+0x16c>
 8002060:	dc40      	bgt.n	80020e4 <CmdParserTask+0x13c>
 8002062:	f103 437b 	add.w	r3, r3, #4211081216	; 0xfb000000
 8002066:	f503 037b 	add.w	r3, r3, #16449536	; 0xfb0000
 800206a:	4598      	cmp	r8, r3
 800206c:	d075      	beq.n	800215a <CmdParserTask+0x1b2>
 800206e:	f103 733f 	add.w	r3, r3, #50069504	; 0x2fc0000
 8002072:	f503 333d 	add.w	r3, r3, #193536	; 0x2f400
 8002076:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 800207a:	4598      	cmp	r8, r3
 800207c:	d158      	bne.n	8002130 <CmdParserTask+0x188>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800207e:	2105      	movs	r1, #5
 8002080:	a802      	add	r0, sp, #8
 8002082:	f000 f8f9 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8002086:	2803      	cmp	r0, #3
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8002088:	4603      	mov	r3, r0
	if(bytesRead >= 4){
 800208a:	f200 809d 	bhi.w	80021c8 <CmdParserTask+0x220>
 800208e:	4a5b      	ldr	r2, [pc, #364]	; (80021fc <CmdParserTask+0x254>)
 8002090:	6810      	ldr	r0, [r2, #0]
	}else if(bytesRead == 0){
 8002092:	2b00      	cmp	r3, #0
 8002094:	f040 8083 	bne.w	800219e <CmdParserTask+0x1f6>
		uint16_t passMsg = MSG_ACK;
 8002098:	2735      	movs	r7, #53	; 0x35
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 800209a:	2300      	movs	r3, #0
 800209c:	f04f 32ff 	mov.w	r2, #4294967295
 80020a0:	a902      	add	r1, sp, #8
		err[0]=ERROR_PREFIX;
 80020a2:	f8ad 7008 	strh.w	r7, [sp, #8]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 80020a6:	f00a f911 	bl	800c2cc <xQueueGenericSend>
 80020aa:	e792      	b.n	8001fd2 <CmdParserTask+0x2a>
				switch (BUILD_CMD(cmdIn)){
 80020ac:	4b55      	ldr	r3, [pc, #340]	; (8002204 <CmdParserTask+0x25c>)
 80020ae:	4598      	cmp	r8, r3
 80020b0:	d05b      	beq.n	800216a <CmdParserTask+0x1c2>
 80020b2:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80020b6:	f203 63f9 	addw	r3, r3, #1785	; 0x6f9
 80020ba:	4598      	cmp	r8, r3
 80020bc:	d138      	bne.n	8002130 <CmdParserTask+0x188>
					tempCmd = parseLogAnlysCmd();
 80020be:	f7ff fbc7 	bl	8001850 <parseLogAnlysCmd>
	if(cmd == CMD_END){
 80020c2:	4b51      	ldr	r3, [pc, #324]	; (8002208 <CmdParserTask+0x260>)
 80020c4:	4298      	cmp	r0, r3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80020c6:	463b      	mov	r3, r7
	if(cmd == CMD_END){
 80020c8:	d01a      	beq.n	8002100 <CmdParserTask+0x158>
		err[1]=cmd;
 80020ca:	f88d 0009 	strb.w	r0, [sp, #9]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 80020ce:	484b      	ldr	r0, [pc, #300]	; (80021fc <CmdParserTask+0x254>)
		err[0]=ERROR_PREFIX;
 80020d0:	2745      	movs	r7, #69	; 0x45
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 80020d2:	f04f 32ff 	mov.w	r2, #4294967295
 80020d6:	a902      	add	r1, sp, #8
 80020d8:	6800      	ldr	r0, [r0, #0]
		err[0]=ERROR_PREFIX;
 80020da:	f88d 7008 	strb.w	r7, [sp, #8]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 80020de:	f00a f8f5 	bl	800c2cc <xQueueGenericSend>
 80020e2:	e776      	b.n	8001fd2 <CmdParserTask+0x2a>
				switch (BUILD_CMD(cmdIn)){
 80020e4:	4b49      	ldr	r3, [pc, #292]	; (800220c <CmdParserTask+0x264>)
 80020e6:	4598      	cmp	r8, r3
 80020e8:	d042      	beq.n	8002170 <CmdParserTask+0x1c8>
 80020ea:	f503 23c1 	add.w	r3, r3, #395264	; 0x60800
 80020ee:	33fc      	adds	r3, #252	; 0xfc
 80020f0:	4598      	cmp	r8, r3
 80020f2:	d11d      	bne.n	8002130 <CmdParserTask+0x188>
					tempCmd = parseCounterCmd();
 80020f4:	f7fe fd80 	bl	8000bf8 <parseCounterCmd>
	if(cmd == CMD_END){
 80020f8:	4b43      	ldr	r3, [pc, #268]	; (8002208 <CmdParserTask+0x260>)
 80020fa:	4298      	cmp	r0, r3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80020fc:	463b      	mov	r3, r7
	if(cmd == CMD_END){
 80020fe:	d1e4      	bne.n	80020ca <CmdParserTask+0x122>
		uint16_t passMsg = MSG_ACK;
 8002100:	2735      	movs	r7, #53	; 0x35
 8002102:	e7a0      	b.n	8002046 <CmdParserTask+0x9e>
					tempCmd = parseScopeCmd();
 8002104:	f7fe ffc2 	bl	800108c <parseScopeCmd>
	if(cmd == CMD_END){
 8002108:	4b3f      	ldr	r3, [pc, #252]	; (8002208 <CmdParserTask+0x260>)
 800210a:	4298      	cmp	r0, r3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800210c:	463b      	mov	r3, r7
	if(cmd == CMD_END){
 800210e:	d1dc      	bne.n	80020ca <CmdParserTask+0x122>
		uint16_t passMsg = MSG_ACK;
 8002110:	2735      	movs	r7, #53	; 0x35
 8002112:	e798      	b.n	8002046 <CmdParserTask+0x9e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8002114:	2105      	movs	r1, #5
 8002116:	a802      	add	r0, sp, #8
 8002118:	f000 f8ae 	bl	8002278 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800211c:	2803      	cmp	r0, #3
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800211e:	4603      	mov	r3, r0
	if(bytesRead >= 4){
 8002120:	d840      	bhi.n	80021a4 <CmdParserTask+0x1fc>
 8002122:	4a36      	ldr	r2, [pc, #216]	; (80021fc <CmdParserTask+0x254>)
 8002124:	6810      	ldr	r0, [r2, #0]
	}else if(bytesRead == 0){
 8002126:	2b00      	cmp	r3, #0
 8002128:	d0b6      	beq.n	8002098 <CmdParserTask+0xf0>
		err[0]=ERROR_PREFIX;
 800212a:	f240 1745 	movw	r7, #325	; 0x145
 800212e:	e7b4      	b.n	800209a <CmdParserTask+0xf2>
					xQueueSendToBack(messageQueue, UNSUPORTED_FUNCTION_ERR_STR, portMAX_DELAY);
 8002130:	4832      	ldr	r0, [pc, #200]	; (80021fc <CmdParserTask+0x254>)
 8002132:	4937      	ldr	r1, [pc, #220]	; (8002210 <CmdParserTask+0x268>)
 8002134:	6800      	ldr	r0, [r0, #0]
 8002136:	2300      	movs	r3, #0
 8002138:	f04f 32ff 	mov.w	r2, #4294967295
 800213c:	f00a f8c6 	bl	800c2cc <xQueueGenericSend>
					while(commBufferReadByte(&chr)==0 && chr!=';');
 8002140:	e004      	b.n	800214c <CmdParserTask+0x1a4>
 8002142:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002146:	2b3b      	cmp	r3, #59	; 0x3b
 8002148:	f43f af43 	beq.w	8001fd2 <CmdParserTask+0x2a>
 800214c:	f10d 0005 	add.w	r0, sp, #5
 8002150:	f000 f866 	bl	8002220 <commBufferReadByte>
 8002154:	2800      	cmp	r0, #0
 8002156:	d0f4      	beq.n	8002142 <CmdParserTask+0x19a>
 8002158:	e73b      	b.n	8001fd2 <CmdParserTask+0x2a>
					tempCmd = parseSyncPwmCmd();
 800215a:	f7ff fa77 	bl	800164c <parseSyncPwmCmd>
	if(cmd == CMD_END){
 800215e:	4b2a      	ldr	r3, [pc, #168]	; (8002208 <CmdParserTask+0x260>)
 8002160:	4298      	cmp	r0, r3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002162:	463b      	mov	r3, r7
	if(cmd == CMD_END){
 8002164:	d1b1      	bne.n	80020ca <CmdParserTask+0x122>
		uint16_t passMsg = MSG_ACK;
 8002166:	2735      	movs	r7, #53	; 0x35
 8002168:	e76d      	b.n	8002046 <CmdParserTask+0x9e>
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800216a:	463b      	mov	r3, r7
					passMsg = MSG_SHIELD_AVAIL;
 800216c:	2704      	movs	r7, #4
 800216e:	e76a      	b.n	8002046 <CmdParserTask+0x9e>
					tempCmd = parseGeneratorCmd();
 8002170:	f7ff fcf2 	bl	8001b58 <parseGeneratorCmd>
	if(cmd == CMD_END){
 8002174:	4b24      	ldr	r3, [pc, #144]	; (8002208 <CmdParserTask+0x260>)
 8002176:	4298      	cmp	r0, r3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002178:	463b      	mov	r3, r7
	if(cmd == CMD_END){
 800217a:	d1a6      	bne.n	80020ca <CmdParserTask+0x122>
		uint16_t passMsg = MSG_ACK;
 800217c:	2735      	movs	r7, #53	; 0x35
 800217e:	e762      	b.n	8002046 <CmdParserTask+0x9e>
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002180:	463b      	mov	r3, r7
					passMsg = MSG_SYSTEM_VERSION;
 8002182:	2701      	movs	r7, #1
 8002184:	e75f      	b.n	8002046 <CmdParserTask+0x9e>
					resetDevice();
 8002186:	f00c fc91 	bl	800eaac <resetDevice>
					break;
 800218a:	e722      	b.n	8001fd2 <CmdParserTask+0x2a>
	switch(cmdIn){
 800218c:	f102 52ff 	add.w	r2, r2, #534773760	; 0x1fe00000
 8002190:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 8002194:	f602 0202 	addw	r2, r2, #2050	; 0x802
 8002198:	4293      	cmp	r3, r2
 800219a:	f43f af7d 	beq.w	8002098 <CmdParserTask+0xf0>
		err[0]=ERROR_PREFIX;
 800219e:	f240 2745 	movw	r7, #581	; 0x245
 80021a2:	e77a      	b.n	800209a <CmdParserTask+0xf2>
 80021a4:	9b02      	ldr	r3, [sp, #8]
	switch(cmdIn){
 80021a6:	4a1b      	ldr	r2, [pc, #108]	; (8002214 <CmdParserTask+0x26c>)
 80021a8:	4914      	ldr	r1, [pc, #80]	; (80021fc <CmdParserTask+0x254>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	6808      	ldr	r0, [r1, #0]
 80021ae:	d114      	bne.n	80021da <CmdParserTask+0x232>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80021b0:	463b      	mov	r3, r7
		passMsg = MSG_SYSTEM_CONFIG;
 80021b2:	2702      	movs	r7, #2
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80021b4:	f04f 32ff 	mov.w	r2, #4294967295
 80021b8:	a902      	add	r1, sp, #8
		passMsg = MSG_COMMS_CONFIG;
 80021ba:	f8ad 7008 	strh.w	r7, [sp, #8]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80021be:	f00a f885 	bl	800c2cc <xQueueGenericSend>
 80021c2:	4b0e      	ldr	r3, [pc, #56]	; (80021fc <CmdParserTask+0x254>)
 80021c4:	6818      	ldr	r0, [r3, #0]
 80021c6:	e767      	b.n	8002098 <CmdParserTask+0xf0>
 80021c8:	9b02      	ldr	r3, [sp, #8]
	switch(cmdIn){
 80021ca:	4a12      	ldr	r2, [pc, #72]	; (8002214 <CmdParserTask+0x26c>)
 80021cc:	490b      	ldr	r1, [pc, #44]	; (80021fc <CmdParserTask+0x254>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	6808      	ldr	r0, [r1, #0]
 80021d2:	d1db      	bne.n	800218c <CmdParserTask+0x1e4>
		passMsg = MSG_COMMS_CONFIG;
 80021d4:	2703      	movs	r7, #3
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80021d6:	2300      	movs	r3, #0
 80021d8:	e7ec      	b.n	80021b4 <CmdParserTask+0x20c>
	switch(cmdIn){
 80021da:	f102 52ff 	add.w	r2, r2, #534773760	; 0x1fe00000
 80021de:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 80021e2:	f602 0202 	addw	r2, r2, #2050	; 0x802
 80021e6:	4293      	cmp	r3, r2
 80021e8:	f43f af56 	beq.w	8002098 <CmdParserTask+0xf0>
 80021ec:	e79d      	b.n	800212a <CmdParserTask+0x182>
 80021ee:	bf00      	nop
 80021f0:	3f524556 	.word	0x3f524556
 80021f4:	21534552 	.word	0x21534552
 80021f8:	3f4e4449 	.word	0x3f4e4449
 80021fc:	20004cb4 	.word	0x20004cb4
 8002200:	54535953 	.word	0x54535953
 8002204:	3f5f4853 	.word	0x3f5f4853
 8002208:	5f444e45 	.word	0x5f444e45
 800220c:	5f4e4547 	.word	0x5f4e4547
 8002210:	08014b88 	.word	0x08014b88
 8002214:	3f474643 	.word	0x3f474643
 8002218:	20004cb0 	.word	0x20004cb0
 800221c:	5043534f 	.word	0x5043534f

08002220 <commBufferReadByte>:
 * @brief  Read byte from coms buffer
 * @param  pointer where byte will be written
 * @retval 0 success, 1 error - buffer empty
 */
uint8_t commBufferReadByte(uint8_t *ret){
	if(comm.state == BUFF_EMPTY){
 8002220:	4a13      	ldr	r2, [pc, #76]	; (8002270 <commBufferReadByte+0x50>)
 8002222:	7a91      	ldrb	r1, [r2, #10]
 8002224:	b1b1      	cbz	r1, 8002254 <commBufferReadByte+0x34>
uint8_t commBufferReadByte(uint8_t *ret){
 8002226:	b4f0      	push	{r4, r5, r6, r7}
		return 1;
	}else{
		*ret = *(comm.memory + comm.readPointer);
 8002228:	8915      	ldrh	r5, [r2, #8]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800222a:	4b12      	ldr	r3, [pc, #72]	; (8002274 <commBufferReadByte+0x54>)
		*ret = *(comm.memory + comm.readPointer);
 800222c:	6814      	ldr	r4, [r2, #0]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800222e:	1c6e      	adds	r6, r5, #1
 8002230:	fba3 7306 	umull	r7, r3, r3, r6
 8002234:	095b      	lsrs	r3, r3, #5
 8002236:	f240 57dc 	movw	r7, #1500	; 0x5dc
 800223a:	fb07 6313 	mls	r3, r7, r3, r6
 800223e:	b29b      	uxth	r3, r3
		*ret = *(comm.memory + comm.readPointer);
 8002240:	5d64      	ldrb	r4, [r4, r5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002242:	8113      	strh	r3, [r2, #8]
		if(comm.state == BUFF_FULL){
 8002244:	2902      	cmp	r1, #2
		*ret = *(comm.memory + comm.readPointer);
 8002246:	7004      	strb	r4, [r0, #0]
		if(comm.state == BUFF_FULL){
 8002248:	d006      	beq.n	8002258 <commBufferReadByte+0x38>
			comm.state = BUFF_DATA;
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 800224a:	2901      	cmp	r1, #1
 800224c:	d009      	beq.n	8002262 <commBufferReadByte+0x42>
			comm.state = BUFF_EMPTY;
		}
		return 0;
 800224e:	2000      	movs	r0, #0
	}
}
 8002250:	bcf0      	pop	{r4, r5, r6, r7}
 8002252:	4770      	bx	lr
		return 1;
 8002254:	2001      	movs	r0, #1
}
 8002256:	4770      	bx	lr
			comm.state = BUFF_DATA;
 8002258:	2301      	movs	r3, #1
		return 0;
 800225a:	2000      	movs	r0, #0
			comm.state = BUFF_DATA;
 800225c:	7293      	strb	r3, [r2, #10]
}
 800225e:	bcf0      	pop	{r4, r5, r6, r7}
 8002260:	4770      	bx	lr
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002262:	88d1      	ldrh	r1, [r2, #6]
 8002264:	4299      	cmp	r1, r3
			comm.state = BUFF_EMPTY;
 8002266:	f04f 0000 	mov.w	r0, #0
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 800226a:	d1f1      	bne.n	8002250 <commBufferReadByte+0x30>
			comm.state = BUFF_EMPTY;
 800226c:	7290      	strb	r0, [r2, #10]
 800226e:	e7ef      	b.n	8002250 <commBufferReadByte+0x30>
 8002270:	2000020c 	.word	0x2000020c
 8002274:	057619f1 	.word	0x057619f1

08002278 <commBufferReadNBytes>:
 * @brief  Read N bytes from coms buffer
 * @param  pointer where bytes will be written and number of bytes to read
 * @retval Number of bytes read
 */
uint8_t commBufferReadNBytes(uint8_t *mem, uint16_t count){
	for(uint16_t i = 0; i < count; i++){
 8002278:	2900      	cmp	r1, #0
 800227a:	d049      	beq.n	8002310 <commBufferReadNBytes+0x98>
uint8_t commBufferReadNBytes(uint8_t *mem, uint16_t count){
 800227c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(comm.state == BUFF_EMPTY){
 8002280:	4e27      	ldr	r6, [pc, #156]	; (8002320 <commBufferReadNBytes+0xa8>)
 8002282:	7ab4      	ldrb	r4, [r6, #10]
 8002284:	b34c      	cbz	r4, 80022da <commBufferReadNBytes+0x62>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002286:	f04f 0800 	mov.w	r8, #0
		*ret = *(comm.memory + comm.readPointer);
 800228a:	f8d6 e000 	ldr.w	lr, [r6]
 800228e:	8935      	ldrh	r5, [r6, #8]
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002290:	f8b6 9006 	ldrh.w	r9, [r6, #6]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002294:	f8df c08c 	ldr.w	ip, [pc, #140]	; 8002324 <commBufferReadNBytes+0xac>
 8002298:	3801      	subs	r0, #1
	for(uint16_t i = 0; i < count; i++){
 800229a:	4643      	mov	r3, r8
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800229c:	f240 57dc 	movw	r7, #1500	; 0x5dc
 80022a0:	f105 0a01 	add.w	sl, r5, #1
 80022a4:	fbac b20a 	umull	fp, r2, ip, sl
 80022a8:	0952      	lsrs	r2, r2, #5
		*ret = *(comm.memory + comm.readPointer);
 80022aa:	f81e 5005 	ldrb.w	r5, [lr, r5]
 80022ae:	f800 5f01 	strb.w	r5, [r0, #1]!
 80022b2:	3301      	adds	r3, #1
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80022b4:	fb07 a212 	mls	r2, r7, r2, sl
		if(comm.state == BUFF_FULL){
 80022b8:	2c02      	cmp	r4, #2
 80022ba:	b29b      	uxth	r3, r3
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80022bc:	b295      	uxth	r5, r2
		if(comm.state == BUFF_FULL){
 80022be:	d00f      	beq.n	80022e0 <commBufferReadNBytes+0x68>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80022c0:	2c01      	cmp	r4, #1
 80022c2:	d013      	beq.n	80022ec <commBufferReadNBytes+0x74>
	for(uint16_t i = 0; i < count; i++){
 80022c4:	4299      	cmp	r1, r3
 80022c6:	d915      	bls.n	80022f4 <commBufferReadNBytes+0x7c>
	if(comm.state == BUFF_EMPTY){
 80022c8:	2c00      	cmp	r4, #0
 80022ca:	d1e9      	bne.n	80022a0 <commBufferReadNBytes+0x28>
 80022cc:	8135      	strh	r5, [r6, #8]
 80022ce:	f1b8 0f00 	cmp.w	r8, #0
 80022d2:	d11f      	bne.n	8002314 <commBufferReadNBytes+0x9c>
 80022d4:	b2d8      	uxtb	r0, r3
		if(commBufferReadByte(mem++) == 1){
			return i;
		}
	}
	return count;
}
 80022d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(comm.state == BUFF_EMPTY){
 80022da:	4620      	mov	r0, r4
}
 80022dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for(uint16_t i = 0; i < count; i++){
 80022e0:	4299      	cmp	r1, r3
 80022e2:	d919      	bls.n	8002318 <commBufferReadNBytes+0xa0>
 80022e4:	f04f 0801 	mov.w	r8, #1
	if(comm.state == BUFF_EMPTY){
 80022e8:	4644      	mov	r4, r8
 80022ea:	e7d9      	b.n	80022a0 <commBufferReadNBytes+0x28>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80022ec:	454d      	cmp	r5, r9
 80022ee:	d008      	beq.n	8002302 <commBufferReadNBytes+0x8a>
	for(uint16_t i = 0; i < count; i++){
 80022f0:	4299      	cmp	r1, r3
 80022f2:	d8d5      	bhi.n	80022a0 <commBufferReadNBytes+0x28>
 80022f4:	8135      	strh	r5, [r6, #8]
 80022f6:	f1b8 0f00 	cmp.w	r8, #0
 80022fa:	d000      	beq.n	80022fe <commBufferReadNBytes+0x86>
 80022fc:	72b4      	strb	r4, [r6, #10]
	return count;
 80022fe:	b2c8      	uxtb	r0, r1
 8002300:	e7ec      	b.n	80022dc <commBufferReadNBytes+0x64>
			comm.state = BUFF_EMPTY;
 8002302:	2200      	movs	r2, #0
	for(uint16_t i = 0; i < count; i++){
 8002304:	4299      	cmp	r1, r3
 8002306:	8135      	strh	r5, [r6, #8]
			comm.state = BUFF_EMPTY;
 8002308:	72b2      	strb	r2, [r6, #10]
	for(uint16_t i = 0; i < count; i++){
 800230a:	d9f8      	bls.n	80022fe <commBufferReadNBytes+0x86>
 800230c:	b2d8      	uxtb	r0, r3
 800230e:	e7e2      	b.n	80022d6 <commBufferReadNBytes+0x5e>
	return count;
 8002310:	b2c8      	uxtb	r0, r1
}
 8002312:	4770      	bx	lr
 8002314:	72b4      	strb	r4, [r6, #10]
 8002316:	e7dd      	b.n	80022d4 <commBufferReadNBytes+0x5c>
 8002318:	2301      	movs	r3, #1
 800231a:	8135      	strh	r5, [r6, #8]
 800231c:	72b3      	strb	r3, [r6, #10]
 800231e:	e7ee      	b.n	80022fe <commBufferReadNBytes+0x86>
 8002320:	2000020c 	.word	0x2000020c
 8002324:	057619f1 	.word	0x057619f1

08002328 <commBufferReadUInt32>:

uint32_t commBufferReadUInt32(void){
 8002328:	b5f0      	push	{r4, r5, r6, r7, lr}
		*ret = *(comm.memory + comm.readPointer);
 800232a:	4940      	ldr	r1, [pc, #256]	; (800242c <commBufferReadUInt32+0x104>)
 800232c:	7a8a      	ldrb	r2, [r1, #10]
 800232e:	6808      	ldr	r0, [r1, #0]
 8002330:	890d      	ldrh	r5, [r1, #8]
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002332:	88cc      	ldrh	r4, [r1, #6]
uint32_t commBufferReadUInt32(void){
 8002334:	b083      	sub	sp, #12
	if(comm.state == BUFF_EMPTY){
 8002336:	b1e2      	cbz	r2, 8002372 <commBufferReadUInt32+0x4a>
		*ret = *(comm.memory + comm.readPointer);
 8002338:	5d46      	ldrb	r6, [r0, r5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800233a:	4b3d      	ldr	r3, [pc, #244]	; (8002430 <commBufferReadUInt32+0x108>)
		*ret = *(comm.memory + comm.readPointer);
 800233c:	f88d 6004 	strb.w	r6, [sp, #4]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002340:	1c6e      	adds	r6, r5, #1
 8002342:	fba3 7506 	umull	r7, r5, r3, r6
 8002346:	096d      	lsrs	r5, r5, #5
 8002348:	f240 57dc 	movw	r7, #1500	; 0x5dc
 800234c:	fb07 6515 	mls	r5, r7, r5, r6
		if(comm.state == BUFF_FULL){
 8002350:	2a02      	cmp	r2, #2
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002352:	b2ae      	uxth	r6, r5
		if(comm.state == BUFF_FULL){
 8002354:	d045      	beq.n	80023e2 <commBufferReadUInt32+0xba>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002356:	2a01      	cmp	r2, #1
 8002358:	d052      	beq.n	8002400 <commBufferReadUInt32+0xd8>
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800235a:	1c6e      	adds	r6, r5, #1
 800235c:	fba3 c306 	umull	ip, r3, r3, r6
 8002360:	095b      	lsrs	r3, r3, #5
 8002362:	fb07 6313 	mls	r3, r7, r3, r6
		*ret = *(comm.memory + comm.readPointer);
 8002366:	5d45      	ldrb	r5, [r0, r5]
 8002368:	f88d 5005 	strb.w	r5, [sp, #5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800236c:	b29b      	uxth	r3, r3
	if(comm.state == BUFF_EMPTY){
 800236e:	b91a      	cbnz	r2, 8002378 <commBufferReadUInt32+0x50>
 8002370:	810b      	strh	r3, [r1, #8]
	uint8_t array[4];
	commBufferReadNBytes(array, sizeof(array)/sizeof(array[0]));
	uint32_t finalVal = array[0] & 0xFF;
	finalVal |= (0xFF & array[1]) << 8;
	finalVal |= (0xFF & array[2]) << 16;
	finalVal |= (0xFF & array[3]) << 24;
 8002372:	9801      	ldr	r0, [sp, #4]
	return finalVal;
}
 8002374:	b003      	add	sp, #12
 8002376:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(comm.state == BUFF_EMPTY){
 8002378:	2600      	movs	r6, #0
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800237a:	4d2d      	ldr	r5, [pc, #180]	; (8002430 <commBufferReadUInt32+0x108>)
		*ret = *(comm.memory + comm.readPointer);
 800237c:	5cc7      	ldrb	r7, [r0, r3]
 800237e:	f88d 7006 	strb.w	r7, [sp, #6]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002382:	3301      	adds	r3, #1
 8002384:	fba5 c703 	umull	ip, r7, r5, r3
 8002388:	097f      	lsrs	r7, r7, #5
 800238a:	f240 5cdc 	movw	ip, #1500	; 0x5dc
 800238e:	fb0c 3717 	mls	r7, ip, r7, r3
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002392:	2a01      	cmp	r2, #1
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002394:	b2bb      	uxth	r3, r7
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002396:	d00f      	beq.n	80023b8 <commBufferReadUInt32+0x90>
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002398:	1c7c      	adds	r4, r7, #1
 800239a:	fba5 5304 	umull	r5, r3, r5, r4
 800239e:	095b      	lsrs	r3, r3, #5
		*ret = *(comm.memory + comm.readPointer);
 80023a0:	5dc0      	ldrb	r0, [r0, r7]
 80023a2:	f88d 0007 	strb.w	r0, [sp, #7]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023a6:	fb0c 4313 	mls	r3, ip, r3, r4
		if(comm.state == BUFF_FULL){
 80023aa:	2a02      	cmp	r2, #2
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023ac:	b29b      	uxth	r3, r3
		if(comm.state == BUFF_FULL){
 80023ae:	d112      	bne.n	80023d6 <commBufferReadUInt32+0xae>
 80023b0:	810b      	strh	r3, [r1, #8]
			comm.state = BUFF_DATA;
 80023b2:	2201      	movs	r2, #1
 80023b4:	728a      	strb	r2, [r1, #10]
 80023b6:	e7dc      	b.n	8002372 <commBufferReadUInt32+0x4a>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80023b8:	429c      	cmp	r4, r3
 80023ba:	d02f      	beq.n	800241c <commBufferReadUInt32+0xf4>
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023bc:	f107 0e01 	add.w	lr, r7, #1
 80023c0:	fba5 350e 	umull	r3, r5, r5, lr
 80023c4:	096b      	lsrs	r3, r5, #5
 80023c6:	fb0c e313 	mls	r3, ip, r3, lr
 80023ca:	b29b      	uxth	r3, r3
		*ret = *(comm.memory + comm.readPointer);
 80023cc:	5dc0      	ldrb	r0, [r0, r7]
 80023ce:	f88d 0007 	strb.w	r0, [sp, #7]
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80023d2:	429c      	cmp	r4, r3
 80023d4:	d026      	beq.n	8002424 <commBufferReadUInt32+0xfc>
 80023d6:	810b      	strh	r3, [r1, #8]
 80023d8:	2e00      	cmp	r6, #0
 80023da:	d1eb      	bne.n	80023b4 <commBufferReadUInt32+0x8c>
	finalVal |= (0xFF & array[3]) << 24;
 80023dc:	9801      	ldr	r0, [sp, #4]
}
 80023de:	b003      	add	sp, #12
 80023e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023e2:	1c6e      	adds	r6, r5, #1
 80023e4:	fba3 3206 	umull	r3, r2, r3, r6
 80023e8:	0952      	lsrs	r2, r2, #5
 80023ea:	fb07 6312 	mls	r3, r7, r2, r6
		*ret = *(comm.memory + comm.readPointer);
 80023ee:	5d42      	ldrb	r2, [r0, r5]
 80023f0:	f88d 2005 	strb.w	r2, [sp, #5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	2601      	movs	r6, #1
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80023f8:	429c      	cmp	r4, r3
 80023fa:	d00f      	beq.n	800241c <commBufferReadUInt32+0xf4>
 80023fc:	2201      	movs	r2, #1
 80023fe:	e7bc      	b.n	800237a <commBufferReadUInt32+0x52>
 8002400:	42b4      	cmp	r4, r6
 8002402:	d00b      	beq.n	800241c <commBufferReadUInt32+0xf4>
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002404:	1c6e      	adds	r6, r5, #1
 8002406:	fba3 3206 	umull	r3, r2, r3, r6
 800240a:	0952      	lsrs	r2, r2, #5
 800240c:	fb07 6312 	mls	r3, r7, r2, r6
		*ret = *(comm.memory + comm.readPointer);
 8002410:	5d42      	ldrb	r2, [r0, r5]
 8002412:	f88d 2005 	strb.w	r2, [sp, #5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002416:	b29b      	uxth	r3, r3
 8002418:	2600      	movs	r6, #0
 800241a:	e7ed      	b.n	80023f8 <commBufferReadUInt32+0xd0>
 800241c:	2300      	movs	r3, #0
 800241e:	810c      	strh	r4, [r1, #8]
 8002420:	728b      	strb	r3, [r1, #10]
 8002422:	e7a6      	b.n	8002372 <commBufferReadUInt32+0x4a>
 8002424:	810c      	strh	r4, [r1, #8]
			comm.state = BUFF_EMPTY;
 8002426:	2200      	movs	r2, #0
 8002428:	e7c4      	b.n	80023b4 <commBufferReadUInt32+0x8c>
 800242a:	bf00      	nop
 800242c:	2000020c 	.word	0x2000020c
 8002430:	057619f1 	.word	0x057619f1

08002434 <commInputByte>:
/**
 * @brief  Processing of incoming byte
 * @param  incomming byte
 * @retval 0 success, 1 error - buffer full
 */
uint8_t commInputByte(uint8_t chr){
 8002434:	b570      	push	{r4, r5, r6, lr}
 8002436:	492e      	ldr	r1, [pc, #184]	; (80024f0 <commInputByte+0xbc>)
	portBASE_TYPE xHigherPriorityTaskWoken;
	uint8_t result=0;	
	if (chr==';'){
 8002438:	283b      	cmp	r0, #59	; 0x3b
uint8_t commInputByte(uint8_t chr){
 800243a:	b082      	sub	sp, #8
 800243c:	7a8b      	ldrb	r3, [r1, #10]
	if (chr==';'){
 800243e:	d01a      	beq.n	8002476 <commInputByte+0x42>
	if(comm.state == BUFF_FULL){
 8002440:	2b02      	cmp	r3, #2
 8002442:	d014      	beq.n	800246e <commInputByte+0x3a>
		*(comm.memory + comm.writePointer) = chr;
 8002444:	88ce      	ldrh	r6, [r1, #6]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 8002446:	4a2b      	ldr	r2, [pc, #172]	; (80024f4 <commInputByte+0xc0>)
		*(comm.memory + comm.writePointer) = chr;
 8002448:	680d      	ldr	r5, [r1, #0]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 800244a:	1c74      	adds	r4, r6, #1
 800244c:	fba2 c204 	umull	ip, r2, r2, r4
 8002450:	0952      	lsrs	r2, r2, #5
		*(comm.memory + comm.writePointer) = chr;
 8002452:	55a8      	strb	r0, [r5, r6]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 8002454:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002458:	fb00 4212 	mls	r2, r0, r2, r4
 800245c:	b292      	uxth	r2, r2
 800245e:	80ca      	strh	r2, [r1, #6]
		if(comm.state == BUFF_EMPTY){
 8002460:	b35b      	cbz	r3, 80024ba <commInputByte+0x86>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002462:	2b01      	cmp	r3, #1
 8002464:	d02f      	beq.n	80024c6 <commInputByte+0x92>
		return 0;
 8002466:	2400      	movs	r4, #0
		xQueueSendToBackFromISR(cmdParserMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
		return result;
	}else{
		return commBufferStoreByte(chr);
	}
}
 8002468:	4620      	mov	r0, r4
 800246a:	b002      	add	sp, #8
 800246c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
 800246e:	2401      	movs	r4, #1
}
 8002470:	4620      	mov	r0, r4
 8002472:	b002      	add	sp, #8
 8002474:	bd70      	pop	{r4, r5, r6, pc}
	if(comm.state == BUFF_FULL){
 8002476:	2b02      	cmp	r3, #2
 8002478:	d030      	beq.n	80024dc <commInputByte+0xa8>
		*(comm.memory + comm.writePointer) = chr;
 800247a:	88ce      	ldrh	r6, [r1, #6]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 800247c:	4a1d      	ldr	r2, [pc, #116]	; (80024f4 <commInputByte+0xc0>)
		*(comm.memory + comm.writePointer) = chr;
 800247e:	680d      	ldr	r5, [r1, #0]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 8002480:	1c74      	adds	r4, r6, #1
 8002482:	fba2 c204 	umull	ip, r2, r2, r4
 8002486:	0952      	lsrs	r2, r2, #5
		*(comm.memory + comm.writePointer) = chr;
 8002488:	55a8      	strb	r0, [r5, r6]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 800248a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800248e:	fb00 4212 	mls	r2, r0, r2, r4
 8002492:	b292      	uxth	r2, r2
 8002494:	80ca      	strh	r2, [r1, #6]
		if(comm.state == BUFF_EMPTY){
 8002496:	b1eb      	cbz	r3, 80024d4 <commInputByte+0xa0>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002498:	2b01      	cmp	r3, #1
 800249a:	d021      	beq.n	80024e0 <commInputByte+0xac>
		return 0;
 800249c:	2400      	movs	r4, #0
		xQueueSendToBackFromISR(cmdParserMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 800249e:	4a16      	ldr	r2, [pc, #88]	; (80024f8 <commInputByte+0xc4>)
		uint16_t passMsg = MSG_COMMS_TRY_PARSE;
 80024a0:	2332      	movs	r3, #50	; 0x32
 80024a2:	f8ad 3002 	strh.w	r3, [sp, #2]
		xQueueSendToBackFromISR(cmdParserMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80024a6:	6810      	ldr	r0, [r2, #0]
 80024a8:	2300      	movs	r3, #0
 80024aa:	aa01      	add	r2, sp, #4
 80024ac:	f10d 0102 	add.w	r1, sp, #2
 80024b0:	f00a f91e 	bl	800c6f0 <xQueueGenericSendFromISR>
}
 80024b4:	4620      	mov	r0, r4
 80024b6:	b002      	add	sp, #8
 80024b8:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
 80024ba:	461c      	mov	r4, r3
			comm.state = BUFF_DATA;
 80024bc:	2201      	movs	r2, #1
}
 80024be:	4620      	mov	r0, r4
			comm.state = BUFF_DATA;
 80024c0:	728a      	strb	r2, [r1, #10]
}
 80024c2:	b002      	add	sp, #8
 80024c4:	bd70      	pop	{r4, r5, r6, pc}
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80024c6:	890b      	ldrh	r3, [r1, #8]
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d1cc      	bne.n	8002466 <commInputByte+0x32>
			comm.state = BUFF_FULL;
 80024cc:	2302      	movs	r3, #2
 80024ce:	728b      	strb	r3, [r1, #10]
		return 0;
 80024d0:	2400      	movs	r4, #0
 80024d2:	e7cd      	b.n	8002470 <commInputByte+0x3c>
			comm.state = BUFF_DATA;
 80024d4:	2201      	movs	r2, #1
		return 0;
 80024d6:	461c      	mov	r4, r3
			comm.state = BUFF_DATA;
 80024d8:	728a      	strb	r2, [r1, #10]
 80024da:	e7e0      	b.n	800249e <commInputByte+0x6a>
		return 1;
 80024dc:	2401      	movs	r4, #1
 80024de:	e7de      	b.n	800249e <commInputByte+0x6a>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80024e0:	890b      	ldrh	r3, [r1, #8]
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d1da      	bne.n	800249c <commInputByte+0x68>
			comm.state = BUFF_FULL;
 80024e6:	2302      	movs	r3, #2
 80024e8:	728b      	strb	r3, [r1, #10]
		return 0;
 80024ea:	2400      	movs	r4, #0
 80024ec:	e7d7      	b.n	800249e <commInputByte+0x6a>
 80024ee:	bf00      	nop
 80024f0:	2000020c 	.word	0x2000020c
 80024f4:	057619f1 	.word	0x057619f1
 80024f8:	20004cb0 	.word	0x20004cb0

080024fc <getBytesAvailable>:

uint16_t getBytesAvailable(){
	uint16_t result; 
	if(comm.state==BUFF_FULL){
 80024fc:	4a0c      	ldr	r2, [pc, #48]	; (8002530 <getBytesAvailable+0x34>)
 80024fe:	7a90      	ldrb	r0, [r2, #10]
 8002500:	2802      	cmp	r0, #2
 8002502:	d011      	beq.n	8002528 <getBytesAvailable+0x2c>
		return COMM_BUFFER_SIZE;
	}else if(comm.state==BUFF_EMPTY){
 8002504:	b190      	cbz	r0, 800252c <getBytesAvailable+0x30>
		return 0;
	}else{
		result = (comm.writePointer+COMM_BUFFER_SIZE-comm.readPointer)%COMM_BUFFER_SIZE;
 8002506:	88d3      	ldrh	r3, [r2, #6]
 8002508:	8911      	ldrh	r1, [r2, #8]
 800250a:	4a0a      	ldr	r2, [pc, #40]	; (8002534 <getBytesAvailable+0x38>)
 800250c:	f203 50dc 	addw	r0, r3, #1500	; 0x5dc
 8002510:	1a43      	subs	r3, r0, r1
 8002512:	fb82 1203 	smull	r1, r2, r2, r3
 8002516:	17d8      	asrs	r0, r3, #31
 8002518:	ebc0 1062 	rsb	r0, r0, r2, asr #5
 800251c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002520:	fb02 3010 	mls	r0, r2, r0, r3
 8002524:	b280      	uxth	r0, r0
		return result;
 8002526:	4770      	bx	lr
		return COMM_BUFFER_SIZE;
 8002528:	f240 50dc 	movw	r0, #1500	; 0x5dc
	}
}
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	2000020c 	.word	0x2000020c
 8002534:	057619f1 	.word	0x057619f1

08002538 <sendSystConf>:
/**
 * @brief  Send System configuration.
 * @param  None
 * @retval None
 */
void sendSystConf(){
 8002538:	b510      	push	{r4, lr}
	commsSendString(STR_SYSTEM);
 800253a:	483e      	ldr	r0, [pc, #248]	; (8002634 <sendSystConf+0xfc>)
	commsSendString(STR_CONFIG);
	commsSendString(IDN_STRING);
	commsSendString(":");
 800253c:	4c3e      	ldr	r4, [pc, #248]	; (8002638 <sendSystConf+0x100>)
	commsSendString(STR_SYSTEM);
 800253e:	f00c fae1 	bl	800eb04 <commsSendString>
	commsSendString(STR_CONFIG);
 8002542:	483e      	ldr	r0, [pc, #248]	; (800263c <sendSystConf+0x104>)
 8002544:	f00c fade 	bl	800eb04 <commsSendString>
	commsSendString(IDN_STRING);
 8002548:	483d      	ldr	r0, [pc, #244]	; (8002640 <sendSystConf+0x108>)
 800254a:	f00c fadb 	bl	800eb04 <commsSendString>
	commsSendString(":");
 800254e:	4620      	mov	r0, r4
 8002550:	f00c fad8 	bl	800eb04 <commsSendString>
		commsSendString(SHIELD_STRING);
	}else if(isScopeShieldConnected()==2){
		commsSendString(SHIELD_STRING_2);
	}
#else
	commsSendString(STR_NACK);
 8002554:	483b      	ldr	r0, [pc, #236]	; (8002644 <sendSystConf+0x10c>)
 8002556:	f00c fad5 	bl	800eb04 <commsSendString>
#endif
	commsSendString(":");
 800255a:	4620      	mov	r0, r4
 800255c:	f00c fad2 	bl	800eb04 <commsSendString>
	commsSendString(MCU);
 8002560:	4839      	ldr	r0, [pc, #228]	; (8002648 <sendSystConf+0x110>)
 8002562:	f00c facf 	bl	800eb04 <commsSendString>
	commsSendString(":");
 8002566:	4620      	mov	r0, r4
 8002568:	f00c facc 	bl	800eb04 <commsSendString>
	commsSendUint32(HAL_RCC_GetHCLKFreq());  //CCLK
 800256c:	f006 f804 	bl	8008578 <HAL_RCC_GetHCLKFreq>
 8002570:	f00c faa6 	bl	800eac0 <commsSendUint32>
	commsSendString(":");
 8002574:	4620      	mov	r0, r4
 8002576:	f00c fac5 	bl	800eb04 <commsSendString>
	commsSendBuff(MCU_UID,12);
 800257a:	4b34      	ldr	r3, [pc, #208]	; (800264c <sendSystConf+0x114>)
 800257c:	210c      	movs	r1, #12
 800257e:	7818      	ldrb	r0, [r3, #0]
 8002580:	f00c fab6 	bl	800eaf0 <commsSendBuff>
	commsSendString(":");
 8002584:	4620      	mov	r0, r4
 8002586:	f00c fabd 	bl	800eb04 <commsSendString>
	commsSendString("LEO FW:"); 	//12
 800258a:	4831      	ldr	r0, [pc, #196]	; (8002650 <sendSystConf+0x118>)
 800258c:	f00c faba 	bl	800eb04 <commsSendString>
	commsSendString(FW_VERSION); 			//4
 8002590:	4830      	ldr	r0, [pc, #192]	; (8002654 <sendSystConf+0x11c>)
 8002592:	f00c fab7 	bl	800eb04 <commsSendString>
	commsSendString(":");						//4
 8002596:	4620      	mov	r0, r4
 8002598:	f00c fab4 	bl	800eb04 <commsSendString>
	commsSendString("FreeRTOS:");//8
 800259c:	482e      	ldr	r0, [pc, #184]	; (8002658 <sendSystConf+0x120>)
 800259e:	f00c fab1 	bl	800eb04 <commsSendString>
	commsSendString(tskKERNEL_VERSION_NUMBER);//6
 80025a2:	482e      	ldr	r0, [pc, #184]	; (800265c <sendSystConf+0x124>)
 80025a4:	f00c faae 	bl	800eb04 <commsSendString>
	commsSendString(":");
 80025a8:	4620      	mov	r0, r4
 80025aa:	f00c faab 	bl	800eb04 <commsSendString>
	commsSendString("ST HAL:");				//6
 80025ae:	482c      	ldr	r0, [pc, #176]	; (8002660 <sendSystConf+0x128>)
 80025b0:	f00c faa8 	bl	800eb04 <commsSendString>
	commsSend('V');
 80025b4:	2056      	movs	r0, #86	; 0x56
 80025b6:	f00c fa81 	bl	800eabc <commsSend>
	commsSend((HAL_GetHalVersion()>>24)+48);
 80025ba:	f002 ff8f 	bl	80054dc <HAL_GetHalVersion>
 80025be:	0e00      	lsrs	r0, r0, #24
 80025c0:	3030      	adds	r0, #48	; 0x30
 80025c2:	b2c0      	uxtb	r0, r0
 80025c4:	f00c fa7a 	bl	800eabc <commsSend>
	commsSend('.');
 80025c8:	202e      	movs	r0, #46	; 0x2e
 80025ca:	f00c fa77 	bl	800eabc <commsSend>
	commsSend((HAL_GetHalVersion()>>16)+48);
 80025ce:	f002 ff85 	bl	80054dc <HAL_GetHalVersion>
 80025d2:	0c00      	lsrs	r0, r0, #16
 80025d4:	3030      	adds	r0, #48	; 0x30
 80025d6:	b2c0      	uxtb	r0, r0
 80025d8:	f00c fa70 	bl	800eabc <commsSend>
	commsSend('.');
 80025dc:	202e      	movs	r0, #46	; 0x2e
 80025de:	f00c fa6d 	bl	800eabc <commsSend>
	commsSend((HAL_GetHalVersion()>>8)+48); //6
 80025e2:	f002 ff7b 	bl	80054dc <HAL_GetHalVersion>
 80025e6:	0a00      	lsrs	r0, r0, #8
 80025e8:	3030      	adds	r0, #48	; 0x30
 80025ea:	b2c0      	uxtb	r0, r0
 80025ec:	f00c fa66 	bl	800eabc <commsSend>
	commsSendString(":");
 80025f0:	4620      	mov	r0, r4
 80025f2:	f00c fa87 	bl	800eb04 <commsSendString>
	commsSendString("COMM:");
 80025f6:	481b      	ldr	r0, [pc, #108]	; (8002664 <sendSystConf+0x12c>)
 80025f8:	f00c fa84 	bl	800eb04 <commsSendString>
	commsSendUint32(COMM_BUFFER_SIZE);
 80025fc:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002600:	f00c fa5e 	bl	800eac0 <commsSendUint32>
	commsSendString(":");
 8002604:	4620      	mov	r0, r4
 8002606:	f00c fa7d 	bl	800eb04 <commsSendString>
	commsSendUint32(UART_SPEED);
 800260a:	f44f 2061 	mov.w	r0, #921600	; 0xe1000
 800260e:	f00c fa57 	bl	800eac0 <commsSendUint32>
	commsSendString(":");
 8002612:	4620      	mov	r0, r4
 8002614:	f00c fa76 	bl	800eb04 <commsSendString>
	commsSendString(USART_TX_PIN_STR);
 8002618:	4813      	ldr	r0, [pc, #76]	; (8002668 <sendSystConf+0x130>)
 800261a:	f00c fa73 	bl	800eb04 <commsSendString>
	commsSendString(":");
 800261e:	4620      	mov	r0, r4
 8002620:	f00c fa70 	bl	800eb04 <commsSendString>
	commsSendString(USART_RX_PIN_STR);
 8002624:	4811      	ldr	r0, [pc, #68]	; (800266c <sendSystConf+0x134>)
 8002626:	f00c fa6d 	bl	800eb04 <commsSendString>
	commsSendString(":");
 800262a:	4620      	mov	r0, r4
	commsSendString(":");
	commsSendString(USB_DM_PIN_STR);
	commsSendString(":");
#endif

}
 800262c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	commsSendString(":");
 8002630:	f00c ba68 	b.w	800eb04 <commsSendString>
 8002634:	08014dc4 	.word	0x08014dc4
 8002638:	08014e2c 	.word	0x08014e2c
 800263c:	08014dcc 	.word	0x08014dcc
 8002640:	08014dd4 	.word	0x08014dd4
 8002644:	08014de8 	.word	0x08014de8
 8002648:	08014df0 	.word	0x08014df0
 800264c:	1ffff7ac 	.word	0x1ffff7ac
 8002650:	08014dfc 	.word	0x08014dfc
 8002654:	08014e04 	.word	0x08014e04
 8002658:	08014e0c 	.word	0x08014e0c
 800265c:	08014e18 	.word	0x08014e18
 8002660:	08014e20 	.word	0x08014e20
 8002664:	08014e28 	.word	0x08014e28
 8002668:	08014e30 	.word	0x08014e30
 800266c:	08014e38 	.word	0x08014e38

08002670 <sendScopeConf>:
/**
 * @brief  Send Scope configuration.
 * @param  None
 * @retval None
 */
void sendScopeConf(){
 8002670:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;
	commsSendString(STR_CONFIG);
 8002672:	4821      	ldr	r0, [pc, #132]	; (80026f8 <sendScopeConf+0x88>)
			break;
		case 1:
			commsSendString(SCOPE_CH2_PIN_STR);
			break;
		case 2:
			commsSendString(SCOPE_CH3_PIN_STR);
 8002674:	4e21      	ldr	r6, [pc, #132]	; (80026fc <sendScopeConf+0x8c>)
			break;
		case 3:
			commsSendString(SCOPE_CH4_PIN_STR);
 8002676:	4d22      	ldr	r5, [pc, #136]	; (8002700 <sendScopeConf+0x90>)
			commsSendString(SCOPE_CH2_PIN_STR);
 8002678:	4c22      	ldr	r4, [pc, #136]	; (8002704 <sendScopeConf+0x94>)
void sendScopeConf(){
 800267a:	b082      	sub	sp, #8
	commsSendString(STR_CONFIG);
 800267c:	f00c fa42 	bl	800eb04 <commsSendString>
	commsSendUint32(MAX_SAMPLING_FREQ_12B);
 8002680:	4821      	ldr	r0, [pc, #132]	; (8002708 <sendScopeConf+0x98>)
 8002682:	f00c fa1d 	bl	800eac0 <commsSendUint32>
	commsSendUint32(MAX_SCOPE_BUFF_SIZE);
 8002686:	f247 5030 	movw	r0, #30000	; 0x7530
 800268a:	f00c fa19 	bl	800eac0 <commsSendUint32>
	commsSendUint32(MAX_ADC_CHANNELS);
 800268e:	2004      	movs	r0, #4
 8002690:	f00c fa16 	bl	800eac0 <commsSendUint32>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 8002694:	2300      	movs	r3, #0
 8002696:	f88d 3007 	strb.w	r3, [sp, #7]
 800269a:	e00e      	b.n	80026ba <sendScopeConf+0x4a>
		switch(i){
 800269c:	2b03      	cmp	r3, #3
			commsSendString(SCOPE_CH1_PIN_STR);
 800269e:	481b      	ldr	r0, [pc, #108]	; (800270c <sendScopeConf+0x9c>)
		switch(i){
 80026a0:	d015      	beq.n	80026ce <sendScopeConf+0x5e>
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d00f      	beq.n	80026c6 <sendScopeConf+0x56>
			commsSendString(SCOPE_CH4_PIN_STR);
 80026a6:	f00c fa2d 	bl	800eb04 <commsSendString>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 80026aa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80026ae:	3301      	adds	r3, #1
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b03      	cmp	r3, #3
 80026b4:	f88d 3007 	strb.w	r3, [sp, #7]
 80026b8:	d80b      	bhi.n	80026d2 <sendScopeConf+0x62>
		switch(i){
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d1ee      	bne.n	800269c <sendScopeConf+0x2c>
			commsSendString(SCOPE_CH3_PIN_STR);
 80026be:	4630      	mov	r0, r6
 80026c0:	f00c fa20 	bl	800eb04 <commsSendString>
			break;
 80026c4:	e7f1      	b.n	80026aa <sendScopeConf+0x3a>
			commsSendString(SCOPE_CH2_PIN_STR);
 80026c6:	4620      	mov	r0, r4
 80026c8:	f00c fa1c 	bl	800eb04 <commsSendString>
			break;
 80026cc:	e7ed      	b.n	80026aa <sendScopeConf+0x3a>
			commsSendString(SCOPE_CH4_PIN_STR);
 80026ce:	4628      	mov	r0, r5
 80026d0:	e7e9      	b.n	80026a6 <sendScopeConf+0x36>
			break;
		}
	}
	commsSendUint32(SCOPE_VREF);
 80026d2:	f640 40e4 	movw	r0, #3300	; 0xce4
 80026d6:	f00c f9f3 	bl	800eac0 <commsSendUint32>
	commsSendUint32(SCOPE_VREF_INT);
 80026da:	4b0d      	ldr	r3, [pc, #52]	; (8002710 <sendScopeConf+0xa0>)
 80026dc:	8818      	ldrh	r0, [r3, #0]
 80026de:	f00c f9ef 	bl	800eac0 <commsSendUint32>
	commsSendBuff((uint8_t*)scopeGetRanges(&i),i);
 80026e2:	f10d 0007 	add.w	r0, sp, #7
 80026e6:	f002 fdb3 	bl	8005250 <scopeGetRanges>
 80026ea:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80026ee:	f00c f9ff 	bl	800eaf0 <commsSendBuff>
}
 80026f2:	b002      	add	sp, #8
 80026f4:	bd70      	pop	{r4, r5, r6, pc}
 80026f6:	bf00      	nop
 80026f8:	08014dcc 	.word	0x08014dcc
 80026fc:	08014d7c 	.word	0x08014d7c
 8002700:	08014d84 	.word	0x08014d84
 8002704:	08014d74 	.word	0x08014d74
 8002708:	003d0900 	.word	0x003d0900
 800270c:	08014d6c 	.word	0x08014d6c
 8002710:	1ffff7ba 	.word	0x1ffff7ba

08002714 <sendScopeInputs>:
/**
 * @brief  Send Scope input channels.
 * @param  None
 * @retval None
 */
void sendScopeInputs(){
 8002714:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t i,j;
	commsSendString("INP_");
 8002718:	482b      	ldr	r0, [pc, #172]	; (80027c8 <sendScopeInputs+0xb4>)
 800271a:	4f2c      	ldr	r7, [pc, #176]	; (80027cc <sendScopeInputs+0xb8>)
	if(MAX_ADC_CHANNELS>=4){
		commsSend(ANALOG_DEFAULT_INPUTS[3]);
	}

	for (i=0;i<MAX_ADC_CHANNELS;i++){
		commsSendString("/");
 800271c:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 80027d8 <sendScopeInputs+0xc4>
				break;
			case 1:
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
				break;
			case 2:
				commsSendString((char *)ANALOG_CHANN_ADC3_NAME[j]);
 8002720:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80027e0 <sendScopeInputs+0xcc>
				break;
			case 3:
				commsSendString((char *)ANALOG_CHANN_ADC4_NAME[j]);
 8002724:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 80027e4 <sendScopeInputs+0xd0>
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
 8002728:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 80027e8 <sendScopeInputs+0xd4>
	commsSendString("INP_");
 800272c:	f00c f9ea 	bl	800eb04 <commsSendString>
		commsSend(ANALOG_DEFAULT_INPUTS[0]);
 8002730:	2002      	movs	r0, #2
 8002732:	f00c f9c3 	bl	800eabc <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[1]);
 8002736:	2004      	movs	r0, #4
 8002738:	f00c f9c0 	bl	800eabc <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[2]);
 800273c:	2002      	movs	r0, #2
 800273e:	f00c f9bd 	bl	800eabc <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[3]);
 8002742:	2001      	movs	r0, #1
 8002744:	f00c f9ba 	bl	800eabc <commsSend>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 8002748:	2500      	movs	r5, #0
		commsSendString("/");
 800274a:	4658      	mov	r0, fp
 800274c:	f00c f9da 	bl	800eb04 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 8002750:	f817 6b01 	ldrb.w	r6, [r7], #1
 8002754:	b316      	cbz	r6, 800279c <sendScopeInputs+0x88>
 8002756:	2400      	movs	r4, #0
 8002758:	1c63      	adds	r3, r4, #1
			switch(i){
 800275a:	2d02      	cmp	r5, #2
 800275c:	4622      	mov	r2, r4
 800275e:	b2dc      	uxtb	r4, r3
 8002760:	d016      	beq.n	8002790 <sendScopeInputs+0x7c>
 8002762:	2d03      	cmp	r5, #3
				commsSendString((char *)ANALOG_CHANN_ADC1_NAME[j]);
 8002764:	4b1a      	ldr	r3, [pc, #104]	; (80027d0 <sendScopeInputs+0xbc>)
			switch(i){
 8002766:	d025      	beq.n	80027b4 <sendScopeInputs+0xa0>
 8002768:	2d01      	cmp	r5, #1
				commsSendString((char *)ANALOG_CHANN_ADC1_NAME[j]);
 800276a:	bf14      	ite	ne
 800276c:	f853 0022 	ldrne.w	r0, [r3, r2, lsl #2]
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
 8002770:	f858 0022 	ldreq.w	r0, [r8, r2, lsl #2]
 8002774:	f00c f9c6 	bl	800eb04 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 8002778:	42a6      	cmp	r6, r4
 800277a:	d90f      	bls.n	800279c <sendScopeInputs+0x88>
			if(j>0){
 800277c:	2c00      	cmp	r4, #0
 800277e:	d0eb      	beq.n	8002758 <sendScopeInputs+0x44>
				commsSendString(":");
 8002780:	4814      	ldr	r0, [pc, #80]	; (80027d4 <sendScopeInputs+0xc0>)
 8002782:	f00c f9bf 	bl	800eb04 <commsSendString>
 8002786:	1c63      	adds	r3, r4, #1
			switch(i){
 8002788:	2d02      	cmp	r5, #2
 800278a:	4622      	mov	r2, r4
 800278c:	b2dc      	uxtb	r4, r3
 800278e:	d1e8      	bne.n	8002762 <sendScopeInputs+0x4e>
				commsSendString((char *)ANALOG_CHANN_ADC3_NAME[j]);
 8002790:	f85a 0022 	ldr.w	r0, [sl, r2, lsl #2]
 8002794:	f00c f9b6 	bl	800eb04 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 8002798:	42a6      	cmp	r6, r4
 800279a:	d8ef      	bhi.n	800277c <sendScopeInputs+0x68>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 800279c:	3501      	adds	r5, #1
 800279e:	b2ed      	uxtb	r5, r5
 80027a0:	2d04      	cmp	r5, #4
 80027a2:	d1d2      	bne.n	800274a <sendScopeInputs+0x36>
				break;
			}
		}
	}
	commsSendString("/");
 80027a4:	480c      	ldr	r0, [pc, #48]	; (80027d8 <sendScopeInputs+0xc4>)
 80027a6:	f00c f9ad 	bl	800eb04 <commsSendString>
	commsSendString(";");
 80027aa:	480c      	ldr	r0, [pc, #48]	; (80027dc <sendScopeInputs+0xc8>)
}
 80027ac:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	commsSendString(";");
 80027b0:	f00c b9a8 	b.w	800eb04 <commsSendString>
				commsSendString((char *)ANALOG_CHANN_ADC4_NAME[j]);
 80027b4:	f859 0022 	ldr.w	r0, [r9, r2, lsl #2]
 80027b8:	f00c f9a4 	bl	800eb04 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 80027bc:	42a6      	cmp	r6, r4
 80027be:	d9f1      	bls.n	80027a4 <sendScopeInputs+0x90>
			if(j>0){
 80027c0:	2c00      	cmp	r4, #0
 80027c2:	d0c9      	beq.n	8002758 <sendScopeInputs+0x44>
 80027c4:	e7dc      	b.n	8002780 <sendScopeInputs+0x6c>
 80027c6:	bf00      	nop
 80027c8:	08014d8c 	.word	0x08014d8c
 80027cc:	08014cc8 	.word	0x08014cc8
 80027d0:	08014b8c 	.word	0x08014b8c
 80027d4:	08014e2c 	.word	0x08014e2c
 80027d8:	08014d94 	.word	0x08014d94
 80027dc:	08014d98 	.word	0x08014d98
 80027e0:	08014bd8 	.word	0x08014bd8
 80027e4:	08014be8 	.word	0x08014be8
 80027e8:	08014bb0 	.word	0x08014bb0

080027ec <sendLogAnlysConf>:
}
#endif //USE_SYNC_PWM

#ifdef USE_LOG_ANLYS
void sendLogAnlysConf(void)
{
 80027ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t i;
	commsSendString("LOGA");
 80027f0:	4823      	ldr	r0, [pc, #140]	; (8002880 <sendLogAnlysConf+0x94>)
			break;
		case 5:
			commsSendString(LOG_ANLYS_PIN_CH6);
			break;
		case 6:
			commsSendString(LOG_ANLYS_PIN_CH7);
 80027f2:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 80028ac <sendLogAnlysConf+0xc0>
			commsSendString(LOG_ANLYS_PIN_CH6);
 80027f6:	4f23      	ldr	r7, [pc, #140]	; (8002884 <sendLogAnlysConf+0x98>)
			commsSendString(LOG_ANLYS_PIN_CH5);
 80027f8:	4e23      	ldr	r6, [pc, #140]	; (8002888 <sendLogAnlysConf+0x9c>)
	commsSendString("LOGA");
 80027fa:	f00c f983 	bl	800eb04 <commsSendString>
	commsSendUint32(LOG_ANLYS_POSTTRIG_PERIPH_CLOCK);
 80027fe:	4823      	ldr	r0, [pc, #140]	; (800288c <sendLogAnlysConf+0xa0>)
 8002800:	f00c f95e 	bl	800eac0 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_TIMEBASE_PERIPH_CLOCK);
 8002804:	4822      	ldr	r0, [pc, #136]	; (8002890 <sendLogAnlysConf+0xa4>)
 8002806:	f00c f95b 	bl	800eac0 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_SAMPLING_FREQ);
 800280a:	4822      	ldr	r0, [pc, #136]	; (8002894 <sendLogAnlysConf+0xa8>)
 800280c:	f00c f958 	bl	800eac0 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_BUFFER_LENGTH);
 8002810:	f644 6020 	movw	r0, #20000	; 0x4e20
 8002814:	f00c f954 	bl	800eac0 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_CHANNELS_NUM);
 8002818:	2008      	movs	r0, #8
 800281a:	f00c f951 	bl	800eac0 <commsSendUint32>
 800281e:	2400      	movs	r4, #0
 8002820:	b2e5      	uxtb	r5, r4
		switch(i){
 8002822:	1e6b      	subs	r3, r5, #1
 8002824:	2b06      	cmp	r3, #6
 8002826:	d805      	bhi.n	8002834 <sendLogAnlysConf+0x48>
 8002828:	e8df f003 	tbb	[pc, r3]
 800282c:	13171b1f 	.word	0x13171b1f
 8002830:	0b0f      	.short	0x0b0f
 8002832:	23          	.byte	0x23
 8002833:	00          	.byte	0x00
			commsSendString(LOG_ANLYS_PIN_CH1);
 8002834:	4818      	ldr	r0, [pc, #96]	; (8002898 <sendLogAnlysConf+0xac>)
 8002836:	f00c f965 	bl	800eb04 <commsSendString>
	for (i=0;i<LOG_ANLYS_CHANNELS_NUM;i++){
 800283a:	2d07      	cmp	r5, #7
 800283c:	d01e      	beq.n	800287c <sendLogAnlysConf+0x90>
 800283e:	3401      	adds	r4, #1
 8002840:	e7ee      	b.n	8002820 <sendLogAnlysConf+0x34>
			commsSendString(LOG_ANLYS_PIN_CH7);
 8002842:	4640      	mov	r0, r8
 8002844:	f00c f95e 	bl	800eb04 <commsSendString>
			break;
 8002848:	e7f9      	b.n	800283e <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH6);
 800284a:	4638      	mov	r0, r7
 800284c:	f00c f95a 	bl	800eb04 <commsSendString>
			break;
 8002850:	e7f5      	b.n	800283e <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH5);
 8002852:	4630      	mov	r0, r6
 8002854:	f00c f956 	bl	800eb04 <commsSendString>
			break;
 8002858:	e7f1      	b.n	800283e <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH4);
 800285a:	4810      	ldr	r0, [pc, #64]	; (800289c <sendLogAnlysConf+0xb0>)
 800285c:	f00c f952 	bl	800eb04 <commsSendString>
			break;
 8002860:	e7ed      	b.n	800283e <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH3);
 8002862:	480f      	ldr	r0, [pc, #60]	; (80028a0 <sendLogAnlysConf+0xb4>)
 8002864:	f00c f94e 	bl	800eb04 <commsSendString>
			break;
 8002868:	e7e9      	b.n	800283e <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH2);
 800286a:	480e      	ldr	r0, [pc, #56]	; (80028a4 <sendLogAnlysConf+0xb8>)
 800286c:	f00c f94a 	bl	800eb04 <commsSendString>
			break;
 8002870:	e7e5      	b.n	800283e <sendLogAnlysConf+0x52>
		case 7:
			commsSendString(LOG_ANLYS_PIN_CH8);
 8002872:	480d      	ldr	r0, [pc, #52]	; (80028a8 <sendLogAnlysConf+0xbc>)
			break;
		}
	}	
}
 8002874:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			commsSendString(LOG_ANLYS_PIN_CH8);
 8002878:	f00c b944 	b.w	800eb04 <commsSendString>
}
 800287c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002880:	08014d24 	.word	0x08014d24
 8002884:	08014d54 	.word	0x08014d54
 8002888:	08014d4c 	.word	0x08014d4c
 800288c:	044aa200 	.word	0x044aa200
 8002890:	08954400 	.word	0x08954400
 8002894:	02255100 	.word	0x02255100
 8002898:	08014d2c 	.word	0x08014d2c
 800289c:	08014d44 	.word	0x08014d44
 80028a0:	08014d3c 	.word	0x08014d3c
 80028a4:	08014d34 	.word	0x08014d34
 80028a8:	08014d64 	.word	0x08014d64
 80028ac:	08014d5c 	.word	0x08014d5c

080028b0 <CommTask>:
void CommTask(void const *argument){
 80028b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028b4:	b08d      	sub	sp, #52	; 0x34
	uint16_t message = 0xFFFF;
 80028b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
	messageQueue = xQueueCreate(50, sizeof(message)/sizeof(uint8_t));
 80028ba:	2200      	movs	r2, #0
 80028bc:	2102      	movs	r1, #2
 80028be:	2032      	movs	r0, #50	; 0x32
	uint16_t message = 0xFFFF;
 80028c0:	f8ad 301c 	strh.w	r3, [sp, #28]
	messageQueue = xQueueCreate(50, sizeof(message)/sizeof(uint8_t));
 80028c4:	f009 fcbe 	bl	800c244 <xQueueGenericCreate>
 80028c8:	f8df 8354 	ldr.w	r8, [pc, #852]	; 8002c20 <CommTask+0x370>
	commsMutex = xSemaphoreCreateRecursiveMutex();
 80028cc:	4ead      	ldr	r6, [pc, #692]	; (8002b84 <CommTask+0x2d4>)
	messageQueue = xQueueCreate(50, sizeof(message)/sizeof(uint8_t));
 80028ce:	f8c8 0000 	str.w	r0, [r8]
	commsMutex = xSemaphoreCreateRecursiveMutex();
 80028d2:	2004      	movs	r0, #4
 80028d4:	f009 feb8 	bl	800c648 <xQueueCreateMutex>
	xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 80028d8:	f04f 31ff 	mov.w	r1, #4294967295
	commsMutex = xSemaphoreCreateRecursiveMutex();
 80028dc:	6030      	str	r0, [r6, #0]
	xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 80028de:	f00a f925 	bl	800cb2c <xQueueTakeMutexRecursive>
	MX_UART_Init();
 80028e2:	f00f f9eb 	bl	8011cbc <MX_UART_Init>
	comm.memory = commBuffMem;
 80028e6:	4ba8      	ldr	r3, [pc, #672]	; (8002b88 <CommTask+0x2d8>)
 80028e8:	4aa8      	ldr	r2, [pc, #672]	; (8002b8c <CommTask+0x2dc>)
 80028ea:	601a      	str	r2, [r3, #0]
	comm.bufferSize = COMM_BUFFER_SIZE;
 80028ec:	f240 51dc 	movw	r1, #1500	; 0x5dc
	comm.readPointer = 0;
 80028f0:	2200      	movs	r2, #0
	comm.bufferSize = COMM_BUFFER_SIZE;
 80028f2:	6059      	str	r1, [r3, #4]
	xSemaphoreGiveRecursive(commsMutex);
 80028f4:	6830      	ldr	r0, [r6, #0]
	comm.readPointer = 0;
 80028f6:	811a      	strh	r2, [r3, #8]
	comm.state = BUFF_EMPTY;
 80028f8:	729a      	strb	r2, [r3, #10]
	xSemaphoreGiveRecursive(commsMutex);
 80028fa:	f009 fed9 	bl	800c6b0 <xQueueGiveMutexRecursive>
	uint8_t header[16]="OSC_yyyyxxxxCH0x";
 80028fe:	4ba4      	ldr	r3, [pc, #656]	; (8002b90 <CommTask+0x2e0>)
 8002900:	4fa4      	ldr	r7, [pc, #656]	; (8002b94 <CommTask+0x2e4>)
 8002902:	f8df a320 	ldr.w	sl, [pc, #800]	; 8002c24 <CommTask+0x374>
		commsSendUint32(STR_DELIMITER);
 8002906:	f8df b320 	ldr.w	fp, [pc, #800]	; 8002c28 <CommTask+0x378>
	uint8_t header[16]="OSC_yyyyxxxxCH0x";
 800290a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800290c:	ac08      	add	r4, sp, #32
 800290e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		xQueueReceive (messageQueue, &message, portMAX_DELAY);
 8002912:	2300      	movs	r3, #0
 8002914:	f04f 32ff 	mov.w	r2, #4294967295
 8002918:	a907      	add	r1, sp, #28
 800291a:	f8d8 0000 	ldr.w	r0, [r8]
 800291e:	f009 ff7d 	bl	800c81c <xQueueGenericReceive>
		xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 8002922:	f04f 31ff 	mov.w	r1, #4294967295
 8002926:	6830      	ldr	r0, [r6, #0]
 8002928:	f00a f900 	bl	800cb2c <xQueueTakeMutexRecursive>
		switch(message){
 800292c:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8002930:	2b35      	cmp	r3, #53	; 0x35
 8002932:	f200 82ff 	bhi.w	8002f34 <CommTask+0x684>
 8002936:	e8df f013 	tbh	[pc, r3, lsl #1]
 800293a:	02f6      	.short	0x02f6
 800293c:	02bc02bf 	.word	0x02bc02bf
 8002940:	02fd02a7 	.word	0x02fd02a7
 8002944:	02fd0282 	.word	0x02fd0282
 8002948:	02fd02fd 	.word	0x02fd02fd
 800294c:	02fd02fd 	.word	0x02fd02fd
 8002950:	02fd02fd 	.word	0x02fd02fd
 8002954:	025802fd 	.word	0x025802fd
 8002958:	024c0252 	.word	0x024c0252
 800295c:	02fd02fd 	.word	0x02fd02fd
 8002960:	02fd02fd 	.word	0x02fd02fd
 8002964:	011e0179 	.word	0x011e0179
 8002968:	01110117 	.word	0x01110117
 800296c:	02fd02fd 	.word	0x02fd02fd
 8002970:	02fd02fd 	.word	0x02fd02fd
 8002974:	00e802fd 	.word	0x00e802fd
 8002978:	00a900bf 	.word	0x00a900bf
 800297c:	02fd02fd 	.word	0x02fd02fd
 8002980:	0091009d 	.word	0x0091009d
 8002984:	02fd02fd 	.word	0x02fd02fd
 8002988:	008502fd 	.word	0x008502fd
 800298c:	00720079 	.word	0x00720079
 8002990:	004f006b 	.word	0x004f006b
 8002994:	02fd02fd 	.word	0x02fd02fd
 8002998:	02fd02fd 	.word	0x02fd02fd
 800299c:	02fd0043 	.word	0x02fd0043
 80029a0:	02fd02fd 	.word	0x02fd02fd
 80029a4:	0036      	.short	0x0036
			commsSendString(STR_SYSTEM);
 80029a6:	487c      	ldr	r0, [pc, #496]	; (8002b98 <CommTask+0x2e8>)
 80029a8:	f00c f8ac 	bl	800eb04 <commsSendString>
			commsSendString(STR_ACK);
 80029ac:	487b      	ldr	r0, [pc, #492]	; (8002b9c <CommTask+0x2ec>)
 80029ae:	f00c f8a9 	bl	800eb04 <commsSendString>
		commsSendUint32(STR_DELIMITER);
 80029b2:	4658      	mov	r0, fp
 80029b4:	f00c f884 	bl	800eac0 <commsSendUint32>
		xSemaphoreGiveRecursive(commsMutex);
 80029b8:	6830      	ldr	r0, [r6, #0]
 80029ba:	f009 fe79 	bl	800c6b0 <xQueueGiveMutexRecursive>
		xQueueReceive (messageQueue, &message, portMAX_DELAY);
 80029be:	e7a8      	b.n	8002912 <CommTask+0x62>
			commsSendString(STR_SYNC_PWM);
 80029c0:	4877      	ldr	r0, [pc, #476]	; (8002ba0 <CommTask+0x2f0>)
 80029c2:	f00c f89f 	bl	800eb04 <commsSendString>
			commsSendString(STR_SYNC_PWM_REAL_FREQ);
 80029c6:	4877      	ldr	r0, [pc, #476]	; (8002ba4 <CommTask+0x2f4>)
 80029c8:	f00c f89c 	bl	800eb04 <commsSendString>
			commsSendDouble(syncPwm.realPwmFreq);
 80029cc:	4b76      	ldr	r3, [pc, #472]	; (8002ba8 <CommTask+0x2f8>)
 80029ce:	ed93 0b06 	vldr	d0, [r3, #24]
 80029d2:	f00c f8b1 	bl	800eb38 <commsSendDouble>
			break;
 80029d6:	e7ec      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_SYNC_PWM);
 80029d8:	4871      	ldr	r0, [pc, #452]	; (8002ba0 <CommTask+0x2f0>)
 80029da:	f00c f893 	bl	800eb04 <commsSendString>
	commsSendString("SYNP");		
 80029de:	4873      	ldr	r0, [pc, #460]	; (8002bac <CommTask+0x2fc>)
 80029e0:	f00c f890 	bl	800eb04 <commsSendString>
	commsSendUint32(SYNC_PWM_TIM_PERIPH_CLOCK);
 80029e4:	4872      	ldr	r0, [pc, #456]	; (8002bb0 <CommTask+0x300>)
 80029e6:	f00c f86b 	bl	800eac0 <commsSendUint32>
	commsSendUint32(MAX_SYNC_PWM_FREQ);
 80029ea:	4872      	ldr	r0, [pc, #456]	; (8002bb4 <CommTask+0x304>)
 80029ec:	f00c f868 	bl	800eac0 <commsSendUint32>
	commsSendUint32(MAX_SYNC_PWM_CHANNELS);
 80029f0:	2004      	movs	r0, #4
 80029f2:	f00c f865 	bl	800eac0 <commsSendUint32>
			commsSendString(SYNC_PWM_CH1_PIN);
 80029f6:	4870      	ldr	r0, [pc, #448]	; (8002bb8 <CommTask+0x308>)
 80029f8:	f00c f884 	bl	800eb04 <commsSendString>
			commsSendString(SYNC_PWM_CH2_PIN);
 80029fc:	486f      	ldr	r0, [pc, #444]	; (8002bbc <CommTask+0x30c>)
 80029fe:	f00c f881 	bl	800eb04 <commsSendString>
			commsSendString(SYNC_PWM_CH3_PIN);
 8002a02:	486f      	ldr	r0, [pc, #444]	; (8002bc0 <CommTask+0x310>)
 8002a04:	f00c f87e 	bl	800eb04 <commsSendString>
			commsSendString(SYNC_PWM_CH4_PIN);
 8002a08:	486e      	ldr	r0, [pc, #440]	; (8002bc4 <CommTask+0x314>)
 8002a0a:	f00c f87b 	bl	800eb04 <commsSendString>
 8002a0e:	e7d0      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_GENERATOR);
 8002a10:	486d      	ldr	r0, [pc, #436]	; (8002bc8 <CommTask+0x318>)
 8002a12:	f00c f877 	bl	800eb04 <commsSendString>
			commsSendString(STR_GEN_OK);
 8002a16:	486d      	ldr	r0, [pc, #436]	; (8002bcc <CommTask+0x31c>)
 8002a18:	f00c f874 	bl	800eb04 <commsSendString>
			break;
 8002a1c:	e7c9      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_GENERATOR);
 8002a1e:	486a      	ldr	r0, [pc, #424]	; (8002bc8 <CommTask+0x318>)
 8002a20:	f00c f870 	bl	800eb04 <commsSendString>
			commsSendString(STR_GEN_NEXT);
 8002a24:	486a      	ldr	r0, [pc, #424]	; (8002bd0 <CommTask+0x320>)
 8002a26:	f00c f86d 	bl	800eb04 <commsSendString>
			break;
 8002a2a:	e7c2      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_GENERATOR);
 8002a2c:	4866      	ldr	r0, [pc, #408]	; (8002bc8 <CommTask+0x318>)
 8002a2e:	f00c f869 	bl	800eb04 <commsSendString>
			commsSendString(STR_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH2);
 8002a32:	4868      	ldr	r0, [pc, #416]	; (8002bd4 <CommTask+0x324>)
 8002a34:	f00c f866 	bl	800eb04 <commsSendString>
			commsSendUint32(genGetRealSmplFreq(2));
 8002a38:	2002      	movs	r0, #2
 8002a3a:	f001 fa5f 	bl	8003efc <genGetRealSmplFreq>
 8002a3e:	f00c f83f 	bl	800eac0 <commsSendUint32>
			break;
 8002a42:	e7b6      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_GENERATOR);
 8002a44:	4860      	ldr	r0, [pc, #384]	; (8002bc8 <CommTask+0x318>)
 8002a46:	f00c f85d 	bl	800eb04 <commsSendString>
			commsSendString(STR_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH1);
 8002a4a:	4863      	ldr	r0, [pc, #396]	; (8002bd8 <CommTask+0x328>)
 8002a4c:	f00c f85a 	bl	800eb04 <commsSendString>
			commsSendUint32(genGetRealSmplFreq(1));
 8002a50:	2001      	movs	r0, #1
 8002a52:	f001 fa53 	bl	8003efc <genGetRealSmplFreq>
 8002a56:	f00c f833 	bl	800eac0 <commsSendUint32>
			break;
 8002a5a:	e7aa      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_GENERATOR);
 8002a5c:	485a      	ldr	r0, [pc, #360]	; (8002bc8 <CommTask+0x318>)
 8002a5e:	f00c f851 	bl	800eb04 <commsSendString>
			commsSendString(STR_GEN_PWM_REAL_FREQ_CH2);
 8002a62:	485e      	ldr	r0, [pc, #376]	; (8002bdc <CommTask+0x32c>)
 8002a64:	f00c f84e 	bl	800eb04 <commsSendString>
			commsSendDouble(generator.realPwmFreqCh2);
 8002a68:	4b5d      	ldr	r3, [pc, #372]	; (8002be0 <CommTask+0x330>)
 8002a6a:	ed93 0b08 	vldr	d0, [r3, #32]
 8002a6e:	f00c f863 	bl	800eb38 <commsSendDouble>
			break;
 8002a72:	e79e      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_GENERATOR);
 8002a74:	4854      	ldr	r0, [pc, #336]	; (8002bc8 <CommTask+0x318>)
 8002a76:	f00c f845 	bl	800eb04 <commsSendString>
			commsSendString(STR_GEN_PWM_REAL_FREQ_CH1);
 8002a7a:	485a      	ldr	r0, [pc, #360]	; (8002be4 <CommTask+0x334>)
 8002a7c:	f00c f842 	bl	800eb04 <commsSendString>
			commsSendDouble(generator.realPwmFreqCh1);
 8002a80:	4b57      	ldr	r3, [pc, #348]	; (8002be0 <CommTask+0x330>)
 8002a82:	ed93 0b06 	vldr	d0, [r3, #24]
 8002a86:	f00c f857 	bl	800eb38 <commsSendDouble>
			break;
 8002a8a:	e792      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_GENERATOR);
 8002a8c:	484e      	ldr	r0, [pc, #312]	; (8002bc8 <CommTask+0x318>)
 8002a8e:	f00c f839 	bl	800eb04 <commsSendString>
	commsSendString("GENP");		
 8002a92:	4855      	ldr	r0, [pc, #340]	; (8002be8 <CommTask+0x338>)
 8002a94:	f00c f836 	bl	800eb04 <commsSendString>
	commsSendUint32(MAX_GEN_PWM_CHANNELS);
 8002a98:	2002      	movs	r0, #2
 8002a9a:	f00c f811 	bl	800eac0 <commsSendUint32>
	commsSendUint32(GEN_PWM_CH1_TIM_PERIPH_CLOCK);
 8002a9e:	4853      	ldr	r0, [pc, #332]	; (8002bec <CommTask+0x33c>)
 8002aa0:	f00c f80e 	bl	800eac0 <commsSendUint32>
	commsSendUint32(GEN_PWM_CH2_TIM_PERIPH_CLOCK);
 8002aa4:	4842      	ldr	r0, [pc, #264]	; (8002bb0 <CommTask+0x300>)
 8002aa6:	f00c f80b 	bl	800eac0 <commsSendUint32>
			commsSendString(GEN_PWM_CH1_PIN);
 8002aaa:	4851      	ldr	r0, [pc, #324]	; (8002bf0 <CommTask+0x340>)
 8002aac:	f00c f82a 	bl	800eb04 <commsSendString>
			commsSendString(GEN_PWM_CH2_PIN);
 8002ab0:	4850      	ldr	r0, [pc, #320]	; (8002bf4 <CommTask+0x344>)
 8002ab2:	f00c f827 	bl	800eb04 <commsSendString>
 8002ab6:	e77c      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_GENERATOR);
 8002ab8:	4843      	ldr	r0, [pc, #268]	; (8002bc8 <CommTask+0x318>)
 8002aba:	f00c f823 	bl	800eb04 <commsSendString>
	commsSendString("GEN_");
 8002abe:	4842      	ldr	r0, [pc, #264]	; (8002bc8 <CommTask+0x318>)
 8002ac0:	f00c f820 	bl	800eb04 <commsSendString>
	commsSendUint32(MAX_GENERATING_FREQ);
 8002ac4:	484c      	ldr	r0, [pc, #304]	; (8002bf8 <CommTask+0x348>)
 8002ac6:	f00b fffb 	bl	800eac0 <commsSendUint32>
	commsSendUint32(MAX_GENERATOR_BUFF_SIZE);
 8002aca:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8002ace:	f00b fff7 	bl	800eac0 <commsSendUint32>
	commsSendUint32(DAC_DATA_DEPTH);
 8002ad2:	200c      	movs	r0, #12
 8002ad4:	f00b fff4 	bl	800eac0 <commsSendUint32>
	commsSendUint32(MAX_DAC_CHANNELS);
 8002ad8:	2002      	movs	r0, #2
 8002ada:	f00b fff1 	bl	800eac0 <commsSendUint32>
			commsSendString(GEN_CH1_PIN_STR);
 8002ade:	4847      	ldr	r0, [pc, #284]	; (8002bfc <CommTask+0x34c>)
 8002ae0:	f00c f810 	bl	800eb04 <commsSendString>
			commsSendString(GEN_CH2_PIN_STR);
 8002ae4:	4846      	ldr	r0, [pc, #280]	; (8002c00 <CommTask+0x350>)
 8002ae6:	f00c f80d 	bl	800eb04 <commsSendString>
	commsSendUint32(0);
 8002aea:	2000      	movs	r0, #0
 8002aec:	f00b ffe8 	bl	800eac0 <commsSendUint32>
	commsSendUint32(GEN_VREF);
 8002af0:	f640 40e4 	movw	r0, #3300	; 0xce4
 8002af4:	f00b ffe4 	bl	800eac0 <commsSendUint32>
	commsSendUint32(GEN_VDDA);
 8002af8:	f640 40e4 	movw	r0, #3300	; 0xce4
 8002afc:	f00b ffe0 	bl	800eac0 <commsSendUint32>
	commsSendUint32(GEN_VREF_INT);
 8002b00:	f240 40ba 	movw	r0, #1210	; 0x4ba
 8002b04:	f00b ffdc 	bl	800eac0 <commsSendUint32>
 8002b08:	e753      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_LOGIC_ANLYS);
 8002b0a:	483e      	ldr	r0, [pc, #248]	; (8002c04 <CommTask+0x354>)
 8002b0c:	f00b fffa 	bl	800eb04 <commsSendString>
			logAnlys.state = LOGA_DATA_SENDING;
 8002b10:	2302      	movs	r3, #2
 8002b12:	f88a 3012 	strb.w	r3, [sl, #18]
			if(logAnlys.trigOccur == TRIG_OCCURRED){
 8002b16:	f89a 3017 	ldrb.w	r3, [sl, #23]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 8212 	beq.w	8002f44 <CommTask+0x694>
			commsSendString(STR_LOG_ANLYS_DATA_LENGTH);				
 8002b20:	4839      	ldr	r0, [pc, #228]	; (8002c08 <CommTask+0x358>)
 8002b22:	f00b ffef 	bl	800eb04 <commsSendString>
			commsSendUint32(logAnlys.samplesNumber * 2 + SCOPE_BUFFER_MARGIN * MAX_ADC_CHANNELS * 2);				
 8002b26:	f8ba 0010 	ldrh.w	r0, [sl, #16]
 8002b2a:	f500 70c8 	add.w	r0, r0, #400	; 0x190
 8002b2e:	0040      	lsls	r0, r0, #1
 8002b30:	f00b ffc6 	bl	800eac0 <commsSendUint32>
			commsSendString(STR_LOG_ANLYS_DATA);
 8002b34:	4835      	ldr	r0, [pc, #212]	; (8002c0c <CommTask+0x35c>)
 8002b36:	f00b ffe5 	bl	800eb04 <commsSendString>
			HAL_UART_Transmit(&huart2, (uint8_t *)logAnlys.bufferMemory, logAnlys.samplesNumber * 2 + SCOPE_BUFFER_MARGIN * MAX_ADC_CHANNELS * 2, 10000);			
 8002b3a:	f8da 100c 	ldr.w	r1, [sl, #12]
 8002b3e:	f8ba 2010 	ldrh.w	r2, [sl, #16]
 8002b42:	4833      	ldr	r0, [pc, #204]	; (8002c10 <CommTask+0x360>)
 8002b44:	f502 72c8 	add.w	r2, r2, #400	; 0x190
 8002b48:	0052      	lsls	r2, r2, #1
 8002b4a:	f242 7310 	movw	r3, #10000	; 0x2710
 8002b4e:	b292      	uxth	r2, r2
 8002b50:	f008 ff94 	bl	800ba7c <HAL_UART_Transmit>
			logAnlys.state = LOGA_DATA_SENT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	f88a 3012 	strb.w	r3, [sl, #18]
			break;
 8002b5a:	e72a      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_LOGIC_ANLYS);
 8002b5c:	4829      	ldr	r0, [pc, #164]	; (8002c04 <CommTask+0x354>)
 8002b5e:	f00b ffd1 	bl	800eb04 <commsSendString>
			sendLogAnlysConf();
 8002b62:	f7ff fe43 	bl	80027ec <sendLogAnlysConf>
			break;
 8002b66:	e724      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_SCOPE);
 8002b68:	482a      	ldr	r0, [pc, #168]	; (8002c14 <CommTask+0x364>)
 8002b6a:	f00b ffcb 	bl	800eb04 <commsSendString>
			commsSendString(STR_SCOPE_SMPL);
 8002b6e:	482a      	ldr	r0, [pc, #168]	; (8002c18 <CommTask+0x368>)
 8002b70:	f00b ffc8 	bl	800eb04 <commsSendString>
			break;
 8002b74:	e71d      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_SCOPE);
 8002b76:	4827      	ldr	r0, [pc, #156]	; (8002c14 <CommTask+0x364>)
 8002b78:	f00b ffc4 	bl	800eb04 <commsSendString>
			commsSendString(STR_SCOPE_TRIG);
 8002b7c:	4827      	ldr	r0, [pc, #156]	; (8002c1c <CommTask+0x36c>)
 8002b7e:	f00b ffc1 	bl	800eb04 <commsSendString>
			break;
 8002b82:	e716      	b.n	80029b2 <CommTask+0x102>
 8002b84:	200007f4 	.word	0x200007f4
 8002b88:	2000020c 	.word	0x2000020c
 8002b8c:	20000218 	.word	0x20000218
 8002b90:	08014aa0 	.word	0x08014aa0
 8002b94:	20004cc8 	.word	0x20004cc8
 8002b98:	08014dc4 	.word	0x08014dc4
 8002b9c:	08014cb0 	.word	0x08014cb0
 8002ba0:	08014c70 	.word	0x08014c70
 8002ba4:	08014c78 	.word	0x08014c78
 8002ba8:	2000e710 	.word	0x2000e710
 8002bac:	08014d9c 	.word	0x08014d9c
 8002bb0:	044aa200 	.word	0x044aa200
 8002bb4:	000186a0 	.word	0x000186a0
 8002bb8:	08014da4 	.word	0x08014da4
 8002bbc:	08014dac 	.word	0x08014dac
 8002bc0:	08014db4 	.word	0x08014db4
 8002bc4:	08014dbc 	.word	0x08014dbc
 8002bc8:	08014cf4 	.word	0x08014cf4
 8002bcc:	08014ca8 	.word	0x08014ca8
 8002bd0:	08014ca0 	.word	0x08014ca0
 8002bd4:	08014c10 	.word	0x08014c10
 8002bd8:	08014c08 	.word	0x08014c08
 8002bdc:	08014c20 	.word	0x08014c20
 8002be0:	200050a0 	.word	0x200050a0
 8002be4:	08014c18 	.word	0x08014c18
 8002be8:	08014d0c 	.word	0x08014d0c
 8002bec:	08954400 	.word	0x08954400
 8002bf0:	08014d14 	.word	0x08014d14
 8002bf4:	08014d1c 	.word	0x08014d1c
 8002bf8:	001e8480 	.word	0x001e8480
 8002bfc:	08014cfc 	.word	0x08014cfc
 8002c00:	08014d04 	.word	0x08014d04
 8002c04:	08014c80 	.word	0x08014c80
 8002c08:	08014c90 	.word	0x08014c90
 8002c0c:	08014c98 	.word	0x08014c98
 8002c10:	2000efb4 	.word	0x2000efb4
 8002c14:	08014bf8 	.word	0x08014bf8
 8002c18:	08014cc0 	.word	0x08014cc0
 8002c1c:	08014cb8 	.word	0x08014cb8
 8002c20:	20004cb4 	.word	0x20004cb4
 8002c24:	20007028 	.word	0x20007028
 8002c28:	cafefade 	.word	0xcafefade
			if(getScopeState() == SCOPE_DATA_SENDING){
 8002c2c:	f002 f854 	bl	8004cd8 <getScopeState>
 8002c30:	2804      	cmp	r0, #4
 8002c32:	f47f aebe 	bne.w	80029b2 <CommTask+0x102>
				commsSendString(STR_SCOPE);
 8002c36:	48cf      	ldr	r0, [pc, #828]	; (8002f74 <CommTask+0x6c4>)
 8002c38:	f00b ff64 	bl	800eb04 <commsSendString>
				oneChanMemSize=getOneChanMemSize();
 8002c3c:	f002 f82e 	bl	8004c9c <getOneChanMemSize>
 8002c40:	4605      	mov	r5, r0
				dataLength = getSamples();
 8002c42:	f002 f837 	bl	8004cb4 <getSamples>
 8002c46:	9001      	str	r0, [sp, #4]
				adcRes = getADCRes();
 8002c48:	f002 f83a 	bl	8004cc0 <getADCRes>
 8002c4c:	4604      	mov	r4, r0
				channels=GetNumOfChannels();
 8002c4e:	f002 f817 	bl	8004c80 <GetNumOfChannels>
 8002c52:	9003      	str	r0, [sp, #12]
				j=scopeGetRealSmplFreq();
 8002c54:	f002 fa32 	bl	80050bc <scopeGetRealSmplFreq>
				if(adcRes>8){
 8002c58:	2c08      	cmp	r4, #8
				header[4]=(uint8_t)(j>>24);
 8002c5a:	ea4f 6210 	mov.w	r2, r0, lsr #24
				header[5]=(uint8_t)(j>>16);
 8002c5e:	ea4f 4310 	mov.w	r3, r0, lsr #16
				header[7]=(uint8_t)(j);
 8002c62:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
				header[6]=(uint8_t)(j>>8);
 8002c66:	ea4f 2010 	mov.w	r0, r0, lsr #8
				header[4]=(uint8_t)(j>>24);
 8002c6a:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
				header[5]=(uint8_t)(j>>16);
 8002c6e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
				header[6]=(uint8_t)(j>>8);
 8002c72:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
				if(adcRes>8){
 8002c76:	f240 81f9 	bls.w	800306c <CommTask+0x7bc>
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002c7a:	f002 f815 	bl	8004ca8 <getTriggerIndex>
 8002c7e:	4681      	mov	r9, r0
 8002c80:	f002 f818 	bl	8004cb4 <getSamples>
 8002c84:	9000      	str	r0, [sp, #0]
 8002c86:	f002 f821 	bl	8004ccc <getPretrigger>
 8002c8a:	9b00      	ldr	r3, [sp, #0]
					dataLength*=2;
 8002c8c:	9a01      	ldr	r2, [sp, #4]
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002c8e:	fb03 f300 	mul.w	r3, r3, r0
 8002c92:	eba9 4313 	sub.w	r3, r9, r3, lsr #16
 8002c96:	eb05 0343 	add.w	r3, r5, r3, lsl #1
					dataLength*=2;
 8002c9a:	0052      	lsls	r2, r2, #1
 8002c9c:	9201      	str	r2, [sp, #4]
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002c9e:	fbb3 f2f5 	udiv	r2, r3, r5
 8002ca2:	fb05 3312 	mls	r3, r5, r2, r3
 8002ca6:	9300      	str	r3, [sp, #0]
				header[9]=(uint8_t)(dataLength >> 24);
 8002ca8:	9901      	ldr	r1, [sp, #4]
				header[15]=channels;
 8002caa:	9803      	ldr	r0, [sp, #12]
 8002cac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
				if(j+dataLength>oneChanMemSize){
 8002cb0:	9800      	ldr	r0, [sp, #0]
				header[8]=(uint8_t)adcRes;	
 8002cb2:	f88d 4028 	strb.w	r4, [sp, #40]	; 0x28
				header[10]=(uint8_t)(dataLength >> 16);
 8002cb6:	0c0b      	lsrs	r3, r1, #16
				header[9]=(uint8_t)(dataLength >> 24);
 8002cb8:	0e0a      	lsrs	r2, r1, #24
				header[10]=(uint8_t)(dataLength >> 16);
 8002cba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
				if(j+dataLength>oneChanMemSize){
 8002cbe:	180b      	adds	r3, r1, r0
				header[9]=(uint8_t)(dataLength >> 24);
 8002cc0:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
				if(j+dataLength>oneChanMemSize){
 8002cc4:	42ab      	cmp	r3, r5
				header[11]=(uint8_t)(dataLength >> 8);
 8002cc6:	ea4f 2211 	mov.w	r2, r1, lsr #8
				header[12]=(uint8_t)dataLength;
 8002cca:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
				header[11]=(uint8_t)(dataLength >> 8);
 8002cce:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
				if(j+dataLength>oneChanMemSize){
 8002cd2:	f240 81c8 	bls.w	8003066 <CommTask+0x7b6>
					dataLenFirst=oneChanMemSize-j;
 8002cd6:	1a2d      	subs	r5, r5, r0
					dataLenSecond=dataLength-dataLenFirst;
 8002cd8:	1b4b      	subs	r3, r1, r5
					dataLenFirst=oneChanMemSize-j;
 8002cda:	e9cd 5301 	strd	r5, r3, [sp, #4]
				for(i=0;i<channels;i++){
 8002cde:	9b03      	ldr	r3, [sp, #12]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d066      	beq.n	8002db2 <CommTask+0x502>
						commsSendBuff(pointer + j, dataLenFirst);
 8002ce4:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8002ce8:	9305      	str	r3, [sp, #20]
				for(i=0;i<channels;i++){
 8002cea:	2400      	movs	r4, #0
 8002cec:	e00b      	b.n	8002d06 <CommTask+0x456>
					}else if(dataLenFirst>0){
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f040 81a0 	bne.w	8003034 <CommTask+0x784>
					if(dataLenSecond>COMMS_BULK_SIZE ){
 8002cf4:	9b02      	ldr	r3, [sp, #8]
 8002cf6:	2bc8      	cmp	r3, #200	; 0xc8
 8002cf8:	d839      	bhi.n	8002d6e <CommTask+0x4be>
					}else if(dataLenSecond>0){
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	f040 8194 	bne.w	8003028 <CommTask+0x778>
				for(i=0;i<channels;i++){
 8002d00:	9b03      	ldr	r3, [sp, #12]
 8002d02:	42a3      	cmp	r3, r4
 8002d04:	d055      	beq.n	8002db2 <CommTask+0x502>
					pointer = (uint8_t*)getDataPointer(i);
 8002d06:	4620      	mov	r0, r4
 8002d08:	f001 ffc0 	bl	8004c8c <getDataPointer>
					header[14]=(i+1);
 8002d0c:	3401      	adds	r4, #1
					pointer = (uint8_t*)getDataPointer(i);
 8002d0e:	4605      	mov	r5, r0
					header[14]=(i+1);
 8002d10:	b2e4      	uxtb	r4, r4
					commsSendBuff(header,16);
 8002d12:	2110      	movs	r1, #16
 8002d14:	a808      	add	r0, sp, #32
					header[14]=(i+1);
 8002d16:	f88d 402e 	strb.w	r4, [sp, #46]	; 0x2e
					commsSendBuff(header,16);
 8002d1a:	f00b fee9 	bl	800eaf0 <commsSendBuff>
					if(dataLenFirst>COMMS_BULK_SIZE ){
 8002d1e:	9b01      	ldr	r3, [sp, #4]
 8002d20:	2bc8      	cmp	r3, #200	; 0xc8
 8002d22:	d9e4      	bls.n	8002cee <CommTask+0x43e>
 8002d24:	4699      	mov	r9, r3
						k=0;
 8002d26:	2300      	movs	r3, #0
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002d28:	9404      	str	r4, [sp, #16]
 8002d2a:	464c      	mov	r4, r9
 8002d2c:	4699      	mov	r9, r3
 8002d2e:	23c8      	movs	r3, #200	; 0xc8
 8002d30:	461a      	mov	r2, r3
 8002d32:	9b00      	ldr	r3, [sp, #0]
 8002d34:	fb12 3009 	smlabb	r0, r2, r9, r3
 8002d38:	21c8      	movs	r1, #200	; 0xc8
 8002d3a:	4428      	add	r0, r5
							tmpToSend-=COMMS_BULK_SIZE;
 8002d3c:	3cc8      	subs	r4, #200	; 0xc8
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002d3e:	f00b fed7 	bl	800eaf0 <commsSendBuff>
							k++;
 8002d42:	f109 0301 	add.w	r3, r9, #1
						while(tmpToSend>COMMS_BULK_SIZE){
 8002d46:	2cc8      	cmp	r4, #200	; 0xc8
							k++;
 8002d48:	fa5f f983 	uxtb.w	r9, r3
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002d4c:	f04f 01c8 	mov.w	r1, #200	; 0xc8
						while(tmpToSend>COMMS_BULK_SIZE){
 8002d50:	d8ed      	bhi.n	8002d2e <CommTask+0x47e>
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, tmpToSend);
 8002d52:	9a00      	ldr	r2, [sp, #0]
 8002d54:	464b      	mov	r3, r9
 8002d56:	fb11 2303 	smlabb	r3, r1, r3, r2
 8002d5a:	46a1      	mov	r9, r4
 8002d5c:	18e8      	adds	r0, r5, r3
 8002d5e:	fa1f f189 	uxth.w	r1, r9
 8002d62:	9c04      	ldr	r4, [sp, #16]
 8002d64:	f00b fec4 	bl	800eaf0 <commsSendBuff>
					if(dataLenSecond>COMMS_BULK_SIZE ){
 8002d68:	9b02      	ldr	r3, [sp, #8]
 8002d6a:	2bc8      	cmp	r3, #200	; 0xc8
 8002d6c:	d9c5      	bls.n	8002cfa <CommTask+0x44a>
						k=0;
 8002d6e:	9404      	str	r4, [sp, #16]
 8002d70:	f04f 0900 	mov.w	r9, #0
 8002d74:	461c      	mov	r4, r3
							commsSendBuff(pointer+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002d76:	eb09 0089 	add.w	r0, r9, r9, lsl #2
 8002d7a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d7e:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8002d82:	21c8      	movs	r1, #200	; 0xc8
							tmpToSend-=COMMS_BULK_SIZE;
 8002d84:	3cc8      	subs	r4, #200	; 0xc8
							commsSendBuff(pointer+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002d86:	f00b feb3 	bl	800eaf0 <commsSendBuff>
							k++;
 8002d8a:	f109 0901 	add.w	r9, r9, #1
						while(tmpToSend>COMMS_BULK_SIZE){
 8002d8e:	2cc8      	cmp	r4, #200	; 0xc8
							k++;
 8002d90:	fa5f f989 	uxtb.w	r9, r9
						while(tmpToSend>COMMS_BULK_SIZE){
 8002d94:	d8ef      	bhi.n	8002d76 <CommTask+0x4c6>
							commsSendBuff(pointer+k*COMMS_BULK_SIZE, tmpToSend);
 8002d96:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 8002d9a:	4623      	mov	r3, r4
 8002d9c:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 8002da0:	b299      	uxth	r1, r3
 8002da2:	eb05 00c9 	add.w	r0, r5, r9, lsl #3
 8002da6:	9c04      	ldr	r4, [sp, #16]
 8002da8:	f00b fea2 	bl	800eaf0 <commsSendBuff>
				for(i=0;i<channels;i++){
 8002dac:	9b03      	ldr	r3, [sp, #12]
 8002dae:	42a3      	cmp	r3, r4
 8002db0:	d1a9      	bne.n	8002d06 <CommTask+0x456>
				commsSendString(STR_SCOPE_OK);
 8002db2:	4871      	ldr	r0, [pc, #452]	; (8002f78 <CommTask+0x6c8>)
 8002db4:	f00b fea6 	bl	800eb04 <commsSendString>
				xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8002db8:	4870      	ldr	r0, [pc, #448]	; (8002f7c <CommTask+0x6cc>)
				uint16_t passMsg = MSG_SCOPE_DATA_SENT;
 8002dba:	2414      	movs	r4, #20
				xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	f04f 32ff 	mov.w	r2, #4294967295
 8002dc2:	f10d 011e 	add.w	r1, sp, #30
 8002dc6:	6800      	ldr	r0, [r0, #0]
				uint16_t passMsg = MSG_SCOPE_DATA_SENT;
 8002dc8:	f8ad 401e 	strh.w	r4, [sp, #30]
				xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8002dcc:	f009 fa7e 	bl	800c2cc <xQueueGenericSend>
 8002dd0:	e5ef      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_SCOPE);
 8002dd2:	4868      	ldr	r0, [pc, #416]	; (8002f74 <CommTask+0x6c4>)
 8002dd4:	f00b fe96 	bl	800eb04 <commsSendString>
			sendScopeInputs();
 8002dd8:	f7ff fc9c 	bl	8002714 <sendScopeInputs>
			break;
 8002ddc:	e5e9      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_SCOPE);
 8002dde:	4865      	ldr	r0, [pc, #404]	; (8002f74 <CommTask+0x6c4>)
 8002de0:	f00b fe90 	bl	800eb04 <commsSendString>
			sendScopeConf();
 8002de4:	f7ff fc44 	bl	8002670 <sendScopeConf>
			break;
 8002de8:	e5e3      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_COUNTER);
 8002dea:	4865      	ldr	r0, [pc, #404]	; (8002f80 <CommTask+0x6d0>)
 8002dec:	f00b fe8a 	bl	800eb04 <commsSendString>
			if(counter.state==COUNTER_ETR){
 8002df0:	f897 33b8 	ldrb.w	r3, [r7, #952]	; 0x3b8
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	f000 80ef 	beq.w	8002fd8 <CommTask+0x728>
			}else if(counter.state==COUNTER_REF){
 8002dfa:	f897 33b8 	ldrb.w	r3, [r7, #952]	; 0x3b8
 8002dfe:	2b04      	cmp	r3, #4
 8002e00:	f000 80ab 	beq.w	8002f5a <CommTask+0x6aa>
			}else if(counter.state==COUNTER_IC){
 8002e04:	f897 33b8 	ldrb.w	r3, [r7, #952]	; 0x3b8
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	f000 80ed 	beq.w	8002fe8 <CommTask+0x738>
			}else if(counter.state==COUNTER_TI){						
 8002e0e:	f897 33b8 	ldrb.w	r3, [r7, #952]	; 0x3b8
 8002e12:	2b03      	cmp	r3, #3
 8002e14:	f47f adcd 	bne.w	80029b2 <CommTask+0x102>
				switch(counter.tiState){
 8002e18:	f897 33c9 	ldrb.w	r3, [r7, #969]	; 0x3c9
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	f000 8139 	beq.w	8003096 <CommTask+0x7e6>
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d106      	bne.n	8002e36 <CommTask+0x586>
					commsSendString(STR_CNT_TI_DATA);
 8002e28:	4856      	ldr	r0, [pc, #344]	; (8002f84 <CommTask+0x6d4>)
 8002e2a:	f00b fe6b 	bl	800eb04 <commsSendString>
					commsSendDouble(counter.counterIc.ic1freq);
 8002e2e:	ed97 0be0 	vldr	d0, [r7, #896]	; 0x380
 8002e32:	f00b fe81 	bl	800eb38 <commsSendDouble>
				counter.tiState = CLEAR;
 8002e36:	2300      	movs	r3, #0
 8002e38:	f887 33c9 	strb.w	r3, [r7, #969]	; 0x3c9
 8002e3c:	e5b9      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_COUNTER);
 8002e3e:	4850      	ldr	r0, [pc, #320]	; (8002f80 <CommTask+0x6d0>)
 8002e40:	f00b fe60 	bl	800eb04 <commsSendString>
	commsSendString("CNT_");
 8002e44:	484e      	ldr	r0, [pc, #312]	; (8002f80 <CommTask+0x6d0>)
 8002e46:	f00b fe5d 	bl	800eb04 <commsSendString>
	commsSendUint32(CNT_COUNTER_PERIPH_CLOCK);
 8002e4a:	484f      	ldr	r0, [pc, #316]	; (8002f88 <CommTask+0x6d8>)
 8002e4c:	f00b fe38 	bl	800eac0 <commsSendUint32>
	commsSendUint32(CNT_GATE_PERIPH_CLOCK);
 8002e50:	484e      	ldr	r0, [pc, #312]	; (8002f8c <CommTask+0x6dc>)
 8002e52:	f00b fe35 	bl	800eac0 <commsSendUint32>
	commsSendString(COUNTER_MODES);
 8002e56:	484e      	ldr	r0, [pc, #312]	; (8002f90 <CommTask+0x6e0>)
 8002e58:	f00b fe54 	bl	800eb04 <commsSendString>
	commsSendString(CNT_ETR_PIN);
 8002e5c:	484d      	ldr	r0, [pc, #308]	; (8002f94 <CommTask+0x6e4>)
 8002e5e:	f00b fe51 	bl	800eb04 <commsSendString>
	commsSendString(CNT_IC_CH1_PIN);
 8002e62:	484c      	ldr	r0, [pc, #304]	; (8002f94 <CommTask+0x6e4>)
 8002e64:	f00b fe4e 	bl	800eb04 <commsSendString>
	commsSendString(CNT_IC_CH2_PIN);
 8002e68:	484b      	ldr	r0, [pc, #300]	; (8002f98 <CommTask+0x6e8>)
 8002e6a:	f00b fe4b 	bl	800eb04 <commsSendString>
	commsSendString(CNT_REF1_PIN);
 8002e6e:	484b      	ldr	r0, [pc, #300]	; (8002f9c <CommTask+0x6ec>)
 8002e70:	f00b fe48 	bl	800eb04 <commsSendString>
	commsSendString(CNT_REF2_PIN);
 8002e74:	4847      	ldr	r0, [pc, #284]	; (8002f94 <CommTask+0x6e4>)
 8002e76:	f00b fe45 	bl	800eb04 <commsSendString>
	commsSendString(CNT_IC_CH1_PIN);
 8002e7a:	4846      	ldr	r0, [pc, #280]	; (8002f94 <CommTask+0x6e4>)
 8002e7c:	f00b fe42 	bl	800eb04 <commsSendString>
	commsSendString(CNT_IC_CH2_PIN);
 8002e80:	4845      	ldr	r0, [pc, #276]	; (8002f98 <CommTask+0x6e8>)
 8002e82:	f00b fe3f 	bl	800eb04 <commsSendString>
 8002e86:	e594      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_SYSTEM);
 8002e88:	4845      	ldr	r0, [pc, #276]	; (8002fa0 <CommTask+0x6f0>)
 8002e8a:	f00b fe3b 	bl	800eb04 <commsSendString>
	commsSendString("COMM");
 8002e8e:	4845      	ldr	r0, [pc, #276]	; (8002fa4 <CommTask+0x6f4>)
 8002e90:	f00b fe38 	bl	800eb04 <commsSendString>
	commsSendUint32(COMM_BUFFER_SIZE);
 8002e94:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002e98:	f00b fe12 	bl	800eac0 <commsSendUint32>
	commsSendUint32(UART_SPEED);
 8002e9c:	f44f 2061 	mov.w	r0, #921600	; 0xe1000
 8002ea0:	f00b fe0e 	bl	800eac0 <commsSendUint32>
	commsSendString(USART_TX_PIN_STR);
 8002ea4:	4840      	ldr	r0, [pc, #256]	; (8002fa8 <CommTask+0x6f8>)
 8002ea6:	f00b fe2d 	bl	800eb04 <commsSendString>
	commsSendString(USART_RX_PIN_STR);
 8002eaa:	4840      	ldr	r0, [pc, #256]	; (8002fac <CommTask+0x6fc>)
 8002eac:	f00b fe2a 	bl	800eb04 <commsSendString>
 8002eb0:	e57f      	b.n	80029b2 <CommTask+0x102>
			sendSystConf();
 8002eb2:	f7ff fb41 	bl	8002538 <sendSystConf>
			break;
 8002eb6:	e57c      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_SYSTEM);
 8002eb8:	4839      	ldr	r0, [pc, #228]	; (8002fa0 <CommTask+0x6f0>)
 8002eba:	f00b fe23 	bl	800eb04 <commsSendString>
	commsSendString("VER_");
 8002ebe:	483c      	ldr	r0, [pc, #240]	; (8002fb0 <CommTask+0x700>)
 8002ec0:	f00b fe20 	bl	800eb04 <commsSendString>
	commsSendString("LEO FW"); 	//12
 8002ec4:	483b      	ldr	r0, [pc, #236]	; (8002fb4 <CommTask+0x704>)
 8002ec6:	f00b fe1d 	bl	800eb04 <commsSendString>
	commsSendString(FW_VERSION); 			//4
 8002eca:	483b      	ldr	r0, [pc, #236]	; (8002fb8 <CommTask+0x708>)
 8002ecc:	f00b fe1a 	bl	800eb04 <commsSendString>
	commsSendString(BUILD);						//4
 8002ed0:	483a      	ldr	r0, [pc, #232]	; (8002fbc <CommTask+0x70c>)
 8002ed2:	f00b fe17 	bl	800eb04 <commsSendString>
	commsSendString("FreeRTOS");			//8	
 8002ed6:	483a      	ldr	r0, [pc, #232]	; (8002fc0 <CommTask+0x710>)
 8002ed8:	f00b fe14 	bl	800eb04 <commsSendString>
	commsSendString(tskKERNEL_VERSION_NUMBER);//6
 8002edc:	4839      	ldr	r0, [pc, #228]	; (8002fc4 <CommTask+0x714>)
 8002ede:	f00b fe11 	bl	800eb04 <commsSendString>
	commsSendString("ST HAL");				//6
 8002ee2:	4839      	ldr	r0, [pc, #228]	; (8002fc8 <CommTask+0x718>)
 8002ee4:	f00b fe0e 	bl	800eb04 <commsSendString>
	commsSend('V');
 8002ee8:	2056      	movs	r0, #86	; 0x56
 8002eea:	f00b fde7 	bl	800eabc <commsSend>
	commsSend((HAL_GetHalVersion()>>24)+48);
 8002eee:	f002 faf5 	bl	80054dc <HAL_GetHalVersion>
 8002ef2:	0e00      	lsrs	r0, r0, #24
 8002ef4:	3030      	adds	r0, #48	; 0x30
 8002ef6:	b2c0      	uxtb	r0, r0
 8002ef8:	f00b fde0 	bl	800eabc <commsSend>
	commsSend('.');
 8002efc:	202e      	movs	r0, #46	; 0x2e
 8002efe:	f00b fddd 	bl	800eabc <commsSend>
	commsSend((HAL_GetHalVersion()>>16)+48);
 8002f02:	f002 faeb 	bl	80054dc <HAL_GetHalVersion>
 8002f06:	0c00      	lsrs	r0, r0, #16
 8002f08:	3030      	adds	r0, #48	; 0x30
 8002f0a:	b2c0      	uxtb	r0, r0
 8002f0c:	f00b fdd6 	bl	800eabc <commsSend>
	commsSend('.');
 8002f10:	202e      	movs	r0, #46	; 0x2e
 8002f12:	f00b fdd3 	bl	800eabc <commsSend>
	commsSend((HAL_GetHalVersion()>>8)+48); //6
 8002f16:	f002 fae1 	bl	80054dc <HAL_GetHalVersion>
 8002f1a:	0a00      	lsrs	r0, r0, #8
 8002f1c:	3030      	adds	r0, #48	; 0x30
 8002f1e:	b2c0      	uxtb	r0, r0
 8002f20:	f00b fdcc 	bl	800eabc <commsSend>
 8002f24:	e545      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_SYSTEM);
 8002f26:	481e      	ldr	r0, [pc, #120]	; (8002fa0 <CommTask+0x6f0>)
 8002f28:	f00b fdec 	bl	800eb04 <commsSendString>
			commsSendString(IDN_STRING);
 8002f2c:	4827      	ldr	r0, [pc, #156]	; (8002fcc <CommTask+0x71c>)
 8002f2e:	f00b fde9 	bl	800eb04 <commsSendString>
			break;
 8002f32:	e53e      	b.n	80029b2 <CommTask+0x102>
			commsSendString(STR_SYSTEM);
 8002f34:	481a      	ldr	r0, [pc, #104]	; (8002fa0 <CommTask+0x6f0>)
 8002f36:	f00b fde5 	bl	800eb04 <commsSendString>
			commsSendUint32(message);
 8002f3a:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 8002f3e:	f00b fdbf 	bl	800eac0 <commsSendUint32>
 8002f42:	e536      	b.n	80029b2 <CommTask+0x102>
				commsSendString(STR_LOG_ANLYS_TRIGGER_POINTER);	
 8002f44:	4822      	ldr	r0, [pc, #136]	; (8002fd0 <CommTask+0x720>)
 8002f46:	f00b fddd 	bl	800eb04 <commsSendString>
				commsSendUint32(logAnlys.triggerPointer);
 8002f4a:	f8da 0000 	ldr.w	r0, [sl]
 8002f4e:	f00b fdb7 	bl	800eac0 <commsSendUint32>
				logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 8002f52:	2301      	movs	r3, #1
 8002f54:	f88a 3017 	strb.w	r3, [sl, #23]
 8002f58:	e5e2      	b.n	8002b20 <CommTask+0x270>
				if(counter.refWarning == COUNTER_REF_SEND_DATA){
 8002f5a:	f897 33c5 	ldrb.w	r3, [r7, #965]	; 0x3c5
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d16e      	bne.n	8003040 <CommTask+0x790>
					commsSendString(STR_CNT_REF_DATA);
 8002f62:	481c      	ldr	r0, [pc, #112]	; (8002fd4 <CommTask+0x724>)
 8002f64:	f00b fdce 	bl	800eb04 <commsSendString>
					commsSendDouble(counter.counterEtr.freq);
 8002f68:	ed97 0bec 	vldr	d0, [r7, #944]	; 0x3b0
 8002f6c:	f00b fde4 	bl	800eb38 <commsSendDouble>
 8002f70:	e51f      	b.n	80029b2 <CommTask+0x102>
 8002f72:	bf00      	nop
 8002f74:	08014bf8 	.word	0x08014bf8
 8002f78:	08014c00 	.word	0x08014c00
 8002f7c:	20007048 	.word	0x20007048
 8002f80:	08014cd4 	.word	0x08014cd4
 8002f84:	08014c68 	.word	0x08014c68
 8002f88:	08954400 	.word	0x08954400
 8002f8c:	044aa200 	.word	0x044aa200
 8002f90:	08014cdc 	.word	0x08014cdc
 8002f94:	08014ce8 	.word	0x08014ce8
 8002f98:	08014cec 	.word	0x08014cec
 8002f9c:	08014cf0 	.word	0x08014cf0
 8002fa0:	08014dc4 	.word	0x08014dc4
 8002fa4:	08014ccc 	.word	0x08014ccc
 8002fa8:	08014e30 	.word	0x08014e30
 8002fac:	08014e38 	.word	0x08014e38
 8002fb0:	08014e40 	.word	0x08014e40
 8002fb4:	08014e48 	.word	0x08014e48
 8002fb8:	08014e04 	.word	0x08014e04
 8002fbc:	08014e50 	.word	0x08014e50
 8002fc0:	08014e58 	.word	0x08014e58
 8002fc4:	08014e18 	.word	0x08014e18
 8002fc8:	08014e64 	.word	0x08014e64
 8002fcc:	08014dd4 	.word	0x08014dd4
 8002fd0:	08014c88 	.word	0x08014c88
 8002fd4:	08014c30 	.word	0x08014c30
				commsSendString(STR_CNT_ETR_DATA);
 8002fd8:	4831      	ldr	r0, [pc, #196]	; (80030a0 <CommTask+0x7f0>)
 8002fda:	f00b fd93 	bl	800eb04 <commsSendString>
				commsSendDouble(counter.counterEtr.freq);
 8002fde:	ed97 0bec 	vldr	d0, [r7, #944]	; 0x3b0
 8002fe2:	f00b fda9 	bl	800eb38 <commsSendDouble>
 8002fe6:	e4e4      	b.n	80029b2 <CommTask+0x102>
				if(counter.icDutyCycle==DUTY_CYCLE_DISABLED){
 8002fe8:	f897 33c8 	ldrb.w	r3, [r7, #968]	; 0x3c8
 8002fec:	bb63      	cbnz	r3, 8003048 <CommTask+0x798>
					if(counter.icChannel1==COUNTER_IRQ_IC){												
 8002fee:	f897 33c6 	ldrb.w	r3, [r7, #966]	; 0x3c6
 8002ff2:	b94b      	cbnz	r3, 8003008 <CommTask+0x758>
						commsSendString(STR_CNT_IC1_DATA);
 8002ff4:	482b      	ldr	r0, [pc, #172]	; (80030a4 <CommTask+0x7f4>)
 8002ff6:	f00b fd85 	bl	800eb04 <commsSendString>
						commsSendDouble(counter.counterIc.ic1freq);
 8002ffa:	ed97 0be0 	vldr	d0, [r7, #896]	; 0x380
 8002ffe:	f00b fd9b 	bl	800eb38 <commsSendDouble>
						counter.icChannel1=COUNTER_IRQ_IC_PASS;
 8003002:	2301      	movs	r3, #1
 8003004:	f887 33c6 	strb.w	r3, [r7, #966]	; 0x3c6
					if(counter.icChannel2==COUNTER_IRQ_IC){							
 8003008:	f897 33c7 	ldrb.w	r3, [r7, #967]	; 0x3c7
 800300c:	2b00      	cmp	r3, #0
 800300e:	f47f acd0 	bne.w	80029b2 <CommTask+0x102>
						commsSendString(STR_CNT_IC2_DATA);	
 8003012:	4825      	ldr	r0, [pc, #148]	; (80030a8 <CommTask+0x7f8>)
 8003014:	f00b fd76 	bl	800eb04 <commsSendString>
						commsSendDouble(counter.counterIc.ic2freq);
 8003018:	ed97 0be2 	vldr	d0, [r7, #904]	; 0x388
 800301c:	f00b fd8c 	bl	800eb38 <commsSendDouble>
						counter.icChannel2=COUNTER_IRQ_IC_PASS;
 8003020:	2301      	movs	r3, #1
 8003022:	f887 33c7 	strb.w	r3, [r7, #967]	; 0x3c7
 8003026:	e4c4      	b.n	80029b2 <CommTask+0x102>
						commsSendBuff(pointer, dataLenSecond);
 8003028:	4628      	mov	r0, r5
 800302a:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 800302e:	f00b fd5f 	bl	800eaf0 <commsSendBuff>
 8003032:	e665      	b.n	8002d00 <CommTask+0x450>
						commsSendBuff(pointer + j, dataLenFirst);
 8003034:	9b00      	ldr	r3, [sp, #0]
 8003036:	9905      	ldr	r1, [sp, #20]
 8003038:	18e8      	adds	r0, r5, r3
 800303a:	f00b fd59 	bl	800eaf0 <commsSendBuff>
 800303e:	e659      	b.n	8002cf4 <CommTask+0x444>
					commsSendString(STR_CNT_REF_WARN);
 8003040:	481a      	ldr	r0, [pc, #104]	; (80030ac <CommTask+0x7fc>)
 8003042:	f00b fd5f 	bl	800eb04 <commsSendString>
 8003046:	e4b4      	b.n	80029b2 <CommTask+0x102>
					commsSendString(STR_CNT_DUTY_CYCLE);
 8003048:	4819      	ldr	r0, [pc, #100]	; (80030b0 <CommTask+0x800>)
 800304a:	f00b fd5b 	bl	800eb04 <commsSendString>
					commsSendDouble(counter.counterIc.ic1freq);
 800304e:	ed97 0be0 	vldr	d0, [r7, #896]	; 0x380
 8003052:	f00b fd71 	bl	800eb38 <commsSendDouble>
					commsSendString(STR_CNT_PULSE_WIDTH);
 8003056:	4817      	ldr	r0, [pc, #92]	; (80030b4 <CommTask+0x804>)
 8003058:	f00b fd54 	bl	800eb04 <commsSendString>
					commsSendDouble(counter.counterIc.ic2freq);
 800305c:	ed97 0be2 	vldr	d0, [r7, #904]	; 0x388
 8003060:	f00b fd6a 	bl	800eb38 <commsSendDouble>
 8003064:	e4a5      	b.n	80029b2 <CommTask+0x102>
					dataLenSecond=0;
 8003066:	2300      	movs	r3, #0
 8003068:	9302      	str	r3, [sp, #8]
 800306a:	e638      	b.n	8002cde <CommTask+0x42e>
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))+oneChanMemSize)%oneChanMemSize;
 800306c:	f001 fe1c 	bl	8004ca8 <getTriggerIndex>
 8003070:	4681      	mov	r9, r0
 8003072:	f001 fe1f 	bl	8004cb4 <getSamples>
 8003076:	9000      	str	r0, [sp, #0]
 8003078:	f001 fe28 	bl	8004ccc <getPretrigger>
 800307c:	9a00      	ldr	r2, [sp, #0]
 800307e:	eb09 0305 	add.w	r3, r9, r5
 8003082:	fb02 f200 	mul.w	r2, r2, r0
 8003086:	eba3 4312 	sub.w	r3, r3, r2, lsr #16
 800308a:	fbb3 f2f5 	udiv	r2, r3, r5
 800308e:	fb05 3312 	mls	r3, r5, r2, r3
 8003092:	9300      	str	r3, [sp, #0]
 8003094:	e608      	b.n	8002ca8 <CommTask+0x3f8>
					commsSendString(STR_CNT_TI_TIMEOUT);
 8003096:	4808      	ldr	r0, [pc, #32]	; (80030b8 <CommTask+0x808>)
 8003098:	f00b fd34 	bl	800eb04 <commsSendString>
					break;
 800309c:	e6cb      	b.n	8002e36 <CommTask+0x586>
 800309e:	bf00      	nop
 80030a0:	08014c28 	.word	0x08014c28
 80030a4:	08014c40 	.word	0x08014c40
 80030a8:	08014c48 	.word	0x08014c48
 80030ac:	08014c38 	.word	0x08014c38
 80030b0:	08014c50 	.word	0x08014c50
 80030b4:	08014c58 	.word	0x08014c58
 80030b8:	08014c60 	.word	0x08014c60
 80030bc:	00000000 	.word	0x00000000

080030c0 <CounterTask>:
 * 				Task is getting messages from other tasks and takes care about counter functions.
 * @param  Task handler, parameters pointer
 * @retval None
 */
void CounterTask(void const *argument)
{
 80030c0:	b500      	push	{lr}
 80030c2:	b083      	sub	sp, #12
	uint16_t message = 0xFFFF;
 80030c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
	counterMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 80030c8:	2200      	movs	r2, #0
 80030ca:	2102      	movs	r1, #2
 80030cc:	201e      	movs	r0, #30
	uint16_t message = 0xFFFF;
 80030ce:	f8ad 3006 	strh.w	r3, [sp, #6]
	counterMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 80030d2:	f009 f8b7 	bl	800c244 <xQueueGenericCreate>
 80030d6:	4e92      	ldr	r6, [pc, #584]	; (8003320 <CounterTask+0x260>)
	counterMutex = xSemaphoreCreateRecursiveMutex();
 80030d8:	4c92      	ldr	r4, [pc, #584]	; (8003324 <CounterTask+0x264>)
	counterMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 80030da:	6030      	str	r0, [r6, #0]
	counterMutex = xSemaphoreCreateRecursiveMutex();
 80030dc:	2004      	movs	r0, #4
 80030de:	f009 fab3 	bl	800c648 <xQueueCreateMutex>

	if(counterMessageQueue == 0){
 80030e2:	6833      	ldr	r3, [r6, #0]
	counterMutex = xSemaphoreCreateRecursiveMutex();
 80030e4:	6020      	str	r0, [r4, #0]
	if(counterMessageQueue == 0){
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f000 8103 	beq.w	80032f2 <CounterTask+0x232>
		break;
	case 500: 													/* ----	gate time 00.50 second */
		TIM_ARR_PSC_Config(0.5);
		break;
	case 1000: 													/* ----	gate time 01.00 second */
		TIM_ARR_PSC_Config(1);
 80030ec:	ed9f cb82 	vldr	d12, [pc, #520]	; 80032f8 <CounterTask+0x238>
		break;
	case 5000: 													/* ----	gate time 05.00 second */
		TIM_ARR_PSC_Config(5);
 80030f0:	ed9f bb83 	vldr	d11, [pc, #524]	; 8003300 <CounterTask+0x240>
		break;
	case 10000: 												/* max. gate time 10.00 second */
		TIM_ARR_PSC_Config(10);
 80030f4:	ed9f ab84 	vldr	d10, [pc, #528]	; 8003308 <CounterTask+0x248>
		TIM_ARR_PSC_Config(0.1);
 80030f8:	ed9f 9b85 	vldr	d9, [pc, #532]	; 8003310 <CounterTask+0x250>
		TIM_ARR_PSC_Config(0.5);
 80030fc:	ed9f 8b86 	vldr	d8, [pc, #536]	; 8003318 <CounterTask+0x258>
 8003100:	4d89      	ldr	r5, [pc, #548]	; (8003328 <CounterTask+0x268>)
		xQueueReceive(counterMessageQueue, &message, portMAX_DELAY);
 8003102:	4618      	mov	r0, r3
 8003104:	f04f 32ff 	mov.w	r2, #4294967295
 8003108:	2300      	movs	r3, #0
 800310a:	f10d 0106 	add.w	r1, sp, #6
 800310e:	f009 fb85 	bl	800c81c <xQueueGenericReceive>
		xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 8003112:	f04f 31ff 	mov.w	r1, #4294967295
 8003116:	6820      	ldr	r0, [r4, #0]
 8003118:	f009 fd08 	bl	800cb2c <xQueueTakeMutexRecursive>
		switch(message){
 800311c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003120:	3b06      	subs	r3, #6
 8003122:	2b07      	cmp	r3, #7
 8003124:	d81a      	bhi.n	800315c <CounterTask+0x9c>
 8003126:	e8df f003 	tbb	[pc, r3]
 800312a:	394b      	.short	0x394b
 800312c:	27304254 	.word	0x27304254
 8003130:	041e      	.short	0x041e
			counterGateConfig(counter.counterEtr.gateTime);
 8003132:	f8b5 33ac 	ldrh.w	r3, [r5, #940]	; 0x3ac
 8003136:	b29b      	uxth	r3, r3
	switch(gateTime){
 8003138:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800313c:	f000 80c4 	beq.w	80032c8 <CounterTask+0x208>
 8003140:	f200 80b2 	bhi.w	80032a8 <CounterTask+0x1e8>
 8003144:	2b64      	cmp	r3, #100	; 0x64
 8003146:	f000 80cd 	beq.w	80032e4 <CounterTask+0x224>
 800314a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800314e:	d105      	bne.n	800315c <CounterTask+0x9c>
		TIM_ARR_PSC_Config(0.5);
 8003150:	eeb0 0a48 	vmov.f32	s0, s16
 8003154:	eef0 0a68 	vmov.f32	s1, s17
 8003158:	f00d fb32 	bl	80107c0 <TIM_ARR_PSC_Config>
		xSemaphoreGiveRecursive(counterMutex);
 800315c:	6820      	ldr	r0, [r4, #0]
 800315e:	f009 faa7 	bl	800c6b0 <xQueueGiveMutexRecursive>
 8003162:	6833      	ldr	r3, [r6, #0]
		xQueueReceive(counterMessageQueue, &message, portMAX_DELAY);
 8003164:	e7cd      	b.n	8003102 <CounterTask+0x42>
	switch(counter.state){
 8003166:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800316a:	3b01      	subs	r3, #1
 800316c:	2b03      	cmp	r3, #3
 800316e:	d8f5      	bhi.n	800315c <CounterTask+0x9c>
 8003170:	e8df f003 	tbb	[pc, r3]
 8003174:	857c7f82 	.word	0x857c7f82
	switch(counter.state){
 8003178:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800317c:	3b01      	subs	r3, #1
 800317e:	2b03      	cmp	r3, #3
 8003180:	d8ec      	bhi.n	800315c <CounterTask+0x9c>
 8003182:	e8df f003 	tbb	[pc, r3]
 8003186:	3532      	.short	0x3532
 8003188:	3238      	.short	0x3238
	switch(counter.state){
 800318a:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800318e:	3b01      	subs	r3, #1
 8003190:	2b03      	cmp	r3, #3
 8003192:	d8e3      	bhi.n	800315c <CounterTask+0x9c>
 8003194:	e8df f003 	tbb	[pc, r3]
 8003198:	26564b26 	.word	0x26564b26
	switch(counter.state){
 800319c:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 80031a0:	3b01      	subs	r3, #1
 80031a2:	2b03      	cmp	r3, #3
 80031a4:	d82c      	bhi.n	8003200 <CounterTask+0x140>
 80031a6:	e8df f003 	tbb	[pc, r3]
 80031aa:	6d73      	.short	0x6d73
 80031ac:	7029      	.short	0x7029
 80031ae:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 80031b2:	3b01      	subs	r3, #1
 80031b4:	2b03      	cmp	r3, #3
 80031b6:	d83f      	bhi.n	8003238 <CounterTask+0x178>
 80031b8:	e8df f003 	tbb	[pc, r3]
 80031bc:	703c6d73 	.word	0x703c6d73
 80031c0:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 80031c4:	3b01      	subs	r3, #1
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	d822      	bhi.n	8003210 <CounterTask+0x150>
 80031ca:	e8df f003 	tbb	[pc, r3]
 80031ce:	272d      	.short	0x272d
 80031d0:	2a1f      	.short	0x2a1f
 80031d2:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 80031d6:	3b01      	subs	r3, #1
 80031d8:	2b03      	cmp	r3, #3
 80031da:	d838      	bhi.n	800324e <CounterTask+0x18e>
 80031dc:	e8df f003 	tbb	[pc, r3]
 80031e0:	40353d43 	.word	0x40353d43
		TIM_ETR_Start();
 80031e4:	f00c feee 	bl	800ffc4 <TIM_ETR_Start>
 80031e8:	e7b8      	b.n	800315c <CounterTask+0x9c>
		TIM_ETR_Stop();
 80031ea:	f00c ff17 	bl	801001c <TIM_ETR_Stop>
 80031ee:	e7b5      	b.n	800315c <CounterTask+0x9c>
		TIM_IC_Stop();
 80031f0:	f00c ff5e 	bl	80100b0 <TIM_IC_Stop>
 80031f4:	e7b2      	b.n	800315c <CounterTask+0x9c>
		TIM_TI_Stop();
 80031f6:	f00d f845 	bl	8010284 <TIM_TI_Stop>
 80031fa:	e7af      	b.n	800315c <CounterTask+0x9c>
		TIM_ti_deinit();
 80031fc:	f00c feba 	bl	800ff74 <TIM_ti_deinit>
	counter.state = COUNTER_IC;
 8003200:	2302      	movs	r3, #2
 8003202:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ic_init();
 8003206:	f00c fd4b 	bl	800fca0 <TIM_counter_ic_init>
 800320a:	e7a7      	b.n	800315c <CounterTask+0x9c>
		TIM_ti_deinit();
 800320c:	f00c feb2 	bl	800ff74 <TIM_ti_deinit>
	counter.state = COUNTER_ETR;
 8003210:	2301      	movs	r3, #1
 8003212:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_etr_init();
 8003216:	f00c fc81 	bl	800fb1c <TIM_counter_etr_init>
 800321a:	e79f      	b.n	800315c <CounterTask+0x9c>
		TIM_ic_deinit();
 800321c:	f00c fe9c 	bl	800ff58 <TIM_ic_deinit>
 8003220:	e7f6      	b.n	8003210 <CounterTask+0x150>
		TIM_ref_deinit();
 8003222:	f00c fe8b 	bl	800ff3c <TIM_ref_deinit>
 8003226:	e7f3      	b.n	8003210 <CounterTask+0x150>
		TIM_etr_deinit();
 8003228:	f00c fe7a 	bl	800ff20 <TIM_etr_deinit>
 800322c:	e7f0      	b.n	8003210 <CounterTask+0x150>
		TIM_IC_Start();
 800322e:	f00c ff0d 	bl	801004c <TIM_IC_Start>
 8003232:	e793      	b.n	800315c <CounterTask+0x9c>
		TIM_ti_deinit();
 8003234:	f00c fe9e 	bl	800ff74 <TIM_ti_deinit>
	counter.state = COUNTER_TI;
 8003238:	2303      	movs	r3, #3
 800323a:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ti_init();
 800323e:	f00c fd91 	bl	800fd64 <TIM_counter_ti_init>
 8003242:	e78b      	b.n	800315c <CounterTask+0x9c>
		TIM_TI_Start();
 8003244:	f00c ff5a 	bl	80100fc <TIM_TI_Start>
 8003248:	e788      	b.n	800315c <CounterTask+0x9c>
		TIM_ti_deinit();
 800324a:	f00c fe93 	bl	800ff74 <TIM_ti_deinit>
	counter.state = COUNTER_REF;
 800324e:	2304      	movs	r3, #4
 8003250:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ref_init();
 8003254:	f00c fcce 	bl	800fbf4 <TIM_counter_ref_init>
 8003258:	e780      	b.n	800315c <CounterTask+0x9c>
		TIM_ic_deinit();
 800325a:	f00c fe7d 	bl	800ff58 <TIM_ic_deinit>
 800325e:	e7f6      	b.n	800324e <CounterTask+0x18e>
		TIM_ref_deinit();
 8003260:	f00c fe6c 	bl	800ff3c <TIM_ref_deinit>
 8003264:	e7f3      	b.n	800324e <CounterTask+0x18e>
		TIM_etr_deinit();
 8003266:	f00c fe5b 	bl	800ff20 <TIM_etr_deinit>
 800326a:	e7f0      	b.n	800324e <CounterTask+0x18e>
		TIM_ti_deinit();
 800326c:	f00c fe82 	bl	800ff74 <TIM_ti_deinit>
 8003270:	e774      	b.n	800315c <CounterTask+0x9c>
		TIM_ic_deinit();
 8003272:	f00c fe71 	bl	800ff58 <TIM_ic_deinit>
 8003276:	e771      	b.n	800315c <CounterTask+0x9c>
		TIM_etr_deinit();
 8003278:	f00c fe52 	bl	800ff20 <TIM_etr_deinit>
 800327c:	e76e      	b.n	800315c <CounterTask+0x9c>
		TIM_ref_deinit();
 800327e:	f00c fe5d 	bl	800ff3c <TIM_ref_deinit>
 8003282:	e76b      	b.n	800315c <CounterTask+0x9c>
		TIM_ic_deinit();
 8003284:	f00c fe68 	bl	800ff58 <TIM_ic_deinit>
 8003288:	e7ba      	b.n	8003200 <CounterTask+0x140>
		TIM_ref_deinit();
 800328a:	f00c fe57 	bl	800ff3c <TIM_ref_deinit>
 800328e:	e7b7      	b.n	8003200 <CounterTask+0x140>
		TIM_etr_deinit();
 8003290:	f00c fe46 	bl	800ff20 <TIM_etr_deinit>
 8003294:	e7b4      	b.n	8003200 <CounterTask+0x140>
		TIM_ic_deinit();
 8003296:	f00c fe5f 	bl	800ff58 <TIM_ic_deinit>
 800329a:	e7cd      	b.n	8003238 <CounterTask+0x178>
		TIM_ref_deinit();
 800329c:	f00c fe4e 	bl	800ff3c <TIM_ref_deinit>
 80032a0:	e7ca      	b.n	8003238 <CounterTask+0x178>
		TIM_etr_deinit();
 80032a2:	f00c fe3d 	bl	800ff20 <TIM_etr_deinit>
 80032a6:	e7c7      	b.n	8003238 <CounterTask+0x178>
	switch(gateTime){
 80032a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d012      	beq.n	80032d6 <CounterTask+0x216>
 80032b0:	f242 7210 	movw	r2, #10000	; 0x2710
 80032b4:	4293      	cmp	r3, r2
 80032b6:	f47f af51 	bne.w	800315c <CounterTask+0x9c>
		TIM_ARR_PSC_Config(10);
 80032ba:	eeb0 0a4a 	vmov.f32	s0, s20
 80032be:	eef0 0a6a 	vmov.f32	s1, s21
 80032c2:	f00d fa7d 	bl	80107c0 <TIM_ARR_PSC_Config>
 80032c6:	e749      	b.n	800315c <CounterTask+0x9c>
		TIM_ARR_PSC_Config(1);
 80032c8:	eeb0 0a4c 	vmov.f32	s0, s24
 80032cc:	eef0 0a6c 	vmov.f32	s1, s25
 80032d0:	f00d fa76 	bl	80107c0 <TIM_ARR_PSC_Config>
 80032d4:	e742      	b.n	800315c <CounterTask+0x9c>
		TIM_ARR_PSC_Config(5);
 80032d6:	eeb0 0a4b 	vmov.f32	s0, s22
 80032da:	eef0 0a6b 	vmov.f32	s1, s23
 80032de:	f00d fa6f 	bl	80107c0 <TIM_ARR_PSC_Config>
 80032e2:	e73b      	b.n	800315c <CounterTask+0x9c>
		TIM_ARR_PSC_Config(0.1);
 80032e4:	eeb0 0a49 	vmov.f32	s0, s18
 80032e8:	eef0 0a69 	vmov.f32	s1, s19
 80032ec:	f00d fa68 	bl	80107c0 <TIM_ARR_PSC_Config>
 80032f0:	e734      	b.n	800315c <CounterTask+0x9c>
 80032f2:	e7fe      	b.n	80032f2 <CounterTask+0x232>
 80032f4:	f3af 8000 	nop.w
 80032f8:	00000000 	.word	0x00000000
 80032fc:	3ff00000 	.word	0x3ff00000
 8003300:	00000000 	.word	0x00000000
 8003304:	40140000 	.word	0x40140000
 8003308:	00000000 	.word	0x00000000
 800330c:	40240000 	.word	0x40240000
 8003310:	9999999a 	.word	0x9999999a
 8003314:	3fb99999 	.word	0x3fb99999
 8003318:	00000000 	.word	0x00000000
 800331c:	3fe00000 	.word	0x3fe00000
 8003320:	20004cc4 	.word	0x20004cc4
 8003324:	20005098 	.word	0x20005098
 8003328:	20004cc8 	.word	0x20004cc8

0800332c <counterSetMode>:
void counterSetMode(uint8_t mode){
 800332c:	b500      	push	{lr}
 800332e:	b083      	sub	sp, #12
	switch(mode){
 8003330:	2803      	cmp	r0, #3
 8003332:	d80e      	bhi.n	8003352 <counterSetMode+0x26>
 8003334:	e8df f000 	tbb	[pc, r0]
 8003338:	02101316 	.word	0x02101316
		passMsg = MSG_CNT_SET_REFERENCE_MODE;
 800333c:	a902      	add	r1, sp, #8
 800333e:	2308      	movs	r3, #8
		passMsg = MSG_CNT_SET_INTERVAL_MODE;
 8003340:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003344:	4b09      	ldr	r3, [pc, #36]	; (800336c <counterSetMode+0x40>)
 8003346:	f04f 32ff 	mov.w	r2, #4294967295
 800334a:	6818      	ldr	r0, [r3, #0]
 800334c:	2300      	movs	r3, #0
 800334e:	f008 ffbd 	bl	800c2cc <xQueueGenericSend>
}
 8003352:	b003      	add	sp, #12
 8003354:	f85d fb04 	ldr.w	pc, [sp], #4
		passMsg = MSG_CNT_SET_INTERVAL_MODE;
 8003358:	a902      	add	r1, sp, #8
 800335a:	2309      	movs	r3, #9
 800335c:	e7f0      	b.n	8003340 <counterSetMode+0x14>
		passMsg = MSG_CNT_SET_RECIPROCAL_MODE;
 800335e:	a902      	add	r1, sp, #8
 8003360:	2307      	movs	r3, #7
 8003362:	e7ed      	b.n	8003340 <counterSetMode+0x14>
		passMsg = MSG_CNT_SET_DIRECT_MODE;
 8003364:	a902      	add	r1, sp, #8
 8003366:	2306      	movs	r3, #6
 8003368:	e7ea      	b.n	8003340 <counterSetMode+0x14>
 800336a:	bf00      	nop
 800336c:	20004cc4 	.word	0x20004cc4

08003370 <counterSendStart>:
void counterSendStart(void){	
 8003370:	b530      	push	{r4, r5, lr}
 8003372:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_CNT_START;
 8003374:	a902      	add	r1, sp, #8
 8003376:	230a      	movs	r3, #10
 8003378:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 800337c:	4b06      	ldr	r3, [pc, #24]	; (8003398 <counterSendStart+0x28>)
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800337e:	4d07      	ldr	r5, [pc, #28]	; (800339c <counterSendStart+0x2c>)
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003380:	6818      	ldr	r0, [r3, #0]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003382:	2400      	movs	r4, #0
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003384:	4623      	mov	r3, r4
 8003386:	f04f 32ff 	mov.w	r2, #4294967295
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800338a:	f885 43c4 	strb.w	r4, [r5, #964]	; 0x3c4
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 800338e:	f008 ff9d 	bl	800c2cc <xQueueGenericSend>
}
 8003392:	b003      	add	sp, #12
 8003394:	bd30      	pop	{r4, r5, pc}
 8003396:	bf00      	nop
 8003398:	20004cc4 	.word	0x20004cc4
 800339c:	20004cc8 	.word	0x20004cc8

080033a0 <counterSendStop>:
void counterSendStop(void){	
 80033a0:	b500      	push	{lr}
 80033a2:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_CNT_STOP;
 80033a4:	a902      	add	r1, sp, #8
 80033a6:	230b      	movs	r3, #11
 80033a8:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80033ac:	4b04      	ldr	r3, [pc, #16]	; (80033c0 <counterSendStop+0x20>)
 80033ae:	f04f 32ff 	mov.w	r2, #4294967295
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	2300      	movs	r3, #0
 80033b6:	f008 ff89 	bl	800c2cc <xQueueGenericSend>
}
 80033ba:	b003      	add	sp, #12
 80033bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80033c0:	20004cc4 	.word	0x20004cc4

080033c4 <counterDeinit>:
void counterDeinit(void){
 80033c4:	b500      	push	{lr}
 80033c6:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_CNT_DEINIT;
 80033c8:	a902      	add	r1, sp, #8
 80033ca:	230c      	movs	r3, #12
 80033cc:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80033d0:	4b04      	ldr	r3, [pc, #16]	; (80033e4 <counterDeinit+0x20>)
 80033d2:	f04f 32ff 	mov.w	r2, #4294967295
 80033d6:	6818      	ldr	r0, [r3, #0]
 80033d8:	2300      	movs	r3, #0
 80033da:	f008 ff77 	bl	800c2cc <xQueueGenericSend>
}
 80033de:	b003      	add	sp, #12
 80033e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80033e4:	20004cc4 	.word	0x20004cc4

080033e8 <counterSetEtrGate>:
void counterSetEtrGate(uint16_t gateTime){
 80033e8:	b510      	push	{r4, lr}
 80033ea:	b082      	sub	sp, #8
	uint16_t passMsg = MSG_CNT_SET_GATE_TIME;
 80033ec:	a902      	add	r1, sp, #8
 80033ee:	230d      	movs	r3, #13
 80033f0:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80033f4:	4c06      	ldr	r4, [pc, #24]	; (8003410 <counterSetEtrGate+0x28>)
	counter.counterEtr.gateTime = gateTime;
 80033f6:	4b07      	ldr	r3, [pc, #28]	; (8003414 <counterSetEtrGate+0x2c>)
void counterSetEtrGate(uint16_t gateTime){
 80033f8:	4602      	mov	r2, r0
	counter.counterEtr.gateTime = gateTime;
 80033fa:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80033fe:	6820      	ldr	r0, [r4, #0]
 8003400:	2300      	movs	r3, #0
 8003402:	f04f 32ff 	mov.w	r2, #4294967295
 8003406:	f008 ff61 	bl	800c2cc <xQueueGenericSend>
}
 800340a:	b002      	add	sp, #8
 800340c:	bd10      	pop	{r4, pc}
 800340e:	bf00      	nop
 8003410:	20004cc4 	.word	0x20004cc4
 8003414:	20004cc8 	.word	0x20004cc8

08003418 <counterSetRefSampleCount>:
void counterSetRefSampleCount(uint32_t sampleCount){
 8003418:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 800341a:	4d09      	ldr	r5, [pc, #36]	; (8003440 <counterSetRefSampleCount+0x28>)
void counterSetRefSampleCount(uint32_t sampleCount){
 800341c:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 800341e:	f04f 31ff 	mov.w	r1, #4294967295
 8003422:	6828      	ldr	r0, [r5, #0]
 8003424:	f009 fb82 	bl	800cb2c <xQueueTakeMutexRecursive>
	counter.counterEtr.refBuffer = sampleCount;
 8003428:	4b06      	ldr	r3, [pc, #24]	; (8003444 <counterSetRefSampleCount+0x2c>)
	xSemaphoreGiveRecursive(counterMutex);
 800342a:	6828      	ldr	r0, [r5, #0]
	counter.counterEtr.refBuffer = sampleCount;
 800342c:	f8c3 43a8 	str.w	r4, [r3, #936]	; 0x3a8
	xSemaphoreGiveRecursive(counterMutex);
 8003430:	f009 f93e 	bl	800c6b0 <xQueueGiveMutexRecursive>
	TIM_REF_Reconfig_cnt(sampleCount);
 8003434:	4620      	mov	r0, r4
}
 8003436:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	TIM_REF_Reconfig_cnt(sampleCount);
 800343a:	f00d ba13 	b.w	8010864 <TIM_REF_Reconfig_cnt>
 800343e:	bf00      	nop
 8003440:	20005098 	.word	0x20005098
 8003444:	20004cc8 	.word	0x20004cc8

08003448 <counterSetIc1SampleCount>:
void counterSetIc1SampleCount(uint16_t buffer){
 8003448:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 800344a:	4d0b      	ldr	r5, [pc, #44]	; (8003478 <counterSetIc1SampleCount+0x30>)
void counterSetIc1SampleCount(uint16_t buffer){
 800344c:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 800344e:	f04f 31ff 	mov.w	r1, #4294967295
 8003452:	6828      	ldr	r0, [r5, #0]
 8003454:	f009 fb6a 	bl	800cb2c <xQueueTakeMutexRecursive>
	counter.counterIc.ic1BufferSize = buffer + 1;						 // PC app sends number of samples but IC needs the number of edges, therefore "buffer + 1";
 8003458:	3401      	adds	r4, #1
 800345a:	4b08      	ldr	r3, [pc, #32]	; (800347c <counterSetIc1SampleCount+0x34>)
	DMA_Restart(&hdma_tim2_ch1);	
 800345c:	4808      	ldr	r0, [pc, #32]	; (8003480 <counterSetIc1SampleCount+0x38>)
	counter.counterIc.ic1BufferSize = buffer + 1;						 // PC app sends number of samples but IC needs the number of edges, therefore "buffer + 1";
 800345e:	b2a4      	uxth	r4, r4
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003460:	2200      	movs	r2, #0
	counter.counterIc.ic1BufferSize = buffer + 1;						 // PC app sends number of samples but IC needs the number of edges, therefore "buffer + 1";
 8003462:	80dc      	strh	r4, [r3, #6]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003464:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	DMA_Restart(&hdma_tim2_ch1);	
 8003468:	f00d fa68 	bl	801093c <DMA_Restart>
	xSemaphoreGiveRecursive(counterMutex);
 800346c:	6828      	ldr	r0, [r5, #0]
}
 800346e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(counterMutex);
 8003472:	f009 b91d 	b.w	800c6b0 <xQueueGiveMutexRecursive>
 8003476:	bf00      	nop
 8003478:	20005098 	.word	0x20005098
 800347c:	20004cc8 	.word	0x20004cc8
 8003480:	2000ea40 	.word	0x2000ea40

08003484 <counterSetIc2SampleCount>:
void counterSetIc2SampleCount(uint16_t buffer){
 8003484:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 8003486:	4d0b      	ldr	r5, [pc, #44]	; (80034b4 <counterSetIc2SampleCount+0x30>)
void counterSetIc2SampleCount(uint16_t buffer){
 8003488:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 800348a:	f04f 31ff 	mov.w	r1, #4294967295
 800348e:	6828      	ldr	r0, [r5, #0]
 8003490:	f009 fb4c 	bl	800cb2c <xQueueTakeMutexRecursive>
	counter.counterIc.ic2BufferSize = buffer + 1;	
 8003494:	3401      	adds	r4, #1
 8003496:	4b08      	ldr	r3, [pc, #32]	; (80034b8 <counterSetIc2SampleCount+0x34>)
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 8003498:	4808      	ldr	r0, [pc, #32]	; (80034bc <counterSetIc2SampleCount+0x38>)
	counter.counterIc.ic2BufferSize = buffer + 1;	
 800349a:	b2a4      	uxth	r4, r4
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800349c:	2200      	movs	r2, #0
	counter.counterIc.ic2BufferSize = buffer + 1;	
 800349e:	811c      	strh	r4, [r3, #8]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80034a0:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 80034a4:	f00d fa4a 	bl	801093c <DMA_Restart>
	xSemaphoreGiveRecursive(counterMutex);
 80034a8:	6828      	ldr	r0, [r5, #0]
}
 80034aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(counterMutex);
 80034ae:	f009 b8ff 	b.w	800c6b0 <xQueueGiveMutexRecursive>
 80034b2:	bf00      	nop
 80034b4:	20005098 	.word	0x20005098
 80034b8:	20004cc8 	.word	0x20004cc8
 80034bc:	2000eb08 	.word	0x2000eb08

080034c0 <counterSetIc1Prescaler>:
void counterSetIc1Prescaler(uint16_t presc){
 80034c0:	b508      	push	{r3, lr}
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80034c2:	4b06      	ldr	r3, [pc, #24]	; (80034dc <counterSetIc1Prescaler+0x1c>)
	TIM_IC1_PSC_Config(presc);
 80034c4:	b2c0      	uxtb	r0, r0
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	TIM_IC1_PSC_Config(presc);
 80034cc:	f00d f8b8 	bl	8010640 <TIM_IC1_PSC_Config>
	DMA_Restart(&hdma_tim2_ch1);
 80034d0:	4803      	ldr	r0, [pc, #12]	; (80034e0 <counterSetIc1Prescaler+0x20>)
}
 80034d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch1);
 80034d6:	f00d ba31 	b.w	801093c <DMA_Restart>
 80034da:	bf00      	nop
 80034dc:	20004cc8 	.word	0x20004cc8
 80034e0:	2000ea40 	.word	0x2000ea40

080034e4 <counterSetIc2Prescaler>:
void counterSetIc2Prescaler(uint16_t presc){		
 80034e4:	b508      	push	{r3, lr}
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80034e6:	4b06      	ldr	r3, [pc, #24]	; (8003500 <counterSetIc2Prescaler+0x1c>)
	TIM_IC2_PSC_Config(presc);	
 80034e8:	b2c0      	uxtb	r0, r0
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	TIM_IC2_PSC_Config(presc);	
 80034f0:	f00d f8c6 	bl	8010680 <TIM_IC2_PSC_Config>
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 80034f4:	4803      	ldr	r0, [pc, #12]	; (8003504 <counterSetIc2Prescaler+0x20>)
}
 80034f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 80034fa:	f00d ba1f 	b.w	801093c <DMA_Restart>
 80034fe:	bf00      	nop
 8003500:	20004cc8 	.word	0x20004cc8
 8003504:	2000eb08 	.word	0x2000eb08

08003508 <counterIc1DutyCycleInit>:
	counter.icDutyCycle = DUTY_CYCLE_CH1_ENABLED;
 8003508:	4b02      	ldr	r3, [pc, #8]	; (8003514 <counterIc1DutyCycleInit+0xc>)
 800350a:	2201      	movs	r2, #1
 800350c:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
	TIM_IC_DutyCycle_Init();	
 8003510:	f00c bf06 	b.w	8010320 <TIM_IC_DutyCycle_Init>
 8003514:	20004cc8 	.word	0x20004cc8

08003518 <counterIc1DutyCycleDeinit>:
void counterIc1DutyCycleDeinit(void){	
 8003518:	b508      	push	{r3, lr}
	TIM_IC_DutyCycle_Deinit();		
 800351a:	f00c ff75 	bl	8010408 <TIM_IC_DutyCycle_Deinit>
	counter.icDutyCycle = DUTY_CYCLE_DISABLED;
 800351e:	4b02      	ldr	r3, [pc, #8]	; (8003528 <counterIc1DutyCycleDeinit+0x10>)
 8003520:	2200      	movs	r2, #0
 8003522:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
}
 8003526:	bd08      	pop	{r3, pc}
 8003528:	20004cc8 	.word	0x20004cc8

0800352c <counterIc2DutyCycleInit>:
	counter.icDutyCycle = DUTY_CYCLE_CH2_ENABLED;
 800352c:	4b02      	ldr	r3, [pc, #8]	; (8003538 <counterIc2DutyCycleInit+0xc>)
 800352e:	2202      	movs	r2, #2
 8003530:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
	TIM_IC_DutyCycle_Init();	
 8003534:	f00c bef4 	b.w	8010320 <TIM_IC_DutyCycle_Init>
 8003538:	20004cc8 	.word	0x20004cc8

0800353c <counterIc2DutyCycleDeinit>:
 800353c:	b508      	push	{r3, lr}
 800353e:	f00c ff63 	bl	8010408 <TIM_IC_DutyCycle_Deinit>
 8003542:	4b02      	ldr	r3, [pc, #8]	; (800354c <counterIc2DutyCycleDeinit+0x10>)
 8003544:	2200      	movs	r2, #0
 8003546:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 800354a:	bd08      	pop	{r3, pc}
 800354c:	20004cc8 	.word	0x20004cc8

08003550 <counterIcDutyCycleEnable>:
	TIM_IC_DutyCycle_Start();
 8003550:	f00c bfb0 	b.w	80104b4 <TIM_IC_DutyCycle_Start>

08003554 <counterIcDutyCycleDisable>:
	TIM_IC_DutyCycle_Stop();
 8003554:	f00c bfe6 	b.w	8010524 <TIM_IC_DutyCycle_Stop>

08003558 <counterSetIcTi1_RisingFalling>:
void counterSetIcTi1_RisingFalling(void){	
 8003558:	b508      	push	{r3, lr}
	TIM_IC1_RisingFalling();	
 800355a:	f00d f8b1 	bl	80106c0 <TIM_IC1_RisingFalling>
	DMA_Restart(&hdma_tim2_ch1);
 800355e:	4802      	ldr	r0, [pc, #8]	; (8003568 <counterSetIcTi1_RisingFalling+0x10>)
}	
 8003560:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch1);
 8003564:	f00d b9ea 	b.w	801093c <DMA_Restart>
 8003568:	2000ea40 	.word	0x2000ea40

0800356c <counterSetIcTi1_Rising>:
	counter.eventChan1 = EVENT_RISING;
 800356c:	4b02      	ldr	r3, [pc, #8]	; (8003578 <counterSetIcTi1_Rising+0xc>)
 800356e:	2200      	movs	r2, #0
 8003570:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
	TIM_IC1_RisingOnly();	
 8003574:	f00d b8ae 	b.w	80106d4 <TIM_IC1_RisingOnly>
 8003578:	20004cc8 	.word	0x20004cc8

0800357c <counterSetIcTi1_Falling>:
	counter.eventChan1 = EVENT_FALLING;
 800357c:	4b02      	ldr	r3, [pc, #8]	; (8003588 <counterSetIcTi1_Falling+0xc>)
 800357e:	2201      	movs	r2, #1
 8003580:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
	TIM_IC1_FallingOnly();	
 8003584:	f00d b8b0 	b.w	80106e8 <TIM_IC1_FallingOnly>
 8003588:	20004cc8 	.word	0x20004cc8

0800358c <counterSetIcTi2_RisingFalling>:
void counterSetIcTi2_RisingFalling(void){
 800358c:	b508      	push	{r3, lr}
	TIM_IC2_RisingFalling();
 800358e:	f00d f8b9 	bl	8010704 <TIM_IC2_RisingFalling>
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 8003592:	4802      	ldr	r0, [pc, #8]	; (800359c <counterSetIcTi2_RisingFalling+0x10>)
}	
 8003594:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 8003598:	f00d b9d0 	b.w	801093c <DMA_Restart>
 800359c:	2000eb08 	.word	0x2000eb08

080035a0 <counterSetIcTi2_Rising>:
	counter.eventChan2 = EVENT_RISING;
 80035a0:	4b02      	ldr	r3, [pc, #8]	; (80035ac <counterSetIcTi2_Rising+0xc>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
	TIM_IC2_RisingOnly();	
 80035a8:	f00d b8b6 	b.w	8010718 <TIM_IC2_RisingOnly>
 80035ac:	20004cc8 	.word	0x20004cc8

080035b0 <counterSetIcTi2_Falling>:
	counter.eventChan2 = EVENT_FALLING;
 80035b0:	4b02      	ldr	r3, [pc, #8]	; (80035bc <counterSetIcTi2_Falling+0xc>)
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
	TIM_IC2_FallingOnly();	
 80035b8:	f00d b8b8 	b.w	801072c <TIM_IC2_FallingOnly>
 80035bc:	20004cc8 	.word	0x20004cc8

080035c0 <counterSetTiSequence_AB>:
	TIM_TI_Sequence_AB();
 80035c0:	f00d b8c2 	b.w	8010748 <TIM_TI_Sequence_AB>

080035c4 <counterSetTiSequence_BA>:
	TIM_TI_Sequence_BA();
 80035c4:	f00d b8de 	b.w	8010784 <TIM_TI_Sequence_BA>

080035c8 <counterSetTiMode_Independent>:
	counter.tiMode = TI_MODE_EVENT_SEQUENCE_INDEP;
 80035c8:	4b02      	ldr	r3, [pc, #8]	; (80035d4 <counterSetTiMode_Independent+0xc>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
}
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	20004cc8 	.word	0x20004cc8

080035d8 <counterSetTiMode_Dependent>:
	counter.tiMode = TI_MODE_FAST_EVENT_SEQUENCE_DEP;
 80035d8:	4b02      	ldr	r3, [pc, #8]	; (80035e4 <counterSetTiMode_Dependent+0xc>)
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
} 
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	20004cc8 	.word	0x20004cc8

080035e8 <counterSetTiTimeout>:
	counter.counterIc.tiTimeout = timeout;				
 80035e8:	4b01      	ldr	r3, [pc, #4]	; (80035f0 <counterSetTiTimeout+0x8>)
 80035ea:	f8c3 0394 	str.w	r0, [r3, #916]	; 0x394
}
 80035ee:	4770      	bx	lr
 80035f0:	20004cc8 	.word	0x20004cc8

080035f4 <COUNTER_ETR_DMA_CpltCallback>:
{			
 80035f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(counter.state == COUNTER_ETR){
 80035f8:	4c54      	ldr	r4, [pc, #336]	; (800374c <COUNTER_ETR_DMA_CpltCallback+0x158>)
 80035fa:	f894 53b8 	ldrb.w	r5, [r4, #952]	; 0x3b8
{			
 80035fe:	b083      	sub	sp, #12
	if(counter.state == COUNTER_ETR){
 8003600:	b2ed      	uxtb	r5, r5
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003602:	230e      	movs	r3, #14
	if(counter.state == COUNTER_ETR){
 8003604:	2d01      	cmp	r5, #1
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003606:	f8ad 3002 	strh.w	r3, [sp, #2]
	if(counter.state == COUNTER_ETR){
 800360a:	d017      	beq.n	800363c <COUNTER_ETR_DMA_CpltCallback+0x48>
	}else if(counter.state == COUNTER_REF){		
 800360c:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 8003610:	2b04      	cmp	r3, #4
 8003612:	d002      	beq.n	800361a <COUNTER_ETR_DMA_CpltCallback+0x26>
}
 8003614:	b003      	add	sp, #12
 8003616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if((counter.sampleCntChange != SAMPLE_COUNT_CHANGED) && (xTaskGetTickCount() - xStartTime) < 100){
 800361a:	f894 33c4 	ldrb.w	r3, [r4, #964]	; 0x3c4
 800361e:	2b00      	cmp	r3, #0
 8003620:	d160      	bne.n	80036e4 <COUNTER_ETR_DMA_CpltCallback+0xf0>
		}else if(counter.sampleCntChange != SAMPLE_COUNT_CHANGED && counter.counterEtr.buffer!=0){
 8003622:	f894 33c4 	ldrb.w	r3, [r4, #964]	; 0x3c4
 8003626:	b11b      	cbz	r3, 8003630 <COUNTER_ETR_DMA_CpltCallback+0x3c>
 8003628:	f8d4 33a4 	ldr.w	r3, [r4, #932]	; 0x3a4
 800362c:	2b00      	cmp	r3, #0
 800362e:	d16e      	bne.n	800370e <COUNTER_ETR_DMA_CpltCallback+0x11a>
			counter.sampleCntChange = SAMPLE_COUNT_NOT_CHANGED;
 8003630:	2301      	movs	r3, #1
 8003632:	f884 33c4 	strb.w	r3, [r4, #964]	; 0x3c4
}
 8003636:	b003      	add	sp, #12
 8003638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		counter.counterEtr.etrp = TIM_ETPS_GetPrescaler();
 800363c:	f00d f938 	bl	80108b0 <TIM_ETPS_GetPrescaler>
 8003640:	f884 03a0 	strb.w	r0, [r4, #928]	; 0x3a0
		float gateFreq = ((double)counter.tim4PrphClk / (double)((counter.counterEtr.arr + 1) * (counter.counterEtr.psc + 1)));			/* TIM4 gating frequency */
 8003644:	f8d4 03bc 	ldr.w	r0, [r4, #956]	; 0x3bc
 8003648:	f8b4 b398 	ldrh.w	fp, [r4, #920]	; 0x398
 800364c:	f8b4 a39a 	ldrh.w	sl, [r4, #922]	; 0x39a
		counter.counterEtr.freq = ((double)counter.counterEtr.buffer * gateFreq * counter.counterEtr.etrp);								/* Sampled frequency */
 8003650:	f8d4 73a4 	ldr.w	r7, [r4, #932]	; 0x3a4
 8003654:	f894 63a0 	ldrb.w	r6, [r4, #928]	; 0x3a0
		float gateFreq = ((double)counter.tim4PrphClk / (double)((counter.counterEtr.arr + 1) * (counter.counterEtr.psc + 1)));			/* TIM4 gating frequency */
 8003658:	f7fc ff0c 	bl	8000474 <__aeabi_ui2d>
 800365c:	fa1f fa8a 	uxth.w	sl, sl
 8003660:	4680      	mov	r8, r0
 8003662:	fa1f fb8b 	uxth.w	fp, fp
 8003666:	f10a 0001 	add.w	r0, sl, #1
 800366a:	fb0b 0000 	mla	r0, fp, r0, r0
 800366e:	4689      	mov	r9, r1
 8003670:	f7fc ff10 	bl	8000494 <__aeabi_i2d>
 8003674:	4602      	mov	r2, r0
 8003676:	460b      	mov	r3, r1
 8003678:	4640      	mov	r0, r8
 800367a:	4649      	mov	r1, r9
 800367c:	f7fd f89e 	bl	80007bc <__aeabi_ddiv>
 8003680:	f7fd fa6a 	bl	8000b58 <__aeabi_d2f>
		counter.counterEtr.freq = ((double)counter.counterEtr.buffer * gateFreq * counter.counterEtr.etrp);								/* Sampled frequency */
 8003684:	f7fc ff18 	bl	80004b8 <__aeabi_f2d>
 8003688:	4680      	mov	r8, r0
 800368a:	4638      	mov	r0, r7
 800368c:	4689      	mov	r9, r1
 800368e:	f7fc fef1 	bl	8000474 <__aeabi_ui2d>
 8003692:	4602      	mov	r2, r0
 8003694:	460b      	mov	r3, r1
 8003696:	4640      	mov	r0, r8
 8003698:	4649      	mov	r1, r9
 800369a:	f7fc ff65 	bl	8000568 <__aeabi_dmul>
 800369e:	b2f6      	uxtb	r6, r6
 80036a0:	4680      	mov	r8, r0
 80036a2:	4630      	mov	r0, r6
 80036a4:	4689      	mov	r9, r1
 80036a6:	f7fc fef5 	bl	8000494 <__aeabi_i2d>
 80036aa:	460b      	mov	r3, r1
 80036ac:	4602      	mov	r2, r0
 80036ae:	4649      	mov	r1, r9
 80036b0:	4640      	mov	r0, r8
 80036b2:	f7fc ff59 	bl	8000568 <__aeabi_dmul>
 80036b6:	e9c4 01ec 	strd	r0, r1, [r4, #944]	; 0x3b0
		TIM_ETRP_Config(counter.counterEtr.freq);	
 80036ba:	ed94 0bec 	vldr	d0, [r4, #944]	; 0x3b0
 80036be:	f00c ff51 	bl	8010564 <TIM_ETRP_Config>
		if(counter.sampleCntChange != SAMPLE_COUNT_CHANGED){
 80036c2:	f894 33c4 	ldrb.w	r3, [r4, #964]	; 0x3c4
 80036c6:	b923      	cbnz	r3, 80036d2 <COUNTER_ETR_DMA_CpltCallback+0xde>
			counter.sampleCntChange = SAMPLE_COUNT_NOT_CHANGED;
 80036c8:	f884 53c4 	strb.w	r5, [r4, #964]	; 0x3c4
}
 80036cc:	b003      	add	sp, #12
 80036ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80036d2:	4a1f      	ldr	r2, [pc, #124]	; (8003750 <COUNTER_ETR_DMA_CpltCallback+0x15c>)
 80036d4:	2300      	movs	r3, #0
 80036d6:	6810      	ldr	r0, [r2, #0]
 80036d8:	f10d 0102 	add.w	r1, sp, #2
 80036dc:	aa01      	add	r2, sp, #4
 80036de:	f009 f807 	bl	800c6f0 <xQueueGenericSendFromISR>
 80036e2:	e797      	b.n	8003614 <COUNTER_ETR_DMA_CpltCallback+0x20>
		if((counter.sampleCntChange != SAMPLE_COUNT_CHANGED) && (xTaskGetTickCount() - xStartTime) < 100){
 80036e4:	f009 fce0 	bl	800d0a8 <xTaskGetTickCount>
 80036e8:	4b1a      	ldr	r3, [pc, #104]	; (8003754 <COUNTER_ETR_DMA_CpltCallback+0x160>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	1ac0      	subs	r0, r0, r3
 80036ee:	2863      	cmp	r0, #99	; 0x63
 80036f0:	d897      	bhi.n	8003622 <COUNTER_ETR_DMA_CpltCallback+0x2e>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80036f2:	4a17      	ldr	r2, [pc, #92]	; (8003750 <COUNTER_ETR_DMA_CpltCallback+0x15c>)
 80036f4:	2300      	movs	r3, #0
 80036f6:	6810      	ldr	r0, [r2, #0]
 80036f8:	f10d 0102 	add.w	r1, sp, #2
 80036fc:	aa01      	add	r2, sp, #4
 80036fe:	f008 fff7 	bl	800c6f0 <xQueueGenericSendFromISR>
			TIM_REF_SecondInputDisable();
 8003702:	f00d f89b 	bl	801083c <TIM_REF_SecondInputDisable>
			counter.refWarning = COUNTER_WARNING_FIRED;
 8003706:	2301      	movs	r3, #1
 8003708:	f884 33c5 	strb.w	r3, [r4, #965]	; 0x3c5
 800370c:	e782      	b.n	8003614 <COUNTER_ETR_DMA_CpltCallback+0x20>
			counter.counterEtr.freq = counter.counterEtr.refBuffer / (double)counter.counterEtr.buffer;
 800370e:	f8d4 03a8 	ldr.w	r0, [r4, #936]	; 0x3a8
 8003712:	f8d4 53a4 	ldr.w	r5, [r4, #932]	; 0x3a4
 8003716:	f7fc fead 	bl	8000474 <__aeabi_ui2d>
 800371a:	4606      	mov	r6, r0
 800371c:	4628      	mov	r0, r5
 800371e:	460f      	mov	r7, r1
 8003720:	f7fc fea8 	bl	8000474 <__aeabi_ui2d>
 8003724:	4602      	mov	r2, r0
 8003726:	460b      	mov	r3, r1
 8003728:	4630      	mov	r0, r6
 800372a:	4639      	mov	r1, r7
 800372c:	f7fd f846 	bl	80007bc <__aeabi_ddiv>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003730:	4a07      	ldr	r2, [pc, #28]	; (8003750 <COUNTER_ETR_DMA_CpltCallback+0x15c>)
			counter.counterEtr.freq = counter.counterEtr.refBuffer / (double)counter.counterEtr.buffer;
 8003732:	e9c4 01ec 	strd	r0, r1, [r4, #944]	; 0x3b0
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003736:	2300      	movs	r3, #0
 8003738:	6810      	ldr	r0, [r2, #0]
 800373a:	f10d 0102 	add.w	r1, sp, #2
 800373e:	aa01      	add	r2, sp, #4
 8003740:	f008 ffd6 	bl	800c6f0 <xQueueGenericSendFromISR>
			counter.refWarning = COUNTER_REF_SEND_DATA;
 8003744:	2300      	movs	r3, #0
 8003746:	f884 33c5 	strb.w	r3, [r4, #965]	; 0x3c5
 800374a:	e763      	b.n	8003614 <COUNTER_ETR_DMA_CpltCallback+0x20>
 800374c:	20004cc8 	.word	0x20004cc8
 8003750:	20004cb4 	.word	0x20004cb4
 8003754:	20004cc0 	.word	0x20004cc0

08003758 <counterIcProcess>:
{	
 8003758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(counter.bin != BIN0){
 800375c:	4c4f      	ldr	r4, [pc, #316]	; (800389c <counterIcProcess+0x144>)
{	
 800375e:	b085      	sub	sp, #20
	if(counter.bin != BIN0){
 8003760:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003764:	220e      	movs	r2, #14
 8003766:	f8ad 200a 	strh.w	r2, [sp, #10]
	if(counter.bin != BIN0){
 800376a:	b983      	cbnz	r3, 800378e <counterIcProcess+0x36>
 800376c:	f003 05ff 	and.w	r5, r3, #255	; 0xff
	}else if(counter.bin != BIN1){
 8003770:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
 8003774:	2b01      	cmp	r3, #1
 8003776:	d007      	beq.n	8003788 <counterIcProcess+0x30>
		counter.bin = BIN1;
 8003778:	2301      	movs	r3, #1
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){
 800377a:	4849      	ldr	r0, [pc, #292]	; (80038a0 <counterIcProcess+0x148>)
		counter.bin = BIN1;
 800377c:	f884 33cd 	strb.w	r3, [r4, #973]	; 0x3cd
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){
 8003780:	f00d f8d2 	bl	8010928 <DMA_TransferComplete>
 8003784:	2800      	cmp	r0, #0
 8003786:	d145      	bne.n	8003814 <counterIcProcess+0xbc>
}
 8003788:	b005      	add	sp, #20
 800378a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		counter.bin = BIN0;
 800378e:	2500      	movs	r5, #0
		if(DMA_TransferComplete(&hdma_tim2_ch1)){				
 8003790:	4844      	ldr	r0, [pc, #272]	; (80038a4 <counterIcProcess+0x14c>)
		counter.bin = BIN0;
 8003792:	f884 53cd 	strb.w	r5, [r4, #973]	; 0x3cd
		if(DMA_TransferComplete(&hdma_tim2_ch1)){				
 8003796:	f00d f8c7 	bl	8010928 <DMA_TransferComplete>
 800379a:	2800      	cmp	r0, #0
 800379c:	d0f4      	beq.n	8003788 <counterIcProcess+0x30>
			counter.counterIc.ic1psc = TIM_IC1PSC_GetPrescaler();			
 800379e:	f00d f89b 	bl	80108d8 <TIM_IC1PSC_GetPrescaler>
 80037a2:	f884 0390 	strb.w	r0, [r4, #912]	; 0x390
			uint32_t capture1 = counter.counterIc.ic1buffer[counter.counterIc.ic1BufferSize-1] - counter.counterIc.ic1buffer[0];
 80037a6:	88e3      	ldrh	r3, [r4, #6]
 80037a8:	3303      	adds	r3, #3
 80037aa:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80037ae:	f8d4 b010 	ldr.w	fp, [r4, #16]
			counter.counterIc.ic1freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic1psc)*((double)(counter.counterIc.ic1BufferSize-1)/(double)capture1);
 80037b2:	f8d4 63c0 	ldr.w	r6, [r4, #960]	; 0x3c0
 80037b6:	88a7      	ldrh	r7, [r4, #4]
 80037b8:	f894 a390 	ldrb.w	sl, [r4, #912]	; 0x390
 80037bc:	88e0      	ldrh	r0, [r4, #6]
			uint32_t capture1 = counter.counterIc.ic1buffer[counter.counterIc.ic1BufferSize-1] - counter.counterIc.ic1buffer[0];
 80037be:	9301      	str	r3, [sp, #4]
			counter.counterIc.ic1freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic1psc)*((double)(counter.counterIc.ic1BufferSize-1)/(double)capture1);
 80037c0:	3801      	subs	r0, #1
 80037c2:	f7fc fe67 	bl	8000494 <__aeabi_i2d>
 80037c6:	9b01      	ldr	r3, [sp, #4]
 80037c8:	4680      	mov	r8, r0
 80037ca:	eba3 000b 	sub.w	r0, r3, fp
 80037ce:	4689      	mov	r9, r1
 80037d0:	f7fc fe50 	bl	8000474 <__aeabi_ui2d>
 80037d4:	4602      	mov	r2, r0
 80037d6:	460b      	mov	r3, r1
 80037d8:	4640      	mov	r0, r8
 80037da:	4649      	mov	r1, r9
 80037dc:	f7fc ffee 	bl	80007bc <__aeabi_ddiv>
 80037e0:	fa5f fa8a 	uxtb.w	sl, sl
 80037e4:	4680      	mov	r8, r0
 80037e6:	b2bf      	uxth	r7, r7
 80037e8:	fb06 f00a 	mul.w	r0, r6, sl
 80037ec:	fb07 0000 	mla	r0, r7, r0, r0
 80037f0:	4689      	mov	r9, r1
 80037f2:	f7fc fe3f 	bl	8000474 <__aeabi_ui2d>
 80037f6:	4602      	mov	r2, r0
 80037f8:	460b      	mov	r3, r1
 80037fa:	4640      	mov	r0, r8
 80037fc:	4649      	mov	r1, r9
 80037fe:	f7fc feb3 	bl	8000568 <__aeabi_dmul>
 8003802:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			DMA_Restart(&hdma_tim2_ch1);
 8003806:	4827      	ldr	r0, [pc, #156]	; (80038a4 <counterIcProcess+0x14c>)
 8003808:	f00d f898 	bl	801093c <DMA_Restart>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 800380c:	4a26      	ldr	r2, [pc, #152]	; (80038a8 <counterIcProcess+0x150>)
			counter.icChannel1 = COUNTER_IRQ_IC;
 800380e:	f884 53c6 	strb.w	r5, [r4, #966]	; 0x3c6
 8003812:	e039      	b.n	8003888 <counterIcProcess+0x130>
			counter.counterIc.ic2psc = TIM_IC2PSC_GetPrescaler();				
 8003814:	f00d f874 	bl	8010900 <TIM_IC2PSC_GetPrescaler>
 8003818:	f884 0391 	strb.w	r0, [r4, #913]	; 0x391
			uint32_t capture2 = counter.counterIc.ic2buffer[counter.counterIc.ic2BufferSize-1] - counter.counterIc.ic2buffer[0];
 800381c:	8923      	ldrh	r3, [r4, #8]
 800381e:	3371      	adds	r3, #113	; 0x71
 8003820:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8003824:	f8d4 b1c8 	ldr.w	fp, [r4, #456]	; 0x1c8
			counter.counterIc.ic2freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic2psc)*((double)(counter.counterIc.ic2BufferSize-1)/(double)capture2);
 8003828:	f8d4 63c0 	ldr.w	r6, [r4, #960]	; 0x3c0
 800382c:	88a7      	ldrh	r7, [r4, #4]
 800382e:	f894 a391 	ldrb.w	sl, [r4, #913]	; 0x391
 8003832:	8920      	ldrh	r0, [r4, #8]
			uint32_t capture2 = counter.counterIc.ic2buffer[counter.counterIc.ic2BufferSize-1] - counter.counterIc.ic2buffer[0];
 8003834:	9301      	str	r3, [sp, #4]
			counter.counterIc.ic2freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic2psc)*((double)(counter.counterIc.ic2BufferSize-1)/(double)capture2);
 8003836:	3801      	subs	r0, #1
 8003838:	f7fc fe2c 	bl	8000494 <__aeabi_i2d>
 800383c:	9b01      	ldr	r3, [sp, #4]
 800383e:	4680      	mov	r8, r0
 8003840:	eba3 000b 	sub.w	r0, r3, fp
 8003844:	4689      	mov	r9, r1
 8003846:	f7fc fe15 	bl	8000474 <__aeabi_ui2d>
 800384a:	4602      	mov	r2, r0
 800384c:	460b      	mov	r3, r1
 800384e:	4640      	mov	r0, r8
 8003850:	4649      	mov	r1, r9
 8003852:	f7fc ffb3 	bl	80007bc <__aeabi_ddiv>
 8003856:	fa5f fa8a 	uxtb.w	sl, sl
 800385a:	4680      	mov	r8, r0
 800385c:	b2bf      	uxth	r7, r7
 800385e:	fb06 f00a 	mul.w	r0, r6, sl
 8003862:	fb07 0000 	mla	r0, r7, r0, r0
 8003866:	4689      	mov	r9, r1
 8003868:	f7fc fe04 	bl	8000474 <__aeabi_ui2d>
 800386c:	4602      	mov	r2, r0
 800386e:	460b      	mov	r3, r1
 8003870:	4640      	mov	r0, r8
 8003872:	4649      	mov	r1, r9
 8003874:	f7fc fe78 	bl	8000568 <__aeabi_dmul>
 8003878:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			DMA_Restart(&hdma_tim2_ch2_ch4);		
 800387c:	4808      	ldr	r0, [pc, #32]	; (80038a0 <counterIcProcess+0x148>)
 800387e:	f00d f85d 	bl	801093c <DMA_Restart>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003882:	4a09      	ldr	r2, [pc, #36]	; (80038a8 <counterIcProcess+0x150>)
			counter.icChannel2 = COUNTER_IRQ_IC;
 8003884:	f884 53c7 	strb.w	r5, [r4, #967]	; 0x3c7
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003888:	462b      	mov	r3, r5
 800388a:	6810      	ldr	r0, [r2, #0]
 800388c:	f10d 010a 	add.w	r1, sp, #10
 8003890:	aa03      	add	r2, sp, #12
 8003892:	f008 ff2d 	bl	800c6f0 <xQueueGenericSendFromISR>
}
 8003896:	b005      	add	sp, #20
 8003898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800389c:	20004cc8 	.word	0x20004cc8
 80038a0:	2000eb08 	.word	0x2000eb08
 80038a4:	2000ea40 	.word	0x2000ea40
 80038a8:	20004cb4 	.word	0x20004cb4

080038ac <counterPeriodElapsedCallback>:
{
 80038ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if(counter.icDutyCycle == DUTY_CYCLE_DISABLED){
 80038b0:	4c7b      	ldr	r4, [pc, #492]	; (8003aa0 <counterPeriodElapsedCallback+0x1f4>)
 80038b2:	f894 33c8 	ldrb.w	r3, [r4, #968]	; 0x3c8
{
 80038b6:	b083      	sub	sp, #12
	if(counter.icDutyCycle == DUTY_CYCLE_DISABLED){
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d142      	bne.n	8003942 <counterPeriodElapsedCallback+0x96>
 80038bc:	f003 05ff 	and.w	r5, r3, #255	; 0xff
		if(counter.state == COUNTER_IC){
 80038c0:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d037      	beq.n	8003938 <counterPeriodElapsedCallback+0x8c>
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 80038c8:	230e      	movs	r3, #14
 80038ca:	f8ad 3002 	strh.w	r3, [sp, #2]
	if((xTaskGetTickCountFromISR() - xStartTime) <= counter.counterIc.tiTimeout){
 80038ce:	f009 fbf1 	bl	800d0b4 <xTaskGetTickCountFromISR>
 80038d2:	4b74      	ldr	r3, [pc, #464]	; (8003aa4 <counterPeriodElapsedCallback+0x1f8>)
 80038d4:	f8d4 2394 	ldr.w	r2, [r4, #916]	; 0x394
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	1ac0      	subs	r0, r0, r3
 80038dc:	4290      	cmp	r0, r2
 80038de:	f200 808f 	bhi.w	8003a00 <counterPeriodElapsedCallback+0x154>
		if(counter.abba == BIN0){			
 80038e2:	f894 33ce 	ldrb.w	r3, [r4, #974]	; 0x3ce
 80038e6:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d16c      	bne.n	80039c8 <counterPeriodElapsedCallback+0x11c>
			if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){					
 80038ee:	486e      	ldr	r0, [pc, #440]	; (8003aa8 <counterPeriodElapsedCallback+0x1fc>)
 80038f0:	f00d f81a 	bl	8010928 <DMA_TransferComplete>
 80038f4:	b310      	cbz	r0, 800393c <counterPeriodElapsedCallback+0x90>
				counter.counterIc.ic1freq = counter.counterIc.ic2buffer[0] / (double)counter.tim2PrphClk;
 80038f6:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 80038fa:	f8d4 53c0 	ldr.w	r5, [r4, #960]	; 0x3c0
 80038fe:	f7fc fdb9 	bl	8000474 <__aeabi_ui2d>
 8003902:	4680      	mov	r8, r0
 8003904:	4628      	mov	r0, r5
 8003906:	4689      	mov	r9, r1
 8003908:	f7fc fdb4 	bl	8000474 <__aeabi_ui2d>
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	4640      	mov	r0, r8
 8003912:	4649      	mov	r1, r9
 8003914:	f7fc ff52 	bl	80007bc <__aeabi_ddiv>
 8003918:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
				TIM_TI_Stop();		
 800391c:	f00c fcb2 	bl	8010284 <TIM_TI_Stop>
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003920:	4a62      	ldr	r2, [pc, #392]	; (8003aac <counterPeriodElapsedCallback+0x200>)
 8003922:	4633      	mov	r3, r6
				counter.tiState = SEND_TI_DATA;						
 8003924:	2502      	movs	r5, #2
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003926:	6810      	ldr	r0, [r2, #0]
				counter.tiState = SEND_TI_DATA;						
 8003928:	f884 53c9 	strb.w	r5, [r4, #969]	; 0x3c9
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 800392c:	aa01      	add	r2, sp, #4
 800392e:	eb0d 0105 	add.w	r1, sp, r5
 8003932:	f008 fedd 	bl	800c6f0 <xQueueGenericSendFromISR>
 8003936:	e001      	b.n	800393c <counterPeriodElapsedCallback+0x90>
			counterIcProcess();
 8003938:	f7ff ff0e 	bl	8003758 <counterIcProcess>
}
 800393c:	b003      	add	sp, #12
 800393e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 8003942:	f894 53c8 	ldrb.w	r5, [r4, #968]	; 0x3c8
 8003946:	b2ed      	uxtb	r5, r5
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003948:	230e      	movs	r3, #14
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 800394a:	2d01      	cmp	r5, #1
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 800394c:	f8ad 3002 	strh.w	r3, [sp, #2]
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 8003950:	d066      	beq.n	8003a20 <counterPeriodElapsedCallback+0x174>
	}else if(counter.icDutyCycle == DUTY_CYCLE_CH2_ENABLED){
 8003952:	f894 33c8 	ldrb.w	r3, [r4, #968]	; 0x3c8
 8003956:	2b02      	cmp	r3, #2
 8003958:	d1f0      	bne.n	800393c <counterPeriodElapsedCallback+0x90>
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){			
 800395a:	4853      	ldr	r0, [pc, #332]	; (8003aa8 <counterPeriodElapsedCallback+0x1fc>)
 800395c:	f00c ffe4 	bl	8010928 <DMA_TransferComplete>
 8003960:	2800      	cmp	r0, #0
 8003962:	d0eb      	beq.n	800393c <counterPeriodElapsedCallback+0x90>
			counter.counterIc.ic1freq = (counter.counterIc.ic1buffer[0] / (double)counter.counterIc.ic2buffer[0]) * 100;
 8003964:	6920      	ldr	r0, [r4, #16]
 8003966:	f8d4 51c8 	ldr.w	r5, [r4, #456]	; 0x1c8
 800396a:	f7fc fd83 	bl	8000474 <__aeabi_ui2d>
 800396e:	4606      	mov	r6, r0
 8003970:	4628      	mov	r0, r5
 8003972:	460f      	mov	r7, r1
 8003974:	f7fc fd7e 	bl	8000474 <__aeabi_ui2d>
 8003978:	4602      	mov	r2, r0
 800397a:	460b      	mov	r3, r1
 800397c:	4630      	mov	r0, r6
 800397e:	4639      	mov	r1, r7
 8003980:	f7fc ff1c 	bl	80007bc <__aeabi_ddiv>
 8003984:	2200      	movs	r2, #0
 8003986:	4b4a      	ldr	r3, [pc, #296]	; (8003ab0 <counterPeriodElapsedCallback+0x204>)
 8003988:	f7fc fdee 	bl	8000568 <__aeabi_dmul>
 800398c:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			counter.counterIc.ic2freq = counter.counterIc.ic1buffer[0] / (double)counter.tim2PrphClk;
 8003990:	6920      	ldr	r0, [r4, #16]
 8003992:	f8d4 53c0 	ldr.w	r5, [r4, #960]	; 0x3c0
 8003996:	f7fc fd6d 	bl	8000474 <__aeabi_ui2d>
 800399a:	4606      	mov	r6, r0
 800399c:	4628      	mov	r0, r5
 800399e:	460f      	mov	r7, r1
 80039a0:	f7fc fd68 	bl	8000474 <__aeabi_ui2d>
 80039a4:	460b      	mov	r3, r1
 80039a6:	4602      	mov	r2, r0
 80039a8:	4639      	mov	r1, r7
 80039aa:	4630      	mov	r0, r6
 80039ac:	f7fc ff06 	bl	80007bc <__aeabi_ddiv>
 80039b0:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			TIM_IC_DutyCycleDmaRestart();			
 80039b4:	f00c fc8e 	bl	80102d4 <TIM_IC_DutyCycleDmaRestart>
			if(counter.bin == BIN0){
 80039b8:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d166      	bne.n	8003a8e <counterPeriodElapsedCallback+0x1e2>
				counter.bin = BIN1;
 80039c0:	2301      	movs	r3, #1
 80039c2:	f884 33cd 	strb.w	r3, [r4, #973]	; 0x3cd
 80039c6:	e7b9      	b.n	800393c <counterPeriodElapsedCallback+0x90>
			if(DMA_TransferComplete(&hdma_tim2_ch1)){					
 80039c8:	483a      	ldr	r0, [pc, #232]	; (8003ab4 <counterPeriodElapsedCallback+0x208>)
 80039ca:	f00c ffad 	bl	8010928 <DMA_TransferComplete>
 80039ce:	2800      	cmp	r0, #0
 80039d0:	d0b4      	beq.n	800393c <counterPeriodElapsedCallback+0x90>
				counter.counterIc.ic1freq = counter.counterIc.ic1buffer[0] / (double)counter.tim2PrphClk;
 80039d2:	6920      	ldr	r0, [r4, #16]
 80039d4:	f8d4 83c0 	ldr.w	r8, [r4, #960]	; 0x3c0
 80039d8:	f7fc fd4c 	bl	8000474 <__aeabi_ui2d>
 80039dc:	4606      	mov	r6, r0
 80039de:	4640      	mov	r0, r8
 80039e0:	460f      	mov	r7, r1
 80039e2:	f7fc fd47 	bl	8000474 <__aeabi_ui2d>
 80039e6:	4602      	mov	r2, r0
 80039e8:	460b      	mov	r3, r1
 80039ea:	4630      	mov	r0, r6
 80039ec:	4639      	mov	r1, r7
 80039ee:	f7fc fee5 	bl	80007bc <__aeabi_ddiv>
 80039f2:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
				TIM_TI_Stop();					
 80039f6:	f00c fc45 	bl	8010284 <TIM_TI_Stop>
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80039fa:	4a2c      	ldr	r2, [pc, #176]	; (8003aac <counterPeriodElapsedCallback+0x200>)
 80039fc:	462b      	mov	r3, r5
 80039fe:	e791      	b.n	8003924 <counterPeriodElapsedCallback+0x78>
		TIM_TI_Stop();					
 8003a00:	f00c fc40 	bl	8010284 <TIM_TI_Stop>
		xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003a04:	4a29      	ldr	r2, [pc, #164]	; (8003aac <counterPeriodElapsedCallback+0x200>)
 8003a06:	462b      	mov	r3, r5
 8003a08:	6810      	ldr	r0, [r2, #0]
		counter.tiState = TIMEOUT;	
 8003a0a:	2501      	movs	r5, #1
		xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003a0c:	aa01      	add	r2, sp, #4
 8003a0e:	f10d 0102 	add.w	r1, sp, #2
		counter.tiState = TIMEOUT;	
 8003a12:	f884 53c9 	strb.w	r5, [r4, #969]	; 0x3c9
		xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003a16:	f008 fe6b 	bl	800c6f0 <xQueueGenericSendFromISR>
}
 8003a1a:	b003      	add	sp, #12
 8003a1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if(DMA_TransferComplete(&hdma_tim2_ch1)){
 8003a20:	4824      	ldr	r0, [pc, #144]	; (8003ab4 <counterPeriodElapsedCallback+0x208>)
 8003a22:	f00c ff81 	bl	8010928 <DMA_TransferComplete>
 8003a26:	2800      	cmp	r0, #0
 8003a28:	d088      	beq.n	800393c <counterPeriodElapsedCallback+0x90>
			counter.counterIc.ic1freq = (counter.counterIc.ic2buffer[0] / (double)counter.counterIc.ic1buffer[0]) * 100;
 8003a2a:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 8003a2e:	f8d4 8010 	ldr.w	r8, [r4, #16]
 8003a32:	f7fc fd1f 	bl	8000474 <__aeabi_ui2d>
 8003a36:	4606      	mov	r6, r0
 8003a38:	4640      	mov	r0, r8
 8003a3a:	460f      	mov	r7, r1
 8003a3c:	f7fc fd1a 	bl	8000474 <__aeabi_ui2d>
 8003a40:	4602      	mov	r2, r0
 8003a42:	460b      	mov	r3, r1
 8003a44:	4630      	mov	r0, r6
 8003a46:	4639      	mov	r1, r7
 8003a48:	f7fc feb8 	bl	80007bc <__aeabi_ddiv>
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	4b18      	ldr	r3, [pc, #96]	; (8003ab0 <counterPeriodElapsedCallback+0x204>)
 8003a50:	f7fc fd8a 	bl	8000568 <__aeabi_dmul>
 8003a54:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			counter.counterIc.ic2freq = counter.counterIc.ic2buffer[0] / (double)counter.tim2PrphClk;
 8003a58:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 8003a5c:	f8d4 83c0 	ldr.w	r8, [r4, #960]	; 0x3c0
 8003a60:	f7fc fd08 	bl	8000474 <__aeabi_ui2d>
 8003a64:	4606      	mov	r6, r0
 8003a66:	4640      	mov	r0, r8
 8003a68:	460f      	mov	r7, r1
 8003a6a:	f7fc fd03 	bl	8000474 <__aeabi_ui2d>
 8003a6e:	460b      	mov	r3, r1
 8003a70:	4602      	mov	r2, r0
 8003a72:	4639      	mov	r1, r7
 8003a74:	4630      	mov	r0, r6
 8003a76:	f7fc fea1 	bl	80007bc <__aeabi_ddiv>
 8003a7a:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			TIM_IC_DutyCycleDmaRestart();		
 8003a7e:	f00c fc29 	bl	80102d4 <TIM_IC_DutyCycleDmaRestart>
			if(counter.bin == BIN0){
 8003a82:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
 8003a86:	b913      	cbnz	r3, 8003a8e <counterPeriodElapsedCallback+0x1e2>
				counter.bin = BIN1;
 8003a88:	f884 53cd 	strb.w	r5, [r4, #973]	; 0x3cd
 8003a8c:	e756      	b.n	800393c <counterPeriodElapsedCallback+0x90>
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003a8e:	4a07      	ldr	r2, [pc, #28]	; (8003aac <counterPeriodElapsedCallback+0x200>)
 8003a90:	2300      	movs	r3, #0
 8003a92:	6810      	ldr	r0, [r2, #0]
 8003a94:	f10d 0102 	add.w	r1, sp, #2
 8003a98:	aa01      	add	r2, sp, #4
 8003a9a:	f008 fe29 	bl	800c6f0 <xQueueGenericSendFromISR>
}
 8003a9e:	e74d      	b.n	800393c <counterPeriodElapsedCallback+0x90>
 8003aa0:	20004cc8 	.word	0x20004cc8
 8003aa4:	20004cc0 	.word	0x20004cc0
 8003aa8:	2000eb08 	.word	0x2000eb08
 8003aac:	20004cb4 	.word	0x20004cb4
 8003ab0:	40590000 	.word	0x40590000
 8003ab4:	2000ea40 	.word	0x2000ea40

08003ab8 <counterEtrRefSetDefault>:
 * @retval None
 * @state 	USED
 */
void counterEtrRefSetDefault(void)
{
	if(counter.state==COUNTER_ETR){
 8003ab8:	4b14      	ldr	r3, [pc, #80]	; (8003b0c <counterEtrRefSetDefault+0x54>)
 8003aba:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 8003abe:	2a01      	cmp	r2, #1
 8003ac0:	d017      	beq.n	8003af2 <counterEtrRefSetDefault+0x3a>
		counter.counterEtr.psc = TIM4_PSC;	
		counter.counterEtr.arr = TIM4_ARR;
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
	}else{
		counter.counterEtr.psc = 59999;	
 8003ac2:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8003ac6:	f8a3 239a 	strh.w	r2, [r3, #922]	; 0x39a
		counter.counterEtr.arr = 59999;
 8003aca:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
		counter.counterEtr.refBuffer = (counter.counterEtr.psc+1) * (counter.counterEtr.arr+1);
 8003ace:	f8b3 139a 	ldrh.w	r1, [r3, #922]	; 0x39a
 8003ad2:	f8b3 2398 	ldrh.w	r2, [r3, #920]	; 0x398
 8003ad6:	3201      	adds	r2, #1
 8003ad8:	fb02 2201 	mla	r2, r2, r1, r2
 8003adc:	f8c3 23a8 	str.w	r2, [r3, #936]	; 0x3a8
	}
	counter.counterEtr.etrp = 1;
	counter.counterEtr.buffer = 0;
 8003ae0:	2200      	movs	r2, #0
	counter.counterEtr.etrp = 1;
 8003ae2:	2101      	movs	r1, #1
 8003ae4:	f883 13a0 	strb.w	r1, [r3, #928]	; 0x3a0
	counter.counterEtr.buffer = 0;
 8003ae8:	f8c3 23a4 	str.w	r2, [r3, #932]	; 0x3a4
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;			
 8003aec:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
}
 8003af0:	4770      	bx	lr
		counter.counterEtr.psc = TIM4_PSC;	
 8003af2:	f641 401f 	movw	r0, #7199	; 0x1c1f
		counter.counterEtr.arr = TIM4_ARR;
 8003af6:	f240 31e7 	movw	r1, #999	; 0x3e7
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
 8003afa:	2264      	movs	r2, #100	; 0x64
		counter.counterEtr.psc = TIM4_PSC;	
 8003afc:	f8a3 039a 	strh.w	r0, [r3, #922]	; 0x39a
		counter.counterEtr.arr = TIM4_ARR;
 8003b00:	f8a3 1398 	strh.w	r1, [r3, #920]	; 0x398
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
 8003b04:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac
 8003b08:	e7ea      	b.n	8003ae0 <counterEtrRefSetDefault+0x28>
 8003b0a:	bf00      	nop
 8003b0c:	20004cc8 	.word	0x20004cc8

08003b10 <counterIcTiSetDefault>:

void counterIcTiSetDefault(void)
{
 8003b10:	b538      	push	{r3, r4, r5, lr}
	if(counter.state == COUNTER_IC){
 8003b12:	4c15      	ldr	r4, [pc, #84]	; (8003b68 <counterIcTiSetDefault+0x58>)
 8003b14:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b02      	cmp	r3, #2
		counter.counterIc.ic1BufferSize = 2;			/* the lowest value of icxBufferSize is 2! - 1 sample for IC frequency measuring */
		counter.counterIc.ic2BufferSize = 2;
		counter.icChannel1 = COUNTER_IRQ_IC_PASS;
 8003b1c:	f04f 0201 	mov.w	r2, #1
	if(counter.state == COUNTER_IC){
 8003b20:	d01b      	beq.n	8003b5a <counterIcTiSetDefault+0x4a>
		counter.icChannel2 = COUNTER_IRQ_IC_PASS;				
	}else{
		counter.counterIc.ic1BufferSize = 1;			/* only 1 sample for one event that occurs on one single channel */
		counter.counterIc.ic2BufferSize = 1;
		counter.counterIc.tiTimeout = 10000;
		counter.eventChan1 = EVENT_RISING;
 8003b22:	2300      	movs	r3, #0
		counter.counterIc.tiTimeout = 10000;
 8003b24:	f242 7110 	movw	r1, #10000	; 0x2710
		counter.counterIc.ic1BufferSize = 1;			/* only 1 sample for one event that occurs on one single channel */
 8003b28:	80e2      	strh	r2, [r4, #6]
		counter.counterIc.ic2BufferSize = 1;
 8003b2a:	8122      	strh	r2, [r4, #8]
		counter.counterIc.tiTimeout = 10000;
 8003b2c:	f8c4 1394 	str.w	r1, [r4, #916]	; 0x394
		counter.eventChan1 = EVENT_RISING;
 8003b30:	f884 33cb 	strb.w	r3, [r4, #971]	; 0x3cb
		counter.eventChan2 = EVENT_RISING;
 8003b34:	f884 33cc 	strb.w	r3, [r4, #972]	; 0x3cc
	}
	counter.counterIc.ic1psc = 1;
 8003b38:	2501      	movs	r5, #1
	counter.counterIc.ic2psc = 1;
	TIM_IC1_PSC_Config(1);
 8003b3a:	4628      	mov	r0, r5
	counter.counterIc.ic1psc = 1;
 8003b3c:	f884 5390 	strb.w	r5, [r4, #912]	; 0x390
	counter.counterIc.ic2psc = 1;
 8003b40:	f884 5391 	strb.w	r5, [r4, #913]	; 0x391
	TIM_IC1_PSC_Config(1);
 8003b44:	f00c fd7c 	bl	8010640 <TIM_IC1_PSC_Config>
	TIM_IC2_PSC_Config(1);	
 8003b48:	4628      	mov	r0, r5
 8003b4a:	f00c fd99 	bl	8010680 <TIM_IC2_PSC_Config>
	counter.counterIc.psc = 0;		
 8003b4e:	2200      	movs	r2, #0
	counter.counterIc.arr = 0xFFFFFFFF;
 8003b50:	f04f 33ff 	mov.w	r3, #4294967295
	counter.counterIc.psc = 0;		
 8003b54:	80a2      	strh	r2, [r4, #4]
	counter.counterIc.arr = 0xFFFFFFFF;
 8003b56:	6023      	str	r3, [r4, #0]
}
 8003b58:	bd38      	pop	{r3, r4, r5, pc}
		counter.counterIc.ic1BufferSize = 2;			/* the lowest value of icxBufferSize is 2! - 1 sample for IC frequency measuring */
 8003b5a:	80e3      	strh	r3, [r4, #6]
		counter.counterIc.ic2BufferSize = 2;
 8003b5c:	8123      	strh	r3, [r4, #8]
		counter.icChannel1 = COUNTER_IRQ_IC_PASS;
 8003b5e:	f884 23c6 	strb.w	r2, [r4, #966]	; 0x3c6
		counter.icChannel2 = COUNTER_IRQ_IC_PASS;				
 8003b62:	f884 23c7 	strb.w	r2, [r4, #967]	; 0x3c7
 8003b66:	e7e7      	b.n	8003b38 <counterIcTiSetDefault+0x28>
 8003b68:	20004cc8 	.word	0x20004cc8

08003b6c <GeneratorTask>:
 * task is getting messages from other tasks and takes care about generator functions
 * @param  Task handler, parameters pointer
 * @retval None
 */
//portTASK_FUNCTION(vScopeTask, pvParameters){	
void GeneratorTask(void const *argument){
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8

	//Build error on lines below? Lenght of Pin strings must be 4 chars long!!!
	CASSERT(sizeof(GEN_CH1_PIN_STR)==5);
	CASSERT(sizeof(GEN_CH2_PIN_STR)==5);

	uint16_t message = 0xFFFF;
 8003b70:	ae02      	add	r6, sp, #8
 * @param  None
 * @retval None
 */
void generatorSetDefault(void)
{
	generator.bufferMemory=generatorBuffer;
 8003b72:	4c5f      	ldr	r4, [pc, #380]	; (8003cf0 <GeneratorTask+0x184>)
	generatorMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8003b74:	4d5f      	ldr	r5, [pc, #380]	; (8003cf4 <GeneratorTask+0x188>)
	uint16_t message = 0xFFFF;
 8003b76:	f64f 73ff 	movw	r3, #65535	; 0xffff
	generatorMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	2102      	movs	r1, #2
 8003b7e:	201e      	movs	r0, #30
	uint16_t message = 0xFFFF;
 8003b80:	f826 3d02 	strh.w	r3, [r6, #-2]!
	generatorMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8003b84:	f008 fb5e 	bl	800c244 <xQueueGenericCreate>
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003b88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	generator.bufferMemory=generatorBuffer;
 8003b8c:	4a5a      	ldr	r2, [pc, #360]	; (8003cf8 <GeneratorTask+0x18c>)
 8003b8e:	6022      	str	r2, [r4, #0]
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
	}

	generator.numOfChannles=1;
 8003b90:	2701      	movs	r7, #1
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003b92:	6063      	str	r3, [r4, #4]
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003b94:	60e3      	str	r3, [r4, #12]
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003b96:	60a3      	str	r3, [r4, #8]
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003b98:	6123      	str	r3, [r4, #16]
	generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2;
 8003b9a:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
	generator.numOfChannles=1;
 8003b9e:	f884 702a 	strb.w	r7, [r4, #42]	; 0x2a
	generator.oneChanSamples[0]=MAX_GENERATOR_BUFF_SIZE/2;
	generator.pChanMem[0]=generatorBuffer;
	generator.state=GENERATOR_IDLE;
 8003ba2:	f04f 0800 	mov.w	r8, #0
	generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2;
 8003ba6:	63a3      	str	r3, [r4, #56]	; 0x38
	generator.oneChanSamples[0]=MAX_GENERATOR_BUFF_SIZE/2;
 8003ba8:	86a3      	strh	r3, [r4, #52]	; 0x34
	generator.DAC_res=DAC_DATA_DEPTH;
 8003baa:	230c      	movs	r3, #12
	generator.pChanMem[0]=generatorBuffer;
 8003bac:	62e2      	str	r2, [r4, #44]	; 0x2c
	generatorMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8003bae:	6028      	str	r0, [r5, #0]
	generator.state=GENERATOR_IDLE;
 8003bb0:	f884 8028 	strb.w	r8, [r4, #40]	; 0x28
	generator.DAC_res=DAC_DATA_DEPTH;
 8003bb4:	87a3      	strh	r3, [r4, #60]	; 0x3c
		xQueueReceive(generatorMessageQueue, &message, portMAX_DELAY);
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bbc:	4631      	mov	r1, r6
 8003bbe:	f008 fe2d 	bl	800c81c <xQueueGenericReceive>
		switch(message){
 8003bc2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003bc6:	3b21      	subs	r3, #33	; 0x21
 8003bc8:	2b13      	cmp	r3, #19
 8003bca:	d80d      	bhi.n	8003be8 <GeneratorTask+0x7c>
 8003bcc:	e8df f003 	tbb	[pc, r3]
 8003bd0:	0c0c3f3a 	.word	0x0c0c3f3a
 8003bd4:	0c0e1928 	.word	0x0c0e1928
 8003bd8:	0c0c0c0c 	.word	0x0c0c0c0c
 8003bdc:	0c0c0c0c 	.word	0x0c0c0c0c
 8003be0:	0a0c0c0c 	.word	0x0a0c0c0c
			if(generator.state==GENERATOR_IDLE){}
 8003be4:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003be8:	6828      	ldr	r0, [r5, #0]
 8003bea:	e7e4      	b.n	8003bb6 <GeneratorTask+0x4a>
			if(generator.modeState==GENERATOR_DAC){				
 8003bec:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d058      	beq.n	8003ca6 <GeneratorTask+0x13a>
			}else if(generator.modeState==GENERATOR_PWM){
 8003bf4:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d1f5      	bne.n	8003be8 <GeneratorTask+0x7c>
				TIMGenPwmDeinit();
 8003bfc:	f00d fa7a 	bl	80110f4 <TIMGenPwmDeinit>
 8003c00:	e7f2      	b.n	8003be8 <GeneratorTask+0x7c>
			if(generator.state==GENERATOR_RUN){
 8003c02:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d1ee      	bne.n	8003be8 <GeneratorTask+0x7c>
				if(generator.modeState==GENERATOR_DAC){
 8003c0a:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d04c      	beq.n	8003cac <GeneratorTask+0x140>
				}else if(generator.modeState==GENERATOR_PWM){
 8003c12:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d05f      	beq.n	8003cda <GeneratorTask+0x16e>
				generator.state=GENERATOR_IDLE;
 8003c1a:	f884 8028 	strb.w	r8, [r4, #40]	; 0x28
 8003c1e:	e7e3      	b.n	8003be8 <GeneratorTask+0x7c>
			if(generator.state==GENERATOR_IDLE){
 8003c20:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003c24:	f003 0aff 	and.w	sl, r3, #255	; 0xff
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d1dd      	bne.n	8003be8 <GeneratorTask+0x7c>
				if(generator.modeState==GENERATOR_DAC){
 8003c2c:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003c30:	f003 09ff 	and.w	r9, r3, #255	; 0xff
 8003c34:	b193      	cbz	r3, 8003c5c <GeneratorTask+0xf0>
				}else if(generator.modeState==GENERATOR_PWM){
 8003c36:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d039      	beq.n	8003cb2 <GeneratorTask+0x146>
				generator.state=GENERATOR_RUN;
 8003c3e:	f884 7028 	strb.w	r7, [r4, #40]	; 0x28
 8003c42:	e7d1      	b.n	8003be8 <GeneratorTask+0x7c>
	generator.modeState = GENERATOR_DAC;
 8003c44:	f884 8029 	strb.w	r8, [r4, #41]	; 0x29
			TIMGenInit();
 8003c48:	f00d f852 	bl	8010cf0 <TIMGenInit>
			break;
 8003c4c:	e7cc      	b.n	8003be8 <GeneratorTask+0x7c>
	generator.modeState = GENERATOR_PWM;
 8003c4e:	f884 7029 	strb.w	r7, [r4, #41]	; 0x29
			TIMGenPwmInit();
 8003c52:	f00d f939 	bl	8010ec8 <TIMGenPwmInit>
			break;
 8003c56:	e7c7      	b.n	8003be8 <GeneratorTask+0x7c>
 * @param  None
 * @retval None
 */
void genInit(void)
{	
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
 8003c58:	f04f 0901 	mov.w	r9, #1
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003c5c:	eb04 0389 	add.w	r3, r4, r9, lsl #2
 8003c60:	fa5f fa89 	uxtb.w	sl, r9
 8003c64:	6858      	ldr	r0, [r3, #4]
 8003c66:	4651      	mov	r1, sl
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f00c ffc9 	bl	8010c00 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003c6e:	f894 102a 	ldrb.w	r1, [r4, #42]	; 0x2a
			DAC_DMA_Reconfig(i,(uint32_t *)generator.pChanMem[i], generator.oneChanSamples[i]);
 8003c72:	f109 020a 	add.w	r2, r9, #10
 8003c76:	f109 0318 	add.w	r3, r9, #24
 8003c7a:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
 8003c7e:	eb04 0343 	add.w	r3, r4, r3, lsl #1
		if(generator.numOfChannles>i){
 8003c82:	458a      	cmp	sl, r1
		}else{
			DAC_DMA_Reconfig(i,NULL,0);
 8003c84:	f04f 0200 	mov.w	r2, #0
 8003c88:	4611      	mov	r1, r2
			DAC_DMA_Reconfig(i,(uint32_t *)generator.pChanMem[i], generator.oneChanSamples[i]);
 8003c8a:	4650      	mov	r0, sl
 8003c8c:	bf3a      	itte	cc
 8003c8e:	f8dc 1004 	ldrcc.w	r1, [ip, #4]
 8003c92:	889a      	ldrhcc	r2, [r3, #4]
			DAC_DMA_Reconfig(i,NULL,0);
 8003c94:	4650      	movcs	r0, sl
 8003c96:	f00b f81b 	bl	800ecd0 <DAC_DMA_Reconfig>
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
 8003c9a:	f1b9 0f00 	cmp.w	r9, #0
 8003c9e:	d0db      	beq.n	8003c58 <GeneratorTask+0xec>
					GeneratingEnable();
 8003ca0:	f00b f83c 	bl	800ed1c <GeneratingEnable>
 8003ca4:	e7cb      	b.n	8003c3e <GeneratorTask+0xd2>
				TIMGenDacDeinit();
 8003ca6:	f00d f859 	bl	8010d5c <TIMGenDacDeinit>
 8003caa:	e79d      	b.n	8003be8 <GeneratorTask+0x7c>
					GeneratingDisable();
 8003cac:	f00b f864 	bl	800ed78 <GeneratingDisable>
 8003cb0:	e7b3      	b.n	8003c1a <GeneratorTask+0xae>
 * @retval None
 */
void genPwmInit(void)
{	
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003cb2:	6860      	ldr	r0, [r4, #4]
 8003cb4:	4652      	mov	r2, sl
 8003cb6:	4651      	mov	r1, sl
 8003cb8:	f00c ffa2 	bl	8010c00 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003cbc:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8003cc0:	b993      	cbnz	r3, 8003ce8 <GeneratorTask+0x17c>
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003cc2:	68a0      	ldr	r0, [r4, #8]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	2101      	movs	r1, #1
 8003cc8:	f00c ff9a 	bl	8010c00 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003ccc:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d805      	bhi.n	8003ce0 <GeneratorTask+0x174>
					PWMGeneratingEnable();
 8003cd4:	f00d f88a 	bl	8010dec <PWMGeneratingEnable>
 8003cd8:	e7b1      	b.n	8003c3e <GeneratorTask+0xd2>
					PWMGeneratingDisable();
 8003cda:	f00d f8c7 	bl	8010e6c <PWMGeneratingDisable>
 8003cde:	e79c      	b.n	8003c1a <GeneratorTask+0xae>
			TIM_DMA_Reconfig(i);			
 8003ce0:	2001      	movs	r0, #1
 8003ce2:	f00d f857 	bl	8010d94 <TIM_DMA_Reconfig>
 8003ce6:	e7f5      	b.n	8003cd4 <GeneratorTask+0x168>
 8003ce8:	4650      	mov	r0, sl
 8003cea:	f00d f853 	bl	8010d94 <TIM_DMA_Reconfig>
 8003cee:	e7e8      	b.n	8003cc2 <GeneratorTask+0x156>
 8003cf0:	200050a0 	.word	0x200050a0
 8003cf4:	200050e0 	.word	0x200050e0
 8003cf8:	200050e4 	.word	0x200050e4

08003cfc <genSetMode>:
{
 8003cfc:	b500      	push	{lr}
 8003cfe:	b083      	sub	sp, #12
	switch(mode){
 8003d00:	b178      	cbz	r0, 8003d22 <genSetMode+0x26>
 8003d02:	2801      	cmp	r0, #1
 8003d04:	d10a      	bne.n	8003d1c <genSetMode+0x20>
		passMsg = MSG_GEN_PWM_MODE;
 8003d06:	a902      	add	r1, sp, #8
 8003d08:	2322      	movs	r3, #34	; 0x22
 8003d0a:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003d0e:	4b0c      	ldr	r3, [pc, #48]	; (8003d40 <genSetMode+0x44>)
 8003d10:	f04f 32ff 	mov.w	r2, #4294967295
 8003d14:	6818      	ldr	r0, [r3, #0]
 8003d16:	2300      	movs	r3, #0
 8003d18:	f008 fad8 	bl	800c2cc <xQueueGenericSend>
}
 8003d1c:	b003      	add	sp, #12
 8003d1e:	f85d fb04 	ldr.w	pc, [sp], #4
		passMsg = MSG_GEN_DAC_MODE;
 8003d22:	a902      	add	r1, sp, #8
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003d24:	4a06      	ldr	r2, [pc, #24]	; (8003d40 <genSetMode+0x44>)
		passMsg = MSG_GEN_DAC_MODE;
 8003d26:	2321      	movs	r3, #33	; 0x21
 8003d28:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	6810      	ldr	r0, [r2, #0]
 8003d30:	f04f 32ff 	mov.w	r2, #4294967295
 8003d34:	f008 faca 	bl	800c2cc <xQueueGenericSend>
}
 8003d38:	b003      	add	sp, #12
 8003d3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d3e:	bf00      	nop
 8003d40:	200050e0 	.word	0x200050e0

08003d44 <generator_deinit>:
	switch(generator.modeState){
 8003d44:	4b06      	ldr	r3, [pc, #24]	; (8003d60 <generator_deinit+0x1c>)
 8003d46:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003d4a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003d4e:	b123      	cbz	r3, 8003d5a <generator_deinit+0x16>
 8003d50:	2a01      	cmp	r2, #1
 8003d52:	d101      	bne.n	8003d58 <generator_deinit+0x14>
		TIMGenPwmDeinit();
 8003d54:	f00d b9ce 	b.w	80110f4 <TIMGenPwmDeinit>
}
 8003d58:	4770      	bx	lr
		TIMGenDacDeinit();
 8003d5a:	f00c bfff 	b.w	8010d5c <TIMGenDacDeinit>
 8003d5e:	bf00      	nop
 8003d60:	200050a0 	.word	0x200050a0

08003d64 <genPwmSetFrequency>:
		}
	}
}

void genPwmSetFrequency(double freq, uint8_t channel){
 8003d64:	b510      	push	{r4, lr}
 8003d66:	4604      	mov	r4, r0
 8003d68:	b082      	sub	sp, #8
	double realPwmFrq;
	realPwmFrq = TIM_Reconfig_GenPwm(freq, channel);
 8003d6a:	f00c ff6d 	bl	8010c48 <TIM_Reconfig_GenPwm>

	uint16_t passMsg;
	if(channel == 0){
 8003d6e:	b19c      	cbz	r4, 8003d98 <genPwmSetFrequency+0x34>
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH1;
		generator.realPwmFreqCh1 = realPwmFrq;
	}else if(channel == 1){
 8003d70:	2c01      	cmp	r4, #1
 8003d72:	d00a      	beq.n	8003d8a <genPwmSetFrequency+0x26>
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH2;
		generator.realPwmFreqCh2 = realPwmFrq;
	}
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003d74:	4a0c      	ldr	r2, [pc, #48]	; (8003da8 <genPwmSetFrequency+0x44>)
 8003d76:	2300      	movs	r3, #0
 8003d78:	6810      	ldr	r0, [r2, #0]
 8003d7a:	f10d 0106 	add.w	r1, sp, #6
 8003d7e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d82:	f008 faa3 	bl	800c2cc <xQueueGenericSend>
}
 8003d86:	b002      	add	sp, #8
 8003d88:	bd10      	pop	{r4, pc}
		generator.realPwmFreqCh2 = realPwmFrq;
 8003d8a:	4b08      	ldr	r3, [pc, #32]	; (8003dac <genPwmSetFrequency+0x48>)
 8003d8c:	ed83 0b08 	vstr	d0, [r3, #32]
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH2;
 8003d90:	2324      	movs	r3, #36	; 0x24
 8003d92:	f8ad 3006 	strh.w	r3, [sp, #6]
 8003d96:	e7ed      	b.n	8003d74 <genPwmSetFrequency+0x10>
		generator.realPwmFreqCh1 = realPwmFrq;
 8003d98:	4a04      	ldr	r2, [pc, #16]	; (8003dac <genPwmSetFrequency+0x48>)
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH1;
 8003d9a:	2323      	movs	r3, #35	; 0x23
		generator.realPwmFreqCh1 = realPwmFrq;
 8003d9c:	ed82 0b06 	vstr	d0, [r2, #24]
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH1;
 8003da0:	f8ad 3006 	strh.w	r3, [sp, #6]
 8003da4:	e7e6      	b.n	8003d74 <genPwmSetFrequency+0x10>
 8003da6:	bf00      	nop
 8003da8:	20004cb4 	.word	0x20004cb4
 8003dac:	200050a0 	.word	0x200050a0

08003db0 <genSetData>:
/**
 * @brief  Common Generator set data length function.
 * @param
 * @retval None
 */
uint8_t genSetData(uint16_t index,uint8_t length,uint8_t chan){
 8003db0:	b530      	push	{r4, r5, lr}
	uint8_t result = GEN_INVALID_STATE;
	if(generator.state==GENERATOR_IDLE ){
 8003db2:	4c21      	ldr	r4, [pc, #132]	; (8003e38 <genSetData+0x88>)
uint8_t genSetData(uint16_t index,uint8_t length,uint8_t chan){
 8003db4:	b083      	sub	sp, #12
	if(generator.state==GENERATOR_IDLE ){
 8003db6:	f894 5028 	ldrb.w	r5, [r4, #40]	; 0x28
	uint8_t result = GEN_INVALID_STATE;
 8003dba:	2365      	movs	r3, #101	; 0x65
 8003dbc:	f88d 3005 	strb.w	r3, [sp, #5]
	if(generator.state==GENERATOR_IDLE ){
 8003dc0:	b9e5      	cbnz	r5, 8003dfc <genSetData+0x4c>
		if ((index*2+length)/2<=generator.oneChanSamples[chan-1] && generator.numOfChannles>=chan){
 8003dc2:	f102 0317 	add.w	r3, r2, #23
 8003dc6:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8003dca:	0040      	lsls	r0, r0, #1
 8003dcc:	889b      	ldrh	r3, [r3, #4]
 8003dce:	180d      	adds	r5, r1, r0
 8003dd0:	ebb3 0f55 	cmp.w	r3, r5, lsr #1
 8003dd4:	da02      	bge.n	8003ddc <genSetData+0x2c>
 8003dd6:	2066      	movs	r0, #102	; 0x66
		}else{
			result = GEN_OUT_OF_MEMORY;
		}
	}
	return result;
}
 8003dd8:	b003      	add	sp, #12
 8003dda:	bd30      	pop	{r4, r5, pc}
		if ((index*2+length)/2<=generator.oneChanSamples[chan-1] && generator.numOfChannles>=chan){
 8003ddc:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d3f8      	bcc.n	8003dd6 <genSetData+0x26>
			if(commBufferReadNBytes((uint8_t *)generator.pChanMem[chan-1]+index*2,length)==length && commBufferReadByte(&result)==0 && result==';'){
 8003de4:	3209      	adds	r2, #9
 8003de6:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8003dea:	460d      	mov	r5, r1
 8003dec:	6863      	ldr	r3, [r4, #4]
 8003dee:	4418      	add	r0, r3
 8003df0:	f7fe fa42 	bl	8002278 <commBufferReadNBytes>
 8003df4:	42a8      	cmp	r0, r5
 8003df6:	d004      	beq.n	8003e02 <genSetData+0x52>
 8003df8:	206d      	movs	r0, #109	; 0x6d
 8003dfa:	e7ed      	b.n	8003dd8 <genSetData+0x28>
 8003dfc:	4618      	mov	r0, r3
}
 8003dfe:	b003      	add	sp, #12
 8003e00:	bd30      	pop	{r4, r5, pc}
			if(commBufferReadNBytes((uint8_t *)generator.pChanMem[chan-1]+index*2,length)==length && commBufferReadByte(&result)==0 && result==';'){
 8003e02:	f10d 0005 	add.w	r0, sp, #5
 8003e06:	f7fe fa0b 	bl	8002220 <commBufferReadByte>
 8003e0a:	2800      	cmp	r0, #0
 8003e0c:	d1f4      	bne.n	8003df8 <genSetData+0x48>
 8003e0e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003e12:	2b3b      	cmp	r3, #59	; 0x3b
 8003e14:	d1f0      	bne.n	8003df8 <genSetData+0x48>
				uint16_t passMsg = MSG_INVALIDATE;
 8003e16:	a902      	add	r1, sp, #8
				xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003e18:	4a08      	ldr	r2, [pc, #32]	; (8003e3c <genSetData+0x8c>)
				result = 0;
 8003e1a:	f88d 0005 	strb.w	r0, [sp, #5]
				uint16_t passMsg = MSG_INVALIDATE;
 8003e1e:	2334      	movs	r3, #52	; 0x34
 8003e20:	f821 3d02 	strh.w	r3, [r1, #-2]!
				xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003e24:	4603      	mov	r3, r0
 8003e26:	6810      	ldr	r0, [r2, #0]
 8003e28:	f04f 32ff 	mov.w	r2, #4294967295
 8003e2c:	f008 fa4e 	bl	800c2cc <xQueueGenericSend>
 8003e30:	f89d 0005 	ldrb.w	r0, [sp, #5]
			if(commBufferReadNBytes((uint8_t *)generator.pChanMem[chan-1]+index*2,length)==length && commBufferReadByte(&result)==0 && result==';'){
 8003e34:	e7d0      	b.n	8003dd8 <genSetData+0x28>
 8003e36:	bf00      	nop
 8003e38:	200050a0 	.word	0x200050a0
 8003e3c:	200050e0 	.word	0x200050e0

08003e40 <genSetFrequency>:
 * @retval None
 */
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
	uint8_t result = GEN_TO_HIGH_FREQ;
	uint32_t realFreq;
	if(freq<=MAX_GENERATING_FREQ){
 8003e40:	4b0c      	ldr	r3, [pc, #48]	; (8003e74 <genSetFrequency+0x34>)
 8003e42:	4298      	cmp	r0, r3
 8003e44:	d813      	bhi.n	8003e6e <genSetFrequency+0x2e>
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
 8003e46:	b530      	push	{r4, r5, lr}
		generator.generatingFrequency[chan-1] = freq;
 8003e48:	4d0b      	ldr	r5, [pc, #44]	; (8003e78 <genSetFrequency+0x38>)
 8003e4a:	460c      	mov	r4, r1
 8003e4c:	3901      	subs	r1, #1
 8003e4e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
 8003e52:	b083      	sub	sp, #12
		generator.generatingFrequency[chan-1] = freq;
 8003e54:	6058      	str	r0, [r3, #4]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8003e56:	b2c9      	uxtb	r1, r1
 8003e58:	6858      	ldr	r0, [r3, #4]
 8003e5a:	aa01      	add	r2, sp, #4
 8003e5c:	f00c fed0 	bl	8010c00 <TIM_Reconfig_gen>
		generator.realGenFrequency[chan-1] = realFreq;
 8003e60:	3401      	adds	r4, #1
 8003e62:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8003e66:	9b01      	ldr	r3, [sp, #4]
 8003e68:	6063      	str	r3, [r4, #4]
	}
	return result;
}
 8003e6a:	b003      	add	sp, #12
 8003e6c:	bd30      	pop	{r4, r5, pc}
	uint8_t result = GEN_TO_HIGH_FREQ;
 8003e6e:	2069      	movs	r0, #105	; 0x69
}
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	001e8480 	.word	0x001e8480
 8003e78:	200050a0 	.word	0x200050a0

08003e7c <genSendRealSamplingFreq>:
/**
 * @brief  Common function for sending real sampling frequency.
 * @param  None
 * @retval None
 */
void genSendRealSamplingFreq(void){
 8003e7c:	b530      	push	{r4, r5, lr}
 8003e7e:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH1;
 8003e80:	ac02      	add	r4, sp, #8
 8003e82:	2328      	movs	r3, #40	; 0x28
 8003e84:	f824 3d02 	strh.w	r3, [r4, #-2]!
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003e88:	4d09      	ldr	r5, [pc, #36]	; (8003eb0 <genSendRealSamplingFreq+0x34>)
 8003e8a:	4621      	mov	r1, r4
 8003e8c:	6828      	ldr	r0, [r5, #0]
 8003e8e:	2300      	movs	r3, #0
 8003e90:	f04f 32ff 	mov.w	r2, #4294967295
 8003e94:	f008 fa1a 	bl	800c2cc <xQueueGenericSend>
	passMsg = MSG_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH2;
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003e98:	4621      	mov	r1, r4
 8003e9a:	6828      	ldr	r0, [r5, #0]
	passMsg = MSG_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH2;
 8003e9c:	2429      	movs	r4, #41	; 0x29
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	f04f 32ff 	mov.w	r2, #4294967295
	passMsg = MSG_GEN_SIGNAL_REAL_SAMPLING_FREQ_CH2;
 8003ea4:	f8ad 4006 	strh.w	r4, [sp, #6]
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003ea8:	f008 fa10 	bl	800c2cc <xQueueGenericSend>
}
 8003eac:	b003      	add	sp, #12
 8003eae:	bd30      	pop	{r4, r5, pc}
 8003eb0:	20004cb4 	.word	0x20004cb4

08003eb4 <genDataOKSendNext>:

void genDataOKSendNext(void){
 8003eb4:	b500      	push	{lr}
 8003eb6:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_NEXT;
 8003eb8:	a902      	add	r1, sp, #8
 8003eba:	232a      	movs	r3, #42	; 0x2a
 8003ebc:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003ec0:	4b04      	ldr	r3, [pc, #16]	; (8003ed4 <genDataOKSendNext+0x20>)
 8003ec2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec6:	6818      	ldr	r0, [r3, #0]
 8003ec8:	2300      	movs	r3, #0
 8003eca:	f008 f9ff 	bl	800c2cc <xQueueGenericSend>
}
 8003ece:	b003      	add	sp, #12
 8003ed0:	f85d fb04 	ldr.w	pc, [sp], #4
 8003ed4:	20004cb4 	.word	0x20004cb4

08003ed8 <genStatusOK>:

void genStatusOK(void){
 8003ed8:	b500      	push	{lr}
 8003eda:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_OK;
 8003edc:	a902      	add	r1, sp, #8
 8003ede:	232b      	movs	r3, #43	; 0x2b
 8003ee0:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003ee4:	4b04      	ldr	r3, [pc, #16]	; (8003ef8 <genStatusOK+0x20>)
 8003ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8003eea:	6818      	ldr	r0, [r3, #0]
 8003eec:	2300      	movs	r3, #0
 8003eee:	f008 f9ed 	bl	800c2cc <xQueueGenericSend>
}
 8003ef2:	b003      	add	sp, #12
 8003ef4:	f85d fb04 	ldr.w	pc, [sp], #4
 8003ef8:	20004cb4 	.word	0x20004cb4

08003efc <genGetRealSmplFreq>:

uint32_t genGetRealSmplFreq(uint8_t chan){
	return generator.realGenFrequency[chan-1];
 8003efc:	4b02      	ldr	r3, [pc, #8]	; (8003f08 <genGetRealSmplFreq+0xc>)
 8003efe:	3001      	adds	r0, #1
 8003f00:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8003f04:	6858      	ldr	r0, [r3, #4]
}
 8003f06:	4770      	bx	lr
 8003f08:	200050a0 	.word	0x200050a0

08003f0c <genSetLength>:

uint8_t genSetLength(uint32_t length,uint8_t chan){
 8003f0c:	b530      	push	{r4, r5, lr}
	uint8_t result=GEN_INVALID_STATE;
	if(generator.state==GENERATOR_IDLE){
 8003f0e:	4b16      	ldr	r3, [pc, #88]	; (8003f68 <genSetLength+0x5c>)
 8003f10:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
uint8_t genSetLength(uint32_t length,uint8_t chan){
 8003f14:	b083      	sub	sp, #12
	if(generator.state==GENERATOR_IDLE){
 8003f16:	bb12      	cbnz	r2, 8003f5e <genSetLength+0x52>
 8003f18:	f002 05ff 	and.w	r5, r2, #255	; 0xff
		uint32_t smpTmp=generator.maxOneChanSamples;
 8003f1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
		if(length<=generator.maxOneChanSamples){
 8003f1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f20:	4290      	cmp	r0, r2
 8003f22:	d90e      	bls.n	8003f42 <genSetLength+0x36>
			generator.oneChanSamples[chan-1]=length;
			clearGenBuffer();
			result=0;
		}else{
			result = GEN_BUFFER_SIZE_ERR;
 8003f24:	2467      	movs	r4, #103	; 0x67
		}
		uint16_t passMsg = MSG_INVALIDATE;
 8003f26:	a902      	add	r1, sp, #8
 8003f28:	2334      	movs	r3, #52	; 0x34
 8003f2a:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003f2e:	4b0f      	ldr	r3, [pc, #60]	; (8003f6c <genSetLength+0x60>)
 8003f30:	f04f 32ff 	mov.w	r2, #4294967295
 8003f34:	6818      	ldr	r0, [r3, #0]
 8003f36:	2300      	movs	r3, #0
 8003f38:	f008 f9c8 	bl	800c2cc <xQueueGenericSend>
	}
	return result;
}
 8003f3c:	4620      	mov	r0, r4
 8003f3e:	b003      	add	sp, #12
 8003f40:	bd30      	pop	{r4, r5, pc}
			generator.oneChanSamples[chan-1]=length;
 8003f42:	f101 0217 	add.w	r2, r1, #23
 8003f46:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8003f4a:	b284      	uxth	r4, r0
 8003f4c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003f50:	4629      	mov	r1, r5
 8003f52:	4807      	ldr	r0, [pc, #28]	; (8003f70 <genSetLength+0x64>)
 8003f54:	809c      	strh	r4, [r3, #4]
			result=0;
 8003f56:	462c      	mov	r4, r5
 8003f58:	f00d ff63 	bl	8011e22 <memset>
 8003f5c:	e7e3      	b.n	8003f26 <genSetLength+0x1a>
	uint8_t result=GEN_INVALID_STATE;
 8003f5e:	2465      	movs	r4, #101	; 0x65
}
 8003f60:	4620      	mov	r0, r4
 8003f62:	b003      	add	sp, #12
 8003f64:	bd30      	pop	{r4, r5, pc}
 8003f66:	bf00      	nop
 8003f68:	200050a0 	.word	0x200050a0
 8003f6c:	200050e0 	.word	0x200050e0
 8003f70:	200050e4 	.word	0x200050e4

08003f74 <genSetNumOfChannels>:



uint8_t genSetNumOfChannels(uint8_t chan){
	uint8_t result=GEN_INVALID_STATE;
	uint8_t chanTmp=generator.numOfChannles;
 8003f74:	491e      	ldr	r1, [pc, #120]	; (8003ff0 <genSetNumOfChannels+0x7c>)
 8003f76:	f891 302a 	ldrb.w	r3, [r1, #42]	; 0x2a
	if(generator.state==GENERATOR_IDLE){
 8003f7a:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 8003f7e:	b9ca      	cbnz	r2, 8003fb4 <genSetNumOfChannels+0x40>
		if(chan<=MAX_DAC_CHANNELS){
 8003f80:	2802      	cmp	r0, #2
 8003f82:	d817      	bhi.n	8003fb4 <genSetNumOfChannels+0x40>
uint8_t genSetNumOfChannels(uint8_t chan){
 8003f84:	b510      	push	{r4, lr}
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	f44f 647a 	mov.w	r4, #4000	; 0xfa0
 8003f8c:	b082      	sub	sp, #8
 8003f8e:	fb94 f4f0 	sdiv	r4, r4, r0
			while(chanTmp>0){
 8003f92:	b18b      	cbz	r3, 8003fb8 <genSetNumOfChannels+0x44>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8003f94:	3b01      	subs	r3, #1
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	e002      	b.n	8003fa0 <genSetNumOfChannels+0x2c>
 8003f9a:	1e5a      	subs	r2, r3, #1
			while(chanTmp>0){
 8003f9c:	b163      	cbz	r3, 8003fb8 <genSetNumOfChannels+0x44>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8003f9e:	b2d3      	uxtb	r3, r2
 8003fa0:	f103 0218 	add.w	r2, r3, #24
 8003fa4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8003fa8:	8892      	ldrh	r2, [r2, #4]
 8003faa:	4294      	cmp	r4, r2
 8003fac:	daf5      	bge.n	8003f9a <genSetNumOfChannels+0x26>
					return GEN_BUFFER_SIZE_ERR;
 8003fae:	2067      	movs	r0, #103	; 0x67
			uint16_t passMsg = MSG_INVALIDATE;
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
		}
	}
	return result;
}
 8003fb0:	b002      	add	sp, #8
 8003fb2:	bd10      	pop	{r4, pc}
	uint8_t result=GEN_INVALID_STATE;
 8003fb4:	2065      	movs	r0, #101	; 0x65
}
 8003fb6:	4770      	bx	lr
			generator.numOfChannles=chan;
 8003fb8:	f881 002a 	strb.w	r0, [r1, #42]	; 0x2a
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 8003fbc:	638c      	str	r4, [r1, #56]	; 0x38
			for(uint8_t i=0;i<chan;i++){
 8003fbe:	b140      	cbz	r0, 8003fd2 <genSetNumOfChannels+0x5e>
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003fc0:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <genSetNumOfChannels+0x80>)
 8003fc2:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8003fc4:	62cb      	str	r3, [r1, #44]	; 0x2c
			for(uint8_t i=0;i<chan;i++){
 8003fc6:	2802      	cmp	r0, #2
 8003fc8:	d103      	bne.n	8003fd2 <genSetNumOfChannels+0x5e>
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003fca:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8003fcc:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8003fd0:	630b      	str	r3, [r1, #48]	; 0x30
			uint16_t passMsg = MSG_INVALIDATE;
 8003fd2:	a902      	add	r1, sp, #8
 8003fd4:	2334      	movs	r3, #52	; 0x34
 8003fd6:	f821 3d02 	strh.w	r3, [r1, #-2]!
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003fda:	4b07      	ldr	r3, [pc, #28]	; (8003ff8 <genSetNumOfChannels+0x84>)
 8003fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8003fe0:	6818      	ldr	r0, [r3, #0]
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f008 f972 	bl	800c2cc <xQueueGenericSend>
 8003fe8:	2000      	movs	r0, #0
}
 8003fea:	b002      	add	sp, #8
 8003fec:	bd10      	pop	{r4, pc}
 8003fee:	bf00      	nop
 8003ff0:	200050a0 	.word	0x200050a0
 8003ff4:	200050e4 	.word	0x200050e4
 8003ff8:	200050e0 	.word	0x200050e0

08003ffc <genSetOutputBuffer>:
		generatorBuffer[i]=0;
	}
}

void genSetOutputBuffer(void){
	DACSetOutputBuffer();
 8003ffc:	f00a be82 	b.w	800ed04 <DACSetOutputBuffer>

08004000 <genUnsetOutputBuffer>:
}

void genUnsetOutputBuffer(void){
	DACUnsetOutputBuffer();
 8004000:	f00a be86 	b.w	800ed10 <DACUnsetOutputBuffer>

08004004 <genSetDAC>:
}

uint8_t genSetDAC(uint16_t chann1,uint16_t chann2){
 8004004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t result=0;
	if(generator.state==GENERATOR_IDLE){
 8004008:	4c5f      	ldr	r4, [pc, #380]	; (8004188 <genSetDAC+0x184>)
 800400a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
uint8_t genSetDAC(uint16_t chann1,uint16_t chann2){
 800400e:	b082      	sub	sp, #8
 8004010:	4681      	mov	r9, r0
 8004012:	4688      	mov	r8, r1
	if(generator.state==GENERATOR_IDLE){
 8004014:	bb5b      	cbnz	r3, 800406e <genSetDAC+0x6a>
	if(generator.state==GENERATOR_IDLE){
 8004016:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800401a:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 800401e:	2b00      	cmp	r3, #0
 8004020:	d055      	beq.n	80040ce <genSetDAC+0xca>
 8004022:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8004026:	4f59      	ldr	r7, [pc, #356]	; (800418c <genSetDAC+0x188>)
 8004028:	2565      	movs	r5, #101	; 0x65
 800402a:	ae01      	add	r6, sp, #4
 800402c:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8004030:	2b00      	cmp	r3, #0
 8004032:	d063      	beq.n	80040fc <genSetDAC+0xf8>
	uint8_t chanTmp=generator.numOfChannles;
 8004034:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
	if(generator.state==GENERATOR_IDLE){
 8004038:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 800403c:	3565      	adds	r5, #101	; 0x65
 800403e:	b2ed      	uxtb	r5, r5
	uint8_t chanTmp=generator.numOfChannles;
 8004040:	b2db      	uxtb	r3, r3
	if(generator.state==GENERATOR_IDLE){
 8004042:	2a00      	cmp	r2, #0
 8004044:	d177      	bne.n	8004136 <genSetDAC+0x132>
			while(chanTmp>0){
 8004046:	2b00      	cmp	r3, #0
 8004048:	d078      	beq.n	800413c <genSetDAC+0x138>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 800404a:	3b01      	subs	r3, #1
 800404c:	b2db      	uxtb	r3, r3
 800404e:	e003      	b.n	8004058 <genSetDAC+0x54>
 8004050:	1e5a      	subs	r2, r3, #1
			while(chanTmp>0){
 8004052:	2b00      	cmp	r3, #0
 8004054:	d072      	beq.n	800413c <genSetDAC+0x138>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8004056:	b2d3      	uxtb	r3, r2
 8004058:	f103 0218 	add.w	r2, r3, #24
 800405c:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 8004060:	8892      	ldrh	r2, [r2, #4]
 8004062:	f5b2 6ffa 	cmp.w	r2, #2000	; 0x7d0
 8004066:	d9f3      	bls.n	8004050 <genSetDAC+0x4c>
 8004068:	3567      	adds	r5, #103	; 0x67
 800406a:	b2ed      	uxtb	r5, r5
 800406c:	e002      	b.n	8004074 <genSetDAC+0x70>
 800406e:	4f47      	ldr	r7, [pc, #284]	; (800418c <genSetDAC+0x188>)
	uint8_t result=0;
 8004070:	2500      	movs	r5, #0
 8004072:	ae01      	add	r6, sp, #4
			result+=genSetLength(1,i+1);
		}
		result+=genSetNumOfChannels(MAX_DAC_CHANNELS);
	}
	if(MAX_DAC_CHANNELS>0){
		*generator.pChanMem[0]=chann1;
 8004074:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		generator.generatingFrequency[chan-1] = freq;
 8004076:	f04f 0a64 	mov.w	sl, #100	; 0x64
		*generator.pChanMem[0]=chann1;
 800407a:	f8a3 9000 	strh.w	r9, [r3]
		generator.generatingFrequency[chan-1] = freq;
 800407e:	f8c4 a004 	str.w	sl, [r4, #4]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8004082:	4632      	mov	r2, r6
 8004084:	6860      	ldr	r0, [r4, #4]
 8004086:	2100      	movs	r1, #0
 8004088:	f00c fdba 	bl	8010c00 <TIM_Reconfig_gen>
		generator.realGenFrequency[chan-1] = realFreq;
 800408c:	9b01      	ldr	r3, [sp, #4]
 800408e:	60e3      	str	r3, [r4, #12]
		result+=genSetFrequency(100,1);
	}
	if(MAX_DAC_CHANNELS>1){
		*generator.pChanMem[1]=chann2;
 8004090:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004092:	f8a3 8000 	strh.w	r8, [r3]
		generator.generatingFrequency[chan-1] = freq;
 8004096:	f8c4 a008 	str.w	sl, [r4, #8]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 800409a:	68a3      	ldr	r3, [r4, #8]
 800409c:	4632      	mov	r2, r6
		result+=genSetFrequency(100,1);
 800409e:	4405      	add	r5, r0
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 80040a0:	2101      	movs	r1, #1
 80040a2:	4618      	mov	r0, r3
 80040a4:	f00c fdac 	bl	8010c00 <TIM_Reconfig_gen>
		result+=genSetFrequency(100,1);
 80040a8:	b2ed      	uxtb	r5, r5
		generator.realGenFrequency[chan-1] = realFreq;
 80040aa:	9b01      	ldr	r3, [sp, #4]
 80040ac:	6123      	str	r3, [r4, #16]
		result+=genSetFrequency(100,2);
 80040ae:	4405      	add	r5, r0
 * @param  None
 * @retval None
 */
void genStart(void){
	uint16_t passMsg = MSG_GEN_START;
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80040b0:	4631      	mov	r1, r6
 80040b2:	6838      	ldr	r0, [r7, #0]
	uint16_t passMsg = MSG_GEN_START;
 80040b4:	2425      	movs	r4, #37	; 0x25
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80040b6:	2300      	movs	r3, #0
 80040b8:	f04f 32ff 	mov.w	r2, #4294967295
	uint16_t passMsg = MSG_GEN_START;
 80040bc:	f8ad 4004 	strh.w	r4, [sp, #4]
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80040c0:	f008 f904 	bl	800c2cc <xQueueGenericSend>
		result+=genSetFrequency(100,2);
 80040c4:	b2ed      	uxtb	r5, r5
}
 80040c6:	4628      	mov	r0, r5
 80040c8:	b002      	add	sp, #8
 80040ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t smpTmp=generator.maxOneChanSamples;
 80040ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if(length<=generator.maxOneChanSamples){
 80040d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d14b      	bne.n	800416e <genSetDAC+0x16a>
 80040d6:	2567      	movs	r5, #103	; 0x67
		uint16_t passMsg = MSG_INVALIDATE;
 80040d8:	ae02      	add	r6, sp, #8
 80040da:	2334      	movs	r3, #52	; 0x34
 80040dc:	f826 3d04 	strh.w	r3, [r6, #-4]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80040e0:	4f2a      	ldr	r7, [pc, #168]	; (800418c <genSetDAC+0x188>)
 80040e2:	4631      	mov	r1, r6
 80040e4:	2300      	movs	r3, #0
 80040e6:	6838      	ldr	r0, [r7, #0]
 80040e8:	f04f 32ff 	mov.w	r2, #4294967295
 80040ec:	f008 f8ee 	bl	800c2cc <xQueueGenericSend>
	if(generator.state==GENERATOR_IDLE){
 80040f0:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80040f4:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d19b      	bne.n	8004034 <genSetDAC+0x30>
		uint32_t smpTmp=generator.maxOneChanSamples;
 80040fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if(length<=generator.maxOneChanSamples){
 80040fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004100:	2b00      	cmp	r3, #0
 8004102:	d03d      	beq.n	8004180 <genSetDAC+0x17c>
			generator.oneChanSamples[chan-1]=length;
 8004104:	2301      	movs	r3, #1
 8004106:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800410a:	4821      	ldr	r0, [pc, #132]	; (8004190 <genSetDAC+0x18c>)
 800410c:	86e3      	strh	r3, [r4, #54]	; 0x36
 800410e:	f00d fe88 	bl	8011e22 <memset>
		uint16_t passMsg = MSG_INVALIDATE;
 8004112:	f04f 0c34 	mov.w	ip, #52	; 0x34
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8004116:	2300      	movs	r3, #0
 8004118:	f04f 32ff 	mov.w	r2, #4294967295
 800411c:	4631      	mov	r1, r6
 800411e:	6838      	ldr	r0, [r7, #0]
		uint16_t passMsg = MSG_INVALIDATE;
 8004120:	f8ad c004 	strh.w	ip, [sp, #4]
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8004124:	f008 f8d2 	bl	800c2cc <xQueueGenericSend>
	uint8_t chanTmp=generator.numOfChannles;
 8004128:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
	if(generator.state==GENERATOR_IDLE){
 800412c:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
	uint8_t chanTmp=generator.numOfChannles;
 8004130:	b2db      	uxtb	r3, r3
	if(generator.state==GENERATOR_IDLE){
 8004132:	2a00      	cmp	r2, #0
 8004134:	d087      	beq.n	8004046 <genSetDAC+0x42>
 8004136:	3565      	adds	r5, #101	; 0x65
 8004138:	b2ed      	uxtb	r5, r5
 800413a:	e79b      	b.n	8004074 <genSetDAC+0x70>
			generator.numOfChannles=chan;
 800413c:	2302      	movs	r3, #2
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 800413e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
			generator.numOfChannles=chan;
 8004142:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 8004146:	63a2      	str	r2, [r4, #56]	; 0x38
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8004148:	4b11      	ldr	r3, [pc, #68]	; (8004190 <genSetDAC+0x18c>)
 800414a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800414c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800414e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8004150:	6838      	ldr	r0, [r7, #0]
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8004152:	eb03 0141 	add.w	r1, r3, r1, lsl #1
			uint16_t passMsg = MSG_INVALIDATE;
 8004156:	f04f 0c34 	mov.w	ip, #52	; 0x34
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 800415a:	6321      	str	r1, [r4, #48]	; 0x30
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 800415c:	2300      	movs	r3, #0
 800415e:	f04f 32ff 	mov.w	r2, #4294967295
 8004162:	4631      	mov	r1, r6
			uint16_t passMsg = MSG_INVALIDATE;
 8004164:	f8ad c004 	strh.w	ip, [sp, #4]
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8004168:	f008 f8b0 	bl	800c2cc <xQueueGenericSend>
 800416c:	e782      	b.n	8004074 <genSetDAC+0x70>
			generator.oneChanSamples[chan-1]=length;
 800416e:	2301      	movs	r3, #1
 8004170:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004174:	4806      	ldr	r0, [pc, #24]	; (8004190 <genSetDAC+0x18c>)
 8004176:	86a3      	strh	r3, [r4, #52]	; 0x34
	uint8_t result=0;
 8004178:	460d      	mov	r5, r1
 800417a:	f00d fe52 	bl	8011e22 <memset>
 800417e:	e7ab      	b.n	80040d8 <genSetDAC+0xd4>
 8004180:	3567      	adds	r5, #103	; 0x67
 8004182:	b2ed      	uxtb	r5, r5
 8004184:	e7c5      	b.n	8004112 <genSetDAC+0x10e>
 8004186:	bf00      	nop
 8004188:	200050a0 	.word	0x200050a0
 800418c:	200050e0 	.word	0x200050e0
 8004190:	200050e4 	.word	0x200050e4

08004194 <genStart>:
void genStart(void){
 8004194:	b500      	push	{lr}
 8004196:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_START;
 8004198:	a902      	add	r1, sp, #8
 800419a:	2325      	movs	r3, #37	; 0x25
 800419c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80041a0:	4b04      	ldr	r3, [pc, #16]	; (80041b4 <genStart+0x20>)
 80041a2:	f04f 32ff 	mov.w	r2, #4294967295
 80041a6:	6818      	ldr	r0, [r3, #0]
 80041a8:	2300      	movs	r3, #0
 80041aa:	f008 f88f 	bl	800c2cc <xQueueGenericSend>
}
 80041ae:	b003      	add	sp, #12
 80041b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80041b4:	200050e0 	.word	0x200050e0

080041b8 <genStop>:
/**
 * @brief  Stop generator
 * @param  None
 * @retval None
 */
void genStop(void){
 80041b8:	b500      	push	{lr}
 80041ba:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_STOP;
 80041bc:	a902      	add	r1, sp, #8
 80041be:	2326      	movs	r3, #38	; 0x26
 80041c0:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80041c4:	4b04      	ldr	r3, [pc, #16]	; (80041d8 <genStop+0x20>)
 80041c6:	f04f 32ff 	mov.w	r2, #4294967295
 80041ca:	6818      	ldr	r0, [r3, #0]
 80041cc:	2300      	movs	r3, #0
 80041ce:	f008 f87d 	bl	800c2cc <xQueueGenericSend>
}
 80041d2:	b003      	add	sp, #12
 80041d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80041d8:	200050e0 	.word	0x200050e0

080041dc <genReset>:
/**
 * @brief  Disable peripheral by reseting it.
 * @param  None
 * @retval None
 */
void genReset(void){
 80041dc:	b500      	push	{lr}
 80041de:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_DEINIT;
 80041e0:	a902      	add	r1, sp, #8
 80041e2:	2327      	movs	r3, #39	; 0x27
 80041e4:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 80041e8:	4b04      	ldr	r3, [pc, #16]	; (80041fc <genReset+0x20>)
 80041ea:	f04f 32ff 	mov.w	r2, #4294967295
 80041ee:	6818      	ldr	r0, [r3, #0]
 80041f0:	2300      	movs	r3, #0
 80041f2:	f008 f86b 	bl	800c2cc <xQueueGenericSend>
}
 80041f6:	b003      	add	sp, #12
 80041f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80041fc:	200050e0 	.word	0x200050e0

08004200 <LogAnlysTask>:
 *					to communication (comms) and takes care of logic analyzer functions.
 * @param  Task handler, parameters pointer
 * @retval None
 */
void LogAnlysTask(void const *argument)
{	
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
	uint16_t message = 0xFFFF;
 8004204:	ae02      	add	r6, sp, #8
 8004206:	f64f 73ff 	movw	r3, #65535	; 0xffff
	logAnlysMessageQueue = xQueueCreate(5, sizeof(message/sizeof(uint8_t)));
 800420a:	2200      	movs	r2, #0
 800420c:	2104      	movs	r1, #4
 800420e:	2005      	movs	r0, #5
	uint16_t message = 0xFFFF;
 8004210:	f826 3d04 	strh.w	r3, [r6, #-4]!
	logAnlysMessageQueue = xQueueCreate(5, sizeof(message/sizeof(uint8_t)));
 8004214:	f008 f816 	bl	800c244 <xQueueGenericCreate>
 8004218:	4f33      	ldr	r7, [pc, #204]	; (80042e8 <LogAnlysTask+0xe8>)
 */
void logAnlysSetDefault(void){
	/* By default: dataLength = 1 Ksamples, samplingFreq = 10 Ksmpls / s, trigger = 50 %
	 Therefore, 100 ms * 50 % = 50 ms. It applies that postTrigger is set with period 
	 50 ms as well as in One Pulse mode. */
	logAnlys.preTriggerTime = 50;
 800421a:	4d34      	ldr	r5, [pc, #208]	; (80042ec <LogAnlysTask+0xec>)
	logAnlysMessageQueue = xQueueCreate(5, sizeof(message/sizeof(uint8_t)));
 800421c:	6038      	str	r0, [r7, #0]
	logAnlysMutex = xSemaphoreCreateRecursiveMutex();	
 800421e:	2004      	movs	r0, #4
 8004220:	f008 fa12 	bl	800c648 <xQueueCreateMutex>
 8004224:	4c32      	ldr	r4, [pc, #200]	; (80042f0 <LogAnlysTask+0xf0>)
	logAnlys.samplesNumber = 1000;
	logAnlys.trigConfig = TRIG_CHAN1;
	logAnlys.trigEdge = TRIG_EDGE_RISING;
	logAnlys.triggerMode = LOGA_MODE_AUTO;
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
	logAnlys.bufferMemory = (uint16_t *)scopeBuffer;
 8004226:	4b33      	ldr	r3, [pc, #204]	; (80042f4 <LogAnlysTask+0xf4>)
 8004228:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 80042f8 <LogAnlysTask+0xf8>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);  // mask for sampled loganlys PB pins
 800422c:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 80042fc <LogAnlysTask+0xfc>
	logAnlysMutex = xSemaphoreCreateRecursiveMutex();	
 8004230:	6020      	str	r0, [r4, #0]
	logAnlys.samplesNumber = 1000;
 8004232:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
	logAnlys.preTriggerTime = 50;
 8004236:	2132      	movs	r1, #50	; 0x32
 8004238:	8129      	strh	r1, [r5, #8]
	logAnlys.trigConfig = TRIG_CHAN1;
 800423a:	f04f 0800 	mov.w	r8, #0
	logAnlys.samplesNumber = 1000;
 800423e:	822a      	strh	r2, [r5, #16]
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 8004240:	2201      	movs	r2, #1
	logAnlys.trigConfig = TRIG_CHAN1;
 8004242:	f885 8015 	strb.w	r8, [r5, #21]
	logAnlys.trigEdge = TRIG_EDGE_RISING;
 8004246:	f885 8016 	strb.w	r8, [r5, #22]
	logAnlys.triggerMode = LOGA_MODE_AUTO;
 800424a:	f885 8014 	strb.w	r8, [r5, #20]
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 800424e:	75ea      	strb	r2, [r5, #23]
	logAnlys.bufferMemory = (uint16_t *)scopeBuffer;
 8004250:	60eb      	str	r3, [r5, #12]
		xQueueReceive(logAnlysMessageQueue, &message, portMAX_DELAY);
 8004252:	2300      	movs	r3, #0
 8004254:	f04f 32ff 	mov.w	r2, #4294967295
 8004258:	4631      	mov	r1, r6
 800425a:	6838      	ldr	r0, [r7, #0]
 800425c:	f008 fade 	bl	800c81c <xQueueGenericReceive>
		xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 8004260:	f04f 31ff 	mov.w	r1, #4294967295
 8004264:	6820      	ldr	r0, [r4, #0]
 8004266:	f008 fc61 	bl	800cb2c <xQueueTakeMutexRecursive>
		switch(message){
 800426a:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800426e:	3b19      	subs	r3, #25
 8004270:	2b04      	cmp	r3, #4
 8004272:	d811      	bhi.n	8004298 <LogAnlysTask+0x98>
 8004274:	e8df f003 	tbb	[pc, r3]
 8004278:	1419322d 	.word	0x1419322d
 800427c:	03          	.byte	0x03
 800427d:	00          	.byte	0x00
			passMsg = MSG_LOGAN_SEND_DATA;
 800427e:	f04f 0c1e 	mov.w	ip, #30
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004282:	2300      	movs	r3, #0
 8004284:	f04f 32ff 	mov.w	r2, #4294967295
 8004288:	f10d 0106 	add.w	r1, sp, #6
 800428c:	f8da 0000 	ldr.w	r0, [sl]
			passMsg = MSG_LOGAN_SEND_DATA;
 8004290:	f8ad c006 	strh.w	ip, [sp, #6]
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004294:	f008 f81a 	bl	800c2cc <xQueueGenericSend>
		xSemaphoreGiveRecursive(logAnlysMutex);
 8004298:	6820      	ldr	r0, [r4, #0]
 800429a:	f008 fa09 	bl	800c6b0 <xQueueGiveMutexRecursive>
		xQueueReceive(logAnlysMessageQueue, &message, portMAX_DELAY);
 800429e:	e7d8      	b.n	8004252 <LogAnlysTask+0x52>
	TIM_LogAnlys_Stop();
 80042a0:	f00d f8c4 	bl	801142c <TIM_LogAnlys_Stop>
	logAnlys.state = LOGA_WAIT_FOR_RESTART;
 80042a4:	2304      	movs	r3, #4
 80042a6:	74ab      	strb	r3, [r5, #18]
 80042a8:	e7f6      	b.n	8004298 <LogAnlysTask+0x98>
	TIM_LogAnlys_Start();		
 80042aa:	f00d f8a7 	bl	80113fc <TIM_LogAnlys_Start>
	logAnlys.state = LOGA_SAMPLING;			
 80042ae:	2301      	movs	r3, #1
 80042b0:	74ab      	strb	r3, [r5, #18]
	vTaskDelay(logAnlys.preTriggerTime/portTICK_RATE_MS);	
 80042b2:	8928      	ldrh	r0, [r5, #8]
 80042b4:	f009 f83c 	bl	800d330 <vTaskDelay>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);  // mask for sampled loganlys PB pins
 80042b8:	f44f 537f 	mov.w	r3, #16320	; 0x3fc0
 80042bc:	f8c9 3014 	str.w	r3, [r9, #20]
	if(logAnlys.triggerMode == LOGA_MODE_AUTO){
 80042c0:	7d2b      	ldrb	r3, [r5, #20]
 80042c2:	b91b      	cbnz	r3, 80042cc <LogAnlysTask+0xcc>
		LOG_ANLYS_TriggerEventOccured();		
 80042c4:	f00c fffc 	bl	80112c0 <LOG_ANLYS_TriggerEventOccured>
		TIM_PostTrigger_SoftwareStart();	
 80042c8:	f00d f914 	bl	80114f4 <TIM_PostTrigger_SoftwareStart>
	GPIO_EnableTrigger();	
 80042cc:	f00d f91e 	bl	801150c <GPIO_EnableTrigger>
 80042d0:	e7e2      	b.n	8004298 <LogAnlysTask+0x98>
	logAnlys.enable = LOGA_ENABLED;
 80042d2:	2301      	movs	r3, #1
 80042d4:	74eb      	strb	r3, [r5, #19]
	TIM_LogAnlys_Init();
 80042d6:	f00c ffff 	bl	80112d8 <TIM_LogAnlys_Init>
 80042da:	e7dd      	b.n	8004298 <LogAnlysTask+0x98>
	TIM_LogAnlys_Deinit();
 80042dc:	f00d f868 	bl	80113b0 <TIM_LogAnlys_Deinit>
	logAnlys.enable = LOGA_DISABLED;
 80042e0:	f885 8013 	strb.w	r8, [r5, #19]
 80042e4:	e7d8      	b.n	8004298 <LogAnlysTask+0x98>
 80042e6:	bf00      	nop
 80042e8:	20007024 	.word	0x20007024
 80042ec:	20007028 	.word	0x20007028
 80042f0:	20007040 	.word	0x20007040
 80042f4:	2000704c 	.word	0x2000704c
 80042f8:	20004cb4 	.word	0x20004cb4
 80042fc:	40010400 	.word	0x40010400

08004300 <logAnlysSendInit>:
void logAnlysSendInit(void){
 8004300:	b500      	push	{lr}
 8004302:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_INIT;
 8004304:	a902      	add	r1, sp, #8
 8004306:	2319      	movs	r3, #25
 8004308:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg , portMAX_DELAY);
 800430c:	4b04      	ldr	r3, [pc, #16]	; (8004320 <logAnlysSendInit+0x20>)
 800430e:	f04f 32ff 	mov.w	r2, #4294967295
 8004312:	6818      	ldr	r0, [r3, #0]
 8004314:	2300      	movs	r3, #0
 8004316:	f007 ffd9 	bl	800c2cc <xQueueGenericSend>
}
 800431a:	b003      	add	sp, #12
 800431c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004320:	20007024 	.word	0x20007024

08004324 <logAnlysSendDeinit>:
void logAnlysSendDeinit(void){
 8004324:	b500      	push	{lr}
 8004326:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_DEINIT;
 8004328:	a902      	add	r1, sp, #8
 800432a:	231a      	movs	r3, #26
 800432c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg, portMAX_DELAY);
 8004330:	4b04      	ldr	r3, [pc, #16]	; (8004344 <logAnlysSendDeinit+0x20>)
 8004332:	f04f 32ff 	mov.w	r2, #4294967295
 8004336:	6818      	ldr	r0, [r3, #0]
 8004338:	2300      	movs	r3, #0
 800433a:	f007 ffc7 	bl	800c2cc <xQueueGenericSend>
}
 800433e:	b003      	add	sp, #12
 8004340:	f85d fb04 	ldr.w	pc, [sp], #4
 8004344:	20007024 	.word	0x20007024

08004348 <logAnlysSendStart>:
void logAnlysSendStart(void){
 8004348:	b500      	push	{lr}
 800434a:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_START;
 800434c:	a902      	add	r1, sp, #8
 800434e:	231b      	movs	r3, #27
 8004350:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg, portMAX_DELAY);
 8004354:	4b04      	ldr	r3, [pc, #16]	; (8004368 <logAnlysSendStart+0x20>)
 8004356:	f04f 32ff 	mov.w	r2, #4294967295
 800435a:	6818      	ldr	r0, [r3, #0]
 800435c:	2300      	movs	r3, #0
 800435e:	f007 ffb5 	bl	800c2cc <xQueueGenericSend>
}
 8004362:	b003      	add	sp, #12
 8004364:	f85d fb04 	ldr.w	pc, [sp], #4
 8004368:	20007024 	.word	0x20007024

0800436c <logAnlysSendStop>:
void logAnlysSendStop(void){
 800436c:	b500      	push	{lr}
 800436e:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_STOP;
 8004370:	a902      	add	r1, sp, #8
 8004372:	231c      	movs	r3, #28
 8004374:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg, portMAX_DELAY);
 8004378:	4b04      	ldr	r3, [pc, #16]	; (800438c <logAnlysSendStop+0x20>)
 800437a:	f04f 32ff 	mov.w	r2, #4294967295
 800437e:	6818      	ldr	r0, [r3, #0]
 8004380:	2300      	movs	r3, #0
 8004382:	f007 ffa3 	bl	800c2cc <xQueueGenericSend>
}
 8004386:	b003      	add	sp, #12
 8004388:	f85d fb04 	ldr.w	pc, [sp], #4
 800438c:	20007024 	.word	0x20007024

08004390 <logAnlysPeriodElapsedCallback>:
void logAnlysPeriodElapsedCallback(void){
 8004390:	b500      	push	{lr}
	xQueueSendToBackFromISR(logAnlysMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8004392:	4a07      	ldr	r2, [pc, #28]	; (80043b0 <logAnlysPeriodElapsedCallback+0x20>)
void logAnlysPeriodElapsedCallback(void){
 8004394:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_SAMPLING_END;
 8004396:	231d      	movs	r3, #29
 8004398:	f8ad 3002 	strh.w	r3, [sp, #2]
	xQueueSendToBackFromISR(logAnlysMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 800439c:	6810      	ldr	r0, [r2, #0]
 800439e:	2300      	movs	r3, #0
 80043a0:	aa01      	add	r2, sp, #4
 80043a2:	f10d 0102 	add.w	r1, sp, #2
 80043a6:	f008 f9a3 	bl	800c6f0 <xQueueGenericSendFromISR>
}
 80043aa:	b003      	add	sp, #12
 80043ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80043b0:	20007024 	.word	0x20007024

080043b4 <logAnlysStart>:
void logAnlysStart(void){
 80043b4:	b510      	push	{r4, lr}
	logAnlys.state = LOGA_SAMPLING;			
 80043b6:	4c0b      	ldr	r4, [pc, #44]	; (80043e4 <logAnlysStart+0x30>)
	TIM_LogAnlys_Start();		
 80043b8:	f00d f820 	bl	80113fc <TIM_LogAnlys_Start>
	logAnlys.state = LOGA_SAMPLING;			
 80043bc:	2301      	movs	r3, #1
 80043be:	74a3      	strb	r3, [r4, #18]
	vTaskDelay(logAnlys.preTriggerTime/portTICK_RATE_MS);	
 80043c0:	8920      	ldrh	r0, [r4, #8]
 80043c2:	f008 ffb5 	bl	800d330 <vTaskDelay>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);  // mask for sampled loganlys PB pins
 80043c6:	4b08      	ldr	r3, [pc, #32]	; (80043e8 <logAnlysStart+0x34>)
 80043c8:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 80043cc:	615a      	str	r2, [r3, #20]
	if(logAnlys.triggerMode == LOGA_MODE_AUTO){
 80043ce:	7d23      	ldrb	r3, [r4, #20]
 80043d0:	b91b      	cbnz	r3, 80043da <logAnlysStart+0x26>
		LOG_ANLYS_TriggerEventOccured();		
 80043d2:	f00c ff75 	bl	80112c0 <LOG_ANLYS_TriggerEventOccured>
		TIM_PostTrigger_SoftwareStart();	
 80043d6:	f00d f88d 	bl	80114f4 <TIM_PostTrigger_SoftwareStart>
}	
 80043da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	GPIO_EnableTrigger();	
 80043de:	f00d b895 	b.w	801150c <GPIO_EnableTrigger>
 80043e2:	bf00      	nop
 80043e4:	20007028 	.word	0x20007028
 80043e8:	40010400 	.word	0x40010400

080043ec <logAnlysStop>:
void logAnlysStop(void){
 80043ec:	b508      	push	{r3, lr}
	TIM_LogAnlys_Stop();
 80043ee:	f00d f81d 	bl	801142c <TIM_LogAnlys_Stop>
	logAnlys.state = LOGA_WAIT_FOR_RESTART;
 80043f2:	4b02      	ldr	r3, [pc, #8]	; (80043fc <logAnlysStop+0x10>)
 80043f4:	2204      	movs	r2, #4
 80043f6:	749a      	strb	r2, [r3, #18]
}
 80043f8:	bd08      	pop	{r3, pc}
 80043fa:	bf00      	nop
 80043fc:	20007028 	.word	0x20007028

08004400 <logAnlysSetSamplingFreq>:
	TIM_LogAnlys_SamplingFreq_Reconfig(samplingFrequency);
 8004400:	f00d b85c 	b.w	80114bc <TIM_LogAnlys_SamplingFreq_Reconfig>

08004404 <logAnlysSetSamplesNum>:
void logAnlysSetSamplesNum(uint16_t samplesNum){
 8004404:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 8004406:	4c07      	ldr	r4, [pc, #28]	; (8004424 <logAnlysSetSamplesNum+0x20>)
void logAnlysSetSamplesNum(uint16_t samplesNum){
 8004408:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 800440a:	f04f 31ff 	mov.w	r1, #4294967295
 800440e:	6820      	ldr	r0, [r4, #0]
 8004410:	f008 fb8c 	bl	800cb2c <xQueueTakeMutexRecursive>
	logAnlys.samplesNumber = samplesNum;
 8004414:	4b04      	ldr	r3, [pc, #16]	; (8004428 <logAnlysSetSamplesNum+0x24>)
	xSemaphoreGiveRecursive(logAnlysMutex);
 8004416:	6820      	ldr	r0, [r4, #0]
	logAnlys.samplesNumber = samplesNum;
 8004418:	821d      	strh	r5, [r3, #16]
}
 800441a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(logAnlysMutex);
 800441e:	f008 b947 	b.w	800c6b0 <xQueueGiveMutexRecursive>
 8004422:	bf00      	nop
 8004424:	20007040 	.word	0x20007040
 8004428:	20007028 	.word	0x20007028

0800442c <logAnlysSetPretrigger>:
void logAnlysSetPretrigger(uint32_t pretrigMillisec){
 800442c:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 800442e:	4d07      	ldr	r5, [pc, #28]	; (800444c <logAnlysSetPretrigger+0x20>)
void logAnlysSetPretrigger(uint32_t pretrigMillisec){
 8004430:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 8004432:	f04f 31ff 	mov.w	r1, #4294967295
 8004436:	6828      	ldr	r0, [r5, #0]
 8004438:	f008 fb78 	bl	800cb2c <xQueueTakeMutexRecursive>
	logAnlys.preTriggerTime = pretrigMillisec;
 800443c:	4b04      	ldr	r3, [pc, #16]	; (8004450 <logAnlysSetPretrigger+0x24>)
	xSemaphoreGiveRecursive(logAnlysMutex);
 800443e:	6828      	ldr	r0, [r5, #0]
	logAnlys.preTriggerTime = pretrigMillisec;
 8004440:	b2a4      	uxth	r4, r4
 8004442:	811c      	strh	r4, [r3, #8]
}
 8004444:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(logAnlysMutex);
 8004448:	f008 b932 	b.w	800c6b0 <xQueueGiveMutexRecursive>
 800444c:	20007040 	.word	0x20007040
 8004450:	20007028 	.word	0x20007028

08004454 <logAnlysSetPosttrigger>:
	TIM_LogAnlys_PostTrigger_Reconfig(posttrigInSec);
 8004454:	f00d b810 	b.w	8011478 <TIM_LogAnlys_PostTrigger_Reconfig>

08004458 <logAnlysSetTriggerRising>:
	logAnlys.trigEdge = TRIG_EDGE_RISING;
 8004458:	4b01      	ldr	r3, [pc, #4]	; (8004460 <logAnlysSetTriggerRising+0x8>)
 800445a:	2200      	movs	r2, #0
 800445c:	759a      	strb	r2, [r3, #22]
}
 800445e:	4770      	bx	lr
 8004460:	20007028 	.word	0x20007028

08004464 <logAnlysSetTriggerFalling>:
	logAnlys.trigEdge = TRIG_EDGE_FALLING;
 8004464:	4b01      	ldr	r3, [pc, #4]	; (800446c <logAnlysSetTriggerFalling+0x8>)
 8004466:	2201      	movs	r2, #1
 8004468:	759a      	strb	r2, [r3, #22]
}
 800446a:	4770      	bx	lr
 800446c:	20007028 	.word	0x20007028

08004470 <logAnlysSetTriggerChannel>:
	switch(chan){
 8004470:	3801      	subs	r0, #1
 8004472:	2807      	cmp	r0, #7
 8004474:	d808      	bhi.n	8004488 <logAnlysSetTriggerChannel+0x18>
 8004476:	e8df f000 	tbb	[pc, r0]
 800447a:	0c08      	.short	0x0c08
 800447c:	1c181410 	.word	0x1c181410
 8004480:	0420      	.short	0x0420
		logAnlys.trigConfig = TRIG_CHAN8;
 8004482:	4b10      	ldr	r3, [pc, #64]	; (80044c4 <logAnlysSetTriggerChannel+0x54>)
 8004484:	2207      	movs	r2, #7
 8004486:	755a      	strb	r2, [r3, #21]
}
 8004488:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN1;
 800448a:	4b0e      	ldr	r3, [pc, #56]	; (80044c4 <logAnlysSetTriggerChannel+0x54>)
 800448c:	2200      	movs	r2, #0
 800448e:	755a      	strb	r2, [r3, #21]
		break;
 8004490:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN2;
 8004492:	4b0c      	ldr	r3, [pc, #48]	; (80044c4 <logAnlysSetTriggerChannel+0x54>)
 8004494:	2201      	movs	r2, #1
 8004496:	755a      	strb	r2, [r3, #21]
		break;
 8004498:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN3;
 800449a:	4b0a      	ldr	r3, [pc, #40]	; (80044c4 <logAnlysSetTriggerChannel+0x54>)
 800449c:	2202      	movs	r2, #2
 800449e:	755a      	strb	r2, [r3, #21]
		break;
 80044a0:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN4;
 80044a2:	4b08      	ldr	r3, [pc, #32]	; (80044c4 <logAnlysSetTriggerChannel+0x54>)
 80044a4:	2203      	movs	r2, #3
 80044a6:	755a      	strb	r2, [r3, #21]
		break;
 80044a8:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN5;
 80044aa:	4b06      	ldr	r3, [pc, #24]	; (80044c4 <logAnlysSetTriggerChannel+0x54>)
 80044ac:	2204      	movs	r2, #4
 80044ae:	755a      	strb	r2, [r3, #21]
		break;
 80044b0:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN6;
 80044b2:	4b04      	ldr	r3, [pc, #16]	; (80044c4 <logAnlysSetTriggerChannel+0x54>)
 80044b4:	2205      	movs	r2, #5
 80044b6:	755a      	strb	r2, [r3, #21]
		break;
 80044b8:	4770      	bx	lr
		logAnlys.trigConfig = TRIG_CHAN7;
 80044ba:	4b02      	ldr	r3, [pc, #8]	; (80044c4 <logAnlysSetTriggerChannel+0x54>)
 80044bc:	2206      	movs	r2, #6
 80044be:	755a      	strb	r2, [r3, #21]
		break;
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	20007028 	.word	0x20007028

080044c8 <ScopeTriggerTask>:
 * 				Task is finding trigger edge when oscilloscope is sampling.
 * @param  Task handler, parameters pointer
 * @retval None
 */
//portTASK_FUNCTION(vScopeTriggerTask, pvParameters) {
void ScopeTriggerTask(void const *argument) {
 80044c8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80044cc:	4cc2      	ldr	r4, [pc, #776]	; (80047d8 <ScopeTriggerTask+0x310>)
 80044ce:	4ec3      	ldr	r6, [pc, #780]	; (80047dc <ScopeTriggerTask+0x314>)
 80044d0:	4dc3      	ldr	r5, [pc, #780]	; (80047e0 <ScopeTriggerTask+0x318>)
 80044d2:	f8df 9334 	ldr.w	r9, [pc, #820]	; 8004808 <ScopeTriggerTask+0x340>
 80044d6:	f8df b334 	ldr.w	fp, [pc, #820]	; 800480c <ScopeTriggerTask+0x344>
 80044da:	f8df 8334 	ldr.w	r8, [pc, #820]	; 8004810 <ScopeTriggerTask+0x348>
 80044de:	b083      	sub	sp, #12

	while(1){
		if(scope.state==SCOPE_SAMPLING_WAITING || scope.state==SCOPE_SAMPLING_TRIGGER_WAIT || scope.state==SCOPE_SAMPLING){
 80044e0:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d013      	beq.n	8004510 <ScopeTriggerTask+0x48>
 80044e8:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d00f      	beq.n	8004510 <ScopeTriggerTask+0x48>
 80044f0:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80044f4:	2b03      	cmp	r3, #3
 80044f6:	d00b      	beq.n	8004510 <ScopeTriggerTask+0x48>
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
				}
			}
			xSemaphoreGiveRecursive(scopeMutex);
		}else{
			taskYIELD();
 80044f8:	4aba      	ldr	r2, [pc, #744]	; (80047e4 <ScopeTriggerTask+0x31c>)
 80044fa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80044fe:	6013      	str	r3, [r2, #0]
 8004500:	f3bf 8f4f 	dsb	sy
 8004504:	f3bf 8f6f 	isb	sy
		if(scope.state==SCOPE_SAMPLING_WAITING || scope.state==SCOPE_SAMPLING_TRIGGER_WAIT || scope.state==SCOPE_SAMPLING){
 8004508:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800450c:	2b01      	cmp	r3, #1
 800450e:	d1eb      	bne.n	80044e8 <ScopeTriggerTask+0x20>
			xSemaphoreTakeRecursive ( scopeMutex , portMAX_DELAY );
 8004510:	f04f 31ff 	mov.w	r1, #4294967295
 8004514:	6830      	ldr	r0, [r6, #0]
 8004516:	f008 fb09 	bl	800cb2c <xQueueTakeMutexRecursive>
			lastWritingIndex = writingIndex;
 800451a:	4ab3      	ldr	r2, [pc, #716]	; (80047e8 <ScopeTriggerTask+0x320>)
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 800451c:	f8d4 a044 	ldr.w	sl, [r4, #68]	; 0x44
			lastWritingIndex = writingIndex;
 8004520:	682b      	ldr	r3, [r5, #0]
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 8004522:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
			lastWritingIndex = writingIndex;
 8004526:	6013      	str	r3, [r2, #0]
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 8004528:	f009 fffc 	bl	800e524 <DMA_GetCurrDataCounter>
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 800452c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800452e:	6c62      	ldr	r2, [r4, #68]	; 0x44
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 8004530:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 8004534:	ebaa 0000 	sub.w	r0, sl, r0
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 8004538:	3b01      	subs	r3, #1
 800453a:	4403      	add	r3, r0
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 800453c:	2901      	cmp	r1, #1
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 800453e:	fbb3 fcf2 	udiv	ip, r3, r2
 8004542:	fb02 321c 	mls	r2, r2, ip, r3
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 8004546:	6028      	str	r0, [r5, #0]
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 8004548:	f8c9 2000 	str.w	r2, [r9]
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 800454c:	d00c      	beq.n	8004568 <ScopeTriggerTask+0xa0>
			}else if(scope.state == SCOPE_SAMPLING_TRIGGER_WAIT){
 800454e:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8004552:	2b02      	cmp	r3, #2
 8004554:	d068      	beq.n	8004628 <ScopeTriggerTask+0x160>
			}else if(scope.state == SCOPE_SAMPLING){
 8004556:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800455a:	2b03      	cmp	r3, #3
 800455c:	f000 80e6 	beq.w	800472c <ScopeTriggerTask+0x264>
			xSemaphoreGiveRecursive(scopeMutex);
 8004560:	6830      	ldr	r0, [r6, #0]
 8004562:	f008 f8a5 	bl	800c6b0 <xQueueGiveMutexRecursive>
		if(scope.state==SCOPE_SAMPLING_WAITING || scope.state==SCOPE_SAMPLING_TRIGGER_WAIT || scope.state==SCOPE_SAMPLING){
 8004566:	e7bb      	b.n	80044e0 <ScopeTriggerTask+0x18>
				if(scope.settings.adcRes<=8){
 8004568:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 800456a:	2b08      	cmp	r3, #8
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 800456c:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8004570:	f103 0309 	add.w	r3, r3, #9
 8004574:	eb04 0383 	add.w	r3, r4, r3, lsl #2
				if(scope.settings.adcRes<=8){
 8004578:	f200 80a8 	bhi.w	80046cc <ScopeTriggerTask+0x204>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 800457c:	f022 0201 	bic.w	r2, r2, #1
 8004580:	685b      	ldr	r3, [r3, #4]
					data = data & 0x00ff;
 8004582:	f813 c002 	ldrb.w	ip, [r3, r2]
 *					Ccan be changed on the fly
 * @param  None
 * @retval None
 */
void updateTrigger(void){
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004586:	8b61      	ldrh	r1, [r4, #26]
 8004588:	f8b4 a024 	ldrh.w	sl, [r4, #36]	; 0x24
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800458c:	6962      	ldr	r2, [r4, #20]
 800458e:	8ba3      	ldrh	r3, [r4, #28]
 8004590:	4f96      	ldr	r7, [pc, #600]	; (80047ec <ScopeTriggerTask+0x324>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004592:	f8d4 e014 	ldr.w	lr, [r4, #20]
 8004596:	f8a7 c000 	strh.w	ip, [r7]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800459a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800459e:	33ff      	adds	r3, #255	; 0xff
 80045a0:	fb02 f303 	mul.w	r3, r2, r3
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80045a4:	4f90      	ldr	r7, [pc, #576]	; (80047e8 <ScopeTriggerTask+0x320>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 80045a6:	8ba2      	ldrh	r2, [r4, #28]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 80045a8:	fb0a f101 	mul.w	r1, sl, r1
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 80045ac:	fb0e f202 	mul.w	r2, lr, r2
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80045b0:	f8b7 a000 	ldrh.w	sl, [r7]
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 80045b4:	4f8e      	ldr	r7, [pc, #568]	; (80047f0 <ScopeTriggerTask+0x328>)
 80045b6:	0c12      	lsrs	r2, r2, #16
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 80045b8:	0c1b      	lsrs	r3, r3, #16
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80045ba:	b280      	uxth	r0, r0
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 80045bc:	3301      	adds	r3, #1
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 80045be:	603a      	str	r2, [r7, #0]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 80045c0:	4f8c      	ldr	r7, [pc, #560]	; (80047f4 <ScopeTriggerTask+0x32c>)
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 80045c2:	f8cb 3000 	str.w	r3, [fp]
	if(index < lastIndex){
 80045c6:	4550      	cmp	r0, sl
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 80045c8:	ea4f 4321 	mov.w	r3, r1, asr #16
 80045cc:	803b      	strh	r3, [r7, #0]
		result = index + scope.oneChanSamples - lastIndex;
 80045ce:	bf3d      	ittte	cc
 80045d0:	6c63      	ldrcc	r3, [r4, #68]	; 0x44
 80045d2:	eba3 030a 	subcc.w	r3, r3, sl
 80045d6:	18c0      	addcc	r0, r0, r3
		result = index - lastIndex;
 80045d8:	eba0 000a 	subcs.w	r0, r0, sl
 80045dc:	b283      	uxth	r3, r0
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80045de:	f8d8 0000 	ldr.w	r0, [r8]
 80045e2:	4403      	add	r3, r0
				if (samplesTaken > samplesToStart){
 80045e4:	4293      	cmp	r3, r2
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80045e6:	f8c8 3000 	str.w	r3, [r8]
				if (samplesTaken > samplesToStart){
 80045ea:	d9b9      	bls.n	8004560 <ScopeTriggerTask+0x98>
					if((scope.settings.triggerEdge == EDGE_RISING && data + NOISE_REDUCTION < triggerLevel) 
 80045ec:	7e22      	ldrb	r2, [r4, #24]
 80045ee:	2a00      	cmp	r2, #0
 80045f0:	f040 80d5 	bne.w	800479e <ScopeTriggerTask+0x2d6>
 80045f4:	f10c 0210 	add.w	r2, ip, #16
 80045f8:	ebb2 4f11 	cmp.w	r2, r1, lsr #16
 80045fc:	f280 80cf 	bge.w	800479e <ScopeTriggerTask+0x2d6>
						autoTrigged=0;
 8004600:	4f7d      	ldr	r7, [pc, #500]	; (80047f8 <ScopeTriggerTask+0x330>)
 8004602:	2100      	movs	r1, #0
						xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004604:	460b      	mov	r3, r1
						scope.state = SCOPE_SAMPLING_TRIGGER_WAIT;
 8004606:	2002      	movs	r0, #2
						passMsg = MSG_SCOPE_SMPL_STARTED;
 8004608:	f04f 0c17 	mov.w	ip, #23
						xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800460c:	f04f 32ff 	mov.w	r2, #4294967295
						autoTrigged=0;
 8004610:	7039      	strb	r1, [r7, #0]
					scope.state = SCOPE_SAMPLING;
 8004612:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004616:	4879      	ldr	r0, [pc, #484]	; (80047fc <ScopeTriggerTask+0x334>)
					passMsg = MSG_SCOPE_TRIGGER;
 8004618:	f8ad c006 	strh.w	ip, [sp, #6]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800461c:	f10d 0106 	add.w	r1, sp, #6
 8004620:	6800      	ldr	r0, [r0, #0]
 8004622:	f007 fe53 	bl	800c2cc <xQueueGenericSend>
 8004626:	e79b      	b.n	8004560 <ScopeTriggerTask+0x98>
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004628:	4b6f      	ldr	r3, [pc, #444]	; (80047e8 <ScopeTriggerTask+0x320>)
 800462a:	881b      	ldrh	r3, [r3, #0]
 800462c:	b280      	uxth	r0, r0
	if(index < lastIndex){
 800462e:	4298      	cmp	r0, r3
		result = index + scope.oneChanSamples - lastIndex;
 8004630:	bf3d      	ittte	cc
 8004632:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
 8004634:	1acb      	subcc	r3, r1, r3
 8004636:	18c0      	addcc	r0, r0, r3
		result = index - lastIndex;
 8004638:	1ac0      	subcs	r0, r0, r3
				if(scope.settings.adcRes<=8){
 800463a:	8c63      	ldrh	r3, [r4, #34]	; 0x22
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 800463c:	f8d8 1000 	ldr.w	r1, [r8]
				if(scope.settings.adcRes<=8){
 8004640:	2b08      	cmp	r3, #8
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 8004642:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
		result = index - lastIndex;
 8004646:	b280      	uxth	r0, r0
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004648:	eb00 0a01 	add.w	sl, r0, r1
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 800464c:	f103 0309 	add.w	r3, r3, #9
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004650:	f8c8 a000 	str.w	sl, [r8]
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 8004654:	eb04 0383 	add.w	r3, r4, r3, lsl #2
				if(scope.settings.adcRes<=8){
 8004658:	f200 80b9 	bhi.w	80047ce <ScopeTriggerTask+0x306>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 800465c:	f022 0101 	bic.w	r1, r2, #1
 8004660:	6858      	ldr	r0, [r3, #4]
					data = data & 0x00ff;
 8004662:	f810 c001 	ldrb.w	ip, [r0, r1]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004666:	8b61      	ldrh	r1, [r4, #26]
 8004668:	f8b4 e024 	ldrh.w	lr, [r4, #36]	; 0x24
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800466c:	6960      	ldr	r0, [r4, #20]
 800466e:	8ba3      	ldrh	r3, [r4, #28]
 8004670:	4f5e      	ldr	r7, [pc, #376]	; (80047ec <ScopeTriggerTask+0x324>)
 8004672:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004676:	33ff      	adds	r3, #255	; 0xff
 8004678:	fb00 f303 	mul.w	r3, r0, r3
 800467c:	f8a7 c000 	strh.w	ip, [r7]
 8004680:	0c1b      	lsrs	r3, r3, #16
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004682:	6967      	ldr	r7, [r4, #20]
 8004684:	8ba0      	ldrh	r0, [r4, #28]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004686:	3301      	adds	r3, #1
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004688:	fb0e f101 	mul.w	r1, lr, r1
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800468c:	fb07 f000 	mul.w	r0, r7, r0
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004690:	f8cb 3000 	str.w	r3, [fp]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004694:	4f57      	ldr	r7, [pc, #348]	; (80047f4 <ScopeTriggerTask+0x32c>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004696:	4b56      	ldr	r3, [pc, #344]	; (80047f0 <ScopeTriggerTask+0x328>)
				if((scope.settings.triggerEdge == EDGE_RISING && data > triggerLevel) 
 8004698:	f894 e018 	ldrb.w	lr, [r4, #24]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800469c:	0c09      	lsrs	r1, r1, #16
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800469e:	0c00      	lsrs	r0, r0, #16
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 80046a0:	8039      	strh	r1, [r7, #0]
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 80046a2:	6018      	str	r0, [r3, #0]
				if((scope.settings.triggerEdge == EDGE_RISING && data > triggerLevel) 
 80046a4:	f1be 0f00 	cmp.w	lr, #0
 80046a8:	d114      	bne.n	80046d4 <ScopeTriggerTask+0x20c>
 80046aa:	4561      	cmp	r1, ip
 80046ac:	d212      	bcs.n	80046d4 <ScopeTriggerTask+0x20c>
					totalSmpTaken = samplesTaken;
 80046ae:	4f54      	ldr	r7, [pc, #336]	; (8004800 <ScopeTriggerTask+0x338>)
 80046b0:	f8c7 a000 	str.w	sl, [r7]
					triggerIndex = actualIndex;
 80046b4:	4f53      	ldr	r7, [pc, #332]	; (8004804 <ScopeTriggerTask+0x33c>)
					samplesTaken = 0;
 80046b6:	2100      	movs	r1, #0
					triggerIndex = actualIndex;
 80046b8:	603a      	str	r2, [r7, #0]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80046ba:	460b      	mov	r3, r1
					scope.state = SCOPE_SAMPLING;
 80046bc:	2003      	movs	r0, #3
					passMsg = MSG_SCOPE_TRIGGER;
 80046be:	f04f 0c16 	mov.w	ip, #22
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80046c2:	f04f 32ff 	mov.w	r2, #4294967295
					samplesTaken = 0;
 80046c6:	f8c8 1000 	str.w	r1, [r8]
 80046ca:	e7a2      	b.n	8004612 <ScopeTriggerTask+0x14a>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex);
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f833 c012 	ldrh.w	ip, [r3, r2, lsl #1]
 80046d2:	e758      	b.n	8004586 <ScopeTriggerTask+0xbe>
						|| (scope.settings.triggerEdge == EDGE_FALLING && data < triggerLevel) ){
 80046d4:	7e23      	ldrb	r3, [r4, #24]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	f000 809c 	beq.w	8004814 <ScopeTriggerTask+0x34c>
				}else if((scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 80046dc:	7e63      	ldrb	r3, [r4, #25]
 80046de:	2b01      	cmp	r3, #1
 80046e0:	f000 809f 	beq.w	8004822 <ScopeTriggerTask+0x35a>
						|| (scope.settings.triggerMode == TRIG_AUTO_FAST && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_FAST)) ){
 80046e4:	7e63      	ldrb	r3, [r4, #25]
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	f47f af3a 	bne.w	8004560 <ScopeTriggerTask+0x98>
 80046ec:	6963      	ldr	r3, [r4, #20]
 80046ee:	459a      	cmp	sl, r3
 80046f0:	f67f af36 	bls.w	8004560 <ScopeTriggerTask+0x98>
					totalSmpTaken = samplesTaken;
 80046f4:	4f42      	ldr	r7, [pc, #264]	; (8004800 <ScopeTriggerTask+0x338>)
					scope.state = SCOPE_SAMPLING;
 80046f6:	2003      	movs	r0, #3
					totalSmpTaken = samplesTaken;
 80046f8:	f8c7 a000 	str.w	sl, [r7]
					scope.state = SCOPE_SAMPLING;
 80046fc:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
					triggerIndex = actualIndex;
 8004700:	4f40      	ldr	r7, [pc, #256]	; (8004804 <ScopeTriggerTask+0x33c>)
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004702:	483e      	ldr	r0, [pc, #248]	; (80047fc <ScopeTriggerTask+0x334>)
					triggerIndex = actualIndex;
 8004704:	603a      	str	r2, [r7, #0]
					samplesTaken = 0;
 8004706:	2100      	movs	r1, #0
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004708:	460b      	mov	r3, r1
					passMsg = MSG_SCOPE_TRIGGER;
 800470a:	f04f 0c16 	mov.w	ip, #22
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800470e:	f04f 32ff 	mov.w	r2, #4294967295
					samplesTaken = 0;
 8004712:	f8c8 1000 	str.w	r1, [r8]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004716:	6800      	ldr	r0, [r0, #0]
					passMsg = MSG_SCOPE_TRIGGER;
 8004718:	f8ad c006 	strh.w	ip, [sp, #6]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800471c:	f10d 0106 	add.w	r1, sp, #6
 8004720:	f007 fdd4 	bl	800c2cc <xQueueGenericSend>
					autoTrigged=1;
 8004724:	4a34      	ldr	r2, [pc, #208]	; (80047f8 <ScopeTriggerTask+0x330>)
 8004726:	2301      	movs	r3, #1
 8004728:	7013      	strb	r3, [r2, #0]
 800472a:	e719      	b.n	8004560 <ScopeTriggerTask+0x98>
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 800472c:	4b2e      	ldr	r3, [pc, #184]	; (80047e8 <ScopeTriggerTask+0x320>)
 800472e:	881b      	ldrh	r3, [r3, #0]
 8004730:	b280      	uxth	r0, r0
	if(index < lastIndex){
 8004732:	4298      	cmp	r0, r3
		result = index + scope.oneChanSamples - lastIndex;
 8004734:	bf3d      	ittte	cc
 8004736:	6c62      	ldrcc	r2, [r4, #68]	; 0x44
 8004738:	1ad3      	subcc	r3, r2, r3
 800473a:	18c0      	addcc	r0, r0, r3
		result = index - lastIndex;
 800473c:	1ac0      	subcs	r0, r0, r3
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 800473e:	f8d8 2000 	ldr.w	r2, [r8]
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 8004742:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
		result = index - lastIndex;
 8004746:	b280      	uxth	r0, r0
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 8004748:	4410      	add	r0, r2
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 800474a:	2b03      	cmp	r3, #3
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 800474c:	f8c8 0000 	str.w	r0, [r8]
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 8004750:	f47f af06 	bne.w	8004560 <ScopeTriggerTask+0x98>
 8004754:	f8db 3000 	ldr.w	r3, [fp]
 8004758:	4298      	cmp	r0, r3
 800475a:	f4ff af01 	bcc.w	8004560 <ScopeTriggerTask+0x98>
					samplingDisable();
 800475e:	f009 ff67 	bl	800e630 <samplingDisable>
					if (autoTrigged==0){//scope.settings.triggerMode != TRIG_AUTO && scope.settings.triggerMode != TRIG_AUTO_FAST){
 8004762:	4b25      	ldr	r3, [pc, #148]	; (80047f8 <ScopeTriggerTask+0x330>)
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d06f      	beq.n	800484a <ScopeTriggerTask+0x382>
 800476a:	4b26      	ldr	r3, [pc, #152]	; (8004804 <ScopeTriggerTask+0x33c>)
 800476c:	6819      	ldr	r1, [r3, #0]
					scope.triggerIndex = triggerIndex;
 800476e:	6061      	str	r1, [r4, #4]
					scope.state = SCOPE_DATA_SENDING;
 8004770:	f04f 0704 	mov.w	r7, #4
 8004774:	f884 7028 	strb.w	r7, [r4, #40]	; 0x28
					totalSmpTaken = 0;
 8004778:	4f21      	ldr	r7, [pc, #132]	; (8004800 <ScopeTriggerTask+0x338>)
					samplesTaken = 0;
 800477a:	2000      	movs	r0, #0
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 800477c:	4603      	mov	r3, r0
					samplesTaken = 0;
 800477e:	f8c8 0000 	str.w	r0, [r8]
					totalSmpTaken = 0;
 8004782:	6038      	str	r0, [r7, #0]
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 8004784:	481d      	ldr	r0, [pc, #116]	; (80047fc <ScopeTriggerTask+0x334>)
					passMsg = MSG_SCOPE_DATA_READY;
 8004786:	f04f 0c15 	mov.w	ip, #21
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 800478a:	f04f 32ff 	mov.w	r2, #4294967295
 800478e:	f10d 0106 	add.w	r1, sp, #6
 8004792:	6800      	ldr	r0, [r0, #0]
					passMsg = MSG_SCOPE_DATA_READY;
 8004794:	f8ad c006 	strh.w	ip, [sp, #6]
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 8004798:	f007 fd98 	bl	800c2cc <xQueueGenericSend>
 800479c:	e6e0      	b.n	8004560 <ScopeTriggerTask+0x98>
							|| (scope.settings.triggerEdge == EDGE_FALLING && data - NOISE_REDUCTION > triggerLevel) ){ //skip waiting for trigger in case of TRIG_AUTO
 800479e:	7e22      	ldrb	r2, [r4, #24]
 80047a0:	2a01      	cmp	r2, #1
 80047a2:	d044      	beq.n	800482e <ScopeTriggerTask+0x366>
					}else if((scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 80047a4:	7e62      	ldrb	r2, [r4, #25]
 80047a6:	2a01      	cmp	r2, #1
 80047a8:	d04a      	beq.n	8004840 <ScopeTriggerTask+0x378>
							|| (scope.settings.triggerMode == TRIG_AUTO_FAST && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_FAST))  ){ //skip waiting for trigger in case of TRIG_AUTO
 80047aa:	7e62      	ldrb	r2, [r4, #25]
 80047ac:	2a02      	cmp	r2, #2
 80047ae:	f47f aed7 	bne.w	8004560 <ScopeTriggerTask+0x98>
 80047b2:	6962      	ldr	r2, [r4, #20]
 80047b4:	4293      	cmp	r3, r2
 80047b6:	f67f aed3 	bls.w	8004560 <ScopeTriggerTask+0x98>
						autoTrigged=1;
 80047ba:	4f0f      	ldr	r7, [pc, #60]	; (80047f8 <ScopeTriggerTask+0x330>)
 80047bc:	2101      	movs	r1, #1
						scope.state = SCOPE_SAMPLING_TRIGGER_WAIT;
 80047be:	2002      	movs	r0, #2
						passMsg = MSG_SCOPE_SMPL_STARTED;
 80047c0:	f04f 0c17 	mov.w	ip, #23
						xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80047c4:	2300      	movs	r3, #0
 80047c6:	f04f 32ff 	mov.w	r2, #4294967295
						autoTrigged=1;
 80047ca:	7039      	strb	r1, [r7, #0]
 80047cc:	e721      	b.n	8004612 <ScopeTriggerTask+0x14a>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex);
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f833 c012 	ldrh.w	ip, [r3, r2, lsl #1]
 80047d4:	e747      	b.n	8004666 <ScopeTriggerTask+0x19e>
 80047d6:	bf00      	nop
 80047d8:	20000810 	.word	0x20000810
 80047dc:	2000085c 	.word	0x2000085c
 80047e0:	2000086c 	.word	0x2000086c
 80047e4:	e000ed04 	.word	0xe000ed04
 80047e8:	20000800 	.word	0x20000800
 80047ec:	200007fe 	.word	0x200007fe
 80047f0:	20000808 	.word	0x20000808
 80047f4:	20000868 	.word	0x20000868
 80047f8:	200007fc 	.word	0x200007fc
 80047fc:	20004cb4 	.word	0x20004cb4
 8004800:	20000860 	.word	0x20000860
 8004804:	20000864 	.word	0x20000864
 8004808:	200007f8 	.word	0x200007f8
 800480c:	2000080c 	.word	0x2000080c
 8004810:	20000804 	.word	0x20000804
						|| (scope.settings.triggerEdge == EDGE_FALLING && data < triggerLevel) ){
 8004814:	4561      	cmp	r1, ip
 8004816:	f63f af4a 	bhi.w	80046ae <ScopeTriggerTask+0x1e6>
				}else if((scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 800481a:	7e63      	ldrb	r3, [r4, #25]
 800481c:	2b01      	cmp	r3, #1
 800481e:	f47f af61 	bne.w	80046e4 <ScopeTriggerTask+0x21c>
 8004822:	6963      	ldr	r3, [r4, #20]
 8004824:	ebba 0f83 	cmp.w	sl, r3, lsl #2
 8004828:	f63f af64 	bhi.w	80046f4 <ScopeTriggerTask+0x22c>
 800482c:	e75a      	b.n	80046e4 <ScopeTriggerTask+0x21c>
							|| (scope.settings.triggerEdge == EDGE_FALLING && data - NOISE_REDUCTION > triggerLevel) ){ //skip waiting for trigger in case of TRIG_AUTO
 800482e:	f1ac 0c10 	sub.w	ip, ip, #16
 8004832:	ebbc 4f11 	cmp.w	ip, r1, lsr #16
 8004836:	f73f aee3 	bgt.w	8004600 <ScopeTriggerTask+0x138>
					}else if((scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 800483a:	7e62      	ldrb	r2, [r4, #25]
 800483c:	2a01      	cmp	r2, #1
 800483e:	d1b4      	bne.n	80047aa <ScopeTriggerTask+0x2e2>
 8004840:	6962      	ldr	r2, [r4, #20]
 8004842:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004846:	d8b8      	bhi.n	80047ba <ScopeTriggerTask+0x2f2>
 8004848:	e7af      	b.n	80047aa <ScopeTriggerTask+0x2e2>
						if(scope.settings.adcRes>8){
 800484a:	8c62      	ldrh	r2, [r4, #34]	; 0x22
 800484c:	4b3d      	ldr	r3, [pc, #244]	; (8004944 <ScopeTriggerTask+0x47c>)
 800484e:	493e      	ldr	r1, [pc, #248]	; (8004948 <ScopeTriggerTask+0x480>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	8809      	ldrh	r1, [r1, #0]
 8004854:	2a08      	cmp	r2, #8
 8004856:	d924      	bls.n	80048a2 <ScopeTriggerTask+0x3da>
							if(scope.settings.triggerEdge == EDGE_RISING){
 8004858:	7e20      	ldrb	r0, [r4, #24]
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 800485a:	f894 c048 	ldrb.w	ip, [r4, #72]	; 0x48
 800485e:	f10c 0c09 	add.w	ip, ip, #9
 8004862:	005a      	lsls	r2, r3, #1
 8004864:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
							if(scope.settings.triggerEdge == EDGE_RISING){
 8004868:	2800      	cmp	r0, #0
 800486a:	d036      	beq.n	80048da <ScopeTriggerTask+0x412>
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) < triggerLevel){
 800486c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8004870:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 8004874:	4288      	cmp	r0, r1
 8004876:	d210      	bcs.n	800489a <ScopeTriggerTask+0x3d2>
 8004878:	3b01      	subs	r3, #1
 800487a:	3a02      	subs	r2, #2
 800487c:	e000      	b.n	8004880 <ScopeTriggerTask+0x3b8>
 800487e:	4663      	mov	r3, ip
 8004880:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 8004884:	3009      	adds	r0, #9
 8004886:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800488a:	f103 3cff 	add.w	ip, r3, #4294967295
 800488e:	6840      	ldr	r0, [r0, #4]
 8004890:	5a80      	ldrh	r0, [r0, r2]
 8004892:	4288      	cmp	r0, r1
 8004894:	f1a2 0202 	sub.w	r2, r2, #2
 8004898:	d3f1      	bcc.n	800487e <ScopeTriggerTask+0x3b6>
						triggerIndex++;
 800489a:	1c59      	adds	r1, r3, #1
 800489c:	4b29      	ldr	r3, [pc, #164]	; (8004944 <ScopeTriggerTask+0x47c>)
 800489e:	6019      	str	r1, [r3, #0]
 80048a0:	e765      	b.n	800476e <ScopeTriggerTask+0x2a6>
							if(scope.settings.triggerEdge == EDGE_RISING){
 80048a2:	7e22      	ldrb	r2, [r4, #24]
 80048a4:	b3a2      	cbz	r2, 8004910 <ScopeTriggerTask+0x448>
								while(*((uint8_t *)scope.pChanMem[scope.triggerChannel-1]+triggerIndex) < triggerLevel){
 80048a6:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 80048aa:	3209      	adds	r2, #9
 80048ac:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80048b0:	6852      	ldr	r2, [r2, #4]
 80048b2:	5cd2      	ldrb	r2, [r2, r3]
 80048b4:	428a      	cmp	r2, r1
 80048b6:	d2f0      	bcs.n	800489a <ScopeTriggerTask+0x3d2>
 80048b8:	3b01      	subs	r3, #1
 80048ba:	e000      	b.n	80048be <ScopeTriggerTask+0x3f6>
 80048bc:	4603      	mov	r3, r0
 80048be:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 80048c2:	3209      	adds	r2, #9
 80048c4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80048c8:	1e58      	subs	r0, r3, #1
 80048ca:	6852      	ldr	r2, [r2, #4]
 80048cc:	5cd2      	ldrb	r2, [r2, r3]
 80048ce:	428a      	cmp	r2, r1
 80048d0:	d3f4      	bcc.n	80048bc <ScopeTriggerTask+0x3f4>
						triggerIndex++;
 80048d2:	1c59      	adds	r1, r3, #1
 80048d4:	4b1b      	ldr	r3, [pc, #108]	; (8004944 <ScopeTriggerTask+0x47c>)
 80048d6:	6019      	str	r1, [r3, #0]
 80048d8:	e749      	b.n	800476e <ScopeTriggerTask+0x2a6>
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 80048da:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80048de:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80048e2:	4288      	cmp	r0, r1
 80048e4:	d9d9      	bls.n	800489a <ScopeTriggerTask+0x3d2>
 80048e6:	3b01      	subs	r3, #1
 80048e8:	1e90      	subs	r0, r2, #2
 80048ea:	e000      	b.n	80048ee <ScopeTriggerTask+0x426>
 80048ec:	4663      	mov	r3, ip
 80048ee:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 80048f2:	3209      	adds	r2, #9
 80048f4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80048f8:	f103 3cff 	add.w	ip, r3, #4294967295
 80048fc:	6852      	ldr	r2, [r2, #4]
 80048fe:	5a12      	ldrh	r2, [r2, r0]
 8004900:	428a      	cmp	r2, r1
 8004902:	f1a0 0002 	sub.w	r0, r0, #2
 8004906:	d8f1      	bhi.n	80048ec <ScopeTriggerTask+0x424>
						triggerIndex++;
 8004908:	1c59      	adds	r1, r3, #1
 800490a:	4b0e      	ldr	r3, [pc, #56]	; (8004944 <ScopeTriggerTask+0x47c>)
 800490c:	6019      	str	r1, [r3, #0]
 800490e:	e72e      	b.n	800476e <ScopeTriggerTask+0x2a6>
								while(*((uint8_t *)scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 8004910:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 8004914:	3209      	adds	r2, #9
 8004916:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800491a:	6852      	ldr	r2, [r2, #4]
 800491c:	5cd2      	ldrb	r2, [r2, r3]
 800491e:	428a      	cmp	r2, r1
 8004920:	d9bb      	bls.n	800489a <ScopeTriggerTask+0x3d2>
 8004922:	3b01      	subs	r3, #1
 8004924:	e000      	b.n	8004928 <ScopeTriggerTask+0x460>
 8004926:	4603      	mov	r3, r0
 8004928:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 800492c:	3209      	adds	r2, #9
 800492e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004932:	1e58      	subs	r0, r3, #1
 8004934:	6852      	ldr	r2, [r2, #4]
 8004936:	5cd2      	ldrb	r2, [r2, r3]
 8004938:	428a      	cmp	r2, r1
 800493a:	d8f4      	bhi.n	8004926 <ScopeTriggerTask+0x45e>
						triggerIndex++;
 800493c:	1c59      	adds	r1, r3, #1
 800493e:	4b01      	ldr	r3, [pc, #4]	; (8004944 <ScopeTriggerTask+0x47c>)
 8004940:	6019      	str	r1, [r3, #0]
 8004942:	e714      	b.n	800476e <ScopeTriggerTask+0x2a6>
 8004944:	20000864 	.word	0x20000864
 8004948:	20000868 	.word	0x20000868

0800494c <scopeInit>:
void scopeInit(void){
 800494c:	b530      	push	{r4, r5, lr}
	writingIndex = 0;
 800494e:	4b4b      	ldr	r3, [pc, #300]	; (8004a7c <scopeInit+0x130>)
	if(scope.settings.AdvMode == SCOPE_INTERLEAVE_MODE){
 8004950:	4c4b      	ldr	r4, [pc, #300]	; (8004a80 <scopeInit+0x134>)
void scopeInit(void){
 8004952:	b083      	sub	sp, #12
	writingIndex = 0;
 8004954:	2500      	movs	r5, #0
 8004956:	601d      	str	r5, [r3, #0]
	uint32_t realfreq=0;
 8004958:	9501      	str	r5, [sp, #4]
	ADC_DMA_Stop();
 800495a:	f009 fdcb 	bl	800e4f4 <ADC_DMA_Stop>
	if(scope.settings.AdvMode == SCOPE_INTERLEAVE_MODE){
 800495e:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d02c      	beq.n	80049c0 <scopeInit+0x74>
	}else if(scope.settings.AdvMode == SCOPE_MULTI_MODE){
 8004966:	f894 3020 	ldrb.w	r3, [r4, #32]
 800496a:	b2db      	uxtb	r3, r3
 800496c:	2b02      	cmp	r3, #2
 800496e:	d024      	beq.n	80049ba <scopeInit+0x6e>
		scope.settings.AdvMode = SCOPE_NORMAL_MODE;
 8004970:	f884 5020 	strb.w	r5, [r4, #32]
		TIM_Reconfig_scope(scope.settings.samplingFrequency,&realfreq);
 8004974:	a901      	add	r1, sp, #4
 8004976:	68a0      	ldr	r0, [r4, #8]
 8004978:	f00c fe72 	bl	8011660 <TIM_Reconfig_scope>
		ADC_set_sampling_time(realfreq);
 800497c:	9801      	ldr	r0, [sp, #4]
 800497e:	f009 fe07 	bl	800e590 <ADC_set_sampling_time>
		scopeInitADCMode(scope.settings.AdvMode);
 8004982:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004986:	b2db      	uxtb	r3, r3
	return result;
}


uint8_t scopeInitADCMode(scopeMode mode){
	switch (mode){
 8004988:	2b01      	cmp	r3, #1
 800498a:	d069      	beq.n	8004a60 <scopeInit+0x114>
 800498c:	d365      	bcc.n	8004a5a <scopeInit+0x10e>
 800498e:	2b02      	cmp	r3, #2
 8004990:	d039      	beq.n	8004a06 <scopeInit+0xba>
			if(scope.numOfChannles>i){
 8004992:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004996:	2b00      	cmp	r3, #0
 8004998:	d13b      	bne.n	8004a12 <scopeInit+0xc6>
 800499a:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d840      	bhi.n	8004a24 <scopeInit+0xd8>
 80049a2:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d845      	bhi.n	8004a36 <scopeInit+0xea>
 80049aa:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 80049ae:	2b03      	cmp	r3, #3
 80049b0:	d84a      	bhi.n	8004a48 <scopeInit+0xfc>
		scope.settings.ADCSamplingFreq=realfreq;
 80049b2:	9b01      	ldr	r3, [sp, #4]
 80049b4:	60e3      	str	r3, [r4, #12]
}
 80049b6:	b003      	add	sp, #12
 80049b8:	bd30      	pop	{r4, r5, pc}
		scope.settings.ADCmux=2;
 80049ba:	77e3      	strb	r3, [r4, #31]
}
 80049bc:	b003      	add	sp, #12
 80049be:	bd30      	pop	{r4, r5, pc}
		scope.settings.interleaved=2;
 80049c0:	2302      	movs	r3, #2
 80049c2:	77a3      	strb	r3, [r4, #30]
		TIM_Reconfig_scope(scope.settings.samplingFrequency/2,&realfreq);
 80049c4:	68a0      	ldr	r0, [r4, #8]
 80049c6:	a901      	add	r1, sp, #4
 80049c8:	0840      	lsrs	r0, r0, #1
 80049ca:	f00c fe49 	bl	8011660 <TIM_Reconfig_scope>
		ADC_set_sampling_time(realfreq);
 80049ce:	9801      	ldr	r0, [sp, #4]
 80049d0:	f009 fdde 	bl	800e590 <ADC_set_sampling_time>
		scopeInitADCMode(scope.settings.AdvMode);
 80049d4:	f894 3020 	ldrb.w	r3, [r4, #32]
 80049d8:	b2db      	uxtb	r3, r3
	switch (mode){
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d03a      	beq.n	8004a54 <scopeInit+0x108>
 80049de:	d349      	bcc.n	8004a74 <scopeInit+0x128>
 80049e0:	2b02      	cmp	r3, #2
 80049e2:	d101      	bne.n	80049e8 <scopeInit+0x9c>
		break;
	case SCOPE_INTERLEAVE_MODE:
		ADCInitInterleavedMode();
		break;
	case SCOPE_MULTI_MODE:
		ADCInitMultiMode();
 80049e4:	f00a f816 	bl	800ea14 <ADCInitMultiMode>
			if(scope.numOfChannles>i){
 80049e8:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d13a      	bne.n	8004a66 <scopeInit+0x11a>
 80049f0:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d9dc      	bls.n	80049b2 <scopeInit+0x66>
				ADC_DMA_Reconfig_Interleave(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples/2);
 80049f8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80049fa:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80049fc:	2001      	movs	r0, #1
 80049fe:	0852      	lsrs	r2, r2, #1
 8004a00:	f009 fd42 	bl	800e488 <ADC_DMA_Reconfig_Interleave>
 8004a04:	e7d5      	b.n	80049b2 <scopeInit+0x66>
		ADCInitMultiMode();
 8004a06:	f00a f805 	bl	800ea14 <ADCInitMultiMode>
			if(scope.numOfChannles>i){
 8004a0a:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d0c3      	beq.n	800499a <scopeInit+0x4e>
				ADC_DMA_Reconfig(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples);
 8004a12:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004a14:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004a16:	2000      	movs	r0, #0
 8004a18:	f009 fd02 	bl	800e420 <ADC_DMA_Reconfig>
			if(scope.numOfChannles>i){
 8004a1c:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d9be      	bls.n	80049a2 <scopeInit+0x56>
				ADC_DMA_Reconfig(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples);
 8004a24:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004a26:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004a28:	2001      	movs	r0, #1
 8004a2a:	f009 fcf9 	bl	800e420 <ADC_DMA_Reconfig>
			if(scope.numOfChannles>i){
 8004a2e:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d9b9      	bls.n	80049aa <scopeInit+0x5e>
				ADC_DMA_Reconfig(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples);
 8004a36:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a38:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004a3a:	2002      	movs	r0, #2
 8004a3c:	f009 fcf0 	bl	800e420 <ADC_DMA_Reconfig>
			if(scope.numOfChannles>i){
 8004a40:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8004a44:	2b03      	cmp	r3, #3
 8004a46:	d9b4      	bls.n	80049b2 <scopeInit+0x66>
				ADC_DMA_Reconfig(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples);
 8004a48:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004a4a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004a4c:	2003      	movs	r0, #3
 8004a4e:	f009 fce7 	bl	800e420 <ADC_DMA_Reconfig>
 8004a52:	e7ae      	b.n	80049b2 <scopeInit+0x66>
		ADCInitInterleavedMode();
 8004a54:	f009 ffbe 	bl	800e9d4 <ADCInitInterleavedMode>
 8004a58:	e7c6      	b.n	80049e8 <scopeInit+0x9c>
		ADCInitNormalMode();
 8004a5a:	f009 fea7 	bl	800e7ac <ADCInitNormalMode>
 8004a5e:	e798      	b.n	8004992 <scopeInit+0x46>
		ADCInitInterleavedMode();
 8004a60:	f009 ffb8 	bl	800e9d4 <ADCInitInterleavedMode>
 8004a64:	e795      	b.n	8004992 <scopeInit+0x46>
				ADC_DMA_Reconfig_Interleave(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples/2);
 8004a66:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004a68:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	0852      	lsrs	r2, r2, #1
 8004a6e:	f009 fd0b 	bl	800e488 <ADC_DMA_Reconfig_Interleave>
 8004a72:	e7bd      	b.n	80049f0 <scopeInit+0xa4>
		ADCInitNormalMode();
 8004a74:	f009 fe9a 	bl	800e7ac <ADCInitNormalMode>
 8004a78:	e7b6      	b.n	80049e8 <scopeInit+0x9c>
 8004a7a:	bf00      	nop
 8004a7c:	2000086c 	.word	0x2000086c
 8004a80:	20000810 	.word	0x20000810

08004a84 <scopeSetDefault>:
void scopeSetDefault(void){
 8004a84:	b5f0      	push	{r4, r5, r6, r7, lr}
	scope.bufferMemory = scopeBuffer;
 8004a86:	4c2c      	ldr	r4, [pc, #176]	; (8004b38 <scopeSetDefault+0xb4>)
 8004a88:	4b2c      	ldr	r3, [pc, #176]	; (8004b3c <scopeSetDefault+0xb8>)
 8004a8a:	6023      	str	r3, [r4, #0]
	scope.settings.triggerLevel = SCOPE_DEFAULT_TRIGGER_LEVEL;
 8004a8c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
	scope.settings.samplingFrequency = SCOPE_DEFAULT_SAMPLING_FREQ;
 8004a90:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
	scope.settings.triggerEdge = SCOPE_DEFAULT_TRIG_EDGE;
 8004a94:	2000      	movs	r0, #0
	scope.settings.triggerMode = SCOPE_DEFAULT_TRIGGER;
 8004a96:	2101      	movs	r1, #1
	scope.settings.samplingFrequency = SCOPE_DEFAULT_SAMPLING_FREQ;
 8004a98:	60a5      	str	r5, [r4, #8]
	scope.settings.triggerEdge = SCOPE_DEFAULT_TRIG_EDGE;
 8004a9a:	7620      	strb	r0, [r4, #24]
	scope.settings.adcRes = SCOPE_DEFAULT_ADC_RES;
 8004a9c:	250c      	movs	r5, #12
	scope.settings.triggerMode = SCOPE_DEFAULT_TRIGGER;
 8004a9e:	7661      	strb	r1, [r4, #25]
	scope.settings.adcLevels=pow(2,SCOPE_DEFAULT_ADC_RES);
 8004aa0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
	scope.settings.triggerLevel = SCOPE_DEFAULT_TRIGGER_LEVEL;
 8004aa4:	8362      	strh	r2, [r4, #26]
	scope.settings.samplesToSend = SCOPE_DEFAULT_DATA_LEN;
 8004aa6:	2164      	movs	r1, #100	; 0x64
	scope.settings.pretrigger = SCOPE_DEFAULT_PRETRIGGER;
 8004aa8:	83a2      	strh	r2, [r4, #28]
	scope.oneChanMemSize = MAX_SCOPE_BUFF_SIZE+SCOPE_BUFFER_MARGIN;
 8004aaa:	f247 5294 	movw	r2, #30100	; 0x7594
	scope.settings.adcRes = SCOPE_DEFAULT_ADC_RES;
 8004aae:	8465      	strh	r5, [r4, #34]	; 0x22
	scope.settings.adcLevels=pow(2,SCOPE_DEFAULT_ADC_RES);
 8004ab0:	84a0      	strh	r0, [r4, #36]	; 0x24
	scope.settings.samplesToSend = SCOPE_DEFAULT_DATA_LEN;
 8004ab2:	6161      	str	r1, [r4, #20]
	scope.pChanMem[0] = (uint16_t*)scopeBuffer;
 8004ab4:	62e3      	str	r3, [r4, #44]	; 0x2c
	scope.oneChanMemSize = MAX_SCOPE_BUFF_SIZE+SCOPE_BUFFER_MARGIN;
 8004ab6:	6422      	str	r2, [r4, #64]	; 0x40
	if(scope.settings.adcRes>8){
 8004ab8:	8c63      	ldrh	r3, [r4, #34]	; 0x22
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004aba:	4f21      	ldr	r7, [pc, #132]	; (8004b40 <scopeSetDefault+0xbc>)
 8004abc:	4e21      	ldr	r6, [pc, #132]	; (8004b44 <scopeSetDefault+0xc0>)
 8004abe:	6838      	ldr	r0, [r7, #0]
	if(scope.settings.adcRes>8){
 8004ac0:	2b08      	cmp	r3, #8
		scope.oneChanSamples = scope.oneChanMemSize/2;
 8004ac2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004ac4:	bf88      	it	hi
 8004ac6:	085b      	lsrhi	r3, r3, #1
		scope.oneChanSamples = scope.oneChanMemSize;
 8004ac8:	6463      	str	r3, [r4, #68]	; 0x44
void scopeSetDefault(void){
 8004aca:	b083      	sub	sp, #12
	scope.numOfChannles = 1;
 8004acc:	2301      	movs	r3, #1
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004ace:	f04f 31ff 	mov.w	r1, #4294967295
	scope.numOfChannles = 1;
 8004ad2:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
	scope.triggerChannel = 1;
 8004ad6:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004ada:	f008 f827 	bl	800cb2c <xQueueTakeMutexRecursive>
 8004ade:	2500      	movs	r5, #0
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004ae0:	f816 2b01 	ldrb.w	r2, [r6], #1
 8004ae4:	1963      	adds	r3, r4, r5
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004ae6:	4611      	mov	r1, r2
 8004ae8:	b2e8      	uxtb	r0, r5
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004aee:	f009 fda1 	bl	800e634 <adcSetInputChannel>
		scopeInitADCMode(scope.settings.AdvMode);
 8004af2:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004af6:	b2db      	uxtb	r3, r3
	switch (mode){
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d01a      	beq.n	8004b32 <scopeSetDefault+0xae>
 8004afc:	d316      	bcc.n	8004b2c <scopeSetDefault+0xa8>
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d101      	bne.n	8004b06 <scopeSetDefault+0x82>
		ADCInitMultiMode();
 8004b02:	f009 ff87 	bl	800ea14 <ADCInitMultiMode>
 8004b06:	3501      	adds	r5, #1
	for(uint8_t i = 0;i<MAX_ADC_CHANNELS;i++){
 8004b08:	2d04      	cmp	r5, #4
 8004b0a:	d1e9      	bne.n	8004ae0 <scopeSetDefault+0x5c>
	xSemaphoreGiveRecursive(scopeMutex);
 8004b0c:	6838      	ldr	r0, [r7, #0]
 8004b0e:	f007 fdcf 	bl	800c6b0 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004b12:	a902      	add	r1, sp, #8
 8004b14:	2334      	movs	r3, #52	; 0x34
 8004b16:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004b1a:	4b0b      	ldr	r3, [pc, #44]	; (8004b48 <scopeSetDefault+0xc4>)
 8004b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b20:	6818      	ldr	r0, [r3, #0]
 8004b22:	2300      	movs	r3, #0
 8004b24:	f007 fbd2 	bl	800c2cc <xQueueGenericSend>
}
 8004b28:	b003      	add	sp, #12
 8004b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ADCInitNormalMode();
 8004b2c:	f009 fe3e 	bl	800e7ac <ADCInitNormalMode>
 8004b30:	e7e9      	b.n	8004b06 <scopeSetDefault+0x82>
		ADCInitInterleavedMode();
 8004b32:	f009 ff4f 	bl	800e9d4 <ADCInitInterleavedMode>
 8004b36:	e7e6      	b.n	8004b06 <scopeSetDefault+0x82>
 8004b38:	20000810 	.word	0x20000810
 8004b3c:	2000704c 	.word	0x2000704c
 8004b40:	2000085c 	.word	0x2000085c
 8004b44:	08014eb8 	.word	0x08014eb8
 8004b48:	20007048 	.word	0x20007048

08004b4c <ScopeTask>:
void ScopeTask(void const *argument){
 8004b4c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004b50:	b083      	sub	sp, #12
	uint16_t message = 0xFFFF;
 8004b52:	ae02      	add	r6, sp, #8
 8004b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
	scopeMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8004b58:	2200      	movs	r2, #0
 8004b5a:	2102      	movs	r1, #2
 8004b5c:	201e      	movs	r0, #30
	uint16_t message = 0xFFFF;
 8004b5e:	f826 3d04 	strh.w	r3, [r6, #-4]!
	scopeMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8004b62:	f007 fb6f 	bl	800c244 <xQueueGenericCreate>
 8004b66:	4f41      	ldr	r7, [pc, #260]	; (8004c6c <ScopeTask+0x120>)
	scopeMutex = xSemaphoreCreateRecursiveMutex();
 8004b68:	4c41      	ldr	r4, [pc, #260]	; (8004c70 <ScopeTask+0x124>)
	scopeMessageQueue = xQueueCreate(30, sizeof(message)/sizeof(uint8_t));
 8004b6a:	6038      	str	r0, [r7, #0]
	scopeMutex = xSemaphoreCreateRecursiveMutex();
 8004b6c:	2004      	movs	r0, #4
 8004b6e:	f007 fd6b 	bl	800c648 <xQueueCreateMutex>
 8004b72:	4d40      	ldr	r5, [pc, #256]	; (8004c74 <ScopeTask+0x128>)
 8004b74:	6020      	str	r0, [r4, #0]
 8004b76:	f8df b100 	ldr.w	fp, [pc, #256]	; 8004c78 <ScopeTask+0x12c>
 8004b7a:	f8df a100 	ldr.w	sl, [pc, #256]	; 8004c7c <ScopeTask+0x130>
	scopeSetDefault();
 8004b7e:	f7ff ff81 	bl	8004a84 <scopeSetDefault>
		xQueueReceive(scopeMessageQueue, &message, portMAX_DELAY);
 8004b82:	f04f 0800 	mov.w	r8, #0
			scope.state=SCOPE_SAMPLING_WAITING;
 8004b86:	f04f 0901 	mov.w	r9, #1
 8004b8a:	e029      	b.n	8004be0 <ScopeTask+0x94>
		}else if(message == MSG_INVALIDATE){  //Settings has been changed
 8004b8c:	2b34      	cmp	r3, #52	; 0x34
 8004b8e:	d03f      	beq.n	8004c10 <ScopeTask+0xc4>
		}else if (message == MSG_SCOPE_START && scope.state != SCOPE_SAMPLING_WAITING && scope.state != SCOPE_SAMPLING_TRIGGER_WAIT && scope.state != SCOPE_SAMPLING && scope.state != SCOPE_DATA_SENDING){ //Enable sampling
 8004b90:	2b12      	cmp	r3, #18
 8004b92:	d158      	bne.n	8004c46 <ScopeTask+0xfa>
 8004b94:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d01e      	beq.n	8004bda <ScopeTask+0x8e>
 8004b9c:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d01a      	beq.n	8004bda <ScopeTask+0x8e>
 8004ba4:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004ba8:	2b03      	cmp	r3, #3
 8004baa:	d016      	beq.n	8004bda <ScopeTask+0x8e>
 8004bac:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004bb0:	2b04      	cmp	r3, #4
 8004bb2:	d012      	beq.n	8004bda <ScopeTask+0x8e>
			scopeInit();
 8004bb4:	f7ff feca 	bl	800494c <scopeInit>
			scope.state=SCOPE_SAMPLING_WAITING;
 8004bb8:	f885 9028 	strb.w	r9, [r5, #40]	; 0x28
			samplingEnable();
 8004bbc:	f009 fd36 	bl	800e62c <samplingEnable>
			uint16_t passMsg = MSG_SCOPE_SMPL_STARTED;
 8004bc0:	f04f 0c17 	mov.w	ip, #23
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8004bca:	f10d 0106 	add.w	r1, sp, #6
 8004bce:	f8da 0000 	ldr.w	r0, [sl]
			uint16_t passMsg = MSG_SCOPE_SMPL_STARTED;
 8004bd2:	f8ad c006 	strh.w	ip, [sp, #6]
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004bd6:	f007 fb79 	bl	800c2cc <xQueueGenericSend>
		xSemaphoreGiveRecursive(scopeMutex);
 8004bda:	6820      	ldr	r0, [r4, #0]
 8004bdc:	f007 fd68 	bl	800c6b0 <xQueueGiveMutexRecursive>
		xQueueReceive(scopeMessageQueue, &message, portMAX_DELAY);
 8004be0:	2300      	movs	r3, #0
 8004be2:	f04f 32ff 	mov.w	r2, #4294967295
 8004be6:	4631      	mov	r1, r6
 8004be8:	6838      	ldr	r0, [r7, #0]
 8004bea:	f007 fe17 	bl	800c81c <xQueueGenericReceive>
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004bee:	f04f 31ff 	mov.w	r1, #4294967295
 8004bf2:	6820      	ldr	r0, [r4, #0]
 8004bf4:	f007 ff9a 	bl	800cb2c <xQueueTakeMutexRecursive>
		if(message == MSG_SCOPE_DATA_SENT && scope.state != SCOPE_IDLE){ //Data was sent. Actualisation of scope sxtate and/or rerun
 8004bf8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8004bfc:	2b14      	cmp	r3, #20
 8004bfe:	d1c5      	bne.n	8004b8c <ScopeTask+0x40>
 8004c00:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0e8      	beq.n	8004bda <ScopeTask+0x8e>
			scope.state = SCOPE_WAIT_FOR_RESTART;
 8004c08:	2306      	movs	r3, #6
 8004c0a:	f885 3028 	strb.w	r3, [r5, #40]	; 0x28
 8004c0e:	e7e4      	b.n	8004bda <ScopeTask+0x8e>
			if(scope.state == SCOPE_DONE || scope.state == SCOPE_IDLE){
 8004c10:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004c14:	2b05      	cmp	r3, #5
 8004c16:	d0e0      	beq.n	8004bda <ScopeTask+0x8e>
 8004c18:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d0dc      	beq.n	8004bda <ScopeTask+0x8e>
				samplingDisable();
 8004c20:	f009 fd06 	bl	800e630 <samplingDisable>
				scopeInit();
 8004c24:	f7ff fe92 	bl	800494c <scopeInit>
				if(scope.state!=SCOPE_WAIT_FOR_RESTART && scope.state!=SCOPE_DATA_SENDING){
 8004c28:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004c2c:	2b06      	cmp	r3, #6
 8004c2e:	d0d4      	beq.n	8004bda <ScopeTask+0x8e>
 8004c30:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004c34:	2b04      	cmp	r3, #4
 8004c36:	d0d0      	beq.n	8004bda <ScopeTask+0x8e>
					scope.state=SCOPE_SAMPLING_WAITING;
 8004c38:	f885 9028 	strb.w	r9, [r5, #40]	; 0x28
					samplesTaken=0;
 8004c3c:	f8cb 8000 	str.w	r8, [fp]
					samplingEnable();
 8004c40:	f009 fcf4 	bl	800e62c <samplingEnable>
 8004c44:	e7c9      	b.n	8004bda <ScopeTask+0x8e>
		}else if (message == MSG_SCOPE_STOP){//Disable sampling
 8004c46:	2b13      	cmp	r3, #19
 8004c48:	d104      	bne.n	8004c54 <ScopeTask+0x108>
			samplingDisable();
 8004c4a:	f009 fcf1 	bl	800e630 <samplingDisable>
			scope.state = SCOPE_IDLE;
 8004c4e:	f885 8028 	strb.w	r8, [r5, #40]	; 0x28
 8004c52:	e7c2      	b.n	8004bda <ScopeTask+0x8e>
		}else if (message == MSG_SCOPE_RESTART && scope.state==SCOPE_WAIT_FOR_RESTART ){ //Rerun sampling
 8004c54:	2b11      	cmp	r3, #17
 8004c56:	d1c0      	bne.n	8004bda <ScopeTask+0x8e>
 8004c58:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8004c5c:	2b06      	cmp	r3, #6
 8004c5e:	d1bc      	bne.n	8004bda <ScopeTask+0x8e>
			samplingEnable();
 8004c60:	f009 fce4 	bl	800e62c <samplingEnable>
			scope.state=SCOPE_SAMPLING_WAITING;
 8004c64:	f885 9028 	strb.w	r9, [r5, #40]	; 0x28
 8004c68:	e7b7      	b.n	8004bda <ScopeTask+0x8e>
 8004c6a:	bf00      	nop
 8004c6c:	20007048 	.word	0x20007048
 8004c70:	2000085c 	.word	0x2000085c
 8004c74:	20000810 	.word	0x20000810
 8004c78:	20000804 	.word	0x20000804
 8004c7c:	20004cb4 	.word	0x20004cb4

08004c80 <GetNumOfChannels>:
	return scope.numOfChannles;
 8004c80:	4b01      	ldr	r3, [pc, #4]	; (8004c88 <GetNumOfChannels+0x8>)
 8004c82:	f893 0029 	ldrb.w	r0, [r3, #41]	; 0x29
}
 8004c86:	4770      	bx	lr
 8004c88:	20000810 	.word	0x20000810

08004c8c <getDataPointer>:
	return scope.pChanMem[chan];
 8004c8c:	4b02      	ldr	r3, [pc, #8]	; (8004c98 <getDataPointer+0xc>)
 8004c8e:	300a      	adds	r0, #10
 8004c90:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8004c94:	6858      	ldr	r0, [r3, #4]
}
 8004c96:	4770      	bx	lr
 8004c98:	20000810 	.word	0x20000810

08004c9c <getOneChanMemSize>:
	return scope.oneChanMemSize;
 8004c9c:	4b01      	ldr	r3, [pc, #4]	; (8004ca4 <getOneChanMemSize+0x8>)
 8004c9e:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	20000810 	.word	0x20000810

08004ca8 <getTriggerIndex>:
	return triggerIndex;
 8004ca8:	4b01      	ldr	r3, [pc, #4]	; (8004cb0 <getTriggerIndex+0x8>)
}
 8004caa:	6818      	ldr	r0, [r3, #0]
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	20000864 	.word	0x20000864

08004cb4 <getSamples>:
	return scope.settings.samplesToSend;
 8004cb4:	4b01      	ldr	r3, [pc, #4]	; (8004cbc <getSamples+0x8>)
 8004cb6:	6958      	ldr	r0, [r3, #20]
}
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	20000810 	.word	0x20000810

08004cc0 <getADCRes>:
	return scope.settings.adcRes;
 8004cc0:	4b01      	ldr	r3, [pc, #4]	; (8004cc8 <getADCRes+0x8>)
 8004cc2:	8c58      	ldrh	r0, [r3, #34]	; 0x22
}
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	20000810 	.word	0x20000810

08004ccc <getPretrigger>:
	return scope.settings.pretrigger;
 8004ccc:	4b01      	ldr	r3, [pc, #4]	; (8004cd4 <getPretrigger+0x8>)
 8004cce:	8b98      	ldrh	r0, [r3, #28]
}
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	20000810 	.word	0x20000810

08004cd8 <getScopeState>:
	return scope.state;
 8004cd8:	4b01      	ldr	r3, [pc, #4]	; (8004ce0 <getScopeState+0x8>)
 8004cda:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
}
 8004cde:	4770      	bx	lr
 8004ce0:	20000810 	.word	0x20000810

08004ce4 <scopeSetTriggerMode>:
void scopeSetTriggerMode(scopeTriggerMode mode){
 8004ce4:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004ce6:	4c07      	ldr	r4, [pc, #28]	; (8004d04 <scopeSetTriggerMode+0x20>)
void scopeSetTriggerMode(scopeTriggerMode mode){
 8004ce8:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004cea:	f04f 31ff 	mov.w	r1, #4294967295
 8004cee:	6820      	ldr	r0, [r4, #0]
 8004cf0:	f007 ff1c 	bl	800cb2c <xQueueTakeMutexRecursive>
	scope.settings.triggerMode = mode;
 8004cf4:	4b04      	ldr	r3, [pc, #16]	; (8004d08 <scopeSetTriggerMode+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004cf6:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerMode = mode;
 8004cf8:	765d      	strb	r5, [r3, #25]
}
 8004cfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004cfe:	f007 bcd7 	b.w	800c6b0 <xQueueGiveMutexRecursive>
 8004d02:	bf00      	nop
 8004d04:	2000085c 	.word	0x2000085c
 8004d08:	20000810 	.word	0x20000810

08004d0c <scopeSetTriggerEdge>:
void scopeSetTriggerEdge(scopeTriggerEdge edge){
 8004d0c:	b530      	push	{r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004d0e:	4c0d      	ldr	r4, [pc, #52]	; (8004d44 <scopeSetTriggerEdge+0x38>)
void scopeSetTriggerEdge(scopeTriggerEdge edge){
 8004d10:	b083      	sub	sp, #12
 8004d12:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004d14:	f04f 31ff 	mov.w	r1, #4294967295
 8004d18:	6820      	ldr	r0, [r4, #0]
 8004d1a:	f007 ff07 	bl	800cb2c <xQueueTakeMutexRecursive>
	scope.settings.triggerEdge = edge;
 8004d1e:	4b0a      	ldr	r3, [pc, #40]	; (8004d48 <scopeSetTriggerEdge+0x3c>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004d20:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerEdge = edge;
 8004d22:	761d      	strb	r5, [r3, #24]
	xSemaphoreGiveRecursive(scopeMutex);
 8004d24:	f007 fcc4 	bl	800c6b0 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004d28:	a902      	add	r1, sp, #8
 8004d2a:	2334      	movs	r3, #52	; 0x34
 8004d2c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY); //cannot change this property on the on the fly (scope must re-init)
 8004d30:	4b06      	ldr	r3, [pc, #24]	; (8004d4c <scopeSetTriggerEdge+0x40>)
 8004d32:	f04f 32ff 	mov.w	r2, #4294967295
 8004d36:	6818      	ldr	r0, [r3, #0]
 8004d38:	2300      	movs	r3, #0
 8004d3a:	f007 fac7 	bl	800c2cc <xQueueGenericSend>
}
 8004d3e:	b003      	add	sp, #12
 8004d40:	bd30      	pop	{r4, r5, pc}
 8004d42:	bf00      	nop
 8004d44:	2000085c 	.word	0x2000085c
 8004d48:	20000810 	.word	0x20000810
 8004d4c:	20007048 	.word	0x20007048

08004d50 <scopeSetDataDepth>:
uint8_t scopeSetDataDepth(uint16_t res){
 8004d50:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004d52:	4e2f      	ldr	r6, [pc, #188]	; (8004e10 <scopeSetDataDepth+0xc0>)
	scope.settings.adcRes = res;
 8004d54:	4c2f      	ldr	r4, [pc, #188]	; (8004e14 <scopeSetDataDepth+0xc4>)
uint8_t scopeSetDataDepth(uint16_t res){
 8004d56:	4605      	mov	r5, r0
 8004d58:	b082      	sub	sp, #8
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004d5a:	f04f 31ff 	mov.w	r1, #4294967295
 8004d5e:	6830      	ldr	r0, [r6, #0]
 8004d60:	f007 fee4 	bl	800cb2c <xQueueTakeMutexRecursive>
	scope.settings.adcRes = res;
 8004d64:	8465      	strh	r5, [r4, #34]	; 0x22
	uint32_t data_len=scope.settings.samplesToSend;
 8004d66:	6963      	ldr	r3, [r4, #20]
	if(scope.settings.adcRes>8){
 8004d68:	8c62      	ldrh	r2, [r4, #34]	; 0x22
 8004d6a:	2a08      	cmp	r2, #8
	data_len=data_len*scope.numOfChannles;
 8004d6c:	f894 2029 	ldrb.w	r2, [r4, #41]	; 0x29
		data_len=data_len*2;
 8004d70:	bf88      	it	hi
 8004d72:	005b      	lslhi	r3, r3, #1
	data_len=data_len*scope.numOfChannles;
 8004d74:	fb03 f302 	mul.w	r3, r3, r2
	if(data_len<=MAX_SCOPE_BUFF_SIZE){
 8004d78:	f247 5230 	movw	r2, #30000	; 0x7530
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d823      	bhi.n	8004dc8 <scopeSetDataDepth+0x78>
		scope.settings.adcLevels=pow(2,scope.settings.adcRes);
 8004d80:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8004d82:	f7fb fb77 	bl	8000474 <__aeabi_ui2d>
 8004d86:	ed9f 0b20 	vldr	d0, [pc, #128]	; 8004e08 <scopeSetDataDepth+0xb8>
 8004d8a:	ec41 0b11 	vmov	d1, r0, r1
 8004d8e:	f00e fe23 	bl	80139d8 <pow>
 8004d92:	ec51 0b10 	vmov	r0, r1, d0
 8004d96:	f7fb febf 	bl	8000b18 <__aeabi_d2uiz>
 8004d9a:	b280      	uxth	r0, r0
 8004d9c:	84a0      	strh	r0, [r4, #36]	; 0x24
		if(scope.settings.adcRes>8){
 8004d9e:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 8004da0:	2b08      	cmp	r3, #8
			scope.oneChanSamples=scope.oneChanMemSize/2;
 8004da2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004da4:	bf88      	it	hi
 8004da6:	085b      	lsrhi	r3, r3, #1
			scope.oneChanSamples=scope.oneChanMemSize;
 8004da8:	6463      	str	r3, [r4, #68]	; 0x44
		adcSetResolution(res);
 8004daa:	b2e8      	uxtb	r0, r5
 8004dac:	f009 fc8c 	bl	800e6c8 <adcSetResolution>
		scopeInitADCMode(scope.settings.AdvMode);
 8004db0:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004db4:	b2db      	uxtb	r3, r3
	switch (mode){
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d01c      	beq.n	8004df4 <scopeSetDataDepth+0xa4>
 8004dba:	d31f      	bcc.n	8004dfc <scopeSetDataDepth+0xac>
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d117      	bne.n	8004df0 <scopeSetDataDepth+0xa0>
		ADCInitMultiMode();
 8004dc0:	f009 fe28 	bl	800ea14 <ADCInitMultiMode>
		result=0;
 8004dc4:	2400      	movs	r4, #0
 8004dc6:	e002      	b.n	8004dce <scopeSetDataDepth+0x7e>
 8004dc8:	b2ed      	uxtb	r5, r5
		scope.settings.adcRes = resTmp;
 8004dca:	8465      	strh	r5, [r4, #34]	; 0x22
	uint8_t result=BUFFER_SIZE_ERR;
 8004dcc:	243a      	movs	r4, #58	; 0x3a
	xSemaphoreGiveRecursive(scopeMutex);
 8004dce:	6830      	ldr	r0, [r6, #0]
 8004dd0:	f007 fc6e 	bl	800c6b0 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004dd4:	a902      	add	r1, sp, #8
 8004dd6:	2334      	movs	r3, #52	; 0x34
 8004dd8:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004ddc:	4b0e      	ldr	r3, [pc, #56]	; (8004e18 <scopeSetDataDepth+0xc8>)
 8004dde:	f04f 32ff 	mov.w	r2, #4294967295
 8004de2:	6818      	ldr	r0, [r3, #0]
 8004de4:	2300      	movs	r3, #0
 8004de6:	f007 fa71 	bl	800c2cc <xQueueGenericSend>
}
 8004dea:	4620      	mov	r0, r4
 8004dec:	b002      	add	sp, #8
 8004dee:	bd70      	pop	{r4, r5, r6, pc}
		result=0;
 8004df0:	2400      	movs	r4, #0
 8004df2:	e7ec      	b.n	8004dce <scopeSetDataDepth+0x7e>
		ADCInitInterleavedMode();
 8004df4:	f009 fdee 	bl	800e9d4 <ADCInitInterleavedMode>
		result=0;
 8004df8:	2400      	movs	r4, #0
 8004dfa:	e7e8      	b.n	8004dce <scopeSetDataDepth+0x7e>
		ADCInitNormalMode();
 8004dfc:	f009 fcd6 	bl	800e7ac <ADCInitNormalMode>
		result=0;
 8004e00:	2400      	movs	r4, #0
 8004e02:	e7e4      	b.n	8004dce <scopeSetDataDepth+0x7e>
 8004e04:	f3af 8000 	nop.w
 8004e08:	00000000 	.word	0x00000000
 8004e0c:	40000000 	.word	0x40000000
 8004e10:	2000085c 	.word	0x2000085c
 8004e14:	20000810 	.word	0x20000810
 8004e18:	20007048 	.word	0x20007048

08004e1c <scopeSetSamplingFreq>:
uint8_t scopeSetSamplingFreq(uint32_t freq){
 8004e1c:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004e1e:	4c19      	ldr	r4, [pc, #100]	; (8004e84 <scopeSetSamplingFreq+0x68>)
uint8_t scopeSetSamplingFreq(uint32_t freq){
 8004e20:	4605      	mov	r5, r0
 8004e22:	b082      	sub	sp, #8
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004e24:	f04f 31ff 	mov.w	r1, #4294967295
 8004e28:	6820      	ldr	r0, [r4, #0]
 8004e2a:	f007 fe7f 	bl	800cb2c <xQueueTakeMutexRecursive>
	if (freq<UINT32_MAX){
 8004e2e:	1c6b      	adds	r3, r5, #1
 8004e30:	d015      	beq.n	8004e5e <scopeSetSamplingFreq+0x42>
		scope.settings.samplingFrequency = freq;
 8004e32:	4b15      	ldr	r3, [pc, #84]	; (8004e88 <scopeSetSamplingFreq+0x6c>)
		scope.settings.AdvMode = SCOPE_NORMAL_MODE;
 8004e34:	2200      	movs	r2, #0
		scope.settings.samplingFrequency = freq;
 8004e36:	609d      	str	r5, [r3, #8]
		scope.settings.AdvMode = SCOPE_NORMAL_MODE;
 8004e38:	f883 2020 	strb.w	r2, [r3, #32]
	xSemaphoreGiveRecursive(scopeMutex);
 8004e3c:	6820      	ldr	r0, [r4, #0]
 8004e3e:	f007 fc37 	bl	800c6b0 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004e42:	a902      	add	r1, sp, #8
 8004e44:	2334      	movs	r3, #52	; 0x34
 8004e46:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004e4a:	4b10      	ldr	r3, [pc, #64]	; (8004e8c <scopeSetSamplingFreq+0x70>)
 8004e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e50:	6818      	ldr	r0, [r3, #0]
 8004e52:	2300      	movs	r3, #0
 8004e54:	f007 fa3a 	bl	800c2cc <xQueueGenericSend>
}
 8004e58:	2000      	movs	r0, #0
 8004e5a:	b002      	add	sp, #8
 8004e5c:	bd70      	pop	{r4, r5, r6, pc}
		if(scope.numOfChannles==1){
 8004e5e:	4e0a      	ldr	r6, [pc, #40]	; (8004e88 <scopeSetSamplingFreq+0x6c>)
 8004e60:	f896 5029 	ldrb.w	r5, [r6, #41]	; 0x29
			scope.settings.samplingFrequency=getMaxScopeSamplingFreqInterleaved(scope.settings.adcRes);
 8004e64:	8c70      	ldrh	r0, [r6, #34]	; 0x22
		if(scope.numOfChannles==1){
 8004e66:	b2ed      	uxtb	r5, r5
 8004e68:	2d01      	cmp	r5, #1
 8004e6a:	d004      	beq.n	8004e76 <scopeSetSamplingFreq+0x5a>
			scope.settings.samplingFrequency=getMaxScopeSamplingFreq(scope.settings.adcRes);
 8004e6c:	b2c0      	uxtb	r0, r0
 8004e6e:	f00c fc0b 	bl	8011688 <getMaxScopeSamplingFreq>
 8004e72:	60b0      	str	r0, [r6, #8]
 8004e74:	e7e2      	b.n	8004e3c <scopeSetSamplingFreq+0x20>
			scope.settings.samplingFrequency=getMaxScopeSamplingFreqInterleaved(scope.settings.adcRes);
 8004e76:	f00c fc1b 	bl	80116b0 <getMaxScopeSamplingFreqInterleaved>
 8004e7a:	60b0      	str	r0, [r6, #8]
			scope.settings.AdvMode = SCOPE_INTERLEAVE_MODE;
 8004e7c:	f886 5020 	strb.w	r5, [r6, #32]
 8004e80:	e7dc      	b.n	8004e3c <scopeSetSamplingFreq+0x20>
 8004e82:	bf00      	nop
 8004e84:	2000085c 	.word	0x2000085c
 8004e88:	20000810 	.word	0x20000810
 8004e8c:	20007048 	.word	0x20007048

08004e90 <scopeSetTrigLevel>:
void scopeSetTrigLevel(uint16_t level){
 8004e90:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004e92:	4c07      	ldr	r4, [pc, #28]	; (8004eb0 <scopeSetTrigLevel+0x20>)
void scopeSetTrigLevel(uint16_t level){
 8004e94:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004e96:	f04f 31ff 	mov.w	r1, #4294967295
 8004e9a:	6820      	ldr	r0, [r4, #0]
 8004e9c:	f007 fe46 	bl	800cb2c <xQueueTakeMutexRecursive>
	scope.settings.triggerLevel = level;
 8004ea0:	4b04      	ldr	r3, [pc, #16]	; (8004eb4 <scopeSetTrigLevel+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004ea2:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerLevel = level;
 8004ea4:	835d      	strh	r5, [r3, #26]
}
 8004ea6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004eaa:	f007 bc01 	b.w	800c6b0 <xQueueGiveMutexRecursive>
 8004eae:	bf00      	nop
 8004eb0:	2000085c 	.word	0x2000085c
 8004eb4:	20000810 	.word	0x20000810

08004eb8 <scopeSetPretrigger>:
void scopeSetPretrigger(uint16_t pretrig){
 8004eb8:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004eba:	4c07      	ldr	r4, [pc, #28]	; (8004ed8 <scopeSetPretrigger+0x20>)
void scopeSetPretrigger(uint16_t pretrig){
 8004ebc:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004ebe:	f04f 31ff 	mov.w	r1, #4294967295
 8004ec2:	6820      	ldr	r0, [r4, #0]
 8004ec4:	f007 fe32 	bl	800cb2c <xQueueTakeMutexRecursive>
	scope.settings.pretrigger = pretrig;
 8004ec8:	4b04      	ldr	r3, [pc, #16]	; (8004edc <scopeSetPretrigger+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004eca:	6820      	ldr	r0, [r4, #0]
	scope.settings.pretrigger = pretrig;
 8004ecc:	839d      	strh	r5, [r3, #28]
}
 8004ece:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004ed2:	f007 bbed 	b.w	800c6b0 <xQueueGiveMutexRecursive>
 8004ed6:	bf00      	nop
 8004ed8:	2000085c 	.word	0x2000085c
 8004edc:	20000810 	.word	0x20000810

08004ee0 <scopeSetNumOfSamples>:
uint8_t scopeSetNumOfSamples(uint32_t smp){
 8004ee0:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004ee2:	4d10      	ldr	r5, [pc, #64]	; (8004f24 <scopeSetNumOfSamples+0x44>)
	uint32_t smpTmp=scope.settings.samplesToSend;
 8004ee4:	4c10      	ldr	r4, [pc, #64]	; (8004f28 <scopeSetNumOfSamples+0x48>)
uint8_t scopeSetNumOfSamples(uint32_t smp){
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	4606      	mov	r6, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004eea:	f04f 31ff 	mov.w	r1, #4294967295
 8004eee:	6828      	ldr	r0, [r5, #0]
	uint32_t smpTmp=scope.settings.samplesToSend;
 8004ef0:	6963      	ldr	r3, [r4, #20]
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004ef2:	f007 fe1b 	bl	800cb2c <xQueueTakeMutexRecursive>
	if(smp<scope.oneChanSamples){
 8004ef6:	6c63      	ldr	r3, [r4, #68]	; 0x44
	xSemaphoreGiveRecursive(scopeMutex);
 8004ef8:	6828      	ldr	r0, [r5, #0]
	if(smp<scope.oneChanSamples){
 8004efa:	42b3      	cmp	r3, r6
		scope.settings.samplesToSend = smp;
 8004efc:	bf8a      	itet	hi
 8004efe:	6166      	strhi	r6, [r4, #20]
	uint8_t result=BUFFER_SIZE_ERR;
 8004f00:	243a      	movls	r4, #58	; 0x3a
		result=0;
 8004f02:	2400      	movhi	r4, #0
	xSemaphoreGiveRecursive(scopeMutex);
 8004f04:	f007 fbd4 	bl	800c6b0 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004f08:	a902      	add	r1, sp, #8
 8004f0a:	2334      	movs	r3, #52	; 0x34
 8004f0c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004f10:	4b06      	ldr	r3, [pc, #24]	; (8004f2c <scopeSetNumOfSamples+0x4c>)
 8004f12:	f04f 32ff 	mov.w	r2, #4294967295
 8004f16:	6818      	ldr	r0, [r3, #0]
 8004f18:	2300      	movs	r3, #0
 8004f1a:	f007 f9d7 	bl	800c2cc <xQueueGenericSend>
}
 8004f1e:	4620      	mov	r0, r4
 8004f20:	b002      	add	sp, #8
 8004f22:	bd70      	pop	{r4, r5, r6, pc}
 8004f24:	2000085c 	.word	0x2000085c
 8004f28:	20000810 	.word	0x20000810
 8004f2c:	20007048 	.word	0x20007048

08004f30 <scopeSetNumOfChannels>:
uint8_t scopeSetNumOfChannels(uint8_t chan){
 8004f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t chanTmp=scope.numOfChannles;
 8004f34:	4c49      	ldr	r4, [pc, #292]	; (800505c <scopeSetNumOfChannels+0x12c>)
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004f36:	4e4a      	ldr	r6, [pc, #296]	; (8005060 <scopeSetNumOfChannels+0x130>)
	uint8_t chanTmp=scope.numOfChannles;
 8004f38:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
uint8_t scopeSetNumOfChannels(uint8_t chan){
 8004f3c:	4605      	mov	r5, r0
 8004f3e:	b082      	sub	sp, #8
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004f40:	f04f 31ff 	mov.w	r1, #4294967295
 8004f44:	6830      	ldr	r0, [r6, #0]
	uint8_t chanTmp=scope.numOfChannles;
 8004f46:	b2df      	uxtb	r7, r3
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004f48:	f007 fdf0 	bl	800cb2c <xQueueTakeMutexRecursive>
	if(chan>1 && scope.settings.AdvMode!=SCOPE_NORMAL_MODE){
 8004f4c:	2d01      	cmp	r5, #1
 8004f4e:	d974      	bls.n	800503a <scopeSetNumOfChannels+0x10a>
 8004f50:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d163      	bne.n	8005020 <scopeSetNumOfChannels+0xf0>
	if(chan<=MAX_ADC_CHANNELS){
 8004f58:	2d04      	cmp	r5, #4
 8004f5a:	d85c      	bhi.n	8005016 <scopeSetNumOfChannels+0xe6>
		scope.numOfChannles=chan;
 8004f5c:	f884 5029 	strb.w	r5, [r4, #41]	; 0x29
	uint32_t data_len=scope.settings.samplesToSend;
 8004f60:	6963      	ldr	r3, [r4, #20]
	if(scope.settings.adcRes>8){
 8004f62:	8c62      	ldrh	r2, [r4, #34]	; 0x22
 8004f64:	2a08      	cmp	r2, #8
	data_len=data_len*scope.numOfChannles;
 8004f66:	f894 2029 	ldrb.w	r2, [r4, #41]	; 0x29
		data_len=data_len*2;
 8004f6a:	bf88      	it	hi
 8004f6c:	005b      	lslhi	r3, r3, #1
	data_len=data_len*scope.numOfChannles;
 8004f6e:	fb03 f202 	mul.w	r2, r3, r2
	if(data_len<=MAX_SCOPE_BUFF_SIZE){
 8004f72:	f247 5330 	movw	r3, #30000	; 0x7530
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d838      	bhi.n	8004fec <scopeSetNumOfChannels+0xbc>
			scope.oneChanMemSize=MAX_SCOPE_BUFF_SIZE/chan+SCOPE_BUFFER_MARGIN-(MAX_SCOPE_BUFF_SIZE/chan+SCOPE_BUFFER_MARGIN)%2;
 8004f7a:	fb93 f3f5 	sdiv	r3, r3, r5
 8004f7e:	3364      	adds	r3, #100	; 0x64
 8004f80:	f023 0301 	bic.w	r3, r3, #1
 8004f84:	6423      	str	r3, [r4, #64]	; 0x40
			if(scope.settings.adcRes>8){
 8004f86:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 8004f88:	2b08      	cmp	r3, #8
				scope.oneChanSamples=scope.oneChanMemSize/2;
 8004f8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f8c:	bf88      	it	hi
 8004f8e:	085b      	lsrhi	r3, r3, #1
 8004f90:	6463      	str	r3, [r4, #68]	; 0x44
			for(uint8_t i=0;i<chan;i++){
 8004f92:	2d00      	cmp	r5, #0
 8004f94:	d04f      	beq.n	8005036 <scopeSetNumOfChannels+0x106>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004f96:	4a33      	ldr	r2, [pc, #204]	; (8005064 <scopeSetNumOfChannels+0x134>)
 8004f98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f9c:	f002 0301 	and.w	r3, r2, #1
 8004fa0:	4413      	add	r3, r2
			for(uint8_t i=0;i<chan;i++){
 8004fa2:	2d01      	cmp	r5, #1
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004fa4:	62e3      	str	r3, [r4, #44]	; 0x2c
			for(uint8_t i=0;i<chan;i++){
 8004fa6:	d946      	bls.n	8005036 <scopeSetNumOfChannels+0x106>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004fa8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004faa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004fac:	4413      	add	r3, r2
 8004fae:	f003 0301 	and.w	r3, r3, #1
 8004fb2:	440b      	add	r3, r1
 8004fb4:	4413      	add	r3, r2
			for(uint8_t i=0;i<chan;i++){
 8004fb6:	2d02      	cmp	r5, #2
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004fb8:	6323      	str	r3, [r4, #48]	; 0x30
			for(uint8_t i=0;i<chan;i++){
 8004fba:	d03c      	beq.n	8005036 <scopeSetNumOfChannels+0x106>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004fbc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004fbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004fc0:	f002 0301 	and.w	r3, r2, #1
 8004fc4:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8004fc8:	4413      	add	r3, r2
			for(uint8_t i=0;i<chan;i++){
 8004fca:	2d03      	cmp	r5, #3
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004fcc:	6363      	str	r3, [r4, #52]	; 0x34
			for(uint8_t i=0;i<chan;i++){
 8004fce:	d032      	beq.n	8005036 <scopeSetNumOfChannels+0x106>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004fd0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004fd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004fd4:	4413      	add	r3, r2
 8004fd6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8004fda:	f003 0301 	and.w	r3, r3, #1
 8004fde:	440b      	add	r3, r1
 8004fe0:	441a      	add	r2, r3
			for(uint8_t i=0;i<chan;i++){
 8004fe2:	2d04      	cmp	r5, #4
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004fe4:	63a2      	str	r2, [r4, #56]	; 0x38
			for(uint8_t i=0;i<chan;i++){
 8004fe6:	d026      	beq.n	8005036 <scopeSetNumOfChannels+0x106>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004fe8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004fea:	6c23      	ldr	r3, [r4, #64]	; 0x40
			scope.numOfChannles = chanTmp;
 8004fec:	f884 7029 	strb.w	r7, [r4, #41]	; 0x29
	uint8_t result=BUFFER_SIZE_ERR;
 8004ff0:	243a      	movs	r4, #58	; 0x3a
		xSemaphoreGiveRecursive(scopeMutex);
 8004ff2:	6830      	ldr	r0, [r6, #0]
 8004ff4:	f007 fb5c 	bl	800c6b0 <xQueueGiveMutexRecursive>
		uint16_t passMsg = MSG_INVALIDATE;
 8004ff8:	a902      	add	r1, sp, #8
 8004ffa:	2334      	movs	r3, #52	; 0x34
 8004ffc:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8005000:	4b19      	ldr	r3, [pc, #100]	; (8005068 <scopeSetNumOfChannels+0x138>)
 8005002:	f04f 32ff 	mov.w	r2, #4294967295
 8005006:	6818      	ldr	r0, [r3, #0]
 8005008:	2300      	movs	r3, #0
 800500a:	f007 f95f 	bl	800c2cc <xQueueGenericSend>
}
 800500e:	4620      	mov	r0, r4
 8005010:	b002      	add	sp, #8
 8005012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t result=BUFFER_SIZE_ERR;
 8005016:	243a      	movs	r4, #58	; 0x3a
}
 8005018:	4620      	mov	r0, r4
 800501a:	b002      	add	sp, #8
 800501c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		scope.settings.AdvMode=SCOPE_NORMAL_MODE;
 8005020:	2300      	movs	r3, #0
 8005022:	f884 3020 	strb.w	r3, [r4, #32]
		scope.settings.samplingFrequency=getMaxScopeSamplingFreq(scope.settings.adcRes);
 8005026:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8005028:	b2c0      	uxtb	r0, r0
 800502a:	f00c fb2d 	bl	8011688 <getMaxScopeSamplingFreq>
	if(chan<=MAX_ADC_CHANNELS){
 800502e:	2d04      	cmp	r5, #4
		scope.settings.samplingFrequency=getMaxScopeSamplingFreq(scope.settings.adcRes);
 8005030:	60a0      	str	r0, [r4, #8]
	if(chan<=MAX_ADC_CHANNELS){
 8005032:	d993      	bls.n	8004f5c <scopeSetNumOfChannels+0x2c>
 8005034:	e7ef      	b.n	8005016 <scopeSetNumOfChannels+0xe6>
			result=0;
 8005036:	2400      	movs	r4, #0
 8005038:	e7db      	b.n	8004ff2 <scopeSetNumOfChannels+0xc2>
	if(chan==1 && scope.settings.samplingFrequency==getMaxScopeSamplingFreq(scope.settings.adcRes)){
 800503a:	d18f      	bne.n	8004f5c <scopeSetNumOfChannels+0x2c>
 800503c:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8005040:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8005042:	b2c0      	uxtb	r0, r0
 8005044:	f00c fb20 	bl	8011688 <getMaxScopeSamplingFreq>
 8005048:	4580      	cmp	r8, r0
 800504a:	d187      	bne.n	8004f5c <scopeSetNumOfChannels+0x2c>
		scope.settings.AdvMode=SCOPE_INTERLEAVE_MODE;
 800504c:	f884 5020 	strb.w	r5, [r4, #32]
		scope.settings.samplingFrequency=getMaxScopeSamplingFreqInterleaved(scope.settings.adcRes);
 8005050:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8005052:	f00c fb2d 	bl	80116b0 <getMaxScopeSamplingFreqInterleaved>
 8005056:	60a0      	str	r0, [r4, #8]
 8005058:	e780      	b.n	8004f5c <scopeSetNumOfChannels+0x2c>
 800505a:	bf00      	nop
 800505c:	20000810 	.word	0x20000810
 8005060:	2000085c 	.word	0x2000085c
 8005064:	2000704c 	.word	0x2000704c
 8005068:	20007048 	.word	0x20007048

0800506c <scopeSetTrigChannel>:
	if(chan<=MAX_ADC_CHANNELS){
 800506c:	2804      	cmp	r0, #4
 800506e:	d81c      	bhi.n	80050aa <scopeSetTrigChannel+0x3e>
uint8_t scopeSetTrigChannel(uint8_t chan){
 8005070:	b530      	push	{r4, r5, lr}
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8005072:	4d0f      	ldr	r5, [pc, #60]	; (80050b0 <scopeSetTrigChannel+0x44>)
uint8_t scopeSetTrigChannel(uint8_t chan){
 8005074:	b083      	sub	sp, #12
 8005076:	4604      	mov	r4, r0
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8005078:	f04f 31ff 	mov.w	r1, #4294967295
 800507c:	6828      	ldr	r0, [r5, #0]
 800507e:	f007 fd55 	bl	800cb2c <xQueueTakeMutexRecursive>
		scope.triggerChannel=chan;
 8005082:	4b0c      	ldr	r3, [pc, #48]	; (80050b4 <scopeSetTrigChannel+0x48>)
		xSemaphoreGiveRecursive(scopeMutex);
 8005084:	6828      	ldr	r0, [r5, #0]
		scope.triggerChannel=chan;
 8005086:	f883 4048 	strb.w	r4, [r3, #72]	; 0x48
		xSemaphoreGiveRecursive(scopeMutex);
 800508a:	f007 fb11 	bl	800c6b0 <xQueueGiveMutexRecursive>
		uint16_t passMsg = MSG_INVALIDATE;
 800508e:	a902      	add	r1, sp, #8
 8005090:	2334      	movs	r3, #52	; 0x34
 8005092:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8005096:	4b08      	ldr	r3, [pc, #32]	; (80050b8 <scopeSetTrigChannel+0x4c>)
 8005098:	f04f 32ff 	mov.w	r2, #4294967295
 800509c:	6818      	ldr	r0, [r3, #0]
 800509e:	2300      	movs	r3, #0
 80050a0:	f007 f914 	bl	800c2cc <xQueueGenericSend>
		result=0;
 80050a4:	2000      	movs	r0, #0
}
 80050a6:	b003      	add	sp, #12
 80050a8:	bd30      	pop	{r4, r5, pc}
	uint8_t result=SCOPE_INVALID_TRIGGER_CHANNEL;
 80050aa:	2038      	movs	r0, #56	; 0x38
}
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	2000085c 	.word	0x2000085c
 80050b4:	20000810 	.word	0x20000810
 80050b8:	20007048 	.word	0x20007048

080050bc <scopeGetRealSmplFreq>:
	return scope.settings.samplingFrequency;
 80050bc:	4b01      	ldr	r3, [pc, #4]	; (80050c4 <scopeGetRealSmplFreq+0x8>)
 80050be:	6898      	ldr	r0, [r3, #8]
}
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	20000810 	.word	0x20000810

080050c8 <scopeSetADCInputChannel>:
	if(adc < MAX_ADC_CHANNELS && chann < NUM_OF_ANALOG_INPUTS[adc]){
 80050c8:	2803      	cmp	r0, #3
 80050ca:	d830      	bhi.n	800512e <scopeSetADCInputChannel+0x66>
 80050cc:	4b1c      	ldr	r3, [pc, #112]	; (8005140 <scopeSetADCInputChannel+0x78>)
 80050ce:	5c1b      	ldrb	r3, [r3, r0]
 80050d0:	428b      	cmp	r3, r1
 80050d2:	d92c      	bls.n	800512e <scopeSetADCInputChannel+0x66>
uint8_t scopeSetADCInputChannel(uint8_t adc, uint8_t chann){
 80050d4:	b5f0      	push	{r4, r5, r6, r7, lr}
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80050d6:	4e1b      	ldr	r6, [pc, #108]	; (8005144 <scopeSetADCInputChannel+0x7c>)
		scope.adcChannel[adc] = chann;
 80050d8:	4f1b      	ldr	r7, [pc, #108]	; (8005148 <scopeSetADCInputChannel+0x80>)
 80050da:	460d      	mov	r5, r1
 80050dc:	4604      	mov	r4, r0
uint8_t scopeSetADCInputChannel(uint8_t adc, uint8_t chann){
 80050de:	b083      	sub	sp, #12
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80050e0:	f04f 31ff 	mov.w	r1, #4294967295
 80050e4:	6830      	ldr	r0, [r6, #0]
 80050e6:	f007 fd21 	bl	800cb2c <xQueueTakeMutexRecursive>
		scope.adcChannel[adc] = chann;
 80050ea:	193b      	adds	r3, r7, r4
		adcSetInputChannel(adc, chann);
 80050ec:	4620      	mov	r0, r4
 80050ee:	4629      	mov	r1, r5
		scope.adcChannel[adc] = chann;
 80050f0:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
		adcSetInputChannel(adc, chann);
 80050f4:	f009 fa9e 	bl	800e634 <adcSetInputChannel>
		scopeInitADCMode(scope.settings.AdvMode);
 80050f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80050fc:	b2db      	uxtb	r3, r3
	switch (mode){
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d01a      	beq.n	8005138 <scopeSetADCInputChannel+0x70>
 8005102:	d316      	bcc.n	8005132 <scopeSetADCInputChannel+0x6a>
 8005104:	2b02      	cmp	r3, #2
 8005106:	d101      	bne.n	800510c <scopeSetADCInputChannel+0x44>
		ADCInitMultiMode();
 8005108:	f009 fc84 	bl	800ea14 <ADCInitMultiMode>
		xSemaphoreGiveRecursive(scopeMutex);
 800510c:	6830      	ldr	r0, [r6, #0]
 800510e:	f007 facf 	bl	800c6b0 <xQueueGiveMutexRecursive>
		uint16_t passMsg = MSG_INVALIDATE;
 8005112:	a902      	add	r1, sp, #8
 8005114:	2334      	movs	r3, #52	; 0x34
 8005116:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 800511a:	4b0c      	ldr	r3, [pc, #48]	; (800514c <scopeSetADCInputChannel+0x84>)
 800511c:	f04f 32ff 	mov.w	r2, #4294967295
 8005120:	6818      	ldr	r0, [r3, #0]
 8005122:	2300      	movs	r3, #0
 8005124:	f007 f8d2 	bl	800c2cc <xQueueGenericSend>
		result = 0;
 8005128:	2000      	movs	r0, #0
}
 800512a:	b003      	add	sp, #12
 800512c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t result = SCOPE_INVALID_ADC_CHANNEL;
 800512e:	203d      	movs	r0, #61	; 0x3d
}
 8005130:	4770      	bx	lr
		ADCInitNormalMode();
 8005132:	f009 fb3b 	bl	800e7ac <ADCInitNormalMode>
 8005136:	e7e9      	b.n	800510c <scopeSetADCInputChannel+0x44>
		ADCInitInterleavedMode();
 8005138:	f009 fc4c 	bl	800e9d4 <ADCInitInterleavedMode>
 800513c:	e7e6      	b.n	800510c <scopeSetADCInputChannel+0x44>
 800513e:	bf00      	nop
 8005140:	08014ec0 	.word	0x08014ec0
 8005144:	2000085c 	.word	0x2000085c
 8005148:	20000810 	.word	0x20000810
 800514c:	20007048 	.word	0x20007048

08005150 <scopeSetADCInputChannelDefault>:
uint8_t scopeSetADCInputChannelDefault(){
 8005150:	b5f0      	push	{r4, r5, r6, r7, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8005152:	4f1b      	ldr	r7, [pc, #108]	; (80051c0 <scopeSetADCInputChannelDefault+0x70>)
 8005154:	4e1b      	ldr	r6, [pc, #108]	; (80051c4 <scopeSetADCInputChannelDefault+0x74>)
 8005156:	6838      	ldr	r0, [r7, #0]
 8005158:	4d1b      	ldr	r5, [pc, #108]	; (80051c8 <scopeSetADCInputChannelDefault+0x78>)
uint8_t scopeSetADCInputChannelDefault(){
 800515a:	b083      	sub	sp, #12
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 800515c:	f04f 31ff 	mov.w	r1, #4294967295
 8005160:	f007 fce4 	bl	800cb2c <xQueueTakeMutexRecursive>
 8005164:	2400      	movs	r4, #0
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8005166:	f816 2b01 	ldrb.w	r2, [r6], #1
 800516a:	192b      	adds	r3, r5, r4
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 800516c:	4611      	mov	r1, r2
 800516e:	b2e0      	uxtb	r0, r4
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8005170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8005174:	f009 fa5e 	bl	800e634 <adcSetInputChannel>
		scopeInitADCMode(scope.settings.AdvMode);
 8005178:	f895 3020 	ldrb.w	r3, [r5, #32]
 800517c:	b2db      	uxtb	r3, r3
	switch (mode){
 800517e:	2b01      	cmp	r3, #1
 8005180:	d01b      	beq.n	80051ba <scopeSetADCInputChannelDefault+0x6a>
 8005182:	d317      	bcc.n	80051b4 <scopeSetADCInputChannelDefault+0x64>
 8005184:	2b02      	cmp	r3, #2
 8005186:	d101      	bne.n	800518c <scopeSetADCInputChannelDefault+0x3c>
		ADCInitMultiMode();
 8005188:	f009 fc44 	bl	800ea14 <ADCInitMultiMode>
 800518c:	3401      	adds	r4, #1
	for(uint8_t i = 0;i<MAX_ADC_CHANNELS;i++){
 800518e:	2c04      	cmp	r4, #4
 8005190:	d1e9      	bne.n	8005166 <scopeSetADCInputChannelDefault+0x16>
	xSemaphoreGiveRecursive(scopeMutex);
 8005192:	6838      	ldr	r0, [r7, #0]
 8005194:	f007 fa8c 	bl	800c6b0 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8005198:	a902      	add	r1, sp, #8
 800519a:	2334      	movs	r3, #52	; 0x34
 800519c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 80051a0:	4b0a      	ldr	r3, [pc, #40]	; (80051cc <scopeSetADCInputChannelDefault+0x7c>)
 80051a2:	f04f 32ff 	mov.w	r2, #4294967295
 80051a6:	6818      	ldr	r0, [r3, #0]
 80051a8:	2300      	movs	r3, #0
 80051aa:	f007 f88f 	bl	800c2cc <xQueueGenericSend>
}
 80051ae:	2000      	movs	r0, #0
 80051b0:	b003      	add	sp, #12
 80051b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ADCInitNormalMode();
 80051b4:	f009 fafa 	bl	800e7ac <ADCInitNormalMode>
 80051b8:	e7e8      	b.n	800518c <scopeSetADCInputChannelDefault+0x3c>
		ADCInitInterleavedMode();
 80051ba:	f009 fc0b 	bl	800e9d4 <ADCInitInterleavedMode>
 80051be:	e7e5      	b.n	800518c <scopeSetADCInputChannelDefault+0x3c>
 80051c0:	2000085c 	.word	0x2000085c
 80051c4:	08014eb8 	.word	0x08014eb8
 80051c8:	20000810 	.word	0x20000810
 80051cc:	20007048 	.word	0x20007048

080051d0 <scopeSetADCInputChannelVref>:
uint8_t scopeSetADCInputChannelVref(){
 80051d0:	b5f0      	push	{r4, r5, r6, r7, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80051d2:	4f1b      	ldr	r7, [pc, #108]	; (8005240 <scopeSetADCInputChannelVref+0x70>)
 80051d4:	4e1b      	ldr	r6, [pc, #108]	; (8005244 <scopeSetADCInputChannelVref+0x74>)
 80051d6:	6838      	ldr	r0, [r7, #0]
 80051d8:	4d1b      	ldr	r5, [pc, #108]	; (8005248 <scopeSetADCInputChannelVref+0x78>)
uint8_t scopeSetADCInputChannelVref(){
 80051da:	b083      	sub	sp, #12
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80051dc:	f04f 31ff 	mov.w	r1, #4294967295
 80051e0:	f007 fca4 	bl	800cb2c <xQueueTakeMutexRecursive>
 80051e4:	2400      	movs	r4, #0
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 80051e6:	f816 2b01 	ldrb.w	r2, [r6], #1
 80051ea:	192b      	adds	r3, r5, r4
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 80051ec:	4611      	mov	r1, r2
 80051ee:	b2e0      	uxtb	r0, r4
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 80051f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 80051f4:	f009 fa1e 	bl	800e634 <adcSetInputChannel>
		scopeInitADCMode(scope.settings.AdvMode);
 80051f8:	f895 3020 	ldrb.w	r3, [r5, #32]
 80051fc:	b2db      	uxtb	r3, r3
	switch (mode){
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d01b      	beq.n	800523a <scopeSetADCInputChannelVref+0x6a>
 8005202:	d317      	bcc.n	8005234 <scopeSetADCInputChannelVref+0x64>
 8005204:	2b02      	cmp	r3, #2
 8005206:	d101      	bne.n	800520c <scopeSetADCInputChannelVref+0x3c>
		ADCInitMultiMode();
 8005208:	f009 fc04 	bl	800ea14 <ADCInitMultiMode>
 800520c:	3401      	adds	r4, #1
	for(uint8_t i = 0;i<MAX_ADC_CHANNELS;i++){
 800520e:	2c04      	cmp	r4, #4
 8005210:	d1e9      	bne.n	80051e6 <scopeSetADCInputChannelVref+0x16>
	xSemaphoreGiveRecursive(scopeMutex);
 8005212:	6838      	ldr	r0, [r7, #0]
 8005214:	f007 fa4c 	bl	800c6b0 <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8005218:	a902      	add	r1, sp, #8
 800521a:	2334      	movs	r3, #52	; 0x34
 800521c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8005220:	4b0a      	ldr	r3, [pc, #40]	; (800524c <scopeSetADCInputChannelVref+0x7c>)
 8005222:	f04f 32ff 	mov.w	r2, #4294967295
 8005226:	6818      	ldr	r0, [r3, #0]
 8005228:	2300      	movs	r3, #0
 800522a:	f007 f84f 	bl	800c2cc <xQueueGenericSend>
}
 800522e:	2000      	movs	r0, #0
 8005230:	b003      	add	sp, #12
 8005232:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ADCInitNormalMode();
 8005234:	f009 faba 	bl	800e7ac <ADCInitNormalMode>
 8005238:	e7e8      	b.n	800520c <scopeSetADCInputChannelVref+0x3c>
		ADCInitInterleavedMode();
 800523a:	f009 fbcb 	bl	800e9d4 <ADCInitInterleavedMode>
 800523e:	e7e5      	b.n	800520c <scopeSetADCInputChannelVref+0x3c>
 8005240:	2000085c 	.word	0x2000085c
 8005244:	08014ebc 	.word	0x08014ebc
 8005248:	20000810 	.word	0x20000810
 800524c:	20007048 	.word	0x20007048

08005250 <scopeGetRanges>:
	}else{
		*len=sizeof(RANGES);
		return RANGES;
	}
#else
	*len=sizeof(RANGES);
 8005250:	2310      	movs	r3, #16
 8005252:	7003      	strb	r3, [r0, #0]
	return RANGES;	
#endif


}
 8005254:	4800      	ldr	r0, [pc, #0]	; (8005258 <scopeGetRanges+0x8>)
 8005256:	4770      	bx	lr
 8005258:	08014ec4 	.word	0x08014ec4

0800525c <scopeRestart>:
/**
 * @brief  Restart scope sampling
 * @param  None
 * @retval None
 */
void scopeRestart(void){
 800525c:	b500      	push	{lr}
 800525e:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SCOPE_RESTART;
 8005260:	a902      	add	r1, sp, #8
 8005262:	2311      	movs	r3, #17
 8005264:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8005268:	4b04      	ldr	r3, [pc, #16]	; (800527c <scopeRestart+0x20>)
 800526a:	f04f 32ff 	mov.w	r2, #4294967295
 800526e:	6818      	ldr	r0, [r3, #0]
 8005270:	2300      	movs	r3, #0
 8005272:	f007 f82b 	bl	800c2cc <xQueueGenericSend>
}
 8005276:	b003      	add	sp, #12
 8005278:	f85d fb04 	ldr.w	pc, [sp], #4
 800527c:	20007048 	.word	0x20007048

08005280 <scopeStart>:
/**
 * @brief  Start scope sampling
 * @param  None
 * @retval None
 */
void scopeStart(void){
 8005280:	b500      	push	{lr}
 8005282:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SCOPE_START;
 8005284:	a902      	add	r1, sp, #8
 8005286:	2312      	movs	r3, #18
 8005288:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 800528c:	4b04      	ldr	r3, [pc, #16]	; (80052a0 <scopeStart+0x20>)
 800528e:	f04f 32ff 	mov.w	r2, #4294967295
 8005292:	6818      	ldr	r0, [r3, #0]
 8005294:	2300      	movs	r3, #0
 8005296:	f007 f819 	bl	800c2cc <xQueueGenericSend>
}
 800529a:	b003      	add	sp, #12
 800529c:	f85d fb04 	ldr.w	pc, [sp], #4
 80052a0:	20007048 	.word	0x20007048

080052a4 <scopeStop>:
/**
 * @brief  Stop scope sampling
 * @param  None
 * @retval None
 */
void scopeStop(void){
 80052a4:	b500      	push	{lr}
 80052a6:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SCOPE_STOP;
 80052a8:	a902      	add	r1, sp, #8
 80052aa:	2313      	movs	r3, #19
 80052ac:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 80052b0:	4b04      	ldr	r3, [pc, #16]	; (80052c4 <scopeStop+0x20>)
 80052b2:	f04f 32ff 	mov.w	r2, #4294967295
 80052b6:	6818      	ldr	r0, [r3, #0]
 80052b8:	2300      	movs	r3, #0
 80052ba:	f007 f807 	bl	800c2cc <xQueueGenericSend>
}
 80052be:	b003      	add	sp, #12
 80052c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80052c4:	20007048 	.word	0x20007048

080052c8 <SyncPwmTask>:
 * task is getting messages from other tasks and takes care about counter functions
 * @param  Task handler, parameters pointer
 * @retval None
 */
void SyncPwmTask(void const *argument)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
	uint16_t message = 0xFFFF;
 80052cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
	syncPwmMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 80052d0:	2200      	movs	r2, #0
 80052d2:	2102      	movs	r1, #2
 80052d4:	2005      	movs	r0, #5
	uint16_t message = 0xFFFF;
 80052d6:	f8ad 3006 	strh.w	r3, [sp, #6]
	syncPwmMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 80052da:	f006 ffb3 	bl	800c244 <xQueueGenericCreate>
 80052de:	4d26      	ldr	r5, [pc, #152]	; (8005378 <SyncPwmTask+0xb0>)
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 80052e0:	4c26      	ldr	r4, [pc, #152]	; (800537c <SyncPwmTask+0xb4>)
	syncPwmMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 80052e2:	6028      	str	r0, [r5, #0]
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 80052e4:	2004      	movs	r0, #4
 80052e6:	f007 f9af 	bl	800c648 <xQueueCreateMutex>

	if(syncPwmMessageQueue == 0){
 80052ea:	682b      	ldr	r3, [r5, #0]
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 80052ec:	6020      	str	r0, [r4, #0]
	if(syncPwmMessageQueue == 0){
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d030      	beq.n	8005354 <SyncPwmTask+0x8c>
}

void syncPwmSetDefault(void)
{
	/* Four channels to generate by default. */
	syncPwm.chan1 = CHAN_ENABLE;
 80052f2:	4a23      	ldr	r2, [pc, #140]	; (8005380 <SyncPwmTask+0xb8>)
 80052f4:	2101      	movs	r1, #1
	syncPwm.chan2 = CHAN_ENABLE;
	syncPwm.chan3 = CHAN_ENABLE;
	syncPwm.chan4 = CHAN_ENABLE;

	/* Default 4 channels equidistant 90 and 25% duty cycle settings. */
	syncPwm.dataEdgeChan1[0] = 3600;
 80052f6:	f44f 6661 	mov.w	r6, #3600	; 0xe10
	syncPwm.dataEdgeChan1[1] = 0;
	syncPwm.dataEdgeChan2[0] = 7200;
 80052fa:	f44f 50e1 	mov.w	r0, #7200	; 0x1c20
	syncPwm.dataEdgeChan1[1] = 0;
 80052fe:	2700      	movs	r7, #0
	syncPwm.chan1 = CHAN_ENABLE;
 8005300:	f882 1021 	strb.w	r1, [r2, #33]	; 0x21
	syncPwm.chan2 = CHAN_ENABLE;
 8005304:	f882 1022 	strb.w	r1, [r2, #34]	; 0x22
	syncPwm.chan3 = CHAN_ENABLE;
 8005308:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
	syncPwm.chan4 = CHAN_ENABLE;
 800530c:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
	syncPwm.dataEdgeChan1[0] = 3600;
 8005310:	8016      	strh	r6, [r2, #0]
	syncPwm.dataEdgeChan2[1] = 3600;			
	syncPwm.dataEdgeChan3[0] = 10400;
 8005312:	f642 01a0 	movw	r1, #10400	; 0x28a0
	syncPwm.dataEdgeChan1[1] = 0;
 8005316:	8057      	strh	r7, [r2, #2]
	syncPwm.dataEdgeChan2[0] = 7200;
 8005318:	8090      	strh	r0, [r2, #4]
	syncPwm.dataEdgeChan2[1] = 3600;			
 800531a:	80d6      	strh	r6, [r2, #6]
	syncPwm.dataEdgeChan3[1] = 7200;			
	syncPwm.dataEdgeChan4[0] = 14000;
 800531c:	f243 66b0 	movw	r6, #14000	; 0x36b0
	syncPwm.dataEdgeChan3[0] = 10400;
 8005320:	8111      	strh	r1, [r2, #8]
	syncPwm.dataEdgeChan3[1] = 7200;			
 8005322:	8150      	strh	r0, [r2, #10]
	syncPwm.dataEdgeChan4[0] = 14000;
 8005324:	8196      	strh	r6, [r2, #12]
	syncPwm.dataEdgeChan4[1] = 10400;		
 8005326:	81d1      	strh	r1, [r2, #14]
		xQueueReceive(syncPwmMessageQueue, &message, portMAX_DELAY);
 8005328:	4618      	mov	r0, r3
 800532a:	f04f 32ff 	mov.w	r2, #4294967295
 800532e:	2300      	movs	r3, #0
 8005330:	f10d 0106 	add.w	r1, sp, #6
 8005334:	f007 fa72 	bl	800c81c <xQueueGenericReceive>
		xSemaphoreTakeRecursive(syncPwmMutex, portMAX_DELAY);
 8005338:	f04f 31ff 	mov.w	r1, #4294967295
 800533c:	6820      	ldr	r0, [r4, #0]
 800533e:	f007 fbf5 	bl	800cb2c <xQueueTakeMutexRecursive>
		switch(message){
 8005342:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005346:	3b2d      	subs	r3, #45	; 0x2d
 8005348:	2b03      	cmp	r3, #3
 800534a:	d806      	bhi.n	800535a <SyncPwmTask+0x92>
 800534c:	e8df f003 	tbb	[pc, r3]
 8005350:	030a100d 	.word	0x030a100d
 8005354:	e7fe      	b.n	8005354 <SyncPwmTask+0x8c>
	TIM_SYNC_PWM_Stop();
 8005356:	f00c fbb1 	bl	8011abc <TIM_SYNC_PWM_Stop>
		xSemaphoreGiveRecursive(syncPwmMutex);
 800535a:	6820      	ldr	r0, [r4, #0]
 800535c:	f007 f9a8 	bl	800c6b0 <xQueueGiveMutexRecursive>
 8005360:	682b      	ldr	r3, [r5, #0]
		xQueueReceive(syncPwmMessageQueue, &message, portMAX_DELAY);
 8005362:	e7e1      	b.n	8005328 <SyncPwmTask+0x60>
	TIM_SYNC_PWM_Start();
 8005364:	f00c fb26 	bl	80119b4 <TIM_SYNC_PWM_Start>
 8005368:	e7f7      	b.n	800535a <SyncPwmTask+0x92>
	TIM_SYNC_PWM_Init();
 800536a:	f00c fae1 	bl	8011930 <TIM_SYNC_PWM_Init>
 800536e:	e7f4      	b.n	800535a <SyncPwmTask+0x92>
	TIM_SYNC_PWM_Deinit();
 8005370:	f00c fae0 	bl	8011934 <TIM_SYNC_PWM_Deinit>
 8005374:	e7f1      	b.n	800535a <SyncPwmTask+0x92>
 8005376:	bf00      	nop
 8005378:	2000e738 	.word	0x2000e738
 800537c:	2000e73c 	.word	0x2000e73c
 8005380:	2000e710 	.word	0x2000e710

08005384 <syncPwmSendInit>:
void syncPwmSendInit(void){
 8005384:	b500      	push	{lr}
 8005386:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_INIT;
 8005388:	a902      	add	r1, sp, #8
 800538a:	232d      	movs	r3, #45	; 0x2d
 800538c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 8005390:	4b04      	ldr	r3, [pc, #16]	; (80053a4 <syncPwmSendInit+0x20>)
 8005392:	f04f 32ff 	mov.w	r2, #4294967295
 8005396:	6818      	ldr	r0, [r3, #0]
 8005398:	2300      	movs	r3, #0
 800539a:	f006 ff97 	bl	800c2cc <xQueueGenericSend>
}
 800539e:	b003      	add	sp, #12
 80053a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80053a4:	2000e738 	.word	0x2000e738

080053a8 <syncPwmSendDeinit>:
void syncPwmSendDeinit(void){
 80053a8:	b500      	push	{lr}
 80053aa:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_DEINIT;
 80053ac:	a902      	add	r1, sp, #8
 80053ae:	232e      	movs	r3, #46	; 0x2e
 80053b0:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 80053b4:	4b04      	ldr	r3, [pc, #16]	; (80053c8 <syncPwmSendDeinit+0x20>)
 80053b6:	f04f 32ff 	mov.w	r2, #4294967295
 80053ba:	6818      	ldr	r0, [r3, #0]
 80053bc:	2300      	movs	r3, #0
 80053be:	f006 ff85 	bl	800c2cc <xQueueGenericSend>
}
 80053c2:	b003      	add	sp, #12
 80053c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80053c8:	2000e738 	.word	0x2000e738

080053cc <syncPwmSendStart>:
void syncPwmSendStart(void){
 80053cc:	b500      	push	{lr}
 80053ce:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_START;
 80053d0:	a902      	add	r1, sp, #8
 80053d2:	232f      	movs	r3, #47	; 0x2f
 80053d4:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 80053d8:	4b04      	ldr	r3, [pc, #16]	; (80053ec <syncPwmSendStart+0x20>)
 80053da:	f04f 32ff 	mov.w	r2, #4294967295
 80053de:	6818      	ldr	r0, [r3, #0]
 80053e0:	2300      	movs	r3, #0
 80053e2:	f006 ff73 	bl	800c2cc <xQueueGenericSend>
}
 80053e6:	b003      	add	sp, #12
 80053e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80053ec:	2000e738 	.word	0x2000e738

080053f0 <syncPwmSendStop>:
void syncPwmSendStop(void){
 80053f0:	b500      	push	{lr}
 80053f2:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_STOP;
 80053f4:	a902      	add	r1, sp, #8
 80053f6:	2330      	movs	r3, #48	; 0x30
 80053f8:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 80053fc:	4b04      	ldr	r3, [pc, #16]	; (8005410 <syncPwmSendStop+0x20>)
 80053fe:	f04f 32ff 	mov.w	r2, #4294967295
 8005402:	6818      	ldr	r0, [r3, #0]
 8005404:	2300      	movs	r3, #0
 8005406:	f006 ff61 	bl	800c2cc <xQueueGenericSend>
}
 800540a:	b003      	add	sp, #12
 800540c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005410:	2000e738 	.word	0x2000e738

08005414 <syncPwmChannelNumber>:
	syncPwm.channelToConfig = (syncPwmChannelTypeDef)chanNum;
 8005414:	4b01      	ldr	r3, [pc, #4]	; (800541c <syncPwmChannelNumber+0x8>)
 8005416:	f883 0020 	strb.w	r0, [r3, #32]
}
 800541a:	4770      	bx	lr
 800541c:	2000e710 	.word	0x2000e710

08005420 <syncPwmChannelConfig>:
	TIM_SYNC_PWM_DMA_ChanConfig(ccr1st, ccr2nd);
 8005420:	b280      	uxth	r0, r0
 8005422:	f00c bbf9 	b.w	8011c18 <TIM_SYNC_PWM_DMA_ChanConfig>
 8005426:	bf00      	nop

08005428 <syncPwmSetFreq>:
{
 8005428:	b510      	push	{r4, lr}
 800542a:	b082      	sub	sp, #8
	syncPwm.realPwmFreq =  TIM_Reconfig_SyncPwm(freq);
 800542c:	f00c fc2c 	bl	8011c88 <TIM_Reconfig_SyncPwm>
	uint16_t passMsg = MSG_SYNCPWM_REAL_FREQ;
 8005430:	a902      	add	r1, sp, #8
 8005432:	2331      	movs	r3, #49	; 0x31
 8005434:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8005438:	4b05      	ldr	r3, [pc, #20]	; (8005450 <syncPwmSetFreq+0x28>)
	syncPwm.realPwmFreq =  TIM_Reconfig_SyncPwm(freq);
 800543a:	4c06      	ldr	r4, [pc, #24]	; (8005454 <syncPwmSetFreq+0x2c>)
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800543c:	6818      	ldr	r0, [r3, #0]
 800543e:	f04f 32ff 	mov.w	r2, #4294967295
 8005442:	2300      	movs	r3, #0
	syncPwm.realPwmFreq =  TIM_Reconfig_SyncPwm(freq);
 8005444:	ed84 0b06 	vstr	d0, [r4, #24]
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8005448:	f006 ff40 	bl	800c2cc <xQueueGenericSend>
}
 800544c:	b002      	add	sp, #8
 800544e:	bd10      	pop	{r4, pc}
 8005450:	20004cb4 	.word	0x20004cb4
 8005454:	2000e710 	.word	0x2000e710

08005458 <syncPwmSetChannelState>:
	TIM_SYNC_PWM_ChannelState(channel, state);
 8005458:	f00c ba7e 	b.w	8011958 <TIM_SYNC_PWM_ChannelState>

0800545c <syncPwmSetStepMode>:
	TIM_SYNC_PWM_StepMode_Enable();
 800545c:	f00c bbf4 	b.w	8011c48 <TIM_SYNC_PWM_StepMode_Enable>

08005460 <syncPwmResetStepMode>:
	TIM_SYNC_PWM_StepMode_Disable();
 8005460:	f00c bc02 	b.w	8011c68 <TIM_SYNC_PWM_StepMode_Disable>

08005464 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005464:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005466:	4a0e      	ldr	r2, [pc, #56]	; (80054a0 <HAL_InitTick+0x3c>)
 8005468:	4b0e      	ldr	r3, [pc, #56]	; (80054a4 <HAL_InitTick+0x40>)
 800546a:	7812      	ldrb	r2, [r2, #0]
 800546c:	681b      	ldr	r3, [r3, #0]
{
 800546e:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005470:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005474:	fbb0 f0f2 	udiv	r0, r0, r2
 8005478:	fbb3 f0f0 	udiv	r0, r3, r0
 800547c:	f001 fc4c 	bl	8006d18 <HAL_SYSTICK_Config>
 8005480:	b908      	cbnz	r0, 8005486 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005482:	2d0f      	cmp	r5, #15
 8005484:	d901      	bls.n	800548a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8005486:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8005488:	bd38      	pop	{r3, r4, r5, pc}
 800548a:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800548c:	4602      	mov	r2, r0
 800548e:	4629      	mov	r1, r5
 8005490:	f04f 30ff 	mov.w	r0, #4294967295
 8005494:	f001 fbcc 	bl	8006c30 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005498:	4b03      	ldr	r3, [pc, #12]	; (80054a8 <HAL_InitTick+0x44>)
 800549a:	4620      	mov	r0, r4
 800549c:	601d      	str	r5, [r3, #0]
}
 800549e:	bd38      	pop	{r3, r4, r5, pc}
 80054a0:	20000000 	.word	0x20000000
 80054a4:	2000000c 	.word	0x2000000c
 80054a8:	20000004 	.word	0x20000004

080054ac <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80054ac:	4a07      	ldr	r2, [pc, #28]	; (80054cc <HAL_Init+0x20>)
{
 80054ae:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80054b0:	6813      	ldr	r3, [r2, #0]
 80054b2:	f043 0310 	orr.w	r3, r3, #16
 80054b6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054b8:	2003      	movs	r0, #3
 80054ba:	f001 fb9d 	bl	8006bf8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80054be:	200f      	movs	r0, #15
 80054c0:	f7ff ffd0 	bl	8005464 <HAL_InitTick>
  HAL_MspInit();
 80054c4:	f009 fd90 	bl	800efe8 <HAL_MspInit>
}
 80054c8:	2000      	movs	r0, #0
 80054ca:	bd08      	pop	{r3, pc}
 80054cc:	40022000 	.word	0x40022000

080054d0 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80054d0:	4b01      	ldr	r3, [pc, #4]	; (80054d8 <HAL_GetTick+0x8>)
 80054d2:	6818      	ldr	r0, [r3, #0]
}
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	2000e740 	.word	0x2000e740

080054dc <HAL_GetHalVersion>:
  * @retval version 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 return __STM32F3xx_HAL_VERSION;
}
 80054dc:	4800      	ldr	r0, [pc, #0]	; (80054e0 <HAL_GetHalVersion+0x4>)
 80054de:	4770      	bx	lr
 80054e0:	01050200 	.word	0x01050200

080054e4 <HAL_ADC_MspDeInit>:
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop

080054e8 <HAL_ADC_ConvCpltCallback>:
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop

080054ec <HAL_ADC_ConvHalfCpltCallback>:
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop

080054f0 <HAL_ADC_ErrorCallback>:
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop

080054f4 <ADC_DMAError>:
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80054f4:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80054f6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80054f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054fc:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80054fe:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005500:	f043 0304 	orr.w	r3, r3, #4
 8005504:	6483      	str	r3, [r0, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8005506:	f7ff bff3 	b.w	80054f0 <HAL_ADC_ErrorCallback>
 800550a:	bf00      	nop

0800550c <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800550c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800550e:	f7ff bfed 	b.w	80054ec <HAL_ADC_ConvHalfCpltCallback>
 8005512:	bf00      	nop

08005514 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005514:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005516:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005518:	f012 0f50 	tst.w	r2, #80	; 0x50
 800551c:	d002      	beq.n	8005524 <ADC_DMAConvCplt+0x10>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800551e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005522:	4718      	bx	r3
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005524:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005526:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005528:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800552c:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800552e:	68ca      	ldr	r2, [r1, #12]
 8005530:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8005534:	d10c      	bne.n	8005550 <ADC_DMAConvCplt+0x3c>
 8005536:	69da      	ldr	r2, [r3, #28]
 8005538:	b952      	cbnz	r2, 8005550 <ADC_DMAConvCplt+0x3c>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800553a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800553c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005540:	645a      	str	r2, [r3, #68]	; 0x44
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005542:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005544:	04d2      	lsls	r2, r2, #19
 8005546:	d403      	bmi.n	8005550 <ADC_DMAConvCplt+0x3c>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005548:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800554a:	f042 0201 	orr.w	r2, r2, #1
 800554e:	645a      	str	r2, [r3, #68]	; 0x44
    HAL_ADC_ConvCpltCallback(hadc); 
 8005550:	4618      	mov	r0, r3
 8005552:	f7ff bfc9 	b.w	80054e8 <HAL_ADC_ConvCpltCallback>
 8005556:	bf00      	nop

08005558 <HAL_ADC_Init>:
{
 8005558:	b570      	push	{r4, r5, r6, lr}
 800555a:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 800555c:	2300      	movs	r3, #0
 800555e:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8005560:	2800      	cmp	r0, #0
 8005562:	f000 8168 	beq.w	8005836 <HAL_ADC_Init+0x2de>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005566:	6803      	ldr	r3, [r0, #0]
 8005568:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800556c:	4604      	mov	r4, r0
 800556e:	d00f      	beq.n	8005590 <HAL_ADC_Init+0x38>
 8005570:	4ab7      	ldr	r2, [pc, #732]	; (8005850 <HAL_ADC_Init+0x2f8>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d00c      	beq.n	8005590 <HAL_ADC_Init+0x38>
 8005576:	f502 7240 	add.w	r2, r2, #768	; 0x300
 800557a:	4293      	cmp	r3, r2
 800557c:	d008      	beq.n	8005590 <HAL_ADC_Init+0x38>
 800557e:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005582:	4293      	cmp	r3, r2
 8005584:	d004      	beq.n	8005590 <HAL_ADC_Init+0x38>
 8005586:	f240 1109 	movw	r1, #265	; 0x109
 800558a:	48b2      	ldr	r0, [pc, #712]	; (8005854 <HAL_ADC_Init+0x2fc>)
 800558c:	f009 fd2a 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8005590:	6863      	ldr	r3, [r4, #4]
 8005592:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8005596:	d004      	beq.n	80055a2 <HAL_ADC_Init+0x4a>
 8005598:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800559c:	48ad      	ldr	r0, [pc, #692]	; (8005854 <HAL_ADC_Init+0x2fc>)
 800559e:	f009 fd21 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 80055a2:	68a3      	ldr	r3, [r4, #8]
 80055a4:	f033 0318 	bics.w	r3, r3, #24
 80055a8:	d004      	beq.n	80055b4 <HAL_ADC_Init+0x5c>
 80055aa:	f240 110b 	movw	r1, #267	; 0x10b
 80055ae:	48a9      	ldr	r0, [pc, #676]	; (8005854 <HAL_ADC_Init+0x2fc>)
 80055b0:	f009 fd18 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); 
 80055b4:	68e3      	ldr	r3, [r4, #12]
 80055b6:	f033 0320 	bics.w	r3, r3, #32
 80055ba:	d004      	beq.n	80055c6 <HAL_ADC_Init+0x6e>
 80055bc:	f44f 7186 	mov.w	r1, #268	; 0x10c
 80055c0:	48a4      	ldr	r0, [pc, #656]	; (8005854 <HAL_ADC_Init+0x2fc>)
 80055c2:	f009 fd0f 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 80055c6:	6923      	ldr	r3, [r4, #16]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	f200 810a 	bhi.w	80057e2 <HAL_ADC_Init+0x28a>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80055ce:	69e3      	ldr	r3, [r4, #28]
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	f200 80fb 	bhi.w	80057cc <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80055d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80055d8:	f433 6340 	bics.w	r3, r3, #3072	; 0xc00
 80055dc:	d004      	beq.n	80055e8 <HAL_ADC_Init+0x90>
 80055de:	f240 110f 	movw	r1, #271	; 0x10f
 80055e2:	489c      	ldr	r0, [pc, #624]	; (8005854 <HAL_ADC_Init+0x2fc>)
 80055e4:	f009 fcfe 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 80055e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d926      	bls.n	800563c <HAL_ADC_Init+0xe4>
 80055ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055f2:	2a40      	cmp	r2, #64	; 0x40
 80055f4:	d022      	beq.n	800563c <HAL_ADC_Init+0xe4>
 80055f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80055fa:	2a80      	cmp	r2, #128	; 0x80
 80055fc:	d01e      	beq.n	800563c <HAL_ADC_Init+0xe4>
 80055fe:	f423 7210 	bic.w	r2, r3, #576	; 0x240
 8005602:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005606:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 800560a:	d017      	beq.n	800563c <HAL_ADC_Init+0xe4>
 800560c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005610:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 8005614:	d012      	beq.n	800563c <HAL_ADC_Init+0xe4>
 8005616:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800561a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800561e:	d00d      	beq.n	800563c <HAL_ADC_Init+0xe4>
 8005620:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005624:	d00a      	beq.n	800563c <HAL_ADC_Init+0xe4>
 8005626:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 800562a:	d007      	beq.n	800563c <HAL_ADC_Init+0xe4>
 800562c:	f5b1 5f84 	cmp.w	r1, #4224	; 0x1080
 8005630:	d004      	beq.n	800563c <HAL_ADC_Init+0xe4>
 8005632:	f44f 7188 	mov.w	r1, #272	; 0x110
 8005636:	4887      	ldr	r0, [pc, #540]	; (8005854 <HAL_ADC_Init+0x2fc>)
 8005638:	f009 fcd4 	bl	800efe4 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 800563c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800563e:	2b01      	cmp	r3, #1
 8005640:	f200 80ba 	bhi.w	80057b8 <HAL_ADC_Init+0x260>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8005644:	6963      	ldr	r3, [r4, #20]
 8005646:	2b04      	cmp	r3, #4
 8005648:	d006      	beq.n	8005658 <HAL_ADC_Init+0x100>
 800564a:	2b08      	cmp	r3, #8
 800564c:	d004      	beq.n	8005658 <HAL_ADC_Init+0x100>
 800564e:	f44f 7189 	mov.w	r1, #274	; 0x112
 8005652:	4880      	ldr	r0, [pc, #512]	; (8005854 <HAL_ADC_Init+0x2fc>)
 8005654:	f009 fcc6 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 8005658:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800565a:	2b01      	cmp	r3, #1
 800565c:	f200 80d5 	bhi.w	800580a <HAL_ADC_Init+0x2b2>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8005660:	69a3      	ldr	r3, [r4, #24]
 8005662:	2b01      	cmp	r3, #1
 8005664:	f200 80c7 	bhi.w	80057f6 <HAL_ADC_Init+0x29e>
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005668:	6923      	ldr	r3, [r4, #16]
 800566a:	b193      	cbz	r3, 8005692 <HAL_ADC_Init+0x13a>
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 800566c:	6a23      	ldr	r3, [r4, #32]
 800566e:	3b01      	subs	r3, #1
 8005670:	2b0f      	cmp	r3, #15
 8005672:	f200 80f9 	bhi.w	8005868 <HAL_ADC_Init+0x310>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8005676:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005678:	2b01      	cmp	r3, #1
 800567a:	f200 80df 	bhi.w	800583c <HAL_ADC_Init+0x2e4>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800567e:	b143      	cbz	r3, 8005692 <HAL_ADC_Init+0x13a>
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8005680:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005682:	3b01      	subs	r3, #1
 8005684:	2b07      	cmp	r3, #7
 8005686:	d904      	bls.n	8005692 <HAL_ADC_Init+0x13a>
 8005688:	f44f 718e 	mov.w	r1, #284	; 0x11c
 800568c:	4871      	ldr	r0, [pc, #452]	; (8005854 <HAL_ADC_Init+0x2fc>)
 800568e:	f009 fca9 	bl	800efe4 <assert_failed>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005692:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005694:	f013 0310 	ands.w	r3, r3, #16
 8005698:	d119      	bne.n	80056ce <HAL_ADC_Init+0x176>
    if (hadc->State == HAL_ADC_STATE_RESET)
 800569a:	6c65      	ldr	r5, [r4, #68]	; 0x44
 800569c:	2d00      	cmp	r5, #0
 800569e:	f000 80e9 	beq.w	8005874 <HAL_ADC_Init+0x31c>
 80056a2:	6821      	ldr	r1, [r4, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80056a4:	688a      	ldr	r2, [r1, #8]
 80056a6:	00d2      	lsls	r2, r2, #3
 80056a8:	f140 80b9 	bpl.w	800581e <HAL_ADC_Init+0x2c6>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80056ac:	688a      	ldr	r2, [r1, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80056ae:	0096      	lsls	r6, r2, #2
 80056b0:	f100 80b5 	bmi.w	800581e <HAL_ADC_Init+0x2c6>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80056b4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80056b6:	06d0      	lsls	r0, r2, #27
 80056b8:	f140 80eb 	bpl.w	8005892 <HAL_ADC_Init+0x33a>
    ADC_STATE_CLR_SET(hadc->State,
 80056bc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80056be:	f023 0312 	bic.w	r3, r3, #18
 80056c2:	f043 0310 	orr.w	r3, r3, #16
 80056c6:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR; 
 80056c8:	2001      	movs	r0, #1
}
 80056ca:	b002      	add	sp, #8
 80056cc:	bd70      	pop	{r4, r5, r6, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80056ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80056d0:	06dd      	lsls	r5, r3, #27
 80056d2:	d4f3      	bmi.n	80056bc <HAL_ADC_Init+0x164>
 80056d4:	6821      	ldr	r1, [r4, #0]
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80056d6:	688b      	ldr	r3, [r1, #8]
      (tmp_hal_status == HAL_OK)                                &&
 80056d8:	f013 0304 	ands.w	r3, r3, #4
 80056dc:	d1ee      	bne.n	80056bc <HAL_ADC_Init+0x164>
    ADC_STATE_CLR_SET(hadc->State,
 80056de:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80056e0:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 80056e4:	f042 0202 	orr.w	r2, r2, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80056e8:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 80056ec:	6462      	str	r2, [r4, #68]	; 0x44
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80056ee:	f000 8139 	beq.w	8005964 <HAL_ADC_Init+0x40c>
 80056f2:	4a57      	ldr	r2, [pc, #348]	; (8005850 <HAL_ADC_Init+0x2f8>)
 80056f4:	4291      	cmp	r1, r2
 80056f6:	f000 80d0 	beq.w	800589a <HAL_ADC_Init+0x342>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80056fa:	4857      	ldr	r0, [pc, #348]	; (8005858 <HAL_ADC_Init+0x300>)
 80056fc:	4281      	cmp	r1, r0
 80056fe:	f000 8134 	beq.w	800596a <HAL_ADC_Init+0x412>
 8005702:	4a56      	ldr	r2, [pc, #344]	; (800585c <HAL_ADC_Init+0x304>)
 8005704:	4291      	cmp	r1, r2
 8005706:	f000 8131 	beq.w	800596c <HAL_ADC_Init+0x414>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800570a:	688a      	ldr	r2, [r1, #8]
 800570c:	f002 0203 	and.w	r2, r2, #3
 8005710:	2a01      	cmp	r2, #1
 8005712:	d102      	bne.n	800571a <HAL_ADC_Init+0x1c2>
 8005714:	680a      	ldr	r2, [r1, #0]
 8005716:	07d2      	lsls	r2, r2, #31
 8005718:	d406      	bmi.n	8005728 <HAL_ADC_Init+0x1d0>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800571a:	4d51      	ldr	r5, [pc, #324]	; (8005860 <HAL_ADC_Init+0x308>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 800571c:	68aa      	ldr	r2, [r5, #8]
 800571e:	6860      	ldr	r0, [r4, #4]
 8005720:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8005724:	4302      	orrs	r2, r0
 8005726:	60aa      	str	r2, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8005728:	e9d4 5202 	ldrd	r5, r2, [r4, #8]
 800572c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800572e:	69e0      	ldr	r0, [r4, #28]
 8005730:	432a      	orrs	r2, r5
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005732:	6a65      	ldr	r5, [r4, #36]	; 0x24
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8005734:	2e01      	cmp	r6, #1
 8005736:	bf18      	it	ne
 8005738:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 800573c:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005740:	2d01      	cmp	r5, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8005742:	ea43 0302 	orr.w	r3, r3, r2
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005746:	f000 80f0 	beq.w	800592a <HAL_ADC_Init+0x3d2>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800574a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800574c:	2a01      	cmp	r2, #1
 800574e:	d00d      	beq.n	800576c <HAL_ADC_Init+0x214>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8005750:	4841      	ldr	r0, [pc, #260]	; (8005858 <HAL_ADC_Init+0x300>)
 8005752:	4281      	cmp	r1, r0
 8005754:	f000 80f1 	beq.w	800593a <HAL_ADC_Init+0x3e2>
 8005758:	f500 7080 	add.w	r0, r0, #256	; 0x100
 800575c:	4281      	cmp	r1, r0
 800575e:	f000 80ec 	beq.w	800593a <HAL_ADC_Init+0x3e2>
 8005762:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005766:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005768:	4303      	orrs	r3, r0
 800576a:	4313      	orrs	r3, r2
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800576c:	688a      	ldr	r2, [r1, #8]
 800576e:	f012 0f0c 	tst.w	r2, #12
 8005772:	d10b      	bne.n	800578c <HAL_ADC_Init+0x234>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8005774:	68c8      	ldr	r0, [r1, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8005776:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005778:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800577a:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800577e:	0052      	lsls	r2, r2, #1
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8005780:	f020 0002 	bic.w	r0, r0, #2
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8005784:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8005788:	60c8      	str	r0, [r1, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800578a:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR,
 800578c:	68cd      	ldr	r5, [r1, #12]
 800578e:	4a35      	ldr	r2, [pc, #212]	; (8005864 <HAL_ADC_Init+0x30c>)
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005790:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8005792:	402a      	ands	r2, r5
 8005794:	4313      	orrs	r3, r2
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005796:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 8005798:	60cb      	str	r3, [r1, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800579a:	f000 80be 	beq.w	800591a <HAL_ADC_Init+0x3c2>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800579e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80057a0:	f023 030f 	bic.w	r3, r3, #15
 80057a4:	630b      	str	r3, [r1, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80057a6:	2000      	movs	r0, #0
 80057a8:	64a0      	str	r0, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 80057aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80057ac:	f023 0303 	bic.w	r3, r3, #3
 80057b0:	f043 0301 	orr.w	r3, r3, #1
 80057b4:	6463      	str	r3, [r4, #68]	; 0x44
 80057b6:	e788      	b.n	80056ca <HAL_ADC_Init+0x172>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80057b8:	f240 1111 	movw	r1, #273	; 0x111
 80057bc:	4825      	ldr	r0, [pc, #148]	; (8005854 <HAL_ADC_Init+0x2fc>)
 80057be:	f009 fc11 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 80057c2:	6963      	ldr	r3, [r4, #20]
 80057c4:	2b04      	cmp	r3, #4
 80057c6:	f47f af40 	bne.w	800564a <HAL_ADC_Init+0xf2>
 80057ca:	e745      	b.n	8005658 <HAL_ADC_Init+0x100>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80057cc:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80057d0:	4820      	ldr	r0, [pc, #128]	; (8005854 <HAL_ADC_Init+0x2fc>)
 80057d2:	f009 fc07 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80057d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80057d8:	f433 6340 	bics.w	r3, r3, #3072	; 0xc00
 80057dc:	f43f af04 	beq.w	80055e8 <HAL_ADC_Init+0x90>
 80057e0:	e6fd      	b.n	80055de <HAL_ADC_Init+0x86>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 80057e2:	f240 110d 	movw	r1, #269	; 0x10d
 80057e6:	481b      	ldr	r0, [pc, #108]	; (8005854 <HAL_ADC_Init+0x2fc>)
 80057e8:	f009 fbfc 	bl	800efe4 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80057ec:	69e3      	ldr	r3, [r4, #28]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	f67f aef1 	bls.w	80055d6 <HAL_ADC_Init+0x7e>
 80057f4:	e7ea      	b.n	80057cc <HAL_ADC_Init+0x274>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 80057f6:	f44f 718a 	mov.w	r1, #276	; 0x114
 80057fa:	4816      	ldr	r0, [pc, #88]	; (8005854 <HAL_ADC_Init+0x2fc>)
 80057fc:	f009 fbf2 	bl	800efe4 <assert_failed>
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005800:	6923      	ldr	r3, [r4, #16]
 8005802:	2b00      	cmp	r3, #0
 8005804:	f43f af45 	beq.w	8005692 <HAL_ADC_Init+0x13a>
 8005808:	e730      	b.n	800566c <HAL_ADC_Init+0x114>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 800580a:	f240 1113 	movw	r1, #275	; 0x113
 800580e:	4811      	ldr	r0, [pc, #68]	; (8005854 <HAL_ADC_Init+0x2fc>)
 8005810:	f009 fbe8 	bl	800efe4 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8005814:	69a3      	ldr	r3, [r4, #24]
 8005816:	2b01      	cmp	r3, #1
 8005818:	f67f af26 	bls.w	8005668 <HAL_ADC_Init+0x110>
 800581c:	e7eb      	b.n	80057f6 <HAL_ADC_Init+0x29e>
      ADC_STATE_CLR_SET(hadc->State,
 800581e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005820:	f023 0312 	bic.w	r3, r3, #18
 8005824:	f043 0310 	orr.w	r3, r3, #16
 8005828:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800582a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800582c:	f043 0301 	orr.w	r3, r3, #1
 8005830:	64a3      	str	r3, [r4, #72]	; 0x48
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005832:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005834:	e742      	b.n	80056bc <HAL_ADC_Init+0x164>
    return HAL_ERROR;
 8005836:	2001      	movs	r0, #1
}
 8005838:	b002      	add	sp, #8
 800583a:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800583c:	f240 1119 	movw	r1, #281	; 0x119
 8005840:	4804      	ldr	r0, [pc, #16]	; (8005854 <HAL_ADC_Init+0x2fc>)
 8005842:	f009 fbcf 	bl	800efe4 <assert_failed>
 8005846:	6a63      	ldr	r3, [r4, #36]	; 0x24
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005848:	2b00      	cmp	r3, #0
 800584a:	f43f af22 	beq.w	8005692 <HAL_ADC_Init+0x13a>
 800584e:	e717      	b.n	8005680 <HAL_ADC_Init+0x128>
 8005850:	50000100 	.word	0x50000100
 8005854:	08014ed4 	.word	0x08014ed4
 8005858:	50000400 	.word	0x50000400
 800585c:	50000500 	.word	0x50000500
 8005860:	50000700 	.word	0x50000700
 8005864:	fff0c007 	.word	0xfff0c007
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8005868:	f44f 718c 	mov.w	r1, #280	; 0x118
 800586c:	486d      	ldr	r0, [pc, #436]	; (8005a24 <HAL_ADC_Init+0x4cc>)
 800586e:	f009 fbb9 	bl	800efe4 <assert_failed>
 8005872:	e700      	b.n	8005676 <HAL_ADC_Init+0x11e>
      ADC_CLEAR_ERRORCODE(hadc);
 8005874:	64a5      	str	r5, [r4, #72]	; 0x48
      hadc->InjectionConfig.ContextQueue = 0U;
 8005876:	e9c4 5513 	strd	r5, r5, [r4, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 800587a:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 800587e:	4620      	mov	r0, r4
 8005880:	f008 fc4c 	bl	800e11c <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8005884:	6821      	ldr	r1, [r4, #0]
 8005886:	688a      	ldr	r2, [r1, #8]
 8005888:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800588c:	d018      	beq.n	80058c0 <HAL_ADC_Init+0x368>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800588e:	462b      	mov	r3, r5
 8005890:	e708      	b.n	80056a4 <HAL_ADC_Init+0x14c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005892:	2b00      	cmp	r3, #0
 8005894:	f47f af12 	bne.w	80056bc <HAL_ADC_Init+0x164>
 8005898:	e71d      	b.n	80056d6 <HAL_ADC_Init+0x17e>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800589a:	4d63      	ldr	r5, [pc, #396]	; (8005a28 <HAL_ADC_Init+0x4d0>)
 800589c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80058a0:	688a      	ldr	r2, [r1, #8]
 80058a2:	f002 0203 	and.w	r2, r2, #3
 80058a6:	2a01      	cmp	r2, #1
 80058a8:	d062      	beq.n	8005970 <HAL_ADC_Init+0x418>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80058aa:	6882      	ldr	r2, [r0, #8]
 80058ac:	f002 0203 	and.w	r2, r2, #3
 80058b0:	2a01      	cmp	r2, #1
 80058b2:	f47f af33 	bne.w	800571c <HAL_ADC_Init+0x1c4>
 80058b6:	6802      	ldr	r2, [r0, #0]
 80058b8:	07d2      	lsls	r2, r2, #31
 80058ba:	f53f af35 	bmi.w	8005728 <HAL_ADC_Init+0x1d0>
 80058be:	e72d      	b.n	800571c <HAL_ADC_Init+0x1c4>
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80058c0:	6888      	ldr	r0, [r1, #8]
 80058c2:	f000 0003 	and.w	r0, r0, #3
 80058c6:	2801      	cmp	r0, #1
 80058c8:	d062      	beq.n	8005990 <HAL_ADC_Init+0x438>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80058ca:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80058cc:	06dd      	lsls	r5, r3, #27
 80058ce:	d473      	bmi.n	80059b8 <HAL_ADC_Init+0x460>
          ADC_STATE_CLR_SET(hadc->State,
 80058d0:	6c62      	ldr	r2, [r4, #68]	; 0x44
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80058d2:	4b56      	ldr	r3, [pc, #344]	; (8005a2c <HAL_ADC_Init+0x4d4>)
 80058d4:	4856      	ldr	r0, [pc, #344]	; (8005a30 <HAL_ADC_Init+0x4d8>)
 80058d6:	681b      	ldr	r3, [r3, #0]
          ADC_STATE_CLR_SET(hadc->State,
 80058d8:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80058dc:	f022 0202 	bic.w	r2, r2, #2
 80058e0:	f042 0202 	orr.w	r2, r2, #2
 80058e4:	6462      	str	r2, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80058e6:	688a      	ldr	r2, [r1, #8]
 80058e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80058ec:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80058ee:	fba0 2303 	umull	r2, r3, r0, r3
 80058f2:	0c9b      	lsrs	r3, r3, #18
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80058f4:	688a      	ldr	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80058f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80058fa:	005b      	lsls	r3, r3, #1
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80058fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005900:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005902:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005904:	9b01      	ldr	r3, [sp, #4]
 8005906:	2b00      	cmp	r3, #0
 8005908:	f43f aecc 	beq.w	80056a4 <HAL_ADC_Init+0x14c>
            wait_loop_index--;
 800590c:	9b01      	ldr	r3, [sp, #4]
 800590e:	3b01      	subs	r3, #1
 8005910:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005912:	9b01      	ldr	r3, [sp, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1f9      	bne.n	800590c <HAL_ADC_Init+0x3b4>
 8005918:	e6c4      	b.n	80056a4 <HAL_ADC_Init+0x14c>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800591a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800591c:	6a23      	ldr	r3, [r4, #32]
 800591e:	f022 020f 	bic.w	r2, r2, #15
 8005922:	3b01      	subs	r3, #1
 8005924:	4313      	orrs	r3, r2
 8005926:	630b      	str	r3, [r1, #48]	; 0x30
 8005928:	e73d      	b.n	80057a6 <HAL_ADC_Init+0x24e>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800592a:	bb30      	cbnz	r0, 800597a <HAL_ADC_Init+0x422>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800592c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800592e:	3a01      	subs	r2, #1
 8005930:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8005934:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005938:	e707      	b.n	800574a <HAL_ADC_Init+0x1f2>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800593a:	f5b2 7f30 	cmp.w	r2, #704	; 0x2c0
 800593e:	d03d      	beq.n	80059bc <HAL_ADC_Init+0x464>
 8005940:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005944:	d056      	beq.n	80059f4 <HAL_ADC_Init+0x49c>
 8005946:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 800594a:	d056      	beq.n	80059fa <HAL_ADC_Init+0x4a2>
 800594c:	f5b2 5f8a 	cmp.w	r2, #4416	; 0x1140
 8005950:	d056      	beq.n	8005a00 <HAL_ADC_Init+0x4a8>
 8005952:	f5b2 5f84 	cmp.w	r2, #4224	; 0x1080
 8005956:	d056      	beq.n	8005a06 <HAL_ADC_Init+0x4ae>
 8005958:	f5b2 5f86 	cmp.w	r2, #4288	; 0x10c0
 800595c:	bf08      	it	eq
 800595e:	f44f 72c0 	moveq.w	r2, #384	; 0x180
 8005962:	e700      	b.n	8005766 <HAL_ADC_Init+0x20e>
 8005964:	4833      	ldr	r0, [pc, #204]	; (8005a34 <HAL_ADC_Init+0x4dc>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005966:	4d30      	ldr	r5, [pc, #192]	; (8005a28 <HAL_ADC_Init+0x4d0>)
 8005968:	e79a      	b.n	80058a0 <HAL_ADC_Init+0x348>
 800596a:	4833      	ldr	r0, [pc, #204]	; (8005a38 <HAL_ADC_Init+0x4e0>)
 800596c:	4d33      	ldr	r5, [pc, #204]	; (8005a3c <HAL_ADC_Init+0x4e4>)
 800596e:	e797      	b.n	80058a0 <HAL_ADC_Init+0x348>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8005970:	680a      	ldr	r2, [r1, #0]
 8005972:	07d6      	lsls	r6, r2, #31
 8005974:	f53f aed8 	bmi.w	8005728 <HAL_ADC_Init+0x1d0>
 8005978:	e797      	b.n	80058aa <HAL_ADC_Init+0x352>
        ADC_STATE_CLR_SET(hadc->State,
 800597a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800597c:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8005980:	f042 0220 	orr.w	r2, r2, #32
 8005984:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005986:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8005988:	f042 0201 	orr.w	r2, r2, #1
 800598c:	64a2      	str	r2, [r4, #72]	; 0x48
 800598e:	e6dc      	b.n	800574a <HAL_ADC_Init+0x1f2>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005990:	680b      	ldr	r3, [r1, #0]
 8005992:	f013 0301 	ands.w	r3, r3, #1
 8005996:	d028      	beq.n	80059ea <HAL_ADC_Init+0x492>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005998:	688b      	ldr	r3, [r1, #8]
 800599a:	f003 030d 	and.w	r3, r3, #13
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d00f      	beq.n	80059c2 <HAL_ADC_Init+0x46a>
      __HAL_ADC_DISABLE(hadc);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059a2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80059a4:	f043 0310 	orr.w	r3, r3, #16
 80059a8:	6463      	str	r3, [r4, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059aa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80059ac:	f043 0301 	orr.w	r3, r3, #1
 80059b0:	64a3      	str	r3, [r4, #72]	; 0x48
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80059b2:	6c62      	ldr	r2, [r4, #68]	; 0x44
      
      return HAL_ERROR;
 80059b4:	4603      	mov	r3, r0
 80059b6:	e675      	b.n	80056a4 <HAL_ADC_Init+0x14c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80059b8:	4613      	mov	r3, r2
 80059ba:	e673      	b.n	80056a4 <HAL_ADC_Init+0x14c>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80059bc:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 80059c0:	e6d1      	b.n	8005766 <HAL_ADC_Init+0x20e>
      __HAL_ADC_DISABLE(hadc);
 80059c2:	688b      	ldr	r3, [r1, #8]
 80059c4:	2203      	movs	r2, #3
 80059c6:	f043 0302 	orr.w	r3, r3, #2
 80059ca:	608b      	str	r3, [r1, #8]
 80059cc:	600a      	str	r2, [r1, #0]
    tickstart = HAL_GetTick();
 80059ce:	f7ff fd7f 	bl	80054d0 <HAL_GetTick>
 80059d2:	4605      	mov	r5, r0
 80059d4:	e004      	b.n	80059e0 <HAL_ADC_Init+0x488>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80059d6:	f7ff fd7b 	bl	80054d0 <HAL_GetTick>
 80059da:	1b40      	subs	r0, r0, r5
 80059dc:	2802      	cmp	r0, #2
 80059de:	d815      	bhi.n	8005a0c <HAL_ADC_Init+0x4b4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80059e0:	6821      	ldr	r1, [r4, #0]
 80059e2:	688b      	ldr	r3, [r1, #8]
 80059e4:	f013 0301 	ands.w	r3, r3, #1
 80059e8:	d1f5      	bne.n	80059d6 <HAL_ADC_Init+0x47e>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80059ea:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80059ec:	06d0      	lsls	r0, r2, #27
 80059ee:	f53f ae59 	bmi.w	80056a4 <HAL_ADC_Init+0x14c>
 80059f2:	e76d      	b.n	80058d0 <HAL_ADC_Init+0x378>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80059f4:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 80059f8:	e6b5      	b.n	8005766 <HAL_ADC_Init+0x20e>
 80059fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80059fe:	e6b2      	b.n	8005766 <HAL_ADC_Init+0x20e>
 8005a00:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8005a04:	e6af      	b.n	8005766 <HAL_ADC_Init+0x20e>
 8005a06:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005a0a:	e6ac      	b.n	8005766 <HAL_ADC_Init+0x20e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a0c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005a0e:	6821      	ldr	r1, [r4, #0]
 8005a10:	f043 0310 	orr.w	r3, r3, #16
 8005a14:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a16:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005a18:	f043 0301 	orr.w	r3, r3, #1
 8005a1c:	64a3      	str	r3, [r4, #72]	; 0x48
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005a1e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005a20:	2301      	movs	r3, #1
 8005a22:	e63f      	b.n	80056a4 <HAL_ADC_Init+0x14c>
 8005a24:	08014ed4 	.word	0x08014ed4
 8005a28:	50000300 	.word	0x50000300
 8005a2c:	2000000c 	.word	0x2000000c
 8005a30:	431bde83 	.word	0x431bde83
 8005a34:	50000100 	.word	0x50000100
 8005a38:	50000500 	.word	0x50000500
 8005a3c:	50000700 	.word	0x50000700

08005a40 <HAL_ADC_DeInit>:
  if(hadc == NULL)
 8005a40:	2800      	cmp	r0, #0
 8005a42:	f000 80e8 	beq.w	8005c16 <HAL_ADC_DeInit+0x1d6>
{
 8005a46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005a48:	6803      	ldr	r3, [r0, #0]
 8005a4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005a4e:	4604      	mov	r4, r0
 8005a50:	f000 80d3 	beq.w	8005bfa <HAL_ADC_DeInit+0x1ba>
 8005a54:	4da7      	ldr	r5, [pc, #668]	; (8005cf4 <HAL_ADC_DeInit+0x2b4>)
 8005a56:	42ab      	cmp	r3, r5
 8005a58:	f000 80cf 	beq.w	8005bfa <HAL_ADC_DeInit+0x1ba>
 8005a5c:	4ea6      	ldr	r6, [pc, #664]	; (8005cf8 <HAL_ADC_DeInit+0x2b8>)
 8005a5e:	42b3      	cmp	r3, r6
 8005a60:	f000 80cb 	beq.w	8005bfa <HAL_ADC_DeInit+0x1ba>
 8005a64:	4fa5      	ldr	r7, [pc, #660]	; (8005cfc <HAL_ADC_DeInit+0x2bc>)
 8005a66:	42bb      	cmp	r3, r7
 8005a68:	f000 80c7 	beq.w	8005bfa <HAL_ADC_DeInit+0x1ba>
 8005a6c:	f240 3122 	movw	r1, #802	; 0x322
 8005a70:	48a3      	ldr	r0, [pc, #652]	; (8005d00 <HAL_ADC_DeInit+0x2c0>)
 8005a72:	f009 fab7 	bl	800efe4 <assert_failed>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8005a76:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005a78:	6823      	ldr	r3, [r4, #0]
 8005a7a:	f042 0202 	orr.w	r2, r2, #2
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
  uint32_t tickstart = 0U;
  uint32_t Conversion_Timeout_CPU_cycles = 0U;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005a7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8005a82:	6462      	str	r2, [r4, #68]	; 0x44
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005a84:	f000 80bd 	beq.w	8005c02 <HAL_ADC_DeInit+0x1c2>
 8005a88:	42ab      	cmp	r3, r5
 8005a8a:	f000 80ba 	beq.w	8005c02 <HAL_ADC_DeInit+0x1c2>
 8005a8e:	42b3      	cmp	r3, r6
 8005a90:	f000 80b7 	beq.w	8005c02 <HAL_ADC_DeInit+0x1c2>
 8005a94:	42bb      	cmp	r3, r7
 8005a96:	f000 80b4 	beq.w	8005c02 <HAL_ADC_DeInit+0x1c2>
 8005a9a:	f641 415d 	movw	r1, #7261	; 0x1c5d
 8005a9e:	4898      	ldr	r0, [pc, #608]	; (8005d00 <HAL_ADC_DeInit+0x2c0>)
 8005aa0:	f009 faa0 	bl	800efe4 <assert_failed>
 8005aa4:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8005aa6:	689a      	ldr	r2, [r3, #8]
 8005aa8:	f012 0f0c 	tst.w	r2, #12
 8005aac:	d026      	beq.n	8005afc <HAL_ADC_DeInit+0xbc>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8005aae:	68da      	ldr	r2, [r3, #12]
 8005ab0:	0191      	lsls	r1, r2, #6
 8005ab2:	d506      	bpl.n	8005ac2 <HAL_ADC_DeInit+0x82>
 8005ab4:	69e2      	ldr	r2, [r4, #28]
 8005ab6:	2a01      	cmp	r2, #1
 8005ab8:	d103      	bne.n	8005ac2 <HAL_ADC_DeInit+0x82>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8005aba:	69a2      	ldr	r2, [r4, #24]
 8005abc:	2a01      	cmp	r2, #1
 8005abe:	f000 80fe 	beq.w	8005cbe <HAL_ADC_DeInit+0x27e>
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005ac2:	689a      	ldr	r2, [r3, #8]
 8005ac4:	0750      	lsls	r0, r2, #29
 8005ac6:	d506      	bpl.n	8005ad6 <HAL_ADC_DeInit+0x96>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8005ac8:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005aca:	0792      	lsls	r2, r2, #30
 8005acc:	d403      	bmi.n	8005ad6 <HAL_ADC_DeInit+0x96>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8005ace:	689a      	ldr	r2, [r3, #8]
 8005ad0:	f042 0210 	orr.w	r2, r2, #16
 8005ad4:	609a      	str	r2, [r3, #8]

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8005ad6:	689a      	ldr	r2, [r3, #8]
 8005ad8:	0715      	lsls	r5, r2, #28
 8005ada:	f100 809e 	bmi.w	8005c1a <HAL_ADC_DeInit+0x1da>

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005ade:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005ae0:	f7ff fcf6 	bl	80054d0 <HAL_GetTick>
 8005ae4:	4606      	mov	r6, r0
 8005ae6:	e005      	b.n	8005af4 <HAL_ADC_DeInit+0xb4>
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005ae8:	f7ff fcf2 	bl	80054d0 <HAL_GetTick>
 8005aec:	1b80      	subs	r0, r0, r6
 8005aee:	280b      	cmp	r0, #11
 8005af0:	f200 80ca 	bhi.w	8005c88 <HAL_ADC_DeInit+0x248>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8005af4:	6823      	ldr	r3, [r4, #0]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	422a      	tst	r2, r5
 8005afa:	d1f5      	bne.n	8005ae8 <HAL_ADC_DeInit+0xa8>
    SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8005afc:	68da      	ldr	r2, [r3, #12]
 8005afe:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005b02:	60da      	str	r2, [r3, #12]
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005b04:	6898      	ldr	r0, [r3, #8]
 8005b06:	f000 0003 	and.w	r0, r0, #3
 8005b0a:	2801      	cmp	r0, #1
 8005b0c:	f000 808e 	beq.w	8005c2c <HAL_ADC_DeInit+0x1ec>
      hadc->State = HAL_ADC_STATE_READY;
 8005b10:	2201      	movs	r2, #1
 8005b12:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8005b14:	685a      	ldr	r2, [r3, #4]
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |   
 8005b16:	497b      	ldr	r1, [pc, #492]	; (8005d04 <HAL_ADC_DeInit+0x2c4>)
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 8005b18:	4f7b      	ldr	r7, [pc, #492]	; (8005d08 <HAL_ADC_DeInit+0x2c8>)
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 | 
 8005b1a:	487c      	ldr	r0, [pc, #496]	; (8005d0c <HAL_ADC_DeInit+0x2cc>)
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 8005b1c:	4e7c      	ldr	r6, [pc, #496]	; (8005d10 <HAL_ADC_DeInit+0x2d0>)
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8005b1e:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
 8005b22:	f022 0207 	bic.w	r2, r2, #7
 8005b26:	605a      	str	r2, [r3, #4]
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 8005b28:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005b2c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0 | ADC_CR_ADCALDIF);
 8005b2e:	689d      	ldr	r5, [r3, #8]
 8005b30:	f025 45e0 	bic.w	r5, r5, #1879048192	; 0x70000000
 8005b34:	609d      	str	r5, [r3, #8]
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_1);
 8005b36:	689d      	ldr	r5, [r3, #8]
 8005b38:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005b3c:	609d      	str	r5, [r3, #8]
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |   
 8005b3e:	68da      	ldr	r2, [r3, #12]
 8005b40:	4011      	ands	r1, r2
 8005b42:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 8005b44:	695a      	ldr	r2, [r3, #20]
    CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8005b46:	4973      	ldr	r1, [pc, #460]	; (8005d14 <HAL_ADC_DeInit+0x2d4>)
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 8005b48:	403a      	ands	r2, r7
 8005b4a:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 | 
 8005b4c:	699a      	ldr	r2, [r3, #24]
 8005b4e:	f002 4278 	and.w	r2, r2, #4160749568	; 0xf8000000
 8005b52:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(hadc->Instance->TR1, ADC_TR1_HT1 | ADC_TR1_LT1);
 8005b54:	6a1d      	ldr	r5, [r3, #32]
 8005b56:	f005 25f0 	and.w	r5, r5, #4026593280	; 0xf000f000
 8005b5a:	621d      	str	r5, [r3, #32]
    CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 8005b5c:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8005b5e:	f005 25ff 	and.w	r5, r5, #4278255360	; 0xff00ff00
 8005b62:	625d      	str	r5, [r3, #36]	; 0x24
    CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 8005b64:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 8005b66:	f005 25ff 	and.w	r5, r5, #4278255360	; 0xff00ff00
 8005b6a:	629d      	str	r5, [r3, #40]	; 0x28
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 | 
 8005b6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b6e:	4010      	ands	r0, r2
 8005b70:	6318      	str	r0, [r3, #48]	; 0x30
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 8005b72:	6b5d      	ldr	r5, [r3, #52]	; 0x34
    CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8005b74:	4868      	ldr	r0, [pc, #416]	; (8005d18 <HAL_ADC_DeInit+0x2d8>)
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 8005b76:	4035      	ands	r5, r6
 8005b78:	635d      	str	r5, [r3, #52]	; 0x34
    CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 | 
 8005b7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b7c:	4032      	ands	r2, r6
 8005b7e:	639a      	str	r2, [r3, #56]	; 0x38
    CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8005b80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b82:	f422 62fb 	bic.w	r2, r2, #2008	; 0x7d8
 8005b86:	f022 0207 	bic.w	r2, r2, #7
 8005b8a:	63da      	str	r2, [r3, #60]	; 0x3c
    CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8005b8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005b8e:	400a      	ands	r2, r1
 8005b90:	661a      	str	r2, [r3, #96]	; 0x60
    CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 8005b92:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005b94:	400a      	ands	r2, r1
 8005b96:	665a      	str	r2, [r3, #100]	; 0x64
    CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 8005b98:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005b9a:	400a      	ands	r2, r1
 8005b9c:	669a      	str	r2, [r3, #104]	; 0x68
    CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 8005b9e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005ba0:	4011      	ands	r1, r2
 8005ba2:	66d9      	str	r1, [r3, #108]	; 0x6c
    CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8005ba4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8005ba8:	4002      	ands	r2, r0
 8005baa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 8005bae:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005bb2:	4002      	ands	r2, r0
 8005bb4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 8005bb8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005bbc:	4002      	ands	r2, r0
 8005bbe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8005bc2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005bc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
    CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8005bca:	f022 127f 	bic.w	r2, r2, #8323199	; 0x7f007f
 8005bce:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005bd2:	d066      	beq.n	8005ca2 <HAL_ADC_DeInit+0x262>
 8005bd4:	4a47      	ldr	r2, [pc, #284]	; (8005cf4 <HAL_ADC_DeInit+0x2b4>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d03a      	beq.n	8005c50 <HAL_ADC_DeInit+0x210>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005bda:	4947      	ldr	r1, [pc, #284]	; (8005cf8 <HAL_ADC_DeInit+0x2b8>)
 8005bdc:	428b      	cmp	r3, r1
 8005bde:	d063      	beq.n	8005ca8 <HAL_ADC_DeInit+0x268>
 8005be0:	4a46      	ldr	r2, [pc, #280]	; (8005cfc <HAL_ADC_DeInit+0x2bc>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d061      	beq.n	8005caa <HAL_ADC_DeInit+0x26a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 8005be6:	689a      	ldr	r2, [r3, #8]
 8005be8:	f002 0203 	and.w	r2, r2, #3
 8005bec:	2a01      	cmp	r2, #1
 8005bee:	d102      	bne.n	8005bf6 <HAL_ADC_DeInit+0x1b6>
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	07df      	lsls	r7, r3, #31
 8005bf4:	d43d      	bmi.n	8005c72 <HAL_ADC_DeInit+0x232>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005bf6:	4849      	ldr	r0, [pc, #292]	; (8005d1c <HAL_ADC_DeInit+0x2dc>)
 8005bf8:	e037      	b.n	8005c6a <HAL_ADC_DeInit+0x22a>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8005bfa:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005bfc:	f042 0202 	orr.w	r2, r2, #2
 8005c00:	6462      	str	r2, [r4, #68]	; 0x44
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8005c02:	689a      	ldr	r2, [r3, #8]
 8005c04:	f012 0f0c 	tst.w	r2, #12
 8005c08:	f43f af78 	beq.w	8005afc <HAL_ADC_DeInit+0xbc>
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8005c0c:	68da      	ldr	r2, [r3, #12]
 8005c0e:	0191      	lsls	r1, r2, #6
 8005c10:	f57f af57 	bpl.w	8005ac2 <HAL_ADC_DeInit+0x82>
 8005c14:	e74e      	b.n	8005ab4 <HAL_ADC_DeInit+0x74>
     return HAL_ERROR;
 8005c16:	2001      	movs	r0, #1
}
 8005c18:	4770      	bx	lr
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8005c1a:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8005c1c:	0790      	lsls	r0, r2, #30
 8005c1e:	f53f af5e 	bmi.w	8005ade <HAL_ADC_DeInit+0x9e>
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8005c22:	689a      	ldr	r2, [r3, #8]
 8005c24:	f042 0220 	orr.w	r2, r2, #32
 8005c28:	609a      	str	r2, [r3, #8]
 8005c2a:	e758      	b.n	8005ade <HAL_ADC_DeInit+0x9e>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	07d1      	lsls	r1, r2, #31
 8005c30:	f57f af6e 	bpl.w	8005b10 <HAL_ADC_DeInit+0xd0>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005c34:	689a      	ldr	r2, [r3, #8]
 8005c36:	f002 020d 	and.w	r2, r2, #13
 8005c3a:	2a01      	cmp	r2, #1
 8005c3c:	d050      	beq.n	8005ce0 <HAL_ADC_DeInit+0x2a0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005c40:	f043 0310 	orr.w	r3, r3, #16
 8005c44:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c46:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005c48:	f043 0301 	orr.w	r3, r3, #1
 8005c4c:	64a3      	str	r3, [r4, #72]	; 0x48
 8005c4e:	e017      	b.n	8005c80 <HAL_ADC_DeInit+0x240>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005c50:	4833      	ldr	r0, [pc, #204]	; (8005d20 <HAL_ADC_DeInit+0x2e0>)
 8005c52:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 8005c56:	689a      	ldr	r2, [r3, #8]
 8005c58:	f002 0203 	and.w	r2, r2, #3
 8005c5c:	2a01      	cmp	r2, #1
 8005c5e:	d02a      	beq.n	8005cb6 <HAL_ADC_DeInit+0x276>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET) )   )
 8005c60:	688b      	ldr	r3, [r1, #8]
 8005c62:	f003 0303 	and.w	r3, r3, #3
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d021      	beq.n	8005cae <HAL_ADC_DeInit+0x26e>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_CKMODE |
 8005c6a:	6882      	ldr	r2, [r0, #8]
 8005c6c:	4b2d      	ldr	r3, [pc, #180]	; (8005d24 <HAL_ADC_DeInit+0x2e4>)
 8005c6e:	4013      	ands	r3, r2
 8005c70:	6083      	str	r3, [r0, #8]
    HAL_ADC_MspDeInit(hadc);
 8005c72:	4620      	mov	r0, r4
 8005c74:	f7ff fc36 	bl	80054e4 <HAL_ADC_MspDeInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005c78:	2300      	movs	r3, #0
 8005c7a:	64a3      	str	r3, [r4, #72]	; 0x48
    hadc->State = HAL_ADC_STATE_RESET;
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8005c80:	2300      	movs	r3, #0
 8005c82:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8005c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c88:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005c8a:	f043 0310 	orr.w	r3, r3, #16
 8005c8e:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c90:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005c92:	f043 0301 	orr.w	r3, r3, #1
 8005c96:	64a3      	str	r3, [r4, #72]	; 0x48
  __HAL_UNLOCK(hadc);
 8005c98:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
 8005c9a:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8005c9c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8005ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ca2:	4914      	ldr	r1, [pc, #80]	; (8005cf4 <HAL_ADC_DeInit+0x2b4>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005ca4:	481e      	ldr	r0, [pc, #120]	; (8005d20 <HAL_ADC_DeInit+0x2e0>)
 8005ca6:	e7d6      	b.n	8005c56 <HAL_ADC_DeInit+0x216>
 8005ca8:	4914      	ldr	r1, [pc, #80]	; (8005cfc <HAL_ADC_DeInit+0x2bc>)
 8005caa:	481c      	ldr	r0, [pc, #112]	; (8005d1c <HAL_ADC_DeInit+0x2dc>)
 8005cac:	e7d3      	b.n	8005c56 <HAL_ADC_DeInit+0x216>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET) )   )
 8005cae:	680b      	ldr	r3, [r1, #0]
 8005cb0:	07dd      	lsls	r5, r3, #31
 8005cb2:	d4de      	bmi.n	8005c72 <HAL_ADC_DeInit+0x232>
 8005cb4:	e7d9      	b.n	8005c6a <HAL_ADC_DeInit+0x22a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	07de      	lsls	r6, r3, #31
 8005cba:	d4da      	bmi.n	8005c72 <HAL_ADC_DeInit+0x232>
 8005cbc:	e7d0      	b.n	8005c60 <HAL_ADC_DeInit+0x220>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	0652      	lsls	r2, r2, #25
 8005cc2:	d406      	bmi.n	8005cd2 <HAL_ADC_DeInit+0x292>
 8005cc4:	4a18      	ldr	r2, [pc, #96]	; (8005d28 <HAL_ADC_DeInit+0x2e8>)
 8005cc6:	e001      	b.n	8005ccc <HAL_ADC_DeInit+0x28c>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8005cc8:	3a01      	subs	r2, #1
 8005cca:	d0dd      	beq.n	8005c88 <HAL_ADC_DeInit+0x248>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8005ccc:	6819      	ldr	r1, [r3, #0]
 8005cce:	064f      	lsls	r7, r1, #25
 8005cd0:	d5fa      	bpl.n	8005cc8 <HAL_ADC_DeInit+0x288>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005cd2:	2240      	movs	r2, #64	; 0x40
 8005cd4:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005cd6:	689a      	ldr	r2, [r3, #8]
 8005cd8:	0756      	lsls	r6, r2, #29
 8005cda:	d431      	bmi.n	8005d40 <HAL_ADC_DeInit+0x300>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005cdc:	2504      	movs	r5, #4
 8005cde:	e6ff      	b.n	8005ae0 <HAL_ADC_DeInit+0xa0>
      __HAL_ADC_DISABLE(hadc);
 8005ce0:	689a      	ldr	r2, [r3, #8]
 8005ce2:	2103      	movs	r1, #3
 8005ce4:	f042 0202 	orr.w	r2, r2, #2
 8005ce8:	609a      	str	r2, [r3, #8]
 8005cea:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8005cec:	f7ff fbf0 	bl	80054d0 <HAL_GetTick>
 8005cf0:	4605      	mov	r5, r0
 8005cf2:	e020      	b.n	8005d36 <HAL_ADC_DeInit+0x2f6>
 8005cf4:	50000100 	.word	0x50000100
 8005cf8:	50000400 	.word	0x50000400
 8005cfc:	50000500 	.word	0x50000500
 8005d00:	08014ed4 	.word	0x08014ed4
 8005d04:	80008004 	.word	0x80008004
 8005d08:	c0000007 	.word	0xc0000007
 8005d0c:	e0820830 	.word	0xe0820830
 8005d10:	e0820820 	.word	0xe0820820
 8005d14:	03fff000 	.word	0x03fff000
 8005d18:	fff80000 	.word	0xfff80000
 8005d1c:	50000700 	.word	0x50000700
 8005d20:	50000300 	.word	0x50000300
 8005d24:	fe3c10e0 	.word	0xfe3c10e0
 8005d28:	00099400 	.word	0x00099400
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005d2c:	f7ff fbd0 	bl	80054d0 <HAL_GetTick>
 8005d30:	1b40      	subs	r0, r0, r5
 8005d32:	2802      	cmp	r0, #2
 8005d34:	d8a8      	bhi.n	8005c88 <HAL_ADC_DeInit+0x248>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005d36:	6823      	ldr	r3, [r4, #0]
 8005d38:	689a      	ldr	r2, [r3, #8]
 8005d3a:	07d2      	lsls	r2, r2, #31
 8005d3c:	d4f6      	bmi.n	8005d2c <HAL_ADC_DeInit+0x2ec>
 8005d3e:	e6e7      	b.n	8005b10 <HAL_ADC_DeInit+0xd0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8005d40:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005d42:	0791      	lsls	r1, r2, #30
 8005d44:	d4ca      	bmi.n	8005cdc <HAL_ADC_DeInit+0x29c>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8005d46:	689a      	ldr	r2, [r3, #8]
 8005d48:	f042 0210 	orr.w	r2, r2, #16
 8005d4c:	609a      	str	r2, [r3, #8]
 8005d4e:	e7c5      	b.n	8005cdc <HAL_ADC_DeInit+0x29c>

08005d50 <HAL_ADC_Start>:
{
 8005d50:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005d52:	6803      	ldr	r3, [r0, #0]
 8005d54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8005d58:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005d5a:	d010      	beq.n	8005d7e <HAL_ADC_Start+0x2e>
 8005d5c:	4a65      	ldr	r2, [pc, #404]	; (8005ef4 <HAL_ADC_Start+0x1a4>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d00d      	beq.n	8005d7e <HAL_ADC_Start+0x2e>
 8005d62:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d009      	beq.n	8005d7e <HAL_ADC_Start+0x2e>
 8005d6a:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d005      	beq.n	8005d7e <HAL_ADC_Start+0x2e>
 8005d72:	f240 41b9 	movw	r1, #1209	; 0x4b9
 8005d76:	4860      	ldr	r0, [pc, #384]	; (8005ef8 <HAL_ADC_Start+0x1a8>)
 8005d78:	f009 f934 	bl	800efe4 <assert_failed>
 8005d7c:	6823      	ldr	r3, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005d7e:	689a      	ldr	r2, [r3, #8]
 8005d80:	0750      	lsls	r0, r2, #29
 8005d82:	d41c      	bmi.n	8005dbe <HAL_ADC_Start+0x6e>
    __HAL_LOCK(hadc);
 8005d84:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8005d88:	2a01      	cmp	r2, #1
 8005d8a:	d018      	beq.n	8005dbe <HAL_ADC_Start+0x6e>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005d8c:	689a      	ldr	r2, [r3, #8]
    __HAL_LOCK(hadc);
 8005d8e:	2101      	movs	r1, #1
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005d90:	f002 0203 	and.w	r2, r2, #3
 8005d94:	428a      	cmp	r2, r1
    __HAL_LOCK(hadc);
 8005d96:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005d9a:	d012      	beq.n	8005dc2 <HAL_ADC_Start+0x72>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005d9c:	6899      	ldr	r1, [r3, #8]
 8005d9e:	4a57      	ldr	r2, [pc, #348]	; (8005efc <HAL_ADC_Start+0x1ac>)
 8005da0:	4211      	tst	r1, r2
 8005da2:	d068      	beq.n	8005e76 <HAL_ADC_Start+0x126>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005da4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005da6:	f043 0310 	orr.w	r3, r3, #16
 8005daa:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005dac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005dae:	f043 0301 	orr.w	r3, r3, #1
 8005db2:	64a3      	str	r3, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 8005db4:	2300      	movs	r3, #0
 8005db6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005dba:	2001      	movs	r0, #1
}
 8005dbc:	bd38      	pop	{r3, r4, r5, pc}
    tmp_hal_status = HAL_BUSY;
 8005dbe:	2002      	movs	r0, #2
}
 8005dc0:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	07d1      	lsls	r1, r2, #31
 8005dc6:	d5e9      	bpl.n	8005d9c <HAL_ADC_Start+0x4c>
      ADC_STATE_CLR_SET(hadc->State,
 8005dc8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005dca:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8005dce:	f022 0201 	bic.w	r2, r2, #1
 8005dd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005dd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      ADC_STATE_CLR_SET(hadc->State,
 8005dda:	6462      	str	r2, [r4, #68]	; 0x44
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005ddc:	d012      	beq.n	8005e04 <HAL_ADC_Start+0xb4>
 8005dde:	4a45      	ldr	r2, [pc, #276]	; (8005ef4 <HAL_ADC_Start+0x1a4>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d075      	beq.n	8005ed0 <HAL_ADC_Start+0x180>
 8005de4:	4a46      	ldr	r2, [pc, #280]	; (8005f00 <HAL_ADC_Start+0x1b0>)
 8005de6:	6892      	ldr	r2, [r2, #8]
 8005de8:	06d1      	lsls	r1, r2, #27
 8005dea:	d00d      	beq.n	8005e08 <HAL_ADC_Start+0xb8>
 8005dec:	4945      	ldr	r1, [pc, #276]	; (8005f04 <HAL_ADC_Start+0x1b4>)
 8005dee:	428b      	cmp	r3, r1
 8005df0:	d00a      	beq.n	8005e08 <HAL_ADC_Start+0xb8>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005df2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005df4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005df8:	6462      	str	r2, [r4, #68]	; 0x44
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005dfa:	68ca      	ldr	r2, [r1, #12]
 8005dfc:	f3c2 6240 	ubfx	r2, r2, #25, #1
 8005e00:	b17a      	cbz	r2, 8005e22 <HAL_ADC_Start+0xd2>
 8005e02:	e008      	b.n	8005e16 <HAL_ADC_Start+0xc6>
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005e04:	4a40      	ldr	r2, [pc, #256]	; (8005f08 <HAL_ADC_Start+0x1b8>)
 8005e06:	6892      	ldr	r2, [r2, #8]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005e08:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005e0a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8005e0e:	6462      	str	r2, [r4, #68]	; 0x44
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8005e10:	68da      	ldr	r2, [r3, #12]
 8005e12:	0192      	lsls	r2, r2, #6
 8005e14:	d505      	bpl.n	8005e22 <HAL_ADC_Start+0xd2>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005e16:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005e18:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005e1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e20:	6462      	str	r2, [r4, #68]	; 0x44
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005e22:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005e24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005e28:	bf1c      	itt	ne
 8005e2a:	6ca2      	ldrne	r2, [r4, #72]	; 0x48
 8005e2c:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8005e30:	64a2      	str	r2, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 8005e32:	2000      	movs	r0, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005e34:	221c      	movs	r2, #28
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005e36:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      __HAL_UNLOCK(hadc);
 8005e3a:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005e3e:	601a      	str	r2, [r3, #0]
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005e40:	d02b      	beq.n	8005e9a <HAL_ADC_Start+0x14a>
 8005e42:	4a2c      	ldr	r2, [pc, #176]	; (8005ef4 <HAL_ADC_Start+0x1a4>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d033      	beq.n	8005eb0 <HAL_ADC_Start+0x160>
 8005e48:	4a2d      	ldr	r2, [pc, #180]	; (8005f00 <HAL_ADC_Start+0x1b0>)
 8005e4a:	6891      	ldr	r1, [r2, #8]
 8005e4c:	06cc      	lsls	r4, r1, #27
 8005e4e:	d00c      	beq.n	8005e6a <HAL_ADC_Start+0x11a>
 8005e50:	6891      	ldr	r1, [r2, #8]
 8005e52:	f001 011f 	and.w	r1, r1, #31
 8005e56:	2905      	cmp	r1, #5
 8005e58:	d007      	beq.n	8005e6a <HAL_ADC_Start+0x11a>
 8005e5a:	6892      	ldr	r2, [r2, #8]
 8005e5c:	f002 021f 	and.w	r2, r2, #31
 8005e60:	2a09      	cmp	r2, #9
 8005e62:	d002      	beq.n	8005e6a <HAL_ADC_Start+0x11a>
 8005e64:	4a27      	ldr	r2, [pc, #156]	; (8005f04 <HAL_ADC_Start+0x1b4>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d1a8      	bne.n	8005dbc <HAL_ADC_Start+0x6c>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8005e6a:	689a      	ldr	r2, [r3, #8]
 8005e6c:	f042 0204 	orr.w	r2, r2, #4
 8005e70:	609a      	str	r2, [r3, #8]
    tmp_hal_status = ADC_Enable(hadc);
 8005e72:	2000      	movs	r0, #0
}
 8005e74:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8005e76:	689a      	ldr	r2, [r3, #8]
 8005e78:	f042 0201 	orr.w	r2, r2, #1
 8005e7c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8005e7e:	f7ff fb27 	bl	80054d0 <HAL_GetTick>
 8005e82:	4605      	mov	r5, r0
 8005e84:	e004      	b.n	8005e90 <HAL_ADC_Start+0x140>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005e86:	f7ff fb23 	bl	80054d0 <HAL_GetTick>
 8005e8a:	1b40      	subs	r0, r0, r5
 8005e8c:	2802      	cmp	r0, #2
 8005e8e:	d889      	bhi.n	8005da4 <HAL_ADC_Start+0x54>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	07d2      	lsls	r2, r2, #31
 8005e96:	d5f6      	bpl.n	8005e86 <HAL_ADC_Start+0x136>
 8005e98:	e796      	b.n	8005dc8 <HAL_ADC_Start+0x78>
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005e9a:	4a1b      	ldr	r2, [pc, #108]	; (8005f08 <HAL_ADC_Start+0x1b8>)
 8005e9c:	6891      	ldr	r1, [r2, #8]
 8005e9e:	06c9      	lsls	r1, r1, #27
 8005ea0:	d0e3      	beq.n	8005e6a <HAL_ADC_Start+0x11a>
 8005ea2:	6891      	ldr	r1, [r2, #8]
 8005ea4:	f001 011f 	and.w	r1, r1, #31
 8005ea8:	2905      	cmp	r1, #5
 8005eaa:	d0de      	beq.n	8005e6a <HAL_ADC_Start+0x11a>
 8005eac:	6892      	ldr	r2, [r2, #8]
 8005eae:	e7dc      	b.n	8005e6a <HAL_ADC_Start+0x11a>
 8005eb0:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8005eb4:	6891      	ldr	r1, [r2, #8]
 8005eb6:	06cd      	lsls	r5, r1, #27
 8005eb8:	d0d7      	beq.n	8005e6a <HAL_ADC_Start+0x11a>
 8005eba:	6891      	ldr	r1, [r2, #8]
 8005ebc:	f001 011f 	and.w	r1, r1, #31
 8005ec0:	2905      	cmp	r1, #5
 8005ec2:	d0d2      	beq.n	8005e6a <HAL_ADC_Start+0x11a>
 8005ec4:	6892      	ldr	r2, [r2, #8]
 8005ec6:	f002 021f 	and.w	r2, r2, #31
 8005eca:	2a09      	cmp	r2, #9
 8005ecc:	d0cd      	beq.n	8005e6a <HAL_ADC_Start+0x11a>
}
 8005ece:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005ed0:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8005ed4:	6892      	ldr	r2, [r2, #8]
 8005ed6:	06d0      	lsls	r0, r2, #27
 8005ed8:	d096      	beq.n	8005e08 <HAL_ADC_Start+0xb8>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005eda:	6c62      	ldr	r2, [r4, #68]	; 0x44
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005edc:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005ee0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005ee4:	6462      	str	r2, [r4, #68]	; 0x44
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005ee6:	68ca      	ldr	r2, [r1, #12]
 8005ee8:	f3c2 6240 	ubfx	r2, r2, #25, #1
 8005eec:	2a00      	cmp	r2, #0
 8005eee:	d098      	beq.n	8005e22 <HAL_ADC_Start+0xd2>
 8005ef0:	e791      	b.n	8005e16 <HAL_ADC_Start+0xc6>
 8005ef2:	bf00      	nop
 8005ef4:	50000100 	.word	0x50000100
 8005ef8:	08014ed4 	.word	0x08014ed4
 8005efc:	8000003f 	.word	0x8000003f
 8005f00:	50000700 	.word	0x50000700
 8005f04:	50000400 	.word	0x50000400
 8005f08:	50000300 	.word	0x50000300

08005f0c <HAL_ADC_Start_DMA>:
{
 8005f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f0e:	460e      	mov	r6, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005f10:	6801      	ldr	r1, [r0, #0]
 8005f12:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
{
 8005f16:	4604      	mov	r4, r0
 8005f18:	4617      	mov	r7, r2
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005f1a:	d010      	beq.n	8005f3e <HAL_ADC_Start_DMA+0x32>
 8005f1c:	4b62      	ldr	r3, [pc, #392]	; (80060a8 <HAL_ADC_Start_DMA+0x19c>)
 8005f1e:	4299      	cmp	r1, r3
 8005f20:	d00d      	beq.n	8005f3e <HAL_ADC_Start_DMA+0x32>
 8005f22:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005f26:	4299      	cmp	r1, r3
 8005f28:	d009      	beq.n	8005f3e <HAL_ADC_Start_DMA+0x32>
 8005f2a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005f2e:	4299      	cmp	r1, r3
 8005f30:	d005      	beq.n	8005f3e <HAL_ADC_Start_DMA+0x32>
 8005f32:	f640 1128 	movw	r1, #2344	; 0x928
 8005f36:	485d      	ldr	r0, [pc, #372]	; (80060ac <HAL_ADC_Start_DMA+0x1a0>)
 8005f38:	f009 f854 	bl	800efe4 <assert_failed>
 8005f3c:	6821      	ldr	r1, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005f3e:	688b      	ldr	r3, [r1, #8]
 8005f40:	0758      	lsls	r0, r3, #29
 8005f42:	d434      	bmi.n	8005fae <HAL_ADC_Start_DMA+0xa2>
    __HAL_LOCK(hadc);
 8005f44:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d030      	beq.n	8005fae <HAL_ADC_Start_DMA+0xa2>
 8005f4c:	2301      	movs	r3, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8005f4e:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
    __HAL_LOCK(hadc);
 8005f52:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8005f56:	d00f      	beq.n	8005f78 <HAL_ADC_Start_DMA+0x6c>
 8005f58:	4b53      	ldr	r3, [pc, #332]	; (80060a8 <HAL_ADC_Start_DMA+0x19c>)
 8005f5a:	4299      	cmp	r1, r3
 8005f5c:	d00c      	beq.n	8005f78 <HAL_ADC_Start_DMA+0x6c>
 8005f5e:	4b54      	ldr	r3, [pc, #336]	; (80060b0 <HAL_ADC_Start_DMA+0x1a4>)
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	f013 0f1f 	tst.w	r3, #31
 8005f66:	bf0c      	ite	eq
 8005f68:	2301      	moveq	r3, #1
 8005f6a:	2300      	movne	r3, #0
 8005f6c:	b96b      	cbnz	r3, 8005f8a <HAL_ADC_Start_DMA+0x7e>
        __HAL_UNLOCK(hadc);
 8005f6e:	2300      	movs	r3, #0
 8005f70:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005f74:	2001      	movs	r0, #1
}
 8005f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8005f78:	4b4e      	ldr	r3, [pc, #312]	; (80060b4 <HAL_ADC_Start_DMA+0x1a8>)
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	f013 0f1f 	tst.w	r3, #31
 8005f80:	bf0c      	ite	eq
 8005f82:	2301      	moveq	r3, #1
 8005f84:	2300      	movne	r3, #0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d0f1      	beq.n	8005f6e <HAL_ADC_Start_DMA+0x62>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005f8a:	688b      	ldr	r3, [r1, #8]
 8005f8c:	f003 0303 	and.w	r3, r3, #3
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d00e      	beq.n	8005fb2 <HAL_ADC_Start_DMA+0xa6>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005f94:	688a      	ldr	r2, [r1, #8]
 8005f96:	4b48      	ldr	r3, [pc, #288]	; (80060b8 <HAL_ADC_Start_DMA+0x1ac>)
 8005f98:	421a      	tst	r2, r3
 8005f9a:	d05a      	beq.n	8006052 <HAL_ADC_Start_DMA+0x146>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f9c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005f9e:	f043 0310 	orr.w	r3, r3, #16
 8005fa2:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fa4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005fa6:	f043 0301 	orr.w	r3, r3, #1
 8005faa:	64a3      	str	r3, [r4, #72]	; 0x48
 8005fac:	e7df      	b.n	8005f6e <HAL_ADC_Start_DMA+0x62>
    tmp_hal_status = HAL_BUSY;
 8005fae:	2002      	movs	r0, #2
}
 8005fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005fb2:	680b      	ldr	r3, [r1, #0]
 8005fb4:	07da      	lsls	r2, r3, #31
 8005fb6:	d5ed      	bpl.n	8005f94 <HAL_ADC_Start_DMA+0x88>
        ADC_STATE_CLR_SET(hadc->State,
 8005fb8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005fba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005fbe:	f023 0301 	bic.w	r3, r3, #1
 8005fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005fc6:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
        ADC_STATE_CLR_SET(hadc->State,
 8005fca:	6463      	str	r3, [r4, #68]	; 0x44
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005fcc:	d062      	beq.n	8006094 <HAL_ADC_Start_DMA+0x188>
 8005fce:	4b36      	ldr	r3, [pc, #216]	; (80060a8 <HAL_ADC_Start_DMA+0x19c>)
 8005fd0:	4299      	cmp	r1, r3
 8005fd2:	d050      	beq.n	8006076 <HAL_ADC_Start_DMA+0x16a>
 8005fd4:	4b36      	ldr	r3, [pc, #216]	; (80060b0 <HAL_ADC_Start_DMA+0x1a4>)
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	06da      	lsls	r2, r3, #27
 8005fda:	d05d      	beq.n	8006098 <HAL_ADC_Start_DMA+0x18c>
 8005fdc:	4a37      	ldr	r2, [pc, #220]	; (80060bc <HAL_ADC_Start_DMA+0x1b0>)
 8005fde:	4291      	cmp	r1, r2
 8005fe0:	d05a      	beq.n	8006098 <HAL_ADC_Start_DMA+0x18c>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005fe2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005fe4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005fe8:	6463      	str	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005fea:	68d3      	ldr	r3, [r2, #12]
 8005fec:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8005ff0:	b12b      	cbz	r3, 8005ffe <HAL_ADC_Start_DMA+0xf2>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005ff2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005ff4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005ff8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005ffc:	6463      	str	r3, [r4, #68]	; 0x44
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005ffe:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006000:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006002:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 80060c8 <HAL_ADC_Start_DMA+0x1bc>
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006006:	4a2e      	ldr	r2, [pc, #184]	; (80060c0 <HAL_ADC_Start_DMA+0x1b4>)
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006008:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800600c:	bf1c      	itt	ne
 800600e:	6ca3      	ldrne	r3, [r4, #72]	; 0x48
 8006010:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8006014:	64a3      	str	r3, [r4, #72]	; 0x48
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006016:	4b2b      	ldr	r3, [pc, #172]	; (80060c4 <HAL_ADC_Start_DMA+0x1b8>)
        __HAL_UNLOCK(hadc);
 8006018:	2500      	movs	r5, #0
 800601a:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800601e:	e9c0 c30a 	strd	ip, r3, [r0, #40]	; 0x28
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006022:	231c      	movs	r3, #28
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006024:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006026:	600b      	str	r3, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006028:	684b      	ldr	r3, [r1, #4]
 800602a:	f043 0310 	orr.w	r3, r3, #16
 800602e:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006030:	68cb      	ldr	r3, [r1, #12]
 8006032:	f043 0c01 	orr.w	ip, r3, #1
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006036:	4632      	mov	r2, r6
 8006038:	463b      	mov	r3, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800603a:	f8c1 c00c 	str.w	ip, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800603e:	3140      	adds	r1, #64	; 0x40
 8006040:	f001 fa12 	bl	8007468 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8006044:	6822      	ldr	r2, [r4, #0]
 8006046:	6893      	ldr	r3, [r2, #8]
 8006048:	f043 0304 	orr.w	r3, r3, #4
      tmp_hal_status = ADC_Enable(hadc);
 800604c:	4628      	mov	r0, r5
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800604e:	6093      	str	r3, [r2, #8]
}
 8006050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_ADC_ENABLE(hadc);
 8006052:	688b      	ldr	r3, [r1, #8]
 8006054:	f043 0301 	orr.w	r3, r3, #1
 8006058:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();  
 800605a:	f7ff fa39 	bl	80054d0 <HAL_GetTick>
 800605e:	4605      	mov	r5, r0
 8006060:	e004      	b.n	800606c <HAL_ADC_Start_DMA+0x160>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006062:	f7ff fa35 	bl	80054d0 <HAL_GetTick>
 8006066:	1b40      	subs	r0, r0, r5
 8006068:	2802      	cmp	r0, #2
 800606a:	d897      	bhi.n	8005f9c <HAL_ADC_Start_DMA+0x90>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800606c:	6821      	ldr	r1, [r4, #0]
 800606e:	680b      	ldr	r3, [r1, #0]
 8006070:	07db      	lsls	r3, r3, #31
 8006072:	d5f6      	bpl.n	8006062 <HAL_ADC_Start_DMA+0x156>
 8006074:	e7a0      	b.n	8005fb8 <HAL_ADC_Start_DMA+0xac>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8006076:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	06d8      	lsls	r0, r3, #27
 800607e:	d00b      	beq.n	8006098 <HAL_ADC_Start_DMA+0x18c>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006080:	6c63      	ldr	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8006082:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006086:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800608a:	6463      	str	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800608c:	68d3      	ldr	r3, [r2, #12]
 800608e:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8006092:	e7ad      	b.n	8005ff0 <HAL_ADC_Start_DMA+0xe4>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8006094:	4b07      	ldr	r3, [pc, #28]	; (80060b4 <HAL_ADC_Start_DMA+0x1a8>)
 8006096:	689b      	ldr	r3, [r3, #8]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006098:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800609a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800609e:	6463      	str	r3, [r4, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80060a0:	68cb      	ldr	r3, [r1, #12]
 80060a2:	019b      	lsls	r3, r3, #6
 80060a4:	d5ab      	bpl.n	8005ffe <HAL_ADC_Start_DMA+0xf2>
 80060a6:	e7a4      	b.n	8005ff2 <HAL_ADC_Start_DMA+0xe6>
 80060a8:	50000100 	.word	0x50000100
 80060ac:	08014ed4 	.word	0x08014ed4
 80060b0:	50000700 	.word	0x50000700
 80060b4:	50000300 	.word	0x50000300
 80060b8:	8000003f 	.word	0x8000003f
 80060bc:	50000400 	.word	0x50000400
 80060c0:	080054f5 	.word	0x080054f5
 80060c4:	0800550d 	.word	0x0800550d
 80060c8:	08005515 	.word	0x08005515

080060cc <HAL_ADC_Stop_DMA>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80060cc:	6803      	ldr	r3, [r0, #0]
 80060ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{  
 80060d2:	b570      	push	{r4, r5, r6, lr}
 80060d4:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80060d6:	d00f      	beq.n	80060f8 <HAL_ADC_Stop_DMA+0x2c>
 80060d8:	4a7c      	ldr	r2, [pc, #496]	; (80062cc <HAL_ADC_Stop_DMA+0x200>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d00c      	beq.n	80060f8 <HAL_ADC_Stop_DMA+0x2c>
 80060de:	f502 7240 	add.w	r2, r2, #768	; 0x300
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d008      	beq.n	80060f8 <HAL_ADC_Stop_DMA+0x2c>
 80060e6:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d004      	beq.n	80060f8 <HAL_ADC_Stop_DMA+0x2c>
 80060ee:	f640 2137 	movw	r1, #2615	; 0xa37
 80060f2:	4877      	ldr	r0, [pc, #476]	; (80062d0 <HAL_ADC_Stop_DMA+0x204>)
 80060f4:	f008 ff76 	bl	800efe4 <assert_failed>
  __HAL_LOCK(hadc);
 80060f8:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d060      	beq.n	80061c2 <HAL_ADC_Stop_DMA+0xf6>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8006100:	6823      	ldr	r3, [r4, #0]
  __HAL_LOCK(hadc);
 8006102:	2201      	movs	r2, #1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8006104:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 8006108:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800610c:	d010      	beq.n	8006130 <HAL_ADC_Stop_DMA+0x64>
 800610e:	4a6f      	ldr	r2, [pc, #444]	; (80062cc <HAL_ADC_Stop_DMA+0x200>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d00d      	beq.n	8006130 <HAL_ADC_Stop_DMA+0x64>
 8006114:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8006118:	4293      	cmp	r3, r2
 800611a:	d009      	beq.n	8006130 <HAL_ADC_Stop_DMA+0x64>
 800611c:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006120:	4293      	cmp	r3, r2
 8006122:	d005      	beq.n	8006130 <HAL_ADC_Stop_DMA+0x64>
 8006124:	f641 415d 	movw	r1, #7261	; 0x1c5d
 8006128:	4869      	ldr	r0, [pc, #420]	; (80062d0 <HAL_ADC_Stop_DMA+0x204>)
 800612a:	f008 ff5b 	bl	800efe4 <assert_failed>
 800612e:	6823      	ldr	r3, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8006130:	689a      	ldr	r2, [r3, #8]
 8006132:	f012 0f0c 	tst.w	r2, #12
 8006136:	d024      	beq.n	8006182 <HAL_ADC_Stop_DMA+0xb6>
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8006138:	68da      	ldr	r2, [r3, #12]
 800613a:	0195      	lsls	r5, r2, #6
 800613c:	d506      	bpl.n	800614c <HAL_ADC_Stop_DMA+0x80>
 800613e:	69e2      	ldr	r2, [r4, #28]
 8006140:	2a01      	cmp	r2, #1
 8006142:	d103      	bne.n	800614c <HAL_ADC_Stop_DMA+0x80>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8006144:	69a2      	ldr	r2, [r4, #24]
 8006146:	2a01      	cmp	r2, #1
 8006148:	f000 8081 	beq.w	800624e <HAL_ADC_Stop_DMA+0x182>
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800614c:	689a      	ldr	r2, [r3, #8]
 800614e:	0750      	lsls	r0, r2, #29
 8006150:	d506      	bpl.n	8006160 <HAL_ADC_Stop_DMA+0x94>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8006152:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8006154:	0792      	lsls	r2, r2, #30
 8006156:	d403      	bmi.n	8006160 <HAL_ADC_Stop_DMA+0x94>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8006158:	689a      	ldr	r2, [r3, #8]
 800615a:	f042 0210 	orr.w	r2, r2, #16
 800615e:	609a      	str	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8006160:	689a      	ldr	r2, [r3, #8]
 8006162:	0716      	lsls	r6, r2, #28
 8006164:	d430      	bmi.n	80061c8 <HAL_ADC_Stop_DMA+0xfc>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006166:	250c      	movs	r5, #12
    tickstart = HAL_GetTick();
 8006168:	f7ff f9b2 	bl	80054d0 <HAL_GetTick>
 800616c:	4606      	mov	r6, r0
 800616e:	e004      	b.n	800617a <HAL_ADC_Stop_DMA+0xae>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006170:	f7ff f9ae 	bl	80054d0 <HAL_GetTick>
 8006174:	1b80      	subs	r0, r0, r6
 8006176:	280b      	cmp	r0, #11
 8006178:	d85f      	bhi.n	800623a <HAL_ADC_Stop_DMA+0x16e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800617a:	6823      	ldr	r3, [r4, #0]
 800617c:	689a      	ldr	r2, [r3, #8]
 800617e:	422a      	tst	r2, r5
 8006180:	d1f6      	bne.n	8006170 <HAL_ADC_Stop_DMA+0xa4>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006182:	68da      	ldr	r2, [r3, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8006184:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006186:	f022 0201 	bic.w	r2, r2, #1
 800618a:	60da      	str	r2, [r3, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 800618c:	f001 f9c6 	bl	800751c <HAL_DMA_Abort>
    if (tmp_hal_status != HAL_OK)
 8006190:	4605      	mov	r5, r0
 8006192:	bb08      	cbnz	r0, 80061d8 <HAL_ADC_Stop_DMA+0x10c>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	685a      	ldr	r2, [r3, #4]
 8006198:	f022 0210 	bic.w	r2, r2, #16
 800619c:	605a      	str	r2, [r3, #4]
  if (ADC_IS_ENABLE(hadc) != RESET )
 800619e:	689a      	ldr	r2, [r3, #8]
 80061a0:	f002 0203 	and.w	r2, r2, #3
 80061a4:	2a01      	cmp	r2, #1
 80061a6:	d063      	beq.n	8006270 <HAL_ADC_Stop_DMA+0x1a4>
      ADC_STATE_CLR_SET(hadc->State,
 80061a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80061aa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80061ae:	f023 0301 	bic.w	r3, r3, #1
 80061b2:	f043 0301 	orr.w	r3, r3, #1
 80061b6:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 80061b8:	2300      	movs	r3, #0
 80061ba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 80061be:	4628      	mov	r0, r5
 80061c0:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 80061c2:	2502      	movs	r5, #2
}
 80061c4:	4628      	mov	r0, r5
 80061c6:	bd70      	pop	{r4, r5, r6, pc}
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80061c8:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80061ca:	0795      	lsls	r5, r2, #30
 80061cc:	d4cb      	bmi.n	8006166 <HAL_ADC_Stop_DMA+0x9a>
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80061ce:	689a      	ldr	r2, [r3, #8]
 80061d0:	f042 0220 	orr.w	r2, r2, #32
 80061d4:	609a      	str	r2, [r3, #8]
 80061d6:	e7c6      	b.n	8006166 <HAL_ADC_Stop_DMA+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 80061d8:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80061da:	6823      	ldr	r3, [r4, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 80061dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061e0:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	f022 0210 	bic.w	r2, r2, #16
 80061e8:	605a      	str	r2, [r3, #4]
  if (ADC_IS_ENABLE(hadc) != RESET )
 80061ea:	689a      	ldr	r2, [r3, #8]
 80061ec:	f002 0203 	and.w	r2, r2, #3
 80061f0:	2a01      	cmp	r2, #1
 80061f2:	d1e1      	bne.n	80061b8 <HAL_ADC_Stop_DMA+0xec>
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	07d2      	lsls	r2, r2, #31
 80061f8:	d5de      	bpl.n	80061b8 <HAL_ADC_Stop_DMA+0xec>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80061fa:	689a      	ldr	r2, [r3, #8]
 80061fc:	f002 020d 	and.w	r2, r2, #13
 8006200:	2a01      	cmp	r2, #1
 8006202:	d047      	beq.n	8006294 <HAL_ADC_Stop_DMA+0x1c8>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006204:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006206:	f043 0310 	orr.w	r3, r3, #16
 800620a:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800620c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800620e:	f043 0301 	orr.w	r3, r3, #1
 8006212:	64a3      	str	r3, [r4, #72]	; 0x48
 8006214:	e7d0      	b.n	80061b8 <HAL_ADC_Stop_DMA+0xec>
      __HAL_ADC_DISABLE(hadc);
 8006216:	689a      	ldr	r2, [r3, #8]
 8006218:	2103      	movs	r1, #3
 800621a:	f042 0202 	orr.w	r2, r2, #2
 800621e:	609a      	str	r2, [r3, #8]
 8006220:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8006222:	f7ff f955 	bl	80054d0 <HAL_GetTick>
 8006226:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8006228:	6823      	ldr	r3, [r4, #0]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	07d9      	lsls	r1, r3, #31
 800622e:	d5bb      	bpl.n	80061a8 <HAL_ADC_Stop_DMA+0xdc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006230:	f7ff f94e 	bl	80054d0 <HAL_GetTick>
 8006234:	1b80      	subs	r0, r0, r6
 8006236:	2802      	cmp	r0, #2
 8006238:	d9f6      	bls.n	8006228 <HAL_ADC_Stop_DMA+0x15c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800623a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800623c:	f043 0310 	orr.w	r3, r3, #16
 8006240:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006242:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006244:	f043 0301 	orr.w	r3, r3, #1
 8006248:	64a3      	str	r3, [r4, #72]	; 0x48
 800624a:	2501      	movs	r5, #1
 800624c:	e7b4      	b.n	80061b8 <HAL_ADC_Stop_DMA+0xec>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	0650      	lsls	r0, r2, #25
 8006252:	d406      	bmi.n	8006262 <HAL_ADC_Stop_DMA+0x196>
 8006254:	4a1f      	ldr	r2, [pc, #124]	; (80062d4 <HAL_ADC_Stop_DMA+0x208>)
 8006256:	e001      	b.n	800625c <HAL_ADC_Stop_DMA+0x190>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8006258:	3a01      	subs	r2, #1
 800625a:	d0ee      	beq.n	800623a <HAL_ADC_Stop_DMA+0x16e>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800625c:	6819      	ldr	r1, [r3, #0]
 800625e:	0649      	lsls	r1, r1, #25
 8006260:	d5fa      	bpl.n	8006258 <HAL_ADC_Stop_DMA+0x18c>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006262:	2240      	movs	r2, #64	; 0x40
 8006264:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8006266:	689a      	ldr	r2, [r3, #8]
 8006268:	0752      	lsls	r2, r2, #29
 800626a:	d427      	bmi.n	80062bc <HAL_ADC_Stop_DMA+0x1f0>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800626c:	2504      	movs	r5, #4
 800626e:	e77b      	b.n	8006168 <HAL_ADC_Stop_DMA+0x9c>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8006270:	6819      	ldr	r1, [r3, #0]
 8006272:	07c8      	lsls	r0, r1, #31
 8006274:	d598      	bpl.n	80061a8 <HAL_ADC_Stop_DMA+0xdc>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8006276:	6899      	ldr	r1, [r3, #8]
 8006278:	f001 010d 	and.w	r1, r1, #13
 800627c:	2901      	cmp	r1, #1
 800627e:	d0ca      	beq.n	8006216 <HAL_ADC_Stop_DMA+0x14a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006280:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006282:	f043 0310 	orr.w	r3, r3, #16
 8006286:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006288:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800628a:	f043 0301 	orr.w	r3, r3, #1
      return HAL_ERROR;
 800628e:	4615      	mov	r5, r2
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006290:	64a3      	str	r3, [r4, #72]	; 0x48
 8006292:	e791      	b.n	80061b8 <HAL_ADC_Stop_DMA+0xec>
      __HAL_ADC_DISABLE(hadc);
 8006294:	689a      	ldr	r2, [r3, #8]
 8006296:	2103      	movs	r1, #3
 8006298:	f042 0202 	orr.w	r2, r2, #2
 800629c:	609a      	str	r2, [r3, #8]
 800629e:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80062a0:	f7ff f916 	bl	80054d0 <HAL_GetTick>
 80062a4:	4606      	mov	r6, r0
 80062a6:	e004      	b.n	80062b2 <HAL_ADC_Stop_DMA+0x1e6>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80062a8:	f7ff f912 	bl	80054d0 <HAL_GetTick>
 80062ac:	1b80      	subs	r0, r0, r6
 80062ae:	2802      	cmp	r0, #2
 80062b0:	d8a8      	bhi.n	8006204 <HAL_ADC_Stop_DMA+0x138>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80062b2:	6823      	ldr	r3, [r4, #0]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	07db      	lsls	r3, r3, #31
 80062b8:	d4f6      	bmi.n	80062a8 <HAL_ADC_Stop_DMA+0x1dc>
 80062ba:	e77d      	b.n	80061b8 <HAL_ADC_Stop_DMA+0xec>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80062bc:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80062be:	0791      	lsls	r1, r2, #30
 80062c0:	d4d4      	bmi.n	800626c <HAL_ADC_Stop_DMA+0x1a0>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80062c2:	689a      	ldr	r2, [r3, #8]
 80062c4:	f042 0210 	orr.w	r2, r2, #16
 80062c8:	609a      	str	r2, [r3, #8]
 80062ca:	e7cf      	b.n	800626c <HAL_ADC_Stop_DMA+0x1a0>
 80062cc:	50000100 	.word	0x50000100
 80062d0:	08014ed4 	.word	0x08014ed4
 80062d4:	00099400 	.word	0x00099400

080062d8 <HAL_ADCEx_Calibration_Start>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80062d8:	6803      	ldr	r3, [r0, #0]
 80062da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 80062de:	b570      	push	{r4, r5, r6, lr}
 80062e0:	4604      	mov	r4, r0
 80062e2:	460d      	mov	r5, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80062e4:	d00f      	beq.n	8006306 <HAL_ADCEx_Calibration_Start+0x2e>
 80062e6:	4a44      	ldr	r2, [pc, #272]	; (80063f8 <HAL_ADCEx_Calibration_Start+0x120>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d00c      	beq.n	8006306 <HAL_ADCEx_Calibration_Start+0x2e>
 80062ec:	f502 7240 	add.w	r2, r2, #768	; 0x300
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d008      	beq.n	8006306 <HAL_ADCEx_Calibration_Start+0x2e>
 80062f4:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d004      	beq.n	8006306 <HAL_ADCEx_Calibration_Start+0x2e>
 80062fc:	f640 41b3 	movw	r1, #3251	; 0xcb3
 8006300:	483e      	ldr	r0, [pc, #248]	; (80063fc <HAL_ADCEx_Calibration_Start+0x124>)
 8006302:	f008 fe6f 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));
 8006306:	2d01      	cmp	r5, #1
 8006308:	d904      	bls.n	8006314 <HAL_ADCEx_Calibration_Start+0x3c>
 800630a:	f640 41b4 	movw	r1, #3252	; 0xcb4
 800630e:	483b      	ldr	r0, [pc, #236]	; (80063fc <HAL_ADCEx_Calibration_Start+0x124>)
 8006310:	f008 fe68 	bl	800efe4 <assert_failed>
  __HAL_LOCK(hadc);
 8006314:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8006318:	2b01      	cmp	r3, #1
 800631a:	d041      	beq.n	80063a0 <HAL_ADCEx_Calibration_Start+0xc8>
  if (ADC_IS_ENABLE(hadc) != RESET )
 800631c:	6823      	ldr	r3, [r4, #0]
 800631e:	6898      	ldr	r0, [r3, #8]
  __HAL_LOCK(hadc);
 8006320:	2201      	movs	r2, #1
  if (ADC_IS_ENABLE(hadc) != RESET )
 8006322:	f000 0003 	and.w	r0, r0, #3
 8006326:	4290      	cmp	r0, r2
  __HAL_LOCK(hadc);
 8006328:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  if (ADC_IS_ENABLE(hadc) != RESET )
 800632c:	d027      	beq.n	800637e <HAL_ADCEx_Calibration_Start+0xa6>
    hadc->State = HAL_ADC_STATE_READY;
 800632e:	2201      	movs	r2, #1
 8006330:	6462      	str	r2, [r4, #68]	; 0x44
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8006332:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006334:	2d01      	cmp	r5, #1
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8006336:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800633a:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800633c:	d103      	bne.n	8006346 <HAL_ADCEx_Calibration_Start+0x6e>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 800633e:	689a      	ldr	r2, [r3, #8]
 8006340:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006344:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8006346:	689a      	ldr	r2, [r3, #8]
 8006348:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800634c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 800634e:	f7ff f8bf 	bl	80054d0 <HAL_GetTick>
 8006352:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8006354:	e004      	b.n	8006360 <HAL_ADCEx_Calibration_Start+0x88>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8006356:	f7ff f8bb 	bl	80054d0 <HAL_GetTick>
 800635a:	1b40      	subs	r0, r0, r5
 800635c:	280a      	cmp	r0, #10
 800635e:	d821      	bhi.n	80063a4 <HAL_ADCEx_Calibration_Start+0xcc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8006360:	6823      	ldr	r3, [r4, #0]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	2b00      	cmp	r3, #0
 8006366:	dbf6      	blt.n	8006356 <HAL_ADCEx_Calibration_Start+0x7e>
    ADC_STATE_CLR_SET(hadc->State,
 8006368:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800636a:	f023 0303 	bic.w	r3, r3, #3
 800636e:	f043 0301 	orr.w	r3, r3, #1
 8006372:	6463      	str	r3, [r4, #68]	; 0x44
 8006374:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8006376:	2300      	movs	r3, #0
 8006378:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 800637c:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	07d1      	lsls	r1, r2, #31
 8006382:	d5d4      	bpl.n	800632e <HAL_ADCEx_Calibration_Start+0x56>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8006384:	689a      	ldr	r2, [r3, #8]
 8006386:	f002 020d 	and.w	r2, r2, #13
 800638a:	2a01      	cmp	r2, #1
 800638c:	d015      	beq.n	80063ba <HAL_ADCEx_Calibration_Start+0xe2>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800638e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006390:	f043 0310 	orr.w	r3, r3, #16
 8006394:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006396:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006398:	f043 0301 	orr.w	r3, r3, #1
 800639c:	64a3      	str	r3, [r4, #72]	; 0x48
 800639e:	e7ea      	b.n	8006376 <HAL_ADCEx_Calibration_Start+0x9e>
  __HAL_LOCK(hadc);
 80063a0:	2002      	movs	r0, #2
}
 80063a2:	bd70      	pop	{r4, r5, r6, pc}
        ADC_STATE_CLR_SET(hadc->State,
 80063a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80063a6:	f023 0312 	bic.w	r3, r3, #18
 80063aa:	f043 0310 	orr.w	r3, r3, #16
        __HAL_UNLOCK(hadc);
 80063ae:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 80063b0:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 80063b2:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 80063b6:	2001      	movs	r0, #1
}
 80063b8:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_ADC_DISABLE(hadc);
 80063ba:	689a      	ldr	r2, [r3, #8]
 80063bc:	2103      	movs	r1, #3
 80063be:	f042 0202 	orr.w	r2, r2, #2
 80063c2:	609a      	str	r2, [r3, #8]
 80063c4:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80063c6:	f7ff f883 	bl	80054d0 <HAL_GetTick>
 80063ca:	4606      	mov	r6, r0
 80063cc:	e004      	b.n	80063d8 <HAL_ADCEx_Calibration_Start+0x100>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80063ce:	f7ff f87f 	bl	80054d0 <HAL_GetTick>
 80063d2:	1b80      	subs	r0, r0, r6
 80063d4:	2802      	cmp	r0, #2
 80063d6:	d804      	bhi.n	80063e2 <HAL_ADCEx_Calibration_Start+0x10a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80063d8:	6823      	ldr	r3, [r4, #0]
 80063da:	689a      	ldr	r2, [r3, #8]
 80063dc:	07d2      	lsls	r2, r2, #31
 80063de:	d4f6      	bmi.n	80063ce <HAL_ADCEx_Calibration_Start+0xf6>
 80063e0:	e7a5      	b.n	800632e <HAL_ADCEx_Calibration_Start+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80063e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80063e4:	f043 0310 	orr.w	r3, r3, #16
 80063e8:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80063ea:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80063ec:	f043 0301 	orr.w	r3, r3, #1
 80063f0:	64a3      	str	r3, [r4, #72]	; 0x48
 80063f2:	2001      	movs	r0, #1
 80063f4:	e7bf      	b.n	8006376 <HAL_ADCEx_Calibration_Start+0x9e>
 80063f6:	bf00      	nop
 80063f8:	50000100 	.word	0x50000100
 80063fc:	08014ed4 	.word	0x08014ed4

08006400 <HAL_ADCEx_MultiModeStart_DMA>:
{
 8006400:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 8006404:	6803      	ldr	r3, [r0, #0]
 8006406:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 800640a:	b097      	sub	sp, #92	; 0x5c
 800640c:	4604      	mov	r4, r0
 800640e:	460e      	mov	r6, r1
 8006410:	4617      	mov	r7, r2
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 8006412:	d007      	beq.n	8006424 <HAL_ADCEx_MultiModeStart_DMA+0x24>
 8006414:	4a6e      	ldr	r2, [pc, #440]	; (80065d0 <HAL_ADCEx_MultiModeStart_DMA+0x1d0>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d004      	beq.n	8006424 <HAL_ADCEx_MultiModeStart_DMA+0x24>
 800641a:	f241 117f 	movw	r1, #4479	; 0x117f
 800641e:	486d      	ldr	r0, [pc, #436]	; (80065d4 <HAL_ADCEx_MultiModeStart_DMA+0x1d4>)
 8006420:	f008 fde0 	bl	800efe4 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8006424:	69e3      	ldr	r3, [r4, #28]
 8006426:	2b01      	cmp	r3, #1
 8006428:	d904      	bls.n	8006434 <HAL_ADCEx_MultiModeStart_DMA+0x34>
 800642a:	f44f 518c 	mov.w	r1, #4480	; 0x1180
 800642e:	4869      	ldr	r0, [pc, #420]	; (80065d4 <HAL_ADCEx_MultiModeStart_DMA+0x1d4>)
 8006430:	f008 fdd8 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8006434:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006436:	f433 6340 	bics.w	r3, r3, #3072	; 0xc00
 800643a:	d004      	beq.n	8006446 <HAL_ADCEx_MultiModeStart_DMA+0x46>
 800643c:	f241 1181 	movw	r1, #4481	; 0x1181
 8006440:	4864      	ldr	r0, [pc, #400]	; (80065d4 <HAL_ADCEx_MultiModeStart_DMA+0x1d4>)
 8006442:	f008 fdcf 	bl	800efe4 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8006446:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006448:	2b01      	cmp	r3, #1
 800644a:	d904      	bls.n	8006456 <HAL_ADCEx_MultiModeStart_DMA+0x56>
 800644c:	f241 1182 	movw	r1, #4482	; 0x1182
 8006450:	4860      	ldr	r0, [pc, #384]	; (80065d4 <HAL_ADCEx_MultiModeStart_DMA+0x1d4>)
 8006452:	f008 fdc7 	bl	800efe4 <assert_failed>
  __HAL_LOCK(hadc);
 8006456:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800645a:	2b01      	cmp	r3, #1
 800645c:	d016      	beq.n	800648c <HAL_ADCEx_MultiModeStart_DMA+0x8c>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800645e:	6825      	ldr	r5, [r4, #0]
 8006460:	68ab      	ldr	r3, [r5, #8]
  __HAL_LOCK(hadc);
 8006462:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006464:	f013 0304 	ands.w	r3, r3, #4
  __HAL_LOCK(hadc);
 8006468:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800646c:	d10e      	bne.n	800648c <HAL_ADCEx_MultiModeStart_DMA+0x8c>
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800646e:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
 8006472:	d00f      	beq.n	8006494 <HAL_ADCEx_MultiModeStart_DMA+0x94>
 8006474:	4a56      	ldr	r2, [pc, #344]	; (80065d0 <HAL_ADCEx_MultiModeStart_DMA+0x1d0>)
 8006476:	4295      	cmp	r5, r2
 8006478:	d026      	beq.n	80064c8 <HAL_ADCEx_MultiModeStart_DMA+0xc8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800647a:	6c62      	ldr	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 800647c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006480:	f042 0220 	orr.w	r2, r2, #32
 8006484:	6462      	str	r2, [r4, #68]	; 0x44
}
 8006486:	b017      	add	sp, #92	; 0x5c
 8006488:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hadc);
 800648c:	2002      	movs	r0, #2
}
 800648e:	b017      	add	sp, #92	; 0x5c
 8006490:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006494:	68ab      	ldr	r3, [r5, #8]
 8006496:	f8df 8154 	ldr.w	r8, [pc, #340]	; 80065ec <HAL_ADCEx_MultiModeStart_DMA+0x1ec>
 800649a:	f003 0303 	and.w	r3, r3, #3
 800649e:	2b01      	cmp	r3, #1
 80064a0:	d019      	beq.n	80064d6 <HAL_ADCEx_MultiModeStart_DMA+0xd6>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80064a2:	68aa      	ldr	r2, [r5, #8]
 80064a4:	4b4c      	ldr	r3, [pc, #304]	; (80065d8 <HAL_ADCEx_MultiModeStart_DMA+0x1d8>)
 80064a6:	421a      	tst	r2, r3
 80064a8:	d02c      	beq.n	8006504 <HAL_ADCEx_MultiModeStart_DMA+0x104>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80064ac:	f043 0310 	orr.w	r3, r3, #16
 80064b0:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80064b4:	f043 0301 	orr.w	r3, r3, #1
 80064b8:	64a3      	str	r3, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 80064ba:	2300      	movs	r3, #0
 80064bc:	2001      	movs	r0, #1
 80064be:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 80064c2:	b017      	add	sp, #92	; 0x5c
 80064c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80064c8:	68ab      	ldr	r3, [r5, #8]
 80064ca:	f8df 812c 	ldr.w	r8, [pc, #300]	; 80065f8 <HAL_ADCEx_MultiModeStart_DMA+0x1f8>
 80064ce:	f003 0303 	and.w	r3, r3, #3
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d1e5      	bne.n	80064a2 <HAL_ADCEx_MultiModeStart_DMA+0xa2>
 80064d6:	682b      	ldr	r3, [r5, #0]
 80064d8:	07db      	lsls	r3, r3, #31
 80064da:	d5e2      	bpl.n	80064a2 <HAL_ADCEx_MultiModeStart_DMA+0xa2>
 80064dc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80064e0:	f003 0303 	and.w	r3, r3, #3
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d020      	beq.n	800652a <HAL_ADCEx_MultiModeStart_DMA+0x12a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80064e8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80064ec:	4b3a      	ldr	r3, [pc, #232]	; (80065d8 <HAL_ADCEx_MultiModeStart_DMA+0x1d8>)
 80064ee:	421a      	tst	r2, r3
 80064f0:	d059      	beq.n	80065a6 <HAL_ADCEx_MultiModeStart_DMA+0x1a6>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064f4:	f043 0310 	orr.w	r3, r3, #16
 80064f8:	9312      	str	r3, [sp, #72]	; 0x48
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80064fc:	f043 0301 	orr.w	r3, r3, #1
 8006500:	9313      	str	r3, [sp, #76]	; 0x4c
 8006502:	e7da      	b.n	80064ba <HAL_ADCEx_MultiModeStart_DMA+0xba>
    __HAL_ADC_ENABLE(hadc);
 8006504:	68ab      	ldr	r3, [r5, #8]
 8006506:	f043 0301 	orr.w	r3, r3, #1
 800650a:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();  
 800650c:	f7fe ffe0 	bl	80054d0 <HAL_GetTick>
 8006510:	4681      	mov	r9, r0
 8006512:	e005      	b.n	8006520 <HAL_ADCEx_MultiModeStart_DMA+0x120>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006514:	f7fe ffdc 	bl	80054d0 <HAL_GetTick>
 8006518:	eba0 0009 	sub.w	r0, r0, r9
 800651c:	2802      	cmp	r0, #2
 800651e:	d8c4      	bhi.n	80064aa <HAL_ADCEx_MultiModeStart_DMA+0xaa>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8006520:	6825      	ldr	r5, [r4, #0]
 8006522:	682b      	ldr	r3, [r5, #0]
 8006524:	07d8      	lsls	r0, r3, #31
 8006526:	d5f5      	bpl.n	8006514 <HAL_ADCEx_MultiModeStart_DMA+0x114>
 8006528:	e7d8      	b.n	80064dc <HAL_ADCEx_MultiModeStart_DMA+0xdc>
  if (ADC_IS_ENABLE(hadc) == RESET)
 800652a:	f8d8 3000 	ldr.w	r3, [r8]
 800652e:	07d9      	lsls	r1, r3, #31
 8006530:	d5da      	bpl.n	80064e8 <HAL_ADCEx_MultiModeStart_DMA+0xe8>
      ADC_STATE_CLR_SET(hadc->State,
 8006532:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006534:	4b29      	ldr	r3, [pc, #164]	; (80065dc <HAL_ADCEx_MultiModeStart_DMA+0x1dc>)
 8006536:	4013      	ands	r3, r2
 8006538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800653c:	6463      	str	r3, [r4, #68]	; 0x44
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800653e:	68eb      	ldr	r3, [r5, #12]
 8006540:	019b      	lsls	r3, r3, #6
 8006542:	d505      	bpl.n	8006550 <HAL_ADCEx_MultiModeStart_DMA+0x150>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006544:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006546:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800654a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800654e:	6463      	str	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 8006550:	2300      	movs	r3, #0
 8006552:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      ADC_CLEAR_ERRORCODE(hadc);
 8006556:	64a3      	str	r3, [r4, #72]	; 0x48
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006558:	6be0      	ldr	r0, [r4, #60]	; 0x3c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800655a:	4a21      	ldr	r2, [pc, #132]	; (80065e0 <HAL_ADCEx_MultiModeStart_DMA+0x1e0>)
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 800655c:	4b21      	ldr	r3, [pc, #132]	; (80065e4 <HAL_ADCEx_MultiModeStart_DMA+0x1e4>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800655e:	4922      	ldr	r1, [pc, #136]	; (80065e8 <HAL_ADCEx_MultiModeStart_DMA+0x1e8>)
 8006560:	6281      	str	r1, [r0, #40]	; 0x28
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006562:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8006566:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800656a:	d01a      	beq.n	80065a2 <HAL_ADCEx_MultiModeStart_DMA+0x1a2>
 800656c:	4a1f      	ldr	r2, [pc, #124]	; (80065ec <HAL_ADCEx_MultiModeStart_DMA+0x1ec>)
 800656e:	4920      	ldr	r1, [pc, #128]	; (80065f0 <HAL_ADCEx_MultiModeStart_DMA+0x1f0>)
 8006570:	4b20      	ldr	r3, [pc, #128]	; (80065f4 <HAL_ADCEx_MultiModeStart_DMA+0x1f4>)
 8006572:	4295      	cmp	r5, r2
 8006574:	bf08      	it	eq
 8006576:	4619      	moveq	r1, r3
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006578:	231c      	movs	r3, #28
 800657a:	602b      	str	r3, [r5, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800657c:	686b      	ldr	r3, [r5, #4]
 800657e:	f043 0c10 	orr.w	ip, r3, #16
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8006582:	4632      	mov	r2, r6
 8006584:	463b      	mov	r3, r7
 8006586:	310c      	adds	r1, #12
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006588:	f8c5 c004 	str.w	ip, [r5, #4]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 800658c:	f000 ff6c 	bl	8007468 <HAL_DMA_Start_IT>
      SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8006590:	6822      	ldr	r2, [r4, #0]
 8006592:	6893      	ldr	r3, [r2, #8]
 8006594:	2000      	movs	r0, #0
 8006596:	f043 0304 	orr.w	r3, r3, #4
 800659a:	6093      	str	r3, [r2, #8]
}
 800659c:	b017      	add	sp, #92	; 0x5c
 800659e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80065a2:	4914      	ldr	r1, [pc, #80]	; (80065f4 <HAL_ADCEx_MultiModeStart_DMA+0x1f4>)
 80065a4:	e7e8      	b.n	8006578 <HAL_ADCEx_MultiModeStart_DMA+0x178>
    __HAL_ADC_ENABLE(hadc);
 80065a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80065aa:	f043 0301 	orr.w	r3, r3, #1
 80065ae:	f8c8 3008 	str.w	r3, [r8, #8]
    tickstart = HAL_GetTick();  
 80065b2:	f7fe ff8d 	bl	80054d0 <HAL_GetTick>
 80065b6:	4605      	mov	r5, r0
 80065b8:	e004      	b.n	80065c4 <HAL_ADCEx_MultiModeStart_DMA+0x1c4>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80065ba:	f7fe ff89 	bl	80054d0 <HAL_GetTick>
 80065be:	1b40      	subs	r0, r0, r5
 80065c0:	2802      	cmp	r0, #2
 80065c2:	d896      	bhi.n	80064f2 <HAL_ADCEx_MultiModeStart_DMA+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80065c4:	f8d8 3000 	ldr.w	r3, [r8]
 80065c8:	07da      	lsls	r2, r3, #31
 80065ca:	d5f6      	bpl.n	80065ba <HAL_ADCEx_MultiModeStart_DMA+0x1ba>
 80065cc:	6825      	ldr	r5, [r4, #0]
 80065ce:	e7b0      	b.n	8006532 <HAL_ADCEx_MultiModeStart_DMA+0x132>
 80065d0:	50000400 	.word	0x50000400
 80065d4:	08014ed4 	.word	0x08014ed4
 80065d8:	8000003f 	.word	0x8000003f
 80065dc:	ffeff0fe 	.word	0xffeff0fe
 80065e0:	0800550d 	.word	0x0800550d
 80065e4:	080054f5 	.word	0x080054f5
 80065e8:	08005515 	.word	0x08005515
 80065ec:	50000100 	.word	0x50000100
 80065f0:	50000700 	.word	0x50000700
 80065f4:	50000300 	.word	0x50000300
 80065f8:	50000500 	.word	0x50000500

080065fc <HAL_ADC_ConfigChannel>:
{
 80065fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80065fe:	6803      	ldr	r3, [r0, #0]
{
 8006600:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8006602:	2200      	movs	r2, #0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8006604:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8006608:	4605      	mov	r5, r0
  __IO uint32_t wait_loop_index = 0U;
 800660a:	9201      	str	r2, [sp, #4]
{
 800660c:	460c      	mov	r4, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800660e:	d00f      	beq.n	8006630 <HAL_ADC_ConfigChannel+0x34>
 8006610:	4ab9      	ldr	r2, [pc, #740]	; (80068f8 <HAL_ADC_ConfigChannel+0x2fc>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d00c      	beq.n	8006630 <HAL_ADC_ConfigChannel+0x34>
 8006616:	f502 7240 	add.w	r2, r2, #768	; 0x300
 800661a:	4293      	cmp	r3, r2
 800661c:	d008      	beq.n	8006630 <HAL_ADC_ConfigChannel+0x34>
 800661e:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006622:	4293      	cmp	r3, r2
 8006624:	d004      	beq.n	8006630 <HAL_ADC_ConfigChannel+0x34>
 8006626:	f241 513a 	movw	r1, #5434	; 0x153a
 800662a:	48b4      	ldr	r0, [pc, #720]	; (80068fc <HAL_ADC_ConfigChannel+0x300>)
 800662c:	f008 fcda 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8006630:	6863      	ldr	r3, [r4, #4]
 8006632:	3b01      	subs	r3, #1
 8006634:	2b0f      	cmp	r3, #15
 8006636:	f200 8131 	bhi.w	800689c <HAL_ADC_ConfigChannel+0x2a0>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 800663a:	68a3      	ldr	r3, [r4, #8]
 800663c:	2b07      	cmp	r3, #7
 800663e:	f200 8127 	bhi.w	8006890 <HAL_ADC_ConfigChannel+0x294>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
 8006642:	68e3      	ldr	r3, [r4, #12]
 8006644:	2b01      	cmp	r3, #1
 8006646:	d904      	bls.n	8006652 <HAL_ADC_ConfigChannel+0x56>
 8006648:	f241 513d 	movw	r1, #5437	; 0x153d
 800664c:	48ab      	ldr	r0, [pc, #684]	; (80068fc <HAL_ADC_ConfigChannel+0x300>)
 800664e:	f008 fcc9 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 8006652:	6923      	ldr	r3, [r4, #16]
 8006654:	2b04      	cmp	r3, #4
 8006656:	f200 8115 	bhi.w	8006884 <HAL_ADC_ConfigChannel+0x288>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 800665a:	682b      	ldr	r3, [r5, #0]
 800665c:	68da      	ldr	r2, [r3, #12]
 800665e:	f012 0f18 	tst.w	r2, #24
 8006662:	d14e      	bne.n	8006702 <HAL_ADC_ConfigChannel+0x106>
 8006664:	6962      	ldr	r2, [r4, #20]
 8006666:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800666a:	d24a      	bcs.n	8006702 <HAL_ADC_ConfigChannel+0x106>
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800666c:	68e2      	ldr	r2, [r4, #12]
 800666e:	6823      	ldr	r3, [r4, #0]
 8006670:	2a01      	cmp	r2, #1
 8006672:	f103 33ff 	add.w	r3, r3, #4294967295
 8006676:	d061      	beq.n	800673c <HAL_ADC_ConfigChannel+0x140>
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8006678:	2b11      	cmp	r3, #17
 800667a:	f200 8081 	bhi.w	8006780 <HAL_ADC_ConfigChannel+0x184>
  __HAL_LOCK(hadc);
 800667e:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 8006682:	2b01      	cmp	r3, #1
 8006684:	d065      	beq.n	8006752 <HAL_ADC_ConfigChannel+0x156>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006686:	682b      	ldr	r3, [r5, #0]
 8006688:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 800668a:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800668c:	0752      	lsls	r2, r2, #29
  __HAL_LOCK(hadc);
 800668e:	f885 0040 	strb.w	r0, [r5, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006692:	d461      	bmi.n	8006758 <HAL_ADC_ConfigChannel+0x15c>
 8006694:	e9d4 1000 	ldrd	r1, r0, [r4]
 8006698:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    if (sConfig->Rank < 5U)
 800669c:	2804      	cmp	r0, #4
 800669e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80066a2:	f200 8101 	bhi.w	80068a8 <HAL_ADC_ConfigChannel+0x2ac>
      MODIFY_REG(hadc->Instance->SQR1,
 80066a6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80066a8:	261f      	movs	r6, #31
 80066aa:	4096      	lsls	r6, r2
 80066ac:	ea20 0006 	bic.w	r0, r0, r6
 80066b0:	fa01 f202 	lsl.w	r2, r1, r2
 80066b4:	4302      	orrs	r2, r0
 80066b6:	631a      	str	r2, [r3, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80066b8:	689a      	ldr	r2, [r3, #8]
 80066ba:	f012 0f0c 	tst.w	r2, #12
 80066be:	f040 8093 	bne.w	80067e8 <HAL_ADC_ConfigChannel+0x1ec>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80066c2:	2909      	cmp	r1, #9
 80066c4:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 80066c8:	68a2      	ldr	r2, [r4, #8]
 80066ca:	f200 8107 	bhi.w	80068dc <HAL_ADC_ConfigChannel+0x2e0>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80066ce:	695e      	ldr	r6, [r3, #20]
 80066d0:	2707      	movs	r7, #7
 80066d2:	4087      	lsls	r7, r0
 80066d4:	4082      	lsls	r2, r0
 80066d6:	ea26 0007 	bic.w	r0, r6, r7
 80066da:	4302      	orrs	r2, r0
 80066dc:	615a      	str	r2, [r3, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80066de:	e9d4 0604 	ldrd	r0, r6, [r4, #16]
 80066e2:	68da      	ldr	r2, [r3, #12]
 80066e4:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80066e8:	0052      	lsls	r2, r2, #1
    switch (sConfig->OffsetNumber)
 80066ea:	3801      	subs	r0, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80066ec:	fa06 f202 	lsl.w	r2, r6, r2
 80066f0:	068e      	lsls	r6, r1, #26
    switch (sConfig->OffsetNumber)
 80066f2:	2803      	cmp	r0, #3
 80066f4:	d854      	bhi.n	80067a0 <HAL_ADC_ConfigChannel+0x1a4>
 80066f6:	e8df f010 	tbh	[pc, r0, lsl #1]
 80066fa:	015a      	.short	0x015a
 80066fc:	01480151 	.word	0x01480151
 8006700:	013f      	.short	0x013f
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 8006702:	68da      	ldr	r2, [r3, #12]
 8006704:	f002 0218 	and.w	r2, r2, #24
 8006708:	2a08      	cmp	r2, #8
 800670a:	d02e      	beq.n	800676a <HAL_ADC_ConfigChannel+0x16e>
 800670c:	68da      	ldr	r2, [r3, #12]
 800670e:	f002 0218 	and.w	r2, r2, #24
 8006712:	2a10      	cmp	r2, #16
 8006714:	d03a      	beq.n	800678c <HAL_ADC_ConfigChannel+0x190>
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	f003 0318 	and.w	r3, r3, #24
 800671c:	2b18      	cmp	r3, #24
 800671e:	d102      	bne.n	8006726 <HAL_ADC_ConfigChannel+0x12a>
 8006720:	6963      	ldr	r3, [r4, #20]
 8006722:	2b3f      	cmp	r3, #63	; 0x3f
 8006724:	d9a2      	bls.n	800666c <HAL_ADC_ConfigChannel+0x70>
 8006726:	f241 513f 	movw	r1, #5439	; 0x153f
 800672a:	4874      	ldr	r0, [pc, #464]	; (80068fc <HAL_ADC_ConfigChannel+0x300>)
 800672c:	f008 fc5a 	bl	800efe4 <assert_failed>
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006730:	68e2      	ldr	r2, [r4, #12]
 8006732:	6823      	ldr	r3, [r4, #0]
 8006734:	2a01      	cmp	r2, #1
 8006736:	f103 33ff 	add.w	r3, r3, #4294967295
 800673a:	d19d      	bne.n	8006678 <HAL_ADC_ConfigChannel+0x7c>
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
 800673c:	2b0d      	cmp	r3, #13
 800673e:	d99e      	bls.n	800667e <HAL_ADC_ConfigChannel+0x82>
 8006740:	f241 514b 	movw	r1, #5451	; 0x154b
 8006744:	486d      	ldr	r0, [pc, #436]	; (80068fc <HAL_ADC_ConfigChannel+0x300>)
 8006746:	f008 fc4d 	bl	800efe4 <assert_failed>
  __HAL_LOCK(hadc);
 800674a:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 800674e:	2b01      	cmp	r3, #1
 8006750:	d199      	bne.n	8006686 <HAL_ADC_ConfigChannel+0x8a>
 8006752:	2002      	movs	r0, #2
}
 8006754:	b003      	add	sp, #12
 8006756:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006758:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800675a:	f043 0320 	orr.w	r3, r3, #32
 800675e:	646b      	str	r3, [r5, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8006760:	2300      	movs	r3, #0
 8006762:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
}
 8006766:	b003      	add	sp, #12
 8006768:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 800676a:	6962      	ldr	r2, [r4, #20]
 800676c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8006770:	f4ff af7c 	bcc.w	800666c <HAL_ADC_ConfigChannel+0x70>
 8006774:	68da      	ldr	r2, [r3, #12]
 8006776:	f002 0218 	and.w	r2, r2, #24
 800677a:	2a10      	cmp	r2, #16
 800677c:	d1cb      	bne.n	8006716 <HAL_ADC_ConfigChannel+0x11a>
 800677e:	e005      	b.n	800678c <HAL_ADC_ConfigChannel+0x190>
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8006780:	f241 5147 	movw	r1, #5447	; 0x1547
 8006784:	485d      	ldr	r0, [pc, #372]	; (80068fc <HAL_ADC_ConfigChannel+0x300>)
 8006786:	f008 fc2d 	bl	800efe4 <assert_failed>
 800678a:	e778      	b.n	800667e <HAL_ADC_ConfigChannel+0x82>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 800678c:	6962      	ldr	r2, [r4, #20]
 800678e:	2aff      	cmp	r2, #255	; 0xff
 8006790:	f67f af6c 	bls.w	800666c <HAL_ADC_ConfigChannel+0x70>
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	f003 0318 	and.w	r3, r3, #24
 800679a:	2b18      	cmp	r3, #24
 800679c:	d0c0      	beq.n	8006720 <HAL_ADC_ConfigChannel+0x124>
 800679e:	e7c2      	b.n	8006726 <HAL_ADC_ConfigChannel+0x12a>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80067a0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80067a2:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80067a6:	42b2      	cmp	r2, r6
 80067a8:	d103      	bne.n	80067b2 <HAL_ADC_ConfigChannel+0x1b6>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80067aa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80067ac:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80067b0:	661a      	str	r2, [r3, #96]	; 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80067b2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80067b4:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80067b8:	42b2      	cmp	r2, r6
 80067ba:	d103      	bne.n	80067c4 <HAL_ADC_ConfigChannel+0x1c8>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80067bc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80067be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80067c2:	665a      	str	r2, [r3, #100]	; 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80067c4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80067c6:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80067ca:	42b2      	cmp	r2, r6
 80067cc:	d103      	bne.n	80067d6 <HAL_ADC_ConfigChannel+0x1da>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80067ce:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80067d0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80067d4:	669a      	str	r2, [r3, #104]	; 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80067d6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80067d8:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80067dc:	42b2      	cmp	r2, r6
 80067de:	d103      	bne.n	80067e8 <HAL_ADC_ConfigChannel+0x1ec>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80067e0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80067e2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80067e6:	66da      	str	r2, [r3, #108]	; 0x6c
  if (ADC_IS_ENABLE(hadc) == RESET)
 80067e8:	689a      	ldr	r2, [r3, #8]
 80067ea:	f002 0203 	and.w	r2, r2, #3
 80067ee:	2a01      	cmp	r2, #1
 80067f0:	f000 808c 	beq.w	800690c <HAL_ADC_ConfigChannel+0x310>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80067f4:	68e0      	ldr	r0, [r4, #12]
 80067f6:	2201      	movs	r2, #1
 80067f8:	2801      	cmp	r0, #1
 80067fa:	fa02 f201 	lsl.w	r2, r2, r1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80067fe:	f8d3 00b0 	ldr.w	r0, [r3, #176]	; 0xb0
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006802:	f000 8088 	beq.w	8006916 <HAL_ADC_ConfigChannel+0x31a>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8006806:	ea20 0202 	bic.w	r2, r0, r2
 800680a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800680e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006812:	f000 8098 	beq.w	8006946 <HAL_ADC_ConfigChannel+0x34a>
 8006816:	4c38      	ldr	r4, [pc, #224]	; (80068f8 <HAL_ADC_ConfigChannel+0x2fc>)
 8006818:	4a39      	ldr	r2, [pc, #228]	; (8006900 <HAL_ADC_ConfigChannel+0x304>)
 800681a:	483a      	ldr	r0, [pc, #232]	; (8006904 <HAL_ADC_ConfigChannel+0x308>)
 800681c:	42a3      	cmp	r3, r4
 800681e:	bf08      	it	eq
 8006820:	4602      	moveq	r2, r0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006822:	2910      	cmp	r1, #16
 8006824:	f000 808a 	beq.w	800693c <HAL_ADC_ConfigChannel+0x340>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8006828:	2911      	cmp	r1, #17
 800682a:	d061      	beq.n	80068f0 <HAL_ADC_ConfigChannel+0x2f4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800682c:	2912      	cmp	r1, #18
 800682e:	d127      	bne.n	8006880 <HAL_ADC_ConfigChannel+0x284>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8006830:	6890      	ldr	r0, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8006832:	0240      	lsls	r0, r0, #9
 8006834:	d424      	bmi.n	8006880 <HAL_ADC_ConfigChannel+0x284>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8006836:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800683a:	f000 80ec 	beq.w	8006a16 <HAL_ADC_ConfigChannel+0x41a>
 800683e:	482e      	ldr	r0, [pc, #184]	; (80068f8 <HAL_ADC_ConfigChannel+0x2fc>)
 8006840:	4283      	cmp	r3, r0
 8006842:	f000 80fd 	beq.w	8006a40 <HAL_ADC_ConfigChannel+0x444>
 8006846:	4c30      	ldr	r4, [pc, #192]	; (8006908 <HAL_ADC_ConfigChannel+0x30c>)
 8006848:	42a3      	cmp	r3, r4
 800684a:	f000 80b9 	beq.w	80069c0 <HAL_ADC_ConfigChannel+0x3c4>
 800684e:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006852:	4283      	cmp	r3, r0
 8006854:	f000 80b5 	beq.w	80069c2 <HAL_ADC_ConfigChannel+0x3c6>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8006858:	6898      	ldr	r0, [r3, #8]
 800685a:	f000 0003 	and.w	r0, r0, #3
 800685e:	2801      	cmp	r0, #1
 8006860:	d103      	bne.n	800686a <HAL_ADC_ConfigChannel+0x26e>
 8006862:	6818      	ldr	r0, [r3, #0]
 8006864:	07c7      	lsls	r7, r0, #31
 8006866:	f100 80db 	bmi.w	8006a20 <HAL_ADC_ConfigChannel+0x424>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800686a:	2910      	cmp	r1, #16
 800686c:	d008      	beq.n	8006880 <HAL_ADC_ConfigChannel+0x284>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800686e:	2911      	cmp	r1, #17
 8006870:	f000 80dc 	beq.w	8006a2c <HAL_ADC_ConfigChannel+0x430>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006874:	2912      	cmp	r1, #18
 8006876:	d103      	bne.n	8006880 <HAL_ADC_ConfigChannel+0x284>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8006878:	6893      	ldr	r3, [r2, #8]
 800687a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800687e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006880:	2000      	movs	r0, #0
 8006882:	e76d      	b.n	8006760 <HAL_ADC_ConfigChannel+0x164>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 8006884:	f241 513e 	movw	r1, #5438	; 0x153e
 8006888:	481c      	ldr	r0, [pc, #112]	; (80068fc <HAL_ADC_ConfigChannel+0x300>)
 800688a:	f008 fbab 	bl	800efe4 <assert_failed>
 800688e:	e6e4      	b.n	800665a <HAL_ADC_ConfigChannel+0x5e>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8006890:	f241 513c 	movw	r1, #5436	; 0x153c
 8006894:	4819      	ldr	r0, [pc, #100]	; (80068fc <HAL_ADC_ConfigChannel+0x300>)
 8006896:	f008 fba5 	bl	800efe4 <assert_failed>
 800689a:	e6d2      	b.n	8006642 <HAL_ADC_ConfigChannel+0x46>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 800689c:	f241 513b 	movw	r1, #5435	; 0x153b
 80068a0:	4816      	ldr	r0, [pc, #88]	; (80068fc <HAL_ADC_ConfigChannel+0x300>)
 80068a2:	f008 fb9f 	bl	800efe4 <assert_failed>
 80068a6:	e6c8      	b.n	800663a <HAL_ADC_ConfigChannel+0x3e>
    else if (sConfig->Rank < 10U)
 80068a8:	2809      	cmp	r0, #9
 80068aa:	d90c      	bls.n	80068c6 <HAL_ADC_ConfigChannel+0x2ca>
    else if (sConfig->Rank < 15U)
 80068ac:	280e      	cmp	r0, #14
 80068ae:	d858      	bhi.n	8006962 <HAL_ADC_ConfigChannel+0x366>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80068b0:	3a3c      	subs	r2, #60	; 0x3c
 80068b2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80068b4:	261f      	movs	r6, #31
 80068b6:	4096      	lsls	r6, r2
 80068b8:	ea20 0006 	bic.w	r0, r0, r6
 80068bc:	fa01 f202 	lsl.w	r2, r1, r2
 80068c0:	4302      	orrs	r2, r0
 80068c2:	639a      	str	r2, [r3, #56]	; 0x38
 80068c4:	e6f8      	b.n	80066b8 <HAL_ADC_ConfigChannel+0xbc>
      MODIFY_REG(hadc->Instance->SQR2,
 80068c6:	3a1e      	subs	r2, #30
 80068c8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80068ca:	261f      	movs	r6, #31
 80068cc:	4096      	lsls	r6, r2
 80068ce:	ea20 0006 	bic.w	r0, r0, r6
 80068d2:	fa01 f202 	lsl.w	r2, r1, r2
 80068d6:	4302      	orrs	r2, r0
 80068d8:	635a      	str	r2, [r3, #52]	; 0x34
 80068da:	e6ed      	b.n	80066b8 <HAL_ADC_ConfigChannel+0xbc>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80068dc:	381e      	subs	r0, #30
 80068de:	699e      	ldr	r6, [r3, #24]
 80068e0:	2707      	movs	r7, #7
 80068e2:	4087      	lsls	r7, r0
 80068e4:	4082      	lsls	r2, r0
 80068e6:	ea26 0007 	bic.w	r0, r6, r7
 80068ea:	4302      	orrs	r2, r0
 80068ec:	619a      	str	r2, [r3, #24]
 80068ee:	e6f6      	b.n	80066de <HAL_ADC_ConfigChannel+0xe2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80068f0:	6890      	ldr	r0, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80068f2:	01c4      	lsls	r4, r0, #7
 80068f4:	d59f      	bpl.n	8006836 <HAL_ADC_ConfigChannel+0x23a>
 80068f6:	e7c3      	b.n	8006880 <HAL_ADC_ConfigChannel+0x284>
 80068f8:	50000100 	.word	0x50000100
 80068fc:	08014ed4 	.word	0x08014ed4
 8006900:	50000700 	.word	0x50000700
 8006904:	50000300 	.word	0x50000300
 8006908:	50000400 	.word	0x50000400
  if (ADC_IS_ENABLE(hadc) == RESET)
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	07d7      	lsls	r7, r2, #31
 8006910:	f57f af70 	bpl.w	80067f4 <HAL_ADC_ConfigChannel+0x1f8>
 8006914:	e7b4      	b.n	8006880 <HAL_ADC_ConfigChannel+0x284>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8006916:	4302      	orrs	r2, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8006918:	2909      	cmp	r1, #9
 800691a:	68a4      	ldr	r4, [r4, #8]
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800691c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8006920:	d913      	bls.n	800694a <HAL_ADC_ConfigChannel+0x34e>
        MODIFY_REG(hadc->Instance->SMPR2,
 8006922:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8006926:	3a1b      	subs	r2, #27
 8006928:	6998      	ldr	r0, [r3, #24]
 800692a:	2607      	movs	r6, #7
 800692c:	4096      	lsls	r6, r2
 800692e:	ea20 0006 	bic.w	r0, r0, r6
 8006932:	fa04 f202 	lsl.w	r2, r4, r2
 8006936:	4302      	orrs	r2, r0
 8006938:	619a      	str	r2, [r3, #24]
 800693a:	e768      	b.n	800680e <HAL_ADC_ConfigChannel+0x212>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800693c:	6890      	ldr	r0, [r2, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800693e:	0206      	lsls	r6, r0, #8
 8006940:	f57f af79 	bpl.w	8006836 <HAL_ADC_ConfigChannel+0x23a>
 8006944:	e79c      	b.n	8006880 <HAL_ADC_ConfigChannel+0x284>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006946:	4a42      	ldr	r2, [pc, #264]	; (8006a50 <HAL_ADC_ConfigChannel+0x454>)
 8006948:	e76b      	b.n	8006822 <HAL_ADC_ConfigChannel+0x226>
        MODIFY_REG(hadc->Instance->SMPR1,
 800694a:	1c48      	adds	r0, r1, #1
 800694c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8006950:	695a      	ldr	r2, [r3, #20]
 8006952:	2607      	movs	r6, #7
 8006954:	4086      	lsls	r6, r0
 8006956:	4084      	lsls	r4, r0
 8006958:	ea22 0206 	bic.w	r2, r2, r6
 800695c:	4322      	orrs	r2, r4
 800695e:	615a      	str	r2, [r3, #20]
 8006960:	e755      	b.n	800680e <HAL_ADC_ConfigChannel+0x212>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8006962:	3a5a      	subs	r2, #90	; 0x5a
 8006964:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8006966:	261f      	movs	r6, #31
 8006968:	4096      	lsls	r6, r2
 800696a:	ea20 0006 	bic.w	r0, r0, r6
 800696e:	fa01 f202 	lsl.w	r2, r1, r2
 8006972:	4302      	orrs	r2, r0
 8006974:	63da      	str	r2, [r3, #60]	; 0x3c
 8006976:	e69f      	b.n	80066b8 <HAL_ADC_ConfigChannel+0xbc>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8006978:	6edf      	ldr	r7, [r3, #108]	; 0x6c
 800697a:	4836      	ldr	r0, [pc, #216]	; (8006a54 <HAL_ADC_ConfigChannel+0x458>)
 800697c:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8006980:	4038      	ands	r0, r7
 8006982:	4330      	orrs	r0, r6
 8006984:	4302      	orrs	r2, r0
 8006986:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8006988:	e72e      	b.n	80067e8 <HAL_ADC_ConfigChannel+0x1ec>
      MODIFY_REG(hadc->Instance->OFR3               ,
 800698a:	6e9f      	ldr	r7, [r3, #104]	; 0x68
 800698c:	4831      	ldr	r0, [pc, #196]	; (8006a54 <HAL_ADC_ConfigChannel+0x458>)
 800698e:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8006992:	4038      	ands	r0, r7
 8006994:	4330      	orrs	r0, r6
 8006996:	4302      	orrs	r2, r0
 8006998:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 800699a:	e725      	b.n	80067e8 <HAL_ADC_ConfigChannel+0x1ec>
      MODIFY_REG(hadc->Instance->OFR2               ,
 800699c:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 800699e:	482d      	ldr	r0, [pc, #180]	; (8006a54 <HAL_ADC_ConfigChannel+0x458>)
 80069a0:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 80069a4:	4038      	ands	r0, r7
 80069a6:	4330      	orrs	r0, r6
 80069a8:	4302      	orrs	r2, r0
 80069aa:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 80069ac:	e71c      	b.n	80067e8 <HAL_ADC_ConfigChannel+0x1ec>
      MODIFY_REG(hadc->Instance->OFR1               ,
 80069ae:	6e1f      	ldr	r7, [r3, #96]	; 0x60
 80069b0:	4828      	ldr	r0, [pc, #160]	; (8006a54 <HAL_ADC_ConfigChannel+0x458>)
 80069b2:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 80069b6:	4038      	ands	r0, r7
 80069b8:	4330      	orrs	r0, r6
 80069ba:	4302      	orrs	r2, r0
 80069bc:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 80069be:	e713      	b.n	80067e8 <HAL_ADC_ConfigChannel+0x1ec>
 80069c0:	4c25      	ldr	r4, [pc, #148]	; (8006a58 <HAL_ADC_ConfigChannel+0x45c>)
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80069c2:	6898      	ldr	r0, [r3, #8]
 80069c4:	f000 0003 	and.w	r0, r0, #3
 80069c8:	2801      	cmp	r0, #1
 80069ca:	d026      	beq.n	8006a1a <HAL_ADC_ConfigChannel+0x41e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80069cc:	68a0      	ldr	r0, [r4, #8]
 80069ce:	f000 0003 	and.w	r0, r0, #3
 80069d2:	2801      	cmp	r0, #1
 80069d4:	d037      	beq.n	8006a46 <HAL_ADC_ConfigChannel+0x44a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80069d6:	2910      	cmp	r1, #16
 80069d8:	f47f af49 	bne.w	800686e <HAL_ADC_ConfigChannel+0x272>
 80069dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80069e0:	f47f af4e 	bne.w	8006880 <HAL_ADC_ConfigChannel+0x284>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80069e4:	4b1d      	ldr	r3, [pc, #116]	; (8006a5c <HAL_ADC_ConfigChannel+0x460>)
 80069e6:	481e      	ldr	r0, [pc, #120]	; (8006a60 <HAL_ADC_ConfigChannel+0x464>)
 80069e8:	681b      	ldr	r3, [r3, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80069ea:	6891      	ldr	r1, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80069ec:	fba0 0303 	umull	r0, r3, r0, r3
 80069f0:	0c9b      	lsrs	r3, r3, #18
 80069f2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80069f6:	005b      	lsls	r3, r3, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80069f8:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80069fc:	6091      	str	r1, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80069fe:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8006a00:	9b01      	ldr	r3, [sp, #4]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f43f af3c 	beq.w	8006880 <HAL_ADC_ConfigChannel+0x284>
            wait_loop_index--;
 8006a08:	9b01      	ldr	r3, [sp, #4]
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8006a0e:	9b01      	ldr	r3, [sp, #4]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d1f9      	bne.n	8006a08 <HAL_ADC_ConfigChannel+0x40c>
 8006a14:	e734      	b.n	8006880 <HAL_ADC_ConfigChannel+0x284>
 8006a16:	4c13      	ldr	r4, [pc, #76]	; (8006a64 <HAL_ADC_ConfigChannel+0x468>)
 8006a18:	e7d3      	b.n	80069c2 <HAL_ADC_ConfigChannel+0x3c6>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8006a1a:	6818      	ldr	r0, [r3, #0]
 8006a1c:	07c6      	lsls	r6, r0, #31
 8006a1e:	d5d5      	bpl.n	80069cc <HAL_ADC_ConfigChannel+0x3d0>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a20:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8006a22:	f043 0320 	orr.w	r3, r3, #32
 8006a26:	646b      	str	r3, [r5, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 8006a28:	2001      	movs	r0, #1
 8006a2a:	e699      	b.n	8006760 <HAL_ADC_ConfigChannel+0x164>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8006a2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006a30:	f47f af26 	bne.w	8006880 <HAL_ADC_ConfigChannel+0x284>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8006a34:	6893      	ldr	r3, [r2, #8]
 8006a36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a3a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006a3c:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8006a3e:	e68f      	b.n	8006760 <HAL_ADC_ConfigChannel+0x164>
 8006a40:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
 8006a44:	e7bd      	b.n	80069c2 <HAL_ADC_ConfigChannel+0x3c6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8006a46:	6820      	ldr	r0, [r4, #0]
 8006a48:	07c0      	lsls	r0, r0, #31
 8006a4a:	d4e9      	bmi.n	8006a20 <HAL_ADC_ConfigChannel+0x424>
 8006a4c:	e7c3      	b.n	80069d6 <HAL_ADC_ConfigChannel+0x3da>
 8006a4e:	bf00      	nop
 8006a50:	50000300 	.word	0x50000300
 8006a54:	83fff000 	.word	0x83fff000
 8006a58:	50000500 	.word	0x50000500
 8006a5c:	2000000c 	.word	0x2000000c
 8006a60:	431bde83 	.word	0x431bde83
 8006a64:	50000100 	.word	0x50000100

08006a68 <HAL_ADCEx_MultiModeConfigChannel>:
{
 8006a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 8006a6a:	6803      	ldr	r3, [r0, #0]
 8006a6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8006a70:	4604      	mov	r4, r0
 8006a72:	460d      	mov	r5, r1
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 8006a74:	d007      	beq.n	8006a86 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006a76:	4a5a      	ldr	r2, [pc, #360]	; (8006be0 <HAL_ADCEx_MultiModeConfigChannel+0x178>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d004      	beq.n	8006a86 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006a7c:	f641 3117 	movw	r1, #6935	; 0x1b17
 8006a80:	4858      	ldr	r0, [pc, #352]	; (8006be4 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 8006a82:	f008 faaf 	bl	800efe4 <assert_failed>
  assert_param(IS_ADC_MODE(multimode->Mode));
 8006a86:	682b      	ldr	r3, [r5, #0]
 8006a88:	2b03      	cmp	r3, #3
 8006a8a:	d90a      	bls.n	8006aa2 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8006a8c:	1f5a      	subs	r2, r3, #5
 8006a8e:	2a02      	cmp	r2, #2
 8006a90:	d918      	bls.n	8006ac4 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8006a92:	2b09      	cmp	r3, #9
 8006a94:	d016      	beq.n	8006ac4 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8006a96:	f641 3118 	movw	r1, #6936	; 0x1b18
 8006a9a:	4852      	ldr	r0, [pc, #328]	; (8006be4 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 8006a9c:	f008 faa2 	bl	800efe4 <assert_failed>
 8006aa0:	682b      	ldr	r3, [r5, #0]
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8006aa2:	b97b      	cbnz	r3, 8006ac4 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8006aa4:	6823      	ldr	r3, [r4, #0]
 8006aa6:	4a50      	ldr	r2, [pc, #320]	; (8006be8 <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 8006aa8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006aac:	d028      	beq.n	8006b00 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d024      	beq.n	8006afc <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8006ab2:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d062      	beq.n	8006b80 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8006aba:	494c      	ldr	r1, [pc, #304]	; (8006bec <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8006abc:	428b      	cmp	r3, r1
 8006abe:	d01f      	beq.n	8006b00 <HAL_ADCEx_MultiModeConfigChannel+0x98>
    return HAL_ERROR;
 8006ac0:	2001      	movs	r0, #1
} 
 8006ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8006ac4:	686b      	ldr	r3, [r5, #4]
 8006ac6:	f433 4200 	bics.w	r2, r3, #32768	; 0x8000
 8006aca:	d007      	beq.n	8006adc <HAL_ADCEx_MultiModeConfigChannel+0x74>
 8006acc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006ad0:	d004      	beq.n	8006adc <HAL_ADCEx_MultiModeConfigChannel+0x74>
 8006ad2:	f641 311b 	movw	r1, #6939	; 0x1b1b
 8006ad6:	4843      	ldr	r0, [pc, #268]	; (8006be4 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 8006ad8:	f008 fa84 	bl	800efe4 <assert_failed>
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8006adc:	68ab      	ldr	r3, [r5, #8]
 8006ade:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8006ae2:	d0df      	beq.n	8006aa4 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8006ae4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ae8:	d0dc      	beq.n	8006aa4 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8006aea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006aee:	d0d9      	beq.n	8006aa4 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8006af0:	f641 311c 	movw	r1, #6940	; 0x1b1c
 8006af4:	483b      	ldr	r0, [pc, #236]	; (8006be4 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 8006af6:	f008 fa75 	bl	800efe4 <assert_failed>
 8006afa:	e7d3      	b.n	8006aa4 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8006afc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 8006b00:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
 8006b04:	2901      	cmp	r1, #1
 8006b06:	d040      	beq.n	8006b8a <HAL_ADCEx_MultiModeConfigChannel+0x122>
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8006b08:	6899      	ldr	r1, [r3, #8]
  __HAL_LOCK(hadc);
 8006b0a:	2001      	movs	r0, #1
 8006b0c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8006b10:	0748      	lsls	r0, r1, #29
 8006b12:	d508      	bpl.n	8006b26 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b14:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006b16:	f043 0320 	orr.w	r3, r3, #32
 8006b1a:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8006b1c:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8006b1e:	2300      	movs	r3, #0
 8006b20:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
} 
 8006b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8006b26:	6891      	ldr	r1, [r2, #8]
 8006b28:	0749      	lsls	r1, r1, #29
 8006b2a:	d4f3      	bmi.n	8006b14 <HAL_ADCEx_MultiModeConfigChannel+0xac>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006b2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006b30:	d053      	beq.n	8006bda <HAL_ADCEx_MultiModeConfigChannel+0x172>
 8006b32:	4e2d      	ldr	r6, [pc, #180]	; (8006be8 <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 8006b34:	492e      	ldr	r1, [pc, #184]	; (8006bf0 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8006b36:	482f      	ldr	r0, [pc, #188]	; (8006bf4 <HAL_ADCEx_MultiModeConfigChannel+0x18c>)
 8006b38:	42b3      	cmp	r3, r6
 8006b3a:	bf08      	it	eq
 8006b3c:	4601      	moveq	r1, r0
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8006b3e:	6828      	ldr	r0, [r5, #0]
 8006b40:	b328      	cbz	r0, 8006b8e <HAL_ADCEx_MultiModeConfigChannel+0x126>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8006b42:	688f      	ldr	r7, [r1, #8]
 8006b44:	686e      	ldr	r6, [r5, #4]
 8006b46:	f427 4c60 	bic.w	ip, r7, #57344	; 0xe000
 8006b4a:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8006b4c:	ea46 3647 	orr.w	r6, r6, r7, lsl #13
 8006b50:	ea46 060c 	orr.w	r6, r6, ip
 8006b54:	608e      	str	r6, [r1, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8006b56:	689e      	ldr	r6, [r3, #8]
 8006b58:	f006 0603 	and.w	r6, r6, #3
 8006b5c:	2e01      	cmp	r6, #1
 8006b5e:	d030      	beq.n	8006bc2 <HAL_ADCEx_MultiModeConfigChannel+0x15a>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8006b60:	6893      	ldr	r3, [r2, #8]
 8006b62:	f003 0303 	and.w	r3, r3, #3
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d033      	beq.n	8006bd2 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8006b6a:	688b      	ldr	r3, [r1, #8]
 8006b6c:	68aa      	ldr	r2, [r5, #8]
 8006b6e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006b72:	4310      	orrs	r0, r2
 8006b74:	f023 030f 	bic.w	r3, r3, #15
 8006b78:	4318      	orrs	r0, r3
 8006b7a:	6088      	str	r0, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	e7ce      	b.n	8006b1e <HAL_ADCEx_MultiModeConfigChannel+0xb6>
  __HAL_LOCK(hadc);
 8006b80:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
 8006b84:	4a19      	ldr	r2, [pc, #100]	; (8006bec <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8006b86:	2901      	cmp	r1, #1
 8006b88:	d1be      	bne.n	8006b08 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8006b8a:	2002      	movs	r0, #2
} 
 8006b8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006b8e:	6888      	ldr	r0, [r1, #8]
 8006b90:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8006b94:	6088      	str	r0, [r1, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8006b96:	6898      	ldr	r0, [r3, #8]
 8006b98:	f000 0003 	and.w	r0, r0, #3
 8006b9c:	2801      	cmp	r0, #1
 8006b9e:	d00c      	beq.n	8006bba <HAL_ADCEx_MultiModeConfigChannel+0x152>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8006ba0:	6893      	ldr	r3, [r2, #8]
 8006ba2:	f003 0303 	and.w	r3, r3, #3
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d00f      	beq.n	8006bca <HAL_ADCEx_MultiModeConfigChannel+0x162>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8006baa:	688b      	ldr	r3, [r1, #8]
 8006bac:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006bb0:	f023 030f 	bic.w	r3, r3, #15
 8006bb4:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006bb6:	2000      	movs	r0, #0
 8006bb8:	e7b1      	b.n	8006b1e <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	07d8      	lsls	r0, r3, #31
 8006bbe:	d4dd      	bmi.n	8006b7c <HAL_ADCEx_MultiModeConfigChannel+0x114>
 8006bc0:	e7ee      	b.n	8006ba0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	07df      	lsls	r7, r3, #31
 8006bc6:	d5cb      	bpl.n	8006b60 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8006bc8:	e7d8      	b.n	8006b7c <HAL_ADCEx_MultiModeConfigChannel+0x114>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8006bca:	6813      	ldr	r3, [r2, #0]
 8006bcc:	07db      	lsls	r3, r3, #31
 8006bce:	d4d5      	bmi.n	8006b7c <HAL_ADCEx_MultiModeConfigChannel+0x114>
 8006bd0:	e7eb      	b.n	8006baa <HAL_ADCEx_MultiModeConfigChannel+0x142>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8006bd2:	6813      	ldr	r3, [r2, #0]
 8006bd4:	07de      	lsls	r6, r3, #31
 8006bd6:	d4d1      	bmi.n	8006b7c <HAL_ADCEx_MultiModeConfigChannel+0x114>
 8006bd8:	e7c7      	b.n	8006b6a <HAL_ADCEx_MultiModeConfigChannel+0x102>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006bda:	4906      	ldr	r1, [pc, #24]	; (8006bf4 <HAL_ADCEx_MultiModeConfigChannel+0x18c>)
 8006bdc:	e7af      	b.n	8006b3e <HAL_ADCEx_MultiModeConfigChannel+0xd6>
 8006bde:	bf00      	nop
 8006be0:	50000400 	.word	0x50000400
 8006be4:	08014ed4 	.word	0x08014ed4
 8006be8:	50000100 	.word	0x50000100
 8006bec:	50000500 	.word	0x50000500
 8006bf0:	50000700 	.word	0x50000700
 8006bf4:	50000300 	.word	0x50000300

08006bf8 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8006bf8:	1ec3      	subs	r3, r0, #3
 8006bfa:	2b04      	cmp	r3, #4
{
 8006bfc:	b510      	push	{r4, lr}
 8006bfe:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8006c00:	d903      	bls.n	8006c0a <HAL_NVIC_SetPriorityGrouping+0x12>
 8006c02:	21bc      	movs	r1, #188	; 0xbc
 8006c04:	4808      	ldr	r0, [pc, #32]	; (8006c28 <HAL_NVIC_SetPriorityGrouping+0x30>)
 8006c06:	f008 f9ed 	bl	800efe4 <assert_failed>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006c0a:	4a08      	ldr	r2, [pc, #32]	; (8006c2c <HAL_NVIC_SetPriorityGrouping+0x34>)
 8006c0c:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006c0e:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8006c12:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006c14:	0224      	lsls	r4, r4, #8
 8006c16:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006c1a:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
 8006c1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8006c22:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 8006c24:	60d4      	str	r4, [r2, #12]

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006c26:	bd10      	pop	{r4, pc}
 8006c28:	08014f20 	.word	0x08014f20
 8006c2c:	e000ed00 	.word	0xe000ed00

08006c30 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8006c30:	2a0f      	cmp	r2, #15
{
 8006c32:	b570      	push	{r4, r5, r6, lr}
 8006c34:	4616      	mov	r6, r2
 8006c36:	4605      	mov	r5, r0
 8006c38:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8006c3a:	d834      	bhi.n	8006ca6 <HAL_NVIC_SetPriority+0x76>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8006c3c:	2c0f      	cmp	r4, #15
 8006c3e:	d82d      	bhi.n	8006c9c <HAL_NVIC_SetPriority+0x6c>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006c40:	4b1b      	ldr	r3, [pc, #108]	; (8006cb0 <HAL_NVIC_SetPriority+0x80>)
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c48:	f1c3 0107 	rsb	r1, r3, #7
 8006c4c:	2904      	cmp	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c4e:	f103 0204 	add.w	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c52:	bf28      	it	cs
 8006c54:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c56:	2a06      	cmp	r2, #6
 8006c58:	d917      	bls.n	8006c8a <HAL_NVIC_SetPriority+0x5a>
 8006c5a:	3b03      	subs	r3, #3
 8006c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8006c60:	409a      	lsls	r2, r3
 8006c62:	ea26 0602 	bic.w	r6, r6, r2

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c66:	f04f 32ff 	mov.w	r2, #4294967295
 8006c6a:	408a      	lsls	r2, r1
 8006c6c:	ea24 0202 	bic.w	r2, r4, r2
 8006c70:	409a      	lsls	r2, r3
 8006c72:	4332      	orrs	r2, r6
 8006c74:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 8006c76:	2d00      	cmp	r5, #0
 8006c78:	b2d2      	uxtb	r2, r2
 8006c7a:	db09      	blt.n	8006c90 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c7c:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
 8006c80:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
 8006c84:	f885 2300 	strb.w	r2, [r5, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006c88:	bd70      	pop	{r4, r5, r6, pc}
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c8a:	2600      	movs	r6, #0
 8006c8c:	4633      	mov	r3, r6
 8006c8e:	e7ea      	b.n	8006c66 <HAL_NVIC_SetPriority+0x36>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c90:	4b08      	ldr	r3, [pc, #32]	; (8006cb4 <HAL_NVIC_SetPriority+0x84>)
 8006c92:	f005 050f 	and.w	r5, r5, #15
 8006c96:	442b      	add	r3, r5
 8006c98:	761a      	strb	r2, [r3, #24]
 8006c9a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8006c9c:	21d5      	movs	r1, #213	; 0xd5
 8006c9e:	4806      	ldr	r0, [pc, #24]	; (8006cb8 <HAL_NVIC_SetPriority+0x88>)
 8006ca0:	f008 f9a0 	bl	800efe4 <assert_failed>
 8006ca4:	e7cc      	b.n	8006c40 <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8006ca6:	21d4      	movs	r1, #212	; 0xd4
 8006ca8:	4803      	ldr	r0, [pc, #12]	; (8006cb8 <HAL_NVIC_SetPriority+0x88>)
 8006caa:	f008 f99b 	bl	800efe4 <assert_failed>
 8006cae:	e7c5      	b.n	8006c3c <HAL_NVIC_SetPriority+0xc>
 8006cb0:	e000ed00 	.word	0xe000ed00
 8006cb4:	e000ecfc 	.word	0xe000ecfc
 8006cb8:	08014f20 	.word	0x08014f20

08006cbc <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	db08      	blt.n	8006cd2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006cc0:	f000 011f 	and.w	r1, r0, #31
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	0940      	lsrs	r0, r0, #5
 8006cc8:	4a04      	ldr	r2, [pc, #16]	; (8006cdc <HAL_NVIC_EnableIRQ+0x20>)
 8006cca:	408b      	lsls	r3, r1
 8006ccc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8006cd0:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8006cd2:	21e8      	movs	r1, #232	; 0xe8
 8006cd4:	4802      	ldr	r0, [pc, #8]	; (8006ce0 <HAL_NVIC_EnableIRQ+0x24>)
 8006cd6:	f008 b985 	b.w	800efe4 <assert_failed>
 8006cda:	bf00      	nop
 8006cdc:	e000e100 	.word	0xe000e100
 8006ce0:	08014f20 	.word	0x08014f20

08006ce4 <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	db0e      	blt.n	8006d06 <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006ce8:	0943      	lsrs	r3, r0, #5
 8006cea:	3320      	adds	r3, #32
 8006cec:	2201      	movs	r2, #1
 8006cee:	4908      	ldr	r1, [pc, #32]	; (8006d10 <HAL_NVIC_DisableIRQ+0x2c>)
 8006cf0:	f000 001f 	and.w	r0, r0, #31
 8006cf4:	fa02 f000 	lsl.w	r0, r2, r0
 8006cf8:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006cfc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006d00:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8006d04:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8006d06:	21f8      	movs	r1, #248	; 0xf8
 8006d08:	4802      	ldr	r0, [pc, #8]	; (8006d14 <HAL_NVIC_DisableIRQ+0x30>)
 8006d0a:	f008 b96b 	b.w	800efe4 <assert_failed>
 8006d0e:	bf00      	nop
 8006d10:	e000e100 	.word	0xe000e100
 8006d14:	08014f20 	.word	0x08014f20

08006d18 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006d18:	3801      	subs	r0, #1
 8006d1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8006d1e:	d20e      	bcs.n	8006d3e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006d20:	4b08      	ldr	r3, [pc, #32]	; (8006d44 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006d22:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d24:	4c08      	ldr	r4, [pc, #32]	; (8006d48 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006d26:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d28:	20f0      	movs	r0, #240	; 0xf0
 8006d2a:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006d2e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d30:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006d32:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006d34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d36:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8006d38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d3c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8006d3e:	2001      	movs	r0, #1
 8006d40:	4770      	bx	lr
 8006d42:	bf00      	nop
 8006d44:	e000e010 	.word	0xe000e010
 8006d48:	e000ed00 	.word	0xe000ed00

08006d4c <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006d4c:	2800      	cmp	r0, #0
 8006d4e:	db09      	blt.n	8006d64 <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d50:	0943      	lsrs	r3, r0, #5
 8006d52:	3360      	adds	r3, #96	; 0x60
 8006d54:	f000 001f 	and.w	r0, r0, #31
 8006d58:	2201      	movs	r2, #1
 8006d5a:	4903      	ldr	r1, [pc, #12]	; (8006d68 <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8006d5c:	fa02 f000 	lsl.w	r0, r2, r0
 8006d60:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	e000e100 	.word	0xe000e100

08006d6c <HAL_SYSTICK_CLKSourceConfig>:
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8006d6c:	2804      	cmp	r0, #4
{
 8006d6e:	b508      	push	{r3, lr}
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8006d70:	d011      	beq.n	8006d96 <HAL_SYSTICK_CLKSourceConfig+0x2a>
 8006d72:	b928      	cbnz	r0, 8006d80 <HAL_SYSTICK_CLKSourceConfig+0x14>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8006d74:	4a0b      	ldr	r2, [pc, #44]	; (8006da4 <HAL_SYSTICK_CLKSourceConfig+0x38>)
 8006d76:	6813      	ldr	r3, [r2, #0]
 8006d78:	f023 0304 	bic.w	r3, r3, #4
 8006d7c:	6013      	str	r3, [r2, #0]
  }
}
 8006d7e:	bd08      	pop	{r3, pc}
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8006d80:	f240 11e1 	movw	r1, #481	; 0x1e1
 8006d84:	4808      	ldr	r0, [pc, #32]	; (8006da8 <HAL_SYSTICK_CLKSourceConfig+0x3c>)
 8006d86:	f008 f92d 	bl	800efe4 <assert_failed>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8006d8a:	4a06      	ldr	r2, [pc, #24]	; (8006da4 <HAL_SYSTICK_CLKSourceConfig+0x38>)
 8006d8c:	6813      	ldr	r3, [r2, #0]
 8006d8e:	f023 0304 	bic.w	r3, r3, #4
 8006d92:	6013      	str	r3, [r2, #0]
 8006d94:	e7f3      	b.n	8006d7e <HAL_SYSTICK_CLKSourceConfig+0x12>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8006d96:	4a03      	ldr	r2, [pc, #12]	; (8006da4 <HAL_SYSTICK_CLKSourceConfig+0x38>)
 8006d98:	6813      	ldr	r3, [r2, #0]
 8006d9a:	f043 0304 	orr.w	r3, r3, #4
 8006d9e:	6013      	str	r3, [r2, #0]
}
 8006da0:	bd08      	pop	{r3, pc}
 8006da2:	bf00      	nop
 8006da4:	e000e010 	.word	0xe000e010
 8006da8:	08014f20 	.word	0x08014f20

08006dac <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
  /* Check DAC handle */
  if(hdac == NULL)
 8006dac:	b1d8      	cbz	r0, 8006de6 <HAL_DAC_Init+0x3a>
  {
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8006dae:	4b0f      	ldr	r3, [pc, #60]	; (8006dec <HAL_DAC_Init+0x40>)
 8006db0:	6802      	ldr	r2, [r0, #0]
 8006db2:	429a      	cmp	r2, r3
{ 
 8006db4:	b510      	push	{r4, lr}
 8006db6:	4604      	mov	r4, r0
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8006db8:	d004      	beq.n	8006dc4 <HAL_DAC_Init+0x18>
 8006dba:	f240 111f 	movw	r1, #287	; 0x11f
 8006dbe:	480c      	ldr	r0, [pc, #48]	; (8006df0 <HAL_DAC_Init+0x44>)
 8006dc0:	f008 f910 	bl	800efe4 <assert_failed>
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8006dc4:	7923      	ldrb	r3, [r4, #4]
 8006dc6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006dca:	b13b      	cbz	r3, 8006ddc <HAL_DAC_Init+0x30>
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006dcc:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8006dce:	2102      	movs	r1, #2
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006dd0:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8006dd2:	7121      	strb	r1, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 8006dd4:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006dd6:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8006dd8:	7122      	strb	r2, [r4, #4]
}
 8006dda:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8006ddc:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8006dde:	4620      	mov	r0, r4
 8006de0:	f007 ff08 	bl	800ebf4 <HAL_DAC_MspInit>
 8006de4:	e7f2      	b.n	8006dcc <HAL_DAC_Init+0x20>
     return HAL_ERROR;
 8006de6:	2001      	movs	r0, #1
}
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop
 8006dec:	40007400 	.word	0x40007400
 8006df0:	08014f6c 	.word	0x08014f6c

08006df4 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006df4:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006df6:	4a0d      	ldr	r2, [pc, #52]	; (8006e2c <HAL_DAC_Stop+0x38>)
 8006df8:	6803      	ldr	r3, [r0, #0]
 8006dfa:	4293      	cmp	r3, r2
{
 8006dfc:	4605      	mov	r5, r0
 8006dfe:	460c      	mov	r4, r1
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006e00:	d00f      	beq.n	8006e22 <HAL_DAC_Stop+0x2e>
 8006e02:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 8006e06:	480a      	ldr	r0, [pc, #40]	; (8006e30 <HAL_DAC_Stop+0x3c>)
 8006e08:	f008 f8ec 	bl	800efe4 <assert_failed>
 8006e0c:	682b      	ldr	r3, [r5, #0]
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	2101      	movs	r1, #1
 8006e12:	fa01 f404 	lsl.w	r4, r1, r4
 8006e16:	ea22 0404 	bic.w	r4, r2, r4
 8006e1a:	601c      	str	r4, [r3, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
  
  /* Return function status */
  return HAL_OK;
}
 8006e1c:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8006e1e:	7129      	strb	r1, [r5, #4]
}
 8006e20:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006e22:	f031 0210 	bics.w	r2, r1, #16
 8006e26:	d1ec      	bne.n	8006e02 <HAL_DAC_Stop+0xe>
 8006e28:	e7f1      	b.n	8006e0e <HAL_DAC_Stop+0x1a>
 8006e2a:	bf00      	nop
 8006e2c:	40007400 	.word	0x40007400
 8006e30:	08014f6c 	.word	0x08014f6c

08006e34 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006e34:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006e36:	4a2e      	ldr	r2, [pc, #184]	; (8006ef0 <HAL_DAC_Stop_DMA+0xbc>)
 8006e38:	6803      	ldr	r3, [r0, #0]
 8006e3a:	4293      	cmp	r3, r2
{
 8006e3c:	4604      	mov	r4, r0
 8006e3e:	460d      	mov	r5, r1
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006e40:	d034      	beq.n	8006eac <HAL_DAC_Stop_DMA+0x78>
 8006e42:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8006e46:	482b      	ldr	r0, [pc, #172]	; (8006ef4 <HAL_DAC_Stop_DMA+0xc0>)
 8006e48:	f008 f8cc 	bl	800efe4 <assert_failed>
  
  /* Disable the selected DAC channel DMA request */
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006e4c:	6823      	ldr	r3, [r4, #0]
 8006e4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	40a9      	lsls	r1, r5
 8006e56:	ea22 0201 	bic.w	r2, r2, r1
 8006e5a:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	2101      	movs	r1, #1
 8006e60:	40a9      	lsls	r1, r5
 8006e62:	ea22 0201 	bic.w	r2, r2, r1
 8006e66:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA channel */
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8006e68:	b19d      	cbz	r5, 8006e92 <HAL_DAC_Stop_DMA+0x5e>
  /* For all products including channel 2U */
  /* DAC channel 2 is available on top of DAC channel 1U */
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);   
 8006e6a:	68e0      	ldr	r0, [r4, #12]
 8006e6c:	f000 fb56 	bl	800751c <HAL_DMA_Abort>
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8006e70:	6822      	ldr	r2, [r4, #0]
 8006e72:	6813      	ldr	r3, [r2, #0]
 8006e74:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006e78:	6013      	str	r3, [r2, #0]
  }
#endif
    
  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8006e7a:	b9a0      	cbnz	r0, 8006ea6 <HAL_DAC_Stop_DMA+0x72>
    hdac->State = HAL_DAC_STATE_ERROR;      
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	7123      	strb	r3, [r4, #4]
  }
  
  /* Return function status */
  return status;
}
 8006e80:	bd38      	pop	{r3, r4, r5, pc}
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006e88:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	f022 0201 	bic.w	r2, r2, #1
 8006e90:	601a      	str	r2, [r3, #0]
    status = HAL_DMA_Abort(hdac->DMA_Handle1);   
 8006e92:	68a0      	ldr	r0, [r4, #8]
 8006e94:	f000 fb42 	bl	800751c <HAL_DMA_Abort>
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006e98:	6822      	ldr	r2, [r4, #0]
 8006e9a:	6813      	ldr	r3, [r2, #0]
 8006e9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ea0:	6013      	str	r3, [r2, #0]
  if (status != HAL_OK)
 8006ea2:	2800      	cmp	r0, #0
 8006ea4:	d0ea      	beq.n	8006e7c <HAL_DAC_Stop_DMA+0x48>
    hdac->State = HAL_DAC_STATE_ERROR;      
 8006ea6:	2304      	movs	r3, #4
 8006ea8:	7123      	strb	r3, [r4, #4]
}
 8006eaa:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006eac:	2900      	cmp	r1, #0
 8006eae:	d0e8      	beq.n	8006e82 <HAL_DAC_Stop_DMA+0x4e>
 8006eb0:	2910      	cmp	r1, #16
 8006eb2:	d014      	beq.n	8006ede <HAL_DAC_Stop_DMA+0xaa>
 8006eb4:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8006eb8:	480e      	ldr	r0, [pc, #56]	; (8006ef4 <HAL_DAC_Stop_DMA+0xc0>)
 8006eba:	f008 f893 	bl	800efe4 <assert_failed>
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006ebe:	6823      	ldr	r3, [r4, #0]
 8006ec0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	40a9      	lsls	r1, r5
 8006ec8:	ea22 0201 	bic.w	r2, r2, r1
 8006ecc:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	2101      	movs	r1, #1
 8006ed2:	fa01 f505 	lsl.w	r5, r1, r5
 8006ed6:	ea22 0505 	bic.w	r5, r2, r5
 8006eda:	601d      	str	r5, [r3, #0]
 8006edc:	e7c5      	b.n	8006e6a <HAL_DAC_Stop_DMA+0x36>
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006ee4:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006eec:	601a      	str	r2, [r3, #0]
 8006eee:	e7bc      	b.n	8006e6a <HAL_DAC_Stop_DMA+0x36>
 8006ef0:	40007400 	.word	0x40007400
 8006ef4:	08014f6c 	.word	0x08014f6c

08006ef8 <HAL_DAC_ConvCpltCallbackCh1>:
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop

08006efc <HAL_DAC_ConvHalfCpltCallbackCh1>:
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop

08006f00 <HAL_DAC_ErrorCallbackCh1>:
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop

08006f04 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8006f04:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006f06:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006f08:	6923      	ldr	r3, [r4, #16]
 8006f0a:	f043 0304 	orr.w	r3, r3, #4
 8006f0e:	6123      	str	r3, [r4, #16]
    
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8006f10:	4620      	mov	r0, r4
 8006f12:	f7ff fff5 	bl	8006f00 <HAL_DAC_ErrorCallbackCh1>
    
  hdac->State= HAL_DAC_STATE_READY;
 8006f16:	2301      	movs	r3, #1
 8006f18:	7123      	strb	r3, [r4, #4]
}
 8006f1a:	bd10      	pop	{r4, pc}

08006f1c <DAC_DMAHalfConvCpltCh1>:
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8006f1c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8006f1e:	f7ff bfed 	b.w	8006efc <HAL_DAC_ConvHalfCpltCallbackCh1>
 8006f22:	bf00      	nop

08006f24 <DAC_DMAConvCpltCh1>:
{
 8006f24:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006f26:	6a44      	ldr	r4, [r0, #36]	; 0x24
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8006f28:	4620      	mov	r0, r4
 8006f2a:	f7ff ffe5 	bl	8006ef8 <HAL_DAC_ConvCpltCallbackCh1>
  hdac->State= HAL_DAC_STATE_READY;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	7123      	strb	r3, [r4, #4]
}
 8006f32:	bd10      	pop	{r4, pc}

08006f34 <HAL_DAC_Start_DMA>:
{
 8006f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f38:	4604      	mov	r4, r0
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006f3a:	4d3c      	ldr	r5, [pc, #240]	; (800702c <HAL_DAC_Start_DMA+0xf8>)
 8006f3c:	6800      	ldr	r0, [r0, #0]
{
 8006f3e:	9e08      	ldr	r6, [sp, #32]
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006f40:	42a8      	cmp	r0, r5
{
 8006f42:	460f      	mov	r7, r1
 8006f44:	4690      	mov	r8, r2
 8006f46:	4699      	mov	r9, r3
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006f48:	d04f      	beq.n	8006fea <HAL_DAC_Start_DMA+0xb6>
 8006f4a:	f240 117d 	movw	r1, #381	; 0x17d
 8006f4e:	4838      	ldr	r0, [pc, #224]	; (8007030 <HAL_DAC_Start_DMA+0xfc>)
 8006f50:	f008 f848 	bl	800efe4 <assert_failed>
  assert_param(IS_DAC_ALIGN(Alignment));
 8006f54:	f036 0304 	bics.w	r3, r6, #4
 8006f58:	d001      	beq.n	8006f5e <HAL_DAC_Start_DMA+0x2a>
 8006f5a:	2e08      	cmp	r6, #8
 8006f5c:	d149      	bne.n	8006ff2 <HAL_DAC_Start_DMA+0xbe>
  __HAL_LOCK(hdac);
 8006f5e:	7962      	ldrb	r2, [r4, #5]
 8006f60:	2a01      	cmp	r2, #1
 8006f62:	d04e      	beq.n	8007002 <HAL_DAC_Start_DMA+0xce>
  hdac->State = HAL_DAC_STATE_BUSY;
 8006f64:	2302      	movs	r3, #2
 8006f66:	6825      	ldr	r5, [r4, #0]
 8006f68:	7123      	strb	r3, [r4, #4]
  __HAL_LOCK(hdac);
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	7162      	strb	r2, [r4, #5]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8006f6e:	682b      	ldr	r3, [r5, #0]
  if(Channel == DAC_CHANNEL_1)
 8006f70:	b9cf      	cbnz	r7, 8006fa6 <HAL_DAC_Start_DMA+0x72>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8006f72:	68a0      	ldr	r0, [r4, #8]
 8006f74:	4a2f      	ldr	r2, [pc, #188]	; (8007034 <HAL_DAC_Start_DMA+0x100>)
 8006f76:	6282      	str	r2, [r0, #40]	; 0x28
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8006f78:	492f      	ldr	r1, [pc, #188]	; (8007038 <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8006f7a:	4a30      	ldr	r2, [pc, #192]	; (800703c <HAL_DAC_Start_DMA+0x108>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8006f7c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    switch(Alignment)
 8006f80:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8006f82:	e9c0 120b 	strd	r1, r2, [r0, #44]	; 0x2c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8006f86:	602b      	str	r3, [r5, #0]
    switch(Alignment)
 8006f88:	d04d      	beq.n	8007026 <HAL_DAC_Start_DMA+0xf2>
 8006f8a:	2e08      	cmp	r6, #8
 8006f8c:	d048      	beq.n	8007020 <HAL_DAC_Start_DMA+0xec>
 8006f8e:	2e00      	cmp	r6, #0
 8006f90:	d03a      	beq.n	8007008 <HAL_DAC_Start_DMA+0xd4>
  if(Channel == DAC_CHANNEL_1)
 8006f92:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006f94:	682e      	ldr	r6, [r5, #0]
 8006f96:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8006f9a:	464b      	mov	r3, r9
 8006f9c:	4641      	mov	r1, r8
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006f9e:	602e      	str	r6, [r5, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8006fa0:	f000 fa62 	bl	8007468 <HAL_DMA_Start_IT>
 8006fa4:	e017      	b.n	8006fd6 <HAL_DAC_Start_DMA+0xa2>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8006fa6:	68e0      	ldr	r0, [r4, #12]
 8006fa8:	4a25      	ldr	r2, [pc, #148]	; (8007040 <HAL_DAC_Start_DMA+0x10c>)
 8006faa:	6282      	str	r2, [r0, #40]	; 0x28
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8006fac:	4925      	ldr	r1, [pc, #148]	; (8007044 <HAL_DAC_Start_DMA+0x110>)
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8006fae:	4a26      	ldr	r2, [pc, #152]	; (8007048 <HAL_DAC_Start_DMA+0x114>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8006fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    switch(Alignment)
 8006fb4:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8006fb6:	e9c0 120b 	strd	r1, r2, [r0, #44]	; 0x2c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8006fba:	602b      	str	r3, [r5, #0]
    switch(Alignment)
 8006fbc:	d02d      	beq.n	800701a <HAL_DAC_Start_DMA+0xe6>
 8006fbe:	2e08      	cmp	r6, #8
 8006fc0:	d028      	beq.n	8007014 <HAL_DAC_Start_DMA+0xe0>
 8006fc2:	b326      	cbz	r6, 800700e <HAL_DAC_Start_DMA+0xda>
  if(Channel == DAC_CHANNEL_1)
 8006fc4:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8006fc6:	682e      	ldr	r6, [r5, #0]
 8006fc8:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8006fcc:	464b      	mov	r3, r9
 8006fce:	4641      	mov	r1, r8
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8006fd0:	602e      	str	r6, [r5, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8006fd2:	f000 fa49 	bl	8007468 <HAL_DMA_Start_IT>
  __HAL_DAC_ENABLE(hdac, Channel);
 8006fd6:	6823      	ldr	r3, [r4, #0]
 8006fd8:	2101      	movs	r1, #1
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	40b9      	lsls	r1, r7
 8006fde:	4311      	orrs	r1, r2
  __HAL_UNLOCK(hdac);
 8006fe0:	2000      	movs	r0, #0
 8006fe2:	7160      	strb	r0, [r4, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 8006fe4:	6019      	str	r1, [r3, #0]
}
 8006fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
 8006fea:	f031 0310 	bics.w	r3, r1, #16
 8006fee:	d0b1      	beq.n	8006f54 <HAL_DAC_Start_DMA+0x20>
 8006ff0:	e7ab      	b.n	8006f4a <HAL_DAC_Start_DMA+0x16>
  assert_param(IS_DAC_ALIGN(Alignment));
 8006ff2:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 8006ff6:	480e      	ldr	r0, [pc, #56]	; (8007030 <HAL_DAC_Start_DMA+0xfc>)
 8006ff8:	f007 fff4 	bl	800efe4 <assert_failed>
  __HAL_LOCK(hdac);
 8006ffc:	7962      	ldrb	r2, [r4, #5]
 8006ffe:	2a01      	cmp	r2, #1
 8007000:	d1b0      	bne.n	8006f64 <HAL_DAC_Start_DMA+0x30>
 8007002:	2002      	movs	r0, #2
}
 8007004:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8007008:	f105 0208 	add.w	r2, r5, #8
        break;
 800700c:	e7c2      	b.n	8006f94 <HAL_DAC_Start_DMA+0x60>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800700e:	f105 0214 	add.w	r2, r5, #20
        break;
 8007012:	e7d8      	b.n	8006fc6 <HAL_DAC_Start_DMA+0x92>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8007014:	f105 021c 	add.w	r2, r5, #28
        break;
 8007018:	e7d5      	b.n	8006fc6 <HAL_DAC_Start_DMA+0x92>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800701a:	f105 0218 	add.w	r2, r5, #24
        break;
 800701e:	e7d2      	b.n	8006fc6 <HAL_DAC_Start_DMA+0x92>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8007020:	f105 0210 	add.w	r2, r5, #16
        break;
 8007024:	e7b6      	b.n	8006f94 <HAL_DAC_Start_DMA+0x60>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8007026:	f105 020c 	add.w	r2, r5, #12
        break;
 800702a:	e7b3      	b.n	8006f94 <HAL_DAC_Start_DMA+0x60>
 800702c:	40007400 	.word	0x40007400
 8007030:	08014fb4 	.word	0x08014fb4
 8007034:	08006f25 	.word	0x08006f25
 8007038:	08006f1d 	.word	0x08006f1d
 800703c:	08006f05 	.word	0x08006f05
 8007040:	080070f1 	.word	0x080070f1
 8007044:	08007105 	.word	0x08007105
 8007048:	08007115 	.word	0x08007115

0800704c <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 800704c:	680b      	ldr	r3, [r1, #0]
{
 800704e:	b570      	push	{r4, r5, r6, lr}
 8007050:	4616      	mov	r6, r2
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8007052:	f033 0204 	bics.w	r2, r3, #4
{
 8007056:	460d      	mov	r5, r1
 8007058:	4604      	mov	r4, r0
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 800705a:	d012      	beq.n	8007082 <HAL_DAC_ConfigChannel+0x36>
 800705c:	f023 0208 	bic.w	r2, r3, #8
 8007060:	2a24      	cmp	r2, #36	; 0x24
 8007062:	d00e      	beq.n	8007082 <HAL_DAC_ConfigChannel+0x36>
 8007064:	f023 0210 	bic.w	r2, r3, #16
 8007068:	2a0c      	cmp	r2, #12
 800706a:	d00a      	beq.n	8007082 <HAL_DAC_ConfigChannel+0x36>
 800706c:	f023 0220 	bic.w	r2, r3, #32
 8007070:	2a14      	cmp	r2, #20
 8007072:	d006      	beq.n	8007082 <HAL_DAC_ConfigChannel+0x36>
 8007074:	2b3c      	cmp	r3, #60	; 0x3c
 8007076:	d004      	beq.n	8007082 <HAL_DAC_ConfigChannel+0x36>
 8007078:	f44f 7144 	mov.w	r1, #784	; 0x310
 800707c:	481a      	ldr	r0, [pc, #104]	; (80070e8 <HAL_DAC_ConfigChannel+0x9c>)
 800707e:	f007 ffb1 	bl	800efe4 <assert_failed>
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
 8007082:	686b      	ldr	r3, [r5, #4]
 8007084:	f033 0302 	bics.w	r3, r3, #2
 8007088:	d004      	beq.n	8007094 <HAL_DAC_ConfigChannel+0x48>
 800708a:	f240 311e 	movw	r1, #798	; 0x31e
 800708e:	4816      	ldr	r0, [pc, #88]	; (80070e8 <HAL_DAC_ConfigChannel+0x9c>)
 8007090:	f007 ffa8 	bl	800efe4 <assert_failed>
  assert_param(IS_DAC_CHANNEL(Channel));   
 8007094:	f036 0310 	bics.w	r3, r6, #16
 8007098:	d004      	beq.n	80070a4 <HAL_DAC_ConfigChannel+0x58>
 800709a:	f44f 7148 	mov.w	r1, #800	; 0x320
 800709e:	4812      	ldr	r0, [pc, #72]	; (80070e8 <HAL_DAC_ConfigChannel+0x9c>)
 80070a0:	f007 ffa0 	bl	800efe4 <assert_failed>
  __HAL_LOCK(hdac);
 80070a4:	7963      	ldrb	r3, [r4, #5]
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d01b      	beq.n	80070e2 <HAL_DAC_ConfigChannel+0x96>
  hdac->State = HAL_DAC_STATE_BUSY;
 80070aa:	2302      	movs	r3, #2
 80070ac:	7123      	strb	r3, [r4, #4]
  tmpreg1 = hdac->Instance->CR;
 80070ae:	6821      	ldr	r1, [r4, #0]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80070b0:	e9d5 3500 	ldrd	r3, r5, [r5]
  tmpreg1 = hdac->Instance->CR;
 80070b4:	680a      	ldr	r2, [r1, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80070b6:	f640 70fe 	movw	r0, #4094	; 0xffe
 80070ba:	40b0      	lsls	r0, r6
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80070bc:	432b      	orrs	r3, r5
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80070be:	ea22 0200 	bic.w	r2, r2, r0
  tmpreg1 |= tmpreg2 << Channel;
 80070c2:	40b3      	lsls	r3, r6
 80070c4:	4313      	orrs	r3, r2
  hdac->Instance->CR = tmpreg1;
 80070c6:	600b      	str	r3, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80070c8:	680b      	ldr	r3, [r1, #0]
 80070ca:	22c0      	movs	r2, #192	; 0xc0
 80070cc:	fa02 f606 	lsl.w	r6, r2, r6
 80070d0:	ea23 0606 	bic.w	r6, r3, r6
  hdac->State = HAL_DAC_STATE_READY;
 80070d4:	2201      	movs	r2, #1
  __HAL_UNLOCK(hdac);
 80070d6:	2300      	movs	r3, #0
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80070d8:	600e      	str	r6, [r1, #0]
  return HAL_OK;
 80070da:	4618      	mov	r0, r3
  hdac->State = HAL_DAC_STATE_READY;
 80070dc:	7122      	strb	r2, [r4, #4]
  __HAL_UNLOCK(hdac);
 80070de:	7163      	strb	r3, [r4, #5]
}
 80070e0:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdac);
 80070e2:	2002      	movs	r0, #2
}
 80070e4:	bd70      	pop	{r4, r5, r6, pc}
 80070e6:	bf00      	nop
 80070e8:	08014fb4 	.word	0x08014fb4

080070ec <HAL_DACEx_ConvCpltCallbackCh2>:
}
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop

080070f0 <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80070f0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80070f2:	6a44      	ldr	r4, [r0, #36]	; 0x24
  
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80070f4:	4620      	mov	r0, r4
 80070f6:	f7ff fff9 	bl	80070ec <HAL_DACEx_ConvCpltCallbackCh2>
  
  hdac->State= HAL_DAC_STATE_READY;
 80070fa:	2301      	movs	r3, #1
 80070fc:	7123      	strb	r3, [r4, #4]
}
 80070fe:	bd10      	pop	{r4, pc}

08007100 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8007100:	4770      	bx	lr
 8007102:	bf00      	nop

08007104 <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8007104:	b508      	push	{r3, lr}
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
    /* Conversion complete callback */
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8007106:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8007108:	f7ff fffa 	bl	8007100 <HAL_DACEx_ConvHalfCpltCallbackCh2>
}
 800710c:	bd08      	pop	{r3, pc}
 800710e:	bf00      	nop

08007110 <HAL_DACEx_ErrorCallbackCh2>:
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop

08007114 <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8007114:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007116:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007118:	6923      	ldr	r3, [r4, #16]
 800711a:	f043 0304 	orr.w	r3, r3, #4
 800711e:	6123      	str	r3, [r4, #16]
    
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8007120:	4620      	mov	r0, r4
 8007122:	f7ff fff5 	bl	8007110 <HAL_DACEx_ErrorCallbackCh2>
    
  hdac->State= HAL_DAC_STATE_READY;
 8007126:	2301      	movs	r3, #1
 8007128:	7123      	strb	r3, [r4, #4]
}
 800712a:	bd10      	pop	{r4, pc}

0800712c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800712c:	2800      	cmp	r0, #0
 800712e:	f000 808c 	beq.w	800724a <HAL_DMA_Init+0x11e>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8007132:	6803      	ldr	r3, [r0, #0]
 8007134:	4a5c      	ldr	r2, [pc, #368]	; (80072a8 <HAL_DMA_Init+0x17c>)
 8007136:	4293      	cmp	r3, r2
{ 
 8007138:	b570      	push	{r4, r5, r6, lr}
 800713a:	4604      	mov	r4, r0
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800713c:	d025      	beq.n	800718a <HAL_DMA_Init+0x5e>
 800713e:	3214      	adds	r2, #20
 8007140:	4293      	cmp	r3, r2
 8007142:	d022      	beq.n	800718a <HAL_DMA_Init+0x5e>
 8007144:	3214      	adds	r2, #20
 8007146:	4293      	cmp	r3, r2
 8007148:	d01f      	beq.n	800718a <HAL_DMA_Init+0x5e>
 800714a:	3214      	adds	r2, #20
 800714c:	4293      	cmp	r3, r2
 800714e:	d01c      	beq.n	800718a <HAL_DMA_Init+0x5e>
 8007150:	3214      	adds	r2, #20
 8007152:	4293      	cmp	r3, r2
 8007154:	d019      	beq.n	800718a <HAL_DMA_Init+0x5e>
 8007156:	3214      	adds	r2, #20
 8007158:	4293      	cmp	r3, r2
 800715a:	d016      	beq.n	800718a <HAL_DMA_Init+0x5e>
 800715c:	3214      	adds	r2, #20
 800715e:	4293      	cmp	r3, r2
 8007160:	d013      	beq.n	800718a <HAL_DMA_Init+0x5e>
 8007162:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8007166:	4293      	cmp	r3, r2
 8007168:	d00f      	beq.n	800718a <HAL_DMA_Init+0x5e>
 800716a:	3214      	adds	r2, #20
 800716c:	4293      	cmp	r3, r2
 800716e:	d00c      	beq.n	800718a <HAL_DMA_Init+0x5e>
 8007170:	3214      	adds	r2, #20
 8007172:	4293      	cmp	r3, r2
 8007174:	d009      	beq.n	800718a <HAL_DMA_Init+0x5e>
 8007176:	3214      	adds	r2, #20
 8007178:	4293      	cmp	r3, r2
 800717a:	d006      	beq.n	800718a <HAL_DMA_Init+0x5e>
 800717c:	3214      	adds	r2, #20
 800717e:	4293      	cmp	r3, r2
 8007180:	d003      	beq.n	800718a <HAL_DMA_Init+0x5e>
 8007182:	21a4      	movs	r1, #164	; 0xa4
 8007184:	4849      	ldr	r0, [pc, #292]	; (80072ac <HAL_DMA_Init+0x180>)
 8007186:	f007 ff2d 	bl	800efe4 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800718a:	6863      	ldr	r3, [r4, #4]
 800718c:	f033 0210 	bics.w	r2, r3, #16
 8007190:	d002      	beq.n	8007198 <HAL_DMA_Init+0x6c>
 8007192:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007196:	d16b      	bne.n	8007270 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007198:	68a3      	ldr	r3, [r4, #8]
 800719a:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 800719e:	d156      	bne.n	800724e <HAL_DMA_Init+0x122>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80071a0:	68e3      	ldr	r3, [r4, #12]
 80071a2:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80071a6:	d15a      	bne.n	800725e <HAL_DMA_Init+0x132>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80071a8:	6923      	ldr	r3, [r4, #16]
 80071aa:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80071ae:	d002      	beq.n	80071b6 <HAL_DMA_Init+0x8a>
 80071b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071b4:	d165      	bne.n	8007282 <HAL_DMA_Init+0x156>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80071b6:	6963      	ldr	r3, [r4, #20]
 80071b8:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 80071bc:	d002      	beq.n	80071c4 <HAL_DMA_Init+0x98>
 80071be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071c2:	d167      	bne.n	8007294 <HAL_DMA_Init+0x168>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80071c4:	69a3      	ldr	r3, [r4, #24]
 80071c6:	f033 0320 	bics.w	r3, r3, #32
 80071ca:	d003      	beq.n	80071d4 <HAL_DMA_Init+0xa8>
 80071cc:	21aa      	movs	r1, #170	; 0xaa
 80071ce:	4837      	ldr	r0, [pc, #220]	; (80072ac <HAL_DMA_Init+0x180>)
 80071d0:	f007 ff08 	bl	800efe4 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80071d4:	69e0      	ldr	r0, [r4, #28]
 80071d6:	f430 5340 	bics.w	r3, r0, #12288	; 0x3000
 80071da:	d004      	beq.n	80071e6 <HAL_DMA_Init+0xba>
 80071dc:	4833      	ldr	r0, [pc, #204]	; (80072ac <HAL_DMA_Init+0x180>)
 80071de:	21ab      	movs	r1, #171	; 0xab
 80071e0:	f007 ff00 	bl	800efe4 <assert_failed>
 80071e4:	69e0      	ldr	r0, [r4, #28]
 80071e6:	68e2      	ldr	r2, [r4, #12]
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80071e8:	6821      	ldr	r1, [r4, #0]
 80071ea:	6926      	ldr	r6, [r4, #16]
 80071ec:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80071f0:	432b      	orrs	r3, r5
 80071f2:	4313      	orrs	r3, r2
 80071f4:	6965      	ldr	r5, [r4, #20]
 80071f6:	680a      	ldr	r2, [r1, #0]
 80071f8:	4333      	orrs	r3, r6
 80071fa:	432b      	orrs	r3, r5
 80071fc:	69a5      	ldr	r5, [r4, #24]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80071fe:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8007202:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8007206:	432b      	orrs	r3, r5
 8007208:	4313      	orrs	r3, r2
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800720a:	4a29      	ldr	r2, [pc, #164]	; (80072b0 <HAL_DMA_Init+0x184>)
  tmp |=  hdma->Init.Direction        |
 800720c:	4303      	orrs	r3, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800720e:	4291      	cmp	r1, r2
  hdma->Instance->CCR = tmp;  
 8007210:	600b      	str	r3, [r1, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007212:	d911      	bls.n	8007238 <HAL_DMA_Init+0x10c>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007214:	4b27      	ldr	r3, [pc, #156]	; (80072b4 <HAL_DMA_Init+0x188>)
 8007216:	4a28      	ldr	r2, [pc, #160]	; (80072b8 <HAL_DMA_Init+0x18c>)
    hdma->DmaBaseAddress = DMA2;
 8007218:	4d28      	ldr	r5, [pc, #160]	; (80072bc <HAL_DMA_Init+0x190>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800721a:	440b      	add	r3, r1
 800721c:	fba2 2303 	umull	r2, r3, r2, r3
 8007220:	091b      	lsrs	r3, r3, #4
 8007222:	009b      	lsls	r3, r3, #2
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007224:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8007226:	2201      	movs	r2, #1
 8007228:	e9c4 530f 	strd	r5, r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800722c:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 800722e:	f884 0020 	strb.w	r0, [r4, #32]
  hdma->State = HAL_DMA_STATE_READY;
 8007232:	f884 2021 	strb.w	r2, [r4, #33]	; 0x21
}  
 8007236:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007238:	4b21      	ldr	r3, [pc, #132]	; (80072c0 <HAL_DMA_Init+0x194>)
 800723a:	4a1f      	ldr	r2, [pc, #124]	; (80072b8 <HAL_DMA_Init+0x18c>)
    hdma->DmaBaseAddress = DMA1;
 800723c:	4d21      	ldr	r5, [pc, #132]	; (80072c4 <HAL_DMA_Init+0x198>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800723e:	440b      	add	r3, r1
 8007240:	fba2 2303 	umull	r2, r3, r2, r3
 8007244:	091b      	lsrs	r3, r3, #4
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	e7ec      	b.n	8007224 <HAL_DMA_Init+0xf8>
    return HAL_ERROR;
 800724a:	2001      	movs	r0, #1
}  
 800724c:	4770      	bx	lr
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800724e:	21a6      	movs	r1, #166	; 0xa6
 8007250:	4816      	ldr	r0, [pc, #88]	; (80072ac <HAL_DMA_Init+0x180>)
 8007252:	f007 fec7 	bl	800efe4 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8007256:	68e3      	ldr	r3, [r4, #12]
 8007258:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800725c:	d0a4      	beq.n	80071a8 <HAL_DMA_Init+0x7c>
 800725e:	21a7      	movs	r1, #167	; 0xa7
 8007260:	4812      	ldr	r0, [pc, #72]	; (80072ac <HAL_DMA_Init+0x180>)
 8007262:	f007 febf 	bl	800efe4 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8007266:	6923      	ldr	r3, [r4, #16]
 8007268:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800726c:	d0a3      	beq.n	80071b6 <HAL_DMA_Init+0x8a>
 800726e:	e79f      	b.n	80071b0 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8007270:	21a5      	movs	r1, #165	; 0xa5
 8007272:	480e      	ldr	r0, [pc, #56]	; (80072ac <HAL_DMA_Init+0x180>)
 8007274:	f007 feb6 	bl	800efe4 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007278:	68a3      	ldr	r3, [r4, #8]
 800727a:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 800727e:	d08f      	beq.n	80071a0 <HAL_DMA_Init+0x74>
 8007280:	e7e5      	b.n	800724e <HAL_DMA_Init+0x122>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8007282:	21a8      	movs	r1, #168	; 0xa8
 8007284:	4809      	ldr	r0, [pc, #36]	; (80072ac <HAL_DMA_Init+0x180>)
 8007286:	f007 fead 	bl	800efe4 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800728a:	6963      	ldr	r3, [r4, #20]
 800728c:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8007290:	d098      	beq.n	80071c4 <HAL_DMA_Init+0x98>
 8007292:	e794      	b.n	80071be <HAL_DMA_Init+0x92>
 8007294:	21a9      	movs	r1, #169	; 0xa9
 8007296:	4805      	ldr	r0, [pc, #20]	; (80072ac <HAL_DMA_Init+0x180>)
 8007298:	f007 fea4 	bl	800efe4 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800729c:	69a3      	ldr	r3, [r4, #24]
 800729e:	f033 0320 	bics.w	r3, r3, #32
 80072a2:	d097      	beq.n	80071d4 <HAL_DMA_Init+0xa8>
 80072a4:	e792      	b.n	80071cc <HAL_DMA_Init+0xa0>
 80072a6:	bf00      	nop
 80072a8:	40020008 	.word	0x40020008
 80072ac:	08015000 	.word	0x08015000
 80072b0:	40020407 	.word	0x40020407
 80072b4:	bffdfbf8 	.word	0xbffdfbf8
 80072b8:	cccccccd 	.word	0xcccccccd
 80072bc:	40020400 	.word	0x40020400
 80072c0:	bffdfff8 	.word	0xbffdfff8
 80072c4:	40020000 	.word	0x40020000

080072c8 <HAL_DMA_DeInit>:
  if(NULL == hdma)
 80072c8:	2800      	cmp	r0, #0
 80072ca:	d05d      	beq.n	8007388 <HAL_DMA_DeInit+0xc0>
{
 80072cc:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80072ce:	4a39      	ldr	r2, [pc, #228]	; (80073b4 <HAL_DMA_DeInit+0xec>)
 80072d0:	6803      	ldr	r3, [r0, #0]
 80072d2:	4293      	cmp	r3, r2
 80072d4:	4604      	mov	r4, r0
 80072d6:	d034      	beq.n	8007342 <HAL_DMA_DeInit+0x7a>
 80072d8:	3214      	adds	r2, #20
 80072da:	4293      	cmp	r3, r2
 80072dc:	d031      	beq.n	8007342 <HAL_DMA_DeInit+0x7a>
 80072de:	3214      	adds	r2, #20
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d02e      	beq.n	8007342 <HAL_DMA_DeInit+0x7a>
 80072e4:	3214      	adds	r2, #20
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d02b      	beq.n	8007342 <HAL_DMA_DeInit+0x7a>
 80072ea:	3214      	adds	r2, #20
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d028      	beq.n	8007342 <HAL_DMA_DeInit+0x7a>
 80072f0:	3214      	adds	r2, #20
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d025      	beq.n	8007342 <HAL_DMA_DeInit+0x7a>
 80072f6:	3214      	adds	r2, #20
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d022      	beq.n	8007342 <HAL_DMA_DeInit+0x7a>
 80072fc:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8007300:	4293      	cmp	r3, r2
 8007302:	d043      	beq.n	800738c <HAL_DMA_DeInit+0xc4>
 8007304:	3214      	adds	r2, #20
 8007306:	4293      	cmp	r3, r2
 8007308:	d040      	beq.n	800738c <HAL_DMA_DeInit+0xc4>
 800730a:	3214      	adds	r2, #20
 800730c:	4293      	cmp	r3, r2
 800730e:	d03d      	beq.n	800738c <HAL_DMA_DeInit+0xc4>
 8007310:	3214      	adds	r2, #20
 8007312:	4293      	cmp	r3, r2
 8007314:	d03a      	beq.n	800738c <HAL_DMA_DeInit+0xc4>
 8007316:	3214      	adds	r2, #20
 8007318:	4293      	cmp	r3, r2
 800731a:	d037      	beq.n	800738c <HAL_DMA_DeInit+0xc4>
 800731c:	21e0      	movs	r1, #224	; 0xe0
 800731e:	4826      	ldr	r0, [pc, #152]	; (80073b8 <HAL_DMA_DeInit+0xf0>)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007320:	4d26      	ldr	r5, [pc, #152]	; (80073bc <HAL_DMA_DeInit+0xf4>)
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8007322:	f007 fe5f 	bl	800efe4 <assert_failed>
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007326:	6823      	ldr	r3, [r4, #0]
 8007328:	6818      	ldr	r0, [r3, #0]
  hdma->Instance->CCR  = 0U;
 800732a:	2200      	movs	r2, #0
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 800732c:	f020 0001 	bic.w	r0, r0, #1
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007330:	42ab      	cmp	r3, r5
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007332:	6018      	str	r0, [r3, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007334:	4619      	mov	r1, r3
  hdma->Instance->CCR  = 0U;
 8007336:	601a      	str	r2, [r3, #0]
  hdma->Instance->CNDTR = 0U;
 8007338:	605a      	str	r2, [r3, #4]
  hdma->Instance->CPAR  = 0U;
 800733a:	609a      	str	r2, [r3, #8]
  hdma->Instance->CMAR = 0U;
 800733c:	60da      	str	r2, [r3, #12]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800733e:	d82f      	bhi.n	80073a0 <HAL_DMA_DeInit+0xd8>
 8007340:	e009      	b.n	8007356 <HAL_DMA_DeInit+0x8e>
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007342:	6819      	ldr	r1, [r3, #0]
  hdma->Instance->CCR  = 0U;
 8007344:	2200      	movs	r2, #0
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007346:	f021 0101 	bic.w	r1, r1, #1
 800734a:	6019      	str	r1, [r3, #0]
  hdma->Instance->CCR  = 0U;
 800734c:	601a      	str	r2, [r3, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800734e:	4619      	mov	r1, r3
  hdma->Instance->CNDTR = 0U;
 8007350:	605a      	str	r2, [r3, #4]
  hdma->Instance->CPAR  = 0U;
 8007352:	609a      	str	r2, [r3, #8]
  hdma->Instance->CMAR = 0U;
 8007354:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007356:	4b1a      	ldr	r3, [pc, #104]	; (80073c0 <HAL_DMA_DeInit+0xf8>)
 8007358:	4a1a      	ldr	r2, [pc, #104]	; (80073c4 <HAL_DMA_DeInit+0xfc>)
    hdma->DmaBaseAddress = DMA1;
 800735a:	4d1b      	ldr	r5, [pc, #108]	; (80073c8 <HAL_DMA_DeInit+0x100>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800735c:	440b      	add	r3, r1
 800735e:	fba2 2303 	umull	r2, r3, r2, r3
 8007362:	091b      	lsrs	r3, r3, #4
 8007364:	009b      	lsls	r3, r3, #2
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007366:	2101      	movs	r1, #1
  hdma->XferCpltCallback = NULL;
 8007368:	2200      	movs	r2, #0
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800736a:	4099      	lsls	r1, r3
 800736c:	e9c4 530f 	strd	r5, r3, [r4, #60]	; 0x3c
  return HAL_OK;
 8007370:	4610      	mov	r0, r2
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007372:	6069      	str	r1, [r5, #4]
  hdma->XferHalfCpltCallback = NULL;
 8007374:	e9c4 220a 	strd	r2, r2, [r4, #40]	; 0x28
  hdma->XferAbortCallback = NULL;
 8007378:	e9c4 220c 	strd	r2, r2, [r4, #48]	; 0x30
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800737c:	63a2      	str	r2, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_RESET;
 800737e:	f884 2021 	strb.w	r2, [r4, #33]	; 0x21
  __HAL_UNLOCK(hdma);
 8007382:	f884 2020 	strb.w	r2, [r4, #32]
}
 8007386:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8007388:	2001      	movs	r0, #1
}
 800738a:	4770      	bx	lr
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 800738c:	6819      	ldr	r1, [r3, #0]
  hdma->Instance->CCR  = 0U;
 800738e:	2200      	movs	r2, #0
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007390:	f021 0101 	bic.w	r1, r1, #1
 8007394:	6019      	str	r1, [r3, #0]
  hdma->Instance->CCR  = 0U;
 8007396:	601a      	str	r2, [r3, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007398:	4619      	mov	r1, r3
  hdma->Instance->CNDTR = 0U;
 800739a:	605a      	str	r2, [r3, #4]
  hdma->Instance->CPAR  = 0U;
 800739c:	609a      	str	r2, [r3, #8]
  hdma->Instance->CMAR = 0U;
 800739e:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80073a0:	4b0a      	ldr	r3, [pc, #40]	; (80073cc <HAL_DMA_DeInit+0x104>)
 80073a2:	4a08      	ldr	r2, [pc, #32]	; (80073c4 <HAL_DMA_DeInit+0xfc>)
    hdma->DmaBaseAddress = DMA2;
 80073a4:	4d0a      	ldr	r5, [pc, #40]	; (80073d0 <HAL_DMA_DeInit+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80073a6:	440b      	add	r3, r1
 80073a8:	fba2 2303 	umull	r2, r3, r2, r3
 80073ac:	091b      	lsrs	r3, r3, #4
 80073ae:	009b      	lsls	r3, r3, #2
 80073b0:	e7d9      	b.n	8007366 <HAL_DMA_DeInit+0x9e>
 80073b2:	bf00      	nop
 80073b4:	40020008 	.word	0x40020008
 80073b8:	08015000 	.word	0x08015000
 80073bc:	40020407 	.word	0x40020407
 80073c0:	bffdfff8 	.word	0xbffdfff8
 80073c4:	cccccccd 	.word	0xcccccccd
 80073c8:	40020000 	.word	0x40020000
 80073cc:	bffdfbf8 	.word	0xbffdfbf8
 80073d0:	40020400 	.word	0x40020400

080073d4 <HAL_DMA_Start>:
{
 80073d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80073d8:	1e5e      	subs	r6, r3, #1
{
 80073da:	461d      	mov	r5, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80073dc:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80073e0:	429e      	cmp	r6, r3
{
 80073e2:	4604      	mov	r4, r0
 80073e4:	460f      	mov	r7, r1
 80073e6:	4690      	mov	r8, r2
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80073e8:	d830      	bhi.n	800744c <HAL_DMA_Start+0x78>
  __HAL_LOCK(hdma);
 80073ea:	f894 3020 	ldrb.w	r3, [r4, #32]
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d035      	beq.n	800745e <HAL_DMA_Start+0x8a>
  if(HAL_DMA_STATE_READY == hdma->State)
 80073f2:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
  __HAL_LOCK(hdma);
 80073f6:	2301      	movs	r3, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80073f8:	4298      	cmp	r0, r3
  __HAL_LOCK(hdma);
 80073fa:	f884 3020 	strb.w	r3, [r4, #32]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80073fe:	f04f 0300 	mov.w	r3, #0
  if(HAL_DMA_STATE_READY == hdma->State)
 8007402:	d11e      	bne.n	8007442 <HAL_DMA_Start+0x6e>
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8007404:	e9d4 620f 	ldrd	r6, r2, [r4, #60]	; 0x3c
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 8007408:	6821      	ldr	r1, [r4, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800740a:	63a3      	str	r3, [r4, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 800740c:	680b      	ldr	r3, [r1, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800740e:	4090      	lsls	r0, r2
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007410:	6862      	ldr	r2, [r4, #4]
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 8007412:	f023 0301 	bic.w	r3, r3, #1
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007416:	2a10      	cmp	r2, #16
  	hdma->State = HAL_DMA_STATE_BUSY;
 8007418:	f04f 0c02 	mov.w	ip, #2
 800741c:	f884 c021 	strb.w	ip, [r4, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 8007420:	600b      	str	r3, [r1, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8007422:	6070      	str	r0, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8007424:	604d      	str	r5, [r1, #4]
    hdma->Instance->CPAR = DstAddress;
 8007426:	bf0b      	itete	eq
 8007428:	f8c1 8008 	streq.w	r8, [r1, #8]
    hdma->Instance->CPAR = SrcAddress;
 800742c:	608f      	strne	r7, [r1, #8]
    hdma->Instance->CMAR = SrcAddress;
 800742e:	60cf      	streq	r7, [r1, #12]
    hdma->Instance->CMAR = DstAddress;
 8007430:	f8c1 800c 	strne.w	r8, [r1, #12]
  	hdma->Instance->CCR |= DMA_CCR_EN;  
 8007434:	680b      	ldr	r3, [r1, #0]
 8007436:	f043 0301 	orr.w	r3, r3, #1
 800743a:	600b      	str	r3, [r1, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800743c:	2000      	movs	r0, #0
} 
 800743e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  	__HAL_UNLOCK(hdma);
 8007442:	f884 3020 	strb.w	r3, [r4, #32]
  	status = HAL_BUSY;
 8007446:	2002      	movs	r0, #2
} 
 8007448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800744c:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8007450:	4804      	ldr	r0, [pc, #16]	; (8007464 <HAL_DMA_Start+0x90>)
 8007452:	f007 fdc7 	bl	800efe4 <assert_failed>
  __HAL_LOCK(hdma);
 8007456:	f894 3020 	ldrb.w	r3, [r4, #32]
 800745a:	2b01      	cmp	r3, #1
 800745c:	d1c9      	bne.n	80073f2 <HAL_DMA_Start+0x1e>
 800745e:	2002      	movs	r0, #2
} 
 8007460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007464:	08015000 	.word	0x08015000

08007468 <HAL_DMA_Start_IT>:
{
 8007468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800746c:	1e5e      	subs	r6, r3, #1
{
 800746e:	461d      	mov	r5, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007470:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8007474:	429e      	cmp	r6, r3
{
 8007476:	4604      	mov	r4, r0
 8007478:	460f      	mov	r7, r1
 800747a:	4690      	mov	r8, r2
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800747c:	d836      	bhi.n	80074ec <HAL_DMA_Start_IT+0x84>
  __HAL_LOCK(hdma);
 800747e:	f894 3020 	ldrb.w	r3, [r4, #32]
 8007482:	2b01      	cmp	r3, #1
 8007484:	d03b      	beq.n	80074fe <HAL_DMA_Start_IT+0x96>
  if(HAL_DMA_STATE_READY == hdma->State)
 8007486:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
  __HAL_LOCK(hdma);
 800748a:	2301      	movs	r3, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800748c:	4298      	cmp	r0, r3
  __HAL_LOCK(hdma);
 800748e:	f884 3020 	strb.w	r3, [r4, #32]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007492:	f04f 0300 	mov.w	r3, #0
  if(HAL_DMA_STATE_READY == hdma->State)
 8007496:	d124      	bne.n	80074e2 <HAL_DMA_Start_IT+0x7a>
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007498:	6821      	ldr	r1, [r4, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800749a:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800749c:	e9d4 620f 	ldrd	r6, r2, [r4, #60]	; 0x3c
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80074a0:	680b      	ldr	r3, [r1, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80074a2:	4090      	lsls	r0, r2
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80074a4:	f023 0301 	bic.w	r3, r3, #1
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80074a8:	6862      	ldr	r2, [r4, #4]
  	hdma->State = HAL_DMA_STATE_BUSY;
 80074aa:	f04f 0c02 	mov.w	ip, #2
 80074ae:	f884 c021 	strb.w	ip, [r4, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80074b2:	600b      	str	r3, [r1, #0]
    if(NULL != hdma->XferHalfCpltCallback )
 80074b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80074b6:	6070      	str	r0, [r6, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80074b8:	2a10      	cmp	r2, #16
  hdma->Instance->CNDTR = DataLength;
 80074ba:	604d      	str	r5, [r1, #4]
    hdma->Instance->CPAR = DstAddress;
 80074bc:	bf0b      	itete	eq
 80074be:	f8c1 8008 	streq.w	r8, [r1, #8]
    hdma->Instance->CPAR = SrcAddress;
 80074c2:	608f      	strne	r7, [r1, #8]
    hdma->Instance->CMAR = SrcAddress;
 80074c4:	60cf      	streq	r7, [r1, #12]
    hdma->Instance->CMAR = DstAddress;
 80074c6:	f8c1 800c 	strne.w	r8, [r1, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80074ca:	b1db      	cbz	r3, 8007504 <HAL_DMA_Start_IT+0x9c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80074cc:	680b      	ldr	r3, [r1, #0]
 80074ce:	f043 030e 	orr.w	r3, r3, #14
 80074d2:	600b      	str	r3, [r1, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80074d4:	680b      	ldr	r3, [r1, #0]
 80074d6:	f043 0301 	orr.w	r3, r3, #1
 80074da:	600b      	str	r3, [r1, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80074dc:	2000      	movs	r0, #0
} 
 80074de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_UNLOCK(hdma); 
 80074e2:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 80074e6:	2002      	movs	r0, #2
} 
 80074e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80074ec:	f240 115d 	movw	r1, #349	; 0x15d
 80074f0:	4809      	ldr	r0, [pc, #36]	; (8007518 <HAL_DMA_Start_IT+0xb0>)
 80074f2:	f007 fd77 	bl	800efe4 <assert_failed>
  __HAL_LOCK(hdma);
 80074f6:	f894 3020 	ldrb.w	r3, [r4, #32]
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d1c3      	bne.n	8007486 <HAL_DMA_Start_IT+0x1e>
 80074fe:	2002      	movs	r0, #2
} 
 8007500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8007504:	680b      	ldr	r3, [r1, #0]
 8007506:	f043 030a 	orr.w	r3, r3, #10
 800750a:	600b      	str	r3, [r1, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800750c:	680b      	ldr	r3, [r1, #0]
 800750e:	f023 0304 	bic.w	r3, r3, #4
 8007512:	600b      	str	r3, [r1, #0]
 8007514:	e7de      	b.n	80074d4 <HAL_DMA_Start_IT+0x6c>
 8007516:	bf00      	nop
 8007518:	08015000 	.word	0x08015000

0800751c <HAL_DMA_Abort>:
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800751c:	6802      	ldr	r2, [r0, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800751e:	6c01      	ldr	r1, [r0, #64]	; 0x40
{
 8007520:	4603      	mov	r3, r0
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8007522:	6810      	ldr	r0, [r2, #0]
 8007524:	f020 000e 	bic.w	r0, r0, #14
{
 8007528:	b430      	push	{r4, r5}
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800752a:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800752c:	6010      	str	r0, [r2, #0]
	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800752e:	6810      	ldr	r0, [r2, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8007530:	2401      	movs	r4, #1
	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007532:	f020 0001 	bic.w	r0, r0, #1
 8007536:	6010      	str	r0, [r2, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8007538:	fa04 f101 	lsl.w	r1, r4, r1
	__HAL_UNLOCK(hdma);
 800753c:	2200      	movs	r2, #0
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800753e:	6069      	str	r1, [r5, #4]
}
 8007540:	4610      	mov	r0, r2
	hdma->State = HAL_DMA_STATE_READY; 
 8007542:	f883 4021 	strb.w	r4, [r3, #33]	; 0x21
	__HAL_UNLOCK(hdma);
 8007546:	f883 2020 	strb.w	r2, [r3, #32]
}
 800754a:	bc30      	pop	{r4, r5}
 800754c:	4770      	bx	lr
 800754e:	bf00      	nop

08007550 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007550:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8007554:	2a02      	cmp	r2, #2
{  
 8007556:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007558:	d003      	beq.n	8007562 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800755a:	2204      	movs	r2, #4
 800755c:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800755e:	2001      	movs	r0, #1
}
 8007560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8007562:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007564:	6c01      	ldr	r1, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8007566:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007568:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
    if(hdma->XferAbortCallback != NULL)
 800756a:	6b45      	ldr	r5, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800756c:	f024 040e 	bic.w	r4, r4, #14
 8007570:	6014      	str	r4, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007572:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007574:	2601      	movs	r6, #1
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007576:	f024 0401 	bic.w	r4, r4, #1
 800757a:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800757c:	fa06 f101 	lsl.w	r1, r6, r1
    __HAL_UNLOCK(hdma);
 8007580:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007582:	6079      	str	r1, [r7, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8007584:	f880 6021 	strb.w	r6, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8007588:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800758c:	b115      	cbz	r5, 8007594 <HAL_DMA_Abort_IT+0x44>
      hdma->XferAbortCallback(hdma);
 800758e:	47a8      	blx	r5
  HAL_StatusTypeDef status = HAL_OK;
 8007590:	4620      	mov	r0, r4
}
 8007592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8007594:	4628      	mov	r0, r5
}
 8007596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007598 <HAL_DMA_IRQHandler>:
{
 8007598:	b470      	push	{r4, r5, r6}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800759a:	e9d0 520f 	ldrd	r5, r2, [r0, #60]	; 0x3c
 800759e:	2304      	movs	r3, #4
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80075a0:	6829      	ldr	r1, [r5, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80075a2:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80075a4:	4093      	lsls	r3, r2
 80075a6:	420b      	tst	r3, r1
  uint32_t source_it = hdma->Instance->CCR;
 80075a8:	6826      	ldr	r6, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80075aa:	d00a      	beq.n	80075c2 <HAL_DMA_IRQHandler+0x2a>
 80075ac:	f016 0f04 	tst.w	r6, #4
 80075b0:	d007      	beq.n	80075c2 <HAL_DMA_IRQHandler+0x2a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80075b2:	6822      	ldr	r2, [r4, #0]
 80075b4:	0692      	lsls	r2, r2, #26
 80075b6:	d537      	bpl.n	8007628 <HAL_DMA_IRQHandler+0x90>
  	if(hdma->XferHalfCpltCallback != NULL)
 80075b8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80075ba:	606b      	str	r3, [r5, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 80075bc:	b1ca      	cbz	r2, 80075f2 <HAL_DMA_IRQHandler+0x5a>
}  
 80075be:	bc70      	pop	{r4, r5, r6}
  		hdma->XferCpltCallback(hdma);
 80075c0:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80075c2:	2302      	movs	r3, #2
 80075c4:	4093      	lsls	r3, r2
 80075c6:	420b      	tst	r3, r1
 80075c8:	d015      	beq.n	80075f6 <HAL_DMA_IRQHandler+0x5e>
 80075ca:	f016 0f02 	tst.w	r6, #2
 80075ce:	d012      	beq.n	80075f6 <HAL_DMA_IRQHandler+0x5e>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80075d0:	6822      	ldr	r2, [r4, #0]
 80075d2:	0692      	lsls	r2, r2, #26
 80075d4:	d406      	bmi.n	80075e4 <HAL_DMA_IRQHandler+0x4c>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80075d6:	6822      	ldr	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 80075d8:	2101      	movs	r1, #1
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80075da:	f022 020a 	bic.w	r2, r2, #10
 80075de:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 80075e0:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 80075e4:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80075e6:	606b      	str	r3, [r5, #4]
  	__HAL_UNLOCK(hdma);
 80075e8:	2300      	movs	r3, #0
 80075ea:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 80075ee:	2a00      	cmp	r2, #0
 80075f0:	d1e5      	bne.n	80075be <HAL_DMA_IRQHandler+0x26>
}  
 80075f2:	bc70      	pop	{r4, r5, r6}
 80075f4:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80075f6:	2308      	movs	r3, #8
 80075f8:	4093      	lsls	r3, r2
 80075fa:	420b      	tst	r3, r1
 80075fc:	d0f9      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x5a>
 80075fe:	0733      	lsls	r3, r6, #28
 8007600:	d5f7      	bpl.n	80075f2 <HAL_DMA_IRQHandler+0x5a>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8007602:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 8007604:	6b01      	ldr	r1, [r0, #48]	; 0x30
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8007606:	f023 030e 	bic.w	r3, r3, #14
 800760a:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800760c:	2301      	movs	r3, #1
 800760e:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 8007612:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007614:	606a      	str	r2, [r5, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007616:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8007618:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 800761c:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8007620:	2900      	cmp	r1, #0
 8007622:	d0e6      	beq.n	80075f2 <HAL_DMA_IRQHandler+0x5a>
}  
 8007624:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8007626:	4708      	bx	r1
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8007628:	6822      	ldr	r2, [r4, #0]
 800762a:	f022 0204 	bic.w	r2, r2, #4
 800762e:	6022      	str	r2, [r4, #0]
 8007630:	e7c2      	b.n	80075b8 <HAL_DMA_IRQHandler+0x20>
 8007632:	bf00      	nop

08007634 <HAL_DMA_RegisterCallback>:
{
 8007634:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8007636:	f890 0020 	ldrb.w	r0, [r0, #32]
 800763a:	2801      	cmp	r0, #1
 800763c:	d01f      	beq.n	800767e <HAL_DMA_RegisterCallback+0x4a>
{
 800763e:	b410      	push	{r4}
  if(HAL_DMA_STATE_READY == hdma->State)
 8007640:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
  __HAL_LOCK(hdma);
 8007644:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8007646:	4284      	cmp	r4, r0
  __HAL_LOCK(hdma);
 8007648:	f883 0020 	strb.w	r0, [r3, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800764c:	d005      	beq.n	800765a <HAL_DMA_RegisterCallback+0x26>
  __HAL_UNLOCK(hdma);
 800764e:	2200      	movs	r2, #0
 8007650:	f883 2020 	strb.w	r2, [r3, #32]
}
 8007654:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007658:	4770      	bx	lr
    switch (CallbackID)
 800765a:	2903      	cmp	r1, #3
 800765c:	d811      	bhi.n	8007682 <HAL_DMA_RegisterCallback+0x4e>
 800765e:	e8df f001 	tbb	[pc, r1]
 8007662:	080b      	.short	0x080b
 8007664:	0205      	.short	0x0205
           hdma->XferAbortCallback = pCallback;
 8007666:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_StatusTypeDef status = HAL_OK;
 8007668:	2000      	movs	r0, #0
           break; 
 800766a:	e7f0      	b.n	800764e <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferErrorCallback = pCallback;
 800766c:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 800766e:	2000      	movs	r0, #0
           break;         
 8007670:	e7ed      	b.n	800764e <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferHalfCpltCallback = pCallback;
 8007672:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8007674:	2000      	movs	r0, #0
           break;         
 8007676:	e7ea      	b.n	800764e <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferCpltCallback = pCallback;
 8007678:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_StatusTypeDef status = HAL_OK;
 800767a:	2000      	movs	r0, #0
           break;
 800767c:	e7e7      	b.n	800764e <HAL_DMA_RegisterCallback+0x1a>
  __HAL_LOCK(hdma);
 800767e:	2002      	movs	r0, #2
}
 8007680:	4770      	bx	lr
           status = HAL_ERROR;
 8007682:	2001      	movs	r0, #1
 8007684:	e7e3      	b.n	800764e <HAL_DMA_RegisterCallback+0x1a>
 8007686:	bf00      	nop

08007688 <HAL_DMA_UnRegisterCallback>:
  __HAL_LOCK(hdma);
 8007688:	f890 3020 	ldrb.w	r3, [r0, #32]
 800768c:	2b01      	cmp	r3, #1
 800768e:	d012      	beq.n	80076b6 <HAL_DMA_UnRegisterCallback+0x2e>
  if(HAL_DMA_STATE_READY == hdma->State)
 8007690:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8007694:	2301      	movs	r3, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8007696:	429a      	cmp	r2, r3
  __HAL_LOCK(hdma);
 8007698:	f880 3020 	strb.w	r3, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800769c:	d004      	beq.n	80076a8 <HAL_DMA_UnRegisterCallback+0x20>
  __HAL_UNLOCK(hdma);
 800769e:	2200      	movs	r2, #0
 80076a0:	f880 2020 	strb.w	r2, [r0, #32]
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	4770      	bx	lr
    switch (CallbackID)
 80076a8:	2904      	cmp	r1, #4
 80076aa:	d819      	bhi.n	80076e0 <HAL_DMA_UnRegisterCallback+0x58>
 80076ac:	e8df f001 	tbb	[pc, r1]
 80076b0:	15120f0c 	.word	0x15120f0c
 80076b4:	06          	.byte	0x06
 80076b5:	00          	.byte	0x00
  __HAL_LOCK(hdma);
 80076b6:	2302      	movs	r3, #2
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	4770      	bx	lr
           hdma->XferCpltCallback = NULL;
 80076bc:	2300      	movs	r3, #0
           hdma->XferHalfCpltCallback = NULL;
 80076be:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
           hdma->XferAbortCallback = NULL;
 80076c2:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
           break; 
 80076c6:	e7ea      	b.n	800769e <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferCpltCallback = NULL;
 80076c8:	2300      	movs	r3, #0
 80076ca:	6283      	str	r3, [r0, #40]	; 0x28
           break;
 80076cc:	e7e7      	b.n	800769e <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferHalfCpltCallback = NULL;
 80076ce:	2300      	movs	r3, #0
 80076d0:	62c3      	str	r3, [r0, #44]	; 0x2c
           break;         
 80076d2:	e7e4      	b.n	800769e <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferErrorCallback = NULL;
 80076d4:	2300      	movs	r3, #0
 80076d6:	6303      	str	r3, [r0, #48]	; 0x30
           break;         
 80076d8:	e7e1      	b.n	800769e <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferAbortCallback = NULL;
 80076da:	2300      	movs	r3, #0
 80076dc:	6343      	str	r3, [r0, #52]	; 0x34
           break; 
 80076de:	e7de      	b.n	800769e <HAL_DMA_UnRegisterCallback+0x16>
           status = HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	e7dc      	b.n	800769e <HAL_DMA_UnRegisterCallback+0x16>

080076e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80076e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80076e8:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
{
 80076ec:	b085      	sub	sp, #20
 80076ee:	4604      	mov	r4, r0
 80076f0:	4688      	mov	r8, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80076f2:	d01e      	beq.n	8007732 <HAL_GPIO_Init+0x4e>
 80076f4:	4bc7      	ldr	r3, [pc, #796]	; (8007a14 <HAL_GPIO_Init+0x330>)
 80076f6:	4298      	cmp	r0, r3
 80076f8:	d01b      	beq.n	8007732 <HAL_GPIO_Init+0x4e>
 80076fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076fe:	4298      	cmp	r0, r3
 8007700:	d017      	beq.n	8007732 <HAL_GPIO_Init+0x4e>
 8007702:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007706:	4298      	cmp	r0, r3
 8007708:	d013      	beq.n	8007732 <HAL_GPIO_Init+0x4e>
 800770a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800770e:	4298      	cmp	r0, r3
 8007710:	d00f      	beq.n	8007732 <HAL_GPIO_Init+0x4e>
 8007712:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007716:	4298      	cmp	r0, r3
 8007718:	d00b      	beq.n	8007732 <HAL_GPIO_Init+0x4e>
 800771a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800771e:	4298      	cmp	r0, r3
 8007720:	d007      	beq.n	8007732 <HAL_GPIO_Init+0x4e>
 8007722:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007726:	4298      	cmp	r0, r3
 8007728:	d003      	beq.n	8007732 <HAL_GPIO_Init+0x4e>
 800772a:	21c3      	movs	r1, #195	; 0xc3
 800772c:	48ba      	ldr	r0, [pc, #744]	; (8007a18 <HAL_GPIO_Init+0x334>)
 800772e:	f007 fc59 	bl	800efe4 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8007732:	f8d8 3000 	ldr.w	r3, [r8]
 8007736:	b29a      	uxth	r2, r3
 8007738:	2a00      	cmp	r2, #0
 800773a:	f000 80cc 	beq.w	80078d6 <HAL_GPIO_Init+0x1f2>
 800773e:	0c1b      	lsrs	r3, r3, #16
 8007740:	041b      	lsls	r3, r3, #16
 8007742:	2b00      	cmp	r3, #0
 8007744:	f040 80c7 	bne.w	80078d6 <HAL_GPIO_Init+0x1f2>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8007748:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800774c:	2b03      	cmp	r3, #3
 800774e:	d917      	bls.n	8007780 <HAL_GPIO_Init+0x9c>
 8007750:	f1a3 0211 	sub.w	r2, r3, #17
 8007754:	2a01      	cmp	r2, #1
 8007756:	d913      	bls.n	8007780 <HAL_GPIO_Init+0x9c>
 8007758:	49b0      	ldr	r1, [pc, #704]	; (8007a1c <HAL_GPIO_Init+0x338>)
 800775a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800775e:	428a      	cmp	r2, r1
 8007760:	d00e      	beq.n	8007780 <HAL_GPIO_Init+0x9c>
 8007762:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8007766:	428b      	cmp	r3, r1
 8007768:	d00a      	beq.n	8007780 <HAL_GPIO_Init+0x9c>
 800776a:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 800776e:	428a      	cmp	r2, r1
 8007770:	d006      	beq.n	8007780 <HAL_GPIO_Init+0x9c>
 8007772:	4aab      	ldr	r2, [pc, #684]	; (8007a20 <HAL_GPIO_Init+0x33c>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d003      	beq.n	8007780 <HAL_GPIO_Init+0x9c>
 8007778:	21c5      	movs	r1, #197	; 0xc5
 800777a:	48a7      	ldr	r0, [pc, #668]	; (8007a18 <HAL_GPIO_Init+0x334>)
 800777c:	f007 fc32 	bl	800efe4 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8007780:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007784:	2b02      	cmp	r3, #2
 8007786:	f200 8127 	bhi.w	80079d8 <HAL_GPIO_Init+0x2f4>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800778a:	f8d8 1000 	ldr.w	r1, [r8]
 800778e:	2900      	cmp	r1, #0
 8007790:	f000 809e 	beq.w	80078d0 <HAL_GPIO_Init+0x1ec>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007794:	4ba3      	ldr	r3, [pc, #652]	; (8007a24 <HAL_GPIO_Init+0x340>)
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007796:	f8df a294 	ldr.w	sl, [pc, #660]	; 8007a2c <HAL_GPIO_Init+0x348>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800779a:	4a9e      	ldr	r2, [pc, #632]	; (8007a14 <HAL_GPIO_Init+0x330>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 800779c:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800779e:	2601      	movs	r6, #1
 80077a0:	40ae      	lsls	r6, r5
    if(iocurrent)
 80077a2:	ea16 0b01 	ands.w	fp, r6, r1
 80077a6:	f000 808e 	beq.w	80078c6 <HAL_GPIO_Init+0x1e2>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80077aa:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80077ae:	f021 0c10 	bic.w	ip, r1, #16
 80077b2:	f1bc 0f02 	cmp.w	ip, #2
 80077b6:	f000 80ba 	beq.w	800792e <HAL_GPIO_Init+0x24a>
 80077ba:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80077be:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 80077c0:	f8d4 e000 	ldr.w	lr, [r4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80077c4:	fa07 f709 	lsl.w	r7, r7, r9
 80077c8:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80077ca:	f001 0003 	and.w	r0, r1, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80077ce:	ea07 0e0e 	and.w	lr, r7, lr
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80077d2:	fa00 f009 	lsl.w	r0, r0, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80077d6:	f10c 3cff 	add.w	ip, ip, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80077da:	ea40 000e 	orr.w	r0, r0, lr
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80077de:	f1bc 0f01 	cmp.w	ip, #1
      GPIOx->MODER = temp;
 80077e2:	6020      	str	r0, [r4, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80077e4:	d97c      	bls.n	80078e0 <HAL_GPIO_Init+0x1fc>
      temp = GPIOx->PUPDR;
 80077e6:	68e6      	ldr	r6, [r4, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80077e8:	f8d8 0008 	ldr.w	r0, [r8, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80077ec:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80077ee:	fa00 f009 	lsl.w	r0, r0, r9
 80077f2:	4338      	orrs	r0, r7
      GPIOx->PUPDR = temp;
 80077f4:	60e0      	str	r0, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80077f6:	00c8      	lsls	r0, r1, #3
 80077f8:	d563      	bpl.n	80078c2 <HAL_GPIO_Init+0x1de>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80077fa:	6998      	ldr	r0, [r3, #24]
 80077fc:	f040 0001 	orr.w	r0, r0, #1
 8007800:	6198      	str	r0, [r3, #24]
 8007802:	6998      	ldr	r0, [r3, #24]
 8007804:	f025 0603 	bic.w	r6, r5, #3
 8007808:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800780c:	f000 0001 	and.w	r0, r0, #1
 8007810:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8007814:	9003      	str	r0, [sp, #12]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8007816:	f005 0703 	and.w	r7, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800781a:	9803      	ldr	r0, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 800781c:	f8d6 c008 	ldr.w	ip, [r6, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8007820:	00bf      	lsls	r7, r7, #2
 8007822:	200f      	movs	r0, #15
 8007824:	40b8      	lsls	r0, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007826:	f1b4 4f90 	cmp.w	r4, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800782a:	ea2c 0000 	bic.w	r0, ip, r0
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800782e:	d021      	beq.n	8007874 <HAL_GPIO_Init+0x190>
 8007830:	4294      	cmp	r4, r2
 8007832:	f000 80d6 	beq.w	80079e2 <HAL_GPIO_Init+0x2fe>
 8007836:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 8007a28 <HAL_GPIO_Init+0x344>
 800783a:	4564      	cmp	r4, ip
 800783c:	f000 80c6 	beq.w	80079cc <HAL_GPIO_Init+0x2e8>
 8007840:	f8df c1ec 	ldr.w	ip, [pc, #492]	; 8007a30 <HAL_GPIO_Init+0x34c>
 8007844:	4564      	cmp	r4, ip
 8007846:	f000 80d8 	beq.w	80079fa <HAL_GPIO_Init+0x316>
 800784a:	f8df c1e8 	ldr.w	ip, [pc, #488]	; 8007a34 <HAL_GPIO_Init+0x350>
 800784e:	4564      	cmp	r4, ip
 8007850:	f000 80d9 	beq.w	8007a06 <HAL_GPIO_Init+0x322>
 8007854:	f8df c1e0 	ldr.w	ip, [pc, #480]	; 8007a38 <HAL_GPIO_Init+0x354>
 8007858:	4564      	cmp	r4, ip
 800785a:	f000 80c8 	beq.w	80079ee <HAL_GPIO_Init+0x30a>
 800785e:	f8df c1dc 	ldr.w	ip, [pc, #476]	; 8007a3c <HAL_GPIO_Init+0x358>
 8007862:	4564      	cmp	r4, ip
 8007864:	bf0c      	ite	eq
 8007866:	f04f 0c06 	moveq.w	ip, #6
 800786a:	f04f 0c07 	movne.w	ip, #7
 800786e:	fa0c f707 	lsl.w	r7, ip, r7
 8007872:	4338      	orrs	r0, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8007874:	60b0      	str	r0, [r6, #8]
        temp = EXTI->IMR;
 8007876:	f8da 0000 	ldr.w	r0, [sl]
        temp &= ~((uint32_t)iocurrent);
 800787a:	ea6f 060b 	mvn.w	r6, fp
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800787e:	03cf      	lsls	r7, r1, #15
        temp &= ~((uint32_t)iocurrent);
 8007880:	bf54      	ite	pl
 8007882:	4030      	andpl	r0, r6
        {
          temp |= iocurrent;
 8007884:	ea4b 0000 	orrmi.w	r0, fp, r0
        }
        EXTI->IMR = temp;
 8007888:	f8ca 0000 	str.w	r0, [sl]

        temp = EXTI->EMR;
 800788c:	f8da 0004 	ldr.w	r0, [sl, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007890:	038f      	lsls	r7, r1, #14
        temp &= ~((uint32_t)iocurrent);
 8007892:	bf54      	ite	pl
 8007894:	4030      	andpl	r0, r6
        {
          temp |= iocurrent;
 8007896:	ea4b 0000 	orrmi.w	r0, fp, r0
        }
        EXTI->EMR = temp;
 800789a:	f8ca 0004 	str.w	r0, [sl, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800789e:	f8da 0008 	ldr.w	r0, [sl, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80078a2:	02cf      	lsls	r7, r1, #11
        temp &= ~((uint32_t)iocurrent);
 80078a4:	bf54      	ite	pl
 80078a6:	4030      	andpl	r0, r6
        {
          temp |= iocurrent;
 80078a8:	ea4b 0000 	orrmi.w	r0, fp, r0
        }
        EXTI->RTSR = temp;
 80078ac:	f8ca 0008 	str.w	r0, [sl, #8]

        temp = EXTI->FTSR;
 80078b0:	f8da 000c 	ldr.w	r0, [sl, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80078b4:	0289      	lsls	r1, r1, #10
        temp &= ~((uint32_t)iocurrent);
 80078b6:	bf54      	ite	pl
 80078b8:	4030      	andpl	r0, r6
        {
          temp |= iocurrent;
 80078ba:	ea4b 0000 	orrmi.w	r0, fp, r0
        }
        EXTI->FTSR = temp;
 80078be:	f8ca 000c 	str.w	r0, [sl, #12]
 80078c2:	f8d8 1000 	ldr.w	r1, [r8]
      }
    }
    
    position++;
 80078c6:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 80078c8:	fa31 f005 	lsrs.w	r0, r1, r5
 80078cc:	f47f af67 	bne.w	800779e <HAL_GPIO_Init+0xba>
  }
}
 80078d0:	b005      	add	sp, #20
 80078d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80078d6:	21c4      	movs	r1, #196	; 0xc4
 80078d8:	484f      	ldr	r0, [pc, #316]	; (8007a18 <HAL_GPIO_Init+0x334>)
 80078da:	f007 fb83 	bl	800efe4 <assert_failed>
 80078de:	e733      	b.n	8007748 <HAL_GPIO_Init+0x64>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80078e0:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80078e4:	2801      	cmp	r0, #1
 80078e6:	d90d      	bls.n	8007904 <HAL_GPIO_Init+0x220>
 80078e8:	2803      	cmp	r0, #3
 80078ea:	d00b      	beq.n	8007904 <HAL_GPIO_Init+0x220>
 80078ec:	21ea      	movs	r1, #234	; 0xea
 80078ee:	484a      	ldr	r0, [pc, #296]	; (8007a18 <HAL_GPIO_Init+0x334>)
 80078f0:	e9cd 3200 	strd	r3, r2, [sp]
 80078f4:	f007 fb76 	bl	800efe4 <assert_failed>
 80078f8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80078fc:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8007900:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp = GPIOx->OSPEEDR;
 8007904:	f8d4 c008 	ldr.w	ip, [r4, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007908:	fa00 f009 	lsl.w	r0, r0, r9
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800790c:	ea07 0c0c 	and.w	ip, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007910:	ea40 000c 	orr.w	r0, r0, ip
        GPIOx->OSPEEDR = temp;
 8007914:	60a0      	str	r0, [r4, #8]
        temp = GPIOx->OTYPER;
 8007916:	f8d4 c004 	ldr.w	ip, [r4, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800791a:	f3c1 1000 	ubfx	r0, r1, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800791e:	ea2c 0c06 	bic.w	ip, ip, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007922:	4606      	mov	r6, r0
 8007924:	40ae      	lsls	r6, r5
 8007926:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->OTYPER = temp;
 800792a:	6066      	str	r6, [r4, #4]
 800792c:	e75b      	b.n	80077e6 <HAL_GPIO_Init+0x102>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 800792e:	f1b4 4f90 	cmp.w	r4, #1207959552	; 0x48000000
 8007932:	d020      	beq.n	8007976 <HAL_GPIO_Init+0x292>
 8007934:	4294      	cmp	r4, r2
 8007936:	d01e      	beq.n	8007976 <HAL_GPIO_Init+0x292>
 8007938:	493b      	ldr	r1, [pc, #236]	; (8007a28 <HAL_GPIO_Init+0x344>)
 800793a:	428c      	cmp	r4, r1
 800793c:	d01b      	beq.n	8007976 <HAL_GPIO_Init+0x292>
 800793e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007942:	428c      	cmp	r4, r1
 8007944:	d017      	beq.n	8007976 <HAL_GPIO_Init+0x292>
 8007946:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800794a:	428c      	cmp	r4, r1
 800794c:	d013      	beq.n	8007976 <HAL_GPIO_Init+0x292>
 800794e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007952:	428c      	cmp	r4, r1
 8007954:	d00f      	beq.n	8007976 <HAL_GPIO_Init+0x292>
 8007956:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800795a:	428c      	cmp	r4, r1
 800795c:	d00b      	beq.n	8007976 <HAL_GPIO_Init+0x292>
 800795e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007962:	428c      	cmp	r4, r1
 8007964:	d007      	beq.n	8007976 <HAL_GPIO_Init+0x292>
 8007966:	21d5      	movs	r1, #213	; 0xd5
 8007968:	482b      	ldr	r0, [pc, #172]	; (8007a18 <HAL_GPIO_Init+0x334>)
 800796a:	e9cd 3200 	strd	r3, r2, [sp]
 800796e:	f007 fb39 	bl	800efe4 <assert_failed>
 8007972:	e9dd 3200 	ldrd	r3, r2, [sp]
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8007976:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800797a:	280c      	cmp	r0, #12
 800797c:	d90d      	bls.n	800799a <HAL_GPIO_Init+0x2b6>
 800797e:	f1a0 010e 	sub.w	r1, r0, #14
 8007982:	2901      	cmp	r1, #1
 8007984:	d909      	bls.n	800799a <HAL_GPIO_Init+0x2b6>
 8007986:	4824      	ldr	r0, [pc, #144]	; (8007a18 <HAL_GPIO_Init+0x334>)
 8007988:	21d6      	movs	r1, #214	; 0xd6
 800798a:	e9cd 3200 	strd	r3, r2, [sp]
 800798e:	f007 fb29 	bl	800efe4 <assert_failed>
 8007992:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007996:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800799a:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp = GPIOx->AFR[position >> 3];
 800799e:	08ef      	lsrs	r7, r5, #3
 80079a0:	eb04 0787 	add.w	r7, r4, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80079a4:	f005 0907 	and.w	r9, r5, #7
        temp = GPIOx->AFR[position >> 3];
 80079a8:	f8d7 c020 	ldr.w	ip, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80079ac:	ea4f 0989 	mov.w	r9, r9, lsl #2
 80079b0:	f04f 0e0f 	mov.w	lr, #15
 80079b4:	fa0e fe09 	lsl.w	lr, lr, r9
 80079b8:	ea2c 0c0e 	bic.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80079bc:	fa00 f009 	lsl.w	r0, r0, r9
 80079c0:	ea40 000c 	orr.w	r0, r0, ip
        GPIOx->AFR[position >> 3] = temp;
 80079c4:	6238      	str	r0, [r7, #32]
 80079c6:	f021 0c10 	bic.w	ip, r1, #16
 80079ca:	e6f6      	b.n	80077ba <HAL_GPIO_Init+0xd6>
 80079cc:	f04f 0c02 	mov.w	ip, #2
 80079d0:	fa0c f707 	lsl.w	r7, ip, r7
 80079d4:	4338      	orrs	r0, r7
 80079d6:	e74d      	b.n	8007874 <HAL_GPIO_Init+0x190>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80079d8:	21c6      	movs	r1, #198	; 0xc6
 80079da:	480f      	ldr	r0, [pc, #60]	; (8007a18 <HAL_GPIO_Init+0x334>)
 80079dc:	f007 fb02 	bl	800efe4 <assert_failed>
 80079e0:	e6d3      	b.n	800778a <HAL_GPIO_Init+0xa6>
 80079e2:	f04f 0c01 	mov.w	ip, #1
 80079e6:	fa0c f707 	lsl.w	r7, ip, r7
 80079ea:	4338      	orrs	r0, r7
 80079ec:	e742      	b.n	8007874 <HAL_GPIO_Init+0x190>
 80079ee:	f04f 0c05 	mov.w	ip, #5
 80079f2:	fa0c f707 	lsl.w	r7, ip, r7
 80079f6:	4338      	orrs	r0, r7
 80079f8:	e73c      	b.n	8007874 <HAL_GPIO_Init+0x190>
 80079fa:	f04f 0c03 	mov.w	ip, #3
 80079fe:	fa0c f707 	lsl.w	r7, ip, r7
 8007a02:	4338      	orrs	r0, r7
 8007a04:	e736      	b.n	8007874 <HAL_GPIO_Init+0x190>
 8007a06:	f04f 0c04 	mov.w	ip, #4
 8007a0a:	fa0c f707 	lsl.w	r7, ip, r7
 8007a0e:	4338      	orrs	r0, r7
 8007a10:	e730      	b.n	8007874 <HAL_GPIO_Init+0x190>
 8007a12:	bf00      	nop
 8007a14:	48000400 	.word	0x48000400
 8007a18:	08015048 	.word	0x08015048
 8007a1c:	10110000 	.word	0x10110000
 8007a20:	10220000 	.word	0x10220000
 8007a24:	40021000 	.word	0x40021000
 8007a28:	48000800 	.word	0x48000800
 8007a2c:	40010400 	.word	0x40010400
 8007a30:	48000c00 	.word	0x48000c00
 8007a34:	48001000 	.word	0x48001000
 8007a38:	48001400 	.word	0x48001400
 8007a3c:	48001800 	.word	0x48001800

08007a40 <HAL_GPIO_DeInit>:
  uint32_t position = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t tmp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8007a40:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
{
 8007a44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a48:	4604      	mov	r4, r0
 8007a4a:	460e      	mov	r6, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8007a4c:	d01f      	beq.n	8007a8e <HAL_GPIO_DeInit+0x4e>
 8007a4e:	4b61      	ldr	r3, [pc, #388]	; (8007bd4 <HAL_GPIO_DeInit+0x194>)
 8007a50:	4298      	cmp	r0, r3
 8007a52:	d01c      	beq.n	8007a8e <HAL_GPIO_DeInit+0x4e>
 8007a54:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a58:	4298      	cmp	r0, r3
 8007a5a:	d018      	beq.n	8007a8e <HAL_GPIO_DeInit+0x4e>
 8007a5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a60:	4298      	cmp	r0, r3
 8007a62:	d014      	beq.n	8007a8e <HAL_GPIO_DeInit+0x4e>
 8007a64:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a68:	4298      	cmp	r0, r3
 8007a6a:	d010      	beq.n	8007a8e <HAL_GPIO_DeInit+0x4e>
 8007a6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a70:	4298      	cmp	r0, r3
 8007a72:	d00c      	beq.n	8007a8e <HAL_GPIO_DeInit+0x4e>
 8007a74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a78:	4298      	cmp	r0, r3
 8007a7a:	d008      	beq.n	8007a8e <HAL_GPIO_DeInit+0x4e>
 8007a7c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a80:	4298      	cmp	r0, r3
 8007a82:	d004      	beq.n	8007a8e <HAL_GPIO_DeInit+0x4e>
 8007a84:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007a88:	4853      	ldr	r0, [pc, #332]	; (8007bd8 <HAL_GPIO_DeInit+0x198>)
 8007a8a:	f007 faab 	bl	800efe4 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007a8e:	b2b3      	uxth	r3, r6
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d05d      	beq.n	8007b50 <HAL_GPIO_DeInit+0x110>
 8007a94:	0c33      	lsrs	r3, r6, #16
 8007a96:	041b      	lsls	r3, r3, #16
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d159      	bne.n	8007b50 <HAL_GPIO_DeInit+0x110>
      {
        tmp = (0x0FU) << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007a9c:	f8df 8150 	ldr.w	r8, [pc, #336]	; 8007bf0 <HAL_GPIO_DeInit+0x1b0>
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007aa0:	f8df b130 	ldr.w	fp, [pc, #304]	; 8007bd4 <HAL_GPIO_DeInit+0x194>
{
 8007aa4:	2300      	movs	r3, #0
    iocurrent = GPIO_Pin & (1U << position);
 8007aa6:	f04f 0901 	mov.w	r9, #1
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007aaa:	f04f 0a03 	mov.w	sl, #3
    iocurrent = GPIO_Pin & (1U << position);
 8007aae:	fa09 f003 	lsl.w	r0, r9, r3
    if (iocurrent)
 8007ab2:	ea10 0c06 	ands.w	ip, r0, r6
 8007ab6:	d045      	beq.n	8007b44 <HAL_GPIO_DeInit+0x104>
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007ab8:	005a      	lsls	r2, r3, #1
 8007aba:	6821      	ldr	r1, [r4, #0]
 8007abc:	fa0a f202 	lsl.w	r2, sl, r2
 8007ac0:	43d2      	mvns	r2, r2
      GPIOx->AFR[position >> 3] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007ac2:	08dd      	lsrs	r5, r3, #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007ac4:	4011      	ands	r1, r2
 8007ac6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007aca:	6021      	str	r1, [r4, #0]
      GPIOx->AFR[position >> 3] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007acc:	f003 0107 	and.w	r1, r3, #7
 8007ad0:	f8d5 e020 	ldr.w	lr, [r5, #32]
 8007ad4:	270f      	movs	r7, #15
 8007ad6:	0089      	lsls	r1, r1, #2
 8007ad8:	fa07 f101 	lsl.w	r1, r7, r1
 8007adc:	ea2e 0101 	bic.w	r1, lr, r1
 8007ae0:	6229      	str	r1, [r5, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007ae2:	68a1      	ldr	r1, [r4, #8]
 8007ae4:	4011      	ands	r1, r2
 8007ae6:	60a1      	str	r1, [r4, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007ae8:	6861      	ldr	r1, [r4, #4]
 8007aea:	ea21 0000 	bic.w	r0, r1, r0
 8007aee:	6060      	str	r0, [r4, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007af0:	68e0      	ldr	r0, [r4, #12]
 8007af2:	f023 0103 	bic.w	r1, r3, #3
 8007af6:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8007afa:	4002      	ands	r2, r0
 8007afc:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
 8007b00:	60e2      	str	r2, [r4, #12]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8007b02:	f003 0203 	and.w	r2, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2];
 8007b06:	6888      	ldr	r0, [r1, #8]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8007b08:	0092      	lsls	r2, r2, #2
 8007b0a:	4097      	lsls	r7, r2
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007b0c:	f1b4 4f90 	cmp.w	r4, #1207959552	; 0x48000000
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8007b10:	ea00 0007 	and.w	r0, r0, r7
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007b14:	d025      	beq.n	8007b62 <HAL_GPIO_DeInit+0x122>
 8007b16:	455c      	cmp	r4, fp
 8007b18:	d049      	beq.n	8007bae <HAL_GPIO_DeInit+0x16e>
 8007b1a:	4d30      	ldr	r5, [pc, #192]	; (8007bdc <HAL_GPIO_DeInit+0x19c>)
 8007b1c:	42ac      	cmp	r4, r5
 8007b1e:	d04d      	beq.n	8007bbc <HAL_GPIO_DeInit+0x17c>
 8007b20:	4d2f      	ldr	r5, [pc, #188]	; (8007be0 <HAL_GPIO_DeInit+0x1a0>)
 8007b22:	42ac      	cmp	r4, r5
 8007b24:	d04e      	beq.n	8007bc4 <HAL_GPIO_DeInit+0x184>
 8007b26:	4d2f      	ldr	r5, [pc, #188]	; (8007be4 <HAL_GPIO_DeInit+0x1a4>)
 8007b28:	42ac      	cmp	r4, r5
 8007b2a:	d043      	beq.n	8007bb4 <HAL_GPIO_DeInit+0x174>
 8007b2c:	4d2e      	ldr	r5, [pc, #184]	; (8007be8 <HAL_GPIO_DeInit+0x1a8>)
 8007b2e:	42ac      	cmp	r4, r5
 8007b30:	d04b      	beq.n	8007bca <HAL_GPIO_DeInit+0x18a>
 8007b32:	4d2e      	ldr	r5, [pc, #184]	; (8007bec <HAL_GPIO_DeInit+0x1ac>)
 8007b34:	42ac      	cmp	r4, r5
 8007b36:	bf0c      	ite	eq
 8007b38:	2506      	moveq	r5, #6
 8007b3a:	2507      	movne	r5, #7
 8007b3c:	fa05 f202 	lsl.w	r2, r5, r2
 8007b40:	4290      	cmp	r0, r2
 8007b42:	d011      	beq.n	8007b68 <HAL_GPIO_DeInit+0x128>
        EXTI->RTSR &= ~((uint32_t)iocurrent);
        EXTI->FTSR &= ~((uint32_t)iocurrent);
      }
    }
    
    position++;
 8007b44:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != RESET)
 8007b46:	fa36 f203 	lsrs.w	r2, r6, r3
 8007b4a:	d1b0      	bne.n	8007aae <HAL_GPIO_DeInit+0x6e>
  }
}
 8007b4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007b50:	f240 1141 	movw	r1, #321	; 0x141
 8007b54:	4820      	ldr	r0, [pc, #128]	; (8007bd8 <HAL_GPIO_DeInit+0x198>)
 8007b56:	f007 fa45 	bl	800efe4 <assert_failed>
  while ((GPIO_Pin >> position) != RESET)
 8007b5a:	2e00      	cmp	r6, #0
 8007b5c:	d19e      	bne.n	8007a9c <HAL_GPIO_DeInit+0x5c>
}
 8007b5e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b62:	2200      	movs	r2, #0
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007b64:	4290      	cmp	r0, r2
 8007b66:	d1ed      	bne.n	8007b44 <HAL_GPIO_DeInit+0x104>
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8007b68:	688a      	ldr	r2, [r1, #8]
 8007b6a:	ea22 0707 	bic.w	r7, r2, r7
 8007b6e:	608f      	str	r7, [r1, #8]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007b70:	f8d8 2000 	ldr.w	r2, [r8]
 8007b74:	ea6f 0c0c 	mvn.w	ip, ip
 8007b78:	ea02 020c 	and.w	r2, r2, ip
 8007b7c:	f8c8 2000 	str.w	r2, [r8]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007b80:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007b84:	ea0c 0202 	and.w	r2, ip, r2
 8007b88:	f8c8 2004 	str.w	r2, [r8, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007b8c:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8007b90:	ea0c 0202 	and.w	r2, ip, r2
 8007b94:	f8c8 2008 	str.w	r2, [r8, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007b98:	f8d8 200c 	ldr.w	r2, [r8, #12]
    position++;
 8007b9c:	3301      	adds	r3, #1
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007b9e:	ea0c 0202 	and.w	r2, ip, r2
 8007ba2:	f8c8 200c 	str.w	r2, [r8, #12]
  while ((GPIO_Pin >> position) != RESET)
 8007ba6:	fa36 f203 	lsrs.w	r2, r6, r3
 8007baa:	d180      	bne.n	8007aae <HAL_GPIO_DeInit+0x6e>
 8007bac:	e7ce      	b.n	8007b4c <HAL_GPIO_DeInit+0x10c>
 8007bae:	fa09 f202 	lsl.w	r2, r9, r2
 8007bb2:	e7d7      	b.n	8007b64 <HAL_GPIO_DeInit+0x124>
 8007bb4:	2504      	movs	r5, #4
 8007bb6:	fa05 f202 	lsl.w	r2, r5, r2
 8007bba:	e7d3      	b.n	8007b64 <HAL_GPIO_DeInit+0x124>
 8007bbc:	2502      	movs	r5, #2
 8007bbe:	fa05 f202 	lsl.w	r2, r5, r2
 8007bc2:	e7cf      	b.n	8007b64 <HAL_GPIO_DeInit+0x124>
 8007bc4:	fa0a f202 	lsl.w	r2, sl, r2
 8007bc8:	e7cc      	b.n	8007b64 <HAL_GPIO_DeInit+0x124>
 8007bca:	2505      	movs	r5, #5
 8007bcc:	fa05 f202 	lsl.w	r2, r5, r2
 8007bd0:	e7c8      	b.n	8007b64 <HAL_GPIO_DeInit+0x124>
 8007bd2:	bf00      	nop
 8007bd4:	48000400 	.word	0x48000400
 8007bd8:	08015048 	.word	0x08015048
 8007bdc:	48000800 	.word	0x48000800
 8007be0:	48000c00 	.word	0x48000c00
 8007be4:	48001000 	.word	0x48001000
 8007be8:	48001400 	.word	0x48001400
 8007bec:	48001800 	.word	0x48001800
 8007bf0:	40010400 	.word	0x40010400

08007bf4 <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	f000 8282 	beq.w	80080fe <HAL_RCC_OscConfig+0x50a>
{
 8007bfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8007bfe:	6803      	ldr	r3, [r0, #0]
{
 8007c00:	b083      	sub	sp, #12
 8007c02:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d079      	beq.n	8007cfc <HAL_RCC_OscConfig+0x108>
 8007c08:	071a      	lsls	r2, r3, #28
 8007c0a:	f000 8227 	beq.w	800805c <HAL_RCC_OscConfig+0x468>

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c0e:	07df      	lsls	r7, r3, #31
 8007c10:	f140 816e 	bpl.w	8007ef0 <HAL_RCC_OscConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8007c14:	6863      	ldr	r3, [r4, #4]
 8007c16:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8007c1a:	d007      	beq.n	8007c2c <HAL_RCC_OscConfig+0x38>
 8007c1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007c20:	d004      	beq.n	8007c2c <HAL_RCC_OscConfig+0x38>
 8007c22:	f240 115d 	movw	r1, #349	; 0x15d
 8007c26:	48a0      	ldr	r0, [pc, #640]	; (8007ea8 <HAL_RCC_OscConfig+0x2b4>)
 8007c28:	f007 f9dc 	bl	800efe4 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8007c2c:	4a9f      	ldr	r2, [pc, #636]	; (8007eac <HAL_RCC_OscConfig+0x2b8>)
 8007c2e:	6853      	ldr	r3, [r2, #4]
 8007c30:	f003 030c 	and.w	r3, r3, #12
 8007c34:	2b04      	cmp	r3, #4
 8007c36:	f000 8146 	beq.w	8007ec6 <HAL_RCC_OscConfig+0x2d2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007c3a:	6853      	ldr	r3, [r2, #4]
 8007c3c:	f003 030c 	and.w	r3, r3, #12
 8007c40:	2b08      	cmp	r3, #8
 8007c42:	f000 8139 	beq.w	8007eb8 <HAL_RCC_OscConfig+0x2c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c46:	6863      	ldr	r3, [r4, #4]
 8007c48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c4c:	f000 81d2 	beq.w	8007ff4 <HAL_RCC_OscConfig+0x400>
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	f000 8231 	beq.w	80080b8 <HAL_RCC_OscConfig+0x4c4>
 8007c56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007c5a:	f000 82db 	beq.w	8008214 <HAL_RCC_OscConfig+0x620>
 8007c5e:	4b93      	ldr	r3, [pc, #588]	; (8007eac <HAL_RCC_OscConfig+0x2b8>)
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007c66:	601a      	str	r2, [r3, #0]
 8007c68:	681a      	ldr	r2, [r3, #0]
 8007c6a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007c6e:	601a      	str	r2, [r3, #0]
 8007c70:	e1c5      	b.n	8007ffe <HAL_RCC_OscConfig+0x40a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c72:	488e      	ldr	r0, [pc, #568]	; (8007eac <HAL_RCC_OscConfig+0x2b8>)
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c74:	22f8      	movs	r2, #248	; 0xf8
 8007c76:	6801      	ldr	r1, [r0, #0]
 8007c78:	fa92 f2a2 	rbit	r2, r2
 8007c7c:	6923      	ldr	r3, [r4, #16]
 8007c7e:	fab2 f282 	clz	r2, r2
 8007c82:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8007c86:	4093      	lsls	r3, r2
 8007c88:	430b      	orrs	r3, r1
 8007c8a:	6003      	str	r3, [r0, #0]
 8007c8c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c8e:	071d      	lsls	r5, r3, #28
 8007c90:	d534      	bpl.n	8007cfc <HAL_RCC_OscConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8007c92:	6963      	ldr	r3, [r4, #20]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d905      	bls.n	8007ca4 <HAL_RCC_OscConfig+0xb0>
 8007c98:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8007c9c:	4882      	ldr	r0, [pc, #520]	; (8007ea8 <HAL_RCC_OscConfig+0x2b4>)
 8007c9e:	f007 f9a1 	bl	800efe4 <assert_failed>
 8007ca2:	6963      	ldr	r3, [r4, #20]
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f000 81e0 	beq.w	800806a <HAL_RCC_OscConfig+0x476>
 8007caa:	2201      	movs	r2, #1
 8007cac:	fa92 f1a2 	rbit	r1, r2
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cb0:	4b7f      	ldr	r3, [pc, #508]	; (8007eb0 <HAL_RCC_OscConfig+0x2bc>)
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cb2:	4e7e      	ldr	r6, [pc, #504]	; (8007eac <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_ENABLE();
 8007cb4:	fab1 f181 	clz	r1, r1
 8007cb8:	440b      	add	r3, r1
 8007cba:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cbc:	4615      	mov	r5, r2
      __HAL_RCC_LSI_ENABLE();
 8007cbe:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007cc0:	f7fd fc06 	bl	80054d0 <HAL_GetTick>
 8007cc4:	f04f 0802 	mov.w	r8, #2
 8007cc8:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cca:	e005      	b.n	8007cd8 <HAL_RCC_OscConfig+0xe4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007ccc:	f7fd fc00 	bl	80054d0 <HAL_GetTick>
 8007cd0:	1bc0      	subs	r0, r0, r7
 8007cd2:	2802      	cmp	r0, #2
 8007cd4:	f200 81be 	bhi.w	8008054 <HAL_RCC_OscConfig+0x460>
 8007cd8:	fa98 f3a8 	rbit	r3, r8
 8007cdc:	fa98 f3a8 	rbit	r3, r8
 8007ce0:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ce4:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8007ce6:	fa98 f3a8 	rbit	r3, r8
 8007cea:	fab3 f383 	clz	r3, r3
 8007cee:	f003 031f 	and.w	r3, r3, #31
 8007cf2:	fa05 f303 	lsl.w	r3, r5, r3
 8007cf6:	4213      	tst	r3, r2
 8007cf8:	d0e8      	beq.n	8007ccc <HAL_RCC_OscConfig+0xd8>
 8007cfa:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007cfc:	0758      	lsls	r0, r3, #29
 8007cfe:	d53a      	bpl.n	8007d76 <HAL_RCC_OscConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
    
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8007d00:	68a3      	ldr	r3, [r4, #8]
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d906      	bls.n	8007d14 <HAL_RCC_OscConfig+0x120>
 8007d06:	2b05      	cmp	r3, #5
 8007d08:	d004      	beq.n	8007d14 <HAL_RCC_OscConfig+0x120>
 8007d0a:	f240 2102 	movw	r1, #514	; 0x202
 8007d0e:	4866      	ldr	r0, [pc, #408]	; (8007ea8 <HAL_RCC_OscConfig+0x2b4>)
 8007d10:	f007 f968 	bl	800efe4 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d14:	4b65      	ldr	r3, [pc, #404]	; (8007eac <HAL_RCC_OscConfig+0x2b8>)
 8007d16:	69da      	ldr	r2, [r3, #28]
 8007d18:	00d1      	lsls	r1, r2, #3
 8007d1a:	f100 81f2 	bmi.w	8008102 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d1e:	69da      	ldr	r2, [r3, #28]
 8007d20:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007d24:	61da      	str	r2, [r3, #28]
 8007d26:	69db      	ldr	r3, [r3, #28]
 8007d28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d2c:	9301      	str	r3, [sp, #4]
 8007d2e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007d30:	f04f 0801 	mov.w	r8, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d34:	4d5f      	ldr	r5, [pc, #380]	; (8007eb4 <HAL_RCC_OscConfig+0x2c0>)
 8007d36:	682a      	ldr	r2, [r5, #0]
 8007d38:	05d2      	lsls	r2, r2, #23
 8007d3a:	f140 817b 	bpl.w	8008034 <HAL_RCC_OscConfig+0x440>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d3e:	68a3      	ldr	r3, [r4, #8]
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	f000 8235 	beq.w	80081b0 <HAL_RCC_OscConfig+0x5bc>
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	f000 81de 	beq.w	8008108 <HAL_RCC_OscConfig+0x514>
 8007d4c:	2b05      	cmp	r3, #5
 8007d4e:	4b57      	ldr	r3, [pc, #348]	; (8007eac <HAL_RCC_OscConfig+0x2b8>)
 8007d50:	6a1a      	ldr	r2, [r3, #32]
 8007d52:	f000 826c 	beq.w	800822e <HAL_RCC_OscConfig+0x63a>
 8007d56:	f022 0201 	bic.w	r2, r2, #1
 8007d5a:	621a      	str	r2, [r3, #32]
 8007d5c:	6a1a      	ldr	r2, [r3, #32]
 8007d5e:	f022 0204 	bic.w	r2, r2, #4
 8007d62:	621a      	str	r2, [r3, #32]
 8007d64:	e229      	b.n	80081ba <HAL_RCC_OscConfig+0x5c6>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007d66:	f1b8 0f00 	cmp.w	r8, #0
 8007d6a:	d004      	beq.n	8007d76 <HAL_RCC_OscConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d6c:	4a4f      	ldr	r2, [pc, #316]	; (8007eac <HAL_RCC_OscConfig+0x2b8>)
 8007d6e:	69d3      	ldr	r3, [r2, #28]
 8007d70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d74:	61d3      	str	r3, [r2, #28]
    }
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8007d76:	69a3      	ldr	r3, [r4, #24]
 8007d78:	2b02      	cmp	r3, #2
 8007d7a:	f200 8131 	bhi.w	8007fe0 <HAL_RCC_OscConfig+0x3ec>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	f000 808e 	beq.w	8007ea0 <HAL_RCC_OscConfig+0x2ac>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007d84:	4d49      	ldr	r5, [pc, #292]	; (8007eac <HAL_RCC_OscConfig+0x2b8>)
 8007d86:	686a      	ldr	r2, [r5, #4]
 8007d88:	f002 020c 	and.w	r2, r2, #12
 8007d8c:	2a08      	cmp	r2, #8
 8007d8e:	f000 8115 	beq.w	8007fbc <HAL_RCC_OscConfig+0x3c8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007d92:	2b02      	cmp	r3, #2
 8007d94:	f040 8259 	bne.w	800824a <HAL_RCC_OscConfig+0x656>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8007d98:	69e3      	ldr	r3, [r4, #28]
 8007d9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d9e:	d007      	beq.n	8007db0 <HAL_RCC_OscConfig+0x1bc>
 8007da0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007da4:	d004      	beq.n	8007db0 <HAL_RCC_OscConfig+0x1bc>
 8007da6:	f240 214f 	movw	r1, #591	; 0x24f
 8007daa:	483f      	ldr	r0, [pc, #252]	; (8007ea8 <HAL_RCC_OscConfig+0x2b4>)
 8007dac:	f007 f91a 	bl	800efe4 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8007db0:	6a23      	ldr	r3, [r4, #32]
 8007db2:	f433 2240 	bics.w	r2, r3, #786432	; 0xc0000
 8007db6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007dba:	d010      	beq.n	8007dde <HAL_RCC_OscConfig+0x1ea>
 8007dbc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8007dc0:	d00d      	beq.n	8007dde <HAL_RCC_OscConfig+0x1ea>
 8007dc2:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8007dc6:	d00a      	beq.n	8007dde <HAL_RCC_OscConfig+0x1ea>
 8007dc8:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 8007dcc:	d007      	beq.n	8007dde <HAL_RCC_OscConfig+0x1ea>
 8007dce:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8007dd2:	d004      	beq.n	8007dde <HAL_RCC_OscConfig+0x1ea>
 8007dd4:	f44f 7114 	mov.w	r1, #592	; 0x250
 8007dd8:	4833      	ldr	r0, [pc, #204]	; (8007ea8 <HAL_RCC_OscConfig+0x2b4>)
 8007dda:	f007 f903 	bl	800efe4 <assert_failed>
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 8007dde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007de0:	2b0f      	cmp	r3, #15
 8007de2:	f200 822c 	bhi.w	800823e <HAL_RCC_OscConfig+0x64a>
 8007de6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007dea:	fa93 f3a3 	rbit	r3, r3
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007dee:	fab3 f383 	clz	r3, r3
 8007df2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007df6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007dfa:	009b      	lsls	r3, r3, #2
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e00:	f7fd fb66 	bl	80054d0 <HAL_GetTick>
 8007e04:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8007e08:	4607      	mov	r7, r0
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007e0a:	4d28      	ldr	r5, [pc, #160]	; (8007eac <HAL_RCC_OscConfig+0x2b8>)
 8007e0c:	2601      	movs	r6, #1
 8007e0e:	e005      	b.n	8007e1c <HAL_RCC_OscConfig+0x228>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e10:	f7fd fb5e 	bl	80054d0 <HAL_GetTick>
 8007e14:	1bc0      	subs	r0, r0, r7
 8007e16:	2802      	cmp	r0, #2
 8007e18:	f200 811c 	bhi.w	8008054 <HAL_RCC_OscConfig+0x460>
 8007e1c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007e20:	682a      	ldr	r2, [r5, #0]
 8007e22:	fa98 f3a8 	rbit	r3, r8
 8007e26:	fab3 f383 	clz	r3, r3
 8007e2a:	f003 031f 	and.w	r3, r3, #31
 8007e2e:	fa06 f303 	lsl.w	r3, r6, r3
 8007e32:	4213      	tst	r3, r2
 8007e34:	d1ec      	bne.n	8007e10 <HAL_RCC_OscConfig+0x21c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007e36:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007e38:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007e3a:	f023 030f 	bic.w	r3, r3, #15
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	62eb      	str	r3, [r5, #44]	; 0x2c
 8007e42:	e9d4 1307 	ldrd	r1, r3, [r4, #28]
 8007e46:	686a      	ldr	r2, [r5, #4]
 8007e48:	430b      	orrs	r3, r1
 8007e4a:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	606b      	str	r3, [r5, #4]
 8007e52:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007e56:	fa93 f3a3 	rbit	r3, r3
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e5a:	fab3 f383 	clz	r3, r3
 8007e5e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007e62:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007e66:	009b      	lsls	r3, r3, #2
 8007e68:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8007e6c:	601e      	str	r6, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e6e:	f7fd fb2f 	bl	80054d0 <HAL_GetTick>
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007e72:	4e0e      	ldr	r6, [pc, #56]	; (8007eac <HAL_RCC_OscConfig+0x2b8>)
        tickstart = HAL_GetTick();
 8007e74:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007e76:	2501      	movs	r5, #1
 8007e78:	e005      	b.n	8007e86 <HAL_RCC_OscConfig+0x292>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e7a:	f7fd fb29 	bl	80054d0 <HAL_GetTick>
 8007e7e:	1bc0      	subs	r0, r0, r7
 8007e80:	2802      	cmp	r0, #2
 8007e82:	f200 80e7 	bhi.w	8008054 <HAL_RCC_OscConfig+0x460>
 8007e86:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007e8a:	6832      	ldr	r2, [r6, #0]
 8007e8c:	fa94 f3a4 	rbit	r3, r4
 8007e90:	fab3 f383 	clz	r3, r3
 8007e94:	f003 031f 	and.w	r3, r3, #31
 8007e98:	fa05 f303 	lsl.w	r3, r5, r3
 8007e9c:	4213      	tst	r3, r2
 8007e9e:	d0ec      	beq.n	8007e7a <HAL_RCC_OscConfig+0x286>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8007ea0:	2000      	movs	r0, #0
}
 8007ea2:	b003      	add	sp, #12
 8007ea4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ea8:	08015094 	.word	0x08015094
 8007eac:	40021000 	.word	0x40021000
 8007eb0:	10908120 	.word	0x10908120
 8007eb4:	40007000 	.word	0x40007000
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007eb8:	6853      	ldr	r3, [r2, #4]
 8007eba:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8007ebe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ec2:	f47f aec0 	bne.w	8007c46 <HAL_RCC_OscConfig+0x52>
 8007ec6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007eca:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ece:	4abf      	ldr	r2, [pc, #764]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
 8007ed0:	6811      	ldr	r1, [r2, #0]
 8007ed2:	fa93 f3a3 	rbit	r3, r3
 8007ed6:	fab3 f383 	clz	r3, r3
 8007eda:	f003 031f 	and.w	r3, r3, #31
 8007ede:	2201      	movs	r2, #1
 8007ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ee4:	420b      	tst	r3, r1
 8007ee6:	d002      	beq.n	8007eee <HAL_RCC_OscConfig+0x2fa>
 8007ee8:	6863      	ldr	r3, [r4, #4]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d066      	beq.n	8007fbc <HAL_RCC_OscConfig+0x3c8>
 8007eee:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ef0:	079e      	lsls	r6, r3, #30
 8007ef2:	f57f aecc 	bpl.w	8007c8e <HAL_RCC_OscConfig+0x9a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8007ef6:	68e3      	ldr	r3, [r4, #12]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d863      	bhi.n	8007fc4 <HAL_RCC_OscConfig+0x3d0>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8007efc:	6923      	ldr	r3, [r4, #16]
 8007efe:	2b1f      	cmp	r3, #31
 8007f00:	d868      	bhi.n	8007fd4 <HAL_RCC_OscConfig+0x3e0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007f02:	4bb2      	ldr	r3, [pc, #712]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
 8007f04:	685a      	ldr	r2, [r3, #4]
 8007f06:	f012 0f0c 	tst.w	r2, #12
 8007f0a:	d042      	beq.n	8007f92 <HAL_RCC_OscConfig+0x39e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8007f0c:	685a      	ldr	r2, [r3, #4]
 8007f0e:	f002 020c 	and.w	r2, r2, #12
 8007f12:	2a08      	cmp	r2, #8
 8007f14:	d037      	beq.n	8007f86 <HAL_RCC_OscConfig+0x392>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007f16:	68e2      	ldr	r2, [r4, #12]
 8007f18:	2a00      	cmp	r2, #0
 8007f1a:	f000 8122 	beq.w	8008162 <HAL_RCC_OscConfig+0x56e>
 8007f1e:	2201      	movs	r2, #1
 8007f20:	fa92 f3a2 	rbit	r3, r2
        __HAL_RCC_HSI_ENABLE();
 8007f24:	fab3 f383 	clz	r3, r3
 8007f28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007f2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007f30:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f32:	4616      	mov	r6, r2
        __HAL_RCC_HSI_ENABLE();
 8007f34:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007f36:	f7fd facb 	bl	80054d0 <HAL_GetTick>
 8007f3a:	f04f 0802 	mov.w	r8, #2
 8007f3e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f40:	4da2      	ldr	r5, [pc, #648]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
 8007f42:	e005      	b.n	8007f50 <HAL_RCC_OscConfig+0x35c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007f44:	f7fd fac4 	bl	80054d0 <HAL_GetTick>
 8007f48:	1bc0      	subs	r0, r0, r7
 8007f4a:	2802      	cmp	r0, #2
 8007f4c:	f200 8082 	bhi.w	8008054 <HAL_RCC_OscConfig+0x460>
 8007f50:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f54:	682a      	ldr	r2, [r5, #0]
 8007f56:	fa98 f3a8 	rbit	r3, r8
 8007f5a:	fab3 f383 	clz	r3, r3
 8007f5e:	f003 031f 	and.w	r3, r3, #31
 8007f62:	fa06 f303 	lsl.w	r3, r6, r3
 8007f66:	4213      	tst	r3, r2
 8007f68:	d0ec      	beq.n	8007f44 <HAL_RCC_OscConfig+0x350>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f6a:	6829      	ldr	r1, [r5, #0]
 8007f6c:	22f8      	movs	r2, #248	; 0xf8
 8007f6e:	fa92 f2a2 	rbit	r2, r2
 8007f72:	6923      	ldr	r3, [r4, #16]
 8007f74:	fab2 f282 	clz	r2, r2
 8007f78:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8007f7c:	4093      	lsls	r3, r2
 8007f7e:	430b      	orrs	r3, r1
 8007f80:	602b      	str	r3, [r5, #0]
 8007f82:	6823      	ldr	r3, [r4, #0]
 8007f84:	e683      	b.n	8007c8e <HAL_RCC_OscConfig+0x9a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8007f8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f90:	d1c1      	bne.n	8007f16 <HAL_RCC_OscConfig+0x322>
 8007f92:	2302      	movs	r3, #2
 8007f94:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f98:	4a8c      	ldr	r2, [pc, #560]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
 8007f9a:	6811      	ldr	r1, [r2, #0]
 8007f9c:	fa93 f3a3 	rbit	r3, r3
 8007fa0:	fab3 f383 	clz	r3, r3
 8007fa4:	f003 031f 	and.w	r3, r3, #31
 8007fa8:	2201      	movs	r2, #1
 8007faa:	fa02 f303 	lsl.w	r3, r2, r3
 8007fae:	420b      	tst	r3, r1
 8007fb0:	f43f ae5f 	beq.w	8007c72 <HAL_RCC_OscConfig+0x7e>
 8007fb4:	68e3      	ldr	r3, [r4, #12]
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	f43f ae5b 	beq.w	8007c72 <HAL_RCC_OscConfig+0x7e>
    return HAL_ERROR;
 8007fbc:	2001      	movs	r0, #1
}
 8007fbe:	b003      	add	sp, #12
 8007fc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8007fc4:	f240 1195 	movw	r1, #405	; 0x195
 8007fc8:	4881      	ldr	r0, [pc, #516]	; (80081d0 <HAL_RCC_OscConfig+0x5dc>)
 8007fca:	f007 f80b 	bl	800efe4 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8007fce:	6923      	ldr	r3, [r4, #16]
 8007fd0:	2b1f      	cmp	r3, #31
 8007fd2:	d996      	bls.n	8007f02 <HAL_RCC_OscConfig+0x30e>
 8007fd4:	f44f 71cb 	mov.w	r1, #406	; 0x196
 8007fd8:	487d      	ldr	r0, [pc, #500]	; (80081d0 <HAL_RCC_OscConfig+0x5dc>)
 8007fda:	f007 f803 	bl	800efe4 <assert_failed>
 8007fde:	e790      	b.n	8007f02 <HAL_RCC_OscConfig+0x30e>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8007fe0:	f240 2146 	movw	r1, #582	; 0x246
 8007fe4:	487a      	ldr	r0, [pc, #488]	; (80081d0 <HAL_RCC_OscConfig+0x5dc>)
 8007fe6:	f006 fffd 	bl	800efe4 <assert_failed>
 8007fea:	69a3      	ldr	r3, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f47f aec9 	bne.w	8007d84 <HAL_RCC_OscConfig+0x190>
 8007ff2:	e755      	b.n	8007ea0 <HAL_RCC_OscConfig+0x2ac>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ff4:	4a75      	ldr	r2, [pc, #468]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
 8007ff6:	6813      	ldr	r3, [r2, #0]
 8007ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ffc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007ffe:	f7fd fa67 	bl	80054d0 <HAL_GetTick>
 8008002:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8008006:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008008:	4e70      	ldr	r6, [pc, #448]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
 800800a:	2501      	movs	r5, #1
 800800c:	e004      	b.n	8008018 <HAL_RCC_OscConfig+0x424>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800800e:	f7fd fa5f 	bl	80054d0 <HAL_GetTick>
 8008012:	1bc0      	subs	r0, r0, r7
 8008014:	2864      	cmp	r0, #100	; 0x64
 8008016:	d81d      	bhi.n	8008054 <HAL_RCC_OscConfig+0x460>
 8008018:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800801c:	6832      	ldr	r2, [r6, #0]
 800801e:	fa98 f3a8 	rbit	r3, r8
 8008022:	fab3 f383 	clz	r3, r3
 8008026:	f003 031f 	and.w	r3, r3, #31
 800802a:	fa05 f303 	lsl.w	r3, r5, r3
 800802e:	4213      	tst	r3, r2
 8008030:	d0ed      	beq.n	800800e <HAL_RCC_OscConfig+0x41a>
 8008032:	e75c      	b.n	8007eee <HAL_RCC_OscConfig+0x2fa>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008034:	682a      	ldr	r2, [r5, #0]
 8008036:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800803a:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 800803c:	f7fd fa48 	bl	80054d0 <HAL_GetTick>
 8008040:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008042:	682b      	ldr	r3, [r5, #0]
 8008044:	05db      	lsls	r3, r3, #23
 8008046:	f53f ae7a 	bmi.w	8007d3e <HAL_RCC_OscConfig+0x14a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800804a:	f7fd fa41 	bl	80054d0 <HAL_GetTick>
 800804e:	1b80      	subs	r0, r0, r6
 8008050:	2864      	cmp	r0, #100	; 0x64
 8008052:	d9f6      	bls.n	8008042 <HAL_RCC_OscConfig+0x44e>
            return HAL_TIMEOUT;
 8008054:	2003      	movs	r0, #3
}
 8008056:	b003      	add	sp, #12
 8008058:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800805c:	f240 1157 	movw	r1, #343	; 0x157
 8008060:	485b      	ldr	r0, [pc, #364]	; (80081d0 <HAL_RCC_OscConfig+0x5dc>)
 8008062:	f006 ffbf 	bl	800efe4 <assert_failed>
 8008066:	6823      	ldr	r3, [r4, #0]
 8008068:	e5d1      	b.n	8007c0e <HAL_RCC_OscConfig+0x1a>
 800806a:	2501      	movs	r5, #1
 800806c:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 8008070:	4a58      	ldr	r2, [pc, #352]	; (80081d4 <HAL_RCC_OscConfig+0x5e0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008072:	4e56      	ldr	r6, [pc, #344]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
      __HAL_RCC_LSI_DISABLE();
 8008074:	fab1 f181 	clz	r1, r1
 8008078:	440a      	add	r2, r1
 800807a:	0092      	lsls	r2, r2, #2
 800807c:	f04f 0802 	mov.w	r8, #2
 8008080:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8008082:	f7fd fa25 	bl	80054d0 <HAL_GetTick>
 8008086:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008088:	e004      	b.n	8008094 <HAL_RCC_OscConfig+0x4a0>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800808a:	f7fd fa21 	bl	80054d0 <HAL_GetTick>
 800808e:	1bc0      	subs	r0, r0, r7
 8008090:	2802      	cmp	r0, #2
 8008092:	d8df      	bhi.n	8008054 <HAL_RCC_OscConfig+0x460>
 8008094:	fa98 f3a8 	rbit	r3, r8
 8008098:	fa98 f3a8 	rbit	r3, r8
 800809c:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80080a0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80080a2:	fa98 f3a8 	rbit	r3, r8
 80080a6:	fab3 f383 	clz	r3, r3
 80080aa:	f003 031f 	and.w	r3, r3, #31
 80080ae:	fa05 f303 	lsl.w	r3, r5, r3
 80080b2:	4213      	tst	r3, r2
 80080b4:	d1e9      	bne.n	800808a <HAL_RCC_OscConfig+0x496>
 80080b6:	e620      	b.n	8007cfa <HAL_RCC_OscConfig+0x106>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80080b8:	4d44      	ldr	r5, [pc, #272]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
 80080ba:	682b      	ldr	r3, [r5, #0]
 80080bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80080c0:	602b      	str	r3, [r5, #0]
 80080c2:	682b      	ldr	r3, [r5, #0]
 80080c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80080c8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80080ca:	f7fd fa01 	bl	80054d0 <HAL_GetTick>
 80080ce:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 80080d2:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080d4:	2601      	movs	r6, #1
 80080d6:	e004      	b.n	80080e2 <HAL_RCC_OscConfig+0x4ee>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080d8:	f7fd f9fa 	bl	80054d0 <HAL_GetTick>
 80080dc:	1bc0      	subs	r0, r0, r7
 80080de:	2864      	cmp	r0, #100	; 0x64
 80080e0:	d8b8      	bhi.n	8008054 <HAL_RCC_OscConfig+0x460>
 80080e2:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080e6:	682a      	ldr	r2, [r5, #0]
 80080e8:	fa98 f3a8 	rbit	r3, r8
 80080ec:	fab3 f383 	clz	r3, r3
 80080f0:	f003 031f 	and.w	r3, r3, #31
 80080f4:	fa06 f303 	lsl.w	r3, r6, r3
 80080f8:	4213      	tst	r3, r2
 80080fa:	d1ed      	bne.n	80080d8 <HAL_RCC_OscConfig+0x4e4>
 80080fc:	e6f7      	b.n	8007eee <HAL_RCC_OscConfig+0x2fa>
    return HAL_ERROR;
 80080fe:	2001      	movs	r0, #1
}
 8008100:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 8008102:	f04f 0800 	mov.w	r8, #0
 8008106:	e615      	b.n	8007d34 <HAL_RCC_OscConfig+0x140>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008108:	4d30      	ldr	r5, [pc, #192]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
 800810a:	6a2b      	ldr	r3, [r5, #32]
 800810c:	f023 0301 	bic.w	r3, r3, #1
 8008110:	622b      	str	r3, [r5, #32]
 8008112:	6a2b      	ldr	r3, [r5, #32]
 8008114:	f023 0304 	bic.w	r3, r3, #4
 8008118:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800811a:	f7fd f9d9 	bl	80054d0 <HAL_GetTick>
 800811e:	f04f 0902 	mov.w	r9, #2
 8008122:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008124:	2601      	movs	r6, #1
 8008126:	e014      	b.n	8008152 <HAL_RCC_OscConfig+0x55e>
 8008128:	fa99 f3a9 	rbit	r3, r9
 800812c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800812e:	fa99 f3a9 	rbit	r3, r9
 8008132:	fab3 f383 	clz	r3, r3
 8008136:	f003 031f 	and.w	r3, r3, #31
 800813a:	fa06 f303 	lsl.w	r3, r6, r3
 800813e:	4213      	tst	r3, r2
 8008140:	f43f ae11 	beq.w	8007d66 <HAL_RCC_OscConfig+0x172>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008144:	f7fd f9c4 	bl	80054d0 <HAL_GetTick>
 8008148:	f241 3388 	movw	r3, #5000	; 0x1388
 800814c:	1bc0      	subs	r0, r0, r7
 800814e:	4298      	cmp	r0, r3
 8008150:	d880      	bhi.n	8008054 <HAL_RCC_OscConfig+0x460>
 8008152:	fa99 f3a9 	rbit	r3, r9
 8008156:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800815a:	2b00      	cmp	r3, #0
 800815c:	d0e4      	beq.n	8008128 <HAL_RCC_OscConfig+0x534>
 800815e:	6a2a      	ldr	r2, [r5, #32]
 8008160:	e7e5      	b.n	800812e <HAL_RCC_OscConfig+0x53a>
 8008162:	2501      	movs	r5, #1
 8008164:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8008168:	fab3 f383 	clz	r3, r3
 800816c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008170:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008174:	009b      	lsls	r3, r3, #2
 8008176:	f04f 0802 	mov.w	r8, #2
 800817a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800817c:	f7fd f9a8 	bl	80054d0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008180:	4e12      	ldr	r6, [pc, #72]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
        tickstart = HAL_GetTick();
 8008182:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008184:	e005      	b.n	8008192 <HAL_RCC_OscConfig+0x59e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008186:	f7fd f9a3 	bl	80054d0 <HAL_GetTick>
 800818a:	1bc0      	subs	r0, r0, r7
 800818c:	2802      	cmp	r0, #2
 800818e:	f63f af61 	bhi.w	8008054 <HAL_RCC_OscConfig+0x460>
 8008192:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008196:	6832      	ldr	r2, [r6, #0]
 8008198:	fa98 f3a8 	rbit	r3, r8
 800819c:	fab3 f383 	clz	r3, r3
 80081a0:	f003 031f 	and.w	r3, r3, #31
 80081a4:	fa05 f303 	lsl.w	r3, r5, r3
 80081a8:	4213      	tst	r3, r2
 80081aa:	d1ec      	bne.n	8008186 <HAL_RCC_OscConfig+0x592>
 80081ac:	6823      	ldr	r3, [r4, #0]
 80081ae:	e56e      	b.n	8007c8e <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80081b0:	4a06      	ldr	r2, [pc, #24]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
 80081b2:	6a13      	ldr	r3, [r2, #32]
 80081b4:	f043 0301 	orr.w	r3, r3, #1
 80081b8:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 80081ba:	f7fd f989 	bl	80054d0 <HAL_GetTick>
 80081be:	f04f 0902 	mov.w	r9, #2
 80081c2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081c4:	4e01      	ldr	r6, [pc, #4]	; (80081cc <HAL_RCC_OscConfig+0x5d8>)
 80081c6:	2501      	movs	r5, #1
 80081c8:	e01c      	b.n	8008204 <HAL_RCC_OscConfig+0x610>
 80081ca:	bf00      	nop
 80081cc:	40021000 	.word	0x40021000
 80081d0:	08015094 	.word	0x08015094
 80081d4:	10908120 	.word	0x10908120
 80081d8:	fa99 f3a9 	rbit	r3, r9
 80081dc:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80081de:	fa99 f3a9 	rbit	r3, r9
 80081e2:	fab3 f383 	clz	r3, r3
 80081e6:	f003 031f 	and.w	r3, r3, #31
 80081ea:	fa05 f303 	lsl.w	r3, r5, r3
 80081ee:	4213      	tst	r3, r2
 80081f0:	f47f adb9 	bne.w	8007d66 <HAL_RCC_OscConfig+0x172>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80081f4:	f7fd f96c 	bl	80054d0 <HAL_GetTick>
 80081f8:	f241 3388 	movw	r3, #5000	; 0x1388
 80081fc:	1bc0      	subs	r0, r0, r7
 80081fe:	4298      	cmp	r0, r3
 8008200:	f63f af28 	bhi.w	8008054 <HAL_RCC_OscConfig+0x460>
 8008204:	fa99 f3a9 	rbit	r3, r9
 8008208:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800820c:	2b00      	cmp	r3, #0
 800820e:	d0e3      	beq.n	80081d8 <HAL_RCC_OscConfig+0x5e4>
 8008210:	6a32      	ldr	r2, [r6, #32]
 8008212:	e7e4      	b.n	80081de <HAL_RCC_OscConfig+0x5ea>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008214:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008218:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800821c:	681a      	ldr	r2, [r3, #0]
 800821e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008222:	601a      	str	r2, [r3, #0]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800822a:	601a      	str	r2, [r3, #0]
 800822c:	e6e7      	b.n	8007ffe <HAL_RCC_OscConfig+0x40a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800822e:	f042 0204 	orr.w	r2, r2, #4
 8008232:	621a      	str	r2, [r3, #32]
 8008234:	6a1a      	ldr	r2, [r3, #32]
 8008236:	f042 0201 	orr.w	r2, r2, #1
 800823a:	621a      	str	r2, [r3, #32]
 800823c:	e7bd      	b.n	80081ba <HAL_RCC_OscConfig+0x5c6>
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 800823e:	f240 2152 	movw	r1, #594	; 0x252
 8008242:	4816      	ldr	r0, [pc, #88]	; (800829c <HAL_RCC_OscConfig+0x6a8>)
 8008244:	f006 fece 	bl	800efe4 <assert_failed>
 8008248:	e5cd      	b.n	8007de6 <HAL_RCC_OscConfig+0x1f2>
 800824a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800824e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8008252:	fab3 f383 	clz	r3, r3
 8008256:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800825a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800825e:	009b      	lsls	r3, r3, #2
 8008260:	2200      	movs	r2, #0
 8008262:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8008264:	f7fd f934 	bl	80054d0 <HAL_GetTick>
 8008268:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800826c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800826e:	2601      	movs	r6, #1
 8008270:	e005      	b.n	800827e <HAL_RCC_OscConfig+0x68a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008272:	f7fd f92d 	bl	80054d0 <HAL_GetTick>
 8008276:	1bc0      	subs	r0, r0, r7
 8008278:	2802      	cmp	r0, #2
 800827a:	f63f aeeb 	bhi.w	8008054 <HAL_RCC_OscConfig+0x460>
 800827e:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008282:	682a      	ldr	r2, [r5, #0]
 8008284:	fa94 f3a4 	rbit	r3, r4
 8008288:	fab3 f383 	clz	r3, r3
 800828c:	f003 031f 	and.w	r3, r3, #31
 8008290:	fa06 f303 	lsl.w	r3, r6, r3
 8008294:	4213      	tst	r3, r2
 8008296:	d1ec      	bne.n	8008272 <HAL_RCC_OscConfig+0x67e>
 8008298:	e602      	b.n	8007ea0 <HAL_RCC_OscConfig+0x2ac>
 800829a:	bf00      	nop
 800829c:	08015094 	.word	0x08015094

080082a0 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80082a0:	2800      	cmp	r0, #0
 80082a2:	f000 8126 	beq.w	80084f2 <HAL_RCC_ClockConfig+0x252>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80082a6:	6803      	ldr	r3, [r0, #0]
{
 80082a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80082ac:	071e      	lsls	r6, r3, #28
 80082ae:	4604      	mov	r4, r0
 80082b0:	460d      	mov	r5, r1
 80082b2:	f000 80fa 	beq.w	80084aa <HAL_RCC_ClockConfig+0x20a>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80082b6:	2d02      	cmp	r5, #2
 80082b8:	f200 80ea 	bhi.w	8008490 <HAL_RCC_ClockConfig+0x1f0>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80082bc:	4a8f      	ldr	r2, [pc, #572]	; (80084fc <HAL_RCC_ClockConfig+0x25c>)
 80082be:	6813      	ldr	r3, [r2, #0]
 80082c0:	f003 0307 	and.w	r3, r3, #7
 80082c4:	42ab      	cmp	r3, r5
 80082c6:	d20c      	bcs.n	80082e2 <HAL_RCC_ClockConfig+0x42>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082c8:	6813      	ldr	r3, [r2, #0]
 80082ca:	f023 0307 	bic.w	r3, r3, #7
 80082ce:	432b      	orrs	r3, r5
 80082d0:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80082d2:	6813      	ldr	r3, [r2, #0]
 80082d4:	f003 0307 	and.w	r3, r3, #7
 80082d8:	42ab      	cmp	r3, r5
 80082da:	d002      	beq.n	80082e2 <HAL_RCC_ClockConfig+0x42>
    return HAL_ERROR;
 80082dc:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 80082de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80082e2:	6823      	ldr	r3, [r4, #0]
 80082e4:	0798      	lsls	r0, r3, #30
 80082e6:	d51e      	bpl.n	8008326 <HAL_RCC_ClockConfig+0x86>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80082e8:	68a1      	ldr	r1, [r4, #8]
 80082ea:	f031 0280 	bics.w	r2, r1, #128	; 0x80
 80082ee:	d014      	beq.n	800831a <HAL_RCC_ClockConfig+0x7a>
 80082f0:	f021 0220 	bic.w	r2, r1, #32
 80082f4:	2a90      	cmp	r2, #144	; 0x90
 80082f6:	d010      	beq.n	800831a <HAL_RCC_ClockConfig+0x7a>
 80082f8:	f021 0240 	bic.w	r2, r1, #64	; 0x40
 80082fc:	2aa0      	cmp	r2, #160	; 0xa0
 80082fe:	d00c      	beq.n	800831a <HAL_RCC_ClockConfig+0x7a>
 8008300:	f021 0210 	bic.w	r2, r1, #16
 8008304:	2ac0      	cmp	r2, #192	; 0xc0
 8008306:	d008      	beq.n	800831a <HAL_RCC_ClockConfig+0x7a>
 8008308:	29f0      	cmp	r1, #240	; 0xf0
 800830a:	d006      	beq.n	800831a <HAL_RCC_ClockConfig+0x7a>
 800830c:	f240 21d2 	movw	r1, #722	; 0x2d2
 8008310:	487b      	ldr	r0, [pc, #492]	; (8008500 <HAL_RCC_ClockConfig+0x260>)
 8008312:	f006 fe67 	bl	800efe4 <assert_failed>
 8008316:	68a1      	ldr	r1, [r4, #8]
 8008318:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800831a:	487a      	ldr	r0, [pc, #488]	; (8008504 <HAL_RCC_ClockConfig+0x264>)
 800831c:	6842      	ldr	r2, [r0, #4]
 800831e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8008322:	430a      	orrs	r2, r1
 8008324:	6042      	str	r2, [r0, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008326:	07d9      	lsls	r1, r3, #31
 8008328:	d534      	bpl.n	8008394 <HAL_RCC_ClockConfig+0xf4>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800832a:	6863      	ldr	r3, [r4, #4]
 800832c:	2b02      	cmp	r3, #2
 800832e:	f200 80d9 	bhi.w	80084e4 <HAL_RCC_ClockConfig+0x244>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008332:	2b01      	cmp	r3, #1
 8008334:	f000 80c4 	beq.w	80084c0 <HAL_RCC_ClockConfig+0x220>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008338:	2b02      	cmp	r3, #2
 800833a:	bf0c      	ite	eq
 800833c:	f04f 7200 	moveq.w	r2, #33554432	; 0x2000000
 8008340:	2202      	movne	r2, #2
 8008342:	fa92 f1a2 	rbit	r1, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008346:	496f      	ldr	r1, [pc, #444]	; (8008504 <HAL_RCC_ClockConfig+0x264>)
 8008348:	6808      	ldr	r0, [r1, #0]
 800834a:	fa92 f2a2 	rbit	r2, r2
 800834e:	fab2 f282 	clz	r2, r2
 8008352:	f002 021f 	and.w	r2, r2, #31
 8008356:	2101      	movs	r1, #1
 8008358:	fa01 f202 	lsl.w	r2, r1, r2
 800835c:	4202      	tst	r2, r0
 800835e:	d0bd      	beq.n	80082dc <HAL_RCC_ClockConfig+0x3c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008360:	4e68      	ldr	r6, [pc, #416]	; (8008504 <HAL_RCC_ClockConfig+0x264>)
 8008362:	6872      	ldr	r2, [r6, #4]
 8008364:	f022 0203 	bic.w	r2, r2, #3
 8008368:	4313      	orrs	r3, r2
 800836a:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800836c:	f7fd f8b0 	bl	80054d0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008370:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8008374:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008376:	e006      	b.n	8008386 <HAL_RCC_ClockConfig+0xe6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008378:	f7fd f8aa 	bl	80054d0 <HAL_GetTick>
 800837c:	eba0 0008 	sub.w	r0, r0, r8
 8008380:	42b8      	cmp	r0, r7
 8008382:	f200 80b8 	bhi.w	80084f6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008386:	6873      	ldr	r3, [r6, #4]
 8008388:	6862      	ldr	r2, [r4, #4]
 800838a:	f003 030c 	and.w	r3, r3, #12
 800838e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8008392:	d1f1      	bne.n	8008378 <HAL_RCC_ClockConfig+0xd8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008394:	4a59      	ldr	r2, [pc, #356]	; (80084fc <HAL_RCC_ClockConfig+0x25c>)
 8008396:	6813      	ldr	r3, [r2, #0]
 8008398:	f003 0307 	and.w	r3, r3, #7
 800839c:	42ab      	cmp	r3, r5
 800839e:	d909      	bls.n	80083b4 <HAL_RCC_ClockConfig+0x114>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083a0:	6813      	ldr	r3, [r2, #0]
 80083a2:	f023 0307 	bic.w	r3, r3, #7
 80083a6:	432b      	orrs	r3, r5
 80083a8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80083aa:	6813      	ldr	r3, [r2, #0]
 80083ac:	f003 0307 	and.w	r3, r3, #7
 80083b0:	42ab      	cmp	r3, r5
 80083b2:	d193      	bne.n	80082dc <HAL_RCC_ClockConfig+0x3c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80083b4:	6823      	ldr	r3, [r4, #0]
 80083b6:	075a      	lsls	r2, r3, #29
 80083b8:	d518      	bpl.n	80083ec <HAL_RCC_ClockConfig+0x14c>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80083ba:	68e1      	ldr	r1, [r4, #12]
 80083bc:	f431 6280 	bics.w	r2, r1, #1024	; 0x400
 80083c0:	d00e      	beq.n	80083e0 <HAL_RCC_ClockConfig+0x140>
 80083c2:	f421 7200 	bic.w	r2, r1, #512	; 0x200
 80083c6:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 80083ca:	d009      	beq.n	80083e0 <HAL_RCC_ClockConfig+0x140>
 80083cc:	f5b1 6fc0 	cmp.w	r1, #1536	; 0x600
 80083d0:	d006      	beq.n	80083e0 <HAL_RCC_ClockConfig+0x140>
 80083d2:	f240 3115 	movw	r1, #789	; 0x315
 80083d6:	484a      	ldr	r0, [pc, #296]	; (8008500 <HAL_RCC_ClockConfig+0x260>)
 80083d8:	f006 fe04 	bl	800efe4 <assert_failed>
 80083dc:	68e1      	ldr	r1, [r4, #12]
 80083de:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80083e0:	4848      	ldr	r0, [pc, #288]	; (8008504 <HAL_RCC_ClockConfig+0x264>)
 80083e2:	6842      	ldr	r2, [r0, #4]
 80083e4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80083e8:	430a      	orrs	r2, r1
 80083ea:	6042      	str	r2, [r0, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80083ec:	071b      	lsls	r3, r3, #28
 80083ee:	d518      	bpl.n	8008422 <HAL_RCC_ClockConfig+0x182>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80083f0:	6922      	ldr	r2, [r4, #16]
 80083f2:	f432 6380 	bics.w	r3, r2, #1024	; 0x400
 80083f6:	d00d      	beq.n	8008414 <HAL_RCC_ClockConfig+0x174>
 80083f8:	f422 7300 	bic.w	r3, r2, #512	; 0x200
 80083fc:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8008400:	d008      	beq.n	8008414 <HAL_RCC_ClockConfig+0x174>
 8008402:	f5b2 6fc0 	cmp.w	r2, #1536	; 0x600
 8008406:	d005      	beq.n	8008414 <HAL_RCC_ClockConfig+0x174>
 8008408:	f44f 7147 	mov.w	r1, #796	; 0x31c
 800840c:	483c      	ldr	r0, [pc, #240]	; (8008500 <HAL_RCC_ClockConfig+0x260>)
 800840e:	f006 fde9 	bl	800efe4 <assert_failed>
 8008412:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008414:	493b      	ldr	r1, [pc, #236]	; (8008504 <HAL_RCC_ClockConfig+0x264>)
 8008416:	684b      	ldr	r3, [r1, #4]
 8008418:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800841c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8008420:	604b      	str	r3, [r1, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8008422:	4a38      	ldr	r2, [pc, #224]	; (8008504 <HAL_RCC_ClockConfig+0x264>)
 8008424:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008426:	f003 010c 	and.w	r1, r3, #12
 800842a:	2908      	cmp	r1, #8
 800842c:	d146      	bne.n	80084bc <HAL_RCC_ClockConfig+0x21c>
 800842e:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 8008432:	fa91 f1a1 	rbit	r1, r1
 8008436:	200f      	movs	r0, #15
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8008438:	fab1 f181 	clz	r1, r1
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800843c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800843e:	fa90 f0a0 	rbit	r0, r0
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8008442:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8008446:	40cb      	lsrs	r3, r1
 8008448:	492f      	ldr	r1, [pc, #188]	; (8008508 <HAL_RCC_ClockConfig+0x268>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800844a:	4c30      	ldr	r4, [pc, #192]	; (800850c <HAL_RCC_ClockConfig+0x26c>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800844c:	5ccb      	ldrb	r3, [r1, r3]
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800844e:	4930      	ldr	r1, [pc, #192]	; (8008510 <HAL_RCC_ClockConfig+0x270>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8008450:	fab0 f080 	clz	r0, r0
 8008454:	f002 020f 	and.w	r2, r2, #15
 8008458:	40c2      	lsrs	r2, r0
 800845a:	5ca2      	ldrb	r2, [r4, r2]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800845c:	fbb1 f1f2 	udiv	r1, r1, r2
 8008460:	fb03 f101 	mul.w	r1, r3, r1
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8008464:	4b27      	ldr	r3, [pc, #156]	; (8008504 <HAL_RCC_ClockConfig+0x264>)
 8008466:	22f0      	movs	r2, #240	; 0xf0
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	fa92 f2a2 	rbit	r2, r2
 800846e:	fab2 f282 	clz	r2, r2
 8008472:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008476:	40d3      	lsrs	r3, r2
 8008478:	4826      	ldr	r0, [pc, #152]	; (8008514 <HAL_RCC_ClockConfig+0x274>)
 800847a:	4a27      	ldr	r2, [pc, #156]	; (8008518 <HAL_RCC_ClockConfig+0x278>)
 800847c:	5cc3      	ldrb	r3, [r0, r3]
  HAL_InitTick (TICK_INT_PRIORITY);
 800847e:	200f      	movs	r0, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8008480:	fa21 f303 	lsr.w	r3, r1, r3
 8008484:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8008486:	f7fc ffed 	bl	8005464 <HAL_InitTick>
  return HAL_OK;
 800848a:	2000      	movs	r0, #0
}
 800848c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 8008490:	f240 21bb 	movw	r1, #699	; 0x2bb
 8008494:	481a      	ldr	r0, [pc, #104]	; (8008500 <HAL_RCC_ClockConfig+0x260>)
 8008496:	f006 fda5 	bl	800efe4 <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800849a:	4a18      	ldr	r2, [pc, #96]	; (80084fc <HAL_RCC_ClockConfig+0x25c>)
 800849c:	6813      	ldr	r3, [r2, #0]
 800849e:	f003 0307 	and.w	r3, r3, #7
 80084a2:	42ab      	cmp	r3, r5
 80084a4:	f4ff af10 	bcc.w	80082c8 <HAL_RCC_ClockConfig+0x28>
 80084a8:	e71b      	b.n	80082e2 <HAL_RCC_ClockConfig+0x42>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80084aa:	f240 21ba 	movw	r1, #698	; 0x2ba
 80084ae:	4814      	ldr	r0, [pc, #80]	; (8008500 <HAL_RCC_ClockConfig+0x260>)
 80084b0:	f006 fd98 	bl	800efe4 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80084b4:	2d02      	cmp	r5, #2
 80084b6:	f67f af01 	bls.w	80082bc <HAL_RCC_ClockConfig+0x1c>
 80084ba:	e7e9      	b.n	8008490 <HAL_RCC_ClockConfig+0x1f0>
      sysclockfreq = HSE_VALUE;
 80084bc:	4914      	ldr	r1, [pc, #80]	; (8008510 <HAL_RCC_ClockConfig+0x270>)
 80084be:	e7d1      	b.n	8008464 <HAL_RCC_ClockConfig+0x1c4>
 80084c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80084c4:	fa92 f1a2 	rbit	r1, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084c8:	490e      	ldr	r1, [pc, #56]	; (8008504 <HAL_RCC_ClockConfig+0x264>)
 80084ca:	6809      	ldr	r1, [r1, #0]
 80084cc:	fa92 f2a2 	rbit	r2, r2
 80084d0:	fab2 f282 	clz	r2, r2
 80084d4:	f002 021f 	and.w	r2, r2, #31
 80084d8:	fa03 f202 	lsl.w	r2, r3, r2
 80084dc:	420a      	tst	r2, r1
 80084de:	f47f af3f 	bne.w	8008360 <HAL_RCC_ClockConfig+0xc0>
 80084e2:	e6fb      	b.n	80082dc <HAL_RCC_ClockConfig+0x3c>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80084e4:	f240 21d9 	movw	r1, #729	; 0x2d9
 80084e8:	4805      	ldr	r0, [pc, #20]	; (8008500 <HAL_RCC_ClockConfig+0x260>)
 80084ea:	f006 fd7b 	bl	800efe4 <assert_failed>
 80084ee:	6863      	ldr	r3, [r4, #4]
 80084f0:	e71f      	b.n	8008332 <HAL_RCC_ClockConfig+0x92>
    return HAL_ERROR;
 80084f2:	2001      	movs	r0, #1
}
 80084f4:	4770      	bx	lr
        return HAL_TIMEOUT;
 80084f6:	2003      	movs	r0, #3
 80084f8:	e6f1      	b.n	80082de <HAL_RCC_ClockConfig+0x3e>
 80084fa:	bf00      	nop
 80084fc:	40022000 	.word	0x40022000
 8008500:	08015094 	.word	0x08015094
 8008504:	40021000 	.word	0x40021000
 8008508:	080150dc 	.word	0x080150dc
 800850c:	080150ec 	.word	0x080150ec
 8008510:	007a1200 	.word	0x007a1200
 8008514:	080153b0 	.word	0x080153b0
 8008518:	2000000c 	.word	0x2000000c

0800851c <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 800851c:	4a12      	ldr	r2, [pc, #72]	; (8008568 <HAL_RCC_GetSysClockFreq+0x4c>)
 800851e:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8008520:	f003 010c 	and.w	r1, r3, #12
 8008524:	2908      	cmp	r1, #8
 8008526:	d001      	beq.n	800852c <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8008528:	4810      	ldr	r0, [pc, #64]	; (800856c <HAL_RCC_GetSysClockFreq+0x50>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800852a:	4770      	bx	lr
{
 800852c:	b430      	push	{r4, r5}
 800852e:	f44f 1070 	mov.w	r0, #3932160	; 0x3c0000
 8008532:	fa90 f0a0 	rbit	r0, r0
 8008536:	210f      	movs	r1, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8008538:	fab0 f080 	clz	r0, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800853c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800853e:	fa91 f1a1 	rbit	r1, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8008542:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8008546:	40c3      	lsrs	r3, r0
 8008548:	4809      	ldr	r0, [pc, #36]	; (8008570 <HAL_RCC_GetSysClockFreq+0x54>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800854a:	4d0a      	ldr	r5, [pc, #40]	; (8008574 <HAL_RCC_GetSysClockFreq+0x58>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800854c:	5cc0      	ldrb	r0, [r0, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800854e:	4c07      	ldr	r4, [pc, #28]	; (800856c <HAL_RCC_GetSysClockFreq+0x50>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8008550:	fab1 f181 	clz	r1, r1
 8008554:	f002 030f 	and.w	r3, r2, #15
 8008558:	40cb      	lsrs	r3, r1
 800855a:	5ceb      	ldrb	r3, [r5, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800855c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8008560:	bc30      	pop	{r4, r5}
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8008562:	fb00 f003 	mul.w	r0, r0, r3
}
 8008566:	4770      	bx	lr
 8008568:	40021000 	.word	0x40021000
 800856c:	007a1200 	.word	0x007a1200
 8008570:	080150dc 	.word	0x080150dc
 8008574:	080150ec 	.word	0x080150ec

08008578 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8008578:	4b01      	ldr	r3, [pc, #4]	; (8008580 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800857a:	6818      	ldr	r0, [r3, #0]
 800857c:	4770      	bx	lr
 800857e:	bf00      	nop
 8008580:	2000000c 	.word	0x2000000c

08008584 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8008584:	4b08      	ldr	r3, [pc, #32]	; (80085a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008586:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	fa92 f2a2 	rbit	r2, r2
 8008590:	fab2 f282 	clz	r2, r2
 8008594:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008598:	40d3      	lsrs	r3, r2
 800859a:	4904      	ldr	r1, [pc, #16]	; (80085ac <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 800859c:	4a04      	ldr	r2, [pc, #16]	; (80085b0 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800859e:	5ccb      	ldrb	r3, [r1, r3]
 80085a0:	6810      	ldr	r0, [r2, #0]
}    
 80085a2:	40d8      	lsrs	r0, r3
 80085a4:	4770      	bx	lr
 80085a6:	bf00      	nop
 80085a8:	40021000 	.word	0x40021000
 80085ac:	080153c0 	.word	0x080153c0
 80085b0:	2000000c 	.word	0x2000000c

080085b4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80085b4:	4b08      	ldr	r3, [pc, #32]	; (80085d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80085b6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	fa92 f2a2 	rbit	r2, r2
 80085c0:	fab2 f282 	clz	r2, r2
 80085c4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80085c8:	40d3      	lsrs	r3, r2
 80085ca:	4904      	ldr	r1, [pc, #16]	; (80085dc <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 80085cc:	4a04      	ldr	r2, [pc, #16]	; (80085e0 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80085ce:	5ccb      	ldrb	r3, [r1, r3]
 80085d0:	6810      	ldr	r0, [r2, #0]
} 
 80085d2:	40d8      	lsrs	r0, r3
 80085d4:	4770      	bx	lr
 80085d6:	bf00      	nop
 80085d8:	40021000 	.word	0x40021000
 80085dc:	080153c0 	.word	0x080153c0
 80085e0:	2000000c 	.word	0x2000000c

080085e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80085e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t tickstart = 0U;
  uint32_t temp_reg = 0U;
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80085e8:	4bad      	ldr	r3, [pc, #692]	; (80088a0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
{
 80085ea:	4604      	mov	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80085ec:	6800      	ldr	r0, [r0, #0]
 80085ee:	4298      	cmp	r0, r3
{
 80085f0:	b083      	sub	sp, #12
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80085f2:	f200 8216 	bhi.w	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x43e>
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80085f6:	03c6      	lsls	r6, r0, #15
 80085f8:	d546      	bpl.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80085fa:	6863      	ldr	r3, [r4, #4]
 80085fc:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8008600:	d003      	beq.n	800860a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8008602:	2183      	movs	r1, #131	; 0x83
 8008604:	48a7      	ldr	r0, [pc, #668]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008606:	f006 fced 	bl	800efe4 <assert_failed>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800860a:	4ba7      	ldr	r3, [pc, #668]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800860c:	69da      	ldr	r2, [r3, #28]
 800860e:	00d5      	lsls	r5, r2, #3
 8008610:	f140 81e3 	bpl.w	80089da <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008614:	4da5      	ldr	r5, [pc, #660]	; (80088ac <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8008616:	682a      	ldr	r2, [r5, #0]
 8008618:	05d0      	lsls	r0, r2, #23
    FlagStatus       pwrclkchanged = RESET;
 800861a:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800861e:	f140 81ec 	bpl.w	80089fa <HAL_RCCEx_PeriphCLKConfig+0x416>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008622:	4da1      	ldr	r5, [pc, #644]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008624:	6861      	ldr	r1, [r4, #4]
 8008626:	6a2a      	ldr	r2, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008628:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 800862c:	d020      	beq.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 800862e:	f401 7340 	and.w	r3, r1, #768	; 0x300
 8008632:	4293      	cmp	r3, r2
 8008634:	d01c      	beq.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008636:	6a29      	ldr	r1, [r5, #32]
 8008638:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800863c:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8008640:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008644:	4f9a      	ldr	r7, [pc, #616]	; (80088b0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8008646:	fab2 f282 	clz	r2, r2
 800864a:	443a      	add	r2, r7
 800864c:	0092      	lsls	r2, r2, #2
 800864e:	f04f 0c01 	mov.w	ip, #1
 8008652:	f8c2 c000 	str.w	ip, [r2]
 8008656:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800865a:	fab3 f383 	clz	r3, r3
 800865e:	443b      	add	r3, r7
 8008660:	009b      	lsls	r3, r3, #2
 8008662:	2200      	movs	r2, #0
 8008664:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008666:	07ca      	lsls	r2, r1, #31
      RCC->BDCR = temp_reg;
 8008668:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800866a:	f100 81ee 	bmi.w	8008a4a <HAL_RCCEx_PeriphCLKConfig+0x466>
 800866e:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008670:	4a8d      	ldr	r2, [pc, #564]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008672:	6a13      	ldr	r3, [r2, #32]
 8008674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008678:	430b      	orrs	r3, r1
 800867a:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800867c:	b11e      	cbz	r6, 8008686 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800867e:	69d3      	ldr	r3, [r2, #28]
 8008680:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008684:	61d3      	str	r3, [r2, #28]
 8008686:	6820      	ldr	r0, [r4, #0]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008688:	07c3      	lsls	r3, r0, #31
 800868a:	d509      	bpl.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800868c:	68a2      	ldr	r2, [r4, #8]
 800868e:	2a03      	cmp	r2, #3
 8008690:	f200 81cd 	bhi.w	8008a2e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008694:	4984      	ldr	r1, [pc, #528]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008696:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008698:	f023 0303 	bic.w	r3, r3, #3
 800869c:	4313      	orrs	r3, r2
 800869e:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80086a0:	0787      	lsls	r7, r0, #30
 80086a2:	d50f      	bpl.n	80086c4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 80086a4:	68e2      	ldr	r2, [r4, #12]
 80086a6:	f432 3340 	bics.w	r3, r2, #196608	; 0x30000
 80086aa:	d005      	beq.n	80086b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80086ac:	487d      	ldr	r0, [pc, #500]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80086ae:	21d5      	movs	r1, #213	; 0xd5
 80086b0:	f006 fc98 	bl	800efe4 <assert_failed>
 80086b4:	68e2      	ldr	r2, [r4, #12]
 80086b6:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80086b8:	497b      	ldr	r1, [pc, #492]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80086ba:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80086bc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80086c0:	4313      	orrs	r3, r2
 80086c2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80086c4:	0746      	lsls	r6, r0, #29
 80086c6:	d50f      	bpl.n	80086e8 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 80086c8:	6922      	ldr	r2, [r4, #16]
 80086ca:	f432 2340 	bics.w	r3, r2, #786432	; 0xc0000
 80086ce:	d005      	beq.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80086d0:	4874      	ldr	r0, [pc, #464]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80086d2:	21e1      	movs	r1, #225	; 0xe1
 80086d4:	f006 fc86 	bl	800efe4 <assert_failed>
 80086d8:	6922      	ldr	r2, [r4, #16]
 80086da:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80086dc:	4972      	ldr	r1, [pc, #456]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80086de:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80086e0:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80086e4:	4313      	orrs	r3, r2
 80086e6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80086e8:	0685      	lsls	r5, r0, #26
 80086ea:	d50f      	bpl.n	800870c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 80086ec:	69e2      	ldr	r2, [r4, #28]
 80086ee:	f032 0310 	bics.w	r3, r2, #16
 80086f2:	d005      	beq.n	8008700 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80086f4:	486b      	ldr	r0, [pc, #428]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80086f6:	21ec      	movs	r1, #236	; 0xec
 80086f8:	f006 fc74 	bl	800efe4 <assert_failed>
 80086fc:	69e2      	ldr	r2, [r4, #28]
 80086fe:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008700:	4969      	ldr	r1, [pc, #420]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008702:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008704:	f023 0310 	bic.w	r3, r3, #16
 8008708:	4313      	orrs	r3, r2
 800870a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800870c:	0381      	lsls	r1, r0, #14
 800870e:	d50a      	bpl.n	8008726 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
 8008710:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008712:	f432 0380 	bics.w	r3, r2, #4194304	; 0x400000
 8008716:	f040 8191 	bne.w	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x458>
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800871a:	4963      	ldr	r1, [pc, #396]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800871c:	684b      	ldr	r3, [r1, #4]
 800871e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8008722:	4313      	orrs	r3, r2
 8008724:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008726:	0642      	lsls	r2, r0, #25
 8008728:	d510      	bpl.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800872a:	6a22      	ldr	r2, [r4, #32]
 800872c:	f032 0320 	bics.w	r3, r2, #32
 8008730:	d006      	beq.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8008732:	485c      	ldr	r0, [pc, #368]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008734:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8008738:	f006 fc54 	bl	800efe4 <assert_failed>
 800873c:	6a22      	ldr	r2, [r4, #32]
 800873e:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008740:	4959      	ldr	r1, [pc, #356]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008742:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008744:	f023 0320 	bic.w	r3, r3, #32
 8008748:	4313      	orrs	r3, r2
 800874a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800874c:	0343      	lsls	r3, r0, #13
 800874e:	d510      	bpl.n	8008772 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8008750:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008752:	f032 0340 	bics.w	r3, r2, #64	; 0x40
 8008756:	d006      	beq.n	8008766 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8008758:	4852      	ldr	r0, [pc, #328]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800875a:	f44f 7190 	mov.w	r1, #288	; 0x120
 800875e:	f006 fc41 	bl	800efe4 <assert_failed>
 8008762:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008764:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008766:	4950      	ldr	r1, [pc, #320]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008768:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800876a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800876e:	4313      	orrs	r3, r2
 8008770:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008772:	0707      	lsls	r7, r0, #28
 8008774:	d510      	bpl.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8008776:	6962      	ldr	r2, [r4, #20]
 8008778:	f432 1340 	bics.w	r3, r2, #3145728	; 0x300000
 800877c:	d006      	beq.n	800878c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800877e:	4849      	ldr	r0, [pc, #292]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008780:	f240 112f 	movw	r1, #303	; 0x12f
 8008784:	f006 fc2e 	bl	800efe4 <assert_failed>
 8008788:	6962      	ldr	r2, [r4, #20]
 800878a:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800878c:	4946      	ldr	r1, [pc, #280]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800878e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008790:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008794:	4313      	orrs	r3, r2
 8008796:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008798:	06c6      	lsls	r6, r0, #27
 800879a:	d510      	bpl.n	80087be <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800879c:	69a2      	ldr	r2, [r4, #24]
 800879e:	f432 0340 	bics.w	r3, r2, #12582912	; 0xc00000
 80087a2:	d006      	beq.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80087a4:	483f      	ldr	r0, [pc, #252]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80087a6:	f240 1139 	movw	r1, #313	; 0x139
 80087aa:	f006 fc1b 	bl	800efe4 <assert_failed>
 80087ae:	69a2      	ldr	r2, [r4, #24]
 80087b0:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80087b2:	493d      	ldr	r1, [pc, #244]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087b4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80087b6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80087ba:	4313      	orrs	r3, r2
 80087bc:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80087be:	0585      	lsls	r5, r0, #22
 80087c0:	d510      	bpl.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 80087c2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80087c4:	f432 0300 	bics.w	r3, r2, #8388608	; 0x800000
 80087c8:	d006      	beq.n	80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
 80087ca:	4836      	ldr	r0, [pc, #216]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80087cc:	f240 1149 	movw	r1, #329	; 0x149
 80087d0:	f006 fc08 	bl	800efe4 <assert_failed>
 80087d4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80087d6:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80087d8:	4933      	ldr	r1, [pc, #204]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80087da:	684b      	ldr	r3, [r1, #4]
 80087dc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80087e0:	4313      	orrs	r3, r2
 80087e2:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80087e4:	0601      	lsls	r1, r0, #24
 80087e6:	d527      	bpl.n	8008838 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
 80087e8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80087ea:	f432 7380 	bics.w	r3, r2, #256	; 0x100
 80087ee:	d01d      	beq.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x248>
 80087f0:	f022 0320 	bic.w	r3, r2, #32
 80087f4:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 80087f8:	d018      	beq.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x248>
 80087fa:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 80087fe:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 8008802:	d013      	beq.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x248>
 8008804:	f022 0310 	bic.w	r3, r2, #16
 8008808:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800880c:	d00e      	beq.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x248>
 800880e:	f5b2 7fb8 	cmp.w	r2, #368	; 0x170
 8008812:	d00b      	beq.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x248>
 8008814:	f022 0330 	bic.w	r3, r2, #48	; 0x30
 8008818:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 800881c:	d006      	beq.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x248>
 800881e:	4821      	ldr	r0, [pc, #132]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008820:	f240 1169 	movw	r1, #361	; 0x169
 8008824:	f006 fbde 	bl	800efe4 <assert_failed>
 8008828:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800882a:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800882c:	491e      	ldr	r1, [pc, #120]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800882e:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8008830:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8008834:	4313      	orrs	r3, r2
 8008836:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8008838:	05c2      	lsls	r2, r0, #23
 800883a:	d527      	bpl.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
 800883c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800883e:	f432 5300 	bics.w	r3, r2, #8192	; 0x2000
 8008842:	d01d      	beq.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8008844:	f422 6380 	bic.w	r3, r2, #1024	; 0x400
 8008848:	f5b3 5f08 	cmp.w	r3, #8704	; 0x2200
 800884c:	d018      	beq.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 800884e:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 8008852:	f5b3 5f10 	cmp.w	r3, #9216	; 0x2400
 8008856:	d013      	beq.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8008858:	f422 7300 	bic.w	r3, r2, #512	; 0x200
 800885c:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8008860:	d00e      	beq.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8008862:	f5b2 5f38 	cmp.w	r2, #11776	; 0x2e00
 8008866:	d00b      	beq.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8008868:	f422 63c0 	bic.w	r3, r2, #1536	; 0x600
 800886c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008870:	d006      	beq.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8008872:	480c      	ldr	r0, [pc, #48]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008874:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8008878:	f006 fbb4 	bl	800efe4 <assert_failed>
 800887c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800887e:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8008880:	4909      	ldr	r1, [pc, #36]	; (80088a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008882:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8008884:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8008888:	4313      	orrs	r3, r2
 800888a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800888c:	04c3      	lsls	r3, r0, #19
 800888e:	d51b      	bpl.n	80088c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
 8008890:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8008892:	f432 7380 	bics.w	r3, r2, #256	; 0x100
 8008896:	d011      	beq.n	80088bc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8008898:	4802      	ldr	r0, [pc, #8]	; (80088a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800889a:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 800889e:	e009      	b.n	80088b4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80088a0:	03f733ff 	.word	0x03f733ff
 80088a4:	080150fc 	.word	0x080150fc
 80088a8:	40021000 	.word	0x40021000
 80088ac:	40007000 	.word	0x40007000
 80088b0:	10908100 	.word	0x10908100
 80088b4:	f006 fb96 	bl	800efe4 <assert_failed>
 80088b8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80088ba:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80088bc:	4975      	ldr	r1, [pc, #468]	; (8008a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80088be:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80088c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088c4:	4313      	orrs	r3, r2
 80088c6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80088c8:	0487      	lsls	r7, r0, #18
 80088ca:	d510      	bpl.n	80088ee <HAL_RCCEx_PeriphCLKConfig+0x30a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
 80088cc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80088ce:	f432 7300 	bics.w	r3, r2, #512	; 0x200
 80088d2:	d006      	beq.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80088d4:	4870      	ldr	r0, [pc, #448]	; (8008a98 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 80088d6:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 80088da:	f006 fb83 	bl	800efe4 <assert_failed>
 80088de:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80088e0:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80088e2:	496c      	ldr	r1, [pc, #432]	; (8008a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80088e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80088e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80088ea:	4313      	orrs	r3, r2
 80088ec:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80088ee:	02c6      	lsls	r6, r0, #11
 80088f0:	d510      	bpl.n	8008914 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
 80088f2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80088f4:	f032 7380 	bics.w	r3, r2, #16777216	; 0x1000000
 80088f8:	d006      	beq.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x324>
 80088fa:	4867      	ldr	r0, [pc, #412]	; (8008a98 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 80088fc:	f240 2103 	movw	r1, #515	; 0x203
 8008900:	f006 fb70 	bl	800efe4 <assert_failed>
 8008904:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008906:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8008908:	4962      	ldr	r1, [pc, #392]	; (8008a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800890a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800890c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008910:	4313      	orrs	r3, r2
 8008912:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8008914:	0285      	lsls	r5, r0, #10
 8008916:	d510      	bpl.n	800893a <HAL_RCCEx_PeriphCLKConfig+0x356>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
 8008918:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800891a:	f032 7300 	bics.w	r3, r2, #33554432	; 0x2000000
 800891e:	d006      	beq.n	800892e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008920:	485d      	ldr	r0, [pc, #372]	; (8008a98 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008922:	f240 210d 	movw	r1, #525	; 0x20d
 8008926:	f006 fb5d 	bl	800efe4 <assert_failed>
 800892a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800892c:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800892e:	4959      	ldr	r1, [pc, #356]	; (8008a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8008930:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008932:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008936:	4313      	orrs	r3, r2
 8008938:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800893a:	0241      	lsls	r1, r0, #9
 800893c:	d510      	bpl.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
 800893e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008940:	f432 6380 	bics.w	r3, r2, #1024	; 0x400
 8008944:	d006      	beq.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0x370>
 8008946:	4854      	ldr	r0, [pc, #336]	; (8008a98 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008948:	f240 2117 	movw	r1, #535	; 0x217
 800894c:	f006 fb4a 	bl	800efe4 <assert_failed>
 8008950:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008952:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8008954:	494f      	ldr	r1, [pc, #316]	; (8008a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 8008956:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8008958:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800895c:	4313      	orrs	r3, r2
 800895e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8008960:	0202      	lsls	r2, r0, #8
 8008962:	d510      	bpl.n	8008986 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
 8008964:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8008966:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
 800896a:	d006      	beq.n	800897a <HAL_RCCEx_PeriphCLKConfig+0x396>
 800896c:	484a      	ldr	r0, [pc, #296]	; (8008a98 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 800896e:	f240 2121 	movw	r1, #545	; 0x221
 8008972:	f006 fb37 	bl	800efe4 <assert_failed>
 8008976:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8008978:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800897a:	4946      	ldr	r1, [pc, #280]	; (8008a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800897c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800897e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008982:	4313      	orrs	r3, r2
 8008984:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8008986:	01c3      	lsls	r3, r0, #7
 8008988:	d510      	bpl.n	80089ac <HAL_RCCEx_PeriphCLKConfig+0x3c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
 800898a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800898c:	f432 5300 	bics.w	r3, r2, #8192	; 0x2000
 8008990:	d006      	beq.n	80089a0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8008992:	4841      	ldr	r0, [pc, #260]	; (8008a98 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008994:	f240 212b 	movw	r1, #555	; 0x22b
 8008998:	f006 fb24 	bl	800efe4 <assert_failed>
 800899c:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800899e:	6820      	ldr	r0, [r4, #0]
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80089a0:	493c      	ldr	r1, [pc, #240]	; (8008a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80089a2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80089a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089a8:	4313      	orrs	r3, r2
 80089aa:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80089ac:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80089b0:	d010      	beq.n	80089d4 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
 80089b2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80089b4:	f432 4300 	bics.w	r3, r2, #32768	; 0x8000
 80089b8:	d005      	beq.n	80089c6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 80089ba:	f44f 710e 	mov.w	r1, #568	; 0x238
 80089be:	4836      	ldr	r0, [pc, #216]	; (8008a98 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 80089c0:	f006 fb10 	bl	800efe4 <assert_failed>
 80089c4:	6d22      	ldr	r2, [r4, #80]	; 0x50
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80089c6:	4933      	ldr	r1, [pc, #204]	; (8008a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 80089c8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80089ca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80089ce:	4313      	orrs	r3, r2
 80089d0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80089d2:	2000      	movs	r0, #0
}
 80089d4:	b003      	add	sp, #12
 80089d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80089da:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80089dc:	4d2f      	ldr	r5, [pc, #188]	; (8008a9c <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
      __HAL_RCC_PWR_CLK_ENABLE();
 80089de:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80089e2:	61da      	str	r2, [r3, #28]
 80089e4:	69db      	ldr	r3, [r3, #28]
 80089e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089ea:	9301      	str	r3, [sp, #4]
 80089ec:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80089ee:	682a      	ldr	r2, [r5, #0]
 80089f0:	05d0      	lsls	r0, r2, #23
      pwrclkchanged = SET;
 80089f2:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80089f6:	f53f ae14 	bmi.w	8008622 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80089fa:	682a      	ldr	r2, [r5, #0]
 80089fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008a00:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 8008a02:	f7fc fd65 	bl	80054d0 <HAL_GetTick>
 8008a06:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a08:	682b      	ldr	r3, [r5, #0]
 8008a0a:	05d9      	lsls	r1, r3, #23
 8008a0c:	f53f ae09 	bmi.w	8008622 <HAL_RCCEx_PeriphCLKConfig+0x3e>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a10:	f7fc fd5e 	bl	80054d0 <HAL_GetTick>
 8008a14:	1bc0      	subs	r0, r0, r7
 8008a16:	2864      	cmp	r0, #100	; 0x64
 8008a18:	d9f6      	bls.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x424>
          return HAL_TIMEOUT;
 8008a1a:	2003      	movs	r0, #3
}
 8008a1c:	b003      	add	sp, #12
 8008a1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8008a22:	481d      	ldr	r0, [pc, #116]	; (8008a98 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008a24:	217d      	movs	r1, #125	; 0x7d
 8008a26:	f006 fadd 	bl	800efe4 <assert_failed>
 8008a2a:	6820      	ldr	r0, [r4, #0]
 8008a2c:	e5e3      	b.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x12>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8008a2e:	481a      	ldr	r0, [pc, #104]	; (8008a98 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008a30:	21ca      	movs	r1, #202	; 0xca
 8008a32:	f006 fad7 	bl	800efe4 <assert_failed>
 8008a36:	68a2      	ldr	r2, [r4, #8]
 8008a38:	6820      	ldr	r0, [r4, #0]
 8008a3a:	e62b      	b.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
 8008a3c:	4816      	ldr	r0, [pc, #88]	; (8008a98 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 8008a3e:	21fa      	movs	r1, #250	; 0xfa
 8008a40:	f006 fad0 	bl	800efe4 <assert_failed>
 8008a44:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008a46:	6820      	ldr	r0, [r4, #0]
 8008a48:	e667      	b.n	800871a <HAL_RCCEx_PeriphCLKConfig+0x136>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a4a:	4667      	mov	r7, ip
        tickstart = HAL_GetTick();
 8008a4c:	f7fc fd40 	bl	80054d0 <HAL_GetTick>
 8008a50:	f04f 0902 	mov.w	r9, #2
 8008a54:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a56:	e015      	b.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8008a58:	fa99 f3a9 	rbit	r3, r9
 8008a5c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8008a5e:	fa99 f3a9 	rbit	r3, r9
 8008a62:	fab3 f383 	clz	r3, r3
 8008a66:	f003 031f 	and.w	r3, r3, #31
 8008a6a:	fa07 f303 	lsl.w	r3, r7, r3
 8008a6e:	4213      	tst	r3, r2
 8008a70:	f47f adfd 	bne.w	800866e <HAL_RCCEx_PeriphCLKConfig+0x8a>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a74:	f7fc fd2c 	bl	80054d0 <HAL_GetTick>
 8008a78:	f241 3388 	movw	r3, #5000	; 0x1388
 8008a7c:	eba0 0008 	sub.w	r0, r0, r8
 8008a80:	4298      	cmp	r0, r3
 8008a82:	d8ca      	bhi.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008a84:	fa99 f3a9 	rbit	r3, r9
 8008a88:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d0e3      	beq.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x474>
 8008a90:	6a2a      	ldr	r2, [r5, #32]
 8008a92:	e7e4      	b.n	8008a5e <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8008a94:	40021000 	.word	0x40021000
 8008a98:	080150fc 	.word	0x080150fc
 8008a9c:	40007000 	.word	0x40007000

08008aa0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM34   TIM34 peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* frequency == 0 : means that no available frequency for the peripheral */
  uint32_t frequency = 0U;

  uint32_t srcclk = 0U;
#if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
  uint16_t adc_pll_prediv_table[16] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U, 256U, 256U, 256U, 256U};
 8008aa2:	4dba      	ldr	r5, [pc, #744]	; (8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
#if defined(RCC_CFGR_SDPRE)
  uint8_t sdadc_prescaler_table[16] = { 2U,  4U,  6U, 8U, 10U, 12U, 14U, 16U, 20U, 24U, 28U, 32U, 36U, 40U, 44U, 48U};
#endif /* RCC_CFGR_SDPRE */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8008aa4:	4fba      	ldr	r7, [pc, #744]	; (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
{
 8008aa6:	4606      	mov	r6, r0
  uint16_t adc_pll_prediv_table[16] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U, 256U, 256U, 256U, 256U};
 8008aa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
 8008aaa:	b089      	sub	sp, #36	; 0x24
  uint16_t adc_pll_prediv_table[16] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U, 256U, 256U, 256U, 256U};
 8008aac:	466c      	mov	r4, sp
 8008aae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008ab0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8008ab4:	42be      	cmp	r6, r7
  uint16_t adc_pll_prediv_table[16] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U, 256U, 256U, 256U, 256U};
 8008ab6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8008aba:	d846      	bhi.n	8008b4a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
  
  switch (PeriphClk)
 8008abc:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
 8008ac0:	f000 818a 	beq.w	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8008ac4:	d92a      	bls.n	8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8008ac6:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
 8008aca:	f000 8180 	beq.w	8008dce <HAL_RCCEx_GetPeriphCLKFreq+0x32e>
 8008ace:	d961      	bls.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8008ad0:	f5b6 0f00 	cmp.w	r6, #8388608	; 0x800000
 8008ad4:	f000 8154 	beq.w	8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8008ad8:	f200 80a2 	bhi.w	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0x180>
 8008adc:	f5b6 1f00 	cmp.w	r6, #2097152	; 0x200000
 8008ae0:	f000 80fe 	beq.w	8008ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8008ae4:	f5b6 0f80 	cmp.w	r6, #4194304	; 0x400000
 8008ae8:	d152      	bne.n	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
#endif /* RCC_CFGR3_TIM8SW */
#if defined(RCC_CFGR3_TIM15SW)
  case RCC_PERIPHCLK_TIM15:
    {
      /* Get the current TIM15 source */
      srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 8008aea:	4baa      	ldr	r3, [pc, #680]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30

      /* Check if PLL is ready and if TIM15 clock selection is PLL */
      if ((srcclk == RCC_TIM15CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008aee:	055d      	lsls	r5, r3, #21
 8008af0:	f140 80fa 	bpl.w	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
    {
      /* Get the current TIM20 source */
      srcclk = __HAL_RCC_GET_TIM20_SOURCE();

      /* Check if PLL is ready and if TIM20 clock selection is PLL */
      if ((srcclk == RCC_TIM20CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008af4:	4ba7      	ldr	r3, [pc, #668]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008af6:	6818      	ldr	r0, [r3, #0]
 8008af8:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8008afc:	d02b      	beq.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  */
static uint32_t RCC_GetPLLCLKFreq(void)
{
  uint32_t pllmul = 0U, pllsource = 0U, prediv = 0U, pllclk = 0U;

  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008afe:	685a      	ldr	r2, [r3, #4]
  pllmul = ( pllmul >> 18U) + 2U;
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8008b00:	6859      	ldr	r1, [r3, #4]
  {
    /* HSI used as PLL clock source : PLLCLK = HSI/2U * PLLMUL */
    pllclk = (HSI_VALUE >> 1U) * pllmul;
  }
#else
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008b02:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    pllclk = (HSE_VALUE/prediv) * pllmul;
  }
  else
  {
    /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008b04:	48a4      	ldr	r0, [pc, #656]	; (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
  pllmul = ( pllmul >> 18U) + 2U;
 8008b06:	f3c2 4383 	ubfx	r3, r2, #18, #4
 8008b0a:	3302      	adds	r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008b0c:	f001 020f 	and.w	r2, r1, #15
 8008b10:	3201      	adds	r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008b12:	fbb0 f0f2 	udiv	r0, r0, r2
 8008b16:	fb00 f003 	mul.w	r0, r0, r3
 8008b1a:	e01c      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008b1c:	2e10      	cmp	r6, #16
 8008b1e:	f000 8100 	beq.w	8008d22 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8008b22:	d91a      	bls.n	8008b5a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8008b24:	2e80      	cmp	r6, #128	; 0x80
 8008b26:	f000 815c 	beq.w	8008de2 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8008b2a:	d84c      	bhi.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8008b2c:	2e20      	cmp	r6, #32
 8008b2e:	f000 80ca 	beq.w	8008cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x226>
 8008b32:	2e40      	cmp	r6, #64	; 0x40
 8008b34:	d12c      	bne.n	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8008b36:	4b97      	ldr	r3, [pc, #604]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008b38:	6b18      	ldr	r0, [r3, #48]	; 0x30
      if ((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008b3a:	f010 0020 	ands.w	r0, r0, #32
 8008b3e:	d03a      	beq.n	8008bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
}
 8008b40:	b009      	add	sp, #36	; 0x24
 8008b42:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        frequency = HAL_RCC_GetSysClockFreq();
 8008b46:	f7ff bce9 	b.w	800851c <HAL_RCC_GetSysClockFreq>
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8008b4a:	4894      	ldr	r0, [pc, #592]	; (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8008b4c:	f44f 7173 	mov.w	r1, #972	; 0x3cc
 8008b50:	f006 fa48 	bl	800efe4 <assert_failed>
  uint32_t frequency = 0U;
 8008b54:	2000      	movs	r0, #0
}
 8008b56:	b009      	add	sp, #36	; 0x24
 8008b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (PeriphClk)
 8008b5a:	2e02      	cmp	r6, #2
 8008b5c:	f000 8126 	beq.w	8008dac <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8008b60:	f240 8166 	bls.w	8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8008b64:	2e04      	cmp	r6, #4
 8008b66:	f000 8094 	beq.w	8008c92 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 8008b6a:	2e08      	cmp	r6, #8
 8008b6c:	d110      	bne.n	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008b6e:	4b89      	ldr	r3, [pc, #548]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8008b72:	f413 1340 	ands.w	r3, r3, #3145728	; 0x300000
 8008b76:	f000 80cf 	beq.w	8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008b7a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008b7e:	f000 814f 	beq.w	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x380>
      else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8008b82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b86:	d0db      	beq.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008b88:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008b8c:	f000 8092 	beq.w	8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x214>
  uint32_t frequency = 0U;
 8008b90:	2000      	movs	r0, #0
  return(frequency);
 8008b92:	e7e0      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008b94:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 8008b98:	f000 80dc 	beq.w	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>
 8008b9c:	f240 8156 	bls.w	8008e4c <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8008ba0:	f5b6 3f00 	cmp.w	r6, #131072	; 0x20000
 8008ba4:	d056      	beq.n	8008c54 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 8008ba6:	f5b6 2f80 	cmp.w	r6, #262144	; 0x40000
 8008baa:	d1f1      	bne.n	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008bac:	4b79      	ldr	r3, [pc, #484]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008bae:	6b18      	ldr	r0, [r3, #48]	; 0x30
      if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008bb0:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8008bb4:	d1c4      	bne.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 8008bb6:	461a      	mov	r2, r3
        frequency = HSI_VALUE;
 8008bb8:	4b77      	ldr	r3, [pc, #476]	; (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
      if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008bba:	6812      	ldr	r2, [r2, #0]
        frequency = HSI_VALUE;
 8008bbc:	f012 0f02 	tst.w	r2, #2
 8008bc0:	bf18      	it	ne
 8008bc2:	4618      	movne	r0, r3
 8008bc4:	e7c7      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008bc6:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8008bca:	f040 8091 	bne.w	8008cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
      srcclk = __HAL_RCC_GET_ADC34_SOURCE();
 8008bce:	4a71      	ldr	r2, [pc, #452]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008bd0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
      if (srcclk == RCC_ADC34PLLCLK_OFF)
 8008bd2:	f413 5378 	ands.w	r3, r3, #15872	; 0x3e00
 8008bd6:	f000 8087 	beq.w	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8008bda:	6812      	ldr	r2, [r2, #0]
 8008bdc:	0191      	lsls	r1, r2, #6
 8008bde:	d5d7      	bpl.n	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008be0:	496c      	ldr	r1, [pc, #432]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008be2:	f44f 5078 	mov.w	r0, #15872	; 0x3e00
 8008be6:	684a      	ldr	r2, [r1, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8008be8:	684c      	ldr	r4, [r1, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008bea:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8008bec:	fa90 f0a0 	rbit	r0, r0
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 8008bf0:	fab0 f080 	clz	r0, r0
 8008bf4:	40c3      	lsrs	r3, r0
 8008bf6:	f003 030f 	and.w	r3, r3, #15
 8008bfa:	a808      	add	r0, sp, #32
 8008bfc:	eb00 0343 	add.w	r3, r0, r3, lsl #1
  pllmul = ( pllmul >> 18U) + 2U;
 8008c00:	f3c2 4283 	ubfx	r2, r2, #18, #4
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008c04:	f001 010f 	and.w	r1, r1, #15
  pllmul = ( pllmul >> 18U) + 2U;
 8008c08:	3202      	adds	r2, #2
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 8008c0a:	f833 4c20 	ldrh.w	r4, [r3, #-32]
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008c0e:	4862      	ldr	r0, [pc, #392]	; (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008c10:	1c4b      	adds	r3, r1, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008c12:	fbb0 f0f3 	udiv	r0, r0, r3
 8008c16:	fb00 f002 	mul.w	r0, r0, r2
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 8008c1a:	fbb0 f0f4 	udiv	r0, r0, r4
 8008c1e:	e79a      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008c20:	f1b6 7f80 	cmp.w	r6, #16777216	; 0x1000000
 8008c24:	d16f      	bne.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
      srcclk = __HAL_RCC_GET_TIM17_SOURCE();
 8008c26:	4b5b      	ldr	r3, [pc, #364]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008c28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM17CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008c2a:	0490      	lsls	r0, r2, #18
 8008c2c:	d55c      	bpl.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
      if ((srcclk == RCC_TIM34CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	019b      	lsls	r3, r3, #6
 8008c32:	d5ad      	bpl.n	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008c34:	4a57      	ldr	r2, [pc, #348]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008c36:	4858      	ldr	r0, [pc, #352]	; (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008c38:	6853      	ldr	r3, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8008c3a:	6851      	ldr	r1, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008c3c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  pllmul = ( pllmul >> 18U) + 2U;
 8008c3e:	f3c3 4383 	ubfx	r3, r3, #18, #4
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008c42:	f002 020f 	and.w	r2, r2, #15
  pllmul = ( pllmul >> 18U) + 2U;
 8008c46:	3302      	adds	r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008c48:	3201      	adds	r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008c4a:	fbb0 f0f2 	udiv	r0, r0, r2
 8008c4e:	fb00 f003 	mul.w	r0, r0, r3
 8008c52:	e780      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8008c54:	4b4f      	ldr	r3, [pc, #316]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008c56:	6818      	ldr	r0, [r3, #0]
 8008c58:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8008c5c:	f43f af7b 	beq.w	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8008c60:	685b      	ldr	r3, [r3, #4]
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008c62:	4a4c      	ldr	r2, [pc, #304]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008c64:	484c      	ldr	r0, [pc, #304]	; (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
        if (srcclk == RCC_USBCLKSOURCE_PLL)
 8008c66:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008c6a:	6853      	ldr	r3, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8008c6c:	6851      	ldr	r1, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008c6e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  pllmul = ( pllmul >> 18U) + 2U;
 8008c70:	f3c3 4383 	ubfx	r3, r3, #18, #4
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008c74:	f002 020f 	and.w	r2, r2, #15
  pllmul = ( pllmul >> 18U) + 2U;
 8008c78:	f103 0302 	add.w	r3, r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008c7c:	f102 0201 	add.w	r2, r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8008c80:	fbb0 f0f2 	udiv	r0, r0, r2
 8008c84:	fb00 f003 	mul.w	r0, r0, r3
          frequency = (RCC_GetPLLCLKFreq() * 3U) / 2U;
 8008c88:	bf04      	itt	eq
 8008c8a:	eb00 0040 	addeq.w	r0, r0, r0, lsl #1
 8008c8e:	0840      	lsreq	r0, r0, #1
 8008c90:	e761      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008c92:	4b40      	ldr	r3, [pc, #256]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8008c96:	f413 2340 	ands.w	r3, r3, #786432	; 0xc0000
 8008c9a:	d03d      	beq.n	8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      else if ((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008c9c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008ca0:	f000 80be 	beq.w	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x380>
      else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8008ca4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008ca8:	f43f af4a 	beq.w	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008cac:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008cb0:	f47f af6e 	bne.w	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      else if ((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008cb4:	4b37      	ldr	r3, [pc, #220]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008cb6:	6a1b      	ldr	r3, [r3, #32]
        frequency = LSE_VALUE;
 8008cb8:	f013 0f02 	tst.w	r3, #2
 8008cbc:	bf0c      	ite	eq
 8008cbe:	2000      	moveq	r0, #0
 8008cc0:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8008cc4:	e747      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008cc6:	4b33      	ldr	r3, [pc, #204]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008cc8:	6b18      	ldr	r0, [r3, #48]	; 0x30
      if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008cca:	f010 0010 	ands.w	r0, r0, #16
 8008cce:	f47f af37 	bne.w	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 8008cd2:	681a      	ldr	r2, [r3, #0]
        frequency = HSI_VALUE;
 8008cd4:	4b30      	ldr	r3, [pc, #192]	; (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008cd6:	f012 0f02 	tst.w	r2, #2
 8008cda:	bf18      	it	ne
 8008cdc:	4618      	movne	r0, r3
 8008cde:	e73a      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      srcclk = __HAL_RCC_GET_TIM34_SOURCE();
 8008ce0:	4b2c      	ldr	r3, [pc, #176]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008ce2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM34CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008ce4:	0192      	lsls	r2, r2, #6
 8008ce6:	d4a2      	bmi.n	8008c2e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
          frequency = SystemCoreClock;
 8008ce8:	4b2d      	ldr	r3, [pc, #180]	; (8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8008cea:	6818      	ldr	r0, [r3, #0]
}
 8008cec:	b009      	add	sp, #36	; 0x24
 8008cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (PeriphClk)
 8008cf0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8008cf4:	f47f af4c 	bne.w	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8008cf8:	4b26      	ldr	r3, [pc, #152]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008cfa:	685b      	ldr	r3, [r3, #4]
      if (srcclk == RCC_I2SCLKSOURCE_EXT)
 8008cfc:	0218      	lsls	r0, r3, #8
 8008cfe:	f57f af1f 	bpl.w	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        frequency = 0xDEADDEADU;
 8008d02:	4828      	ldr	r0, [pc, #160]	; (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008d04:	e727      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008d06:	f1b6 7f00 	cmp.w	r6, #33554432	; 0x2000000
 8008d0a:	f47f af41 	bne.w	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_TIM20_SOURCE();
 8008d0e:	4b21      	ldr	r3, [pc, #132]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM20CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008d12:	0419      	lsls	r1, r3, #16
 8008d14:	d5e8      	bpl.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008d16:	e6ed      	b.n	8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
}
 8008d18:	b009      	add	sp, #36	; 0x24
 8008d1a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        frequency = HAL_RCC_GetPCLK1Freq();
 8008d1e:	f7ff bc31 	b.w	8008584 <HAL_RCC_GetPCLK1Freq>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8008d22:	4a1c      	ldr	r2, [pc, #112]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008d24:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8008d26:	f413 0340 	ands.w	r3, r3, #12582912	; 0xc00000
 8008d2a:	d0f5      	beq.n	8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      else if ((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008d2c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008d30:	f000 8096 	beq.w	8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8008d34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008d38:	f43f af02 	beq.w	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008d3c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008d40:	f47f af26 	bne.w	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 8008d44:	6a13      	ldr	r3, [r2, #32]
        frequency = LSE_VALUE;
 8008d46:	f013 0f02 	tst.w	r3, #2
 8008d4a:	bf0c      	ite	eq
 8008d4c:	2000      	moveq	r0, #0
 8008d4e:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8008d52:	e700      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008d54:	4a0f      	ldr	r2, [pc, #60]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008d56:	6a13      	ldr	r3, [r2, #32]
 8008d58:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008d5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d60:	d0f0      	beq.n	8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008d62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d66:	f000 8082 	beq.w	8008e6e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
      else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008d6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008d6e:	f47f af0f 	bne.w	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 8008d72:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 32U;
 8008d74:	480c      	ldr	r0, [pc, #48]	; (8008da8 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8008d76:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8008d7a:	bf08      	it	eq
 8008d7c:	2000      	moveq	r0, #0
 8008d7e:	e6ea      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      srcclk = __HAL_RCC_GET_TIM16_SOURCE();
 8008d80:	4b04      	ldr	r3, [pc, #16]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8008d82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM16CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008d84:	0514      	lsls	r4, r2, #20
 8008d86:	d5af      	bpl.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008d88:	e6b5      	b.n	8008af6 <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8008d8a:	bf00      	nop
 8008d8c:	08014ab4 	.word	0x08014ab4
 8008d90:	03f733ff 	.word	0x03f733ff
 8008d94:	40021000 	.word	0x40021000
 8008d98:	007a1200 	.word	0x007a1200
 8008d9c:	080150fc 	.word	0x080150fc
 8008da0:	2000000c 	.word	0x2000000c
 8008da4:	deaddead 	.word	0xdeaddead
 8008da8:	0003d090 	.word	0x0003d090
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008dac:	4a36      	ldr	r2, [pc, #216]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008dae:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008db0:	f413 3340 	ands.w	r3, r3, #196608	; 0x30000
 8008db4:	d0b0      	beq.n	8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      else if ((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008db6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008dba:	d051      	beq.n	8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8008dbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008dc0:	f43f aebe 	beq.w	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8008dc4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008dc8:	f43f af74 	beq.w	8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x214>
 8008dcc:	e6e0      	b.n	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_TIM2_SOURCE();
 8008dce:	4b2e      	ldr	r3, [pc, #184]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008dd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM2CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008dd2:	01d7      	lsls	r7, r2, #7
 8008dd4:	d588      	bpl.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008dd6:	e68e      	b.n	8008af6 <HAL_RCCEx_GetPeriphCLKFreq+0x56>
      srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 8008dd8:	4b2b      	ldr	r3, [pc, #172]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008dda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM1CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008ddc:	05d2      	lsls	r2, r2, #23
 8008dde:	d583      	bpl.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008de0:	e689      	b.n	8008af6 <HAL_RCCEx_GetPeriphCLKFreq+0x56>
      srcclk = __HAL_RCC_GET_ADC12_SOURCE();
 8008de2:	4a29      	ldr	r2, [pc, #164]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008de4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
      if (srcclk == RCC_ADC12PLLCLK_OFF)
 8008de6:	f413 73f8 	ands.w	r3, r3, #496	; 0x1f0
 8008dea:	f43f af7d 	beq.w	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8008dee:	6810      	ldr	r0, [r2, #0]
 8008df0:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8008df4:	f43f aeaf 	beq.w	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008df8:	6851      	ldr	r1, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8008dfa:	6850      	ldr	r0, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008dfc:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8008dfe:	f44f 72f8 	mov.w	r2, #496	; 0x1f0
 8008e02:	fa92 f2a2 	rbit	r2, r2
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE12)) & 0xF];
 8008e06:	fab2 f282 	clz	r2, r2
 8008e0a:	40d3      	lsrs	r3, r2
 8008e0c:	f003 030f 	and.w	r3, r3, #15
 8008e10:	aa08      	add	r2, sp, #32
 8008e12:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  pllmul = ( pllmul >> 18U) + 2U;
 8008e16:	f3c1 4283 	ubfx	r2, r1, #18, #4
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8008e1a:	f000 010f 	and.w	r1, r0, #15
 8008e1e:	e6f3      	b.n	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008e20:	4b19      	ldr	r3, [pc, #100]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
        frequency = HSI_VALUE;
 8008e22:	481a      	ldr	r0, [pc, #104]	; (8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>)
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008e24:	681b      	ldr	r3, [r3, #0]
        frequency = HSI_VALUE;
 8008e26:	f013 0f02 	tst.w	r3, #2
 8008e2a:	bf08      	it	eq
 8008e2c:	2000      	moveq	r0, #0
 8008e2e:	e692      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
  switch (PeriphClk)
 8008e30:	2e01      	cmp	r6, #1
 8008e32:	f47f aead 	bne.w	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008e36:	4b14      	ldr	r3, [pc, #80]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8008e3a:	f013 0303 	ands.w	r3, r3, #3
 8008e3e:	d01e      	beq.n	8008e7e <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
      else if ((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008e40:	2b03      	cmp	r3, #3
 8008e42:	d0ed      	beq.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x380>
      else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	f47f af35 	bne.w	8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x214>
 8008e4a:	e679      	b.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  switch (PeriphClk)
 8008e4c:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8008e50:	f47f ae9e 	bne.w	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      srcclk = __HAL_RCC_GET_TIM8_SOURCE();
 8008e54:	4b0c      	ldr	r3, [pc, #48]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>)
 8008e56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM8CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8008e58:	0596      	lsls	r6, r2, #22
 8008e5a:	f57f af45 	bpl.w	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008e5e:	e6e6      	b.n	8008c2e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      else if ((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8008e60:	6813      	ldr	r3, [r2, #0]
        frequency = HSI_VALUE;
 8008e62:	480a      	ldr	r0, [pc, #40]	; (8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>)
 8008e64:	f013 0f02 	tst.w	r3, #2
 8008e68:	bf08      	it	eq
 8008e6a:	2000      	moveq	r0, #0
 8008e6c:	e673      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008e6e:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 8008e70:	f013 0f02 	tst.w	r3, #2
 8008e74:	f649 4040 	movw	r0, #40000	; 0x9c40
 8008e78:	bf08      	it	eq
 8008e7a:	2000      	moveq	r0, #0
 8008e7c:	e66b      	b.n	8008b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
}
 8008e7e:	b009      	add	sp, #36	; 0x24
 8008e80:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        frequency = HAL_RCC_GetPCLK2Freq();
 8008e84:	f7ff bb96 	b.w	80085b4 <HAL_RCC_GetPCLK2Freq>
 8008e88:	40021000 	.word	0x40021000
 8008e8c:	007a1200 	.word	0x007a1200

08008e90 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8008e90:	2800      	cmp	r0, #0
 8008e92:	f000 80c6 	beq.w	8009022 <HAL_TIM_Base_Init+0x192>
{ 
 8008e96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
 8008e98:	4a73      	ldr	r2, [pc, #460]	; (8009068 <HAL_TIM_Base_Init+0x1d8>)
 8008e9a:	6803      	ldr	r3, [r0, #0]
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	4604      	mov	r4, r0
 8008ea0:	d02a      	beq.n	8008ef8 <HAL_TIM_Base_Init+0x68>
 8008ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ea6:	d027      	beq.n	8008ef8 <HAL_TIM_Base_Init+0x68>
 8008ea8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d023      	beq.n	8008ef8 <HAL_TIM_Base_Init+0x68>
 8008eb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d01f      	beq.n	8008ef8 <HAL_TIM_Base_Init+0x68>
 8008eb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d01b      	beq.n	8008ef8 <HAL_TIM_Base_Init+0x68>
 8008ec0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d017      	beq.n	8008ef8 <HAL_TIM_Base_Init+0x68>
 8008ec8:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d013      	beq.n	8008ef8 <HAL_TIM_Base_Init+0x68>
 8008ed0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d00f      	beq.n	8008ef8 <HAL_TIM_Base_Init+0x68>
 8008ed8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d00b      	beq.n	8008ef8 <HAL_TIM_Base_Init+0x68>
 8008ee0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d007      	beq.n	8008ef8 <HAL_TIM_Base_Init+0x68>
 8008ee8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d003      	beq.n	8008ef8 <HAL_TIM_Base_Init+0x68>
 8008ef0:	21d5      	movs	r1, #213	; 0xd5
 8008ef2:	485e      	ldr	r0, [pc, #376]	; (800906c <HAL_TIM_Base_Init+0x1dc>)
 8008ef4:	f006 f876 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008ef8:	68a3      	ldr	r3, [r4, #8]
 8008efa:	f033 0210 	bics.w	r2, r3, #16
 8008efe:	d009      	beq.n	8008f14 <HAL_TIM_Base_Init+0x84>
 8008f00:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8008f04:	2a20      	cmp	r2, #32
 8008f06:	d005      	beq.n	8008f14 <HAL_TIM_Base_Init+0x84>
 8008f08:	2b40      	cmp	r3, #64	; 0x40
 8008f0a:	d003      	beq.n	8008f14 <HAL_TIM_Base_Init+0x84>
 8008f0c:	21d6      	movs	r1, #214	; 0xd6
 8008f0e:	4857      	ldr	r0, [pc, #348]	; (800906c <HAL_TIM_Base_Init+0x1dc>)
 8008f10:	f006 f868 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8008f14:	6923      	ldr	r3, [r4, #16]
 8008f16:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8008f1a:	d003      	beq.n	8008f24 <HAL_TIM_Base_Init+0x94>
 8008f1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f20:	f040 8090 	bne.w	8009044 <HAL_TIM_Base_Init+0x1b4>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8008f24:	69a3      	ldr	r3, [r4, #24]
 8008f26:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8008f2a:	d003      	beq.n	8008f34 <HAL_TIM_Base_Init+0xa4>
 8008f2c:	21d8      	movs	r1, #216	; 0xd8
 8008f2e:	484f      	ldr	r0, [pc, #316]	; (800906c <HAL_TIM_Base_Init+0x1dc>)
 8008f30:	f006 f858 	bl	800efe4 <assert_failed>
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8008f34:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8008f38:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d033      	beq.n	8008fa8 <HAL_TIM_Base_Init+0x118>
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8008f40:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f42:	4e49      	ldr	r6, [pc, #292]	; (8009068 <HAL_TIM_Base_Init+0x1d8>)
 8008f44:	69a5      	ldr	r5, [r4, #24]
 8008f46:	68e0      	ldr	r0, [r4, #12]
 8008f48:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 8008f4a:	2302      	movs	r3, #2
 8008f4c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f50:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8008f52:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f54:	d067      	beq.n	8009026 <HAL_TIM_Base_Init+0x196>
 8008f56:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8008f5a:	d044      	beq.n	8008fe6 <HAL_TIM_Base_Init+0x156>
 8008f5c:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8008f60:	42b2      	cmp	r2, r6
 8008f62:	d027      	beq.n	8008fb4 <HAL_TIM_Base_Init+0x124>
 8008f64:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008f68:	42b2      	cmp	r2, r6
 8008f6a:	d023      	beq.n	8008fb4 <HAL_TIM_Base_Init+0x124>
 8008f6c:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8008f70:	42b2      	cmp	r2, r6
 8008f72:	d01f      	beq.n	8008fb4 <HAL_TIM_Base_Init+0x124>
 8008f74:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8008f78:	42b2      	cmp	r2, r6
 8008f7a:	d06f      	beq.n	800905c <HAL_TIM_Base_Init+0x1cc>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f7c:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8008f80:	42b2      	cmp	r2, r6
 8008f82:	d069      	beq.n	8009058 <HAL_TIM_Base_Init+0x1c8>
 8008f84:	4e3a      	ldr	r6, [pc, #232]	; (8009070 <HAL_TIM_Base_Init+0x1e0>)
 8008f86:	42b2      	cmp	r2, r6
 8008f88:	d066      	beq.n	8009058 <HAL_TIM_Base_Init+0x1c8>
 8008f8a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008f8e:	42b2      	cmp	r2, r6
 8008f90:	d062      	beq.n	8009058 <HAL_TIM_Base_Init+0x1c8>
 8008f92:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008f96:	42b2      	cmp	r2, r6
 8008f98:	d05e      	beq.n	8009058 <HAL_TIM_Base_Init+0x1c8>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f9e:	432b      	orrs	r3, r5

  TIMx->CR1 = tmpcr1;
 8008fa0:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008fa2:	62d0      	str	r0, [r2, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8008fa4:	6291      	str	r1, [r2, #40]	; 0x28
 8008fa6:	e018      	b.n	8008fda <HAL_TIM_Base_Init+0x14a>
    htim->Lock = HAL_UNLOCKED;
 8008fa8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8008fac:	4620      	mov	r0, r4
 8008fae:	f006 f9e5 	bl	800f37c <HAL_TIM_Base_MspInit>
 8008fb2:	e7c5      	b.n	8008f40 <HAL_TIM_Base_Init+0xb0>
    tmpcr1 |= Structure->CounterMode;
 8008fb4:	68a6      	ldr	r6, [r4, #8]
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8008fb6:	4f2f      	ldr	r7, [pc, #188]	; (8009074 <HAL_TIM_Base_Init+0x1e4>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008fb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008fbc:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fbe:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8008fc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fc4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008fca:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8008fcc:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8008fce:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008fd0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8008fd2:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8008fd4:	d115      	bne.n	8009002 <HAL_TIM_Base_Init+0x172>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008fd6:	6963      	ldr	r3, [r4, #20]
 8008fd8:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8008fde:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8008fe0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8008fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8008fe6:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fe8:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008fee:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ff0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ff4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ff6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ffa:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8008ffc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ffe:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009000:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009002:	4b1d      	ldr	r3, [pc, #116]	; (8009078 <HAL_TIM_Base_Init+0x1e8>)
 8009004:	429a      	cmp	r2, r3
 8009006:	d0e6      	beq.n	8008fd6 <HAL_TIM_Base_Init+0x146>
 8009008:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800900c:	429a      	cmp	r2, r3
 800900e:	d0e2      	beq.n	8008fd6 <HAL_TIM_Base_Init+0x146>
 8009010:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009014:	429a      	cmp	r2, r3
 8009016:	d0de      	beq.n	8008fd6 <HAL_TIM_Base_Init+0x146>
 8009018:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800901c:	429a      	cmp	r2, r3
 800901e:	d1dc      	bne.n	8008fda <HAL_TIM_Base_Init+0x14a>
 8009020:	e7d9      	b.n	8008fd6 <HAL_TIM_Base_Init+0x146>
    return HAL_ERROR;
 8009022:	2001      	movs	r0, #1
}
 8009024:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8009026:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009028:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800902a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800902e:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8009030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009034:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009036:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800903a:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800903c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800903e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009040:	6291      	str	r1, [r2, #40]	; 0x28
 8009042:	e7c8      	b.n	8008fd6 <HAL_TIM_Base_Init+0x146>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009044:	21d7      	movs	r1, #215	; 0xd7
 8009046:	4809      	ldr	r0, [pc, #36]	; (800906c <HAL_TIM_Base_Init+0x1dc>)
 8009048:	f005 ffcc 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800904c:	69a3      	ldr	r3, [r4, #24]
 800904e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009052:	f43f af6f 	beq.w	8008f34 <HAL_TIM_Base_Init+0xa4>
 8009056:	e769      	b.n	8008f2c <HAL_TIM_Base_Init+0x9c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009058:	6926      	ldr	r6, [r4, #16]
 800905a:	e7e9      	b.n	8009030 <HAL_TIM_Base_Init+0x1a0>
    tmpcr1 |= Structure->CounterMode;
 800905c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800905e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009062:	4333      	orrs	r3, r6
 8009064:	e78e      	b.n	8008f84 <HAL_TIM_Base_Init+0xf4>
 8009066:	bf00      	nop
 8009068:	40012c00 	.word	0x40012c00
 800906c:	08015148 	.word	0x08015148
 8009070:	40014400 	.word	0x40014400
 8009074:	40013400 	.word	0x40013400
 8009078:	40014000 	.word	0x40014000

0800907c <HAL_TIM_Base_DeInit>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800907c:	4a25      	ldr	r2, [pc, #148]	; (8009114 <HAL_TIM_Base_DeInit+0x98>)
 800907e:	6803      	ldr	r3, [r0, #0]
 8009080:	4293      	cmp	r3, r2
{
 8009082:	b510      	push	{r4, lr}
 8009084:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009086:	d02b      	beq.n	80090e0 <HAL_TIM_Base_DeInit+0x64>
 8009088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800908c:	d028      	beq.n	80090e0 <HAL_TIM_Base_DeInit+0x64>
 800908e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009092:	4293      	cmp	r3, r2
 8009094:	d024      	beq.n	80090e0 <HAL_TIM_Base_DeInit+0x64>
 8009096:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800909a:	4293      	cmp	r3, r2
 800909c:	d020      	beq.n	80090e0 <HAL_TIM_Base_DeInit+0x64>
 800909e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d01c      	beq.n	80090e0 <HAL_TIM_Base_DeInit+0x64>
 80090a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d018      	beq.n	80090e0 <HAL_TIM_Base_DeInit+0x64>
 80090ae:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d014      	beq.n	80090e0 <HAL_TIM_Base_DeInit+0x64>
 80090b6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d010      	beq.n	80090e0 <HAL_TIM_Base_DeInit+0x64>
 80090be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d00c      	beq.n	80090e0 <HAL_TIM_Base_DeInit+0x64>
 80090c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d008      	beq.n	80090e0 <HAL_TIM_Base_DeInit+0x64>
 80090ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d004      	beq.n	80090e0 <HAL_TIM_Base_DeInit+0x64>
 80090d6:	21f7      	movs	r1, #247	; 0xf7
 80090d8:	480f      	ldr	r0, [pc, #60]	; (8009118 <HAL_TIM_Base_DeInit+0x9c>)
 80090da:	f005 ff83 	bl	800efe4 <assert_failed>
 80090de:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80090e0:	2202      	movs	r2, #2
 80090e2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 80090e6:	6a19      	ldr	r1, [r3, #32]
 80090e8:	f241 1211 	movw	r2, #4369	; 0x1111
 80090ec:	4211      	tst	r1, r2
 80090ee:	d108      	bne.n	8009102 <HAL_TIM_Base_DeInit+0x86>
 80090f0:	6a19      	ldr	r1, [r3, #32]
 80090f2:	f240 4244 	movw	r2, #1092	; 0x444
 80090f6:	4211      	tst	r1, r2
 80090f8:	d103      	bne.n	8009102 <HAL_TIM_Base_DeInit+0x86>
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	f022 0201 	bic.w	r2, r2, #1
 8009100:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_MspDeInit(htim);
 8009102:	4620      	mov	r0, r4
 8009104:	f006 f9da 	bl	800f4bc <HAL_TIM_Base_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET; 
 8009108:	2000      	movs	r0, #0
 800910a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800910e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8009112:	bd10      	pop	{r4, pc}
 8009114:	40012c00 	.word	0x40012c00
 8009118:	08015148 	.word	0x08015148

0800911c <HAL_TIM_Base_Start>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800911c:	4a1e      	ldr	r2, [pc, #120]	; (8009198 <HAL_TIM_Base_Start+0x7c>)
 800911e:	6803      	ldr	r3, [r0, #0]
 8009120:	4293      	cmp	r3, r2
{
 8009122:	b510      	push	{r4, lr}
 8009124:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009126:	d02c      	beq.n	8009182 <HAL_TIM_Base_Start+0x66>
 8009128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800912c:	d029      	beq.n	8009182 <HAL_TIM_Base_Start+0x66>
 800912e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009132:	4293      	cmp	r3, r2
 8009134:	d025      	beq.n	8009182 <HAL_TIM_Base_Start+0x66>
 8009136:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800913a:	4293      	cmp	r3, r2
 800913c:	d021      	beq.n	8009182 <HAL_TIM_Base_Start+0x66>
 800913e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009142:	4293      	cmp	r3, r2
 8009144:	d01d      	beq.n	8009182 <HAL_TIM_Base_Start+0x66>
 8009146:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800914a:	4293      	cmp	r3, r2
 800914c:	d019      	beq.n	8009182 <HAL_TIM_Base_Start+0x66>
 800914e:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009152:	4293      	cmp	r3, r2
 8009154:	d015      	beq.n	8009182 <HAL_TIM_Base_Start+0x66>
 8009156:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800915a:	4293      	cmp	r3, r2
 800915c:	d011      	beq.n	8009182 <HAL_TIM_Base_Start+0x66>
 800915e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009162:	4293      	cmp	r3, r2
 8009164:	d00d      	beq.n	8009182 <HAL_TIM_Base_Start+0x66>
 8009166:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800916a:	4293      	cmp	r3, r2
 800916c:	d009      	beq.n	8009182 <HAL_TIM_Base_Start+0x66>
 800916e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009172:	4293      	cmp	r3, r2
 8009174:	d005      	beq.n	8009182 <HAL_TIM_Base_Start+0x66>
 8009176:	f240 1131 	movw	r1, #305	; 0x131
 800917a:	4808      	ldr	r0, [pc, #32]	; (800919c <HAL_TIM_Base_Start+0x80>)
 800917c:	f005 ff32 	bl	800efe4 <assert_failed>
 8009180:	6823      	ldr	r3, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8009182:	2202      	movs	r2, #2
 8009184:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 8009188:	681a      	ldr	r2, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 800918a:	2101      	movs	r1, #1
  __HAL_TIM_ENABLE(htim);
 800918c:	430a      	orrs	r2, r1
 800918e:	601a      	str	r2, [r3, #0]
}
 8009190:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8009192:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
}
 8009196:	bd10      	pop	{r4, pc}
 8009198:	40012c00 	.word	0x40012c00
 800919c:	08015148 	.word	0x08015148

080091a0 <HAL_TIM_Base_Stop>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80091a0:	4a24      	ldr	r2, [pc, #144]	; (8009234 <HAL_TIM_Base_Stop+0x94>)
 80091a2:	6803      	ldr	r3, [r0, #0]
 80091a4:	4293      	cmp	r3, r2
{
 80091a6:	b510      	push	{r4, lr}
 80091a8:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80091aa:	d02c      	beq.n	8009206 <HAL_TIM_Base_Stop+0x66>
 80091ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091b0:	d029      	beq.n	8009206 <HAL_TIM_Base_Stop+0x66>
 80091b2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d025      	beq.n	8009206 <HAL_TIM_Base_Stop+0x66>
 80091ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80091be:	4293      	cmp	r3, r2
 80091c0:	d021      	beq.n	8009206 <HAL_TIM_Base_Stop+0x66>
 80091c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d01d      	beq.n	8009206 <HAL_TIM_Base_Stop+0x66>
 80091ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d019      	beq.n	8009206 <HAL_TIM_Base_Stop+0x66>
 80091d2:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d015      	beq.n	8009206 <HAL_TIM_Base_Stop+0x66>
 80091da:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80091de:	4293      	cmp	r3, r2
 80091e0:	d011      	beq.n	8009206 <HAL_TIM_Base_Stop+0x66>
 80091e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d00d      	beq.n	8009206 <HAL_TIM_Base_Stop+0x66>
 80091ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d009      	beq.n	8009206 <HAL_TIM_Base_Stop+0x66>
 80091f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d005      	beq.n	8009206 <HAL_TIM_Base_Stop+0x66>
 80091fa:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80091fe:	480e      	ldr	r0, [pc, #56]	; (8009238 <HAL_TIM_Base_Stop+0x98>)
 8009200:	f005 fef0 	bl	800efe4 <assert_failed>
 8009204:	6823      	ldr	r3, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8009206:	2202      	movs	r2, #2
 8009208:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 800920c:	6a19      	ldr	r1, [r3, #32]
 800920e:	f241 1211 	movw	r2, #4369	; 0x1111
 8009212:	4211      	tst	r1, r2
 8009214:	d108      	bne.n	8009228 <HAL_TIM_Base_Stop+0x88>
 8009216:	6a19      	ldr	r1, [r3, #32]
 8009218:	f240 4244 	movw	r2, #1092	; 0x444
 800921c:	4211      	tst	r1, r2
 800921e:	d103      	bne.n	8009228 <HAL_TIM_Base_Stop+0x88>
 8009220:	681a      	ldr	r2, [r3, #0]
 8009222:	f022 0201 	bic.w	r2, r2, #1
 8009226:	601a      	str	r2, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 8009228:	2301      	movs	r3, #1
 800922a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800922e:	2000      	movs	r0, #0
 8009230:	bd10      	pop	{r4, pc}
 8009232:	bf00      	nop
 8009234:	40012c00 	.word	0x40012c00
 8009238:	08015148 	.word	0x08015148

0800923c <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800923c:	4a1e      	ldr	r2, [pc, #120]	; (80092b8 <HAL_TIM_Base_Start_IT+0x7c>)
 800923e:	6803      	ldr	r3, [r0, #0]
 8009240:	4293      	cmp	r3, r2
{
 8009242:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009244:	d02d      	beq.n	80092a2 <HAL_TIM_Base_Start_IT+0x66>
 8009246:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800924a:	d02a      	beq.n	80092a2 <HAL_TIM_Base_Start_IT+0x66>
 800924c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009250:	4293      	cmp	r3, r2
 8009252:	d026      	beq.n	80092a2 <HAL_TIM_Base_Start_IT+0x66>
 8009254:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009258:	4293      	cmp	r3, r2
 800925a:	d022      	beq.n	80092a2 <HAL_TIM_Base_Start_IT+0x66>
 800925c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009260:	4293      	cmp	r3, r2
 8009262:	d01e      	beq.n	80092a2 <HAL_TIM_Base_Start_IT+0x66>
 8009264:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009268:	4293      	cmp	r3, r2
 800926a:	d01a      	beq.n	80092a2 <HAL_TIM_Base_Start_IT+0x66>
 800926c:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009270:	4293      	cmp	r3, r2
 8009272:	d016      	beq.n	80092a2 <HAL_TIM_Base_Start_IT+0x66>
 8009274:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009278:	4293      	cmp	r3, r2
 800927a:	d012      	beq.n	80092a2 <HAL_TIM_Base_Start_IT+0x66>
 800927c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009280:	4293      	cmp	r3, r2
 8009282:	d00e      	beq.n	80092a2 <HAL_TIM_Base_Start_IT+0x66>
 8009284:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009288:	4293      	cmp	r3, r2
 800928a:	d00a      	beq.n	80092a2 <HAL_TIM_Base_Start_IT+0x66>
 800928c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009290:	4293      	cmp	r3, r2
 8009292:	d006      	beq.n	80092a2 <HAL_TIM_Base_Start_IT+0x66>
 8009294:	4604      	mov	r4, r0
 8009296:	f240 115f 	movw	r1, #351	; 0x15f
 800929a:	4808      	ldr	r0, [pc, #32]	; (80092bc <HAL_TIM_Base_Start_IT+0x80>)
 800929c:	f005 fea2 	bl	800efe4 <assert_failed>
 80092a0:	6823      	ldr	r3, [r4, #0]
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80092a2:	68da      	ldr	r2, [r3, #12]
 80092a4:	f042 0201 	orr.w	r2, r2, #1
 80092a8:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80092aa:	681a      	ldr	r2, [r3, #0]
 80092ac:	f042 0201 	orr.w	r2, r2, #1
 80092b0:	601a      	str	r2, [r3, #0]
}
 80092b2:	2000      	movs	r0, #0
 80092b4:	bd10      	pop	{r4, pc}
 80092b6:	bf00      	nop
 80092b8:	40012c00 	.word	0x40012c00
 80092bc:	08015148 	.word	0x08015148

080092c0 <HAL_TIM_Base_Stop_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80092c0:	4a23      	ldr	r2, [pc, #140]	; (8009350 <HAL_TIM_Base_Stop_IT+0x90>)
 80092c2:	6803      	ldr	r3, [r0, #0]
 80092c4:	4293      	cmp	r3, r2
{
 80092c6:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80092c8:	d02d      	beq.n	8009326 <HAL_TIM_Base_Stop_IT+0x66>
 80092ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092ce:	d02a      	beq.n	8009326 <HAL_TIM_Base_Stop_IT+0x66>
 80092d0:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d026      	beq.n	8009326 <HAL_TIM_Base_Stop_IT+0x66>
 80092d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80092dc:	4293      	cmp	r3, r2
 80092de:	d022      	beq.n	8009326 <HAL_TIM_Base_Stop_IT+0x66>
 80092e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d01e      	beq.n	8009326 <HAL_TIM_Base_Stop_IT+0x66>
 80092e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d01a      	beq.n	8009326 <HAL_TIM_Base_Stop_IT+0x66>
 80092f0:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d016      	beq.n	8009326 <HAL_TIM_Base_Stop_IT+0x66>
 80092f8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d012      	beq.n	8009326 <HAL_TIM_Base_Stop_IT+0x66>
 8009300:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009304:	4293      	cmp	r3, r2
 8009306:	d00e      	beq.n	8009326 <HAL_TIM_Base_Stop_IT+0x66>
 8009308:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800930c:	4293      	cmp	r3, r2
 800930e:	d00a      	beq.n	8009326 <HAL_TIM_Base_Stop_IT+0x66>
 8009310:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009314:	4293      	cmp	r3, r2
 8009316:	d006      	beq.n	8009326 <HAL_TIM_Base_Stop_IT+0x66>
 8009318:	4604      	mov	r4, r0
 800931a:	f240 1173 	movw	r1, #371	; 0x173
 800931e:	480d      	ldr	r0, [pc, #52]	; (8009354 <HAL_TIM_Base_Stop_IT+0x94>)
 8009320:	f005 fe60 	bl	800efe4 <assert_failed>
 8009324:	6823      	ldr	r3, [r4, #0]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009326:	68da      	ldr	r2, [r3, #12]
 8009328:	f022 0201 	bic.w	r2, r2, #1
 800932c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 800932e:	6a19      	ldr	r1, [r3, #32]
 8009330:	f241 1211 	movw	r2, #4369	; 0x1111
 8009334:	4211      	tst	r1, r2
 8009336:	d108      	bne.n	800934a <HAL_TIM_Base_Stop_IT+0x8a>
 8009338:	6a19      	ldr	r1, [r3, #32]
 800933a:	f240 4244 	movw	r2, #1092	; 0x444
 800933e:	4211      	tst	r1, r2
 8009340:	d103      	bne.n	800934a <HAL_TIM_Base_Stop_IT+0x8a>
 8009342:	681a      	ldr	r2, [r3, #0]
 8009344:	f022 0201 	bic.w	r2, r2, #1
 8009348:	601a      	str	r2, [r3, #0]
}
 800934a:	2000      	movs	r0, #0
 800934c:	bd10      	pop	{r4, pc}
 800934e:	bf00      	nop
 8009350:	40012c00 	.word	0x40012c00
 8009354:	08015148 	.word	0x08015148

08009358 <HAL_TIM_OC_MspInit>:
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop

0800935c <HAL_TIM_OC_Init>:
  if(htim == NULL)
 800935c:	2800      	cmp	r0, #0
 800935e:	f000 80c9 	beq.w	80094f4 <HAL_TIM_OC_Init+0x198>
{
 8009362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009364:	4a75      	ldr	r2, [pc, #468]	; (800953c <HAL_TIM_OC_Init+0x1e0>)
 8009366:	6803      	ldr	r3, [r0, #0]
 8009368:	4293      	cmp	r3, r2
 800936a:	4604      	mov	r4, r0
 800936c:	d02b      	beq.n	80093c6 <HAL_TIM_OC_Init+0x6a>
 800936e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009372:	d028      	beq.n	80093c6 <HAL_TIM_OC_Init+0x6a>
 8009374:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009378:	4293      	cmp	r3, r2
 800937a:	d024      	beq.n	80093c6 <HAL_TIM_OC_Init+0x6a>
 800937c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009380:	4293      	cmp	r3, r2
 8009382:	d020      	beq.n	80093c6 <HAL_TIM_OC_Init+0x6a>
 8009384:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009388:	4293      	cmp	r3, r2
 800938a:	d01c      	beq.n	80093c6 <HAL_TIM_OC_Init+0x6a>
 800938c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009390:	4293      	cmp	r3, r2
 8009392:	d018      	beq.n	80093c6 <HAL_TIM_OC_Init+0x6a>
 8009394:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009398:	4293      	cmp	r3, r2
 800939a:	d014      	beq.n	80093c6 <HAL_TIM_OC_Init+0x6a>
 800939c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d010      	beq.n	80093c6 <HAL_TIM_OC_Init+0x6a>
 80093a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d00c      	beq.n	80093c6 <HAL_TIM_OC_Init+0x6a>
 80093ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d008      	beq.n	80093c6 <HAL_TIM_OC_Init+0x6a>
 80093b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d004      	beq.n	80093c6 <HAL_TIM_OC_Init+0x6a>
 80093bc:	f240 11ef 	movw	r1, #495	; 0x1ef
 80093c0:	485f      	ldr	r0, [pc, #380]	; (8009540 <HAL_TIM_OC_Init+0x1e4>)
 80093c2:	f005 fe0f 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80093c6:	68a3      	ldr	r3, [r4, #8]
 80093c8:	f033 0210 	bics.w	r2, r3, #16
 80093cc:	d00a      	beq.n	80093e4 <HAL_TIM_OC_Init+0x88>
 80093ce:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80093d2:	2a20      	cmp	r2, #32
 80093d4:	d006      	beq.n	80093e4 <HAL_TIM_OC_Init+0x88>
 80093d6:	2b40      	cmp	r3, #64	; 0x40
 80093d8:	d004      	beq.n	80093e4 <HAL_TIM_OC_Init+0x88>
 80093da:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 80093de:	4858      	ldr	r0, [pc, #352]	; (8009540 <HAL_TIM_OC_Init+0x1e4>)
 80093e0:	f005 fe00 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80093e4:	6923      	ldr	r3, [r4, #16]
 80093e6:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80093ea:	d003      	beq.n	80093f4 <HAL_TIM_OC_Init+0x98>
 80093ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093f0:	f040 8091 	bne.w	8009516 <HAL_TIM_OC_Init+0x1ba>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80093f4:	69a3      	ldr	r3, [r4, #24]
 80093f6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80093fa:	d004      	beq.n	8009406 <HAL_TIM_OC_Init+0xaa>
 80093fc:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 8009400:	484f      	ldr	r0, [pc, #316]	; (8009540 <HAL_TIM_OC_Init+0x1e4>)
 8009402:	f005 fdef 	bl	800efe4 <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 8009406:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800940a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800940e:	2b00      	cmp	r3, #0
 8009410:	d033      	beq.n	800947a <HAL_TIM_OC_Init+0x11e>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 8009412:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009414:	4e49      	ldr	r6, [pc, #292]	; (800953c <HAL_TIM_OC_Init+0x1e0>)
 8009416:	69a5      	ldr	r5, [r4, #24]
 8009418:	68e0      	ldr	r0, [r4, #12]
 800941a:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 800941c:	2302      	movs	r3, #2
 800941e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009422:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8009424:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009426:	d067      	beq.n	80094f8 <HAL_TIM_OC_Init+0x19c>
 8009428:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800942c:	d044      	beq.n	80094b8 <HAL_TIM_OC_Init+0x15c>
 800942e:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8009432:	42b2      	cmp	r2, r6
 8009434:	d027      	beq.n	8009486 <HAL_TIM_OC_Init+0x12a>
 8009436:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800943a:	42b2      	cmp	r2, r6
 800943c:	d023      	beq.n	8009486 <HAL_TIM_OC_Init+0x12a>
 800943e:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8009442:	42b2      	cmp	r2, r6
 8009444:	d01f      	beq.n	8009486 <HAL_TIM_OC_Init+0x12a>
 8009446:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 800944a:	42b2      	cmp	r2, r6
 800944c:	d070      	beq.n	8009530 <HAL_TIM_OC_Init+0x1d4>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800944e:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8009452:	42b2      	cmp	r2, r6
 8009454:	d06a      	beq.n	800952c <HAL_TIM_OC_Init+0x1d0>
 8009456:	4e3b      	ldr	r6, [pc, #236]	; (8009544 <HAL_TIM_OC_Init+0x1e8>)
 8009458:	42b2      	cmp	r2, r6
 800945a:	d067      	beq.n	800952c <HAL_TIM_OC_Init+0x1d0>
 800945c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009460:	42b2      	cmp	r2, r6
 8009462:	d063      	beq.n	800952c <HAL_TIM_OC_Init+0x1d0>
 8009464:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009468:	42b2      	cmp	r2, r6
 800946a:	d05f      	beq.n	800952c <HAL_TIM_OC_Init+0x1d0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800946c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009470:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009472:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009474:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009476:	6291      	str	r1, [r2, #40]	; 0x28
 8009478:	e018      	b.n	80094ac <HAL_TIM_OC_Init+0x150>
    htim->Lock = HAL_UNLOCKED;
 800947a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 800947e:	4620      	mov	r0, r4
 8009480:	f7ff ff6a 	bl	8009358 <HAL_TIM_OC_MspInit>
 8009484:	e7c5      	b.n	8009412 <HAL_TIM_OC_Init+0xb6>
    tmpcr1 |= Structure->CounterMode;
 8009486:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009488:	4f2f      	ldr	r7, [pc, #188]	; (8009548 <HAL_TIM_OC_Init+0x1ec>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800948a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800948e:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009490:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009492:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009496:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009498:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800949c:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800949e:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 80094a0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094a2:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80094a4:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80094a6:	d115      	bne.n	80094d4 <HAL_TIM_OC_Init+0x178>
    TIMx->RCR = Structure->RepetitionCounter;
 80094a8:	6963      	ldr	r3, [r4, #20]
 80094aa:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80094ac:	2301      	movs	r3, #1
 80094ae:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 80094b0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80094b2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80094b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 80094b8:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80094ba:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80094c0:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80094c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80094c6:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80094c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094cc:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80094ce:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094d0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80094d2:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80094d4:	4b1d      	ldr	r3, [pc, #116]	; (800954c <HAL_TIM_OC_Init+0x1f0>)
 80094d6:	429a      	cmp	r2, r3
 80094d8:	d0e6      	beq.n	80094a8 <HAL_TIM_OC_Init+0x14c>
 80094da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80094de:	429a      	cmp	r2, r3
 80094e0:	d0e2      	beq.n	80094a8 <HAL_TIM_OC_Init+0x14c>
 80094e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d0de      	beq.n	80094a8 <HAL_TIM_OC_Init+0x14c>
 80094ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d1dc      	bne.n	80094ac <HAL_TIM_OC_Init+0x150>
 80094f2:	e7d9      	b.n	80094a8 <HAL_TIM_OC_Init+0x14c>
    return HAL_ERROR;
 80094f4:	2001      	movs	r0, #1
}
 80094f6:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80094f8:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80094fa:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009500:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8009502:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009506:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009508:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800950c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800950e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009510:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009512:	6291      	str	r1, [r2, #40]	; 0x28
 8009514:	e7c8      	b.n	80094a8 <HAL_TIM_OC_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009516:	f240 11f1 	movw	r1, #497	; 0x1f1
 800951a:	4809      	ldr	r0, [pc, #36]	; (8009540 <HAL_TIM_OC_Init+0x1e4>)
 800951c:	f005 fd62 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009520:	69a3      	ldr	r3, [r4, #24]
 8009522:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009526:	f43f af6e 	beq.w	8009406 <HAL_TIM_OC_Init+0xaa>
 800952a:	e767      	b.n	80093fc <HAL_TIM_OC_Init+0xa0>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800952c:	6926      	ldr	r6, [r4, #16]
 800952e:	e7e8      	b.n	8009502 <HAL_TIM_OC_Init+0x1a6>
    tmpcr1 |= Structure->CounterMode;
 8009530:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009532:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009536:	4333      	orrs	r3, r6
 8009538:	e78d      	b.n	8009456 <HAL_TIM_OC_Init+0xfa>
 800953a:	bf00      	nop
 800953c:	40012c00 	.word	0x40012c00
 8009540:	08015148 	.word	0x08015148
 8009544:	40014400 	.word	0x40014400
 8009548:	40013400 	.word	0x40013400
 800954c:	40014000 	.word	0x40014000

08009550 <HAL_TIM_PWM_MspInit>:
 8009550:	4770      	bx	lr
 8009552:	bf00      	nop

08009554 <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8009554:	2800      	cmp	r0, #0
 8009556:	f000 80c9 	beq.w	80096ec <HAL_TIM_PWM_Init+0x198>
{
 800955a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800955c:	4a75      	ldr	r2, [pc, #468]	; (8009734 <HAL_TIM_PWM_Init+0x1e0>)
 800955e:	6803      	ldr	r3, [r0, #0]
 8009560:	4293      	cmp	r3, r2
 8009562:	4604      	mov	r4, r0
 8009564:	d02b      	beq.n	80095be <HAL_TIM_PWM_Init+0x6a>
 8009566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800956a:	d028      	beq.n	80095be <HAL_TIM_PWM_Init+0x6a>
 800956c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009570:	4293      	cmp	r3, r2
 8009572:	d024      	beq.n	80095be <HAL_TIM_PWM_Init+0x6a>
 8009574:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009578:	4293      	cmp	r3, r2
 800957a:	d020      	beq.n	80095be <HAL_TIM_PWM_Init+0x6a>
 800957c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009580:	4293      	cmp	r3, r2
 8009582:	d01c      	beq.n	80095be <HAL_TIM_PWM_Init+0x6a>
 8009584:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009588:	4293      	cmp	r3, r2
 800958a:	d018      	beq.n	80095be <HAL_TIM_PWM_Init+0x6a>
 800958c:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009590:	4293      	cmp	r3, r2
 8009592:	d014      	beq.n	80095be <HAL_TIM_PWM_Init+0x6a>
 8009594:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009598:	4293      	cmp	r3, r2
 800959a:	d010      	beq.n	80095be <HAL_TIM_PWM_Init+0x6a>
 800959c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d00c      	beq.n	80095be <HAL_TIM_PWM_Init+0x6a>
 80095a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d008      	beq.n	80095be <HAL_TIM_PWM_Init+0x6a>
 80095ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d004      	beq.n	80095be <HAL_TIM_PWM_Init+0x6a>
 80095b4:	f240 31ee 	movw	r1, #1006	; 0x3ee
 80095b8:	485f      	ldr	r0, [pc, #380]	; (8009738 <HAL_TIM_PWM_Init+0x1e4>)
 80095ba:	f005 fd13 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80095be:	68a3      	ldr	r3, [r4, #8]
 80095c0:	f033 0210 	bics.w	r2, r3, #16
 80095c4:	d00a      	beq.n	80095dc <HAL_TIM_PWM_Init+0x88>
 80095c6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80095ca:	2a20      	cmp	r2, #32
 80095cc:	d006      	beq.n	80095dc <HAL_TIM_PWM_Init+0x88>
 80095ce:	2b40      	cmp	r3, #64	; 0x40
 80095d0:	d004      	beq.n	80095dc <HAL_TIM_PWM_Init+0x88>
 80095d2:	f240 31ef 	movw	r1, #1007	; 0x3ef
 80095d6:	4858      	ldr	r0, [pc, #352]	; (8009738 <HAL_TIM_PWM_Init+0x1e4>)
 80095d8:	f005 fd04 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80095dc:	6923      	ldr	r3, [r4, #16]
 80095de:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80095e2:	d003      	beq.n	80095ec <HAL_TIM_PWM_Init+0x98>
 80095e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80095e8:	f040 8091 	bne.w	800970e <HAL_TIM_PWM_Init+0x1ba>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80095ec:	69a3      	ldr	r3, [r4, #24]
 80095ee:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80095f2:	d004      	beq.n	80095fe <HAL_TIM_PWM_Init+0xaa>
 80095f4:	f240 31f1 	movw	r1, #1009	; 0x3f1
 80095f8:	484f      	ldr	r0, [pc, #316]	; (8009738 <HAL_TIM_PWM_Init+0x1e4>)
 80095fa:	f005 fcf3 	bl	800efe4 <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 80095fe:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8009602:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009606:	2b00      	cmp	r3, #0
 8009608:	d033      	beq.n	8009672 <HAL_TIM_PWM_Init+0x11e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800960a:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800960c:	4e49      	ldr	r6, [pc, #292]	; (8009734 <HAL_TIM_PWM_Init+0x1e0>)
 800960e:	69a5      	ldr	r5, [r4, #24]
 8009610:	68e0      	ldr	r0, [r4, #12]
 8009612:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 8009614:	2302      	movs	r3, #2
 8009616:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800961a:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 800961c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800961e:	d067      	beq.n	80096f0 <HAL_TIM_PWM_Init+0x19c>
 8009620:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8009624:	d044      	beq.n	80096b0 <HAL_TIM_PWM_Init+0x15c>
 8009626:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800962a:	42b2      	cmp	r2, r6
 800962c:	d027      	beq.n	800967e <HAL_TIM_PWM_Init+0x12a>
 800962e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009632:	42b2      	cmp	r2, r6
 8009634:	d023      	beq.n	800967e <HAL_TIM_PWM_Init+0x12a>
 8009636:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 800963a:	42b2      	cmp	r2, r6
 800963c:	d01f      	beq.n	800967e <HAL_TIM_PWM_Init+0x12a>
 800963e:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8009642:	42b2      	cmp	r2, r6
 8009644:	d070      	beq.n	8009728 <HAL_TIM_PWM_Init+0x1d4>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009646:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 800964a:	42b2      	cmp	r2, r6
 800964c:	d06a      	beq.n	8009724 <HAL_TIM_PWM_Init+0x1d0>
 800964e:	4e3b      	ldr	r6, [pc, #236]	; (800973c <HAL_TIM_PWM_Init+0x1e8>)
 8009650:	42b2      	cmp	r2, r6
 8009652:	d067      	beq.n	8009724 <HAL_TIM_PWM_Init+0x1d0>
 8009654:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009658:	42b2      	cmp	r2, r6
 800965a:	d063      	beq.n	8009724 <HAL_TIM_PWM_Init+0x1d0>
 800965c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009660:	42b2      	cmp	r2, r6
 8009662:	d05f      	beq.n	8009724 <HAL_TIM_PWM_Init+0x1d0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009664:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009668:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800966a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800966c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800966e:	6291      	str	r1, [r2, #40]	; 0x28
 8009670:	e018      	b.n	80096a4 <HAL_TIM_PWM_Init+0x150>
    htim->Lock = HAL_UNLOCKED;
 8009672:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8009676:	4620      	mov	r0, r4
 8009678:	f7ff ff6a 	bl	8009550 <HAL_TIM_PWM_MspInit>
 800967c:	e7c5      	b.n	800960a <HAL_TIM_PWM_Init+0xb6>
    tmpcr1 |= Structure->CounterMode;
 800967e:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009680:	4f2f      	ldr	r7, [pc, #188]	; (8009740 <HAL_TIM_PWM_Init+0x1ec>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009686:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009688:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800968a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800968e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009690:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009694:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009696:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8009698:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800969a:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800969c:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800969e:	d115      	bne.n	80096cc <HAL_TIM_PWM_Init+0x178>
    TIMx->RCR = Structure->RepetitionCounter;
 80096a0:	6963      	ldr	r3, [r4, #20]
 80096a2:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80096a4:	2301      	movs	r3, #1
 80096a6:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 80096a8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80096aa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80096ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 80096b0:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096b2:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80096b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80096b8:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80096ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096be:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80096c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80096c4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80096c6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80096c8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80096ca:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80096cc:	4b1d      	ldr	r3, [pc, #116]	; (8009744 <HAL_TIM_PWM_Init+0x1f0>)
 80096ce:	429a      	cmp	r2, r3
 80096d0:	d0e6      	beq.n	80096a0 <HAL_TIM_PWM_Init+0x14c>
 80096d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80096d6:	429a      	cmp	r2, r3
 80096d8:	d0e2      	beq.n	80096a0 <HAL_TIM_PWM_Init+0x14c>
 80096da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80096de:	429a      	cmp	r2, r3
 80096e0:	d0de      	beq.n	80096a0 <HAL_TIM_PWM_Init+0x14c>
 80096e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096e6:	429a      	cmp	r2, r3
 80096e8:	d1dc      	bne.n	80096a4 <HAL_TIM_PWM_Init+0x150>
 80096ea:	e7d9      	b.n	80096a0 <HAL_TIM_PWM_Init+0x14c>
    return HAL_ERROR;
 80096ec:	2001      	movs	r0, #1
}
 80096ee:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80096f0:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096f2:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80096f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80096f8:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80096fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096fe:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009700:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009704:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009706:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009708:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800970a:	6291      	str	r1, [r2, #40]	; 0x28
 800970c:	e7c8      	b.n	80096a0 <HAL_TIM_PWM_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800970e:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8009712:	4809      	ldr	r0, [pc, #36]	; (8009738 <HAL_TIM_PWM_Init+0x1e4>)
 8009714:	f005 fc66 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009718:	69a3      	ldr	r3, [r4, #24]
 800971a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800971e:	f43f af6e 	beq.w	80095fe <HAL_TIM_PWM_Init+0xaa>
 8009722:	e767      	b.n	80095f4 <HAL_TIM_PWM_Init+0xa0>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009724:	6926      	ldr	r6, [r4, #16]
 8009726:	e7e8      	b.n	80096fa <HAL_TIM_PWM_Init+0x1a6>
    tmpcr1 |= Structure->CounterMode;
 8009728:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800972a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800972e:	4333      	orrs	r3, r6
 8009730:	e78d      	b.n	800964e <HAL_TIM_PWM_Init+0xfa>
 8009732:	bf00      	nop
 8009734:	40012c00 	.word	0x40012c00
 8009738:	08015148 	.word	0x08015148
 800973c:	40014400 	.word	0x40014400
 8009740:	40013400 	.word	0x40013400
 8009744:	40014000 	.word	0x40014000

08009748 <HAL_TIM_PWM_Start>:
{
 8009748:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800974a:	4b54      	ldr	r3, [pc, #336]	; (800989c <HAL_TIM_PWM_Start+0x154>)
 800974c:	6804      	ldr	r4, [r0, #0]
 800974e:	429c      	cmp	r4, r3
{
 8009750:	4606      	mov	r6, r0
 8009752:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009754:	d018      	beq.n	8009788 <HAL_TIM_PWM_Start+0x40>
 8009756:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800975a:	d077      	beq.n	800984c <HAL_TIM_PWM_Start+0x104>
 800975c:	4b50      	ldr	r3, [pc, #320]	; (80098a0 <HAL_TIM_PWM_Start+0x158>)
 800975e:	429c      	cmp	r4, r3
 8009760:	d074      	beq.n	800984c <HAL_TIM_PWM_Start+0x104>
 8009762:	4b50      	ldr	r3, [pc, #320]	; (80098a4 <HAL_TIM_PWM_Start+0x15c>)
 8009764:	429c      	cmp	r4, r3
 8009766:	d071      	beq.n	800984c <HAL_TIM_PWM_Start+0x104>
 8009768:	4b4f      	ldr	r3, [pc, #316]	; (80098a8 <HAL_TIM_PWM_Start+0x160>)
 800976a:	429c      	cmp	r4, r3
 800976c:	d00c      	beq.n	8009788 <HAL_TIM_PWM_Start+0x40>
 800976e:	4b4f      	ldr	r3, [pc, #316]	; (80098ac <HAL_TIM_PWM_Start+0x164>)
 8009770:	429c      	cmp	r4, r3
 8009772:	f000 8084 	beq.w	800987e <HAL_TIM_PWM_Start+0x136>
 8009776:	4b4e      	ldr	r3, [pc, #312]	; (80098b0 <HAL_TIM_PWM_Start+0x168>)
 8009778:	429c      	cmp	r4, r3
 800977a:	d07d      	beq.n	8009878 <HAL_TIM_PWM_Start+0x130>
 800977c:	4b4d      	ldr	r3, [pc, #308]	; (80098b4 <HAL_TIM_PWM_Start+0x16c>)
 800977e:	429c      	cmp	r4, r3
 8009780:	d07a      	beq.n	8009878 <HAL_TIM_PWM_Start+0x130>
 8009782:	4b4d      	ldr	r3, [pc, #308]	; (80098b8 <HAL_TIM_PWM_Start+0x170>)
 8009784:	429c      	cmp	r4, r3
 8009786:	d164      	bne.n	8009852 <HAL_TIM_PWM_Start+0x10a>
 8009788:	2d14      	cmp	r5, #20
 800978a:	d96c      	bls.n	8009866 <HAL_TIM_PWM_Start+0x11e>
 800978c:	f240 414f 	movw	r1, #1103	; 0x44f
 8009790:	484a      	ldr	r0, [pc, #296]	; (80098bc <HAL_TIM_PWM_Start+0x174>)
 8009792:	f005 fc27 	bl	800efe4 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009796:	6834      	ldr	r4, [r6, #0]
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 8009798:	4b40      	ldr	r3, [pc, #256]	; (800989c <HAL_TIM_PWM_Start+0x154>)
 800979a:	429c      	cmp	r4, r3
 800979c:	d024      	beq.n	80097e8 <HAL_TIM_PWM_Start+0xa0>
 800979e:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 80097a2:	d01f      	beq.n	80097e4 <HAL_TIM_PWM_Start+0x9c>
 80097a4:	4b3e      	ldr	r3, [pc, #248]	; (80098a0 <HAL_TIM_PWM_Start+0x158>)
 80097a6:	429c      	cmp	r4, r3
 80097a8:	d01c      	beq.n	80097e4 <HAL_TIM_PWM_Start+0x9c>
 80097aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80097ae:	429c      	cmp	r4, r3
 80097b0:	d018      	beq.n	80097e4 <HAL_TIM_PWM_Start+0x9c>
 80097b2:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 80097b6:	429c      	cmp	r4, r3
 80097b8:	d014      	beq.n	80097e4 <HAL_TIM_PWM_Start+0x9c>
 80097ba:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80097be:	429c      	cmp	r4, r3
 80097c0:	d010      	beq.n	80097e4 <HAL_TIM_PWM_Start+0x9c>
 80097c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80097c6:	429c      	cmp	r4, r3
 80097c8:	d00c      	beq.n	80097e4 <HAL_TIM_PWM_Start+0x9c>
 80097ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80097ce:	429c      	cmp	r4, r3
 80097d0:	d008      	beq.n	80097e4 <HAL_TIM_PWM_Start+0x9c>
 80097d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097d6:	429c      	cmp	r4, r3
 80097d8:	d004      	beq.n	80097e4 <HAL_TIM_PWM_Start+0x9c>
 80097da:	f241 5173 	movw	r1, #5491	; 0x1573
 80097de:	4837      	ldr	r0, [pc, #220]	; (80098bc <HAL_TIM_PWM_Start+0x174>)
 80097e0:	f005 fc00 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80097e4:	2d14      	cmp	r5, #20
 80097e6:	d942      	bls.n	800986e <HAL_TIM_PWM_Start+0x126>
 80097e8:	2d3c      	cmp	r5, #60	; 0x3c
 80097ea:	d004      	beq.n	80097f6 <HAL_TIM_PWM_Start+0xae>
 80097ec:	f241 5174 	movw	r1, #5492	; 0x1574
 80097f0:	4832      	ldr	r0, [pc, #200]	; (80098bc <HAL_TIM_PWM_Start+0x174>)
 80097f2:	f005 fbf7 	bl	800efe4 <assert_failed>

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80097f6:	6a22      	ldr	r2, [r4, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80097f8:	6833      	ldr	r3, [r6, #0]
 80097fa:	4828      	ldr	r0, [pc, #160]	; (800989c <HAL_TIM_PWM_Start+0x154>)
  tmp = TIM_CCER_CC1E << Channel;
 80097fc:	2101      	movs	r1, #1
 80097fe:	40a9      	lsls	r1, r5
  TIMx->CCER &= ~tmp;
 8009800:	ea22 0201 	bic.w	r2, r2, r1
 8009804:	6222      	str	r2, [r4, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8009806:	6a22      	ldr	r2, [r4, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8009808:	4283      	cmp	r3, r0
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800980a:	ea41 0102 	orr.w	r1, r1, r2
 800980e:	6221      	str	r1, [r4, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8009810:	d012      	beq.n	8009838 <HAL_TIM_PWM_Start+0xf0>
 8009812:	4a25      	ldr	r2, [pc, #148]	; (80098a8 <HAL_TIM_PWM_Start+0x160>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d00f      	beq.n	8009838 <HAL_TIM_PWM_Start+0xf0>
 8009818:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800981c:	4293      	cmp	r3, r2
 800981e:	d00b      	beq.n	8009838 <HAL_TIM_PWM_Start+0xf0>
 8009820:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009824:	4293      	cmp	r3, r2
 8009826:	d007      	beq.n	8009838 <HAL_TIM_PWM_Start+0xf0>
 8009828:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800982c:	4293      	cmp	r3, r2
 800982e:	d003      	beq.n	8009838 <HAL_TIM_PWM_Start+0xf0>
 8009830:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009834:	4293      	cmp	r3, r2
 8009836:	d103      	bne.n	8009840 <HAL_TIM_PWM_Start+0xf8>
    __HAL_TIM_MOE_ENABLE(htim);
 8009838:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800983a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800983e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8009840:	681a      	ldr	r2, [r3, #0]
 8009842:	f042 0201 	orr.w	r2, r2, #1
 8009846:	601a      	str	r2, [r3, #0]
} 
 8009848:	2000      	movs	r0, #0
 800984a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800984c:	f035 030c 	bics.w	r3, r5, #12
 8009850:	d0c8      	beq.n	80097e4 <HAL_TIM_PWM_Start+0x9c>
 8009852:	f240 414f 	movw	r1, #1103	; 0x44f
 8009856:	4819      	ldr	r0, [pc, #100]	; (80098bc <HAL_TIM_PWM_Start+0x174>)
 8009858:	f005 fbc4 	bl	800efe4 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800985c:	6834      	ldr	r4, [r6, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 800985e:	4b0f      	ldr	r3, [pc, #60]	; (800989c <HAL_TIM_PWM_Start+0x154>)
 8009860:	429c      	cmp	r4, r3
 8009862:	d19c      	bne.n	800979e <HAL_TIM_PWM_Start+0x56>
 8009864:	e7be      	b.n	80097e4 <HAL_TIM_PWM_Start+0x9c>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009866:	4b16      	ldr	r3, [pc, #88]	; (80098c0 <HAL_TIM_PWM_Start+0x178>)
 8009868:	40eb      	lsrs	r3, r5
 800986a:	07da      	lsls	r2, r3, #31
 800986c:	d50b      	bpl.n	8009886 <HAL_TIM_PWM_Start+0x13e>
  assert_param(IS_TIM_CHANNELS(Channel));
 800986e:	4b14      	ldr	r3, [pc, #80]	; (80098c0 <HAL_TIM_PWM_Start+0x178>)
 8009870:	40eb      	lsrs	r3, r5
 8009872:	07db      	lsls	r3, r3, #31
 8009874:	d4bf      	bmi.n	80097f6 <HAL_TIM_PWM_Start+0xae>
 8009876:	e7b7      	b.n	80097e8 <HAL_TIM_PWM_Start+0xa0>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009878:	2d00      	cmp	r5, #0
 800987a:	d1ea      	bne.n	8009852 <HAL_TIM_PWM_Start+0x10a>
 800987c:	e7f7      	b.n	800986e <HAL_TIM_PWM_Start+0x126>
 800987e:	f031 0304 	bics.w	r3, r1, #4
 8009882:	d1e6      	bne.n	8009852 <HAL_TIM_PWM_Start+0x10a>
 8009884:	e7f3      	b.n	800986e <HAL_TIM_PWM_Start+0x126>
 8009886:	f240 414f 	movw	r1, #1103	; 0x44f
 800988a:	480c      	ldr	r0, [pc, #48]	; (80098bc <HAL_TIM_PWM_Start+0x174>)
 800988c:	f005 fbaa 	bl	800efe4 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009890:	6834      	ldr	r4, [r6, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 8009892:	4b02      	ldr	r3, [pc, #8]	; (800989c <HAL_TIM_PWM_Start+0x154>)
 8009894:	429c      	cmp	r4, r3
 8009896:	d182      	bne.n	800979e <HAL_TIM_PWM_Start+0x56>
 8009898:	e7e9      	b.n	800986e <HAL_TIM_PWM_Start+0x126>
 800989a:	bf00      	nop
 800989c:	40012c00 	.word	0x40012c00
 80098a0:	40000400 	.word	0x40000400
 80098a4:	40000800 	.word	0x40000800
 80098a8:	40013400 	.word	0x40013400
 80098ac:	40014000 	.word	0x40014000
 80098b0:	40014400 	.word	0x40014400
 80098b4:	40014800 	.word	0x40014800
 80098b8:	40015000 	.word	0x40015000
 80098bc:	08015148 	.word	0x08015148
 80098c0:	00111111 	.word	0x00111111

080098c4 <HAL_TIM_PWM_Stop>:
{   
 80098c4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80098c6:	4b63      	ldr	r3, [pc, #396]	; (8009a54 <HAL_TIM_PWM_Stop+0x190>)
 80098c8:	6804      	ldr	r4, [r0, #0]
 80098ca:	429c      	cmp	r4, r3
{   
 80098cc:	4606      	mov	r6, r0
 80098ce:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80098d0:	d01d      	beq.n	800990e <HAL_TIM_PWM_Stop+0x4a>
 80098d2:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 80098d6:	f000 8094 	beq.w	8009a02 <HAL_TIM_PWM_Stop+0x13e>
 80098da:	4b5f      	ldr	r3, [pc, #380]	; (8009a58 <HAL_TIM_PWM_Stop+0x194>)
 80098dc:	429c      	cmp	r4, r3
 80098de:	f000 8090 	beq.w	8009a02 <HAL_TIM_PWM_Stop+0x13e>
 80098e2:	4b5e      	ldr	r3, [pc, #376]	; (8009a5c <HAL_TIM_PWM_Stop+0x198>)
 80098e4:	429c      	cmp	r4, r3
 80098e6:	f000 808c 	beq.w	8009a02 <HAL_TIM_PWM_Stop+0x13e>
 80098ea:	4b5d      	ldr	r3, [pc, #372]	; (8009a60 <HAL_TIM_PWM_Stop+0x19c>)
 80098ec:	429c      	cmp	r4, r3
 80098ee:	d00e      	beq.n	800990e <HAL_TIM_PWM_Stop+0x4a>
 80098f0:	4b5c      	ldr	r3, [pc, #368]	; (8009a64 <HAL_TIM_PWM_Stop+0x1a0>)
 80098f2:	429c      	cmp	r4, r3
 80098f4:	f000 809e 	beq.w	8009a34 <HAL_TIM_PWM_Stop+0x170>
 80098f8:	4b5b      	ldr	r3, [pc, #364]	; (8009a68 <HAL_TIM_PWM_Stop+0x1a4>)
 80098fa:	429c      	cmp	r4, r3
 80098fc:	f000 8097 	beq.w	8009a2e <HAL_TIM_PWM_Stop+0x16a>
 8009900:	4b5a      	ldr	r3, [pc, #360]	; (8009a6c <HAL_TIM_PWM_Stop+0x1a8>)
 8009902:	429c      	cmp	r4, r3
 8009904:	f000 8093 	beq.w	8009a2e <HAL_TIM_PWM_Stop+0x16a>
 8009908:	4b59      	ldr	r3, [pc, #356]	; (8009a70 <HAL_TIM_PWM_Stop+0x1ac>)
 800990a:	429c      	cmp	r4, r3
 800990c:	d17c      	bne.n	8009a08 <HAL_TIM_PWM_Stop+0x144>
 800990e:	2d14      	cmp	r5, #20
 8009910:	f240 8084 	bls.w	8009a1c <HAL_TIM_PWM_Stop+0x158>
 8009914:	f240 416f 	movw	r1, #1135	; 0x46f
 8009918:	4856      	ldr	r0, [pc, #344]	; (8009a74 <HAL_TIM_PWM_Stop+0x1b0>)
 800991a:	f005 fb63 	bl	800efe4 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800991e:	6834      	ldr	r4, [r6, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 8009920:	4b4c      	ldr	r3, [pc, #304]	; (8009a54 <HAL_TIM_PWM_Stop+0x190>)
 8009922:	429c      	cmp	r4, r3
 8009924:	d024      	beq.n	8009970 <HAL_TIM_PWM_Stop+0xac>
 8009926:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800992a:	d01f      	beq.n	800996c <HAL_TIM_PWM_Stop+0xa8>
 800992c:	4b4a      	ldr	r3, [pc, #296]	; (8009a58 <HAL_TIM_PWM_Stop+0x194>)
 800992e:	429c      	cmp	r4, r3
 8009930:	d01c      	beq.n	800996c <HAL_TIM_PWM_Stop+0xa8>
 8009932:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009936:	429c      	cmp	r4, r3
 8009938:	d018      	beq.n	800996c <HAL_TIM_PWM_Stop+0xa8>
 800993a:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800993e:	429c      	cmp	r4, r3
 8009940:	d014      	beq.n	800996c <HAL_TIM_PWM_Stop+0xa8>
 8009942:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8009946:	429c      	cmp	r4, r3
 8009948:	d010      	beq.n	800996c <HAL_TIM_PWM_Stop+0xa8>
 800994a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800994e:	429c      	cmp	r4, r3
 8009950:	d00c      	beq.n	800996c <HAL_TIM_PWM_Stop+0xa8>
 8009952:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009956:	429c      	cmp	r4, r3
 8009958:	d008      	beq.n	800996c <HAL_TIM_PWM_Stop+0xa8>
 800995a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800995e:	429c      	cmp	r4, r3
 8009960:	d004      	beq.n	800996c <HAL_TIM_PWM_Stop+0xa8>
 8009962:	f241 5173 	movw	r1, #5491	; 0x1573
 8009966:	4843      	ldr	r0, [pc, #268]	; (8009a74 <HAL_TIM_PWM_Stop+0x1b0>)
 8009968:	f005 fb3c 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800996c:	2d14      	cmp	r5, #20
 800996e:	d959      	bls.n	8009a24 <HAL_TIM_PWM_Stop+0x160>
 8009970:	2d3c      	cmp	r5, #60	; 0x3c
 8009972:	d004      	beq.n	800997e <HAL_TIM_PWM_Stop+0xba>
 8009974:	f241 5174 	movw	r1, #5492	; 0x1574
 8009978:	483e      	ldr	r0, [pc, #248]	; (8009a74 <HAL_TIM_PWM_Stop+0x1b0>)
 800997a:	f005 fb33 	bl	800efe4 <assert_failed>
  TIMx->CCER &= ~tmp;
 800997e:	6a22      	ldr	r2, [r4, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8009980:	6833      	ldr	r3, [r6, #0]
  tmp = TIM_CCER_CC1E << Channel;
 8009982:	2101      	movs	r1, #1
 8009984:	fa01 f505 	lsl.w	r5, r1, r5
  TIMx->CCER &= ~tmp;
 8009988:	ea22 0505 	bic.w	r5, r2, r5
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 800998c:	4a31      	ldr	r2, [pc, #196]	; (8009a54 <HAL_TIM_PWM_Stop+0x190>)
  TIMx->CCER &= ~tmp;
 800998e:	6225      	str	r5, [r4, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8009990:	6a21      	ldr	r1, [r4, #32]
 8009992:	6221      	str	r1, [r4, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8009994:	4293      	cmp	r3, r2
 8009996:	d013      	beq.n	80099c0 <HAL_TIM_PWM_Stop+0xfc>
 8009998:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800999c:	4293      	cmp	r3, r2
 800999e:	d00f      	beq.n	80099c0 <HAL_TIM_PWM_Stop+0xfc>
 80099a0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d00b      	beq.n	80099c0 <HAL_TIM_PWM_Stop+0xfc>
 80099a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d007      	beq.n	80099c0 <HAL_TIM_PWM_Stop+0xfc>
 80099b0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d003      	beq.n	80099c0 <HAL_TIM_PWM_Stop+0xfc>
 80099b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80099bc:	4293      	cmp	r3, r2
 80099be:	d10d      	bne.n	80099dc <HAL_TIM_PWM_Stop+0x118>
    __HAL_TIM_MOE_DISABLE(htim);
 80099c0:	6a19      	ldr	r1, [r3, #32]
 80099c2:	f241 1211 	movw	r2, #4369	; 0x1111
 80099c6:	4211      	tst	r1, r2
 80099c8:	d108      	bne.n	80099dc <HAL_TIM_PWM_Stop+0x118>
 80099ca:	6a19      	ldr	r1, [r3, #32]
 80099cc:	f240 4244 	movw	r2, #1092	; 0x444
 80099d0:	4211      	tst	r1, r2
 80099d2:	d103      	bne.n	80099dc <HAL_TIM_PWM_Stop+0x118>
 80099d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80099d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80099da:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80099dc:	6a19      	ldr	r1, [r3, #32]
 80099de:	f241 1211 	movw	r2, #4369	; 0x1111
 80099e2:	4211      	tst	r1, r2
 80099e4:	d108      	bne.n	80099f8 <HAL_TIM_PWM_Stop+0x134>
 80099e6:	6a19      	ldr	r1, [r3, #32]
 80099e8:	f240 4244 	movw	r2, #1092	; 0x444
 80099ec:	4211      	tst	r1, r2
 80099ee:	d103      	bne.n	80099f8 <HAL_TIM_PWM_Stop+0x134>
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	f022 0201 	bic.w	r2, r2, #1
 80099f6:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80099f8:	2301      	movs	r3, #1
 80099fa:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
} 
 80099fe:	2000      	movs	r0, #0
 8009a00:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009a02:	f035 030c 	bics.w	r3, r5, #12
 8009a06:	d0b1      	beq.n	800996c <HAL_TIM_PWM_Stop+0xa8>
 8009a08:	f240 416f 	movw	r1, #1135	; 0x46f
 8009a0c:	4819      	ldr	r0, [pc, #100]	; (8009a74 <HAL_TIM_PWM_Stop+0x1b0>)
 8009a0e:	f005 fae9 	bl	800efe4 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009a12:	6834      	ldr	r4, [r6, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 8009a14:	4b0f      	ldr	r3, [pc, #60]	; (8009a54 <HAL_TIM_PWM_Stop+0x190>)
 8009a16:	429c      	cmp	r4, r3
 8009a18:	d185      	bne.n	8009926 <HAL_TIM_PWM_Stop+0x62>
 8009a1a:	e7a7      	b.n	800996c <HAL_TIM_PWM_Stop+0xa8>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009a1c:	4b16      	ldr	r3, [pc, #88]	; (8009a78 <HAL_TIM_PWM_Stop+0x1b4>)
 8009a1e:	40eb      	lsrs	r3, r5
 8009a20:	07da      	lsls	r2, r3, #31
 8009a22:	d50b      	bpl.n	8009a3c <HAL_TIM_PWM_Stop+0x178>
  assert_param(IS_TIM_CHANNELS(Channel));
 8009a24:	4b14      	ldr	r3, [pc, #80]	; (8009a78 <HAL_TIM_PWM_Stop+0x1b4>)
 8009a26:	40eb      	lsrs	r3, r5
 8009a28:	07db      	lsls	r3, r3, #31
 8009a2a:	d4a8      	bmi.n	800997e <HAL_TIM_PWM_Stop+0xba>
 8009a2c:	e7a0      	b.n	8009970 <HAL_TIM_PWM_Stop+0xac>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009a2e:	2d00      	cmp	r5, #0
 8009a30:	d1ea      	bne.n	8009a08 <HAL_TIM_PWM_Stop+0x144>
 8009a32:	e7f7      	b.n	8009a24 <HAL_TIM_PWM_Stop+0x160>
 8009a34:	f031 0304 	bics.w	r3, r1, #4
 8009a38:	d1e6      	bne.n	8009a08 <HAL_TIM_PWM_Stop+0x144>
 8009a3a:	e7f3      	b.n	8009a24 <HAL_TIM_PWM_Stop+0x160>
 8009a3c:	f240 416f 	movw	r1, #1135	; 0x46f
 8009a40:	480c      	ldr	r0, [pc, #48]	; (8009a74 <HAL_TIM_PWM_Stop+0x1b0>)
 8009a42:	f005 facf 	bl	800efe4 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009a46:	6834      	ldr	r4, [r6, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 8009a48:	4b02      	ldr	r3, [pc, #8]	; (8009a54 <HAL_TIM_PWM_Stop+0x190>)
 8009a4a:	429c      	cmp	r4, r3
 8009a4c:	f47f af6b 	bne.w	8009926 <HAL_TIM_PWM_Stop+0x62>
 8009a50:	e7e8      	b.n	8009a24 <HAL_TIM_PWM_Stop+0x160>
 8009a52:	bf00      	nop
 8009a54:	40012c00 	.word	0x40012c00
 8009a58:	40000400 	.word	0x40000400
 8009a5c:	40000800 	.word	0x40000800
 8009a60:	40013400 	.word	0x40013400
 8009a64:	40014000 	.word	0x40014000
 8009a68:	40014400 	.word	0x40014400
 8009a6c:	40014800 	.word	0x40014800
 8009a70:	40015000 	.word	0x40015000
 8009a74:	08015148 	.word	0x08015148
 8009a78:	00111111 	.word	0x00111111

08009a7c <HAL_TIM_IC_MspInit>:
 8009a7c:	4770      	bx	lr
 8009a7e:	bf00      	nop

08009a80 <HAL_TIM_IC_Init>:
  if(htim == NULL)
 8009a80:	2800      	cmp	r0, #0
 8009a82:	f000 80c9 	beq.w	8009c18 <HAL_TIM_IC_Init+0x198>
{
 8009a86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009a88:	4a75      	ldr	r2, [pc, #468]	; (8009c60 <HAL_TIM_IC_Init+0x1e0>)
 8009a8a:	6803      	ldr	r3, [r0, #0]
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	4604      	mov	r4, r0
 8009a90:	d02b      	beq.n	8009aea <HAL_TIM_IC_Init+0x6a>
 8009a92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a96:	d028      	beq.n	8009aea <HAL_TIM_IC_Init+0x6a>
 8009a98:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d024      	beq.n	8009aea <HAL_TIM_IC_Init+0x6a>
 8009aa0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d020      	beq.n	8009aea <HAL_TIM_IC_Init+0x6a>
 8009aa8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d01c      	beq.n	8009aea <HAL_TIM_IC_Init+0x6a>
 8009ab0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d018      	beq.n	8009aea <HAL_TIM_IC_Init+0x6a>
 8009ab8:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d014      	beq.n	8009aea <HAL_TIM_IC_Init+0x6a>
 8009ac0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d010      	beq.n	8009aea <HAL_TIM_IC_Init+0x6a>
 8009ac8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d00c      	beq.n	8009aea <HAL_TIM_IC_Init+0x6a>
 8009ad0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d008      	beq.n	8009aea <HAL_TIM_IC_Init+0x6a>
 8009ad8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d004      	beq.n	8009aea <HAL_TIM_IC_Init+0x6a>
 8009ae0:	f44f 61be 	mov.w	r1, #1520	; 0x5f0
 8009ae4:	485f      	ldr	r0, [pc, #380]	; (8009c64 <HAL_TIM_IC_Init+0x1e4>)
 8009ae6:	f005 fa7d 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009aea:	68a3      	ldr	r3, [r4, #8]
 8009aec:	f033 0210 	bics.w	r2, r3, #16
 8009af0:	d00a      	beq.n	8009b08 <HAL_TIM_IC_Init+0x88>
 8009af2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8009af6:	2a20      	cmp	r2, #32
 8009af8:	d006      	beq.n	8009b08 <HAL_TIM_IC_Init+0x88>
 8009afa:	2b40      	cmp	r3, #64	; 0x40
 8009afc:	d004      	beq.n	8009b08 <HAL_TIM_IC_Init+0x88>
 8009afe:	f240 51f1 	movw	r1, #1521	; 0x5f1
 8009b02:	4858      	ldr	r0, [pc, #352]	; (8009c64 <HAL_TIM_IC_Init+0x1e4>)
 8009b04:	f005 fa6e 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 
 8009b08:	6923      	ldr	r3, [r4, #16]
 8009b0a:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8009b0e:	d003      	beq.n	8009b18 <HAL_TIM_IC_Init+0x98>
 8009b10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b14:	f040 8091 	bne.w	8009c3a <HAL_TIM_IC_Init+0x1ba>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009b18:	69a3      	ldr	r3, [r4, #24]
 8009b1a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009b1e:	d004      	beq.n	8009b2a <HAL_TIM_IC_Init+0xaa>
 8009b20:	f240 51f3 	movw	r1, #1523	; 0x5f3
 8009b24:	484f      	ldr	r0, [pc, #316]	; (8009c64 <HAL_TIM_IC_Init+0x1e4>)
 8009b26:	f005 fa5d 	bl	800efe4 <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 8009b2a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8009b2e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d033      	beq.n	8009b9e <HAL_TIM_IC_Init+0x11e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8009b36:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b38:	4e49      	ldr	r6, [pc, #292]	; (8009c60 <HAL_TIM_IC_Init+0x1e0>)
 8009b3a:	69a5      	ldr	r5, [r4, #24]
 8009b3c:	68e0      	ldr	r0, [r4, #12]
 8009b3e:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY; 
 8009b40:	2302      	movs	r3, #2
 8009b42:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b46:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8009b48:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b4a:	d067      	beq.n	8009c1c <HAL_TIM_IC_Init+0x19c>
 8009b4c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8009b50:	d044      	beq.n	8009bdc <HAL_TIM_IC_Init+0x15c>
 8009b52:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8009b56:	42b2      	cmp	r2, r6
 8009b58:	d027      	beq.n	8009baa <HAL_TIM_IC_Init+0x12a>
 8009b5a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009b5e:	42b2      	cmp	r2, r6
 8009b60:	d023      	beq.n	8009baa <HAL_TIM_IC_Init+0x12a>
 8009b62:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8009b66:	42b2      	cmp	r2, r6
 8009b68:	d01f      	beq.n	8009baa <HAL_TIM_IC_Init+0x12a>
 8009b6a:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8009b6e:	42b2      	cmp	r2, r6
 8009b70:	d070      	beq.n	8009c54 <HAL_TIM_IC_Init+0x1d4>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b72:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8009b76:	42b2      	cmp	r2, r6
 8009b78:	d06a      	beq.n	8009c50 <HAL_TIM_IC_Init+0x1d0>
 8009b7a:	4e3b      	ldr	r6, [pc, #236]	; (8009c68 <HAL_TIM_IC_Init+0x1e8>)
 8009b7c:	42b2      	cmp	r2, r6
 8009b7e:	d067      	beq.n	8009c50 <HAL_TIM_IC_Init+0x1d0>
 8009b80:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009b84:	42b2      	cmp	r2, r6
 8009b86:	d063      	beq.n	8009c50 <HAL_TIM_IC_Init+0x1d0>
 8009b88:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009b8c:	42b2      	cmp	r2, r6
 8009b8e:	d05f      	beq.n	8009c50 <HAL_TIM_IC_Init+0x1d0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b94:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009b96:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b98:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009b9a:	6291      	str	r1, [r2, #40]	; 0x28
 8009b9c:	e018      	b.n	8009bd0 <HAL_TIM_IC_Init+0x150>
    htim->Lock = HAL_UNLOCKED;
 8009b9e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	f7ff ff6a 	bl	8009a7c <HAL_TIM_IC_MspInit>
 8009ba8:	e7c5      	b.n	8009b36 <HAL_TIM_IC_Init+0xb6>
    tmpcr1 |= Structure->CounterMode;
 8009baa:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009bac:	4f2f      	ldr	r7, [pc, #188]	; (8009c6c <HAL_TIM_IC_Init+0x1ec>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009bb2:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009bb4:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009bb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009bba:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009bbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009bc0:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009bc2:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8009bc4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009bc6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009bc8:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009bca:	d115      	bne.n	8009bf8 <HAL_TIM_IC_Init+0x178>
    TIMx->RCR = Structure->RepetitionCounter;
 8009bcc:	6963      	ldr	r3, [r4, #20]
 8009bce:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8009bd4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8009bd6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8009bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8009bdc:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009bde:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009be0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009be4:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8009be6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009bea:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009bec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009bf0:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009bf2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009bf4:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009bf6:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009bf8:	4b1d      	ldr	r3, [pc, #116]	; (8009c70 <HAL_TIM_IC_Init+0x1f0>)
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d0e6      	beq.n	8009bcc <HAL_TIM_IC_Init+0x14c>
 8009bfe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d0e2      	beq.n	8009bcc <HAL_TIM_IC_Init+0x14c>
 8009c06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d0de      	beq.n	8009bcc <HAL_TIM_IC_Init+0x14c>
 8009c0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d1dc      	bne.n	8009bd0 <HAL_TIM_IC_Init+0x150>
 8009c16:	e7d9      	b.n	8009bcc <HAL_TIM_IC_Init+0x14c>
    return HAL_ERROR;
 8009c18:	2001      	movs	r0, #1
}
 8009c1a:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8009c1c:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c1e:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009c20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009c24:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c2a:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c30:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009c32:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c34:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009c36:	6291      	str	r1, [r2, #40]	; 0x28
 8009c38:	e7c8      	b.n	8009bcc <HAL_TIM_IC_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 
 8009c3a:	f240 51f2 	movw	r1, #1522	; 0x5f2
 8009c3e:	4809      	ldr	r0, [pc, #36]	; (8009c64 <HAL_TIM_IC_Init+0x1e4>)
 8009c40:	f005 f9d0 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009c44:	69a3      	ldr	r3, [r4, #24]
 8009c46:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009c4a:	f43f af6e 	beq.w	8009b2a <HAL_TIM_IC_Init+0xaa>
 8009c4e:	e767      	b.n	8009b20 <HAL_TIM_IC_Init+0xa0>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c50:	6926      	ldr	r6, [r4, #16]
 8009c52:	e7e8      	b.n	8009c26 <HAL_TIM_IC_Init+0x1a6>
    tmpcr1 |= Structure->CounterMode;
 8009c54:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009c5a:	4333      	orrs	r3, r6
 8009c5c:	e78d      	b.n	8009b7a <HAL_TIM_IC_Init+0xfa>
 8009c5e:	bf00      	nop
 8009c60:	40012c00 	.word	0x40012c00
 8009c64:	08015148 	.word	0x08015148
 8009c68:	40014400 	.word	0x40014400
 8009c6c:	40013400 	.word	0x40013400
 8009c70:	40014000 	.word	0x40014000

08009c74 <HAL_TIM_OnePulse_MspInit>:
 8009c74:	4770      	bx	lr
 8009c76:	bf00      	nop

08009c78 <HAL_TIM_OnePulse_Init>:
  if(htim == NULL)
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	f000 80da 	beq.w	8009e32 <HAL_TIM_OnePulse_Init+0x1ba>
{
 8009c7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009c80:	4a83      	ldr	r2, [pc, #524]	; (8009e90 <HAL_TIM_OnePulse_Init+0x218>)
 8009c82:	6803      	ldr	r3, [r0, #0]
 8009c84:	4293      	cmp	r3, r2
 8009c86:	4604      	mov	r4, r0
 8009c88:	460d      	mov	r5, r1
 8009c8a:	d02b      	beq.n	8009ce4 <HAL_TIM_OnePulse_Init+0x6c>
 8009c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c90:	d028      	beq.n	8009ce4 <HAL_TIM_OnePulse_Init+0x6c>
 8009c92:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d024      	beq.n	8009ce4 <HAL_TIM_OnePulse_Init+0x6c>
 8009c9a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	d020      	beq.n	8009ce4 <HAL_TIM_OnePulse_Init+0x6c>
 8009ca2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	d01c      	beq.n	8009ce4 <HAL_TIM_OnePulse_Init+0x6c>
 8009caa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d018      	beq.n	8009ce4 <HAL_TIM_OnePulse_Init+0x6c>
 8009cb2:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d014      	beq.n	8009ce4 <HAL_TIM_OnePulse_Init+0x6c>
 8009cba:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d010      	beq.n	8009ce4 <HAL_TIM_OnePulse_Init+0x6c>
 8009cc2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d00c      	beq.n	8009ce4 <HAL_TIM_OnePulse_Init+0x6c>
 8009cca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d008      	beq.n	8009ce4 <HAL_TIM_OnePulse_Init+0x6c>
 8009cd2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d004      	beq.n	8009ce4 <HAL_TIM_OnePulse_Init+0x6c>
 8009cda:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8009cde:	486d      	ldr	r0, [pc, #436]	; (8009e94 <HAL_TIM_OnePulse_Init+0x21c>)
 8009ce0:	f005 f980 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009ce4:	68a3      	ldr	r3, [r4, #8]
 8009ce6:	f033 0210 	bics.w	r2, r3, #16
 8009cea:	d00a      	beq.n	8009d02 <HAL_TIM_OnePulse_Init+0x8a>
 8009cec:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8009cf0:	2a20      	cmp	r2, #32
 8009cf2:	d006      	beq.n	8009d02 <HAL_TIM_OnePulse_Init+0x8a>
 8009cf4:	2b40      	cmp	r3, #64	; 0x40
 8009cf6:	d004      	beq.n	8009d02 <HAL_TIM_OnePulse_Init+0x8a>
 8009cf8:	f240 71d1 	movw	r1, #2001	; 0x7d1
 8009cfc:	4865      	ldr	r0, [pc, #404]	; (8009e94 <HAL_TIM_OnePulse_Init+0x21c>)
 8009cfe:	f005 f971 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009d02:	6923      	ldr	r3, [r4, #16]
 8009d04:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8009d08:	d003      	beq.n	8009d12 <HAL_TIM_OnePulse_Init+0x9a>
 8009d0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d0e:	f040 80ad 	bne.w	8009e6c <HAL_TIM_OnePulse_Init+0x1f4>
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
 8009d12:	f035 0308 	bics.w	r3, r5, #8
 8009d16:	f040 809e 	bne.w	8009e56 <HAL_TIM_OnePulse_Init+0x1de>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009d1a:	69a3      	ldr	r3, [r4, #24]
 8009d1c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009d20:	d004      	beq.n	8009d2c <HAL_TIM_OnePulse_Init+0xb4>
 8009d22:	f240 71d4 	movw	r1, #2004	; 0x7d4
 8009d26:	485b      	ldr	r0, [pc, #364]	; (8009e94 <HAL_TIM_OnePulse_Init+0x21c>)
 8009d28:	f005 f95c 	bl	800efe4 <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 8009d2c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8009d30:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d036      	beq.n	8009da6 <HAL_TIM_OnePulse_Init+0x12e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d38:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d3a:	4e55      	ldr	r6, [pc, #340]	; (8009e90 <HAL_TIM_OnePulse_Init+0x218>)
 8009d3c:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8009d40:	68e0      	ldr	r0, [r4, #12]
 8009d42:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 8009d44:	2202      	movs	r2, #2
 8009d46:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d4a:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 8009d4c:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d4e:	d072      	beq.n	8009e36 <HAL_TIM_OnePulse_Init+0x1be>
 8009d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d54:	d04e      	beq.n	8009df4 <HAL_TIM_OnePulse_Init+0x17c>
 8009d56:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8009d5a:	42b3      	cmp	r3, r6
 8009d5c:	d029      	beq.n	8009db2 <HAL_TIM_OnePulse_Init+0x13a>
 8009d5e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009d62:	42b3      	cmp	r3, r6
 8009d64:	d025      	beq.n	8009db2 <HAL_TIM_OnePulse_Init+0x13a>
 8009d66:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8009d6a:	42b3      	cmp	r3, r6
 8009d6c:	d021      	beq.n	8009db2 <HAL_TIM_OnePulse_Init+0x13a>
 8009d6e:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8009d72:	42b3      	cmp	r3, r6
 8009d74:	f000 8086 	beq.w	8009e84 <HAL_TIM_OnePulse_Init+0x20c>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d78:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8009d7c:	42b3      	cmp	r3, r6
 8009d7e:	d07f      	beq.n	8009e80 <HAL_TIM_OnePulse_Init+0x208>
 8009d80:	4e45      	ldr	r6, [pc, #276]	; (8009e98 <HAL_TIM_OnePulse_Init+0x220>)
 8009d82:	42b3      	cmp	r3, r6
 8009d84:	d07c      	beq.n	8009e80 <HAL_TIM_OnePulse_Init+0x208>
 8009d86:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009d8a:	42b3      	cmp	r3, r6
 8009d8c:	d078      	beq.n	8009e80 <HAL_TIM_OnePulse_Init+0x208>
 8009d8e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009d92:	42b3      	cmp	r3, r6
 8009d94:	d074      	beq.n	8009e80 <HAL_TIM_OnePulse_Init+0x208>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009d9a:	ea4c 0202 	orr.w	r2, ip, r2
  TIMx->CR1 = tmpcr1;
 8009d9e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009da0:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009da2:	6299      	str	r1, [r3, #40]	; 0x28
 8009da4:	e019      	b.n	8009dda <HAL_TIM_OnePulse_Init+0x162>
    htim->Lock = HAL_UNLOCKED;
 8009da6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 8009daa:	4620      	mov	r0, r4
 8009dac:	f7ff ff62 	bl	8009c74 <HAL_TIM_OnePulse_MspInit>
 8009db0:	e7c2      	b.n	8009d38 <HAL_TIM_OnePulse_Init+0xc0>
    tmpcr1 |= Structure->CounterMode;
 8009db2:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009db4:	4f39      	ldr	r7, [pc, #228]	; (8009e9c <HAL_TIM_OnePulse_Init+0x224>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009db6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009dba:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009dbc:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009dbe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009dc2:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009dc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009dc8:	ea4c 0202 	orr.w	r2, ip, r2
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009dcc:	42bb      	cmp	r3, r7
  TIMx->CR1 = tmpcr1;
 8009dce:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009dd0:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009dd2:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009dd4:	d11d      	bne.n	8009e12 <HAL_TIM_OnePulse_Init+0x19a>
    TIMx->RCR = Structure->RepetitionCounter;
 8009dd6:	6962      	ldr	r2, [r4, #20]
 8009dd8:	631a      	str	r2, [r3, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8009dda:	2601      	movs	r6, #1
 8009ddc:	615e      	str	r6, [r3, #20]
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8009dde:	681a      	ldr	r2, [r3, #0]
 8009de0:	f022 0208 	bic.w	r2, r2, #8
 8009de4:	601a      	str	r2, [r3, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8009de6:	681a      	ldr	r2, [r3, #0]
 8009de8:	432a      	orrs	r2, r5
 8009dea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009dec:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8009dee:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 8009df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8009df4:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009df6:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009df8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009dfc:	433a      	orrs	r2, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8009dfe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e02:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e08:	ea4c 0202 	orr.w	r2, ip, r2
  TIMx->CR1 = tmpcr1;
 8009e0c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e0e:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009e10:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8009e12:	4a23      	ldr	r2, [pc, #140]	; (8009ea0 <HAL_TIM_OnePulse_Init+0x228>)
 8009e14:	4293      	cmp	r3, r2
 8009e16:	d0de      	beq.n	8009dd6 <HAL_TIM_OnePulse_Init+0x15e>
 8009e18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d0da      	beq.n	8009dd6 <HAL_TIM_OnePulse_Init+0x15e>
 8009e20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009e24:	4293      	cmp	r3, r2
 8009e26:	d0d6      	beq.n	8009dd6 <HAL_TIM_OnePulse_Init+0x15e>
 8009e28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d1d4      	bne.n	8009dda <HAL_TIM_OnePulse_Init+0x162>
 8009e30:	e7d1      	b.n	8009dd6 <HAL_TIM_OnePulse_Init+0x15e>
    return HAL_ERROR;
 8009e32:	2001      	movs	r0, #1
}
 8009e34:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8009e36:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e38:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e3a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009e3e:	433a      	orrs	r2, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e40:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e44:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e4a:	ea4c 0202 	orr.w	r2, ip, r2
  TIMx->CR1 = tmpcr1;
 8009e4e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e50:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009e52:	6299      	str	r1, [r3, #40]	; 0x28
 8009e54:	e7bf      	b.n	8009dd6 <HAL_TIM_OnePulse_Init+0x15e>
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
 8009e56:	f240 71d3 	movw	r1, #2003	; 0x7d3
 8009e5a:	480e      	ldr	r0, [pc, #56]	; (8009e94 <HAL_TIM_OnePulse_Init+0x21c>)
 8009e5c:	f005 f8c2 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009e60:	69a3      	ldr	r3, [r4, #24]
 8009e62:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009e66:	f43f af61 	beq.w	8009d2c <HAL_TIM_OnePulse_Init+0xb4>
 8009e6a:	e75a      	b.n	8009d22 <HAL_TIM_OnePulse_Init+0xaa>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009e6c:	f240 71d2 	movw	r1, #2002	; 0x7d2
 8009e70:	4808      	ldr	r0, [pc, #32]	; (8009e94 <HAL_TIM_OnePulse_Init+0x21c>)
 8009e72:	f005 f8b7 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
 8009e76:	f035 0308 	bics.w	r3, r5, #8
 8009e7a:	f43f af4e 	beq.w	8009d1a <HAL_TIM_OnePulse_Init+0xa2>
 8009e7e:	e7ea      	b.n	8009e56 <HAL_TIM_OnePulse_Init+0x1de>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e80:	6926      	ldr	r6, [r4, #16]
 8009e82:	e7dd      	b.n	8009e40 <HAL_TIM_OnePulse_Init+0x1c8>
    tmpcr1 |= Structure->CounterMode;
 8009e84:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e86:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009e8a:	4332      	orrs	r2, r6
 8009e8c:	e778      	b.n	8009d80 <HAL_TIM_OnePulse_Init+0x108>
 8009e8e:	bf00      	nop
 8009e90:	40012c00 	.word	0x40012c00
 8009e94:	08015148 	.word	0x08015148
 8009e98:	40014400 	.word	0x40014400
 8009e9c:	40013400 	.word	0x40013400
 8009ea0:	40014000 	.word	0x40014000

08009ea4 <HAL_TIM_IC_ConfigChannel>:
{
 8009ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ea6:	4605      	mov	r5, r0
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8009ea8:	48b7      	ldr	r0, [pc, #732]	; (800a188 <HAL_TIM_IC_ConfigChannel+0x2e4>)
 8009eaa:	682b      	ldr	r3, [r5, #0]
 8009eac:	4283      	cmp	r3, r0
{
 8009eae:	460c      	mov	r4, r1
 8009eb0:	4616      	mov	r6, r2
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8009eb2:	d022      	beq.n	8009efa <HAL_TIM_IC_ConfigChannel+0x56>
 8009eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009eb8:	d01f      	beq.n	8009efa <HAL_TIM_IC_ConfigChannel+0x56>
 8009eba:	4ab4      	ldr	r2, [pc, #720]	; (800a18c <HAL_TIM_IC_ConfigChannel+0x2e8>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d01c      	beq.n	8009efa <HAL_TIM_IC_ConfigChannel+0x56>
 8009ec0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d018      	beq.n	8009efa <HAL_TIM_IC_ConfigChannel+0x56>
 8009ec8:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d014      	beq.n	8009efa <HAL_TIM_IC_ConfigChannel+0x56>
 8009ed0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d010      	beq.n	8009efa <HAL_TIM_IC_ConfigChannel+0x56>
 8009ed8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d00c      	beq.n	8009efa <HAL_TIM_IC_ConfigChannel+0x56>
 8009ee0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d008      	beq.n	8009efa <HAL_TIM_IC_ConfigChannel+0x56>
 8009ee8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d004      	beq.n	8009efa <HAL_TIM_IC_ConfigChannel+0x56>
 8009ef0:	f640 31de 	movw	r1, #3038	; 0xbde
 8009ef4:	48a6      	ldr	r0, [pc, #664]	; (800a190 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 8009ef6:	f005 f875 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 8009efa:	6823      	ldr	r3, [r4, #0]
 8009efc:	f033 0202 	bics.w	r2, r3, #2
 8009f00:	d002      	beq.n	8009f08 <HAL_TIM_IC_ConfigChannel+0x64>
 8009f02:	2b0a      	cmp	r3, #10
 8009f04:	f040 80fc 	bne.w	800a100 <HAL_TIM_IC_ConfigChannel+0x25c>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 8009f08:	6863      	ldr	r3, [r4, #4]
 8009f0a:	3b01      	subs	r3, #1
 8009f0c:	2b02      	cmp	r3, #2
 8009f0e:	d864      	bhi.n	8009fda <HAL_TIM_IC_ConfigChannel+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 8009f10:	68a3      	ldr	r3, [r4, #8]
 8009f12:	f033 030c 	bics.w	r3, r3, #12
 8009f16:	d004      	beq.n	8009f22 <HAL_TIM_IC_ConfigChannel+0x7e>
 8009f18:	f640 31e1 	movw	r1, #3041	; 0xbe1
 8009f1c:	489c      	ldr	r0, [pc, #624]	; (800a190 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 8009f1e:	f005 f861 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 8009f22:	68e3      	ldr	r3, [r4, #12]
 8009f24:	2b0f      	cmp	r3, #15
 8009f26:	d85e      	bhi.n	8009fe6 <HAL_TIM_IC_ConfigChannel+0x142>
  __HAL_LOCK(htim);
 8009f28:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d063      	beq.n	8009ff8 <HAL_TIM_IC_ConfigChannel+0x154>
  htim->State = HAL_TIM_STATE_BUSY;
 8009f30:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8009f32:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8009f34:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  __HAL_LOCK(htim);
 8009f38:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
 8009f3c:	682b      	ldr	r3, [r5, #0]
  if (Channel == TIM_CHANNEL_1)
 8009f3e:	2e00      	cmp	r6, #0
 8009f40:	d05c      	beq.n	8009ffc <HAL_TIM_IC_ConfigChannel+0x158>
  else if (Channel == TIM_CHANNEL_2)
 8009f42:	2e04      	cmp	r6, #4
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8009f44:	4a90      	ldr	r2, [pc, #576]	; (800a188 <HAL_TIM_IC_ConfigChannel+0x2e4>)
  else if (Channel == TIM_CHANNEL_2)
 8009f46:	f000 8098 	beq.w	800a07a <HAL_TIM_IC_ConfigChannel+0x1d6>
  else if (Channel == TIM_CHANNEL_3)
 8009f4a:	2e08      	cmp	r6, #8
 8009f4c:	f000 80de 	beq.w	800a10c <HAL_TIM_IC_ConfigChannel+0x268>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d018      	beq.n	8009f86 <HAL_TIM_IC_ConfigChannel+0xe2>
 8009f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f58:	d015      	beq.n	8009f86 <HAL_TIM_IC_ConfigChannel+0xe2>
 8009f5a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	d011      	beq.n	8009f86 <HAL_TIM_IC_ConfigChannel+0xe2>
 8009f62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009f66:	4293      	cmp	r3, r2
 8009f68:	d00d      	beq.n	8009f86 <HAL_TIM_IC_ConfigChannel+0xe2>
 8009f6a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d009      	beq.n	8009f86 <HAL_TIM_IC_ConfigChannel+0xe2>
 8009f72:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d005      	beq.n	8009f86 <HAL_TIM_IC_ConfigChannel+0xe2>
 8009f7a:	f640 4119 	movw	r1, #3097	; 0xc19
 8009f7e:	4884      	ldr	r0, [pc, #528]	; (800a190 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 8009f80:	f005 f830 	bl	800efe4 <assert_failed>
 8009f84:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f86:	6a1e      	ldr	r6, [r3, #32]
 8009f88:	f426 5680 	bic.w	r6, r6, #4096	; 0x1000
    TIM_TI4_SetConfig(htim->Instance, 
 8009f8c:	e9d4 2700 	ldrd	r2, r7, [r4]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009f90:	e9d4 4102 	ldrd	r4, r1, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f94:	621e      	str	r6, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009f96:	69d8      	ldr	r0, [r3, #28]
  tmpccer = TIMx->CCER;
 8009f98:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009f9a:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009f9e:	0312      	lsls	r2, r2, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009fa0:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009fa2:	ea40 2007 	orr.w	r0, r0, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009fa6:	f402 4220 	and.w	r2, r2, #40960	; 0xa000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009faa:	b289      	uxth	r1, r1
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009fac:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009fb0:	f426 4620 	bic.w	r6, r6, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009fb4:	4332      	orrs	r2, r6
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009fb6:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 8009fb8:	61d9      	str	r1, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009fba:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009fbc:	69da      	ldr	r2, [r3, #28]
 8009fbe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009fc2:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009fc4:	69da      	ldr	r2, [r3, #28]
 8009fc6:	ea42 2404 	orr.w	r4, r2, r4, lsl #8
 8009fca:	61dc      	str	r4, [r3, #28]
  htim->State = HAL_TIM_STATE_READY;
 8009fcc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8009fce:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8009fd0:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8009fd4:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
}
 8009fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 8009fda:	f44f 613e 	mov.w	r1, #3040	; 0xbe0
 8009fde:	486c      	ldr	r0, [pc, #432]	; (800a190 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 8009fe0:	f005 f800 	bl	800efe4 <assert_failed>
 8009fe4:	e794      	b.n	8009f10 <HAL_TIM_IC_ConfigChannel+0x6c>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 8009fe6:	f640 31e2 	movw	r1, #3042	; 0xbe2
 8009fea:	4869      	ldr	r0, [pc, #420]	; (800a190 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 8009fec:	f004 fffa 	bl	800efe4 <assert_failed>
  __HAL_LOCK(htim);
 8009ff0:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	d19b      	bne.n	8009f30 <HAL_TIM_IC_ConfigChannel+0x8c>
 8009ff8:	2002      	movs	r0, #2
}
 8009ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ffc:	6a1e      	ldr	r6, [r3, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009ffe:	f8df c188 	ldr.w	ip, [pc, #392]	; 800a188 <HAL_TIM_IC_ConfigChannel+0x2e4>
    TIM_TI1_SetConfig(htim->Instance,
 800a002:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a004:	f026 0601 	bic.w	r6, r6, #1
    TIM_TI1_SetConfig(htim->Instance,
 800a008:	e9d4 1000 	ldrd	r1, r0, [r4]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a00c:	4563      	cmp	r3, ip
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a00e:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a010:	699f      	ldr	r7, [r3, #24]
  tmpccer = TIMx->CCER;
 800a012:	6a1e      	ldr	r6, [r3, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a014:	d019      	beq.n	800a04a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a016:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a01a:	d016      	beq.n	800a04a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a01c:	f5ac 3c94 	sub.w	ip, ip, #75776	; 0x12800
 800a020:	4563      	cmp	r3, ip
 800a022:	d012      	beq.n	800a04a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a024:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 800a028:	4563      	cmp	r3, ip
 800a02a:	d00e      	beq.n	800a04a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a02c:	f50c 3c96 	add.w	ip, ip, #76800	; 0x12c00
 800a030:	4563      	cmp	r3, ip
 800a032:	d00a      	beq.n	800a04a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a034:	f50c 6c40 	add.w	ip, ip, #3072	; 0xc00
 800a038:	4563      	cmp	r3, ip
 800a03a:	d006      	beq.n	800a04a <HAL_TIM_IC_ConfigChannel+0x1a6>
 800a03c:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 800a040:	4563      	cmp	r3, ip
 800a042:	d002      	beq.n	800a04a <HAL_TIM_IC_ConfigChannel+0x1a6>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a044:	f047 0001 	orr.w	r0, r7, #1
 800a048:	e002      	b.n	800a050 <HAL_TIM_IC_ConfigChannel+0x1ac>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a04a:	f027 0703 	bic.w	r7, r7, #3
    tmpccmr1 |= TIM_ICSelection;
 800a04e:	4338      	orrs	r0, r7
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a050:	0112      	lsls	r2, r2, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a052:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a056:	b2d2      	uxtb	r2, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a058:	f026 060a 	bic.w	r6, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a05c:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a060:	4302      	orrs	r2, r0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a062:	4331      	orrs	r1, r6
  TIMx->CCMR1 = tmpccmr1;
 800a064:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a066:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a068:	6999      	ldr	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a06a:	68a0      	ldr	r0, [r4, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a06c:	f021 010c 	bic.w	r1, r1, #12
 800a070:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a072:	699a      	ldr	r2, [r3, #24]
 800a074:	4302      	orrs	r2, r0
 800a076:	619a      	str	r2, [r3, #24]
 800a078:	e7a8      	b.n	8009fcc <HAL_TIM_IC_ConfigChannel+0x128>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d01c      	beq.n	800a0b8 <HAL_TIM_IC_ConfigChannel+0x214>
 800a07e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a082:	d019      	beq.n	800a0b8 <HAL_TIM_IC_ConfigChannel+0x214>
 800a084:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a088:	4293      	cmp	r3, r2
 800a08a:	d015      	beq.n	800a0b8 <HAL_TIM_IC_ConfigChannel+0x214>
 800a08c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a090:	4293      	cmp	r3, r2
 800a092:	d011      	beq.n	800a0b8 <HAL_TIM_IC_ConfigChannel+0x214>
 800a094:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a098:	4293      	cmp	r3, r2
 800a09a:	d00d      	beq.n	800a0b8 <HAL_TIM_IC_ConfigChannel+0x214>
 800a09c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d009      	beq.n	800a0b8 <HAL_TIM_IC_ConfigChannel+0x214>
 800a0a4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d005      	beq.n	800a0b8 <HAL_TIM_IC_ConfigChannel+0x214>
 800a0ac:	f640 31f9 	movw	r1, #3065	; 0xbf9
 800a0b0:	4837      	ldr	r0, [pc, #220]	; (800a190 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 800a0b2:	f004 ff97 	bl	800efe4 <assert_failed>
 800a0b6:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a0b8:	6a1e      	ldr	r6, [r3, #32]
 800a0ba:	f026 0610 	bic.w	r6, r6, #16
    TIM_TI2_SetConfig(htim->Instance, 
 800a0be:	e9d4 2700 	ldrd	r2, r7, [r4]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a0c2:	e9d4 4102 	ldrd	r4, r1, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a0c6:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a0c8:	6998      	ldr	r0, [r3, #24]
  tmpccer = TIMx->CCER;
 800a0ca:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a0cc:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a0d0:	0112      	lsls	r2, r2, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a0d2:	0309      	lsls	r1, r1, #12
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a0d4:	ea40 2007 	orr.w	r0, r0, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a0d8:	f002 02a0 	and.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a0dc:	b289      	uxth	r1, r1
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a0de:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a0e2:	f026 06a0 	bic.w	r6, r6, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a0e6:	4332      	orrs	r2, r6
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a0e8:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 800a0ea:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800a0ec:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a0ee:	699a      	ldr	r2, [r3, #24]
 800a0f0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a0f4:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a0f6:	699a      	ldr	r2, [r3, #24]
 800a0f8:	ea42 2404 	orr.w	r4, r2, r4, lsl #8
 800a0fc:	619c      	str	r4, [r3, #24]
 800a0fe:	e765      	b.n	8009fcc <HAL_TIM_IC_ConfigChannel+0x128>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800a100:	f640 31df 	movw	r1, #3039	; 0xbdf
 800a104:	4822      	ldr	r0, [pc, #136]	; (800a190 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 800a106:	f004 ff6d 	bl	800efe4 <assert_failed>
 800a10a:	e6fd      	b.n	8009f08 <HAL_TIM_IC_ConfigChannel+0x64>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d018      	beq.n	800a142 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a110:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a114:	d015      	beq.n	800a142 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a116:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d011      	beq.n	800a142 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a11e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a122:	4293      	cmp	r3, r2
 800a124:	d00d      	beq.n	800a142 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a126:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a12a:	4293      	cmp	r3, r2
 800a12c:	d009      	beq.n	800a142 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a12e:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800a132:	4293      	cmp	r3, r2
 800a134:	d005      	beq.n	800a142 <HAL_TIM_IC_ConfigChannel+0x29e>
 800a136:	f640 4109 	movw	r1, #3081	; 0xc09
 800a13a:	4815      	ldr	r0, [pc, #84]	; (800a190 <HAL_TIM_IC_ConfigChannel+0x2ec>)
 800a13c:	f004 ff52 	bl	800efe4 <assert_failed>
 800a140:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a142:	6a1e      	ldr	r6, [r3, #32]
 800a144:	f426 7680 	bic.w	r6, r6, #256	; 0x100
    TIM_TI3_SetConfig(htim->Instance,  
 800a148:	e9d4 2000 	ldrd	r2, r0, [r4]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a14c:	e9d4 4102 	ldrd	r4, r1, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a150:	621e      	str	r6, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a152:	69df      	ldr	r7, [r3, #28]
  tmpccer = TIMx->CCER;
 800a154:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a156:	f027 0703 	bic.w	r7, r7, #3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a15a:	0212      	lsls	r2, r2, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a15c:	0109      	lsls	r1, r1, #4
  tmpccmr2 |= TIM_ICSelection;
 800a15e:	4338      	orrs	r0, r7
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a160:	f402 6220 	and.w	r2, r2, #2560	; 0xa00
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a164:	b2c9      	uxtb	r1, r1
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a166:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a16a:	f426 6620 	bic.w	r6, r6, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a16e:	4332      	orrs	r2, r6
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a170:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 800a172:	61d9      	str	r1, [r3, #28]
  TIMx->CCER = tmpccer;
 800a174:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a176:	69da      	ldr	r2, [r3, #28]
 800a178:	f022 020c 	bic.w	r2, r2, #12
 800a17c:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a17e:	69da      	ldr	r2, [r3, #28]
 800a180:	4322      	orrs	r2, r4
 800a182:	61da      	str	r2, [r3, #28]
 800a184:	e722      	b.n	8009fcc <HAL_TIM_IC_ConfigChannel+0x128>
 800a186:	bf00      	nop
 800a188:	40012c00 	.word	0x40012c00
 800a18c:	40000400 	.word	0x40000400
 800a190:	08015148 	.word	0x08015148

0800a194 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800a194:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a198:	2b01      	cmp	r3, #1
 800a19a:	f000 81b2 	beq.w	800a502 <HAL_TIM_ConfigClockSource+0x36e>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800a19e:	680a      	ldr	r2, [r1, #0]
{
 800a1a0:	b570      	push	{r4, r5, r6, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 800a1a2:	2302      	movs	r3, #2
 800a1a4:	460d      	mov	r5, r1
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800a1a6:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
  __HAL_LOCK(htim);
 800a1aa:	f04f 0101 	mov.w	r1, #1
 800a1ae:	4604      	mov	r4, r0
 800a1b0:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800a1b4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800a1b8:	d043      	beq.n	800a242 <HAL_TIM_ConfigClockSource+0xae>
 800a1ba:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800a1be:	f000 8082 	beq.w	800a2c6 <HAL_TIM_ConfigClockSource+0x132>
 800a1c2:	f032 0330 	bics.w	r3, r2, #48	; 0x30
 800a1c6:	f040 80c9 	bne.w	800a35c <HAL_TIM_ConfigClockSource+0x1c8>
  tmpsmcr = htim->Instance->SMCR;
 800a1ca:	6823      	ldr	r3, [r4, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a1cc:	49b6      	ldr	r1, [pc, #728]	; (800a4a8 <HAL_TIM_ConfigClockSource+0x314>)
  tmpsmcr = htim->Instance->SMCR;
 800a1ce:	6898      	ldr	r0, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800a1d0:	2a40      	cmp	r2, #64	; 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a1d2:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 800a1d6:	6099      	str	r1, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800a1d8:	f000 8205 	beq.w	800a5e6 <HAL_TIM_ConfigClockSource+0x452>
 800a1dc:	f200 80c8 	bhi.w	800a370 <HAL_TIM_ConfigClockSource+0x1dc>
 800a1e0:	2a10      	cmp	r2, #16
 800a1e2:	f000 8190 	beq.w	800a506 <HAL_TIM_ConfigClockSource+0x372>
 800a1e6:	f240 8262 	bls.w	800a6ae <HAL_TIM_ConfigClockSource+0x51a>
 800a1ea:	2a20      	cmp	r2, #32
 800a1ec:	f000 8162 	beq.w	800a4b4 <HAL_TIM_ConfigClockSource+0x320>
 800a1f0:	2a30      	cmp	r2, #48	; 0x30
 800a1f2:	d161      	bne.n	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800a1f4:	4aad      	ldr	r2, [pc, #692]	; (800a4ac <HAL_TIM_ConfigClockSource+0x318>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d01c      	beq.n	800a234 <HAL_TIM_ConfigClockSource+0xa0>
 800a1fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1fe:	d019      	beq.n	800a234 <HAL_TIM_ConfigClockSource+0xa0>
 800a200:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a204:	4293      	cmp	r3, r2
 800a206:	d015      	beq.n	800a234 <HAL_TIM_ConfigClockSource+0xa0>
 800a208:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d011      	beq.n	800a234 <HAL_TIM_ConfigClockSource+0xa0>
 800a210:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a214:	4293      	cmp	r3, r2
 800a216:	d00d      	beq.n	800a234 <HAL_TIM_ConfigClockSource+0xa0>
 800a218:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d009      	beq.n	800a234 <HAL_TIM_ConfigClockSource+0xa0>
 800a220:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a224:	4293      	cmp	r3, r2
 800a226:	d005      	beq.n	800a234 <HAL_TIM_ConfigClockSource+0xa0>
 800a228:	f241 0150 	movw	r1, #4176	; 0x1050
 800a22c:	48a0      	ldr	r0, [pc, #640]	; (800a4b0 <HAL_TIM_ConfigClockSource+0x31c>)
 800a22e:	f004 fed9 	bl	800efe4 <assert_failed>
 800a232:	6823      	ldr	r3, [r4, #0]
   tmpsmcr = TIMx->SMCR;
 800a234:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a236:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a23a:	f042 0237 	orr.w	r2, r2, #55	; 0x37
   TIMx->SMCR = tmpsmcr;
 800a23e:	609a      	str	r2, [r3, #8]
 800a240:	e03a      	b.n	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
  tmpsmcr = htim->Instance->SMCR;
 800a242:	6803      	ldr	r3, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a244:	4a98      	ldr	r2, [pc, #608]	; (800a4a8 <HAL_TIM_ConfigClockSource+0x314>)
  tmpsmcr = htim->Instance->SMCR;
 800a246:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a248:	400a      	ands	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 800a24a:	609a      	str	r2, [r3, #8]
      assert_param(IS_TIM_INSTANCE(htim->Instance));      
 800a24c:	4a97      	ldr	r2, [pc, #604]	; (800a4ac <HAL_TIM_ConfigClockSource+0x318>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	d02c      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0x118>
 800a252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a256:	d029      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0x118>
 800a258:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d025      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0x118>
 800a260:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a264:	4293      	cmp	r3, r2
 800a266:	d021      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0x118>
 800a268:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d01d      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0x118>
 800a270:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a274:	4293      	cmp	r3, r2
 800a276:	d019      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0x118>
 800a278:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d015      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0x118>
 800a280:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a284:	4293      	cmp	r3, r2
 800a286:	d011      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0x118>
 800a288:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d00d      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0x118>
 800a290:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a294:	4293      	cmp	r3, r2
 800a296:	d009      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0x118>
 800a298:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d005      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0x118>
 800a2a0:	f640 71d4 	movw	r1, #4052	; 0xfd4
 800a2a4:	4882      	ldr	r0, [pc, #520]	; (800a4b0 <HAL_TIM_ConfigClockSource+0x31c>)
 800a2a6:	f004 fe9d 	bl	800efe4 <assert_failed>
 800a2aa:	6823      	ldr	r3, [r4, #0]
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800a2ac:	689a      	ldr	r2, [r3, #8]
 800a2ae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a2b2:	f022 0207 	bic.w	r2, r2, #7
 800a2b6:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 800a2b8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800a2ba:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800a2bc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a2c0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800a2c4:	bd70      	pop	{r4, r5, r6, pc}
  tmpsmcr = htim->Instance->SMCR;
 800a2c6:	6803      	ldr	r3, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2c8:	4a77      	ldr	r2, [pc, #476]	; (800a4a8 <HAL_TIM_ConfigClockSource+0x314>)
  tmpsmcr = htim->Instance->SMCR;
 800a2ca:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2cc:	400a      	ands	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 800a2ce:	609a      	str	r2, [r3, #8]
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800a2d0:	4a76      	ldr	r2, [pc, #472]	; (800a4ac <HAL_TIM_ConfigClockSource+0x318>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d017      	beq.n	800a306 <HAL_TIM_ConfigClockSource+0x172>
 800a2d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2da:	d014      	beq.n	800a306 <HAL_TIM_ConfigClockSource+0x172>
 800a2dc:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d010      	beq.n	800a306 <HAL_TIM_ConfigClockSource+0x172>
 800a2e4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d00c      	beq.n	800a306 <HAL_TIM_ConfigClockSource+0x172>
 800a2ec:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d008      	beq.n	800a306 <HAL_TIM_ConfigClockSource+0x172>
 800a2f4:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d004      	beq.n	800a306 <HAL_TIM_ConfigClockSource+0x172>
 800a2fc:	f640 71f7 	movw	r1, #4087	; 0xff7
 800a300:	486b      	ldr	r0, [pc, #428]	; (800a4b0 <HAL_TIM_ConfigClockSource+0x31c>)
 800a302:	f004 fe6f 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800a306:	68ab      	ldr	r3, [r5, #8]
 800a308:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800a30c:	d004      	beq.n	800a318 <HAL_TIM_ConfigClockSource+0x184>
 800a30e:	f640 71fa 	movw	r1, #4090	; 0xffa
 800a312:	4867      	ldr	r0, [pc, #412]	; (800a4b0 <HAL_TIM_ConfigClockSource+0x31c>)
 800a314:	f004 fe66 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a318:	686b      	ldr	r3, [r5, #4]
 800a31a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a31e:	d009      	beq.n	800a334 <HAL_TIM_ConfigClockSource+0x1a0>
 800a320:	f033 0202 	bics.w	r2, r3, #2
 800a324:	d006      	beq.n	800a334 <HAL_TIM_ConfigClockSource+0x1a0>
 800a326:	2b0a      	cmp	r3, #10
 800a328:	d004      	beq.n	800a334 <HAL_TIM_ConfigClockSource+0x1a0>
 800a32a:	f640 71fb 	movw	r1, #4091	; 0xffb
 800a32e:	4860      	ldr	r0, [pc, #384]	; (800a4b0 <HAL_TIM_ConfigClockSource+0x31c>)
 800a330:	f004 fe58 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a334:	68e8      	ldr	r0, [r5, #12]
 800a336:	280f      	cmp	r0, #15
 800a338:	f200 819d 	bhi.w	800a676 <HAL_TIM_ConfigClockSource+0x4e2>
      TIM_ETR_SetConfig(htim->Instance, 
 800a33c:	6822      	ldr	r2, [r4, #0]
 800a33e:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800a340:	6891      	ldr	r1, [r2, #8]
 800a342:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a344:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800a348:	432b      	orrs	r3, r5
 800a34a:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a34c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800a350:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a352:	6893      	ldr	r3, [r2, #8]
 800a354:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a358:	6093      	str	r3, [r2, #8]
    break;
 800a35a:	e7ad      	b.n	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800a35c:	2b40      	cmp	r3, #64	; 0x40
 800a35e:	f43f af34 	beq.w	800a1ca <HAL_TIM_ConfigClockSource+0x36>
 800a362:	f640 71c8 	movw	r1, #4040	; 0xfc8
 800a366:	4852      	ldr	r0, [pc, #328]	; (800a4b0 <HAL_TIM_ConfigClockSource+0x31c>)
 800a368:	f004 fe3c 	bl	800efe4 <assert_failed>
 800a36c:	682a      	ldr	r2, [r5, #0]
 800a36e:	e72c      	b.n	800a1ca <HAL_TIM_ConfigClockSource+0x36>
  switch (sClockSourceConfig->ClockSource)
 800a370:	2a70      	cmp	r2, #112	; 0x70
 800a372:	f000 80ef 	beq.w	800a554 <HAL_TIM_ConfigClockSource+0x3c0>
 800a376:	f200 81cb 	bhi.w	800a710 <HAL_TIM_ConfigClockSource+0x57c>
 800a37a:	2a50      	cmp	r2, #80	; 0x50
 800a37c:	d04b      	beq.n	800a416 <HAL_TIM_ConfigClockSource+0x282>
 800a37e:	2a60      	cmp	r2, #96	; 0x60
 800a380:	d19a      	bne.n	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800a382:	4a4a      	ldr	r2, [pc, #296]	; (800a4ac <HAL_TIM_ConfigClockSource+0x318>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d01b      	beq.n	800a3c0 <HAL_TIM_ConfigClockSource+0x22c>
 800a388:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a38c:	d018      	beq.n	800a3c0 <HAL_TIM_ConfigClockSource+0x22c>
 800a38e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a392:	4293      	cmp	r3, r2
 800a394:	d014      	beq.n	800a3c0 <HAL_TIM_ConfigClockSource+0x22c>
 800a396:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a39a:	4293      	cmp	r3, r2
 800a39c:	d010      	beq.n	800a3c0 <HAL_TIM_ConfigClockSource+0x22c>
 800a39e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a3a2:	4293      	cmp	r3, r2
 800a3a4:	d00c      	beq.n	800a3c0 <HAL_TIM_ConfigClockSource+0x22c>
 800a3a6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d008      	beq.n	800a3c0 <HAL_TIM_ConfigClockSource+0x22c>
 800a3ae:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d004      	beq.n	800a3c0 <HAL_TIM_ConfigClockSource+0x22c>
 800a3b6:	f241 011a 	movw	r1, #4122	; 0x101a
 800a3ba:	483d      	ldr	r0, [pc, #244]	; (800a4b0 <HAL_TIM_ConfigClockSource+0x31c>)
 800a3bc:	f004 fe12 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a3c0:	686b      	ldr	r3, [r5, #4]
 800a3c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3c6:	d009      	beq.n	800a3dc <HAL_TIM_ConfigClockSource+0x248>
 800a3c8:	f033 0202 	bics.w	r2, r3, #2
 800a3cc:	d006      	beq.n	800a3dc <HAL_TIM_ConfigClockSource+0x248>
 800a3ce:	2b0a      	cmp	r3, #10
 800a3d0:	d004      	beq.n	800a3dc <HAL_TIM_ConfigClockSource+0x248>
 800a3d2:	f241 011d 	movw	r1, #4125	; 0x101d
 800a3d6:	4836      	ldr	r0, [pc, #216]	; (800a4b0 <HAL_TIM_ConfigClockSource+0x31c>)
 800a3d8:	f004 fe04 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a3dc:	68ee      	ldr	r6, [r5, #12]
 800a3de:	2e0f      	cmp	r6, #15
 800a3e0:	f200 818f 	bhi.w	800a702 <HAL_TIM_ConfigClockSource+0x56e>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800a3e4:	6823      	ldr	r3, [r4, #0]
 800a3e6:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3e8:	6a18      	ldr	r0, [r3, #32]
 800a3ea:	f020 0010 	bic.w	r0, r0, #16
 800a3ee:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a3f0:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800a3f2:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a3f4:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a3f8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800a3fc:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a400:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800a404:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800a406:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800a408:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a40a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a40e:	f042 0267 	orr.w	r2, r2, #103	; 0x67
   TIMx->SMCR = tmpsmcr;
 800a412:	609a      	str	r2, [r3, #8]
 800a414:	e750      	b.n	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800a416:	4a25      	ldr	r2, [pc, #148]	; (800a4ac <HAL_TIM_ConfigClockSource+0x318>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d01b      	beq.n	800a454 <HAL_TIM_ConfigClockSource+0x2c0>
 800a41c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a420:	d018      	beq.n	800a454 <HAL_TIM_ConfigClockSource+0x2c0>
 800a422:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a426:	4293      	cmp	r3, r2
 800a428:	d014      	beq.n	800a454 <HAL_TIM_ConfigClockSource+0x2c0>
 800a42a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a42e:	4293      	cmp	r3, r2
 800a430:	d010      	beq.n	800a454 <HAL_TIM_ConfigClockSource+0x2c0>
 800a432:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a436:	4293      	cmp	r3, r2
 800a438:	d00c      	beq.n	800a454 <HAL_TIM_ConfigClockSource+0x2c0>
 800a43a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a43e:	4293      	cmp	r3, r2
 800a440:	d008      	beq.n	800a454 <HAL_TIM_ConfigClockSource+0x2c0>
 800a442:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a446:	4293      	cmp	r3, r2
 800a448:	d004      	beq.n	800a454 <HAL_TIM_ConfigClockSource+0x2c0>
 800a44a:	f241 010b 	movw	r1, #4107	; 0x100b
 800a44e:	4818      	ldr	r0, [pc, #96]	; (800a4b0 <HAL_TIM_ConfigClockSource+0x31c>)
 800a450:	f004 fdc8 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a454:	686b      	ldr	r3, [r5, #4]
 800a456:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a45a:	d009      	beq.n	800a470 <HAL_TIM_ConfigClockSource+0x2dc>
 800a45c:	f033 0202 	bics.w	r2, r3, #2
 800a460:	d006      	beq.n	800a470 <HAL_TIM_ConfigClockSource+0x2dc>
 800a462:	2b0a      	cmp	r3, #10
 800a464:	d004      	beq.n	800a470 <HAL_TIM_ConfigClockSource+0x2dc>
 800a466:	f241 010e 	movw	r1, #4110	; 0x100e
 800a46a:	4811      	ldr	r0, [pc, #68]	; (800a4b0 <HAL_TIM_ConfigClockSource+0x31c>)
 800a46c:	f004 fdba 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a470:	68ee      	ldr	r6, [r5, #12]
 800a472:	2e0f      	cmp	r6, #15
 800a474:	f200 8106 	bhi.w	800a684 <HAL_TIM_ConfigClockSource+0x4f0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800a478:	6823      	ldr	r3, [r4, #0]
 800a47a:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800a47c:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a47e:	6a1d      	ldr	r5, [r3, #32]
 800a480:	f025 0501 	bic.w	r5, r5, #1
 800a484:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800a486:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a488:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a48c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a490:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800a494:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800a496:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a498:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800a49a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a49c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a4a0:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 800a4a4:	609a      	str	r2, [r3, #8]
 800a4a6:	e707      	b.n	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
 800a4a8:	fffe0088 	.word	0xfffe0088
 800a4ac:	40012c00 	.word	0x40012c00
 800a4b0:	08015148 	.word	0x08015148
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800a4b4:	4a9b      	ldr	r2, [pc, #620]	; (800a724 <HAL_TIM_ConfigClockSource+0x590>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d01c      	beq.n	800a4f4 <HAL_TIM_ConfigClockSource+0x360>
 800a4ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a4be:	d019      	beq.n	800a4f4 <HAL_TIM_ConfigClockSource+0x360>
 800a4c0:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d015      	beq.n	800a4f4 <HAL_TIM_ConfigClockSource+0x360>
 800a4c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d011      	beq.n	800a4f4 <HAL_TIM_ConfigClockSource+0x360>
 800a4d0:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d00d      	beq.n	800a4f4 <HAL_TIM_ConfigClockSource+0x360>
 800a4d8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d009      	beq.n	800a4f4 <HAL_TIM_ConfigClockSource+0x360>
 800a4e0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d005      	beq.n	800a4f4 <HAL_TIM_ConfigClockSource+0x360>
 800a4e8:	f241 0148 	movw	r1, #4168	; 0x1048
 800a4ec:	488e      	ldr	r0, [pc, #568]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a4ee:	f004 fd79 	bl	800efe4 <assert_failed>
 800a4f2:	6823      	ldr	r3, [r4, #0]
   tmpsmcr = TIMx->SMCR;
 800a4f4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a4f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a4fa:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   TIMx->SMCR = tmpsmcr;
 800a4fe:	609a      	str	r2, [r3, #8]
 800a500:	e6da      	b.n	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
  __HAL_LOCK(htim);
 800a502:	2002      	movs	r0, #2
}
 800a504:	4770      	bx	lr
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800a506:	4a87      	ldr	r2, [pc, #540]	; (800a724 <HAL_TIM_ConfigClockSource+0x590>)
 800a508:	4293      	cmp	r3, r2
 800a50a:	d01c      	beq.n	800a546 <HAL_TIM_ConfigClockSource+0x3b2>
 800a50c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a510:	d019      	beq.n	800a546 <HAL_TIM_ConfigClockSource+0x3b2>
 800a512:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a516:	4293      	cmp	r3, r2
 800a518:	d015      	beq.n	800a546 <HAL_TIM_ConfigClockSource+0x3b2>
 800a51a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a51e:	4293      	cmp	r3, r2
 800a520:	d011      	beq.n	800a546 <HAL_TIM_ConfigClockSource+0x3b2>
 800a522:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a526:	4293      	cmp	r3, r2
 800a528:	d00d      	beq.n	800a546 <HAL_TIM_ConfigClockSource+0x3b2>
 800a52a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a52e:	4293      	cmp	r3, r2
 800a530:	d009      	beq.n	800a546 <HAL_TIM_ConfigClockSource+0x3b2>
 800a532:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a536:	4293      	cmp	r3, r2
 800a538:	d005      	beq.n	800a546 <HAL_TIM_ConfigClockSource+0x3b2>
 800a53a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 800a53e:	487a      	ldr	r0, [pc, #488]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a540:	f004 fd50 	bl	800efe4 <assert_failed>
 800a544:	6823      	ldr	r3, [r4, #0]
   tmpsmcr = TIMx->SMCR;
 800a546:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a548:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a54c:	f042 0217 	orr.w	r2, r2, #23
   TIMx->SMCR = tmpsmcr;
 800a550:	609a      	str	r2, [r3, #8]
 800a552:	e6b1      	b.n	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800a554:	4a73      	ldr	r2, [pc, #460]	; (800a724 <HAL_TIM_ConfigClockSource+0x590>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d017      	beq.n	800a58a <HAL_TIM_ConfigClockSource+0x3f6>
 800a55a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a55e:	d014      	beq.n	800a58a <HAL_TIM_ConfigClockSource+0x3f6>
 800a560:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a564:	4293      	cmp	r3, r2
 800a566:	d010      	beq.n	800a58a <HAL_TIM_ConfigClockSource+0x3f6>
 800a568:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d00c      	beq.n	800a58a <HAL_TIM_ConfigClockSource+0x3f6>
 800a570:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a574:	4293      	cmp	r3, r2
 800a576:	d008      	beq.n	800a58a <HAL_TIM_ConfigClockSource+0x3f6>
 800a578:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d004      	beq.n	800a58a <HAL_TIM_ConfigClockSource+0x3f6>
 800a580:	f640 71dd 	movw	r1, #4061	; 0xfdd
 800a584:	4868      	ldr	r0, [pc, #416]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a586:	f004 fd2d 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800a58a:	68ab      	ldr	r3, [r5, #8]
 800a58c:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800a590:	d004      	beq.n	800a59c <HAL_TIM_ConfigClockSource+0x408>
 800a592:	f44f 617e 	mov.w	r1, #4064	; 0xfe0
 800a596:	4864      	ldr	r0, [pc, #400]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a598:	f004 fd24 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a59c:	686b      	ldr	r3, [r5, #4]
 800a59e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a5a2:	d009      	beq.n	800a5b8 <HAL_TIM_ConfigClockSource+0x424>
 800a5a4:	f033 0202 	bics.w	r2, r3, #2
 800a5a8:	d006      	beq.n	800a5b8 <HAL_TIM_ConfigClockSource+0x424>
 800a5aa:	2b0a      	cmp	r3, #10
 800a5ac:	d004      	beq.n	800a5b8 <HAL_TIM_ConfigClockSource+0x424>
 800a5ae:	f640 71e1 	movw	r1, #4065	; 0xfe1
 800a5b2:	485d      	ldr	r0, [pc, #372]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a5b4:	f004 fd16 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a5b8:	68e8      	ldr	r0, [r5, #12]
 800a5ba:	280f      	cmp	r0, #15
 800a5bc:	d869      	bhi.n	800a692 <HAL_TIM_ConfigClockSource+0x4fe>
      TIM_ETR_SetConfig(htim->Instance, 
 800a5be:	6822      	ldr	r2, [r4, #0]
 800a5c0:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800a5c2:	6891      	ldr	r1, [r2, #8]
 800a5c4:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a5c6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800a5ca:	432b      	orrs	r3, r5
 800a5cc:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a5ce:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800a5d2:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 800a5d4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a5d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a5da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a5de:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800a5e2:	6093      	str	r3, [r2, #8]
    break;
 800a5e4:	e668      	b.n	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800a5e6:	4a4f      	ldr	r2, [pc, #316]	; (800a724 <HAL_TIM_ConfigClockSource+0x590>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d01b      	beq.n	800a624 <HAL_TIM_ConfigClockSource+0x490>
 800a5ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5f0:	d018      	beq.n	800a624 <HAL_TIM_ConfigClockSource+0x490>
 800a5f2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d014      	beq.n	800a624 <HAL_TIM_ConfigClockSource+0x490>
 800a5fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d010      	beq.n	800a624 <HAL_TIM_ConfigClockSource+0x490>
 800a602:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a606:	4293      	cmp	r3, r2
 800a608:	d00c      	beq.n	800a624 <HAL_TIM_ConfigClockSource+0x490>
 800a60a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a60e:	4293      	cmp	r3, r2
 800a610:	d008      	beq.n	800a624 <HAL_TIM_ConfigClockSource+0x490>
 800a612:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a616:	4293      	cmp	r3, r2
 800a618:	d004      	beq.n	800a624 <HAL_TIM_ConfigClockSource+0x490>
 800a61a:	f241 0129 	movw	r1, #4137	; 0x1029
 800a61e:	4842      	ldr	r0, [pc, #264]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a620:	f004 fce0 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a624:	686b      	ldr	r3, [r5, #4]
 800a626:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a62a:	d009      	beq.n	800a640 <HAL_TIM_ConfigClockSource+0x4ac>
 800a62c:	f033 0202 	bics.w	r2, r3, #2
 800a630:	d006      	beq.n	800a640 <HAL_TIM_ConfigClockSource+0x4ac>
 800a632:	2b0a      	cmp	r3, #10
 800a634:	d004      	beq.n	800a640 <HAL_TIM_ConfigClockSource+0x4ac>
 800a636:	f241 012c 	movw	r1, #4140	; 0x102c
 800a63a:	483b      	ldr	r0, [pc, #236]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a63c:	f004 fcd2 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a640:	68ee      	ldr	r6, [r5, #12]
 800a642:	2e0f      	cmp	r6, #15
 800a644:	d82c      	bhi.n	800a6a0 <HAL_TIM_ConfigClockSource+0x50c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800a646:	6823      	ldr	r3, [r4, #0]
 800a648:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800a64a:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a64c:	6a1d      	ldr	r5, [r3, #32]
 800a64e:	f025 0501 	bic.w	r5, r5, #1
 800a652:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800a654:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a656:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a65a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a65e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800a662:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800a664:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a666:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800a668:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a66a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a66e:	f042 0247 	orr.w	r2, r2, #71	; 0x47
   TIMx->SMCR = tmpsmcr;
 800a672:	609a      	str	r2, [r3, #8]
 800a674:	e620      	b.n	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a676:	482c      	ldr	r0, [pc, #176]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a678:	f640 71fc 	movw	r1, #4092	; 0xffc
 800a67c:	f004 fcb2 	bl	800efe4 <assert_failed>
 800a680:	68e8      	ldr	r0, [r5, #12]
 800a682:	e65b      	b.n	800a33c <HAL_TIM_ConfigClockSource+0x1a8>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a684:	f241 010f 	movw	r1, #4111	; 0x100f
 800a688:	4827      	ldr	r0, [pc, #156]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a68a:	f004 fcab 	bl	800efe4 <assert_failed>
 800a68e:	68ee      	ldr	r6, [r5, #12]
 800a690:	e6f2      	b.n	800a478 <HAL_TIM_ConfigClockSource+0x2e4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a692:	4825      	ldr	r0, [pc, #148]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a694:	f640 71e2 	movw	r1, #4066	; 0xfe2
 800a698:	f004 fca4 	bl	800efe4 <assert_failed>
 800a69c:	68e8      	ldr	r0, [r5, #12]
 800a69e:	e78e      	b.n	800a5be <HAL_TIM_ConfigClockSource+0x42a>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a6a0:	f241 012d 	movw	r1, #4141	; 0x102d
 800a6a4:	4820      	ldr	r0, [pc, #128]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a6a6:	f004 fc9d 	bl	800efe4 <assert_failed>
 800a6aa:	68ee      	ldr	r6, [r5, #12]
 800a6ac:	e7cb      	b.n	800a646 <HAL_TIM_ConfigClockSource+0x4b2>
  switch (sClockSourceConfig->ClockSource)
 800a6ae:	2a00      	cmp	r2, #0
 800a6b0:	f47f ae02 	bne.w	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800a6b4:	4a1b      	ldr	r2, [pc, #108]	; (800a724 <HAL_TIM_ConfigClockSource+0x590>)
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	d01c      	beq.n	800a6f4 <HAL_TIM_ConfigClockSource+0x560>
 800a6ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6be:	d019      	beq.n	800a6f4 <HAL_TIM_ConfigClockSource+0x560>
 800a6c0:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d015      	beq.n	800a6f4 <HAL_TIM_ConfigClockSource+0x560>
 800a6c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	d011      	beq.n	800a6f4 <HAL_TIM_ConfigClockSource+0x560>
 800a6d0:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d00d      	beq.n	800a6f4 <HAL_TIM_ConfigClockSource+0x560>
 800a6d8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	d009      	beq.n	800a6f4 <HAL_TIM_ConfigClockSource+0x560>
 800a6e0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	d005      	beq.n	800a6f4 <HAL_TIM_ConfigClockSource+0x560>
 800a6e8:	f241 0138 	movw	r1, #4152	; 0x1038
 800a6ec:	480e      	ldr	r0, [pc, #56]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a6ee:	f004 fc79 	bl	800efe4 <assert_failed>
 800a6f2:	6823      	ldr	r3, [r4, #0]
   tmpsmcr = TIMx->SMCR;
 800a6f4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800a6f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800a6fa:	f042 0207 	orr.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800a6fe:	609a      	str	r2, [r3, #8]
 800a700:	e5da      	b.n	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a702:	f241 011e 	movw	r1, #4126	; 0x101e
 800a706:	4808      	ldr	r0, [pc, #32]	; (800a728 <HAL_TIM_ConfigClockSource+0x594>)
 800a708:	f004 fc6c 	bl	800efe4 <assert_failed>
 800a70c:	68ee      	ldr	r6, [r5, #12]
 800a70e:	e669      	b.n	800a3e4 <HAL_TIM_ConfigClockSource+0x250>
  switch (sClockSourceConfig->ClockSource)
 800a710:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800a714:	f43f ad9a 	beq.w	800a24c <HAL_TIM_ConfigClockSource+0xb8>
 800a718:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800a71c:	f47f adcc 	bne.w	800a2b8 <HAL_TIM_ConfigClockSource+0x124>
 800a720:	e5d6      	b.n	800a2d0 <HAL_TIM_ConfigClockSource+0x13c>
 800a722:	bf00      	nop
 800a724:	40012c00 	.word	0x40012c00
 800a728:	08015148 	.word	0x08015148

0800a72c <HAL_TIM_SlaveConfigSynchronization>:
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800a72c:	4aad      	ldr	r2, [pc, #692]	; (800a9e4 <HAL_TIM_SlaveConfigSynchronization+0x2b8>)
 800a72e:	6803      	ldr	r3, [r0, #0]
 800a730:	4293      	cmp	r3, r2
{
 800a732:	b570      	push	{r4, r5, r6, lr}
 800a734:	4604      	mov	r4, r0
 800a736:	460d      	mov	r5, r1
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800a738:	d01b      	beq.n	800a772 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a73a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a73e:	d018      	beq.n	800a772 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a740:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a744:	4293      	cmp	r3, r2
 800a746:	d014      	beq.n	800a772 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a748:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a74c:	4293      	cmp	r3, r2
 800a74e:	d010      	beq.n	800a772 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a750:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a754:	4293      	cmp	r3, r2
 800a756:	d00c      	beq.n	800a772 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a758:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d008      	beq.n	800a772 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a760:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a764:	4293      	cmp	r3, r2
 800a766:	d004      	beq.n	800a772 <HAL_TIM_SlaveConfigSynchronization+0x46>
 800a768:	f241 018f 	movw	r1, #4239	; 0x108f
 800a76c:	489e      	ldr	r0, [pc, #632]	; (800a9e8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a76e:	f004 fc39 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800a772:	682b      	ldr	r3, [r5, #0]
 800a774:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 800a778:	d007      	beq.n	800a78a <HAL_TIM_SlaveConfigSynchronization+0x5e>
 800a77a:	3b04      	subs	r3, #4
 800a77c:	2b03      	cmp	r3, #3
 800a77e:	d904      	bls.n	800a78a <HAL_TIM_SlaveConfigSynchronization+0x5e>
 800a780:	f241 0190 	movw	r1, #4240	; 0x1090
 800a784:	4898      	ldr	r0, [pc, #608]	; (800a9e8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a786:	f004 fc2d 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800a78a:	686b      	ldr	r3, [r5, #4]
 800a78c:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 800a790:	d006      	beq.n	800a7a0 <HAL_TIM_SlaveConfigSynchronization+0x74>
 800a792:	2b40      	cmp	r3, #64	; 0x40
 800a794:	d004      	beq.n	800a7a0 <HAL_TIM_SlaveConfigSynchronization+0x74>
 800a796:	f241 0191 	movw	r1, #4241	; 0x1091
 800a79a:	4893      	ldr	r0, [pc, #588]	; (800a9e8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a79c:	f004 fc22 	bl	800efe4 <assert_failed>
  __HAL_LOCK(htim);
 800a7a0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800a7a4:	2b01      	cmp	r3, #1
 800a7a6:	d07a      	beq.n	800a89e <HAL_TIM_SlaveConfigSynchronization+0x172>
  htim->State = HAL_TIM_STATE_BUSY;
 800a7a8:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 800a7aa:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800a7ac:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a7b0:	e9d5 1000 	ldrd	r1, r0, [r5]
  tmpsmcr = htim->Instance->SMCR;
 800a7b4:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a7b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a7ba:	4302      	orrs	r2, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a7bc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a7c0:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a7c4:	430a      	orrs	r2, r1
  switch (sSlaveConfig->InputTrigger)
 800a7c6:	2830      	cmp	r0, #48	; 0x30
  __HAL_LOCK(htim);
 800a7c8:	f04f 0101 	mov.w	r1, #1
 800a7cc:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 800a7d0:	609a      	str	r2, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 800a7d2:	f000 8156 	beq.w	800aa82 <HAL_TIM_SlaveConfigSynchronization+0x356>
 800a7d6:	d94a      	bls.n	800a86e <HAL_TIM_SlaveConfigSynchronization+0x142>
 800a7d8:	2850      	cmp	r0, #80	; 0x50
 800a7da:	f000 8107 	beq.w	800a9ec <HAL_TIM_SlaveConfigSynchronization+0x2c0>
 800a7de:	d960      	bls.n	800a8a2 <HAL_TIM_SlaveConfigSynchronization+0x176>
 800a7e0:	2860      	cmp	r0, #96	; 0x60
 800a7e2:	f000 80ba 	beq.w	800a95a <HAL_TIM_SlaveConfigSynchronization+0x22e>
 800a7e6:	2870      	cmp	r0, #112	; 0x70
 800a7e8:	d149      	bne.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800a7ea:	4a7e      	ldr	r2, [pc, #504]	; (800a9e4 <HAL_TIM_SlaveConfigSynchronization+0x2b8>)
 800a7ec:	4293      	cmp	r3, r2
 800a7ee:	d017      	beq.n	800a820 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a7f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7f4:	d014      	beq.n	800a820 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a7f6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d010      	beq.n	800a820 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a7fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a802:	4293      	cmp	r3, r2
 800a804:	d00c      	beq.n	800a820 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a806:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d008      	beq.n	800a820 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a80e:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800a812:	4293      	cmp	r3, r2
 800a814:	d004      	beq.n	800a820 <HAL_TIM_SlaveConfigSynchronization+0xf4>
 800a816:	f241 31b7 	movw	r1, #5047	; 0x13b7
 800a81a:	4873      	ldr	r0, [pc, #460]	; (800a9e8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a81c:	f004 fbe2 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800a820:	68eb      	ldr	r3, [r5, #12]
 800a822:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800a826:	d004      	beq.n	800a832 <HAL_TIM_SlaveConfigSynchronization+0x106>
 800a828:	f241 31b8 	movw	r1, #5048	; 0x13b8
 800a82c:	486e      	ldr	r0, [pc, #440]	; (800a9e8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a82e:	f004 fbd9 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800a832:	68ab      	ldr	r3, [r5, #8]
 800a834:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a838:	d009      	beq.n	800a84e <HAL_TIM_SlaveConfigSynchronization+0x122>
 800a83a:	f033 0202 	bics.w	r2, r3, #2
 800a83e:	d006      	beq.n	800a84e <HAL_TIM_SlaveConfigSynchronization+0x122>
 800a840:	2b0a      	cmp	r3, #10
 800a842:	d004      	beq.n	800a84e <HAL_TIM_SlaveConfigSynchronization+0x122>
 800a844:	f241 31b9 	movw	r1, #5049	; 0x13b9
 800a848:	4867      	ldr	r0, [pc, #412]	; (800a9e8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a84a:	f004 fbcb 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800a84e:	6928      	ldr	r0, [r5, #16]
 800a850:	280f      	cmp	r0, #15
 800a852:	f200 819c 	bhi.w	800ab8e <HAL_TIM_SlaveConfigSynchronization+0x462>
      TIM_ETR_SetConfig(htim->Instance, 
 800a856:	6823      	ldr	r3, [r4, #0]
 800a858:	68ea      	ldr	r2, [r5, #12]
  tmpsmcr = TIMx->SMCR;
 800a85a:	6899      	ldr	r1, [r3, #8]
 800a85c:	68ad      	ldr	r5, [r5, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a85e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800a862:	432a      	orrs	r2, r5
 800a864:	430a      	orrs	r2, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a866:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800a86a:	609a      	str	r2, [r3, #8]
 800a86c:	e007      	b.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
  switch (sSlaveConfig->InputTrigger)
 800a86e:	2810      	cmp	r0, #16
 800a870:	d052      	beq.n	800a918 <HAL_TIM_SlaveConfigSynchronization+0x1ec>
 800a872:	2820      	cmp	r0, #32
 800a874:	f000 8155 	beq.w	800ab22 <HAL_TIM_SlaveConfigSynchronization+0x3f6>
 800a878:	2800      	cmp	r0, #0
 800a87a:	f000 812a 	beq.w	800aad2 <HAL_TIM_SlaveConfigSynchronization+0x3a6>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800a87e:	68da      	ldr	r2, [r3, #12]
 800a880:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a884:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a886:	68da      	ldr	r2, [r3, #12]
  __HAL_UNLOCK(htim);  
 800a888:	2100      	movs	r1, #0
  htim->State = HAL_TIM_STATE_READY;
 800a88a:	2501      	movs	r5, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a88c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a890:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 800a892:	4608      	mov	r0, r1
  htim->State = HAL_TIM_STATE_READY;
 800a894:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);  
 800a898:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
} 
 800a89c:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 800a89e:	2002      	movs	r0, #2
} 
 800a8a0:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 800a8a2:	2840      	cmp	r0, #64	; 0x40
 800a8a4:	d1eb      	bne.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800a8a6:	4a4f      	ldr	r2, [pc, #316]	; (800a9e4 <HAL_TIM_SlaveConfigSynchronization+0x2b8>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d023      	beq.n	800a8f4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a8ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8b0:	d020      	beq.n	800a8f4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a8b2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a8b6:	4293      	cmp	r3, r2
 800a8b8:	d01c      	beq.n	800a8f4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a8ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	d018      	beq.n	800a8f4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a8c2:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a8c6:	4293      	cmp	r3, r2
 800a8c8:	d014      	beq.n	800a8f4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a8ca:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d010      	beq.n	800a8f4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a8d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d00c      	beq.n	800a8f4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a8da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	d008      	beq.n	800a8f4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a8e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a8e6:	4293      	cmp	r3, r2
 800a8e8:	d004      	beq.n	800a8f4 <HAL_TIM_SlaveConfigSynchronization+0x1c8>
 800a8ea:	f241 31c6 	movw	r1, #5062	; 0x13c6
 800a8ee:	483e      	ldr	r0, [pc, #248]	; (800a9e8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a8f0:	f004 fb78 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800a8f4:	6928      	ldr	r0, [r5, #16]
 800a8f6:	280f      	cmp	r0, #15
 800a8f8:	f200 813b 	bhi.w	800ab72 <HAL_TIM_SlaveConfigSynchronization+0x446>
      tmpccer = htim->Instance->CCER;
 800a8fc:	6823      	ldr	r3, [r4, #0]
 800a8fe:	6a1d      	ldr	r5, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a900:	6a19      	ldr	r1, [r3, #32]
 800a902:	f021 0101 	bic.w	r1, r1, #1
 800a906:	6219      	str	r1, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;    
 800a908:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a90a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a90e:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800a912:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;                               
 800a914:	621d      	str	r5, [r3, #32]
 800a916:	e7b2      	b.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800a918:	4a32      	ldr	r2, [pc, #200]	; (800a9e4 <HAL_TIM_SlaveConfigSynchronization+0x2b8>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d0af      	beq.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800a91e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a922:	d0ac      	beq.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800a924:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a928:	4293      	cmp	r3, r2
 800a92a:	d0a8      	beq.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800a92c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a930:	4293      	cmp	r3, r2
 800a932:	d0a4      	beq.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800a934:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a938:	4293      	cmp	r3, r2
 800a93a:	d0a0      	beq.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800a93c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a940:	4293      	cmp	r3, r2
 800a942:	d09c      	beq.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800a944:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a948:	4293      	cmp	r3, r2
 800a94a:	d098      	beq.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800a94c:	f241 31ff 	movw	r1, #5119	; 0x13ff
 800a950:	4825      	ldr	r0, [pc, #148]	; (800a9e8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a952:	f004 fb47 	bl	800efe4 <assert_failed>
 800a956:	6823      	ldr	r3, [r4, #0]
 800a958:	e791      	b.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800a95a:	4a22      	ldr	r2, [pc, #136]	; (800a9e4 <HAL_TIM_SlaveConfigSynchronization+0x2b8>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d01b      	beq.n	800a998 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800a960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a964:	d018      	beq.n	800a998 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800a966:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a96a:	4293      	cmp	r3, r2
 800a96c:	d014      	beq.n	800a998 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800a96e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a972:	4293      	cmp	r3, r2
 800a974:	d010      	beq.n	800a998 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800a976:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d00c      	beq.n	800a998 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800a97e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800a982:	4293      	cmp	r3, r2
 800a984:	d008      	beq.n	800a998 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800a986:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d004      	beq.n	800a998 <HAL_TIM_SlaveConfigSynchronization+0x26c>
 800a98e:	f241 31ea 	movw	r1, #5098	; 0x13ea
 800a992:	4815      	ldr	r0, [pc, #84]	; (800a9e8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a994:	f004 fb26 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800a998:	68ab      	ldr	r3, [r5, #8]
 800a99a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a99e:	d009      	beq.n	800a9b4 <HAL_TIM_SlaveConfigSynchronization+0x288>
 800a9a0:	f033 0202 	bics.w	r2, r3, #2
 800a9a4:	d006      	beq.n	800a9b4 <HAL_TIM_SlaveConfigSynchronization+0x288>
 800a9a6:	2b0a      	cmp	r3, #10
 800a9a8:	d004      	beq.n	800a9b4 <HAL_TIM_SlaveConfigSynchronization+0x288>
 800a9aa:	f241 31eb 	movw	r1, #5099	; 0x13eb
 800a9ae:	480e      	ldr	r0, [pc, #56]	; (800a9e8 <HAL_TIM_SlaveConfigSynchronization+0x2bc>)
 800a9b0:	f004 fb18 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800a9b4:	692e      	ldr	r6, [r5, #16]
 800a9b6:	2e0f      	cmp	r6, #15
 800a9b8:	f200 80e2 	bhi.w	800ab80 <HAL_TIM_SlaveConfigSynchronization+0x454>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a9bc:	6823      	ldr	r3, [r4, #0]
 800a9be:	68ad      	ldr	r5, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a9c0:	6a18      	ldr	r0, [r3, #32]
 800a9c2:	f020 0010 	bic.w	r0, r0, #16
 800a9c6:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a9c8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800a9ca:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a9cc:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a9d0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a9d4:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800a9d8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800a9dc:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800a9de:	621a      	str	r2, [r3, #32]
 800a9e0:	e74d      	b.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800a9e2:	bf00      	nop
 800a9e4:	40012c00 	.word	0x40012c00
 800a9e8:	08015148 	.word	0x08015148
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800a9ec:	4a6f      	ldr	r2, [pc, #444]	; (800abac <HAL_TIM_SlaveConfigSynchronization+0x480>)
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	d023      	beq.n	800aa3a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800a9f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9f6:	d020      	beq.n	800aa3a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800a9f8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	d01c      	beq.n	800aa3a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aa00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d018      	beq.n	800aa3a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aa08:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d014      	beq.n	800aa3a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aa10:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800aa14:	4293      	cmp	r3, r2
 800aa16:	d010      	beq.n	800aa3a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aa18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	d00c      	beq.n	800aa3a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aa20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aa24:	4293      	cmp	r3, r2
 800aa26:	d008      	beq.n	800aa3a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aa28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	d004      	beq.n	800aa3a <HAL_TIM_SlaveConfigSynchronization+0x30e>
 800aa30:	f241 31dc 	movw	r1, #5084	; 0x13dc
 800aa34:	485e      	ldr	r0, [pc, #376]	; (800abb0 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800aa36:	f004 fad5 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800aa3a:	68ab      	ldr	r3, [r5, #8]
 800aa3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa40:	d009      	beq.n	800aa56 <HAL_TIM_SlaveConfigSynchronization+0x32a>
 800aa42:	f033 0202 	bics.w	r2, r3, #2
 800aa46:	d006      	beq.n	800aa56 <HAL_TIM_SlaveConfigSynchronization+0x32a>
 800aa48:	2b0a      	cmp	r3, #10
 800aa4a:	d004      	beq.n	800aa56 <HAL_TIM_SlaveConfigSynchronization+0x32a>
 800aa4c:	f241 31dd 	movw	r1, #5085	; 0x13dd
 800aa50:	4857      	ldr	r0, [pc, #348]	; (800abb0 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800aa52:	f004 fac7 	bl	800efe4 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800aa56:	692e      	ldr	r6, [r5, #16]
 800aa58:	2e0f      	cmp	r6, #15
 800aa5a:	f200 809f 	bhi.w	800ab9c <HAL_TIM_SlaveConfigSynchronization+0x470>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa5e:	6823      	ldr	r3, [r4, #0]
 800aa60:	68a9      	ldr	r1, [r5, #8]
  tmpccer = TIMx->CCER;
 800aa62:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aa64:	6a1d      	ldr	r5, [r3, #32]
 800aa66:	f025 0501 	bic.w	r5, r5, #1
 800aa6a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800aa6c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800aa6e:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800aa72:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 800aa76:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800aa78:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800aa7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aa7e:	6219      	str	r1, [r3, #32]
 800aa80:	e6fd      	b.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800aa82:	4a4a      	ldr	r2, [pc, #296]	; (800abac <HAL_TIM_SlaveConfigSynchronization+0x480>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	f43f aefa 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aa8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa8e:	f43f aef6 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aa92:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800aa96:	4293      	cmp	r3, r2
 800aa98:	f43f aef1 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aa9c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	f43f aeec 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aaa6:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	f43f aee7 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aab0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800aab4:	4293      	cmp	r3, r2
 800aab6:	f43f aee2 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aaba:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800aabe:	4293      	cmp	r3, r2
 800aac0:	f43f aedd 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aac4:	f241 410d 	movw	r1, #5133	; 0x140d
 800aac8:	4839      	ldr	r0, [pc, #228]	; (800abb0 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800aaca:	f004 fa8b 	bl	800efe4 <assert_failed>
 800aace:	6823      	ldr	r3, [r4, #0]
 800aad0:	e6d5      	b.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800aad2:	4a36      	ldr	r2, [pc, #216]	; (800abac <HAL_TIM_SlaveConfigSynchronization+0x480>)
 800aad4:	4293      	cmp	r3, r2
 800aad6:	f43f aed2 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aade:	f43f aece 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aae2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800aae6:	4293      	cmp	r3, r2
 800aae8:	f43f aec9 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aaec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aaf0:	4293      	cmp	r3, r2
 800aaf2:	f43f aec4 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800aaf6:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800aafa:	4293      	cmp	r3, r2
 800aafc:	f43f aebf 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab00:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800ab04:	4293      	cmp	r3, r2
 800ab06:	f43f aeba 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab0a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	f43f aeb5 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab14:	f241 31f8 	movw	r1, #5112	; 0x13f8
 800ab18:	4825      	ldr	r0, [pc, #148]	; (800abb0 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ab1a:	f004 fa63 	bl	800efe4 <assert_failed>
 800ab1e:	6823      	ldr	r3, [r4, #0]
 800ab20:	e6ad      	b.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800ab22:	4a22      	ldr	r2, [pc, #136]	; (800abac <HAL_TIM_SlaveConfigSynchronization+0x480>)
 800ab24:	4293      	cmp	r3, r2
 800ab26:	f43f aeaa 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab2e:	f43f aea6 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab32:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800ab36:	4293      	cmp	r3, r2
 800ab38:	f43f aea1 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab3c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ab40:	4293      	cmp	r3, r2
 800ab42:	f43f ae9c 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab46:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	f43f ae97 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab50:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800ab54:	4293      	cmp	r3, r2
 800ab56:	f43f ae92 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab5a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	f43f ae8d 	beq.w	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
 800ab64:	f241 4106 	movw	r1, #5126	; 0x1406
 800ab68:	4811      	ldr	r0, [pc, #68]	; (800abb0 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ab6a:	f004 fa3b 	bl	800efe4 <assert_failed>
 800ab6e:	6823      	ldr	r3, [r4, #0]
 800ab70:	e685      	b.n	800a87e <HAL_TIM_SlaveConfigSynchronization+0x152>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ab72:	480f      	ldr	r0, [pc, #60]	; (800abb0 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ab74:	f241 31c7 	movw	r1, #5063	; 0x13c7
 800ab78:	f004 fa34 	bl	800efe4 <assert_failed>
 800ab7c:	6928      	ldr	r0, [r5, #16]
 800ab7e:	e6bd      	b.n	800a8fc <HAL_TIM_SlaveConfigSynchronization+0x1d0>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ab80:	f241 31ec 	movw	r1, #5100	; 0x13ec
 800ab84:	480a      	ldr	r0, [pc, #40]	; (800abb0 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ab86:	f004 fa2d 	bl	800efe4 <assert_failed>
 800ab8a:	692e      	ldr	r6, [r5, #16]
 800ab8c:	e716      	b.n	800a9bc <HAL_TIM_SlaveConfigSynchronization+0x290>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ab8e:	4808      	ldr	r0, [pc, #32]	; (800abb0 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800ab90:	f241 31ba 	movw	r1, #5050	; 0x13ba
 800ab94:	f004 fa26 	bl	800efe4 <assert_failed>
 800ab98:	6928      	ldr	r0, [r5, #16]
 800ab9a:	e65c      	b.n	800a856 <HAL_TIM_SlaveConfigSynchronization+0x12a>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ab9c:	f241 31de 	movw	r1, #5086	; 0x13de
 800aba0:	4803      	ldr	r0, [pc, #12]	; (800abb0 <HAL_TIM_SlaveConfigSynchronization+0x484>)
 800aba2:	f004 fa1f 	bl	800efe4 <assert_failed>
 800aba6:	692e      	ldr	r6, [r5, #16]
 800aba8:	e759      	b.n	800aa5e <HAL_TIM_SlaveConfigSynchronization+0x332>
 800abaa:	bf00      	nop
 800abac:	40012c00 	.word	0x40012c00
 800abb0:	08015148 	.word	0x08015148

0800abb4 <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800abb4:	6a02      	ldr	r2, [r0, #32]
{
 800abb6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abba:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800abbc:	f022 0201 	bic.w	r2, r2, #1
  tmpccer |= OC_Config->OCPolarity;
 800abc0:	6888      	ldr	r0, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800abc2:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800abc4:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800abc6:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2; 
 800abc8:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 800abcc:	69a3      	ldr	r3, [r4, #24]
{
 800abce:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800abd0:	4943      	ldr	r1, [pc, #268]	; (800ace0 <TIM_OC1_SetConfig+0x12c>)
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800abd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 800abd6:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800abda:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800abde:	428c      	cmp	r4, r1
  tmpccer |= OC_Config->OCPolarity;
 800abe0:	ea45 0500 	orr.w	r5, r5, r0
  tmpccmrx |= OC_Config->OCMode;
 800abe4:	ea46 0603 	orr.w	r6, r6, r3
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800abe8:	d043      	beq.n	800ac72 <TIM_OC1_SetConfig+0xbe>
 800abea:	4b3e      	ldr	r3, [pc, #248]	; (800ace4 <TIM_OC1_SetConfig+0x130>)
 800abec:	429c      	cmp	r4, r3
 800abee:	d00f      	beq.n	800ac10 <TIM_OC1_SetConfig+0x5c>
 800abf0:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800abf4:	429c      	cmp	r4, r3
 800abf6:	d00b      	beq.n	800ac10 <TIM_OC1_SetConfig+0x5c>
 800abf8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800abfc:	429c      	cmp	r4, r3
 800abfe:	d007      	beq.n	800ac10 <TIM_OC1_SetConfig+0x5c>
 800ac00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac04:	429c      	cmp	r4, r3
 800ac06:	d003      	beq.n	800ac10 <TIM_OC1_SetConfig+0x5c>
 800ac08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac0c:	429c      	cmp	r4, r3
 800ac0e:	d128      	bne.n	800ac62 <TIM_OC1_SetConfig+0xae>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	f025 0908 	bic.w	r9, r5, #8
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d152      	bne.n	800acc0 <TIM_OC1_SetConfig+0x10c>
    tmpccer &= ~TIM_CCER_CC1NE;
 800ac1a:	f025 050c 	bic.w	r5, r5, #12
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ac1e:	4b31      	ldr	r3, [pc, #196]	; (800ace4 <TIM_OC1_SetConfig+0x130>)
 800ac20:	429c      	cmp	r4, r3
 800ac22:	d00f      	beq.n	800ac44 <TIM_OC1_SetConfig+0x90>
 800ac24:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800ac28:	429c      	cmp	r4, r3
 800ac2a:	d00b      	beq.n	800ac44 <TIM_OC1_SetConfig+0x90>
 800ac2c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac30:	429c      	cmp	r4, r3
 800ac32:	d007      	beq.n	800ac44 <TIM_OC1_SetConfig+0x90>
 800ac34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac38:	429c      	cmp	r4, r3
 800ac3a:	d003      	beq.n	800ac44 <TIM_OC1_SetConfig+0x90>
 800ac3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac40:	429c      	cmp	r4, r3
 800ac42:	d10e      	bne.n	800ac62 <TIM_OC1_SetConfig+0xae>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ac44:	69bb      	ldr	r3, [r7, #24]
 800ac46:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800ac4a:	d129      	bne.n	800aca0 <TIM_OC1_SetConfig+0xec>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ac4c:	697b      	ldr	r3, [r7, #20]
 800ac4e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ac52:	d12e      	bne.n	800acb2 <TIM_OC1_SetConfig+0xfe>
 800ac54:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ac56:	f428 7840 	bic.w	r8, r8, #768	; 0x300
 800ac5a:	ea48 0802 	orr.w	r8, r8, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 800ac5e:	ea43 0808 	orr.w	r8, r3, r8
  TIMx->CCR1 = OC_Config->Pulse;
 800ac62:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800ac64:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800ac68:	61a6      	str	r6, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800ac6a:	6363      	str	r3, [r4, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 800ac6c:	6225      	str	r5, [r4, #32]
} 
 800ac6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	f025 0908 	bic.w	r9, r5, #8
 800ac78:	b373      	cbz	r3, 800acd8 <TIM_OC1_SetConfig+0x124>
 800ac7a:	2b08      	cmp	r3, #8
 800ac7c:	d027      	beq.n	800acce <TIM_OC1_SetConfig+0x11a>
 800ac7e:	f241 219b 	movw	r1, #4763	; 0x129b
 800ac82:	4819      	ldr	r0, [pc, #100]	; (800ace8 <TIM_OC1_SetConfig+0x134>)
 800ac84:	f004 f9ae 	bl	800efe4 <assert_failed>
    tmpccer |= OC_Config->OCNPolarity;
 800ac88:	68fd      	ldr	r5, [r7, #12]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ac8a:	4b15      	ldr	r3, [pc, #84]	; (800ace0 <TIM_OC1_SetConfig+0x12c>)
    tmpccer |= OC_Config->OCNPolarity;
 800ac8c:	ea49 0505 	orr.w	r5, r9, r5
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ac90:	429c      	cmp	r4, r3
    tmpccer &= ~TIM_CCER_CC1NE;
 800ac92:	f025 0504 	bic.w	r5, r5, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ac96:	d1c2      	bne.n	800ac1e <TIM_OC1_SetConfig+0x6a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ac98:	69bb      	ldr	r3, [r7, #24]
 800ac9a:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800ac9e:	d0d5      	beq.n	800ac4c <TIM_OC1_SetConfig+0x98>
 800aca0:	f241 21a8 	movw	r1, #4776	; 0x12a8
 800aca4:	4810      	ldr	r0, [pc, #64]	; (800ace8 <TIM_OC1_SetConfig+0x134>)
 800aca6:	f004 f99d 	bl	800efe4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800acaa:	697b      	ldr	r3, [r7, #20]
 800acac:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800acb0:	d0d0      	beq.n	800ac54 <TIM_OC1_SetConfig+0xa0>
 800acb2:	f241 21a9 	movw	r1, #4777	; 0x12a9
 800acb6:	480c      	ldr	r0, [pc, #48]	; (800ace8 <TIM_OC1_SetConfig+0x134>)
 800acb8:	f004 f994 	bl	800efe4 <assert_failed>
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	e7c9      	b.n	800ac54 <TIM_OC1_SetConfig+0xa0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800acc0:	2b08      	cmp	r3, #8
 800acc2:	d1dc      	bne.n	800ac7e <TIM_OC1_SetConfig+0xca>
 800acc4:	f025 050c 	bic.w	r5, r5, #12
    tmpccer &= ~TIM_CCER_CC1NE;
 800acc8:	f045 0508 	orr.w	r5, r5, #8
 800accc:	e7a7      	b.n	800ac1e <TIM_OC1_SetConfig+0x6a>
 800acce:	f025 050c 	bic.w	r5, r5, #12
 800acd2:	f045 0508 	orr.w	r5, r5, #8
 800acd6:	e7b5      	b.n	800ac44 <TIM_OC1_SetConfig+0x90>
 800acd8:	f025 050c 	bic.w	r5, r5, #12
 800acdc:	e7b2      	b.n	800ac44 <TIM_OC1_SetConfig+0x90>
 800acde:	bf00      	nop
 800ace0:	40012c00 	.word	0x40012c00
 800ace4:	40013400 	.word	0x40013400
 800ace8:	08015148 	.word	0x08015148

0800acec <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800acec:	6a02      	ldr	r2, [r0, #32]
{
 800acee:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acf2:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800acf4:	f022 0210 	bic.w	r2, r2, #16
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800acf8:	6888      	ldr	r0, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800acfa:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800acfc:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800acfe:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2; 
 800ad00:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 800ad04:	69a3      	ldr	r3, [r4, #24]
{
 800ad06:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ad08:	493d      	ldr	r1, [pc, #244]	; (800ae00 <TIM_OC2_SetConfig+0x114>)
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ad0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 800ad0e:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ad12:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ad16:	428c      	cmp	r4, r1
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ad18:	ea45 1500 	orr.w	r5, r5, r0, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad1c:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ad20:	d037      	beq.n	800ad92 <TIM_OC2_SetConfig+0xa6>
 800ad22:	4b38      	ldr	r3, [pc, #224]	; (800ae04 <TIM_OC2_SetConfig+0x118>)
 800ad24:	429c      	cmp	r4, r3
 800ad26:	d013      	beq.n	800ad50 <TIM_OC2_SetConfig+0x64>
 800ad28:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800ad2c:	429c      	cmp	r4, r3
 800ad2e:	d00f      	beq.n	800ad50 <TIM_OC2_SetConfig+0x64>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ad30:	4b35      	ldr	r3, [pc, #212]	; (800ae08 <TIM_OC2_SetConfig+0x11c>)
 800ad32:	429c      	cmp	r4, r3
 800ad34:	d016      	beq.n	800ad64 <TIM_OC2_SetConfig+0x78>
 800ad36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad3a:	429c      	cmp	r4, r3
 800ad3c:	d012      	beq.n	800ad64 <TIM_OC2_SetConfig+0x78>
 800ad3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad42:	429c      	cmp	r4, r3
 800ad44:	d00e      	beq.n	800ad64 <TIM_OC2_SetConfig+0x78>
 800ad46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad4a:	429c      	cmp	r4, r3
 800ad4c:	d119      	bne.n	800ad82 <TIM_OC2_SetConfig+0x96>
 800ad4e:	e009      	b.n	800ad64 <TIM_OC2_SetConfig+0x78>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	f025 0980 	bic.w	r9, r5, #128	; 0x80
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d147      	bne.n	800adea <TIM_OC2_SetConfig+0xfe>
    tmpccer &= ~TIM_CCER_CC2NE;
 800ad5a:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ad5e:	4b29      	ldr	r3, [pc, #164]	; (800ae04 <TIM_OC2_SetConfig+0x118>)
 800ad60:	429c      	cmp	r4, r3
 800ad62:	d1e5      	bne.n	800ad30 <TIM_OC2_SetConfig+0x44>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ad64:	69bb      	ldr	r3, [r7, #24]
 800ad66:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800ad6a:	d120      	bne.n	800adae <TIM_OC2_SetConfig+0xc2>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ad72:	d125      	bne.n	800adc0 <TIM_OC2_SetConfig+0xd4>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ad74:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ad76:	f428 6840 	bic.w	r8, r8, #3072	; 0xc00
 800ad7a:	ea48 0882 	orr.w	r8, r8, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ad7e:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 800ad82:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800ad84:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800ad88:	61a6      	str	r6, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800ad8a:	63a3      	str	r3, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;  
 800ad8c:	6225      	str	r5, [r4, #32]
}
 800ad8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	f025 0980 	bic.w	r9, r5, #128	; 0x80
 800ad98:	b373      	cbz	r3, 800adf8 <TIM_OC2_SetConfig+0x10c>
 800ad9a:	2b08      	cmp	r3, #8
 800ad9c:	d117      	bne.n	800adce <TIM_OC2_SetConfig+0xe2>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ad9e:	69bb      	ldr	r3, [r7, #24]
 800ada0:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 800ada4:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 800ada8:	f045 0580 	orr.w	r5, r5, #128	; 0x80
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800adac:	d0de      	beq.n	800ad6c <TIM_OC2_SetConfig+0x80>
 800adae:	f241 21f3 	movw	r1, #4851	; 0x12f3
 800adb2:	4816      	ldr	r0, [pc, #88]	; (800ae0c <TIM_OC2_SetConfig+0x120>)
 800adb4:	f004 f916 	bl	800efe4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800adbe:	d0d9      	beq.n	800ad74 <TIM_OC2_SetConfig+0x88>
 800adc0:	f241 21f4 	movw	r1, #4852	; 0x12f4
 800adc4:	4811      	ldr	r0, [pc, #68]	; (800ae0c <TIM_OC2_SetConfig+0x120>)
 800adc6:	f004 f90d 	bl	800efe4 <assert_failed>
 800adca:	697b      	ldr	r3, [r7, #20]
 800adcc:	e7d2      	b.n	800ad74 <TIM_OC2_SetConfig+0x88>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800adce:	f241 21e5 	movw	r1, #4837	; 0x12e5
 800add2:	480e      	ldr	r0, [pc, #56]	; (800ae0c <TIM_OC2_SetConfig+0x120>)
 800add4:	f004 f906 	bl	800efe4 <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800add8:	68fd      	ldr	r5, [r7, #12]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800adda:	4b09      	ldr	r3, [pc, #36]	; (800ae00 <TIM_OC2_SetConfig+0x114>)
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800addc:	ea49 1505 	orr.w	r5, r9, r5, lsl #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ade0:	429c      	cmp	r4, r3
    tmpccer &= ~TIM_CCER_CC2NE;
 800ade2:	f025 0540 	bic.w	r5, r5, #64	; 0x40
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ade6:	d0bd      	beq.n	800ad64 <TIM_OC2_SetConfig+0x78>
 800ade8:	e7b9      	b.n	800ad5e <TIM_OC2_SetConfig+0x72>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800adea:	2b08      	cmp	r3, #8
 800adec:	d1ef      	bne.n	800adce <TIM_OC2_SetConfig+0xe2>
 800adee:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
    tmpccer &= ~TIM_CCER_CC2NE;
 800adf2:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800adf6:	e7b2      	b.n	800ad5e <TIM_OC2_SetConfig+0x72>
 800adf8:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 800adfc:	e7b2      	b.n	800ad64 <TIM_OC2_SetConfig+0x78>
 800adfe:	bf00      	nop
 800ae00:	40012c00 	.word	0x40012c00
 800ae04:	40013400 	.word	0x40013400
 800ae08:	40014000 	.word	0x40014000
 800ae0c:	08015148 	.word	0x08015148

0800ae10 <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ae10:	6a02      	ldr	r2, [r0, #32]
{
 800ae12:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae16:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ae18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ae1c:	6888      	ldr	r0, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800ae1e:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ae20:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800ae22:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2; 
 800ae24:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 800ae28:	69e3      	ldr	r3, [r4, #28]
{
 800ae2a:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ae2c:	493d      	ldr	r1, [pc, #244]	; (800af24 <TIM_OC3_SetConfig+0x114>)
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800ae2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 800ae32:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800ae36:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ae3a:	428c      	cmp	r4, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ae3c:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 800ae40:	ea46 0603 	orr.w	r6, r6, r3
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ae44:	d037      	beq.n	800aeb6 <TIM_OC3_SetConfig+0xa6>
 800ae46:	4b38      	ldr	r3, [pc, #224]	; (800af28 <TIM_OC3_SetConfig+0x118>)
 800ae48:	429c      	cmp	r4, r3
 800ae4a:	d013      	beq.n	800ae74 <TIM_OC3_SetConfig+0x64>
 800ae4c:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800ae50:	429c      	cmp	r4, r3
 800ae52:	d00f      	beq.n	800ae74 <TIM_OC3_SetConfig+0x64>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ae54:	4b35      	ldr	r3, [pc, #212]	; (800af2c <TIM_OC3_SetConfig+0x11c>)
 800ae56:	429c      	cmp	r4, r3
 800ae58:	d016      	beq.n	800ae88 <TIM_OC3_SetConfig+0x78>
 800ae5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae5e:	429c      	cmp	r4, r3
 800ae60:	d012      	beq.n	800ae88 <TIM_OC3_SetConfig+0x78>
 800ae62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae66:	429c      	cmp	r4, r3
 800ae68:	d00e      	beq.n	800ae88 <TIM_OC3_SetConfig+0x78>
 800ae6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae6e:	429c      	cmp	r4, r3
 800ae70:	d119      	bne.n	800aea6 <TIM_OC3_SetConfig+0x96>
 800ae72:	e009      	b.n	800ae88 <TIM_OC3_SetConfig+0x78>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	f425 6900 	bic.w	r9, r5, #2048	; 0x800
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d147      	bne.n	800af0e <TIM_OC3_SetConfig+0xfe>
    tmpccer &= ~TIM_CCER_CC3NE;
 800ae7e:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800ae82:	4b29      	ldr	r3, [pc, #164]	; (800af28 <TIM_OC3_SetConfig+0x118>)
 800ae84:	429c      	cmp	r4, r3
 800ae86:	d1e5      	bne.n	800ae54 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ae88:	69bb      	ldr	r3, [r7, #24]
 800ae8a:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800ae8e:	d120      	bne.n	800aed2 <TIM_OC3_SetConfig+0xc2>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ae96:	d125      	bne.n	800aee4 <TIM_OC3_SetConfig+0xd4>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ae98:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ae9a:	f428 5840 	bic.w	r8, r8, #12288	; 0x3000
 800ae9e:	ea48 1802 	orr.w	r8, r8, r2, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800aea2:	ea48 1803 	orr.w	r8, r8, r3, lsl #4
  TIMx->CCR3 = OC_Config->Pulse;
 800aea6:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800aea8:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800aeac:	61e6      	str	r6, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800aeae:	63e3      	str	r3, [r4, #60]	; 0x3c
  TIMx->CCER = tmpccer;  
 800aeb0:	6225      	str	r5, [r4, #32]
}
 800aeb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	f425 6900 	bic.w	r9, r5, #2048	; 0x800
 800aebc:	b373      	cbz	r3, 800af1c <TIM_OC3_SetConfig+0x10c>
 800aebe:	2b08      	cmp	r3, #8
 800aec0:	d117      	bne.n	800aef2 <TIM_OC3_SetConfig+0xe2>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800aec2:	69bb      	ldr	r3, [r7, #24]
 800aec4:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
 800aec8:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 800aecc:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800aed0:	d0de      	beq.n	800ae90 <TIM_OC3_SetConfig+0x80>
 800aed2:	f241 3141 	movw	r1, #4929	; 0x1341
 800aed6:	4816      	ldr	r0, [pc, #88]	; (800af30 <TIM_OC3_SetConfig+0x120>)
 800aed8:	f004 f884 	bl	800efe4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800aedc:	697b      	ldr	r3, [r7, #20]
 800aede:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800aee2:	d0d9      	beq.n	800ae98 <TIM_OC3_SetConfig+0x88>
 800aee4:	f241 3142 	movw	r1, #4930	; 0x1342
 800aee8:	4811      	ldr	r0, [pc, #68]	; (800af30 <TIM_OC3_SetConfig+0x120>)
 800aeea:	f004 f87b 	bl	800efe4 <assert_failed>
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	e7d2      	b.n	800ae98 <TIM_OC3_SetConfig+0x88>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800aef2:	f241 3134 	movw	r1, #4916	; 0x1334
 800aef6:	480e      	ldr	r0, [pc, #56]	; (800af30 <TIM_OC3_SetConfig+0x120>)
 800aef8:	f004 f874 	bl	800efe4 <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800aefc:	68fd      	ldr	r5, [r7, #12]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800aefe:	4b09      	ldr	r3, [pc, #36]	; (800af24 <TIM_OC3_SetConfig+0x114>)
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800af00:	ea49 2505 	orr.w	r5, r9, r5, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800af04:	429c      	cmp	r4, r3
    tmpccer &= ~TIM_CCER_CC3NE;
 800af06:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800af0a:	d0bd      	beq.n	800ae88 <TIM_OC3_SetConfig+0x78>
 800af0c:	e7b9      	b.n	800ae82 <TIM_OC3_SetConfig+0x72>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800af0e:	2b08      	cmp	r3, #8
 800af10:	d1ef      	bne.n	800aef2 <TIM_OC3_SetConfig+0xe2>
 800af12:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpccer &= ~TIM_CCER_CC3NE;
 800af16:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
 800af1a:	e7b2      	b.n	800ae82 <TIM_OC3_SetConfig+0x72>
 800af1c:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
 800af20:	e7b2      	b.n	800ae88 <TIM_OC3_SetConfig+0x78>
 800af22:	bf00      	nop
 800af24:	40012c00 	.word	0x40012c00
 800af28:	40013400 	.word	0x40013400
 800af2c:	40014000 	.word	0x40014000
 800af30:	08015148 	.word	0x08015148

0800af34 <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800af34:	6a02      	ldr	r2, [r0, #32]
{
 800af36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af3a:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800af3c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800af40:	6888      	ldr	r0, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af42:	680d      	ldr	r5, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800af44:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800af46:	6a26      	ldr	r6, [r4, #32]
  tmpcr2 =  TIMx->CR2; 
 800af48:	6867      	ldr	r7, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 800af4a:	69e3      	ldr	r3, [r4, #28]
{
 800af4c:	4688      	mov	r8, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800af4e:	491c      	ldr	r1, [pc, #112]	; (800afc0 <TIM_OC4_SetConfig+0x8c>)
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800af50:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 800af54:	f426 5600 	bic.w	r6, r6, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800af58:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800af5c:	428c      	cmp	r4, r1
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800af5e:	ea46 3600 	orr.w	r6, r6, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af62:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800af66:	d012      	beq.n	800af8e <TIM_OC4_SetConfig+0x5a>
 800af68:	4b16      	ldr	r3, [pc, #88]	; (800afc4 <TIM_OC4_SetConfig+0x90>)
 800af6a:	429c      	cmp	r4, r3
 800af6c:	d00f      	beq.n	800af8e <TIM_OC4_SetConfig+0x5a>
 800af6e:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800af72:	429c      	cmp	r4, r3
 800af74:	d00b      	beq.n	800af8e <TIM_OC4_SetConfig+0x5a>
 800af76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af7a:	429c      	cmp	r4, r3
 800af7c:	d007      	beq.n	800af8e <TIM_OC4_SetConfig+0x5a>
 800af7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af82:	429c      	cmp	r4, r3
 800af84:	d003      	beq.n	800af8e <TIM_OC4_SetConfig+0x5a>
 800af86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af8a:	429c      	cmp	r4, r3
 800af8c:	d108      	bne.n	800afa0 <TIM_OC4_SetConfig+0x6c>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800af8e:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800af92:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800af96:	d10b      	bne.n	800afb0 <TIM_OC4_SetConfig+0x7c>
    tmpcr2 &= ~TIM_CR2_OIS4;
 800af98:	f427 4780 	bic.w	r7, r7, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800af9c:	ea47 1783 	orr.w	r7, r7, r3, lsl #6
  TIMx->CCR4 = OC_Config->Pulse;
 800afa0:	f8d8 3004 	ldr.w	r3, [r8, #4]
  TIMx->CR2 = tmpcr2;
 800afa4:	6067      	str	r7, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800afa6:	61e5      	str	r5, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800afa8:	6423      	str	r3, [r4, #64]	; 0x40
  TIMx->CCER = tmpccer;  
 800afaa:	6226      	str	r6, [r4, #32]
}
 800afac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800afb0:	f241 3182 	movw	r1, #4994	; 0x1382
 800afb4:	4804      	ldr	r0, [pc, #16]	; (800afc8 <TIM_OC4_SetConfig+0x94>)
 800afb6:	f004 f815 	bl	800efe4 <assert_failed>
 800afba:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800afbe:	e7eb      	b.n	800af98 <TIM_OC4_SetConfig+0x64>
 800afc0:	40012c00 	.word	0x40012c00
 800afc4:	40013400 	.word	0x40013400
 800afc8:	08015148 	.word	0x08015148

0800afcc <TIM_CCxChannelCmd>:
{
 800afcc:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 800afce:	4b24      	ldr	r3, [pc, #144]	; (800b060 <TIM_CCxChannelCmd+0x94>)
 800afd0:	4298      	cmp	r0, r3
{
 800afd2:	b083      	sub	sp, #12
 800afd4:	4604      	mov	r4, r0
 800afd6:	460d      	mov	r5, r1
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
 800afd8:	d025      	beq.n	800b026 <TIM_CCxChannelCmd+0x5a>
 800afda:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800afde:	d022      	beq.n	800b026 <TIM_CCxChannelCmd+0x5a>
 800afe0:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800afe4:	4298      	cmp	r0, r3
 800afe6:	d01e      	beq.n	800b026 <TIM_CCxChannelCmd+0x5a>
 800afe8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800afec:	4298      	cmp	r0, r3
 800afee:	d01a      	beq.n	800b026 <TIM_CCxChannelCmd+0x5a>
 800aff0:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800aff4:	4298      	cmp	r0, r3
 800aff6:	d016      	beq.n	800b026 <TIM_CCxChannelCmd+0x5a>
 800aff8:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800affc:	4298      	cmp	r0, r3
 800affe:	d012      	beq.n	800b026 <TIM_CCxChannelCmd+0x5a>
 800b000:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b004:	4298      	cmp	r0, r3
 800b006:	d00e      	beq.n	800b026 <TIM_CCxChannelCmd+0x5a>
 800b008:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b00c:	4298      	cmp	r0, r3
 800b00e:	d00a      	beq.n	800b026 <TIM_CCxChannelCmd+0x5a>
 800b010:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b014:	4298      	cmp	r0, r3
 800b016:	d006      	beq.n	800b026 <TIM_CCxChannelCmd+0x5a>
 800b018:	f241 5173 	movw	r1, #5491	; 0x1573
 800b01c:	4811      	ldr	r0, [pc, #68]	; (800b064 <TIM_CCxChannelCmd+0x98>)
 800b01e:	9201      	str	r2, [sp, #4]
 800b020:	f003 ffe0 	bl	800efe4 <assert_failed>
 800b024:	9a01      	ldr	r2, [sp, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
 800b026:	2d14      	cmp	r5, #20
 800b028:	d90d      	bls.n	800b046 <TIM_CCxChannelCmd+0x7a>
 800b02a:	2d3c      	cmp	r5, #60	; 0x3c
 800b02c:	d10f      	bne.n	800b04e <TIM_CCxChannelCmd+0x82>
  TIMx->CCER &= ~tmp;
 800b02e:	6a23      	ldr	r3, [r4, #32]
  tmp = TIM_CCER_CC1E << Channel;
 800b030:	2101      	movs	r1, #1
 800b032:	40a9      	lsls	r1, r5
  TIMx->CCER &= ~tmp;
 800b034:	ea23 0301 	bic.w	r3, r3, r1
 800b038:	6223      	str	r3, [r4, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800b03a:	6a23      	ldr	r3, [r4, #32]
 800b03c:	40aa      	lsls	r2, r5
 800b03e:	431a      	orrs	r2, r3
 800b040:	6222      	str	r2, [r4, #32]
}
 800b042:	b003      	add	sp, #12
 800b044:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800b046:	4b08      	ldr	r3, [pc, #32]	; (800b068 <TIM_CCxChannelCmd+0x9c>)
 800b048:	40eb      	lsrs	r3, r5
 800b04a:	07db      	lsls	r3, r3, #31
 800b04c:	d4ef      	bmi.n	800b02e <TIM_CCxChannelCmd+0x62>
 800b04e:	f241 5174 	movw	r1, #5492	; 0x1574
 800b052:	4804      	ldr	r0, [pc, #16]	; (800b064 <TIM_CCxChannelCmd+0x98>)
 800b054:	9201      	str	r2, [sp, #4]
 800b056:	f003 ffc5 	bl	800efe4 <assert_failed>
 800b05a:	9a01      	ldr	r2, [sp, #4]
 800b05c:	e7e7      	b.n	800b02e <TIM_CCxChannelCmd+0x62>
 800b05e:	bf00      	nop
 800b060:	40012c00 	.word	0x40012c00
 800b064:	08015148 	.word	0x08015148
 800b068:	00111111 	.word	0x00111111

0800b06c <HAL_TIM_OC_ConfigChannel>:
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef* sConfig,
                                           uint32_t Channel)
{  
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b06c:	2a14      	cmp	r2, #20
{  
 800b06e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b072:	4615      	mov	r5, r2
 800b074:	4604      	mov	r4, r0
 800b076:	460e      	mov	r6, r1
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b078:	d966      	bls.n	800b148 <HAL_TIM_OC_ConfigChannel+0xdc>
 800b07a:	2a3c      	cmp	r2, #60	; 0x3c
 800b07c:	d168      	bne.n	800b150 <HAL_TIM_OC_ConfigChannel+0xe4>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800b07e:	6833      	ldr	r3, [r6, #0]
 800b080:	f023 0210 	bic.w	r2, r3, #16
 800b084:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 800b088:	d009      	beq.n	800b09e <HAL_TIM_OC_ConfigChannel+0x32>
 800b08a:	2a40      	cmp	r2, #64	; 0x40
 800b08c:	d007      	beq.n	800b09e <HAL_TIM_OC_ConfigChannel+0x32>
 800b08e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800b092:	d004      	beq.n	800b09e <HAL_TIM_OC_ConfigChannel+0x32>
 800b094:	f240 6123 	movw	r1, #1571	; 0x623
 800b098:	48a0      	ldr	r0, [pc, #640]	; (800b31c <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b09a:	f003 ffa3 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800b09e:	68b3      	ldr	r3, [r6, #8]
 800b0a0:	f033 0302 	bics.w	r3, r3, #2
 800b0a4:	d004      	beq.n	800b0b0 <HAL_TIM_OC_ConfigChannel+0x44>
 800b0a6:	f240 6124 	movw	r1, #1572	; 0x624
 800b0aa:	489c      	ldr	r0, [pc, #624]	; (800b31c <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b0ac:	f003 ff9a 	bl	800efe4 <assert_failed>
  
  /* Check input state */
  __HAL_LOCK(htim); 
 800b0b0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800b0b4:	2b01      	cmp	r3, #1
 800b0b6:	f000 812d 	beq.w	800b314 <HAL_TIM_OC_ConfigChannel+0x2a8>
 800b0ba:	2201      	movs	r2, #1
  
  htim->State = HAL_TIM_STATE_BUSY;
 800b0bc:	2302      	movs	r3, #2
  __HAL_LOCK(htim); 
 800b0be:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800b0c2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  
  switch (Channel)
 800b0c6:	2d14      	cmp	r5, #20
 800b0c8:	d836      	bhi.n	800b138 <HAL_TIM_OC_ConfigChannel+0xcc>
 800b0ca:	e8df f005 	tbb	[pc, r5]
 800b0ce:	3547      	.short	0x3547
 800b0d0:	35743535 	.word	0x35743535
 800b0d4:	35993535 	.word	0x35993535
 800b0d8:	35ba3535 	.word	0x35ba3535
 800b0dc:	350b3535 	.word	0x350b3535
 800b0e0:	3535      	.short	0x3535
 800b0e2:	db          	.byte	0xdb
 800b0e3:	00          	.byte	0x00
    break;
    
    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
 800b0e4:	6823      	ldr	r3, [r4, #0]
 800b0e6:	4f8e      	ldr	r7, [pc, #568]	; (800b320 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b0e8:	42bb      	cmp	r3, r7
 800b0ea:	d008      	beq.n	800b0fe <HAL_TIM_OC_ConfigChannel+0x92>
 800b0ec:	f8df 8238 	ldr.w	r8, [pc, #568]	; 800b328 <HAL_TIM_OC_ConfigChannel+0x2bc>
 800b0f0:	4543      	cmp	r3, r8
 800b0f2:	d004      	beq.n	800b0fe <HAL_TIM_OC_ConfigChannel+0x92>
 800b0f4:	f8df 9238 	ldr.w	r9, [pc, #568]	; 800b330 <HAL_TIM_OC_ConfigChannel+0x2c4>
 800b0f8:	454b      	cmp	r3, r9
 800b0fa:	f040 811b 	bne.w	800b334 <HAL_TIM_OC_ConfigChannel+0x2c8>
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b0fe:	6a1a      	ldr	r2, [r3, #32]
 800b100:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b104:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b106:	6a1f      	ldr	r7, [r3, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800b108:	685d      	ldr	r5, [r3, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b10a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b10c:	68b0      	ldr	r0, [r6, #8]
  tmpccmrx |= OC_Config->OCMode;
 800b10e:	6831      	ldr	r1, [r6, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b110:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800b114:	f427 3c00 	bic.w	ip, r7, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b118:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b11c:	ea4c 4c00 	orr.w	ip, ip, r0, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800b120:	430a      	orrs	r2, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b122:	6970      	ldr	r0, [r6, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b124:	f425 3180 	bic.w	r1, r5, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b128:	ea41 2500 	orr.w	r5, r1, r0, lsl #8
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b12c:	6871      	ldr	r1, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800b12e:	605d      	str	r5, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b130:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800b132:	6599      	str	r1, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800b134:	f8c3 c020 	str.w	ip, [r3, #32]
  htim->State = HAL_TIM_STATE_READY;
 800b138:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 800b13a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800b13c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 800b140:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800b144:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b148:	4b76      	ldr	r3, [pc, #472]	; (800b324 <HAL_TIM_OC_ConfigChannel+0x2b8>)
 800b14a:	40d3      	lsrs	r3, r2
 800b14c:	07db      	lsls	r3, r3, #31
 800b14e:	d496      	bmi.n	800b07e <HAL_TIM_OC_ConfigChannel+0x12>
 800b150:	f240 6122 	movw	r1, #1570	; 0x622
 800b154:	4871      	ldr	r0, [pc, #452]	; (800b31c <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b156:	f003 ff45 	bl	800efe4 <assert_failed>
 800b15a:	e790      	b.n	800b07e <HAL_TIM_OC_ConfigChannel+0x12>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
 800b15c:	6820      	ldr	r0, [r4, #0]
 800b15e:	4b70      	ldr	r3, [pc, #448]	; (800b320 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b160:	4298      	cmp	r0, r3
 800b162:	d024      	beq.n	800b1ae <HAL_TIM_OC_ConfigChannel+0x142>
 800b164:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b168:	d021      	beq.n	800b1ae <HAL_TIM_OC_ConfigChannel+0x142>
 800b16a:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b16e:	4298      	cmp	r0, r3
 800b170:	d01d      	beq.n	800b1ae <HAL_TIM_OC_ConfigChannel+0x142>
 800b172:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b176:	4298      	cmp	r0, r3
 800b178:	d019      	beq.n	800b1ae <HAL_TIM_OC_ConfigChannel+0x142>
 800b17a:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b17e:	4298      	cmp	r0, r3
 800b180:	d015      	beq.n	800b1ae <HAL_TIM_OC_ConfigChannel+0x142>
 800b182:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800b186:	4298      	cmp	r0, r3
 800b188:	d011      	beq.n	800b1ae <HAL_TIM_OC_ConfigChannel+0x142>
 800b18a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b18e:	4298      	cmp	r0, r3
 800b190:	d00d      	beq.n	800b1ae <HAL_TIM_OC_ConfigChannel+0x142>
 800b192:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b196:	4298      	cmp	r0, r3
 800b198:	d009      	beq.n	800b1ae <HAL_TIM_OC_ConfigChannel+0x142>
 800b19a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b19e:	4298      	cmp	r0, r3
 800b1a0:	d005      	beq.n	800b1ae <HAL_TIM_OC_ConfigChannel+0x142>
 800b1a2:	485e      	ldr	r0, [pc, #376]	; (800b31c <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b1a4:	f44f 61c6 	mov.w	r1, #1584	; 0x630
 800b1a8:	f003 ff1c 	bl	800efe4 <assert_failed>
 800b1ac:	6820      	ldr	r0, [r4, #0]
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b1ae:	4631      	mov	r1, r6
 800b1b0:	f7ff fd00 	bl	800abb4 <TIM_OC1_SetConfig>
    break;
 800b1b4:	e7c0      	b.n	800b138 <HAL_TIM_OC_ConfigChannel+0xcc>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
 800b1b6:	6820      	ldr	r0, [r4, #0]
 800b1b8:	4b59      	ldr	r3, [pc, #356]	; (800b320 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b1ba:	4298      	cmp	r0, r3
 800b1bc:	d01c      	beq.n	800b1f8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b1be:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b1c2:	d019      	beq.n	800b1f8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b1c4:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b1c8:	4298      	cmp	r0, r3
 800b1ca:	d015      	beq.n	800b1f8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b1cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b1d0:	4298      	cmp	r0, r3
 800b1d2:	d011      	beq.n	800b1f8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b1d4:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b1d8:	4298      	cmp	r0, r3
 800b1da:	d00d      	beq.n	800b1f8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b1dc:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800b1e0:	4298      	cmp	r0, r3
 800b1e2:	d009      	beq.n	800b1f8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b1e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1e8:	4298      	cmp	r0, r3
 800b1ea:	d005      	beq.n	800b1f8 <HAL_TIM_OC_ConfigChannel+0x18c>
 800b1ec:	484b      	ldr	r0, [pc, #300]	; (800b31c <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b1ee:	f240 613a 	movw	r1, #1594	; 0x63a
 800b1f2:	f003 fef7 	bl	800efe4 <assert_failed>
 800b1f6:	6820      	ldr	r0, [r4, #0]
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b1f8:	4631      	mov	r1, r6
 800b1fa:	f7ff fd77 	bl	800acec <TIM_OC2_SetConfig>
    break;
 800b1fe:	e79b      	b.n	800b138 <HAL_TIM_OC_ConfigChannel+0xcc>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
 800b200:	6820      	ldr	r0, [r4, #0]
 800b202:	4b47      	ldr	r3, [pc, #284]	; (800b320 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b204:	4298      	cmp	r0, r3
 800b206:	d018      	beq.n	800b23a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b208:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b20c:	d015      	beq.n	800b23a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b20e:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b212:	4298      	cmp	r0, r3
 800b214:	d011      	beq.n	800b23a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b216:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b21a:	4298      	cmp	r0, r3
 800b21c:	d00d      	beq.n	800b23a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b21e:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b222:	4298      	cmp	r0, r3
 800b224:	d009      	beq.n	800b23a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b226:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800b22a:	4298      	cmp	r0, r3
 800b22c:	d005      	beq.n	800b23a <HAL_TIM_OC_ConfigChannel+0x1ce>
 800b22e:	483b      	ldr	r0, [pc, #236]	; (800b31c <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b230:	f240 6144 	movw	r1, #1604	; 0x644
 800b234:	f003 fed6 	bl	800efe4 <assert_failed>
 800b238:	6820      	ldr	r0, [r4, #0]
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b23a:	4631      	mov	r1, r6
 800b23c:	f7ff fde8 	bl	800ae10 <TIM_OC3_SetConfig>
    break;
 800b240:	e77a      	b.n	800b138 <HAL_TIM_OC_ConfigChannel+0xcc>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
 800b242:	6820      	ldr	r0, [r4, #0]
 800b244:	4b36      	ldr	r3, [pc, #216]	; (800b320 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b246:	4298      	cmp	r0, r3
 800b248:	d018      	beq.n	800b27c <HAL_TIM_OC_ConfigChannel+0x210>
 800b24a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b24e:	d015      	beq.n	800b27c <HAL_TIM_OC_ConfigChannel+0x210>
 800b250:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b254:	4298      	cmp	r0, r3
 800b256:	d011      	beq.n	800b27c <HAL_TIM_OC_ConfigChannel+0x210>
 800b258:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b25c:	4298      	cmp	r0, r3
 800b25e:	d00d      	beq.n	800b27c <HAL_TIM_OC_ConfigChannel+0x210>
 800b260:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b264:	4298      	cmp	r0, r3
 800b266:	d009      	beq.n	800b27c <HAL_TIM_OC_ConfigChannel+0x210>
 800b268:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800b26c:	4298      	cmp	r0, r3
 800b26e:	d005      	beq.n	800b27c <HAL_TIM_OC_ConfigChannel+0x210>
 800b270:	482a      	ldr	r0, [pc, #168]	; (800b31c <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b272:	f240 614e 	movw	r1, #1614	; 0x64e
 800b276:	f003 feb5 	bl	800efe4 <assert_failed>
 800b27a:	6820      	ldr	r0, [r4, #0]
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b27c:	4631      	mov	r1, r6
 800b27e:	f7ff fe59 	bl	800af34 <TIM_OC4_SetConfig>
    break;
 800b282:	e759      	b.n	800b138 <HAL_TIM_OC_ConfigChannel+0xcc>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
 800b284:	6823      	ldr	r3, [r4, #0]
 800b286:	4a26      	ldr	r2, [pc, #152]	; (800b320 <HAL_TIM_OC_ConfigChannel+0x2b4>)
 800b288:	4293      	cmp	r3, r2
 800b28a:	d00d      	beq.n	800b2a8 <HAL_TIM_OC_ConfigChannel+0x23c>
 800b28c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b290:	4293      	cmp	r3, r2
 800b292:	d009      	beq.n	800b2a8 <HAL_TIM_OC_ConfigChannel+0x23c>
 800b294:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800b298:	4293      	cmp	r3, r2
 800b29a:	d005      	beq.n	800b2a8 <HAL_TIM_OC_ConfigChannel+0x23c>
 800b29c:	f240 6162 	movw	r1, #1634	; 0x662
 800b2a0:	481e      	ldr	r0, [pc, #120]	; (800b31c <HAL_TIM_OC_ConfigChannel+0x2b0>)
 800b2a2:	f003 fe9f 	bl	800efe4 <assert_failed>
 800b2a6:	6823      	ldr	r3, [r4, #0]
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b2a8:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b2aa:	68b7      	ldr	r7, [r6, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b2ac:	6835      	ldr	r5, [r6, #0]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b2ae:	f8df e070 	ldr.w	lr, [pc, #112]	; 800b320 <HAL_TIM_OC_ConfigChannel+0x2b4>
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b2b2:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 800b2b6:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800b2b8:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b2ba:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800b2be:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b2c0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b2c4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b2c8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b2cc:	4573      	cmp	r3, lr
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b2ce:	ea41 5107 	orr.w	r1, r1, r7, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b2d2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b2d6:	d011      	beq.n	800b2fc <HAL_TIM_OC_ConfigChannel+0x290>
 800b2d8:	4d13      	ldr	r5, [pc, #76]	; (800b328 <HAL_TIM_OC_ConfigChannel+0x2bc>)
 800b2da:	42ab      	cmp	r3, r5
 800b2dc:	d00e      	beq.n	800b2fc <HAL_TIM_OC_ConfigChannel+0x290>
 800b2de:	4813      	ldr	r0, [pc, #76]	; (800b32c <HAL_TIM_OC_ConfigChannel+0x2c0>)
 800b2e0:	4283      	cmp	r3, r0
 800b2e2:	d00b      	beq.n	800b2fc <HAL_TIM_OC_ConfigChannel+0x290>
 800b2e4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b2e8:	4283      	cmp	r3, r0
 800b2ea:	d007      	beq.n	800b2fc <HAL_TIM_OC_ConfigChannel+0x290>
 800b2ec:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b2f0:	4283      	cmp	r3, r0
 800b2f2:	d003      	beq.n	800b2fc <HAL_TIM_OC_ConfigChannel+0x290>
 800b2f4:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800b2f8:	4283      	cmp	r3, r0
 800b2fa:	d104      	bne.n	800b306 <HAL_TIM_OC_ConfigChannel+0x29a>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b2fc:	6975      	ldr	r5, [r6, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b2fe:	f42c 2080 	bic.w	r0, ip, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b302:	ea40 2c85 	orr.w	ip, r0, r5, lsl #10
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b306:	6870      	ldr	r0, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800b308:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b30c:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800b30e:	65d8      	str	r0, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800b310:	6219      	str	r1, [r3, #32]
 800b312:	e711      	b.n	800b138 <HAL_TIM_OC_ConfigChannel+0xcc>
  __HAL_LOCK(htim); 
 800b314:	2002      	movs	r0, #2
}
 800b316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b31a:	bf00      	nop
 800b31c:	08015190 	.word	0x08015190
 800b320:	40012c00 	.word	0x40012c00
 800b324:	00111111 	.word	0x00111111
 800b328:	40013400 	.word	0x40013400
 800b32c:	40014000 	.word	0x40014000
 800b330:	40015000 	.word	0x40015000
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
 800b334:	f44f 61cb 	mov.w	r1, #1624	; 0x658
 800b338:	4817      	ldr	r0, [pc, #92]	; (800b398 <HAL_TIM_OC_ConfigChannel+0x32c>)
 800b33a:	f003 fe53 	bl	800efe4 <assert_failed>
       TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b33e:	6823      	ldr	r3, [r4, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b340:	f8d6 e008 	ldr.w	lr, [r6, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b344:	6a19      	ldr	r1, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800b346:	6830      	ldr	r0, [r6, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b348:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800b34c:	6219      	str	r1, [r3, #32]
  tmpccer = TIMx->CCER;
 800b34e:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b350:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800b352:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b354:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800b358:	f421 3c00 	bic.w	ip, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b35c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b360:	42bb      	cmp	r3, r7
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b362:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800b366:	ea42 0200 	orr.w	r2, r2, r0
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b36a:	f43f aeda 	beq.w	800b122 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b36e:	4543      	cmp	r3, r8
 800b370:	f43f aed7 	beq.w	800b122 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b374:	4909      	ldr	r1, [pc, #36]	; (800b39c <HAL_TIM_OC_ConfigChannel+0x330>)
 800b376:	428b      	cmp	r3, r1
 800b378:	f43f aed3 	beq.w	800b122 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b37c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b380:	428b      	cmp	r3, r1
 800b382:	f43f aece 	beq.w	800b122 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b386:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b38a:	428b      	cmp	r3, r1
 800b38c:	f43f aec9 	beq.w	800b122 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b390:	454b      	cmp	r3, r9
 800b392:	f47f aecb 	bne.w	800b12c <HAL_TIM_OC_ConfigChannel+0xc0>
 800b396:	e6c4      	b.n	800b122 <HAL_TIM_OC_ConfigChannel+0xb6>
 800b398:	08015190 	.word	0x08015190
 800b39c:	40014000 	.word	0x40014000

0800b3a0 <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b3a0:	2a14      	cmp	r2, #20
{
 800b3a2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3a6:	4616      	mov	r6, r2
 800b3a8:	4604      	mov	r4, r0
 800b3aa:	460d      	mov	r5, r1
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b3ac:	f240 8088 	bls.w	800b4c0 <HAL_TIM_PWM_ConfigChannel+0x120>
 800b3b0:	2a3c      	cmp	r2, #60	; 0x3c
 800b3b2:	f040 808a 	bne.w	800b4ca <HAL_TIM_PWM_ConfigChannel+0x12a>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800b3b6:	682b      	ldr	r3, [r5, #0]
 800b3b8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b3bc:	f022 0210 	bic.w	r2, r2, #16
 800b3c0:	2a60      	cmp	r2, #96	; 0x60
 800b3c2:	f023 0310 	bic.w	r3, r3, #16
 800b3c6:	d007      	beq.n	800b3d8 <HAL_TIM_PWM_ConfigChannel+0x38>
 800b3c8:	4aa2      	ldr	r2, [pc, #648]	; (800b654 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 800b3ca:	4293      	cmp	r3, r2
 800b3cc:	d004      	beq.n	800b3d8 <HAL_TIM_PWM_ConfigChannel+0x38>
 800b3ce:	f240 618b 	movw	r1, #1675	; 0x68b
 800b3d2:	48a1      	ldr	r0, [pc, #644]	; (800b658 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b3d4:	f003 fe06 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800b3d8:	68ab      	ldr	r3, [r5, #8]
 800b3da:	f033 0302 	bics.w	r3, r3, #2
 800b3de:	d004      	beq.n	800b3ea <HAL_TIM_PWM_ConfigChannel+0x4a>
 800b3e0:	f240 618c 	movw	r1, #1676	; 0x68c
 800b3e4:	489c      	ldr	r0, [pc, #624]	; (800b658 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b3e6:	f003 fdfd 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800b3ea:	692b      	ldr	r3, [r5, #16]
 800b3ec:	f033 0304 	bics.w	r3, r3, #4
 800b3f0:	d004      	beq.n	800b3fc <HAL_TIM_PWM_ConfigChannel+0x5c>
 800b3f2:	f240 618d 	movw	r1, #1677	; 0x68d
 800b3f6:	4898      	ldr	r0, [pc, #608]	; (800b658 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b3f8:	f003 fdf4 	bl	800efe4 <assert_failed>
  __HAL_LOCK(htim);
 800b3fc:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800b400:	2b01      	cmp	r3, #1
 800b402:	f000 8196 	beq.w	800b732 <HAL_TIM_PWM_ConfigChannel+0x392>
 800b406:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800b408:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800b40a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800b40e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 800b412:	2e14      	cmp	r6, #20
 800b414:	d84c      	bhi.n	800b4b0 <HAL_TIM_PWM_ConfigChannel+0x110>
 800b416:	e8df f016 	tbh	[pc, r6, lsl #1]
 800b41a:	00e2      	.short	0x00e2
 800b41c:	004b004b 	.word	0x004b004b
 800b420:	012b004b 	.word	0x012b004b
 800b424:	004b004b 	.word	0x004b004b
 800b428:	015e004b 	.word	0x015e004b
 800b42c:	004b004b 	.word	0x004b004b
 800b430:	00b3004b 	.word	0x00b3004b
 800b434:	004b004b 	.word	0x004b004b
 800b438:	0015004b 	.word	0x0015004b
 800b43c:	004b004b 	.word	0x004b004b
 800b440:	005e004b 	.word	0x005e004b
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
 800b444:	6823      	ldr	r3, [r4, #0]
 800b446:	4f85      	ldr	r7, [pc, #532]	; (800b65c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 800b448:	42bb      	cmp	r3, r7
 800b44a:	d008      	beq.n	800b45e <HAL_TIM_PWM_ConfigChannel+0xbe>
 800b44c:	f8df 8214 	ldr.w	r8, [pc, #532]	; 800b664 <HAL_TIM_PWM_ConfigChannel+0x2c4>
 800b450:	4543      	cmp	r3, r8
 800b452:	d004      	beq.n	800b45e <HAL_TIM_PWM_ConfigChannel+0xbe>
 800b454:	f8df 9214 	ldr.w	r9, [pc, #532]	; 800b66c <HAL_TIM_PWM_ConfigChannel+0x2cc>
 800b458:	454b      	cmp	r3, r9
 800b45a:	f040 816d 	bne.w	800b738 <HAL_TIM_PWM_ConfigChannel+0x398>
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b45e:	6a1a      	ldr	r2, [r3, #32]
 800b460:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b464:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800b466:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b468:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800b46a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b46c:	68a8      	ldr	r0, [r5, #8]
  tmpccmrx |= OC_Config->OCMode;
 800b46e:	6829      	ldr	r1, [r5, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b470:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800b474:	f427 3c00 	bic.w	ip, r7, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b478:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b47c:	ea4c 4c00 	orr.w	ip, ip, r0, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800b480:	430a      	orrs	r2, r1
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b482:	6968      	ldr	r0, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b484:	f426 3180 	bic.w	r1, r6, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b488:	ea41 2600 	orr.w	r6, r1, r0, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 800b48c:	6869      	ldr	r1, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800b48e:	605e      	str	r6, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b490:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800b492:	6599      	str	r1, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 800b494:	f8c3 c020 	str.w	ip, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b498:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800b49a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b49c:	f041 0108 	orr.w	r1, r1, #8
 800b4a0:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b4a2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b4a4:	f021 0104 	bic.w	r1, r1, #4
 800b4a8:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800b4aa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b4ac:	4302      	orrs	r2, r0
 800b4ae:	655a      	str	r2, [r3, #84]	; 0x54
  htim->State = HAL_TIM_STATE_READY;
 800b4b0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800b4b2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800b4b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800b4b8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800b4bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_CHANNELS(Channel)); 
 800b4c0:	4b67      	ldr	r3, [pc, #412]	; (800b660 <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 800b4c2:	40d3      	lsrs	r3, r2
 800b4c4:	07db      	lsls	r3, r3, #31
 800b4c6:	f53f af76 	bmi.w	800b3b6 <HAL_TIM_PWM_ConfigChannel+0x16>
 800b4ca:	f240 618a 	movw	r1, #1674	; 0x68a
 800b4ce:	4862      	ldr	r0, [pc, #392]	; (800b658 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b4d0:	f003 fd88 	bl	800efe4 <assert_failed>
 800b4d4:	e76f      	b.n	800b3b6 <HAL_TIM_PWM_ConfigChannel+0x16>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
 800b4d6:	6823      	ldr	r3, [r4, #0]
 800b4d8:	4a60      	ldr	r2, [pc, #384]	; (800b65c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 800b4da:	4293      	cmp	r3, r2
 800b4dc:	d00d      	beq.n	800b4fa <HAL_TIM_PWM_ConfigChannel+0x15a>
 800b4de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	d009      	beq.n	800b4fa <HAL_TIM_PWM_ConfigChannel+0x15a>
 800b4e6:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d005      	beq.n	800b4fa <HAL_TIM_PWM_ConfigChannel+0x15a>
 800b4ee:	f240 61ee 	movw	r1, #1774	; 0x6ee
 800b4f2:	4859      	ldr	r0, [pc, #356]	; (800b658 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b4f4:	f003 fd76 	bl	800efe4 <assert_failed>
 800b4f8:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b4fa:	6a18      	ldr	r0, [r3, #32]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b4fc:	68af      	ldr	r7, [r5, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b4fe:	682e      	ldr	r6, [r5, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b500:	f8df e158 	ldr.w	lr, [pc, #344]	; 800b65c <HAL_TIM_PWM_ConfigChannel+0x2bc>
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b504:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 800b508:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800b50a:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b50c:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800b510:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b512:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b516:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b51a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b51e:	4573      	cmp	r3, lr
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b520:	ea41 5107 	orr.w	r1, r1, r7, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b524:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b528:	d011      	beq.n	800b54e <HAL_TIM_PWM_ConfigChannel+0x1ae>
 800b52a:	4e4e      	ldr	r6, [pc, #312]	; (800b664 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 800b52c:	42b3      	cmp	r3, r6
 800b52e:	d00e      	beq.n	800b54e <HAL_TIM_PWM_ConfigChannel+0x1ae>
 800b530:	484d      	ldr	r0, [pc, #308]	; (800b668 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 800b532:	4283      	cmp	r3, r0
 800b534:	d00b      	beq.n	800b54e <HAL_TIM_PWM_ConfigChannel+0x1ae>
 800b536:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b53a:	4283      	cmp	r3, r0
 800b53c:	d007      	beq.n	800b54e <HAL_TIM_PWM_ConfigChannel+0x1ae>
 800b53e:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b542:	4283      	cmp	r3, r0
 800b544:	d003      	beq.n	800b54e <HAL_TIM_PWM_ConfigChannel+0x1ae>
 800b546:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800b54a:	4283      	cmp	r3, r0
 800b54c:	d104      	bne.n	800b558 <HAL_TIM_PWM_ConfigChannel+0x1b8>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b54e:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b550:	f42c 2080 	bic.w	r0, ip, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b554:	ea40 2c86 	orr.w	ip, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 800b558:	6868      	ldr	r0, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800b55a:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b55e:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800b560:	65d8      	str	r0, [r3, #92]	; 0x5c
  TIMx->CCER = tmpccer;  
 800b562:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b564:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 800b566:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b568:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800b56c:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b56e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b570:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800b574:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 800b576:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b578:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800b57c:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 800b57e:	e797      	b.n	800b4b0 <HAL_TIM_PWM_ConfigChannel+0x110>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
 800b580:	6820      	ldr	r0, [r4, #0]
 800b582:	4b36      	ldr	r3, [pc, #216]	; (800b65c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 800b584:	4298      	cmp	r0, r3
 800b586:	d018      	beq.n	800b5ba <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b588:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b58c:	d015      	beq.n	800b5ba <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b58e:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b592:	4298      	cmp	r0, r3
 800b594:	d011      	beq.n	800b5ba <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b596:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b59a:	4298      	cmp	r0, r3
 800b59c:	d00d      	beq.n	800b5ba <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b59e:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b5a2:	4298      	cmp	r0, r3
 800b5a4:	d009      	beq.n	800b5ba <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b5a6:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800b5aa:	4298      	cmp	r0, r3
 800b5ac:	d005      	beq.n	800b5ba <HAL_TIM_PWM_ConfigChannel+0x21a>
 800b5ae:	482a      	ldr	r0, [pc, #168]	; (800b658 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b5b0:	f240 61cc 	movw	r1, #1740	; 0x6cc
 800b5b4:	f003 fd16 	bl	800efe4 <assert_failed>
 800b5b8:	6820      	ldr	r0, [r4, #0]
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b5ba:	4629      	mov	r1, r5
 800b5bc:	f7ff fcba 	bl	800af34 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b5c0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800b5c2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b5c4:	69d9      	ldr	r1, [r3, #28]
 800b5c6:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800b5ca:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b5cc:	69d9      	ldr	r1, [r3, #28]
 800b5ce:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800b5d2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800b5d4:	69da      	ldr	r2, [r3, #28]
 800b5d6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800b5da:	61da      	str	r2, [r3, #28]
    break;
 800b5dc:	e768      	b.n	800b4b0 <HAL_TIM_PWM_ConfigChannel+0x110>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
 800b5de:	6820      	ldr	r0, [r4, #0]
 800b5e0:	4b1e      	ldr	r3, [pc, #120]	; (800b65c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 800b5e2:	4298      	cmp	r0, r3
 800b5e4:	d024      	beq.n	800b630 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b5e6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b5ea:	d021      	beq.n	800b630 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b5ec:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b5f0:	4298      	cmp	r0, r3
 800b5f2:	d01d      	beq.n	800b630 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b5f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b5f8:	4298      	cmp	r0, r3
 800b5fa:	d019      	beq.n	800b630 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b5fc:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b600:	4298      	cmp	r0, r3
 800b602:	d015      	beq.n	800b630 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b604:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800b608:	4298      	cmp	r0, r3
 800b60a:	d011      	beq.n	800b630 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b60c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b610:	4298      	cmp	r0, r3
 800b612:	d00d      	beq.n	800b630 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b614:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b618:	4298      	cmp	r0, r3
 800b61a:	d009      	beq.n	800b630 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b61c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b620:	4298      	cmp	r0, r3
 800b622:	d005      	beq.n	800b630 <HAL_TIM_PWM_ConfigChannel+0x290>
 800b624:	480c      	ldr	r0, [pc, #48]	; (800b658 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800b626:	f240 6199 	movw	r1, #1689	; 0x699
 800b62a:	f003 fcdb 	bl	800efe4 <assert_failed>
 800b62e:	6820      	ldr	r0, [r4, #0]
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b630:	4629      	mov	r1, r5
 800b632:	f7ff fabf 	bl	800abb4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b636:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b638:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b63a:	6999      	ldr	r1, [r3, #24]
 800b63c:	f041 0108 	orr.w	r1, r1, #8
 800b640:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b642:	6999      	ldr	r1, [r3, #24]
 800b644:	f021 0104 	bic.w	r1, r1, #4
 800b648:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b64a:	699a      	ldr	r2, [r3, #24]
 800b64c:	4302      	orrs	r2, r0
 800b64e:	619a      	str	r2, [r3, #24]
    break;
 800b650:	e72e      	b.n	800b4b0 <HAL_TIM_PWM_ConfigChannel+0x110>
 800b652:	bf00      	nop
 800b654:	00010040 	.word	0x00010040
 800b658:	08015190 	.word	0x08015190
 800b65c:	40012c00 	.word	0x40012c00
 800b660:	00111111 	.word	0x00111111
 800b664:	40013400 	.word	0x40013400
 800b668:	40014000 	.word	0x40014000
 800b66c:	40015000 	.word	0x40015000
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
 800b670:	6820      	ldr	r0, [r4, #0]
 800b672:	4b4a      	ldr	r3, [pc, #296]	; (800b79c <HAL_TIM_PWM_ConfigChannel+0x3fc>)
 800b674:	4298      	cmp	r0, r3
 800b676:	d01c      	beq.n	800b6b2 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b678:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b67c:	d019      	beq.n	800b6b2 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b67e:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b682:	4298      	cmp	r0, r3
 800b684:	d015      	beq.n	800b6b2 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b686:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b68a:	4298      	cmp	r0, r3
 800b68c:	d011      	beq.n	800b6b2 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b68e:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b692:	4298      	cmp	r0, r3
 800b694:	d00d      	beq.n	800b6b2 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b696:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800b69a:	4298      	cmp	r0, r3
 800b69c:	d009      	beq.n	800b6b2 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b69e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b6a2:	4298      	cmp	r0, r3
 800b6a4:	d005      	beq.n	800b6b2 <HAL_TIM_PWM_ConfigChannel+0x312>
 800b6a6:	483e      	ldr	r0, [pc, #248]	; (800b7a0 <HAL_TIM_PWM_ConfigChannel+0x400>)
 800b6a8:	f240 61aa 	movw	r1, #1706	; 0x6aa
 800b6ac:	f003 fc9a 	bl	800efe4 <assert_failed>
 800b6b0:	6820      	ldr	r0, [r4, #0]
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b6b2:	4629      	mov	r1, r5
 800b6b4:	f7ff fb1a 	bl	800acec <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b6b8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b6ba:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b6bc:	6999      	ldr	r1, [r3, #24]
 800b6be:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800b6c2:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b6c4:	6999      	ldr	r1, [r3, #24]
 800b6c6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800b6ca:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b6cc:	699a      	ldr	r2, [r3, #24]
 800b6ce:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800b6d2:	619a      	str	r2, [r3, #24]
    break;
 800b6d4:	e6ec      	b.n	800b4b0 <HAL_TIM_PWM_ConfigChannel+0x110>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
 800b6d6:	6820      	ldr	r0, [r4, #0]
 800b6d8:	4b30      	ldr	r3, [pc, #192]	; (800b79c <HAL_TIM_PWM_ConfigChannel+0x3fc>)
 800b6da:	4298      	cmp	r0, r3
 800b6dc:	d018      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b6de:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b6e2:	d015      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b6e4:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800b6e8:	4298      	cmp	r0, r3
 800b6ea:	d011      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b6ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b6f0:	4298      	cmp	r0, r3
 800b6f2:	d00d      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b6f4:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800b6f8:	4298      	cmp	r0, r3
 800b6fa:	d009      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b6fc:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 800b700:	4298      	cmp	r0, r3
 800b702:	d005      	beq.n	800b710 <HAL_TIM_PWM_ConfigChannel+0x370>
 800b704:	4826      	ldr	r0, [pc, #152]	; (800b7a0 <HAL_TIM_PWM_ConfigChannel+0x400>)
 800b706:	f240 61bb 	movw	r1, #1723	; 0x6bb
 800b70a:	f003 fc6b 	bl	800efe4 <assert_failed>
 800b70e:	6820      	ldr	r0, [r4, #0]
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b710:	4629      	mov	r1, r5
 800b712:	f7ff fb7d 	bl	800ae10 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b716:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800b718:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b71a:	69d9      	ldr	r1, [r3, #28]
 800b71c:	f041 0108 	orr.w	r1, r1, #8
 800b720:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b722:	69d9      	ldr	r1, [r3, #28]
 800b724:	f021 0104 	bic.w	r1, r1, #4
 800b728:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800b72a:	69da      	ldr	r2, [r3, #28]
 800b72c:	4302      	orrs	r2, r0
 800b72e:	61da      	str	r2, [r3, #28]
    break;
 800b730:	e6be      	b.n	800b4b0 <HAL_TIM_PWM_ConfigChannel+0x110>
  __HAL_LOCK(htim);
 800b732:	2002      	movs	r0, #2
}
 800b734:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
 800b738:	f240 61dd 	movw	r1, #1757	; 0x6dd
 800b73c:	4818      	ldr	r0, [pc, #96]	; (800b7a0 <HAL_TIM_PWM_ConfigChannel+0x400>)
 800b73e:	f003 fc51 	bl	800efe4 <assert_failed>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b742:	6823      	ldr	r3, [r4, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b744:	f8d5 e008 	ldr.w	lr, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b748:	6a19      	ldr	r1, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800b74a:	6828      	ldr	r0, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b74c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800b750:	6219      	str	r1, [r3, #32]
  tmpccer = TIMx->CCER;
 800b752:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b754:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800b756:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b758:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800b75c:	f421 3c00 	bic.w	ip, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b760:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b764:	42bb      	cmp	r3, r7
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b766:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800b76a:	ea42 0200 	orr.w	r2, r2, r0
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b76e:	f43f ae88 	beq.w	800b482 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b772:	4543      	cmp	r3, r8
 800b774:	f43f ae85 	beq.w	800b482 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b778:	490a      	ldr	r1, [pc, #40]	; (800b7a4 <HAL_TIM_PWM_ConfigChannel+0x404>)
 800b77a:	428b      	cmp	r3, r1
 800b77c:	f43f ae81 	beq.w	800b482 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b780:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b784:	428b      	cmp	r3, r1
 800b786:	f43f ae7c 	beq.w	800b482 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b78a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b78e:	428b      	cmp	r3, r1
 800b790:	f43f ae77 	beq.w	800b482 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b794:	454b      	cmp	r3, r9
 800b796:	f47f ae79 	bne.w	800b48c <HAL_TIM_PWM_ConfigChannel+0xec>
 800b79a:	e672      	b.n	800b482 <HAL_TIM_PWM_ConfigChannel+0xe2>
 800b79c:	40012c00 	.word	0x40012c00
 800b7a0:	08015190 	.word	0x08015190
 800b7a4:	40014000 	.word	0x40014000

0800b7a8 <HAL_TIMEx_MasterConfigSynchronization>:
{
 800b7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 800b7aa:	4a3f      	ldr	r2, [pc, #252]	; (800b8a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b7ac:	6803      	ldr	r3, [r0, #0]
 800b7ae:	4293      	cmp	r3, r2
{
 800b7b0:	4605      	mov	r5, r0
 800b7b2:	460e      	mov	r6, r1
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 800b7b4:	d023      	beq.n	800b7fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b7b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b7ba:	d020      	beq.n	800b7fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b7bc:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800b7c0:	4293      	cmp	r3, r2
 800b7c2:	d01c      	beq.n	800b7fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b7c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	d018      	beq.n	800b7fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b7cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d014      	beq.n	800b7fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b7d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b7d8:	4293      	cmp	r3, r2
 800b7da:	d010      	beq.n	800b7fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b7dc:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 800b7e0:	4293      	cmp	r3, r2
 800b7e2:	d00c      	beq.n	800b7fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b7e4:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800b7e8:	4293      	cmp	r3, r2
 800b7ea:	d008      	beq.n	800b7fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b7ec:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800b7f0:	4293      	cmp	r3, r2
 800b7f2:	d004      	beq.n	800b7fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b7f4:	f240 7117 	movw	r1, #1815	; 0x717
 800b7f8:	482c      	ldr	r0, [pc, #176]	; (800b8ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b7fa:	f003 fbf3 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800b7fe:	6833      	ldr	r3, [r6, #0]
 800b800:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 800b804:	d006      	beq.n	800b814 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
 800b806:	2b40      	cmp	r3, #64	; 0x40
 800b808:	d004      	beq.n	800b814 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
 800b80a:	f44f 61e3 	mov.w	r1, #1816	; 0x718
 800b80e:	4827      	ldr	r0, [pc, #156]	; (800b8ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b810:	f003 fbe8 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800b814:	68b3      	ldr	r3, [r6, #8]
 800b816:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800b81a:	d13a      	bne.n	800b892 <HAL_TIMEx_MasterConfigSynchronization+0xea>
  __HAL_LOCK(htim);
 800b81c:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800b820:	2b01      	cmp	r3, #1
 800b822:	d03f      	beq.n	800b8a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>
  tmpcr2 = htim->Instance->CR2;
 800b824:	682b      	ldr	r3, [r5, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b826:	4a20      	ldr	r2, [pc, #128]	; (800b8a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
  tmpcr2 = htim->Instance->CR2;
 800b828:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800b82a:	689f      	ldr	r7, [r3, #8]
  __HAL_LOCK(htim);
 800b82c:	2101      	movs	r1, #1
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b82e:	4293      	cmp	r3, r2
  __HAL_LOCK(htim);
 800b830:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b834:	d007      	beq.n	800b846 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800b836:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b83a:	4293      	cmp	r3, r2
 800b83c:	d003      	beq.n	800b846 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800b83e:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800b842:	4293      	cmp	r3, r2
 800b844:	d116      	bne.n	800b874 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800b846:	6872      	ldr	r2, [r6, #4]
 800b848:	f432 1140 	bics.w	r1, r2, #3145728	; 0x300000
 800b84c:	d00f      	beq.n	800b86e <HAL_TIMEx_MasterConfigSynchronization+0xc6>
 800b84e:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800b852:	d00c      	beq.n	800b86e <HAL_TIMEx_MasterConfigSynchronization+0xc6>
 800b854:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800b858:	d009      	beq.n	800b86e <HAL_TIMEx_MasterConfigSynchronization+0xc6>
 800b85a:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 800b85e:	d006      	beq.n	800b86e <HAL_TIMEx_MasterConfigSynchronization+0xc6>
 800b860:	f44f 61e5 	mov.w	r1, #1832	; 0x728
 800b864:	4811      	ldr	r0, [pc, #68]	; (800b8ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b866:	f003 fbbd 	bl	800efe4 <assert_failed>
 800b86a:	6872      	ldr	r2, [r6, #4]
 800b86c:	682b      	ldr	r3, [r5, #0]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b86e:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b872:	4314      	orrs	r4, r2
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b874:	68b2      	ldr	r2, [r6, #8]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b876:	6831      	ldr	r1, [r6, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800b878:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 800b87c:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b880:	4317      	orrs	r7, r2
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b882:	430c      	orrs	r4, r1
  __HAL_UNLOCK(htim);
 800b884:	2200      	movs	r2, #0
  htim->Instance->CR2 = tmpcr2;
 800b886:	605c      	str	r4, [r3, #4]
  return HAL_OK;
 800b888:	4610      	mov	r0, r2
  htim->Instance->SMCR = tmpsmcr;
 800b88a:	609f      	str	r7, [r3, #8]
  __HAL_UNLOCK(htim);
 800b88c:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
} 
 800b890:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800b892:	f240 7119 	movw	r1, #1817	; 0x719
 800b896:	4805      	ldr	r0, [pc, #20]	; (800b8ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b898:	f003 fba4 	bl	800efe4 <assert_failed>
  __HAL_LOCK(htim);
 800b89c:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800b8a0:	2b01      	cmp	r3, #1
 800b8a2:	d1bf      	bne.n	800b824 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800b8a4:	2002      	movs	r0, #2
} 
 800b8a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8a8:	40012c00 	.word	0x40012c00
 800b8ac:	08015190 	.word	0x08015190

0800b8b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800b8b0:	4a70      	ldr	r2, [pc, #448]	; (800ba74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c4>)
 800b8b2:	6803      	ldr	r3, [r0, #0]
 800b8b4:	4293      	cmp	r3, r2
{
 800b8b6:	b570      	push	{r4, r5, r6, lr}
 800b8b8:	4606      	mov	r6, r0
 800b8ba:	460d      	mov	r5, r1
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800b8bc:	d018      	beq.n	800b8f0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b8be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b8c2:	4293      	cmp	r3, r2
 800b8c4:	d014      	beq.n	800b8f0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b8c6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d010      	beq.n	800b8f0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b8ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b8d2:	4293      	cmp	r3, r2
 800b8d4:	d00c      	beq.n	800b8f0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b8d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d008      	beq.n	800b8f0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b8de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b8e2:	4293      	cmp	r3, r2
 800b8e4:	d004      	beq.n	800b8f0 <HAL_TIMEx_ConfigBreakDeadTime+0x40>
 800b8e6:	f240 7184 	movw	r1, #1924	; 0x784
 800b8ea:	4863      	ldr	r0, [pc, #396]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800b8ec:	f003 fb7a 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800b8f0:	682b      	ldr	r3, [r5, #0]
 800b8f2:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800b8f6:	f040 80a5 	bne.w	800ba44 <HAL_TIMEx_ConfigBreakDeadTime+0x194>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800b8fa:	686b      	ldr	r3, [r5, #4]
 800b8fc:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800b900:	f040 809a 	bne.w	800ba38 <HAL_TIMEx_ConfigBreakDeadTime+0x188>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800b904:	68ab      	ldr	r3, [r5, #8]
 800b906:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800b90a:	d004      	beq.n	800b916 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800b90c:	f240 7187 	movw	r1, #1927	; 0x787
 800b910:	4859      	ldr	r0, [pc, #356]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800b912:	f003 fb67 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800b916:	68eb      	ldr	r3, [r5, #12]
 800b918:	2bff      	cmp	r3, #255	; 0xff
 800b91a:	d87d      	bhi.n	800ba18 <HAL_TIMEx_ConfigBreakDeadTime+0x168>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800b91c:	692b      	ldr	r3, [r5, #16]
 800b91e:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800b922:	f040 8083 	bne.w	800ba2c <HAL_TIMEx_ConfigBreakDeadTime+0x17c>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800b926:	696b      	ldr	r3, [r5, #20]
 800b928:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 800b92c:	d004      	beq.n	800b938 <HAL_TIMEx_ConfigBreakDeadTime+0x88>
 800b92e:	f240 718a 	movw	r1, #1930	; 0x78a
 800b932:	4851      	ldr	r0, [pc, #324]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800b934:	f003 fb56 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800b938:	69ab      	ldr	r3, [r5, #24]
 800b93a:	2b0f      	cmp	r3, #15
 800b93c:	d858      	bhi.n	800b9f0 <HAL_TIMEx_ConfigBreakDeadTime+0x140>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800b93e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800b940:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800b944:	d15d      	bne.n	800ba02 <HAL_TIMEx_ConfigBreakDeadTime+0x152>
  __HAL_LOCK(htim);
 800b946:	f896 303c 	ldrb.w	r3, [r6, #60]	; 0x3c
 800b94a:	2b01      	cmp	r3, #1
 800b94c:	d062      	beq.n	800ba14 <HAL_TIMEx_ConfigBreakDeadTime+0x164>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b94e:	e9d5 0302 	ldrd	r0, r3, [r5, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b952:	e9d5 2100 	ldrd	r2, r1, [r5]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b956:	f423 7440 	bic.w	r4, r3, #768	; 0x300
 800b95a:	4304      	orrs	r4, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b95c:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800b960:	430c      	orrs	r4, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b962:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 800b966:	4314      	orrs	r4, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b968:	e9d5 1204 	ldrd	r1, r2, [r5, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b96c:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800b970:	430c      	orrs	r4, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b972:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b976:	6aab      	ldr	r3, [r5, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800b978:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b97a:	4314      	orrs	r4, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b97c:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
 800b980:	431c      	orrs	r4, r3
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b982:	4a3c      	ldr	r2, [pc, #240]	; (800ba74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c4>)
 800b984:	6833      	ldr	r3, [r6, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800b986:	f424 2470 	bic.w	r4, r4, #983040	; 0xf0000
 800b98a:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b98e:	4293      	cmp	r3, r2
  __HAL_LOCK(htim);
 800b990:	f04f 0101 	mov.w	r1, #1
 800b994:	f886 103c 	strb.w	r1, [r6, #60]	; 0x3c
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b998:	d007      	beq.n	800b9aa <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800b99a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b99e:	4293      	cmp	r3, r2
 800b9a0:	d003      	beq.n	800b9aa <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800b9a2:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800b9a6:	4293      	cmp	r3, r2
 800b9a8:	d11c      	bne.n	800b9e4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800b9aa:	69eb      	ldr	r3, [r5, #28]
 800b9ac:	f033 7380 	bics.w	r3, r3, #16777216	; 0x1000000
 800b9b0:	d155      	bne.n	800ba5e <HAL_TIMEx_ConfigBreakDeadTime+0x1ae>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800b9b2:	6a2b      	ldr	r3, [r5, #32]
 800b9b4:	f033 7300 	bics.w	r3, r3, #33554432	; 0x2000000
 800b9b8:	d004      	beq.n	800b9c4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>
 800b9ba:	f240 71a2 	movw	r1, #1954	; 0x7a2
 800b9be:	482e      	ldr	r0, [pc, #184]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800b9c0:	f003 fb10 	bl	800efe4 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800b9c4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800b9c6:	2a0f      	cmp	r2, #15
 800b9c8:	d842      	bhi.n	800ba50 <HAL_TIMEx_ConfigBreakDeadTime+0x1a0>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b9ca:	e9d5 0107 	ldrd	r0, r1, [r5, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 800b9ce:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
 800b9d2:	ea44 5402 	orr.w	r4, r4, r2, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b9d6:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 800b9da:	4304      	orrs	r4, r0
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b9dc:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 800b9e0:	6833      	ldr	r3, [r6, #0]
 800b9e2:	430c      	orrs	r4, r1
  __HAL_UNLOCK(htim);
 800b9e4:	2200      	movs	r2, #0
  htim->Instance->BDTR = tmpbdtr;
 800b9e6:	645c      	str	r4, [r3, #68]	; 0x44
  return HAL_OK;
 800b9e8:	4610      	mov	r0, r2
  __HAL_UNLOCK(htim);
 800b9ea:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
}
 800b9ee:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800b9f0:	f240 718b 	movw	r1, #1931	; 0x78b
 800b9f4:	4820      	ldr	r0, [pc, #128]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800b9f6:	f003 faf5 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800b9fa:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800b9fc:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800ba00:	d0a1      	beq.n	800b946 <HAL_TIMEx_ConfigBreakDeadTime+0x96>
 800ba02:	f240 718c 	movw	r1, #1932	; 0x78c
 800ba06:	481c      	ldr	r0, [pc, #112]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800ba08:	f003 faec 	bl	800efe4 <assert_failed>
  __HAL_LOCK(htim);
 800ba0c:	f896 303c 	ldrb.w	r3, [r6, #60]	; 0x3c
 800ba10:	2b01      	cmp	r3, #1
 800ba12:	d19c      	bne.n	800b94e <HAL_TIMEx_ConfigBreakDeadTime+0x9e>
 800ba14:	2002      	movs	r0, #2
}
 800ba16:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800ba18:	f44f 61f1 	mov.w	r1, #1928	; 0x788
 800ba1c:	4816      	ldr	r0, [pc, #88]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800ba1e:	f003 fae1 	bl	800efe4 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800ba22:	692b      	ldr	r3, [r5, #16]
 800ba24:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800ba28:	f43f af7d 	beq.w	800b926 <HAL_TIMEx_ConfigBreakDeadTime+0x76>
 800ba2c:	f240 7189 	movw	r1, #1929	; 0x789
 800ba30:	4811      	ldr	r0, [pc, #68]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800ba32:	f003 fad7 	bl	800efe4 <assert_failed>
 800ba36:	e776      	b.n	800b926 <HAL_TIMEx_ConfigBreakDeadTime+0x76>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800ba38:	f240 7186 	movw	r1, #1926	; 0x786
 800ba3c:	480e      	ldr	r0, [pc, #56]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800ba3e:	f003 fad1 	bl	800efe4 <assert_failed>
 800ba42:	e75f      	b.n	800b904 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800ba44:	f240 7185 	movw	r1, #1925	; 0x785
 800ba48:	480b      	ldr	r0, [pc, #44]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800ba4a:	f003 facb 	bl	800efe4 <assert_failed>
 800ba4e:	e754      	b.n	800b8fa <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800ba50:	f240 71a3 	movw	r1, #1955	; 0x7a3
 800ba54:	4808      	ldr	r0, [pc, #32]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800ba56:	f003 fac5 	bl	800efe4 <assert_failed>
 800ba5a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800ba5c:	e7b5      	b.n	800b9ca <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800ba5e:	f240 71a1 	movw	r1, #1953	; 0x7a1
 800ba62:	4805      	ldr	r0, [pc, #20]	; (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c8>)
 800ba64:	f003 fabe 	bl	800efe4 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800ba68:	6a2b      	ldr	r3, [r5, #32]
 800ba6a:	f033 7300 	bics.w	r3, r3, #33554432	; 0x2000000
 800ba6e:	d0a9      	beq.n	800b9c4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>
 800ba70:	e7a3      	b.n	800b9ba <HAL_TIMEx_ConfigBreakDeadTime+0x10a>
 800ba72:	bf00      	nop
 800ba74:	40012c00 	.word	0x40012c00
 800ba78:	08015190 	.word	0x08015190

0800ba7c <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ba7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba7e:	460f      	mov	r7, r1
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800ba80:	f890 1069 	ldrb.w	r1, [r0, #105]	; 0x69
 800ba84:	2920      	cmp	r1, #32
{
 800ba86:	b083      	sub	sp, #12
  if(huart->gState == HAL_UART_STATE_READY)
 800ba88:	d130      	bne.n	800baec <HAL_UART_Transmit+0x70>
  {
    if((pData == NULL ) || (Size == 0U))
 800ba8a:	b397      	cbz	r7, 800baf2 <HAL_UART_Transmit+0x76>
 800ba8c:	9201      	str	r2, [sp, #4]
 800ba8e:	b382      	cbz	r2, 800baf2 <HAL_UART_Transmit+0x76>
 800ba90:	461d      	mov	r5, r3
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ba92:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800ba96:	2b01      	cmp	r3, #1
 800ba98:	4604      	mov	r4, r0
 800ba9a:	d027      	beq.n	800baec <HAL_UART_Transmit+0x70>

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	66c3      	str	r3, [r0, #108]	; 0x6c
    __HAL_LOCK(huart);
 800baa0:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800baa2:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 800baa4:	f880 1068 	strb.w	r1, [r0, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800baa8:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800baac:	f7f9 fd10 	bl	80054d0 <HAL_GetTick>

    huart->TxXferSize = Size;
 800bab0:	9a01      	ldr	r2, [sp, #4]
 800bab2:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 800bab6:	4606      	mov	r6, r0
 800bab8:	6820      	ldr	r0, [r4, #0]
    huart->TxXferCount = Size;
 800baba:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 800babe:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800bac2:	b29b      	uxth	r3, r3
 800bac4:	b313      	cbz	r3, 800bb0c <HAL_UART_Transmit+0x90>
    {
      huart->TxXferCount--;
 800bac6:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 800baca:	3a01      	subs	r2, #1
 800bacc:	b292      	uxth	r2, r2
 800bace:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 800bad2:	1c69      	adds	r1, r5, #1
 800bad4:	d126      	bne.n	800bb24 <HAL_UART_Transmit+0xa8>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bad6:	69c2      	ldr	r2, [r0, #28]
 800bad8:	0612      	lsls	r2, r2, #24
 800bada:	d5fc      	bpl.n	800bad6 <HAL_UART_Transmit+0x5a>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800badc:	68a3      	ldr	r3, [r4, #8]
 800bade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bae2:	d03b      	beq.n	800bb5c <HAL_UART_Transmit+0xe0>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800bae4:	783b      	ldrb	r3, [r7, #0]
 800bae6:	8503      	strh	r3, [r0, #40]	; 0x28
 800bae8:	3701      	adds	r7, #1
 800baea:	e7e8      	b.n	800babe <HAL_UART_Transmit+0x42>
    return HAL_BUSY;
 800baec:	2002      	movs	r0, #2
}
 800baee:	b003      	add	sp, #12
 800baf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 800baf2:	2001      	movs	r0, #1
}
 800baf4:	b003      	add	sp, #12
 800baf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800baf8:	69c3      	ldr	r3, [r0, #28]
 800bafa:	065b      	lsls	r3, r3, #25
 800bafc:	d40b      	bmi.n	800bb16 <HAL_UART_Transmit+0x9a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800bafe:	b1dd      	cbz	r5, 800bb38 <HAL_UART_Transmit+0xbc>
 800bb00:	f7f9 fce6 	bl	80054d0 <HAL_GetTick>
 800bb04:	1b80      	subs	r0, r0, r6
 800bb06:	4285      	cmp	r5, r0
 800bb08:	6820      	ldr	r0, [r4, #0]
 800bb0a:	d315      	bcc.n	800bb38 <HAL_UART_Transmit+0xbc>
 800bb0c:	1c69      	adds	r1, r5, #1
 800bb0e:	d1f3      	bne.n	800baf8 <HAL_UART_Transmit+0x7c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bb10:	69c3      	ldr	r3, [r0, #28]
 800bb12:	065a      	lsls	r2, r3, #25
 800bb14:	d5fc      	bpl.n	800bb10 <HAL_UART_Transmit+0x94>
    huart->gState = HAL_UART_STATE_READY;
 800bb16:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 800bb18:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 800bb1a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 800bb1e:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 800bb22:	e7e4      	b.n	800baee <HAL_UART_Transmit+0x72>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bb24:	69c3      	ldr	r3, [r0, #28]
 800bb26:	061b      	lsls	r3, r3, #24
 800bb28:	d4d8      	bmi.n	800badc <HAL_UART_Transmit+0x60>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800bb2a:	b12d      	cbz	r5, 800bb38 <HAL_UART_Transmit+0xbc>
 800bb2c:	f7f9 fcd0 	bl	80054d0 <HAL_GetTick>
 800bb30:	1b80      	subs	r0, r0, r6
 800bb32:	4285      	cmp	r5, r0
 800bb34:	6820      	ldr	r0, [r4, #0]
 800bb36:	d2cc      	bcs.n	800bad2 <HAL_UART_Transmit+0x56>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bb38:	6803      	ldr	r3, [r0, #0]
 800bb3a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bb3e:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb40:	6883      	ldr	r3, [r0, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800bb42:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb44:	f023 0301 	bic.w	r3, r3, #1
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800bb48:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb4a:	6083      	str	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800bb4c:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
      return HAL_TIMEOUT;
 800bb50:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 800bb52:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800bb56:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
 800bb5a:	e7c8      	b.n	800baee <HAL_UART_Transmit+0x72>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb5c:	6923      	ldr	r3, [r4, #16]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d1c0      	bne.n	800bae4 <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800bb62:	f837 3b02 	ldrh.w	r3, [r7], #2
 800bb66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb6a:	8503      	strh	r3, [r0, #40]	; 0x28
        pData += 2U;
 800bb6c:	e7a7      	b.n	800babe <HAL_UART_Transmit+0x42>
 800bb6e:	bf00      	nop

0800bb70 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800bb70:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800bb72:	2bff      	cmp	r3, #255	; 0xff
{
 800bb74:	b510      	push	{r4, lr}
 800bb76:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800bb78:	f200 8095 	bhi.w	800bca6 <UART_AdvFeatureConfig+0x136>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bb7c:	07da      	lsls	r2, r3, #31
 800bb7e:	d50a      	bpl.n	800bb96 <UART_AdvFeatureConfig+0x26>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800bb80:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800bb82:	f431 3200 	bics.w	r2, r1, #131072	; 0x20000
 800bb86:	f040 8095 	bne.w	800bcb4 <UART_AdvFeatureConfig+0x144>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bb8a:	6820      	ldr	r0, [r4, #0]
 800bb8c:	6842      	ldr	r2, [r0, #4]
 800bb8e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800bb92:	430a      	orrs	r2, r1
 800bb94:	6042      	str	r2, [r0, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bb96:	0798      	lsls	r0, r3, #30
 800bb98:	d50a      	bpl.n	800bbb0 <UART_AdvFeatureConfig+0x40>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800bb9a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800bb9c:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 800bba0:	f040 8090 	bne.w	800bcc4 <UART_AdvFeatureConfig+0x154>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bba4:	6820      	ldr	r0, [r4, #0]
 800bba6:	6842      	ldr	r2, [r0, #4]
 800bba8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800bbac:	430a      	orrs	r2, r1
 800bbae:	6042      	str	r2, [r0, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bbb0:	0759      	lsls	r1, r3, #29
 800bbb2:	d50a      	bpl.n	800bbca <UART_AdvFeatureConfig+0x5a>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800bbb4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bbb6:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 800bbba:	f040 808b 	bne.w	800bcd4 <UART_AdvFeatureConfig+0x164>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bbbe:	6820      	ldr	r0, [r4, #0]
 800bbc0:	6842      	ldr	r2, [r0, #4]
 800bbc2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bbc6:	430a      	orrs	r2, r1
 800bbc8:	6042      	str	r2, [r0, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bbca:	071a      	lsls	r2, r3, #28
 800bbcc:	d50a      	bpl.n	800bbe4 <UART_AdvFeatureConfig+0x74>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800bbce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bbd0:	f431 4200 	bics.w	r2, r1, #32768	; 0x8000
 800bbd4:	f040 8086 	bne.w	800bce4 <UART_AdvFeatureConfig+0x174>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bbd8:	6820      	ldr	r0, [r4, #0]
 800bbda:	6842      	ldr	r2, [r0, #4]
 800bbdc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bbe0:	430a      	orrs	r2, r1
 800bbe2:	6042      	str	r2, [r0, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bbe4:	06d8      	lsls	r0, r3, #27
 800bbe6:	d50a      	bpl.n	800bbfe <UART_AdvFeatureConfig+0x8e>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800bbe8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bbea:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 800bbee:	f040 8081 	bne.w	800bcf4 <UART_AdvFeatureConfig+0x184>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bbf2:	6820      	ldr	r0, [r4, #0]
 800bbf4:	6882      	ldr	r2, [r0, #8]
 800bbf6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bbfa:	430a      	orrs	r2, r1
 800bbfc:	6082      	str	r2, [r0, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bbfe:	0699      	lsls	r1, r3, #26
 800bc00:	d509      	bpl.n	800bc16 <UART_AdvFeatureConfig+0xa6>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800bc02:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bc04:	f431 5200 	bics.w	r2, r1, #8192	; 0x2000
 800bc08:	d17c      	bne.n	800bd04 <UART_AdvFeatureConfig+0x194>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bc0a:	6820      	ldr	r0, [r4, #0]
 800bc0c:	6882      	ldr	r2, [r0, #8]
 800bc0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bc12:	430a      	orrs	r2, r1
 800bc14:	6082      	str	r2, [r0, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bc16:	065a      	lsls	r2, r3, #25
 800bc18:	d52b      	bpl.n	800bc72 <UART_AdvFeatureConfig+0x102>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800bc1a:	6823      	ldr	r3, [r4, #0]
 800bc1c:	4a46      	ldr	r2, [pc, #280]	; (800bd38 <UART_AdvFeatureConfig+0x1c8>)
 800bc1e:	4293      	cmp	r3, r2
 800bc20:	d00c      	beq.n	800bc3c <UART_AdvFeatureConfig+0xcc>
 800bc22:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 800bc26:	4293      	cmp	r3, r2
 800bc28:	d008      	beq.n	800bc3c <UART_AdvFeatureConfig+0xcc>
 800bc2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bc2e:	4293      	cmp	r3, r2
 800bc30:	d004      	beq.n	800bc3c <UART_AdvFeatureConfig+0xcc>
 800bc32:	f640 01d1 	movw	r1, #2257	; 0x8d1
 800bc36:	4841      	ldr	r0, [pc, #260]	; (800bd3c <UART_AdvFeatureConfig+0x1cc>)
 800bc38:	f003 f9d4 	bl	800efe4 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800bc3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bc3e:	b35b      	cbz	r3, 800bc98 <UART_AdvFeatureConfig+0x128>
 800bc40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bc44:	d166      	bne.n	800bd14 <UART_AdvFeatureConfig+0x1a4>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bc46:	6822      	ldr	r2, [r4, #0]
 800bc48:	6853      	ldr	r3, [r2, #4]
 800bc4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc4e:	6053      	str	r3, [r2, #4]
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800bc50:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800bc52:	f430 03c0 	bics.w	r3, r0, #6291456	; 0x600000
 800bc56:	d006      	beq.n	800bc66 <UART_AdvFeatureConfig+0xf6>
 800bc58:	4838      	ldr	r0, [pc, #224]	; (800bd3c <UART_AdvFeatureConfig+0x1cc>)
 800bc5a:	f640 01d7 	movw	r1, #2263	; 0x8d7
 800bc5e:	f003 f9c1 	bl	800efe4 <assert_failed>
 800bc62:	6822      	ldr	r2, [r4, #0]
 800bc64:	6c60      	ldr	r0, [r4, #68]	; 0x44
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bc66:	6851      	ldr	r1, [r2, #4]
 800bc68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bc6a:	f421 01c0 	bic.w	r1, r1, #6291456	; 0x600000
 800bc6e:	4301      	orrs	r1, r0
 800bc70:	6051      	str	r1, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bc72:	061b      	lsls	r3, r3, #24
 800bc74:	d50f      	bpl.n	800bc96 <UART_AdvFeatureConfig+0x126>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800bc76:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800bc78:	f432 2300 	bics.w	r3, r2, #524288	; 0x80000
 800bc7c:	d005      	beq.n	800bc8a <UART_AdvFeatureConfig+0x11a>
 800bc7e:	f640 01df 	movw	r1, #2271	; 0x8df
 800bc82:	482e      	ldr	r0, [pc, #184]	; (800bd3c <UART_AdvFeatureConfig+0x1cc>)
 800bc84:	f003 f9ae 	bl	800efe4 <assert_failed>
 800bc88:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bc8a:	6821      	ldr	r1, [r4, #0]
 800bc8c:	684b      	ldr	r3, [r1, #4]
 800bc8e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800bc92:	4313      	orrs	r3, r2
 800bc94:	604b      	str	r3, [r1, #4]
}
 800bc96:	bd10      	pop	{r4, pc}
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bc98:	6821      	ldr	r1, [r4, #0]
 800bc9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bc9c:	684a      	ldr	r2, [r1, #4]
 800bc9e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800bca2:	604a      	str	r2, [r1, #4]
 800bca4:	e7e5      	b.n	800bc72 <UART_AdvFeatureConfig+0x102>
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800bca6:	f640 01a2 	movw	r1, #2210	; 0x8a2
 800bcaa:	4824      	ldr	r0, [pc, #144]	; (800bd3c <UART_AdvFeatureConfig+0x1cc>)
 800bcac:	f003 f99a 	bl	800efe4 <assert_failed>
 800bcb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcb2:	e763      	b.n	800bb7c <UART_AdvFeatureConfig+0xc>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800bcb4:	f640 01a7 	movw	r1, #2215	; 0x8a7
 800bcb8:	4820      	ldr	r0, [pc, #128]	; (800bd3c <UART_AdvFeatureConfig+0x1cc>)
 800bcba:	f003 f993 	bl	800efe4 <assert_failed>
 800bcbe:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	; 0x24
 800bcc2:	e762      	b.n	800bb8a <UART_AdvFeatureConfig+0x1a>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800bcc4:	f640 01ae 	movw	r1, #2222	; 0x8ae
 800bcc8:	481c      	ldr	r0, [pc, #112]	; (800bd3c <UART_AdvFeatureConfig+0x1cc>)
 800bcca:	f003 f98b 	bl	800efe4 <assert_failed>
 800bcce:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800bcd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcd2:	e767      	b.n	800bba4 <UART_AdvFeatureConfig+0x34>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800bcd4:	f640 01b5 	movw	r1, #2229	; 0x8b5
 800bcd8:	4818      	ldr	r0, [pc, #96]	; (800bd3c <UART_AdvFeatureConfig+0x1cc>)
 800bcda:	f003 f983 	bl	800efe4 <assert_failed>
 800bcde:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bce0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bce2:	e76c      	b.n	800bbbe <UART_AdvFeatureConfig+0x4e>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800bce4:	f640 01bc 	movw	r1, #2236	; 0x8bc
 800bce8:	4814      	ldr	r0, [pc, #80]	; (800bd3c <UART_AdvFeatureConfig+0x1cc>)
 800bcea:	f003 f97b 	bl	800efe4 <assert_failed>
 800bcee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bcf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcf2:	e771      	b.n	800bbd8 <UART_AdvFeatureConfig+0x68>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800bcf4:	f640 01c3 	movw	r1, #2243	; 0x8c3
 800bcf8:	4810      	ldr	r0, [pc, #64]	; (800bd3c <UART_AdvFeatureConfig+0x1cc>)
 800bcfa:	f003 f973 	bl	800efe4 <assert_failed>
 800bcfe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bd00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd02:	e776      	b.n	800bbf2 <UART_AdvFeatureConfig+0x82>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800bd04:	f640 01ca 	movw	r1, #2250	; 0x8ca
 800bd08:	480c      	ldr	r0, [pc, #48]	; (800bd3c <UART_AdvFeatureConfig+0x1cc>)
 800bd0a:	f003 f96b 	bl	800efe4 <assert_failed>
 800bd0e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bd10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd12:	e77a      	b.n	800bc0a <UART_AdvFeatureConfig+0x9a>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800bd14:	f640 01d2 	movw	r1, #2258	; 0x8d2
 800bd18:	4808      	ldr	r0, [pc, #32]	; (800bd3c <UART_AdvFeatureConfig+0x1cc>)
 800bd1a:	f003 f963 	bl	800efe4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bd1e:	6822      	ldr	r2, [r4, #0]
 800bd20:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800bd22:	6853      	ldr	r3, [r2, #4]
 800bd24:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bd28:	430b      	orrs	r3, r1
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bd2a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bd2e:	6053      	str	r3, [r2, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bd30:	d08e      	beq.n	800bc50 <UART_AdvFeatureConfig+0xe0>
 800bd32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd34:	e79d      	b.n	800bc72 <UART_AdvFeatureConfig+0x102>
 800bd36:	bf00      	nop
 800bd38:	40013800 	.word	0x40013800
 800bd3c:	080151e0 	.word	0x080151e0

0800bd40 <HAL_UART_Init>:
  if(huart == NULL)
 800bd40:	2800      	cmp	r0, #0
 800bd42:	f000 81bf 	beq.w	800c0c4 <HAL_UART_Init+0x384>
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800bd46:	6982      	ldr	r2, [r0, #24]
{
 800bd48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd4a:	4604      	mov	r4, r0
 800bd4c:	6803      	ldr	r3, [r0, #0]
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800bd4e:	2a00      	cmp	r2, #0
 800bd50:	f000 8099 	beq.w	800be86 <HAL_UART_Init+0x146>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800bd54:	4ab5      	ldr	r2, [pc, #724]	; (800c02c <HAL_UART_Init+0x2ec>)
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d00c      	beq.n	800bd74 <HAL_UART_Init+0x34>
 800bd5a:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 800bd5e:	4293      	cmp	r3, r2
 800bd60:	d008      	beq.n	800bd74 <HAL_UART_Init+0x34>
 800bd62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd66:	4293      	cmp	r3, r2
 800bd68:	d004      	beq.n	800bd74 <HAL_UART_Init+0x34>
 800bd6a:	f240 1131 	movw	r1, #305	; 0x131
 800bd6e:	48b0      	ldr	r0, [pc, #704]	; (800c030 <HAL_UART_Init+0x2f0>)
 800bd70:	f003 f938 	bl	800efe4 <assert_failed>
  if(huart->gState == HAL_UART_STATE_RESET)
 800bd74:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 800bd78:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	f000 80a6 	beq.w	800bece <HAL_UART_Init+0x18e>
  huart->gState = HAL_UART_STATE_BUSY;
 800bd82:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800bd84:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800bd86:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 800bd8a:	6813      	ldr	r3, [r2, #0]
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800bd8c:	6860      	ldr	r0, [r4, #4]
 800bd8e:	49a9      	ldr	r1, [pc, #676]	; (800c034 <HAL_UART_Init+0x2f4>)
  __HAL_UART_DISABLE(huart);
 800bd90:	f023 0301 	bic.w	r3, r3, #1
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800bd94:	4288      	cmp	r0, r1
  __HAL_UART_DISABLE(huart);
 800bd96:	6013      	str	r3, [r2, #0]
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800bd98:	f200 8093 	bhi.w	800bec2 <HAL_UART_Init+0x182>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800bd9c:	68a3      	ldr	r3, [r4, #8]
 800bd9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bda2:	d007      	beq.n	800bdb4 <HAL_UART_Init+0x74>
 800bda4:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800bda8:	d004      	beq.n	800bdb4 <HAL_UART_Init+0x74>
 800bdaa:	f640 013a 	movw	r1, #2106	; 0x83a
 800bdae:	48a0      	ldr	r0, [pc, #640]	; (800c030 <HAL_UART_Init+0x2f0>)
 800bdb0:	f003 f918 	bl	800efe4 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800bdb4:	68e3      	ldr	r3, [r4, #12]
 800bdb6:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800bdba:	d004      	beq.n	800bdc6 <HAL_UART_Init+0x86>
 800bdbc:	f640 013b 	movw	r1, #2107	; 0x83b
 800bdc0:	489b      	ldr	r0, [pc, #620]	; (800c030 <HAL_UART_Init+0x2f0>)
 800bdc2:	f003 f90f 	bl	800efe4 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800bdc6:	6923      	ldr	r3, [r4, #16]
 800bdc8:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800bdcc:	d003      	beq.n	800bdd6 <HAL_UART_Init+0x96>
 800bdce:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800bdd2:	f040 80a3 	bne.w	800bf1c <HAL_UART_Init+0x1dc>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800bdd6:	6963      	ldr	r3, [r4, #20]
 800bdd8:	f033 020c 	bics.w	r2, r3, #12
 800bddc:	d100      	bne.n	800bde0 <HAL_UART_Init+0xa0>
 800bdde:	b923      	cbnz	r3, 800bdea <HAL_UART_Init+0xaa>
 800bde0:	f640 013d 	movw	r1, #2109	; 0x83d
 800bde4:	4892      	ldr	r0, [pc, #584]	; (800c030 <HAL_UART_Init+0x2f0>)
 800bde6:	f003 f8fd 	bl	800efe4 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800bdea:	69a3      	ldr	r3, [r4, #24]
 800bdec:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800bdf0:	d004      	beq.n	800bdfc <HAL_UART_Init+0xbc>
 800bdf2:	f640 013e 	movw	r1, #2110	; 0x83e
 800bdf6:	488e      	ldr	r0, [pc, #568]	; (800c030 <HAL_UART_Init+0x2f0>)
 800bdf8:	f003 f8f4 	bl	800efe4 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800bdfc:	6a23      	ldr	r3, [r4, #32]
 800bdfe:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800be02:	d004      	beq.n	800be0e <HAL_UART_Init+0xce>
 800be04:	f640 013f 	movw	r1, #2111	; 0x83f
 800be08:	4889      	ldr	r0, [pc, #548]	; (800c030 <HAL_UART_Init+0x2f0>)
 800be0a:	f003 f8eb 	bl	800efe4 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800be0e:	69e0      	ldr	r0, [r4, #28]
 800be10:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 800be14:	d005      	beq.n	800be22 <HAL_UART_Init+0xe2>
 800be16:	4886      	ldr	r0, [pc, #536]	; (800c030 <HAL_UART_Init+0x2f0>)
 800be18:	f44f 6104 	mov.w	r1, #2112	; 0x840
 800be1c:	f003 f8e2 	bl	800efe4 <assert_failed>
 800be20:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800be22:	6823      	ldr	r3, [r4, #0]
 800be24:	68a2      	ldr	r2, [r4, #8]
 800be26:	6927      	ldr	r7, [r4, #16]
 800be28:	681e      	ldr	r6, [r3, #0]
 800be2a:	6965      	ldr	r5, [r4, #20]
 800be2c:	4982      	ldr	r1, [pc, #520]	; (800c038 <HAL_UART_Init+0x2f8>)
 800be2e:	433a      	orrs	r2, r7
 800be30:	4031      	ands	r1, r6
 800be32:	432a      	orrs	r2, r5
 800be34:	430a      	orrs	r2, r1
 800be36:	4302      	orrs	r2, r0
 800be38:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800be3a:	6859      	ldr	r1, [r3, #4]
 800be3c:	68e5      	ldr	r5, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800be3e:	69a2      	ldr	r2, [r4, #24]
 800be40:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800be42:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800be46:	4329      	orrs	r1, r5
 800be48:	6059      	str	r1, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800be4a:	6899      	ldr	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800be4c:	4d77      	ldr	r5, [pc, #476]	; (800c02c <HAL_UART_Init+0x2ec>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800be4e:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800be52:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800be54:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 800be56:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800be58:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800be5a:	d03e      	beq.n	800beda <HAL_UART_Init+0x19a>
 800be5c:	4a77      	ldr	r2, [pc, #476]	; (800c03c <HAL_UART_Init+0x2fc>)
 800be5e:	4293      	cmp	r3, r2
 800be60:	f000 80f8 	beq.w	800c054 <HAL_UART_Init+0x314>
 800be64:	4a76      	ldr	r2, [pc, #472]	; (800c040 <HAL_UART_Init+0x300>)
 800be66:	4293      	cmp	r3, r2
 800be68:	f000 811c 	beq.w	800c0a4 <HAL_UART_Init+0x364>
 800be6c:	4a75      	ldr	r2, [pc, #468]	; (800c044 <HAL_UART_Init+0x304>)
 800be6e:	4293      	cmp	r3, r2
 800be70:	d05a      	beq.n	800bf28 <HAL_UART_Init+0x1e8>
 800be72:	4a75      	ldr	r2, [pc, #468]	; (800c048 <HAL_UART_Init+0x308>)
 800be74:	4293      	cmp	r3, r2
 800be76:	f000 80ca 	beq.w	800c00e <HAL_UART_Init+0x2ce>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be7a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800be7e:	f000 8168 	beq.w	800c152 <HAL_UART_Init+0x412>
    return HAL_ERROR;
 800be82:	2001      	movs	r0, #1
}
 800be84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800be86:	4a69      	ldr	r2, [pc, #420]	; (800c02c <HAL_UART_Init+0x2ec>)
 800be88:	4293      	cmp	r3, r2
 800be8a:	f43f af73 	beq.w	800bd74 <HAL_UART_Init+0x34>
 800be8e:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 800be92:	4293      	cmp	r3, r2
 800be94:	f43f af6e 	beq.w	800bd74 <HAL_UART_Init+0x34>
 800be98:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800be9c:	4293      	cmp	r3, r2
 800be9e:	f43f af69 	beq.w	800bd74 <HAL_UART_Init+0x34>
 800bea2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bea6:	4293      	cmp	r3, r2
 800bea8:	f43f af64 	beq.w	800bd74 <HAL_UART_Init+0x34>
 800beac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800beb0:	4293      	cmp	r3, r2
 800beb2:	f43f af5f 	beq.w	800bd74 <HAL_UART_Init+0x34>
 800beb6:	f44f 719b 	mov.w	r1, #310	; 0x136
 800beba:	485d      	ldr	r0, [pc, #372]	; (800c030 <HAL_UART_Init+0x2f0>)
 800bebc:	f003 f892 	bl	800efe4 <assert_failed>
 800bec0:	e758      	b.n	800bd74 <HAL_UART_Init+0x34>
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800bec2:	f640 0139 	movw	r1, #2105	; 0x839
 800bec6:	485a      	ldr	r0, [pc, #360]	; (800c030 <HAL_UART_Init+0x2f0>)
 800bec8:	f003 f88c 	bl	800efe4 <assert_failed>
 800becc:	e766      	b.n	800bd9c <HAL_UART_Init+0x5c>
    huart->Lock = HAL_UNLOCKED;
 800bece:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
    HAL_UART_MspInit(huart);
 800bed2:	4620      	mov	r0, r4
 800bed4:	f005 ff0a 	bl	8011cec <HAL_UART_MspInit>
 800bed8:	e753      	b.n	800bd82 <HAL_UART_Init+0x42>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800beda:	4a5c      	ldr	r2, [pc, #368]	; (800c04c <HAL_UART_Init+0x30c>)
 800bedc:	495c      	ldr	r1, [pc, #368]	; (800c050 <HAL_UART_Init+0x310>)
 800bede:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800bee0:	f002 0203 	and.w	r2, r2, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bee4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800bee8:	5c8a      	ldrb	r2, [r1, r2]
 800beea:	f000 80ed 	beq.w	800c0c8 <HAL_UART_Init+0x388>
    switch (clocksource)
 800beee:	2a08      	cmp	r2, #8
 800bef0:	d8c7      	bhi.n	800be82 <HAL_UART_Init+0x142>
 800bef2:	a101      	add	r1, pc, #4	; (adr r1, 800bef8 <HAL_UART_Init+0x1b8>)
 800bef4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bef8:	0800c009 	.word	0x0800c009
 800befc:	0800bf4d 	.word	0x0800bf4d
 800bf00:	0800c085 	.word	0x0800c085
 800bf04:	0800be83 	.word	0x0800be83
 800bf08:	0800c027 	.word	0x0800c027
 800bf0c:	0800be83 	.word	0x0800be83
 800bf10:	0800be83 	.word	0x0800be83
 800bf14:	0800be83 	.word	0x0800be83
 800bf18:	0800c073 	.word	0x0800c073
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800bf1c:	f640 013c 	movw	r1, #2108	; 0x83c
 800bf20:	4843      	ldr	r0, [pc, #268]	; (800c030 <HAL_UART_Init+0x2f0>)
 800bf22:	f003 f85f 	bl	800efe4 <assert_failed>
 800bf26:	e756      	b.n	800bdd6 <HAL_UART_Init+0x96>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bf28:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 800bf2c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800bf2e:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 800bf32:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800bf36:	d072      	beq.n	800c01e <HAL_UART_Init+0x2de>
 800bf38:	d95f      	bls.n	800bffa <HAL_UART_Init+0x2ba>
 800bf3a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800bf3e:	f000 8095 	beq.w	800c06c <HAL_UART_Init+0x32c>
 800bf42:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 800bf46:	f000 80cc 	beq.w	800c0e2 <HAL_UART_Init+0x3a2>
 800bf4a:	e796      	b.n	800be7a <HAL_UART_Init+0x13a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800bf4c:	f7fc fb32 	bl	80085b4 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800bf50:	e9d4 3100 	ldrd	r3, r1, [r4]
 800bf54:	eb00 0251 	add.w	r2, r0, r1, lsr #1
 800bf58:	fbb2 f2f1 	udiv	r2, r2, r1
 800bf5c:	b292      	uxth	r2, r2
 800bf5e:	60da      	str	r2, [r3, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bf60:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800bf62:	2a00      	cmp	r2, #0
 800bf64:	f040 8099 	bne.w	800c09a <HAL_UART_Init+0x35a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bf68:	685a      	ldr	r2, [r3, #4]
 800bf6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bf6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bf70:	689a      	ldr	r2, [r3, #8]
 800bf72:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bf76:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800bf78:	681a      	ldr	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf7a:	2100      	movs	r1, #0
  __HAL_UART_ENABLE(huart);
 800bf7c:	f042 0201 	orr.w	r2, r2, #1
 800bf80:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf82:	66e1      	str	r1, [r4, #108]	; 0x6c
  tickstart = HAL_GetTick();
 800bf84:	f7f9 faa4 	bl	80054d0 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bf88:	6823      	ldr	r3, [r4, #0]
 800bf8a:	681a      	ldr	r2, [r3, #0]
 800bf8c:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 800bf8e:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bf90:	d40b      	bmi.n	800bfaa <HAL_UART_Init+0x26a>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bf92:	681a      	ldr	r2, [r3, #0]
 800bf94:	0752      	lsls	r2, r2, #29
 800bf96:	d424      	bmi.n	800bfe2 <HAL_UART_Init+0x2a2>
  huart->gState  = HAL_UART_STATE_READY;
 800bf98:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800bf9a:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 800bf9c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 800bfa0:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 800bfa4:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 800bfa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bfaa:	69dd      	ldr	r5, [r3, #28]
 800bfac:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 800bfb0:	d1ef      	bne.n	800bf92 <HAL_UART_Init+0x252>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800bfb2:	f7f9 fa8d 	bl	80054d0 <HAL_GetTick>
 800bfb6:	1b80      	subs	r0, r0, r6
 800bfb8:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bfbc:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800bfbe:	d3f4      	bcc.n	800bfaa <HAL_UART_Init+0x26a>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bfc0:	681a      	ldr	r2, [r3, #0]
 800bfc2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800bfc6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfc8:	689a      	ldr	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800bfca:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfcc:	f022 0201 	bic.w	r2, r2, #1
 800bfd0:	609a      	str	r2, [r3, #8]
      return HAL_TIMEOUT;
 800bfd2:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 800bfd4:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        __HAL_UNLOCK(huart);
 800bfd8:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800bfdc:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
}
 800bfe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bfe2:	69dd      	ldr	r5, [r3, #28]
 800bfe4:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 800bfe8:	d1d6      	bne.n	800bf98 <HAL_UART_Init+0x258>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800bfea:	f7f9 fa71 	bl	80054d0 <HAL_GetTick>
 800bfee:	1b80      	subs	r0, r0, r6
 800bff0:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bff4:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800bff6:	d3f4      	bcc.n	800bfe2 <HAL_UART_Init+0x2a2>
 800bff8:	e7e2      	b.n	800bfc0 <HAL_UART_Init+0x280>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bffa:	2a00      	cmp	r2, #0
 800bffc:	f47f af3d 	bne.w	800be7a <HAL_UART_Init+0x13a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c000:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c004:	f000 80a2 	beq.w	800c14c <HAL_UART_Init+0x40c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800c008:	f7fc fabc 	bl	8008584 <HAL_RCC_GetPCLK1Freq>
 800c00c:	e7a0      	b.n	800bf50 <HAL_UART_Init+0x210>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c00e:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 800c012:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c014:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 800c018:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800c01c:	d174      	bne.n	800c108 <HAL_UART_Init+0x3c8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c01e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c022:	f000 808b 	beq.w	800c13c <HAL_UART_Init+0x3fc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800c026:	f7fc fa79 	bl	800851c <HAL_RCC_GetSysClockFreq>
 800c02a:	e791      	b.n	800bf50 <HAL_UART_Init+0x210>
 800c02c:	40013800 	.word	0x40013800
 800c030:	080151e0 	.word	0x080151e0
 800c034:	00895440 	.word	0x00895440
 800c038:	efff69f3 	.word	0xefff69f3
 800c03c:	40004400 	.word	0x40004400
 800c040:	40004800 	.word	0x40004800
 800c044:	40004c00 	.word	0x40004c00
 800c048:	40005000 	.word	0x40005000
 800c04c:	40021000 	.word	0x40021000
 800c050:	080151dc 	.word	0x080151dc
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c054:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 800c058:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c05a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800c05e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800c062:	d0dc      	beq.n	800c01e <HAL_UART_Init+0x2de>
 800c064:	d9c9      	bls.n	800bffa <HAL_UART_Init+0x2ba>
 800c066:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 800c06a:	d136      	bne.n	800c0da <HAL_UART_Init+0x39a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c06c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c070:	d067      	beq.n	800c142 <HAL_UART_Init+0x402>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800c072:	6861      	ldr	r1, [r4, #4]
 800c074:	084a      	lsrs	r2, r1, #1
 800c076:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 800c07a:	fbb2 f2f1 	udiv	r2, r2, r1
 800c07e:	b292      	uxth	r2, r2
 800c080:	60da      	str	r2, [r3, #12]
 800c082:	e76d      	b.n	800bf60 <HAL_UART_Init+0x220>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800c084:	6861      	ldr	r1, [r4, #4]
 800c086:	084a      	lsrs	r2, r1, #1
 800c088:	f502 02f4 	add.w	r2, r2, #7995392	; 0x7a0000
 800c08c:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
 800c090:	fbb2 f2f1 	udiv	r2, r2, r1
 800c094:	b292      	uxth	r2, r2
 800c096:	60da      	str	r2, [r3, #12]
 800c098:	e762      	b.n	800bf60 <HAL_UART_Init+0x220>
    UART_AdvFeatureConfig(huart);
 800c09a:	4620      	mov	r0, r4
 800c09c:	f7ff fd68 	bl	800bb70 <UART_AdvFeatureConfig>
 800c0a0:	6823      	ldr	r3, [r4, #0]
 800c0a2:	e761      	b.n	800bf68 <HAL_UART_Init+0x228>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c0a4:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 800c0a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c0aa:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 800c0ae:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 800c0b2:	d0b4      	beq.n	800c01e <HAL_UART_Init+0x2de>
 800c0b4:	d9a1      	bls.n	800bffa <HAL_UART_Init+0x2ba>
 800c0b6:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 800c0ba:	d0d7      	beq.n	800c06c <HAL_UART_Init+0x32c>
 800c0bc:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 800c0c0:	d00f      	beq.n	800c0e2 <HAL_UART_Init+0x3a2>
 800c0c2:	e6da      	b.n	800be7a <HAL_UART_Init+0x13a>
    return HAL_ERROR;
 800c0c4:	2001      	movs	r0, #1
}
 800c0c6:	4770      	bx	lr
    switch (clocksource)
 800c0c8:	2a08      	cmp	r2, #8
 800c0ca:	d842      	bhi.n	800c152 <HAL_UART_Init+0x412>
 800c0cc:	e8df f002 	tbb	[pc, r2]
 800c0d0:	410c253e 	.word	0x410c253e
 800c0d4:	41414136 	.word	0x41414136
 800c0d8:	39          	.byte	0x39
 800c0d9:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c0da:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 800c0de:	f47f aecc 	bne.w	800be7a <HAL_UART_Init+0x13a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c0e2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c0e6:	d1cd      	bne.n	800c084 <HAL_UART_Init+0x344>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800c0e8:	6861      	ldr	r1, [r4, #4]
 800c0ea:	084a      	lsrs	r2, r1, #1
 800c0ec:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
 800c0f0:	f502 5210 	add.w	r2, r2, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800c0f4:	fbb2 f2f1 	udiv	r2, r2, r1
    brrtemp = usartdiv & 0xFFF0U;
 800c0f8:	f022 010f 	bic.w	r1, r2, #15
 800c0fc:	b289      	uxth	r1, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c0fe:	f3c2 0242 	ubfx	r2, r2, #1, #3
    huart->Instance->BRR = brrtemp;
 800c102:	430a      	orrs	r2, r1
 800c104:	60da      	str	r2, [r3, #12]
 800c106:	e72b      	b.n	800bf60 <HAL_UART_Init+0x220>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c108:	f67f af77 	bls.w	800bffa <HAL_UART_Init+0x2ba>
 800c10c:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 800c110:	d0ac      	beq.n	800c06c <HAL_UART_Init+0x32c>
 800c112:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 800c116:	d0e4      	beq.n	800c0e2 <HAL_UART_Init+0x3a2>
 800c118:	e6af      	b.n	800be7a <HAL_UART_Init+0x13a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800c11a:	f7fc fa4b 	bl	80085b4 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = brrtemp;
 800c11e:	e9d4 3100 	ldrd	r3, r1, [r4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800c122:	084a      	lsrs	r2, r1, #1
 800c124:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 800c128:	fbb0 f0f1 	udiv	r0, r0, r1
    brrtemp = usartdiv & 0xFFF0U;
 800c12c:	f020 020f 	bic.w	r2, r0, #15
 800c130:	b292      	uxth	r2, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c132:	f3c0 0042 	ubfx	r0, r0, #1, #3
    huart->Instance->BRR = brrtemp;
 800c136:	4310      	orrs	r0, r2
 800c138:	60d8      	str	r0, [r3, #12]
 800c13a:	e711      	b.n	800bf60 <HAL_UART_Init+0x220>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800c13c:	f7fc f9ee 	bl	800851c <HAL_RCC_GetSysClockFreq>
 800c140:	e7ed      	b.n	800c11e <HAL_UART_Init+0x3de>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800c142:	6861      	ldr	r1, [r4, #4]
 800c144:	084a      	lsrs	r2, r1, #1
 800c146:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800c14a:	e7d3      	b.n	800c0f4 <HAL_UART_Init+0x3b4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800c14c:	f7fc fa1a 	bl	8008584 <HAL_RCC_GetPCLK1Freq>
 800c150:	e7e5      	b.n	800c11e <HAL_UART_Init+0x3de>
    huart->Instance->BRR = brrtemp;
 800c152:	2200      	movs	r2, #0
 800c154:	60da      	str	r2, [r3, #12]
    return HAL_ERROR;
 800c156:	2001      	movs	r0, #1
}
 800c158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c15a:	bf00      	nop

0800c15c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800c15c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800c15e:	f000 fe8f 	bl	800ce80 <vTaskStartScheduler>
  
  return osOK;
}
 800c162:	2000      	movs	r0, #0
 800c164:	bd08      	pop	{r3, pc}
 800c166:	bf00      	nop

0800c168 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800c168:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c16a:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 800c16e:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 800c170:	2c84      	cmp	r4, #132	; 0x84
{
 800c172:	4602      	mov	r2, r0
    fpriority += (priority - osPriorityIdle);
 800c174:	bf14      	ite	ne
 800c176:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c178:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c17a:	ad03      	add	r5, sp, #12
{
 800c17c:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c17e:	6840      	ldr	r0, [r0, #4]
 800c180:	6811      	ldr	r1, [r2, #0]
 800c182:	8a12      	ldrh	r2, [r2, #16]
 800c184:	e9cd 4500 	strd	r4, r5, [sp]
 800c188:	f000 fd38 	bl	800cbfc <xTaskCreate>
 800c18c:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800c18e:	bf0c      	ite	eq
 800c190:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 800c192:	2000      	movne	r0, #0
}
 800c194:	b005      	add	sp, #20
 800c196:	bd30      	pop	{r4, r5, pc}

0800c198 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800c198:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800c19a:	2800      	cmp	r0, #0
 800c19c:	bf08      	it	eq
 800c19e:	2001      	moveq	r0, #1
 800c1a0:	f001 f8c6 	bl	800d330 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800c1a4:	2000      	movs	r0, #0
 800c1a6:	bd08      	pop	{r3, pc}

0800c1a8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c1a8:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c1ac:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c1b0:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c1b2:	6081      	str	r1, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c1b4:	e9c0 2300 	strd	r2, r3, [r0]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c1b8:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c1bc:	4770      	bx	lr
 800c1be:	bf00      	nop

0800c1c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c1c4:	4770      	bx	lr
 800c1c6:	bf00      	nop

0800c1c8 <vListInsertEnd>:
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800c1c8:	e9d0 2300 	ldrd	r2, r3, [r0]
{
 800c1cc:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c1ce:	689c      	ldr	r4, [r3, #8]
 800c1d0:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c1d2:	689c      	ldr	r4, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 800c1d4:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800c1d6:	3201      	adds	r2, #1
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c1d8:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c1da:	6099      	str	r1, [r3, #8]
}
 800c1dc:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pvContainer = ( void * ) pxList;
 800c1e0:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800c1e2:	6002      	str	r2, [r0, #0]
}
 800c1e4:	4770      	bx	lr
 800c1e6:	bf00      	nop

0800c1e8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c1e8:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c1ea:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c1ec:	1c6b      	adds	r3, r5, #1
 800c1ee:	d011      	beq.n	800c214 <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c1f0:	f100 0208 	add.w	r2, r0, #8
 800c1f4:	e000      	b.n	800c1f8 <vListInsert+0x10>
 800c1f6:	461a      	mov	r2, r3
 800c1f8:	6853      	ldr	r3, [r2, #4]
 800c1fa:	681c      	ldr	r4, [r3, #0]
 800c1fc:	42ac      	cmp	r4, r5
 800c1fe:	d9fa      	bls.n	800c1f6 <vListInsert+0xe>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800c200:	6804      	ldr	r4, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 800c202:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800c204:	3401      	adds	r4, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c206:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c208:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800c20a:	6051      	str	r1, [r2, #4]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800c20c:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800c20e:	6004      	str	r4, [r0, #0]
}
 800c210:	bc30      	pop	{r4, r5}
 800c212:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 800c214:	6902      	ldr	r2, [r0, #16]
 800c216:	6853      	ldr	r3, [r2, #4]
 800c218:	e7f2      	b.n	800c200 <vListInsert+0x18>
 800c21a:	bf00      	nop

0800c21c <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c21c:	6843      	ldr	r3, [r0, #4]
 800c21e:	6881      	ldr	r1, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800c220:	6902      	ldr	r2, [r0, #16]
{
 800c222:	b410      	push	{r4}
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c224:	6099      	str	r1, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c226:	6881      	ldr	r1, [r0, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c228:	6854      	ldr	r4, [r2, #4]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c22a:	604b      	str	r3, [r1, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
	( pxList->uxNumberOfItems )--;
 800c22c:	6813      	ldr	r3, [r2, #0]
	if( pxList->pxIndex == pxItemToRemove )
 800c22e:	4284      	cmp	r4, r0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c230:	bf08      	it	eq
 800c232:	6051      	streq	r1, [r2, #4]
	( pxList->uxNumberOfItems )--;
 800c234:	3b01      	subs	r3, #1
	pxItemToRemove->pvContainer = NULL;
 800c236:	2100      	movs	r1, #0
 800c238:	6101      	str	r1, [r0, #16]

	return pxList->uxNumberOfItems;
}
 800c23a:	f85d 4b04 	ldr.w	r4, [sp], #4
	( pxList->uxNumberOfItems )--;
 800c23e:	6013      	str	r3, [r2, #0]
}
 800c240:	4618      	mov	r0, r3
 800c242:	4770      	bx	lr

0800c244 <xQueueGenericCreate>:
	{
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c244:	b940      	cbnz	r0, 800c258 <xQueueGenericCreate+0x14>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c24a:	f383 8811 	msr	BASEPRI, r3
 800c24e:	f3bf 8f6f 	isb	sy
 800c252:	f3bf 8f4f 	dsb	sy
 800c256:	e7fe      	b.n	800c256 <xQueueGenericCreate+0x12>
	{
 800c258:	b570      	push	{r4, r5, r6, lr}
 800c25a:	4606      	mov	r6, r0
 800c25c:	460d      	mov	r5, r1

		if( uxItemSize == ( UBaseType_t ) 0 )
 800c25e:	b151      	cbz	r1, 800c276 <xQueueGenericCreate+0x32>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c260:	fb01 f000 	mul.w	r0, r1, r0
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c264:	3048      	adds	r0, #72	; 0x48
 800c266:	f001 fc87 	bl	800db78 <pvPortMalloc>

		if( pxNewQueue != NULL )
 800c26a:	4604      	mov	r4, r0
 800c26c:	b358      	cbz	r0, 800c2c6 <xQueueGenericCreate+0x82>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800c26e:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c272:	6003      	str	r3, [r0, #0]
 800c274:	e005      	b.n	800c282 <xQueueGenericCreate+0x3e>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c276:	2048      	movs	r0, #72	; 0x48
 800c278:	f001 fc7e 	bl	800db78 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800c27c:	4604      	mov	r4, r0
 800c27e:	b310      	cbz	r0, 800c2c6 <xQueueGenericCreate+0x82>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c280:	6024      	str	r4, [r4, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
	pxNewQueue->uxItemSize = uxItemSize;
 800c282:	e9c4 650f 	strd	r6, r5, [r4, #60]	; 0x3c
	taskENTER_CRITICAL();
 800c286:	f001 fb15 	bl	800d8b4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c28a:	e9d4 130f 	ldrd	r1, r3, [r4, #60]	; 0x3c
 800c28e:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c290:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c292:	fb01 f103 	mul.w	r1, r1, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c296:	1acb      	subs	r3, r1, r3
 800c298:	4413      	add	r3, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c29a:	2000      	movs	r0, #0
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c29c:	440a      	add	r2, r1
		pxQueue->cRxLock = queueUNLOCKED;
 800c29e:	21ff      	movs	r1, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c2a0:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c2a2:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c2a4:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c2a8:	6062      	str	r2, [r4, #4]
		pxQueue->cTxLock = queueUNLOCKED;
 800c2aa:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c2ae:	f104 0010 	add.w	r0, r4, #16
 800c2b2:	f7ff ff79 	bl	800c1a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c2b6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800c2ba:	f7ff ff75 	bl	800c1a8 <vListInitialise>
	taskEXIT_CRITICAL();
 800c2be:	f001 fb1b 	bl	800d8f8 <vPortExitCritical>
	}
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c2c6:	2400      	movs	r4, #0
	}
 800c2c8:	4620      	mov	r0, r4
 800c2ca:	bd70      	pop	{r4, r5, r6, pc}

0800c2cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c2cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2d0:	b085      	sub	sp, #20
 800c2d2:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	f000 8122 	beq.w	800c51e <xQueueGenericSend+0x252>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c2da:	2900      	cmp	r1, #0
 800c2dc:	f000 8112 	beq.w	800c504 <xQueueGenericSend+0x238>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c2e0:	2b02      	cmp	r3, #2
 800c2e2:	d10b      	bne.n	800c2fc <xQueueGenericSend+0x30>
 800c2e4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c2e6:	2a01      	cmp	r2, #1
 800c2e8:	d008      	beq.n	800c2fc <xQueueGenericSend+0x30>
 800c2ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2ee:	f383 8811 	msr	BASEPRI, r3
 800c2f2:	f3bf 8f6f 	isb	sy
 800c2f6:	f3bf 8f4f 	dsb	sy
 800c2fa:	e7fe      	b.n	800c2fa <xQueueGenericSend+0x2e>
 800c2fc:	4604      	mov	r4, r0
 800c2fe:	461e      	mov	r6, r3
 800c300:	460f      	mov	r7, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c302:	f001 f9bf 	bl	800d684 <xTaskGetSchedulerState>
 800c306:	2800      	cmp	r0, #0
 800c308:	f040 80f9 	bne.w	800c4fe <xQueueGenericSend+0x232>
 800c30c:	9b01      	ldr	r3, [sp, #4]
 800c30e:	b143      	cbz	r3, 800c322 <xQueueGenericSend+0x56>
 800c310:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c314:	f383 8811 	msr	BASEPRI, r3
 800c318:	f3bf 8f6f 	isb	sy
 800c31c:	f3bf 8f4f 	dsb	sy
 800c320:	e7fe      	b.n	800c320 <xQueueGenericSend+0x54>
 800c322:	469a      	mov	sl, r3
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c324:	f001 fac6 	bl	800d8b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c328:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c32a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
 800c32c:	f8df 9314 	ldr.w	r9, [pc, #788]	; 800c644 <xQueueGenericSend+0x378>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c330:	429a      	cmp	r2, r3
		prvLockQueue( pxQueue );
 800c332:	f04f 0800 	mov.w	r8, #0
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c336:	d375      	bcc.n	800c424 <xQueueGenericSend+0x158>
 800c338:	2e02      	cmp	r6, #2
 800c33a:	f000 80f9 	beq.w	800c530 <xQueueGenericSend+0x264>
				if( xTicksToWait == ( TickType_t ) 0 )
 800c33e:	9d01      	ldr	r5, [sp, #4]
 800c340:	2d00      	cmp	r5, #0
 800c342:	f000 814c 	beq.w	800c5de <xQueueGenericSend+0x312>
				else if( xEntryTimeSet == pdFALSE )
 800c346:	f1ba 0f00 	cmp.w	sl, #0
 800c34a:	d102      	bne.n	800c352 <xQueueGenericSend+0x86>
					vTaskSetTimeOutState( &xTimeOut );
 800c34c:	a802      	add	r0, sp, #8
 800c34e:	f001 f937 	bl	800d5c0 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 800c352:	f001 fad1 	bl	800d8f8 <vPortExitCritical>
		vTaskSuspendAll();
 800c356:	f000 fe9f 	bl	800d098 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c35a:	f001 faab 	bl	800d8b4 <vPortEnterCritical>
 800c35e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c362:	2bff      	cmp	r3, #255	; 0xff
 800c364:	bf08      	it	eq
 800c366:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 800c36a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c36e:	2bff      	cmp	r3, #255	; 0xff
 800c370:	bf08      	it	eq
 800c372:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 800c376:	f001 fabf 	bl	800d8f8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c37a:	a901      	add	r1, sp, #4
 800c37c:	a802      	add	r0, sp, #8
 800c37e:	f001 f935 	bl	800d5ec <xTaskCheckForTimeOut>
 800c382:	2800      	cmp	r0, #0
 800c384:	f040 8111 	bne.w	800c5aa <xQueueGenericSend+0x2de>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c388:	f001 fa94 	bl	800d8b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c38c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c38e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c390:	429a      	cmp	r2, r3
 800c392:	d067      	beq.n	800c464 <xQueueGenericSend+0x198>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800c394:	f001 fab0 	bl	800d8f8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c398:	f001 fa8c 	bl	800d8b4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800c39c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800c3a0:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c3a2:	2d00      	cmp	r5, #0
 800c3a4:	dd11      	ble.n	800c3ca <xQueueGenericSend+0xfe>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c3a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c3a8:	b17b      	cbz	r3, 800c3ca <xQueueGenericSend+0xfe>
 800c3aa:	f104 0a24 	add.w	sl, r4, #36	; 0x24
 800c3ae:	e001      	b.n	800c3b4 <xQueueGenericSend+0xe8>
 800c3b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c3b2:	b153      	cbz	r3, 800c3ca <xQueueGenericSend+0xfe>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c3b4:	4650      	mov	r0, sl
 800c3b6:	f001 f8bf 	bl	800d538 <xTaskRemoveFromEventList>
 800c3ba:	b108      	cbz	r0, 800c3c0 <xQueueGenericSend+0xf4>
						vTaskMissedYield();
 800c3bc:	f001 f956 	bl	800d66c <vTaskMissedYield>
 800c3c0:	3d01      	subs	r5, #1
 800c3c2:	b2eb      	uxtb	r3, r5
 800c3c4:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d1f2      	bne.n	800c3b0 <xQueueGenericSend+0xe4>
		pxQueue->cTxLock = queueUNLOCKED;
 800c3ca:	23ff      	movs	r3, #255	; 0xff
 800c3cc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800c3d0:	f001 fa92 	bl	800d8f8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c3d4:	f001 fa6e 	bl	800d8b4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800c3d8:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800c3dc:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c3de:	2d00      	cmp	r5, #0
 800c3e0:	dd11      	ble.n	800c406 <xQueueGenericSend+0x13a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c3e2:	6923      	ldr	r3, [r4, #16]
 800c3e4:	b17b      	cbz	r3, 800c406 <xQueueGenericSend+0x13a>
 800c3e6:	f104 0a10 	add.w	sl, r4, #16
 800c3ea:	e001      	b.n	800c3f0 <xQueueGenericSend+0x124>
 800c3ec:	6923      	ldr	r3, [r4, #16]
 800c3ee:	b153      	cbz	r3, 800c406 <xQueueGenericSend+0x13a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c3f0:	4650      	mov	r0, sl
 800c3f2:	f001 f8a1 	bl	800d538 <xTaskRemoveFromEventList>
 800c3f6:	b108      	cbz	r0, 800c3fc <xQueueGenericSend+0x130>
					vTaskMissedYield();
 800c3f8:	f001 f938 	bl	800d66c <vTaskMissedYield>
 800c3fc:	3d01      	subs	r5, #1
 800c3fe:	b2eb      	uxtb	r3, r5
 800c400:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c402:	2b00      	cmp	r3, #0
 800c404:	d1f2      	bne.n	800c3ec <xQueueGenericSend+0x120>
		pxQueue->cRxLock = queueUNLOCKED;
 800c406:	23ff      	movs	r3, #255	; 0xff
 800c408:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800c40c:	f001 fa74 	bl	800d8f8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 800c410:	f000 ff04 	bl	800d21c <xTaskResumeAll>
		taskENTER_CRITICAL();
 800c414:	f001 fa4e 	bl	800d8b4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c418:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c41a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c41c:	429a      	cmp	r2, r3
 800c41e:	f04f 0a01 	mov.w	sl, #1
 800c422:	d289      	bcs.n	800c338 <xQueueGenericSend+0x6c>
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c424:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c426:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c428:	2a00      	cmp	r2, #0
 800c42a:	f000 8086 	beq.w	800c53a <xQueueGenericSend+0x26e>
	else if( xPosition == queueSEND_TO_BACK )
 800c42e:	2e00      	cmp	r6, #0
 800c430:	f000 80a1 	beq.w	800c576 <xQueueGenericSend+0x2aa>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c434:	4639      	mov	r1, r7
 800c436:	68e0      	ldr	r0, [r4, #12]
 800c438:	f005 fce8 	bl	8011e0c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c43c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c43e:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c440:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c442:	425b      	negs	r3, r3
 800c444:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c446:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c448:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c44a:	d202      	bcs.n	800c452 <xQueueGenericSend+0x186>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800c44c:	6862      	ldr	r2, [r4, #4]
 800c44e:	4413      	add	r3, r2
 800c450:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800c452:	2e02      	cmp	r6, #2
 800c454:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c456:	f000 80c6 	beq.w	800c5e6 <xQueueGenericSend+0x31a>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c45a:	3501      	adds	r5, #1
 800c45c:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d071      	beq.n	800c546 <xQueueGenericSend+0x27a>
 800c462:	e09b      	b.n	800c59c <xQueueGenericSend+0x2d0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c464:	f104 0a10 	add.w	sl, r4, #16
	taskEXIT_CRITICAL();
 800c468:	f001 fa46 	bl	800d8f8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c46c:	4650      	mov	r0, sl
 800c46e:	9901      	ldr	r1, [sp, #4]
 800c470:	f001 f812 	bl	800d498 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 800c474:	f001 fa1e 	bl	800d8b4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800c478:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800c47c:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c47e:	2d00      	cmp	r5, #0
 800c480:	dd11      	ble.n	800c4a6 <xQueueGenericSend+0x1da>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c482:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c484:	b17b      	cbz	r3, 800c4a6 <xQueueGenericSend+0x1da>
 800c486:	f104 0b24 	add.w	fp, r4, #36	; 0x24
 800c48a:	e001      	b.n	800c490 <xQueueGenericSend+0x1c4>
 800c48c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c48e:	b153      	cbz	r3, 800c4a6 <xQueueGenericSend+0x1da>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c490:	4658      	mov	r0, fp
 800c492:	f001 f851 	bl	800d538 <xTaskRemoveFromEventList>
 800c496:	b108      	cbz	r0, 800c49c <xQueueGenericSend+0x1d0>
						vTaskMissedYield();
 800c498:	f001 f8e8 	bl	800d66c <vTaskMissedYield>
 800c49c:	3d01      	subs	r5, #1
 800c49e:	b2eb      	uxtb	r3, r5
 800c4a0:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d1f2      	bne.n	800c48c <xQueueGenericSend+0x1c0>
		pxQueue->cTxLock = queueUNLOCKED;
 800c4a6:	23ff      	movs	r3, #255	; 0xff
 800c4a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800c4ac:	f001 fa24 	bl	800d8f8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c4b0:	f001 fa00 	bl	800d8b4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800c4b4:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800c4b8:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c4ba:	2d00      	cmp	r5, #0
 800c4bc:	dc0a      	bgt.n	800c4d4 <xQueueGenericSend+0x208>
 800c4be:	e00c      	b.n	800c4da <xQueueGenericSend+0x20e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c4c0:	4650      	mov	r0, sl
 800c4c2:	f001 f839 	bl	800d538 <xTaskRemoveFromEventList>
 800c4c6:	b108      	cbz	r0, 800c4cc <xQueueGenericSend+0x200>
					vTaskMissedYield();
 800c4c8:	f001 f8d0 	bl	800d66c <vTaskMissedYield>
 800c4cc:	3d01      	subs	r5, #1
 800c4ce:	b2eb      	uxtb	r3, r5
 800c4d0:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c4d2:	b113      	cbz	r3, 800c4da <xQueueGenericSend+0x20e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c4d4:	6923      	ldr	r3, [r4, #16]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d1f2      	bne.n	800c4c0 <xQueueGenericSend+0x1f4>
		pxQueue->cRxLock = queueUNLOCKED;
 800c4da:	23ff      	movs	r3, #255	; 0xff
 800c4dc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800c4e0:	f001 fa0a 	bl	800d8f8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 800c4e4:	f000 fe9a 	bl	800d21c <xTaskResumeAll>
 800c4e8:	2800      	cmp	r0, #0
 800c4ea:	d193      	bne.n	800c414 <xQueueGenericSend+0x148>
					portYIELD_WITHIN_API();
 800c4ec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c4f0:	f8c9 3000 	str.w	r3, [r9]
 800c4f4:	f3bf 8f4f 	dsb	sy
 800c4f8:	f3bf 8f6f 	isb	sy
 800c4fc:	e78a      	b.n	800c414 <xQueueGenericSend+0x148>
 800c4fe:	f04f 0a00 	mov.w	sl, #0
 800c502:	e70f      	b.n	800c324 <xQueueGenericSend+0x58>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c504:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800c506:	2a00      	cmp	r2, #0
 800c508:	f43f aeea 	beq.w	800c2e0 <xQueueGenericSend+0x14>
 800c50c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c510:	f383 8811 	msr	BASEPRI, r3
 800c514:	f3bf 8f6f 	isb	sy
 800c518:	f3bf 8f4f 	dsb	sy
 800c51c:	e7fe      	b.n	800c51c <xQueueGenericSend+0x250>
 800c51e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c522:	f383 8811 	msr	BASEPRI, r3
 800c526:	f3bf 8f6f 	isb	sy
 800c52a:	f3bf 8f4f 	dsb	sy
 800c52e:	e7fe      	b.n	800c52e <xQueueGenericSend+0x262>
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c530:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c532:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c534:	2a00      	cmp	r2, #0
 800c536:	f47f af7d 	bne.w	800c434 <xQueueGenericSend+0x168>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c53a:	6826      	ldr	r6, [r4, #0]
 800c53c:	3501      	adds	r5, #1
 800c53e:	b146      	cbz	r6, 800c552 <xQueueGenericSend+0x286>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c540:	6a63      	ldr	r3, [r4, #36]	; 0x24
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c542:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c544:	bb53      	cbnz	r3, 800c59c <xQueueGenericSend+0x2d0>
				taskEXIT_CRITICAL();
 800c546:	f001 f9d7 	bl	800d8f8 <vPortExitCritical>
				return pdPASS;
 800c54a:	2001      	movs	r0, #1
}
 800c54c:	b005      	add	sp, #20
 800c54e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800c552:	6860      	ldr	r0, [r4, #4]
 800c554:	f001 f8f0 	bl	800d738 <xTaskPriorityDisinherit>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c558:	6a63      	ldr	r3, [r4, #36]	; 0x24
				pxQueue->pxMutexHolder = NULL;
 800c55a:	6066      	str	r6, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c55c:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c55e:	b9eb      	cbnz	r3, 800c59c <xQueueGenericSend+0x2d0>
					else if( xYieldRequired != pdFALSE )
 800c560:	2800      	cmp	r0, #0
 800c562:	d0f0      	beq.n	800c546 <xQueueGenericSend+0x27a>
						queueYIELD_IF_USING_PREEMPTION();
 800c564:	4b37      	ldr	r3, [pc, #220]	; (800c644 <xQueueGenericSend+0x378>)
 800c566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c56a:	601a      	str	r2, [r3, #0]
 800c56c:	f3bf 8f4f 	dsb	sy
 800c570:	f3bf 8f6f 	isb	sy
 800c574:	e7e7      	b.n	800c546 <xQueueGenericSend+0x27a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800c576:	4639      	mov	r1, r7
 800c578:	68a0      	ldr	r0, [r4, #8]
 800c57a:	f005 fc47 	bl	8011e0c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c57e:	68a3      	ldr	r3, [r4, #8]
 800c580:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c582:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c584:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c586:	4293      	cmp	r3, r2
 800c588:	f105 0501 	add.w	r5, r5, #1
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c58c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c58e:	d3d7      	bcc.n	800c540 <xQueueGenericSend+0x274>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c590:	6a63      	ldr	r3, [r4, #36]	; 0x24
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c592:	6822      	ldr	r2, [r4, #0]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c594:	63a5      	str	r5, [r4, #56]	; 0x38
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c596:	60a2      	str	r2, [r4, #8]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d0d4      	beq.n	800c546 <xQueueGenericSend+0x27a>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c59c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800c5a0:	f000 ffca 	bl	800d538 <xTaskRemoveFromEventList>
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	d1dd      	bne.n	800c564 <xQueueGenericSend+0x298>
 800c5a8:	e7cd      	b.n	800c546 <xQueueGenericSend+0x27a>
	taskENTER_CRITICAL();
 800c5aa:	f001 f983 	bl	800d8b4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800c5ae:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800c5b2:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c5b4:	2d00      	cmp	r5, #0
 800c5b6:	dd1d      	ble.n	800c5f4 <xQueueGenericSend+0x328>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c5b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5ba:	b1db      	cbz	r3, 800c5f4 <xQueueGenericSend+0x328>
 800c5bc:	f104 0624 	add.w	r6, r4, #36	; 0x24
 800c5c0:	e005      	b.n	800c5ce <xQueueGenericSend+0x302>
 800c5c2:	3d01      	subs	r5, #1
 800c5c4:	b2eb      	uxtb	r3, r5
 800c5c6:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c5c8:	b1a3      	cbz	r3, 800c5f4 <xQueueGenericSend+0x328>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c5ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5cc:	b193      	cbz	r3, 800c5f4 <xQueueGenericSend+0x328>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c5ce:	4630      	mov	r0, r6
 800c5d0:	f000 ffb2 	bl	800d538 <xTaskRemoveFromEventList>
 800c5d4:	2800      	cmp	r0, #0
 800c5d6:	d0f4      	beq.n	800c5c2 <xQueueGenericSend+0x2f6>
						vTaskMissedYield();
 800c5d8:	f001 f848 	bl	800d66c <vTaskMissedYield>
 800c5dc:	e7f1      	b.n	800c5c2 <xQueueGenericSend+0x2f6>
					taskEXIT_CRITICAL();
 800c5de:	f001 f98b 	bl	800d8f8 <vPortExitCritical>
					return errQUEUE_FULL;
 800c5e2:	4628      	mov	r0, r5
 800c5e4:	e7b2      	b.n	800c54c <xQueueGenericSend+0x280>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c5e6:	2d00      	cmp	r5, #0
 800c5e8:	d1ab      	bne.n	800c542 <xQueueGenericSend+0x276>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c5ea:	2201      	movs	r2, #1
 800c5ec:	63a2      	str	r2, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d0a9      	beq.n	800c546 <xQueueGenericSend+0x27a>
 800c5f2:	e7d3      	b.n	800c59c <xQueueGenericSend+0x2d0>
		pxQueue->cTxLock = queueUNLOCKED;
 800c5f4:	23ff      	movs	r3, #255	; 0xff
 800c5f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800c5fa:	f001 f97d 	bl	800d8f8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c5fe:	f001 f959 	bl	800d8b4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800c602:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800c606:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c608:	2d00      	cmp	r5, #0
 800c60a:	dd12      	ble.n	800c632 <xQueueGenericSend+0x366>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c60c:	6923      	ldr	r3, [r4, #16]
 800c60e:	b183      	cbz	r3, 800c632 <xQueueGenericSend+0x366>
 800c610:	f104 0610 	add.w	r6, r4, #16
 800c614:	e005      	b.n	800c622 <xQueueGenericSend+0x356>
 800c616:	3d01      	subs	r5, #1
 800c618:	b2eb      	uxtb	r3, r5
 800c61a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c61c:	b14b      	cbz	r3, 800c632 <xQueueGenericSend+0x366>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c61e:	6923      	ldr	r3, [r4, #16]
 800c620:	b13b      	cbz	r3, 800c632 <xQueueGenericSend+0x366>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c622:	4630      	mov	r0, r6
 800c624:	f000 ff88 	bl	800d538 <xTaskRemoveFromEventList>
 800c628:	2800      	cmp	r0, #0
 800c62a:	d0f4      	beq.n	800c616 <xQueueGenericSend+0x34a>
					vTaskMissedYield();
 800c62c:	f001 f81e 	bl	800d66c <vTaskMissedYield>
 800c630:	e7f1      	b.n	800c616 <xQueueGenericSend+0x34a>
		pxQueue->cRxLock = queueUNLOCKED;
 800c632:	23ff      	movs	r3, #255	; 0xff
 800c634:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800c638:	f001 f95e 	bl	800d8f8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 800c63c:	f000 fdee 	bl	800d21c <xTaskResumeAll>
			return errQUEUE_FULL;
 800c640:	2000      	movs	r0, #0
 800c642:	e783      	b.n	800c54c <xQueueGenericSend+0x280>
 800c644:	e000ed04 	.word	0xe000ed04

0800c648 <xQueueCreateMutex>:
	{
 800c648:	b570      	push	{r4, r5, r6, lr}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c64a:	2048      	movs	r0, #72	; 0x48
 800c64c:	f001 fa94 	bl	800db78 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800c650:	4604      	mov	r4, r0
 800c652:	b350      	cbz	r0, 800c6aa <xQueueCreateMutex+0x62>
	pxNewQueue->uxItemSize = uxItemSize;
 800c654:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 800c656:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c658:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 800c65a:	e9c0 350f 	strd	r3, r5, [r0, #60]	; 0x3c
	taskENTER_CRITICAL();
 800c65e:	f001 f929 	bl	800d8b4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c662:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 800c666:	6821      	ldr	r1, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c668:	63a5      	str	r5, [r4, #56]	; 0x38
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c66a:	fb03 f302 	mul.w	r3, r3, r2
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c66e:	1a9a      	subs	r2, r3, r2
 800c670:	440a      	add	r2, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c672:	440b      	add	r3, r1
		pxQueue->cRxLock = queueUNLOCKED;
 800c674:	26ff      	movs	r6, #255	; 0xff
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c676:	e9c4 3101 	strd	r3, r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c67a:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c67c:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c680:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 800c684:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c688:	f7ff fd8e 	bl	800c1a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c68c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800c690:	f7ff fd8a 	bl	800c1a8 <vListInitialise>
	taskEXIT_CRITICAL();
 800c694:	f001 f930 	bl	800d8f8 <vPortExitCritical>
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c698:	e9c4 5500 	strd	r5, r5, [r4]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800c69c:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c69e:	462b      	mov	r3, r5
 800c6a0:	462a      	mov	r2, r5
 800c6a2:	4629      	mov	r1, r5
 800c6a4:	4620      	mov	r0, r4
 800c6a6:	f7ff fe11 	bl	800c2cc <xQueueGenericSend>
	}
 800c6aa:	4620      	mov	r0, r4
 800c6ac:	bd70      	pop	{r4, r5, r6, pc}
 800c6ae:	bf00      	nop

0800c6b0 <xQueueGiveMutexRecursive>:
	{
 800c6b0:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 800c6b2:	b138      	cbz	r0, 800c6c4 <xQueueGiveMutexRecursive+0x14>
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 800c6b4:	6845      	ldr	r5, [r0, #4]
 800c6b6:	4604      	mov	r4, r0
 800c6b8:	f000 ffde 	bl	800d678 <xTaskGetCurrentTaskHandle>
 800c6bc:	4285      	cmp	r5, r0
 800c6be:	d00a      	beq.n	800c6d6 <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 800c6c0:	2000      	movs	r0, #0
	}
 800c6c2:	bd38      	pop	{r3, r4, r5, pc}
 800c6c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6c8:	f383 8811 	msr	BASEPRI, r3
 800c6cc:	f3bf 8f6f 	isb	sy
 800c6d0:	f3bf 8f4f 	dsb	sy
 800c6d4:	e7fe      	b.n	800c6d4 <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.uxRecursiveCallCount )--;
 800c6d6:	68e3      	ldr	r3, [r4, #12]
 800c6d8:	3b01      	subs	r3, #1
 800c6da:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800c6dc:	b10b      	cbz	r3, 800c6e2 <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 800c6de:	2001      	movs	r0, #1
	}
 800c6e0:	bd38      	pop	{r3, r4, r5, pc}
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800c6e2:	4620      	mov	r0, r4
 800c6e4:	461a      	mov	r2, r3
 800c6e6:	4619      	mov	r1, r3
 800c6e8:	f7ff fdf0 	bl	800c2cc <xQueueGenericSend>
			xReturn = pdPASS;
 800c6ec:	2001      	movs	r0, #1
	}
 800c6ee:	bd38      	pop	{r3, r4, r5, pc}

0800c6f0 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 800c6f0:	2800      	cmp	r0, #0
 800c6f2:	d037      	beq.n	800c764 <xQueueGenericSendFromISR+0x74>
{
 800c6f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c6f8:	b341      	cbz	r1, 800c74c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c6fa:	2b02      	cmp	r3, #2
 800c6fc:	d10b      	bne.n	800c716 <xQueueGenericSendFromISR+0x26>
 800c6fe:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800c700:	2c01      	cmp	r4, #1
 800c702:	d008      	beq.n	800c716 <xQueueGenericSendFromISR+0x26>
 800c704:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c708:	f383 8811 	msr	BASEPRI, r3
 800c70c:	f3bf 8f6f 	isb	sy
 800c710:	f3bf 8f4f 	dsb	sy
 800c714:	e7fe      	b.n	800c714 <xQueueGenericSendFromISR+0x24>
 800c716:	4604      	mov	r4, r0
 800c718:	461f      	mov	r7, r3
 800c71a:	4691      	mov	r9, r2
 800c71c:	468a      	mov	sl, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c71e:	f001 f9d5 	bl	800dacc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c722:	f3ef 8811 	mrs	r8, BASEPRI
 800c726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c72a:	f383 8811 	msr	BASEPRI, r3
 800c72e:	f3bf 8f6f 	isb	sy
 800c732:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c736:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c738:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c73a:	429a      	cmp	r2, r3
 800c73c:	d31b      	bcc.n	800c776 <xQueueGenericSendFromISR+0x86>
 800c73e:	2f02      	cmp	r7, #2
 800c740:	d034      	beq.n	800c7ac <xQueueGenericSendFromISR+0xbc>
			xReturn = errQUEUE_FULL;
 800c742:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c744:	f388 8811 	msr	BASEPRI, r8
}
 800c748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c74c:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800c74e:	2c00      	cmp	r4, #0
 800c750:	d0d3      	beq.n	800c6fa <xQueueGenericSendFromISR+0xa>
	__asm volatile
 800c752:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c756:	f383 8811 	msr	BASEPRI, r3
 800c75a:	f3bf 8f6f 	isb	sy
 800c75e:	f3bf 8f4f 	dsb	sy
 800c762:	e7fe      	b.n	800c762 <xQueueGenericSendFromISR+0x72>
 800c764:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c768:	f383 8811 	msr	BASEPRI, r3
 800c76c:	f3bf 8f6f 	isb	sy
 800c770:	f3bf 8f4f 	dsb	sy
 800c774:	e7fe      	b.n	800c774 <xQueueGenericSendFromISR+0x84>
			const int8_t cTxLock = pxQueue->cTxLock;
 800c776:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c77a:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c77c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 800c77e:	b26d      	sxtb	r5, r5
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c780:	b1da      	cbz	r2, 800c7ba <xQueueGenericSendFromISR+0xca>
	else if( xPosition == queueSEND_TO_BACK )
 800c782:	b36f      	cbz	r7, 800c7e0 <xQueueGenericSendFromISR+0xf0>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c784:	4651      	mov	r1, sl
 800c786:	68e0      	ldr	r0, [r4, #12]
 800c788:	f005 fb40 	bl	8011e0c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c78c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c78e:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c790:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c792:	425b      	negs	r3, r3
 800c794:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c796:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800c798:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c79a:	d202      	bcs.n	800c7a2 <xQueueGenericSendFromISR+0xb2>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800c79c:	6862      	ldr	r2, [r4, #4]
 800c79e:	4413      	add	r3, r2
 800c7a0:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800c7a2:	2f02      	cmp	r7, #2
 800c7a4:	d10f      	bne.n	800c7c6 <xQueueGenericSendFromISR+0xd6>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c7a6:	b176      	cbz	r6, 800c7c6 <xQueueGenericSendFromISR+0xd6>
				--uxMessagesWaiting;
 800c7a8:	3e01      	subs	r6, #1
 800c7aa:	e00c      	b.n	800c7c6 <xQueueGenericSendFromISR+0xd6>
			const int8_t cTxLock = pxQueue->cTxLock;
 800c7ac:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c7b0:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c7b2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 800c7b4:	b26d      	sxtb	r5, r5
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c7b6:	2a00      	cmp	r2, #0
 800c7b8:	d1e4      	bne.n	800c784 <xQueueGenericSendFromISR+0x94>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c7ba:	6827      	ldr	r7, [r4, #0]
 800c7bc:	b91f      	cbnz	r7, 800c7c6 <xQueueGenericSendFromISR+0xd6>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800c7be:	6860      	ldr	r0, [r4, #4]
 800c7c0:	f000 ffba 	bl	800d738 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800c7c4:	6067      	str	r7, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c7c6:	3601      	adds	r6, #1
			if( cTxLock == queueUNLOCKED )
 800c7c8:	1c6b      	adds	r3, r5, #1
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800c7ca:	63a6      	str	r6, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 800c7cc:	d016      	beq.n	800c7fc <xQueueGenericSendFromISR+0x10c>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c7ce:	1c6b      	adds	r3, r5, #1
 800c7d0:	b25b      	sxtb	r3, r3
 800c7d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 800c7d6:	2001      	movs	r0, #1
	__asm volatile
 800c7d8:	f388 8811 	msr	BASEPRI, r8
}
 800c7dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800c7e0:	4651      	mov	r1, sl
 800c7e2:	68a0      	ldr	r0, [r4, #8]
 800c7e4:	f005 fb12 	bl	8011e0c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c7e8:	68a3      	ldr	r3, [r4, #8]
 800c7ea:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c7ec:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c7ee:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c7f0:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800c7f2:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c7f4:	d3e7      	bcc.n	800c7c6 <xQueueGenericSendFromISR+0xd6>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c7f6:	6823      	ldr	r3, [r4, #0]
 800c7f8:	60a3      	str	r3, [r4, #8]
 800c7fa:	e7e4      	b.n	800c7c6 <xQueueGenericSendFromISR+0xd6>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c7fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d0e9      	beq.n	800c7d6 <xQueueGenericSendFromISR+0xe6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c802:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800c806:	f000 fe97 	bl	800d538 <xTaskRemoveFromEventList>
 800c80a:	2800      	cmp	r0, #0
 800c80c:	d0e3      	beq.n	800c7d6 <xQueueGenericSendFromISR+0xe6>
							if( pxHigherPriorityTaskWoken != NULL )
 800c80e:	f1b9 0f00 	cmp.w	r9, #0
 800c812:	d0e0      	beq.n	800c7d6 <xQueueGenericSendFromISR+0xe6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c814:	2001      	movs	r0, #1
 800c816:	f8c9 0000 	str.w	r0, [r9]
 800c81a:	e793      	b.n	800c744 <xQueueGenericSendFromISR+0x54>

0800c81c <xQueueGenericReceive>:
{
 800c81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c820:	b085      	sub	sp, #20
 800c822:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 800c824:	2800      	cmp	r0, #0
 800c826:	f000 8158 	beq.w	800cada <xQueueGenericReceive+0x2be>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c82a:	2900      	cmp	r1, #0
 800c82c:	f000 8148 	beq.w	800cac0 <xQueueGenericReceive+0x2a4>
 800c830:	4604      	mov	r4, r0
 800c832:	4698      	mov	r8, r3
 800c834:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c836:	f000 ff25 	bl	800d684 <xTaskGetSchedulerState>
 800c83a:	b950      	cbnz	r0, 800c852 <xQueueGenericReceive+0x36>
 800c83c:	9b01      	ldr	r3, [sp, #4]
 800c83e:	b143      	cbz	r3, 800c852 <xQueueGenericReceive+0x36>
	__asm volatile
 800c840:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c844:	f383 8811 	msr	BASEPRI, r3
 800c848:	f3bf 8f6f 	isb	sy
 800c84c:	f3bf 8f4f 	dsb	sy
 800c850:	e7fe      	b.n	800c850 <xQueueGenericReceive+0x34>
		taskENTER_CRITICAL();
 800c852:	f001 f82f 	bl	800d8b4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c856:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c858:	2d00      	cmp	r5, #0
 800c85a:	f040 80ba 	bne.w	800c9d2 <xQueueGenericReceive+0x1b6>
				if( xTicksToWait == ( TickType_t ) 0 )
 800c85e:	9b01      	ldr	r3, [sp, #4]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d06a      	beq.n	800c93a <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
 800c864:	a802      	add	r0, sp, #8
 800c866:	f000 feab 	bl	800d5c0 <vTaskSetTimeOutState>
					portYIELD_WITHIN_API();
 800c86a:	f8df b2bc 	ldr.w	fp, [pc, #700]	; 800cb28 <xQueueGenericReceive+0x30c>
		prvLockQueue( pxQueue );
 800c86e:	46aa      	mov	sl, r5
 800c870:	f104 0624 	add.w	r6, r4, #36	; 0x24
		taskEXIT_CRITICAL();
 800c874:	f001 f840 	bl	800d8f8 <vPortExitCritical>
		vTaskSuspendAll();
 800c878:	f000 fc0e 	bl	800d098 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c87c:	f001 f81a 	bl	800d8b4 <vPortEnterCritical>
 800c880:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c884:	2bff      	cmp	r3, #255	; 0xff
 800c886:	bf08      	it	eq
 800c888:	f884 a044 	strbeq.w	sl, [r4, #68]	; 0x44
 800c88c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c890:	2bff      	cmp	r3, #255	; 0xff
 800c892:	bf08      	it	eq
 800c894:	f884 a045 	strbeq.w	sl, [r4, #69]	; 0x45
 800c898:	f001 f82e 	bl	800d8f8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c89c:	a901      	add	r1, sp, #4
 800c89e:	a802      	add	r0, sp, #8
 800c8a0:	f000 fea4 	bl	800d5ec <xTaskCheckForTimeOut>
 800c8a4:	2800      	cmp	r0, #0
 800c8a6:	d14e      	bne.n	800c946 <xQueueGenericReceive+0x12a>
	taskENTER_CRITICAL();
 800c8a8:	f001 f804 	bl	800d8b4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c8ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	f000 80b9 	beq.w	800ca26 <xQueueGenericReceive+0x20a>
	taskEXIT_CRITICAL();
 800c8b4:	f001 f820 	bl	800d8f8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c8b8:	f000 fffc 	bl	800d8b4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800c8bc:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800c8c0:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c8c2:	2d00      	cmp	r5, #0
 800c8c4:	dc0a      	bgt.n	800c8dc <xQueueGenericReceive+0xc0>
 800c8c6:	e00c      	b.n	800c8e2 <xQueueGenericReceive+0xc6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c8c8:	4630      	mov	r0, r6
 800c8ca:	f000 fe35 	bl	800d538 <xTaskRemoveFromEventList>
 800c8ce:	b108      	cbz	r0, 800c8d4 <xQueueGenericReceive+0xb8>
						vTaskMissedYield();
 800c8d0:	f000 fecc 	bl	800d66c <vTaskMissedYield>
 800c8d4:	3d01      	subs	r5, #1
 800c8d6:	b2eb      	uxtb	r3, r5
 800c8d8:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c8da:	b113      	cbz	r3, 800c8e2 <xQueueGenericReceive+0xc6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c8dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d1f2      	bne.n	800c8c8 <xQueueGenericReceive+0xac>
		pxQueue->cTxLock = queueUNLOCKED;
 800c8e2:	23ff      	movs	r3, #255	; 0xff
 800c8e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800c8e8:	f001 f806 	bl	800d8f8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c8ec:	f000 ffe2 	bl	800d8b4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800c8f0:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800c8f4:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c8f6:	2d00      	cmp	r5, #0
 800c8f8:	dd10      	ble.n	800c91c <xQueueGenericReceive+0x100>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c8fa:	6923      	ldr	r3, [r4, #16]
 800c8fc:	b173      	cbz	r3, 800c91c <xQueueGenericReceive+0x100>
 800c8fe:	f104 0910 	add.w	r9, r4, #16
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c902:	4648      	mov	r0, r9
 800c904:	f000 fe18 	bl	800d538 <xTaskRemoveFromEventList>
 800c908:	b108      	cbz	r0, 800c90e <xQueueGenericReceive+0xf2>
					vTaskMissedYield();
 800c90a:	f000 feaf 	bl	800d66c <vTaskMissedYield>
 800c90e:	3d01      	subs	r5, #1
 800c910:	b2eb      	uxtb	r3, r5
 800c912:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c914:	b113      	cbz	r3, 800c91c <xQueueGenericReceive+0x100>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c916:	6923      	ldr	r3, [r4, #16]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d1f2      	bne.n	800c902 <xQueueGenericReceive+0xe6>
		pxQueue->cRxLock = queueUNLOCKED;
 800c91c:	23ff      	movs	r3, #255	; 0xff
 800c91e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800c922:	f000 ffe9 	bl	800d8f8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 800c926:	f000 fc79 	bl	800d21c <xTaskResumeAll>
		taskENTER_CRITICAL();
 800c92a:	f000 ffc3 	bl	800d8b4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c92e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c930:	2d00      	cmp	r5, #0
 800c932:	d14e      	bne.n	800c9d2 <xQueueGenericReceive+0x1b6>
				if( xTicksToWait == ( TickType_t ) 0 )
 800c934:	9b01      	ldr	r3, [sp, #4]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d19c      	bne.n	800c874 <xQueueGenericReceive+0x58>
					taskEXIT_CRITICAL();
 800c93a:	f000 ffdd 	bl	800d8f8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800c93e:	2000      	movs	r0, #0
}
 800c940:	b005      	add	sp, #20
 800c942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	taskENTER_CRITICAL();
 800c946:	f000 ffb5 	bl	800d8b4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800c94a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800c94e:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c950:	2d00      	cmp	r5, #0
 800c952:	dc0a      	bgt.n	800c96a <xQueueGenericReceive+0x14e>
 800c954:	e00c      	b.n	800c970 <xQueueGenericReceive+0x154>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c956:	4630      	mov	r0, r6
 800c958:	f000 fdee 	bl	800d538 <xTaskRemoveFromEventList>
 800c95c:	b108      	cbz	r0, 800c962 <xQueueGenericReceive+0x146>
						vTaskMissedYield();
 800c95e:	f000 fe85 	bl	800d66c <vTaskMissedYield>
 800c962:	3d01      	subs	r5, #1
 800c964:	b2eb      	uxtb	r3, r5
 800c966:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c968:	b113      	cbz	r3, 800c970 <xQueueGenericReceive+0x154>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c96a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d1f2      	bne.n	800c956 <xQueueGenericReceive+0x13a>
		pxQueue->cTxLock = queueUNLOCKED;
 800c970:	23ff      	movs	r3, #255	; 0xff
 800c972:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800c976:	f000 ffbf 	bl	800d8f8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800c97a:	f000 ff9b 	bl	800d8b4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800c97e:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800c982:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c984:	2d00      	cmp	r5, #0
 800c986:	dd11      	ble.n	800c9ac <xQueueGenericReceive+0x190>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c988:	6923      	ldr	r3, [r4, #16]
 800c98a:	b17b      	cbz	r3, 800c9ac <xQueueGenericReceive+0x190>
 800c98c:	f104 0910 	add.w	r9, r4, #16
 800c990:	e001      	b.n	800c996 <xQueueGenericReceive+0x17a>
 800c992:	6923      	ldr	r3, [r4, #16]
 800c994:	b153      	cbz	r3, 800c9ac <xQueueGenericReceive+0x190>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c996:	4648      	mov	r0, r9
 800c998:	f000 fdce 	bl	800d538 <xTaskRemoveFromEventList>
 800c99c:	b108      	cbz	r0, 800c9a2 <xQueueGenericReceive+0x186>
					vTaskMissedYield();
 800c99e:	f000 fe65 	bl	800d66c <vTaskMissedYield>
 800c9a2:	3d01      	subs	r5, #1
 800c9a4:	b2eb      	uxtb	r3, r5
 800c9a6:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d1f2      	bne.n	800c992 <xQueueGenericReceive+0x176>
		pxQueue->cRxLock = queueUNLOCKED;
 800c9ac:	23ff      	movs	r3, #255	; 0xff
 800c9ae:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800c9b2:	f000 ffa1 	bl	800d8f8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 800c9b6:	f000 fc31 	bl	800d21c <xTaskResumeAll>
	taskENTER_CRITICAL();
 800c9ba:	f000 ff7b 	bl	800d8b4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c9be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d0ba      	beq.n	800c93a <xQueueGenericReceive+0x11e>
	taskEXIT_CRITICAL();
 800c9c4:	f000 ff98 	bl	800d8f8 <vPortExitCritical>
		taskENTER_CRITICAL();
 800c9c8:	f000 ff74 	bl	800d8b4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c9cc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c9ce:	2d00      	cmp	r5, #0
 800c9d0:	d0b0      	beq.n	800c934 <xQueueGenericReceive+0x118>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c9d2:	6c22      	ldr	r2, [r4, #64]	; 0x40
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800c9d4:	68e6      	ldr	r6, [r4, #12]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c9d6:	b152      	cbz	r2, 800c9ee <xQueueGenericReceive+0x1d2>
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c9d8:	6861      	ldr	r1, [r4, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800c9da:	18b3      	adds	r3, r6, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c9dc:	428b      	cmp	r3, r1
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800c9de:	60e3      	str	r3, [r4, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800c9e0:	bf24      	itt	cs
 800c9e2:	6823      	ldrcs	r3, [r4, #0]
 800c9e4:	60e3      	strcs	r3, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800c9e6:	4638      	mov	r0, r7
 800c9e8:	68e1      	ldr	r1, [r4, #12]
 800c9ea:	f005 fa0f 	bl	8011e0c <memcpy>
				if( xJustPeeking == pdFALSE )
 800c9ee:	f1b8 0f00 	cmp.w	r8, #0
 800c9f2:	f040 8083 	bne.w	800cafc <xQueueGenericReceive+0x2e0>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c9f6:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800c9f8:	3d01      	subs	r5, #1
 800c9fa:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	f000 8086 	beq.w	800cb0e <xQueueGenericReceive+0x2f2>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca02:	6923      	ldr	r3, [r4, #16]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d07c      	beq.n	800cb02 <xQueueGenericReceive+0x2e6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca08:	f104 0010 	add.w	r0, r4, #16
 800ca0c:	f000 fd94 	bl	800d538 <xTaskRemoveFromEventList>
 800ca10:	2800      	cmp	r0, #0
 800ca12:	d076      	beq.n	800cb02 <xQueueGenericReceive+0x2e6>
							queueYIELD_IF_USING_PREEMPTION();
 800ca14:	4b44      	ldr	r3, [pc, #272]	; (800cb28 <xQueueGenericReceive+0x30c>)
 800ca16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca1a:	601a      	str	r2, [r3, #0]
 800ca1c:	f3bf 8f4f 	dsb	sy
 800ca20:	f3bf 8f6f 	isb	sy
 800ca24:	e06d      	b.n	800cb02 <xQueueGenericReceive+0x2e6>
	taskEXIT_CRITICAL();
 800ca26:	f000 ff67 	bl	800d8f8 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ca2a:	6823      	ldr	r3, [r4, #0]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d05d      	beq.n	800caec <xQueueGenericReceive+0x2d0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ca30:	9901      	ldr	r1, [sp, #4]
 800ca32:	4630      	mov	r0, r6
 800ca34:	f000 fd30 	bl	800d498 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 800ca38:	f000 ff3c 	bl	800d8b4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800ca3c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800ca40:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ca42:	2d00      	cmp	r5, #0
 800ca44:	dc0a      	bgt.n	800ca5c <xQueueGenericReceive+0x240>
 800ca46:	e00c      	b.n	800ca62 <xQueueGenericReceive+0x246>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ca48:	4630      	mov	r0, r6
 800ca4a:	f000 fd75 	bl	800d538 <xTaskRemoveFromEventList>
 800ca4e:	b108      	cbz	r0, 800ca54 <xQueueGenericReceive+0x238>
						vTaskMissedYield();
 800ca50:	f000 fe0c 	bl	800d66c <vTaskMissedYield>
 800ca54:	3d01      	subs	r5, #1
 800ca56:	b2eb      	uxtb	r3, r5
 800ca58:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ca5a:	b113      	cbz	r3, 800ca62 <xQueueGenericReceive+0x246>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ca5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d1f2      	bne.n	800ca48 <xQueueGenericReceive+0x22c>
		pxQueue->cTxLock = queueUNLOCKED;
 800ca62:	23ff      	movs	r3, #255	; 0xff
 800ca64:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800ca68:	f000 ff46 	bl	800d8f8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800ca6c:	f000 ff22 	bl	800d8b4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800ca70:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800ca74:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ca76:	2d00      	cmp	r5, #0
 800ca78:	dd10      	ble.n	800ca9c <xQueueGenericReceive+0x280>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca7a:	6923      	ldr	r3, [r4, #16]
 800ca7c:	b173      	cbz	r3, 800ca9c <xQueueGenericReceive+0x280>
 800ca7e:	f104 0910 	add.w	r9, r4, #16
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca82:	4648      	mov	r0, r9
 800ca84:	f000 fd58 	bl	800d538 <xTaskRemoveFromEventList>
 800ca88:	b108      	cbz	r0, 800ca8e <xQueueGenericReceive+0x272>
					vTaskMissedYield();
 800ca8a:	f000 fdef 	bl	800d66c <vTaskMissedYield>
 800ca8e:	3d01      	subs	r5, #1
 800ca90:	b2eb      	uxtb	r3, r5
 800ca92:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ca94:	b113      	cbz	r3, 800ca9c <xQueueGenericReceive+0x280>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca96:	6923      	ldr	r3, [r4, #16]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d1f2      	bne.n	800ca82 <xQueueGenericReceive+0x266>
		pxQueue->cRxLock = queueUNLOCKED;
 800ca9c:	23ff      	movs	r3, #255	; 0xff
 800ca9e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800caa2:	f000 ff29 	bl	800d8f8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 800caa6:	f000 fbb9 	bl	800d21c <xTaskResumeAll>
 800caaa:	2800      	cmp	r0, #0
 800caac:	d18c      	bne.n	800c9c8 <xQueueGenericReceive+0x1ac>
					portYIELD_WITHIN_API();
 800caae:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800cab2:	f8cb 3000 	str.w	r3, [fp]
 800cab6:	f3bf 8f4f 	dsb	sy
 800caba:	f3bf 8f6f 	isb	sy
 800cabe:	e783      	b.n	800c9c8 <xQueueGenericReceive+0x1ac>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cac0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800cac2:	2a00      	cmp	r2, #0
 800cac4:	f43f aeb4 	beq.w	800c830 <xQueueGenericReceive+0x14>
 800cac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cacc:	f383 8811 	msr	BASEPRI, r3
 800cad0:	f3bf 8f6f 	isb	sy
 800cad4:	f3bf 8f4f 	dsb	sy
 800cad8:	e7fe      	b.n	800cad8 <xQueueGenericReceive+0x2bc>
 800cada:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cade:	f383 8811 	msr	BASEPRI, r3
 800cae2:	f3bf 8f6f 	isb	sy
 800cae6:	f3bf 8f4f 	dsb	sy
 800caea:	e7fe      	b.n	800caea <xQueueGenericReceive+0x2ce>
						taskENTER_CRITICAL();
 800caec:	f000 fee2 	bl	800d8b4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800caf0:	6860      	ldr	r0, [r4, #4]
 800caf2:	f000 fdd7 	bl	800d6a4 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 800caf6:	f000 feff 	bl	800d8f8 <vPortExitCritical>
 800cafa:	e799      	b.n	800ca30 <xQueueGenericReceive+0x214>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cafc:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800cafe:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cb00:	b94b      	cbnz	r3, 800cb16 <xQueueGenericReceive+0x2fa>
				taskEXIT_CRITICAL();
 800cb02:	f000 fef9 	bl	800d8f8 <vPortExitCritical>
				return pdPASS;
 800cb06:	2001      	movs	r0, #1
}
 800cb08:	b005      	add	sp, #20
 800cb0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800cb0e:	f000 fe6b 	bl	800d7e8 <pvTaskIncrementMutexHeldCount>
 800cb12:	6060      	str	r0, [r4, #4]
 800cb14:	e775      	b.n	800ca02 <xQueueGenericReceive+0x1e6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cb16:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800cb1a:	f000 fd0d 	bl	800d538 <xTaskRemoveFromEventList>
 800cb1e:	2800      	cmp	r0, #0
 800cb20:	f47f af78 	bne.w	800ca14 <xQueueGenericReceive+0x1f8>
 800cb24:	e7ed      	b.n	800cb02 <xQueueGenericReceive+0x2e6>
 800cb26:	bf00      	nop
 800cb28:	e000ed04 	.word	0xe000ed04

0800cb2c <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 800cb2c:	b190      	cbz	r0, 800cb54 <xQueueTakeMutexRecursive+0x28>
	{
 800cb2e:	b570      	push	{r4, r5, r6, lr}
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800cb30:	6846      	ldr	r6, [r0, #4]
 800cb32:	4604      	mov	r4, r0
 800cb34:	460d      	mov	r5, r1
 800cb36:	f000 fd9f 	bl	800d678 <xTaskGetCurrentTaskHandle>
 800cb3a:	4286      	cmp	r6, r0
 800cb3c:	d013      	beq.n	800cb66 <xQueueTakeMutexRecursive+0x3a>
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
 800cb3e:	2300      	movs	r3, #0
 800cb40:	462a      	mov	r2, r5
 800cb42:	4619      	mov	r1, r3
 800cb44:	4620      	mov	r0, r4
 800cb46:	f7ff fe69 	bl	800c81c <xQueueGenericReceive>
			if( xReturn != pdFAIL )
 800cb4a:	b110      	cbz	r0, 800cb52 <xQueueTakeMutexRecursive+0x26>
				( pxMutex->u.uxRecursiveCallCount )++;
 800cb4c:	68e3      	ldr	r3, [r4, #12]
 800cb4e:	3301      	adds	r3, #1
 800cb50:	60e3      	str	r3, [r4, #12]
	}
 800cb52:	bd70      	pop	{r4, r5, r6, pc}
 800cb54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb58:	f383 8811 	msr	BASEPRI, r3
 800cb5c:	f3bf 8f6f 	isb	sy
 800cb60:	f3bf 8f4f 	dsb	sy
 800cb64:	e7fe      	b.n	800cb64 <xQueueTakeMutexRecursive+0x38>
			( pxMutex->u.uxRecursiveCallCount )++;
 800cb66:	68e3      	ldr	r3, [r4, #12]
 800cb68:	3301      	adds	r3, #1
 800cb6a:	60e3      	str	r3, [r4, #12]
			xReturn = pdPASS;
 800cb6c:	2001      	movs	r0, #1
	}
 800cb6e:	bd70      	pop	{r4, r5, r6, pc}

0800cb70 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cb70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cb72:	4b1b      	ldr	r3, [pc, #108]	; (800cbe0 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cb74:	4e1b      	ldr	r6, [pc, #108]	; (800cbe4 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 800cb76:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cb78:	6833      	ldr	r3, [r6, #0]
{
 800cb7a:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cb7c:	1d18      	adds	r0, r3, #4
{
 800cb7e:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cb80:	f7ff fb4c 	bl	800c21c <uxListRemove>
 800cb84:	b940      	cbnz	r0, 800cb98 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800cb86:	6833      	ldr	r3, [r6, #0]
 800cb88:	4917      	ldr	r1, [pc, #92]	; (800cbe8 <prvAddCurrentTaskToDelayedList+0x78>)
 800cb8a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800cb8c:	680b      	ldr	r3, [r1, #0]
 800cb8e:	2201      	movs	r2, #1
 800cb90:	4082      	lsls	r2, r0
 800cb92:	ea23 0302 	bic.w	r3, r3, r2
 800cb96:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cb98:	1c6b      	adds	r3, r5, #1
 800cb9a:	d017      	beq.n	800cbcc <prvAddCurrentTaskToDelayedList+0x5c>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cb9c:	6833      	ldr	r3, [r6, #0]
 800cb9e:	1964      	adds	r4, r4, r5
 800cba0:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800cba2:	d20b      	bcs.n	800cbbc <prvAddCurrentTaskToDelayedList+0x4c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cba4:	4b11      	ldr	r3, [pc, #68]	; (800cbec <prvAddCurrentTaskToDelayedList+0x7c>)
 800cba6:	6818      	ldr	r0, [r3, #0]
 800cba8:	6831      	ldr	r1, [r6, #0]
 800cbaa:	3104      	adds	r1, #4
 800cbac:	f7ff fb1c 	bl	800c1e8 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 800cbb0:	4b0f      	ldr	r3, [pc, #60]	; (800cbf0 <prvAddCurrentTaskToDelayedList+0x80>)
 800cbb2:	681a      	ldr	r2, [r3, #0]
 800cbb4:	42a2      	cmp	r2, r4
				{
					xNextTaskUnblockTime = xTimeToWake;
 800cbb6:	bf88      	it	hi
 800cbb8:	601c      	strhi	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cbba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cbbc:	4b0d      	ldr	r3, [pc, #52]	; (800cbf4 <prvAddCurrentTaskToDelayedList+0x84>)
 800cbbe:	6818      	ldr	r0, [r3, #0]
 800cbc0:	6831      	ldr	r1, [r6, #0]
}
 800cbc2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cbc6:	3104      	adds	r1, #4
 800cbc8:	f7ff bb0e 	b.w	800c1e8 <vListInsert>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cbcc:	2f00      	cmp	r7, #0
 800cbce:	d0e5      	beq.n	800cb9c <prvAddCurrentTaskToDelayedList+0x2c>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cbd0:	6831      	ldr	r1, [r6, #0]
 800cbd2:	4809      	ldr	r0, [pc, #36]	; (800cbf8 <prvAddCurrentTaskToDelayedList+0x88>)
 800cbd4:	3104      	adds	r1, #4
}
 800cbd6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cbda:	f7ff baf5 	b.w	800c1c8 <vListInsertEnd>
 800cbde:	bf00      	nop
 800cbe0:	20000994 	.word	0x20000994
 800cbe4:	20000870 	.word	0x20000870
 800cbe8:	2000091c 	.word	0x2000091c
 800cbec:	20000874 	.word	0x20000874
 800cbf0:	2000094c 	.word	0x2000094c
 800cbf4:	20000878 	.word	0x20000878
 800cbf8:	2000096c 	.word	0x2000096c

0800cbfc <xTaskCreate>:
	{
 800cbfc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc00:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 800cc04:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc06:	4650      	mov	r0, sl
	{
 800cc08:	460d      	mov	r5, r1
 800cc0a:	4699      	mov	r9, r3
 800cc0c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc0e:	f000 ffb3 	bl	800db78 <pvPortMalloc>
			if( pxStack != NULL )
 800cc12:	2800      	cmp	r0, #0
 800cc14:	f000 810e 	beq.w	800ce34 <xTaskCreate+0x238>
 800cc18:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800cc1a:	20b4      	movs	r0, #180	; 0xb4
 800cc1c:	f000 ffac 	bl	800db78 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800cc20:	4604      	mov	r4, r0
 800cc22:	2800      	cmp	r0, #0
 800cc24:	f000 80da 	beq.w	800cddc <xTaskCreate+0x1e0>
					pxNewTCB->pxStack = pxStack;
 800cc28:	6306      	str	r6, [r0, #48]	; 0x30
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc2a:	782b      	ldrb	r3, [r5, #0]
 800cc2c:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800cc30:	f1aa 0a04 	sub.w	sl, sl, #4
		if( pcName[ x ] == 0x00 )
 800cc34:	782b      	ldrb	r3, [r5, #0]
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800cc36:	4456      	add	r6, sl
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800cc38:	f026 0607 	bic.w	r6, r6, #7
		if( pcName[ x ] == 0x00 )
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d04d      	beq.n	800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc40:	786b      	ldrb	r3, [r5, #1]
 800cc42:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
		if( pcName[ x ] == 0x00 )
 800cc46:	786b      	ldrb	r3, [r5, #1]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d047      	beq.n	800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc4c:	78ab      	ldrb	r3, [r5, #2]
 800cc4e:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
		if( pcName[ x ] == 0x00 )
 800cc52:	78ab      	ldrb	r3, [r5, #2]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d041      	beq.n	800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc58:	78eb      	ldrb	r3, [r5, #3]
 800cc5a:	f880 3037 	strb.w	r3, [r0, #55]	; 0x37
		if( pcName[ x ] == 0x00 )
 800cc5e:	78eb      	ldrb	r3, [r5, #3]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d03b      	beq.n	800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc64:	792b      	ldrb	r3, [r5, #4]
 800cc66:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
		if( pcName[ x ] == 0x00 )
 800cc6a:	792b      	ldrb	r3, [r5, #4]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d035      	beq.n	800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc70:	796b      	ldrb	r3, [r5, #5]
 800cc72:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
		if( pcName[ x ] == 0x00 )
 800cc76:	796b      	ldrb	r3, [r5, #5]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d02f      	beq.n	800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc7c:	79ab      	ldrb	r3, [r5, #6]
 800cc7e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
		if( pcName[ x ] == 0x00 )
 800cc82:	79ab      	ldrb	r3, [r5, #6]
 800cc84:	b353      	cbz	r3, 800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc86:	79eb      	ldrb	r3, [r5, #7]
 800cc88:	f880 303b 	strb.w	r3, [r0, #59]	; 0x3b
		if( pcName[ x ] == 0x00 )
 800cc8c:	79eb      	ldrb	r3, [r5, #7]
 800cc8e:	b32b      	cbz	r3, 800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc90:	7a2b      	ldrb	r3, [r5, #8]
 800cc92:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
		if( pcName[ x ] == 0x00 )
 800cc96:	7a2b      	ldrb	r3, [r5, #8]
 800cc98:	b303      	cbz	r3, 800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc9a:	7a6b      	ldrb	r3, [r5, #9]
 800cc9c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
		if( pcName[ x ] == 0x00 )
 800cca0:	7a6b      	ldrb	r3, [r5, #9]
 800cca2:	b1db      	cbz	r3, 800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cca4:	7aab      	ldrb	r3, [r5, #10]
 800cca6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
		if( pcName[ x ] == 0x00 )
 800ccaa:	7aab      	ldrb	r3, [r5, #10]
 800ccac:	b1b3      	cbz	r3, 800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ccae:	7aeb      	ldrb	r3, [r5, #11]
 800ccb0:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
		if( pcName[ x ] == 0x00 )
 800ccb4:	7aeb      	ldrb	r3, [r5, #11]
 800ccb6:	b18b      	cbz	r3, 800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ccb8:	7b2b      	ldrb	r3, [r5, #12]
 800ccba:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
		if( pcName[ x ] == 0x00 )
 800ccbe:	7b2b      	ldrb	r3, [r5, #12]
 800ccc0:	b163      	cbz	r3, 800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ccc2:	7b6b      	ldrb	r3, [r5, #13]
 800ccc4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
		if( pcName[ x ] == 0x00 )
 800ccc8:	7b6b      	ldrb	r3, [r5, #13]
 800ccca:	b13b      	cbz	r3, 800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cccc:	7bab      	ldrb	r3, [r5, #14]
 800ccce:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
		if( pcName[ x ] == 0x00 )
 800ccd2:	7bab      	ldrb	r3, [r5, #14]
 800ccd4:	b113      	cbz	r3, 800ccdc <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ccd6:	7beb      	ldrb	r3, [r5, #15]
 800ccd8:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 800ccdc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800ccde:	2d06      	cmp	r5, #6
 800cce0:	bf28      	it	cs
 800cce2:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cce4:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cce8:	f104 0a04 	add.w	sl, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 800ccec:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800ccee:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ccf0:	4650      	mov	r0, sl
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ccf2:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 800ccf6:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ccfa:	f7ff fa61 	bl	800c1c0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccfe:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cd02:	f104 0018 	add.w	r0, r4, #24
 800cd06:	f7ff fa5b 	bl	800c1c0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd0a:	61a5      	str	r5, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 800cd0c:	f8c4 b0ac 	str.w	fp, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cd10:	4659      	mov	r1, fp
 800cd12:	2260      	movs	r2, #96	; 0x60
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cd14:	f884 b0b0 	strb.w	fp, [r4, #176]	; 0xb0
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cd18:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cd1a:	6264      	str	r4, [r4, #36]	; 0x24
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cd1c:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 800cd20:	f005 f87f 	bl	8011e22 <memset>
 800cd24:	4d45      	ldr	r5, [pc, #276]	; (800ce3c <xTaskCreate+0x240>)
 800cd26:	4b46      	ldr	r3, [pc, #280]	; (800ce40 <xTaskCreate+0x244>)
 800cd28:	4a46      	ldr	r2, [pc, #280]	; (800ce44 <xTaskCreate+0x248>)
 800cd2a:	6522      	str	r2, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cd2c:	4641      	mov	r1, r8
 800cd2e:	464a      	mov	r2, r9
 800cd30:	4630      	mov	r0, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cd32:	e9c4 5315 	strd	r5, r3, [r4, #84]	; 0x54
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cd36:	f000 fd95 	bl	800d864 <pxPortInitialiseStack>
 800cd3a:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800cd3c:	b107      	cbz	r7, 800cd40 <xTaskCreate+0x144>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cd3e:	603c      	str	r4, [r7, #0]
	taskENTER_CRITICAL();
 800cd40:	f000 fdb8 	bl	800d8b4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800cd44:	4a40      	ldr	r2, [pc, #256]	; (800ce48 <xTaskCreate+0x24c>)
		if( pxCurrentTCB == NULL )
 800cd46:	4e41      	ldr	r6, [pc, #260]	; (800ce4c <xTaskCreate+0x250>)
		uxCurrentNumberOfTasks++;
 800cd48:	6813      	ldr	r3, [r2, #0]
 800cd4a:	3301      	adds	r3, #1
 800cd4c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cd4e:	6833      	ldr	r3, [r6, #0]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d03a      	beq.n	800cdca <xTaskCreate+0x1ce>
			if( xSchedulerRunning == pdFALSE )
 800cd54:	4f3e      	ldr	r7, [pc, #248]	; (800ce50 <xTaskCreate+0x254>)
 800cd56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800cd58:	683a      	ldr	r2, [r7, #0]
 800cd5a:	b35a      	cbz	r2, 800cdb4 <xTaskCreate+0x1b8>
 800cd5c:	f8df 8114 	ldr.w	r8, [pc, #276]	; 800ce74 <xTaskCreate+0x278>
		uxTaskNumber++;
 800cd60:	4a3c      	ldr	r2, [pc, #240]	; (800ce54 <xTaskCreate+0x258>)
		prvAddTaskToReadyList( pxNewTCB );
 800cd62:	f8df c114 	ldr.w	ip, [pc, #276]	; 800ce78 <xTaskCreate+0x27c>
		uxTaskNumber++;
 800cd66:	6810      	ldr	r0, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800cd68:	f8dc e000 	ldr.w	lr, [ip]
 800cd6c:	2501      	movs	r5, #1
		uxTaskNumber++;
 800cd6e:	4428      	add	r0, r5
 800cd70:	6010      	str	r0, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800cd72:	fa05 f203 	lsl.w	r2, r5, r3
 800cd76:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800cd7a:	ea42 020e 	orr.w	r2, r2, lr
 800cd7e:	eb08 0083 	add.w	r0, r8, r3, lsl #2
 800cd82:	4651      	mov	r1, sl
 800cd84:	f8cc 2000 	str.w	r2, [ip]
 800cd88:	f7ff fa1e 	bl	800c1c8 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800cd8c:	f000 fdb4 	bl	800d8f8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800cd90:	683b      	ldr	r3, [r7, #0]
 800cd92:	b1bb      	cbz	r3, 800cdc4 <xTaskCreate+0x1c8>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cd94:	6832      	ldr	r2, [r6, #0]
 800cd96:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800cd98:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800cd9a:	429a      	cmp	r2, r3
 800cd9c:	d212      	bcs.n	800cdc4 <xTaskCreate+0x1c8>
			taskYIELD_IF_USING_PREEMPTION();
 800cd9e:	4b2e      	ldr	r3, [pc, #184]	; (800ce58 <xTaskCreate+0x25c>)
 800cda0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cda4:	601a      	str	r2, [r3, #0]
 800cda6:	f3bf 8f4f 	dsb	sy
 800cdaa:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
 800cdae:	4628      	mov	r0, r5
	}
 800cdb0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cdb4:	6832      	ldr	r2, [r6, #0]
 800cdb6:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 800ce74 <xTaskCreate+0x278>
 800cdba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800cdbc:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 800cdbe:	bf98      	it	ls
 800cdc0:	6034      	strls	r4, [r6, #0]
 800cdc2:	e7cd      	b.n	800cd60 <xTaskCreate+0x164>
			xReturn = pdPASS;
 800cdc4:	4628      	mov	r0, r5
	}
 800cdc6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			pxCurrentTCB = pxNewTCB;
 800cdca:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cdcc:	6813      	ldr	r3, [r2, #0]
 800cdce:	2b01      	cmp	r3, #1
 800cdd0:	d00b      	beq.n	800cdea <xTaskCreate+0x1ee>
 800cdd2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800cdd4:	f8df 809c 	ldr.w	r8, [pc, #156]	; 800ce74 <xTaskCreate+0x278>
 800cdd8:	4f1d      	ldr	r7, [pc, #116]	; (800ce50 <xTaskCreate+0x254>)
 800cdda:	e7c1      	b.n	800cd60 <xTaskCreate+0x164>
					vPortFree( pxStack );
 800cddc:	4630      	mov	r0, r6
 800cdde:	f000 ff57 	bl	800dc90 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cde2:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800cde6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdea:	f8df 8088 	ldr.w	r8, [pc, #136]	; 800ce74 <xTaskCreate+0x278>
 800cdee:	4645      	mov	r5, r8
 800cdf0:	f108 078c 	add.w	r7, r8, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cdf4:	4628      	mov	r0, r5
 800cdf6:	3514      	adds	r5, #20
 800cdf8:	f7ff f9d6 	bl	800c1a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cdfc:	42bd      	cmp	r5, r7
 800cdfe:	d1f9      	bne.n	800cdf4 <xTaskCreate+0x1f8>
	vListInitialise( &xDelayedTaskList1 );
 800ce00:	f8df 9078 	ldr.w	r9, [pc, #120]	; 800ce7c <xTaskCreate+0x280>
	vListInitialise( &xDelayedTaskList2 );
 800ce04:	4d15      	ldr	r5, [pc, #84]	; (800ce5c <xTaskCreate+0x260>)
 800ce06:	4f12      	ldr	r7, [pc, #72]	; (800ce50 <xTaskCreate+0x254>)
	vListInitialise( &xDelayedTaskList1 );
 800ce08:	4648      	mov	r0, r9
 800ce0a:	f7ff f9cd 	bl	800c1a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ce0e:	4628      	mov	r0, r5
 800ce10:	f7ff f9ca 	bl	800c1a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ce14:	4812      	ldr	r0, [pc, #72]	; (800ce60 <xTaskCreate+0x264>)
 800ce16:	f7ff f9c7 	bl	800c1a8 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800ce1a:	4812      	ldr	r0, [pc, #72]	; (800ce64 <xTaskCreate+0x268>)
 800ce1c:	f7ff f9c4 	bl	800c1a8 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800ce20:	4811      	ldr	r0, [pc, #68]	; (800ce68 <xTaskCreate+0x26c>)
 800ce22:	f7ff f9c1 	bl	800c1a8 <vListInitialise>
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ce26:	4b11      	ldr	r3, [pc, #68]	; (800ce6c <xTaskCreate+0x270>)
	pxDelayedTaskList = &xDelayedTaskList1;
 800ce28:	4a11      	ldr	r2, [pc, #68]	; (800ce70 <xTaskCreate+0x274>)
 800ce2a:	f8c2 9000 	str.w	r9, [r2]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ce2e:	601d      	str	r5, [r3, #0]
 800ce30:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ce32:	e795      	b.n	800cd60 <xTaskCreate+0x164>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ce34:	f04f 30ff 	mov.w	r0, #4294967295
 800ce38:	e7ba      	b.n	800cdb0 <xTaskCreate+0x1b4>
 800ce3a:	bf00      	nop
 800ce3c:	08015408 	.word	0x08015408
 800ce40:	080153c8 	.word	0x080153c8
 800ce44:	080153e8 	.word	0x080153e8
 800ce48:	20000908 	.word	0x20000908
 800ce4c:	20000870 	.word	0x20000870
 800ce50:	20000968 	.word	0x20000968
 800ce54:	20000918 	.word	0x20000918
 800ce58:	e000ed04 	.word	0xe000ed04
 800ce5c:	20000934 	.word	0x20000934
 800ce60:	20000954 	.word	0x20000954
 800ce64:	20000980 	.word	0x20000980
 800ce68:	2000096c 	.word	0x2000096c
 800ce6c:	20000878 	.word	0x20000878
 800ce70:	20000874 	.word	0x20000874
 800ce74:	2000087c 	.word	0x2000087c
 800ce78:	2000091c 	.word	0x2000091c
 800ce7c:	20000920 	.word	0x20000920

0800ce80 <vTaskStartScheduler>:
{
 800ce80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce84:	f44f 7000 	mov.w	r0, #512	; 0x200
 800ce88:	f000 fe76 	bl	800db78 <pvPortMalloc>
			if( pxStack != NULL )
 800ce8c:	2800      	cmp	r0, #0
 800ce8e:	f000 80a4 	beq.w	800cfda <vTaskStartScheduler+0x15a>
 800ce92:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800ce94:	20b4      	movs	r0, #180	; 0xb4
 800ce96:	f000 fe6f 	bl	800db78 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800ce9a:	4604      	mov	r4, r0
 800ce9c:	2800      	cmp	r0, #0
 800ce9e:	f000 8099 	beq.w	800cfd4 <vTaskStartScheduler+0x154>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cea2:	2500      	movs	r5, #0
 800cea4:	4b65      	ldr	r3, [pc, #404]	; (800d03c <vTaskStartScheduler+0x1bc>)
 800cea6:	6343      	str	r3, [r0, #52]	; 0x34
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cea8:	1d07      	adds	r7, r0, #4
					pxNewTCB->pxStack = pxStack;
 800ceaa:	6306      	str	r6, [r0, #48]	; 0x30
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ceac:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ceb0:	f880 5043 	strb.w	r5, [r0, #67]	; 0x43
	pxNewTCB->uxPriority = uxPriority;
 800ceb4:	62c5      	str	r5, [r0, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 800ceb6:	e9c0 5511 	strd	r5, r5, [r0, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ceba:	4638      	mov	r0, r7
 800cebc:	f7ff f980 	bl	800c1c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cec0:	f104 0018 	add.w	r0, r4, #24
 800cec4:	f7ff f97c 	bl	800c1c0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cec8:	2307      	movs	r3, #7
		pxNewTCB->ulNotifiedValue = 0;
 800ceca:	f8c4 50ac 	str.w	r5, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cece:	4629      	mov	r1, r5
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ced0:	61a3      	str	r3, [r4, #24]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ced2:	2260      	movs	r2, #96	; 0x60
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ced4:	6124      	str	r4, [r4, #16]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ced6:	f884 50b0 	strb.w	r5, [r4, #176]	; 0xb0
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ceda:	6264      	str	r4, [r4, #36]	; 0x24
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cedc:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 800cee0:	f004 ff9f 	bl	8011e22 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800cee4:	f506 76fe 	add.w	r6, r6, #508	; 0x1fc
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cee8:	4b55      	ldr	r3, [pc, #340]	; (800d040 <vTaskStartScheduler+0x1c0>)
 800ceea:	4956      	ldr	r1, [pc, #344]	; (800d044 <vTaskStartScheduler+0x1c4>)
 800ceec:	4a56      	ldr	r2, [pc, #344]	; (800d048 <vTaskStartScheduler+0x1c8>)
 800ceee:	6522      	str	r2, [r4, #80]	; 0x50
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800cef0:	f026 0607 	bic.w	r6, r6, #7
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cef4:	462a      	mov	r2, r5
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cef6:	e9c4 1315 	strd	r1, r3, [r4, #84]	; 0x54
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cefa:	4630      	mov	r0, r6
 800cefc:	4953      	ldr	r1, [pc, #332]	; (800d04c <vTaskStartScheduler+0x1cc>)
		if( pxCurrentTCB == NULL )
 800cefe:	4e54      	ldr	r6, [pc, #336]	; (800d050 <vTaskStartScheduler+0x1d0>)
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cf00:	f000 fcb0 	bl	800d864 <pxPortInitialiseStack>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cf04:	4b53      	ldr	r3, [pc, #332]	; (800d054 <vTaskStartScheduler+0x1d4>)
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cf06:	6020      	str	r0, [r4, #0]
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cf08:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 800cf0a:	f000 fcd3 	bl	800d8b4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800cf0e:	4b52      	ldr	r3, [pc, #328]	; (800d058 <vTaskStartScheduler+0x1d8>)
 800cf10:	681a      	ldr	r2, [r3, #0]
 800cf12:	3201      	adds	r2, #1
 800cf14:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800cf16:	6832      	ldr	r2, [r6, #0]
 800cf18:	2a00      	cmp	r2, #0
 800cf1a:	d052      	beq.n	800cfc2 <vTaskStartScheduler+0x142>
			if( xSchedulerRunning == pdFALSE )
 800cf1c:	f8df 8164 	ldr.w	r8, [pc, #356]	; 800d084 <vTaskStartScheduler+0x204>
 800cf20:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800cf22:	f8d8 3000 	ldr.w	r3, [r8]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d044      	beq.n	800cfb4 <vTaskStartScheduler+0x134>
 800cf2a:	4d4c      	ldr	r5, [pc, #304]	; (800d05c <vTaskStartScheduler+0x1dc>)
		uxTaskNumber++;
 800cf2c:	f8df e158 	ldr.w	lr, [pc, #344]	; 800d088 <vTaskStartScheduler+0x208>
		prvAddTaskToReadyList( pxNewTCB );
 800cf30:	f8df c158 	ldr.w	ip, [pc, #344]	; 800d08c <vTaskStartScheduler+0x20c>
		uxTaskNumber++;
 800cf34:	f8de 3000 	ldr.w	r3, [lr]
		prvAddTaskToReadyList( pxNewTCB );
 800cf38:	f8dc 9000 	ldr.w	r9, [ip]
 800cf3c:	2201      	movs	r2, #1
 800cf3e:	4082      	lsls	r2, r0
 800cf40:	eb00 0080 	add.w	r0, r0, r0, lsl #2
		uxTaskNumber++;
 800cf44:	3301      	adds	r3, #1
		prvAddTaskToReadyList( pxNewTCB );
 800cf46:	ea42 0209 	orr.w	r2, r2, r9
 800cf4a:	4639      	mov	r1, r7
 800cf4c:	eb05 0080 	add.w	r0, r5, r0, lsl #2
		uxTaskNumber++;
 800cf50:	f8ce 3000 	str.w	r3, [lr]
		prvAddTaskToReadyList( pxNewTCB );
 800cf54:	f8cc 2000 	str.w	r2, [ip]
 800cf58:	f7ff f936 	bl	800c1c8 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800cf5c:	f000 fccc 	bl	800d8f8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800cf60:	f8d8 3000 	ldr.w	r3, [r8]
 800cf64:	b163      	cbz	r3, 800cf80 <vTaskStartScheduler+0x100>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cf66:	6832      	ldr	r2, [r6, #0]
 800cf68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800cf6a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800cf6c:	429a      	cmp	r2, r3
 800cf6e:	d207      	bcs.n	800cf80 <vTaskStartScheduler+0x100>
			taskYIELD_IF_USING_PREEMPTION();
 800cf70:	4b3b      	ldr	r3, [pc, #236]	; (800d060 <vTaskStartScheduler+0x1e0>)
 800cf72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf76:	601a      	str	r2, [r3, #0]
 800cf78:	f3bf 8f4f 	dsb	sy
 800cf7c:	f3bf 8f6f 	isb	sy
 800cf80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf84:	f383 8811 	msr	BASEPRI, r3
 800cf88:	f3bf 8f6f 	isb	sy
 800cf8c:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cf90:	6833      	ldr	r3, [r6, #0]
 800cf92:	4934      	ldr	r1, [pc, #208]	; (800d064 <vTaskStartScheduler+0x1e4>)
		xNextTaskUnblockTime = portMAX_DELAY;
 800cf94:	4834      	ldr	r0, [pc, #208]	; (800d068 <vTaskStartScheduler+0x1e8>)
		xTickCount = ( TickType_t ) 0U;
 800cf96:	4a35      	ldr	r2, [pc, #212]	; (800d06c <vTaskStartScheduler+0x1ec>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cf98:	334c      	adds	r3, #76	; 0x4c
		xNextTaskUnblockTime = portMAX_DELAY;
 800cf9a:	f04f 34ff 	mov.w	r4, #4294967295
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cf9e:	600b      	str	r3, [r1, #0]
		xSchedulerRunning = pdTRUE;
 800cfa0:	2101      	movs	r1, #1
		xNextTaskUnblockTime = portMAX_DELAY;
 800cfa2:	6004      	str	r4, [r0, #0]
		xTickCount = ( TickType_t ) 0U;
 800cfa4:	2300      	movs	r3, #0
		xSchedulerRunning = pdTRUE;
 800cfa6:	f8c8 1000 	str.w	r1, [r8]
}
 800cfaa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		xTickCount = ( TickType_t ) 0U;
 800cfae:	6013      	str	r3, [r2, #0]
		if( xPortStartScheduler() != pdFALSE )
 800cfb0:	f000 bd14 	b.w	800d9dc <xPortStartScheduler>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cfb4:	6833      	ldr	r3, [r6, #0]
 800cfb6:	4d29      	ldr	r5, [pc, #164]	; (800d05c <vTaskStartScheduler+0x1dc>)
 800cfb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfba:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 800cfbc:	bf98      	it	ls
 800cfbe:	6034      	strls	r4, [r6, #0]
 800cfc0:	e7b4      	b.n	800cf2c <vTaskStartScheduler+0xac>
			pxCurrentTCB = pxNewTCB;
 800cfc2:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	2b01      	cmp	r3, #1
 800cfc8:	d010      	beq.n	800cfec <vTaskStartScheduler+0x16c>
 800cfca:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800cfcc:	4d23      	ldr	r5, [pc, #140]	; (800d05c <vTaskStartScheduler+0x1dc>)
 800cfce:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 800d084 <vTaskStartScheduler+0x204>
 800cfd2:	e7ab      	b.n	800cf2c <vTaskStartScheduler+0xac>
					vPortFree( pxStack );
 800cfd4:	4630      	mov	r0, r6
 800cfd6:	f000 fe5b 	bl	800dc90 <vPortFree>
 800cfda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfde:	f383 8811 	msr	BASEPRI, r3
 800cfe2:	f3bf 8f6f 	isb	sy
 800cfe6:	f3bf 8f4f 	dsb	sy
 800cfea:	e7fe      	b.n	800cfea <vTaskStartScheduler+0x16a>
 800cfec:	4d1b      	ldr	r5, [pc, #108]	; (800d05c <vTaskStartScheduler+0x1dc>)
 800cfee:	46a8      	mov	r8, r5
 800cff0:	f105 098c 	add.w	r9, r5, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cff4:	4640      	mov	r0, r8
 800cff6:	f108 0814 	add.w	r8, r8, #20
 800cffa:	f7ff f8d5 	bl	800c1a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cffe:	45c1      	cmp	r9, r8
 800d000:	d1f8      	bne.n	800cff4 <vTaskStartScheduler+0x174>
	vListInitialise( &xDelayedTaskList1 );
 800d002:	f8df a08c 	ldr.w	sl, [pc, #140]	; 800d090 <vTaskStartScheduler+0x210>
	vListInitialise( &xDelayedTaskList2 );
 800d006:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800d094 <vTaskStartScheduler+0x214>
 800d00a:	f8df 8078 	ldr.w	r8, [pc, #120]	; 800d084 <vTaskStartScheduler+0x204>
	vListInitialise( &xDelayedTaskList1 );
 800d00e:	4650      	mov	r0, sl
 800d010:	f7ff f8ca 	bl	800c1a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d014:	4648      	mov	r0, r9
 800d016:	f7ff f8c7 	bl	800c1a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d01a:	4815      	ldr	r0, [pc, #84]	; (800d070 <vTaskStartScheduler+0x1f0>)
 800d01c:	f7ff f8c4 	bl	800c1a8 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800d020:	4814      	ldr	r0, [pc, #80]	; (800d074 <vTaskStartScheduler+0x1f4>)
 800d022:	f7ff f8c1 	bl	800c1a8 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800d026:	4814      	ldr	r0, [pc, #80]	; (800d078 <vTaskStartScheduler+0x1f8>)
 800d028:	f7ff f8be 	bl	800c1a8 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800d02c:	4a13      	ldr	r2, [pc, #76]	; (800d07c <vTaskStartScheduler+0x1fc>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d02e:	4b14      	ldr	r3, [pc, #80]	; (800d080 <vTaskStartScheduler+0x200>)
	pxDelayedTaskList = &xDelayedTaskList1;
 800d030:	f8c2 a000 	str.w	sl, [r2]
 800d034:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d036:	f8c3 9000 	str.w	r9, [r3]
 800d03a:	e777      	b.n	800cf2c <vTaskStartScheduler+0xac>
 800d03c:	454c4449 	.word	0x454c4449
 800d040:	080153c8 	.word	0x080153c8
 800d044:	08015408 	.word	0x08015408
 800d048:	080153e8 	.word	0x080153e8
 800d04c:	0800d379 	.word	0x0800d379
 800d050:	20000870 	.word	0x20000870
 800d054:	20000948 	.word	0x20000948
 800d058:	20000908 	.word	0x20000908
 800d05c:	2000087c 	.word	0x2000087c
 800d060:	e000ed04 	.word	0xe000ed04
 800d064:	20000018 	.word	0x20000018
 800d068:	2000094c 	.word	0x2000094c
 800d06c:	20000994 	.word	0x20000994
 800d070:	20000954 	.word	0x20000954
 800d074:	20000980 	.word	0x20000980
 800d078:	2000096c 	.word	0x2000096c
 800d07c:	20000874 	.word	0x20000874
 800d080:	20000878 	.word	0x20000878
 800d084:	20000968 	.word	0x20000968
 800d088:	20000918 	.word	0x20000918
 800d08c:	2000091c 	.word	0x2000091c
 800d090:	20000920 	.word	0x20000920
 800d094:	20000934 	.word	0x20000934

0800d098 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800d098:	4a02      	ldr	r2, [pc, #8]	; (800d0a4 <vTaskSuspendAll+0xc>)
 800d09a:	6813      	ldr	r3, [r2, #0]
 800d09c:	3301      	adds	r3, #1
 800d09e:	6013      	str	r3, [r2, #0]
}
 800d0a0:	4770      	bx	lr
 800d0a2:	bf00      	nop
 800d0a4:	20000914 	.word	0x20000914

0800d0a8 <xTaskGetTickCount>:
		xTicks = xTickCount;
 800d0a8:	4b01      	ldr	r3, [pc, #4]	; (800d0b0 <xTaskGetTickCount+0x8>)
 800d0aa:	6818      	ldr	r0, [r3, #0]
}
 800d0ac:	4770      	bx	lr
 800d0ae:	bf00      	nop
 800d0b0:	20000994 	.word	0x20000994

0800d0b4 <xTaskGetTickCountFromISR>:
{
 800d0b4:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d0b6:	f000 fd09 	bl	800dacc <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800d0ba:	4b01      	ldr	r3, [pc, #4]	; (800d0c0 <xTaskGetTickCountFromISR+0xc>)
 800d0bc:	6818      	ldr	r0, [r3, #0]
}
 800d0be:	bd08      	pop	{r3, pc}
 800d0c0:	20000994 	.word	0x20000994

0800d0c4 <xTaskIncrementTick>:
{
 800d0c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d0c8:	4b49      	ldr	r3, [pc, #292]	; (800d1f0 <xTaskIncrementTick+0x12c>)
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	b9cb      	cbnz	r3, 800d102 <xTaskIncrementTick+0x3e>
		const TickType_t xConstTickCount = xTickCount + 1;
 800d0ce:	4b49      	ldr	r3, [pc, #292]	; (800d1f4 <xTaskIncrementTick+0x130>)
 800d0d0:	681e      	ldr	r6, [r3, #0]
 800d0d2:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 800d0d4:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 800d0d6:	b30e      	cbz	r6, 800d11c <xTaskIncrementTick+0x58>
 800d0d8:	f8df b138 	ldr.w	fp, [pc, #312]	; 800d214 <xTaskIncrementTick+0x150>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d0dc:	f8db 2000 	ldr.w	r2, [fp]
 800d0e0:	42b2      	cmp	r2, r6
 800d0e2:	d929      	bls.n	800d138 <xTaskIncrementTick+0x74>
 800d0e4:	4f44      	ldr	r7, [pc, #272]	; (800d1f8 <xTaskIncrementTick+0x134>)
 800d0e6:	f8df 8130 	ldr.w	r8, [pc, #304]	; 800d218 <xTaskIncrementTick+0x154>
BaseType_t xSwitchRequired = pdFALSE;
 800d0ea:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d0ec:	f8d8 3000 	ldr.w	r3, [r8]
 800d0f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0f2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800d0f6:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
				xSwitchRequired = pdTRUE;
 800d0fa:	2b02      	cmp	r3, #2
 800d0fc:	bf28      	it	cs
 800d0fe:	2501      	movcs	r5, #1
 800d100:	e004      	b.n	800d10c <xTaskIncrementTick+0x48>
		++uxPendedTicks;
 800d102:	4a3e      	ldr	r2, [pc, #248]	; (800d1fc <xTaskIncrementTick+0x138>)
 800d104:	6813      	ldr	r3, [r2, #0]
 800d106:	3301      	adds	r3, #1
 800d108:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800d10a:	2500      	movs	r5, #0
		if( xYieldPending != pdFALSE )
 800d10c:	4b3c      	ldr	r3, [pc, #240]	; (800d200 <xTaskIncrementTick+0x13c>)
 800d10e:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 800d110:	2b00      	cmp	r3, #0
}
 800d112:	bf0c      	ite	eq
 800d114:	4628      	moveq	r0, r5
 800d116:	2001      	movne	r0, #1
 800d118:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 800d11c:	4c39      	ldr	r4, [pc, #228]	; (800d204 <xTaskIncrementTick+0x140>)
 800d11e:	6823      	ldr	r3, [r4, #0]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d048      	beq.n	800d1b8 <xTaskIncrementTick+0xf4>
 800d126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d12a:	f383 8811 	msr	BASEPRI, r3
 800d12e:	f3bf 8f6f 	isb	sy
 800d132:	f3bf 8f4f 	dsb	sy
 800d136:	e7fe      	b.n	800d136 <xTaskIncrementTick+0x72>
 800d138:	4c32      	ldr	r4, [pc, #200]	; (800d204 <xTaskIncrementTick+0x140>)
 800d13a:	4f2f      	ldr	r7, [pc, #188]	; (800d1f8 <xTaskIncrementTick+0x134>)
 800d13c:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 800d218 <xTaskIncrementTick+0x154>
BaseType_t xSwitchRequired = pdFALSE;
 800d140:	2500      	movs	r5, #0
 800d142:	e02d      	b.n	800d1a0 <xTaskIncrementTick+0xdc>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d144:	6822      	ldr	r2, [r4, #0]
 800d146:	68d2      	ldr	r2, [r2, #12]
 800d148:	f8d2 900c 	ldr.w	r9, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d14c:	f8d9 1004 	ldr.w	r1, [r9, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d150:	f109 0a04 	add.w	sl, r9, #4
					if( xConstTickCount < xItemValue )
 800d154:	428e      	cmp	r6, r1
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d156:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 800d158:	d32b      	bcc.n	800d1b2 <xTaskIncrementTick+0xee>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d15a:	f7ff f85f 	bl	800c21c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d15e:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d162:	f109 0018 	add.w	r0, r9, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d166:	b109      	cbz	r1, 800d16c <xTaskIncrementTick+0xa8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d168:	f7ff f858 	bl	800c21c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d16c:	4a26      	ldr	r2, [pc, #152]	; (800d208 <xTaskIncrementTick+0x144>)
 800d16e:	f8d9 002c 	ldr.w	r0, [r9, #44]	; 0x2c
 800d172:	6813      	ldr	r3, [r2, #0]
 800d174:	2101      	movs	r1, #1
 800d176:	fa01 fc00 	lsl.w	ip, r1, r0
 800d17a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800d17e:	4651      	mov	r1, sl
 800d180:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800d184:	ea4c 0c03 	orr.w	ip, ip, r3
 800d188:	f8c2 c000 	str.w	ip, [r2]
 800d18c:	f7ff f81c 	bl	800c1c8 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d190:	f8d8 0000 	ldr.w	r0, [r8]
 800d194:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 800d198:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 800d19a:	4291      	cmp	r1, r2
 800d19c:	bf28      	it	cs
 800d19e:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d1a0:	6822      	ldr	r2, [r4, #0]
 800d1a2:	6812      	ldr	r2, [r2, #0]
 800d1a4:	2a00      	cmp	r2, #0
 800d1a6:	d1cd      	bne.n	800d144 <xTaskIncrementTick+0x80>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d1a8:	f04f 32ff 	mov.w	r2, #4294967295
 800d1ac:	f8cb 2000 	str.w	r2, [fp]
					break;
 800d1b0:	e79c      	b.n	800d0ec <xTaskIncrementTick+0x28>
						xNextTaskUnblockTime = xItemValue;
 800d1b2:	f8cb 1000 	str.w	r1, [fp]
						break;
 800d1b6:	e799      	b.n	800d0ec <xTaskIncrementTick+0x28>
			taskSWITCH_DELAYED_LISTS();
 800d1b8:	4b14      	ldr	r3, [pc, #80]	; (800d20c <xTaskIncrementTick+0x148>)
 800d1ba:	6821      	ldr	r1, [r4, #0]
 800d1bc:	4a14      	ldr	r2, [pc, #80]	; (800d210 <xTaskIncrementTick+0x14c>)
 800d1be:	6818      	ldr	r0, [r3, #0]
 800d1c0:	6020      	str	r0, [r4, #0]
 800d1c2:	6019      	str	r1, [r3, #0]
 800d1c4:	6813      	ldr	r3, [r2, #0]
 800d1c6:	3301      	adds	r3, #1
 800d1c8:	6013      	str	r3, [r2, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d1ca:	6823      	ldr	r3, [r4, #0]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	b933      	cbnz	r3, 800d1de <xTaskIncrementTick+0x11a>
		xNextTaskUnblockTime = portMAX_DELAY;
 800d1d0:	f8df b040 	ldr.w	fp, [pc, #64]	; 800d214 <xTaskIncrementTick+0x150>
 800d1d4:	f04f 32ff 	mov.w	r2, #4294967295
 800d1d8:	f8cb 2000 	str.w	r2, [fp]
 800d1dc:	e77e      	b.n	800d0dc <xTaskIncrementTick+0x18>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d1de:	6822      	ldr	r2, [r4, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d1e0:	f8df b030 	ldr.w	fp, [pc, #48]	; 800d214 <xTaskIncrementTick+0x150>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d1e4:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d1e6:	68d2      	ldr	r2, [r2, #12]
 800d1e8:	6852      	ldr	r2, [r2, #4]
 800d1ea:	f8cb 2000 	str.w	r2, [fp]
 800d1ee:	e775      	b.n	800d0dc <xTaskIncrementTick+0x18>
 800d1f0:	20000914 	.word	0x20000914
 800d1f4:	20000994 	.word	0x20000994
 800d1f8:	2000087c 	.word	0x2000087c
 800d1fc:	20000910 	.word	0x20000910
 800d200:	20000998 	.word	0x20000998
 800d204:	20000874 	.word	0x20000874
 800d208:	2000091c 	.word	0x2000091c
 800d20c:	20000878 	.word	0x20000878
 800d210:	20000950 	.word	0x20000950
 800d214:	2000094c 	.word	0x2000094c
 800d218:	20000870 	.word	0x20000870

0800d21c <xTaskResumeAll>:
{
 800d21c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 800d220:	4c38      	ldr	r4, [pc, #224]	; (800d304 <xTaskResumeAll+0xe8>)
 800d222:	6823      	ldr	r3, [r4, #0]
 800d224:	b943      	cbnz	r3, 800d238 <xTaskResumeAll+0x1c>
 800d226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d22a:	f383 8811 	msr	BASEPRI, r3
 800d22e:	f3bf 8f6f 	isb	sy
 800d232:	f3bf 8f4f 	dsb	sy
 800d236:	e7fe      	b.n	800d236 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 800d238:	f000 fb3c 	bl	800d8b4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800d23c:	6823      	ldr	r3, [r4, #0]
 800d23e:	3b01      	subs	r3, #1
 800d240:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d242:	6824      	ldr	r4, [r4, #0]
 800d244:	bb7c      	cbnz	r4, 800d2a6 <xTaskResumeAll+0x8a>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d246:	4b30      	ldr	r3, [pc, #192]	; (800d308 <xTaskResumeAll+0xec>)
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	b363      	cbz	r3, 800d2a6 <xTaskResumeAll+0x8a>
 800d24c:	4d2f      	ldr	r5, [pc, #188]	; (800d30c <xTaskResumeAll+0xf0>)
 800d24e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d324 <xTaskResumeAll+0x108>
					prvAddTaskToReadyList( pxTCB );
 800d252:	4e2f      	ldr	r6, [pc, #188]	; (800d310 <xTaskResumeAll+0xf4>)
 800d254:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 800d328 <xTaskResumeAll+0x10c>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d258:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 800d32c <xTaskResumeAll+0x110>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d25c:	f8da 3000 	ldr.w	r3, [sl]
					prvAddTaskToReadyList( pxTCB );
 800d260:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d262:	b333      	cbz	r3, 800d2b2 <xTaskResumeAll+0x96>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800d264:	f8da 300c 	ldr.w	r3, [sl, #12]
 800d268:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d26a:	f104 0804 	add.w	r8, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d26e:	f104 0018 	add.w	r0, r4, #24
 800d272:	f7fe ffd3 	bl	800c21c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d276:	4640      	mov	r0, r8
 800d278:	f7fe ffd0 	bl	800c21c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d27c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800d27e:	6832      	ldr	r2, [r6, #0]
 800d280:	fa07 f300 	lsl.w	r3, r7, r0
 800d284:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800d288:	4313      	orrs	r3, r2
 800d28a:	4641      	mov	r1, r8
 800d28c:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 800d290:	6033      	str	r3, [r6, #0]
 800d292:	f7fe ff99 	bl	800c1c8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d296:	f8db 3000 	ldr.w	r3, [fp]
 800d29a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800d29c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d29e:	429a      	cmp	r2, r3
 800d2a0:	d3dc      	bcc.n	800d25c <xTaskResumeAll+0x40>
						xYieldPending = pdTRUE;
 800d2a2:	602f      	str	r7, [r5, #0]
 800d2a4:	e7da      	b.n	800d25c <xTaskResumeAll+0x40>
BaseType_t xAlreadyYielded = pdFALSE;
 800d2a6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800d2a8:	f000 fb26 	bl	800d8f8 <vPortExitCritical>
}
 800d2ac:	4620      	mov	r0, r4
 800d2ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxTCB != NULL )
 800d2b2:	b13c      	cbz	r4, 800d2c4 <xTaskResumeAll+0xa8>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d2b4:	4b17      	ldr	r3, [pc, #92]	; (800d314 <xTaskResumeAll+0xf8>)
 800d2b6:	681a      	ldr	r2, [r3, #0]
 800d2b8:	6812      	ldr	r2, [r2, #0]
 800d2ba:	b9da      	cbnz	r2, 800d2f4 <xTaskResumeAll+0xd8>
		xNextTaskUnblockTime = portMAX_DELAY;
 800d2bc:	4b16      	ldr	r3, [pc, #88]	; (800d318 <xTaskResumeAll+0xfc>)
 800d2be:	f04f 32ff 	mov.w	r2, #4294967295
 800d2c2:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d2c4:	4e15      	ldr	r6, [pc, #84]	; (800d31c <xTaskResumeAll+0x100>)
 800d2c6:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d2c8:	b13c      	cbz	r4, 800d2da <xTaskResumeAll+0xbe>
								xYieldPending = pdTRUE;
 800d2ca:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800d2cc:	f7ff fefa 	bl	800d0c4 <xTaskIncrementTick>
 800d2d0:	b100      	cbz	r0, 800d2d4 <xTaskResumeAll+0xb8>
								xYieldPending = pdTRUE;
 800d2d2:	602f      	str	r7, [r5, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d2d4:	3c01      	subs	r4, #1
 800d2d6:	d1f9      	bne.n	800d2cc <xTaskResumeAll+0xb0>
						uxPendedTicks = 0;
 800d2d8:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 800d2da:	682b      	ldr	r3, [r5, #0]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d0e2      	beq.n	800d2a6 <xTaskResumeAll+0x8a>
					taskYIELD_IF_USING_PREEMPTION();
 800d2e0:	4b0f      	ldr	r3, [pc, #60]	; (800d320 <xTaskResumeAll+0x104>)
 800d2e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2e6:	601a      	str	r2, [r3, #0]
 800d2e8:	f3bf 8f4f 	dsb	sy
 800d2ec:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800d2f0:	2401      	movs	r4, #1
 800d2f2:	e7d9      	b.n	800d2a8 <xTaskResumeAll+0x8c>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d2f4:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d2f6:	4b08      	ldr	r3, [pc, #32]	; (800d318 <xTaskResumeAll+0xfc>)
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d2f8:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d2fa:	68d2      	ldr	r2, [r2, #12]
 800d2fc:	6852      	ldr	r2, [r2, #4]
 800d2fe:	601a      	str	r2, [r3, #0]
 800d300:	e7e0      	b.n	800d2c4 <xTaskResumeAll+0xa8>
 800d302:	bf00      	nop
 800d304:	20000914 	.word	0x20000914
 800d308:	20000908 	.word	0x20000908
 800d30c:	20000998 	.word	0x20000998
 800d310:	2000091c 	.word	0x2000091c
 800d314:	20000874 	.word	0x20000874
 800d318:	2000094c 	.word	0x2000094c
 800d31c:	20000910 	.word	0x20000910
 800d320:	e000ed04 	.word	0xe000ed04
 800d324:	20000954 	.word	0x20000954
 800d328:	2000087c 	.word	0x2000087c
 800d32c:	20000870 	.word	0x20000870

0800d330 <vTaskDelay>:
	{
 800d330:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d332:	b198      	cbz	r0, 800d35c <vTaskDelay+0x2c>
			configASSERT( uxSchedulerSuspended == 0 );
 800d334:	4b0e      	ldr	r3, [pc, #56]	; (800d370 <vTaskDelay+0x40>)
 800d336:	6819      	ldr	r1, [r3, #0]
 800d338:	b141      	cbz	r1, 800d34c <vTaskDelay+0x1c>
 800d33a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d33e:	f383 8811 	msr	BASEPRI, r3
 800d342:	f3bf 8f6f 	isb	sy
 800d346:	f3bf 8f4f 	dsb	sy
 800d34a:	e7fe      	b.n	800d34a <vTaskDelay+0x1a>
	++uxSchedulerSuspended;
 800d34c:	681a      	ldr	r2, [r3, #0]
 800d34e:	3201      	adds	r2, #1
 800d350:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d352:	f7ff fc0d 	bl	800cb70 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800d356:	f7ff ff61 	bl	800d21c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800d35a:	b938      	cbnz	r0, 800d36c <vTaskDelay+0x3c>
			portYIELD_WITHIN_API();
 800d35c:	4b05      	ldr	r3, [pc, #20]	; (800d374 <vTaskDelay+0x44>)
 800d35e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d362:	601a      	str	r2, [r3, #0]
 800d364:	f3bf 8f4f 	dsb	sy
 800d368:	f3bf 8f6f 	isb	sy
	}
 800d36c:	bd08      	pop	{r3, pc}
 800d36e:	bf00      	nop
 800d370:	20000914 	.word	0x20000914
 800d374:	e000ed04 	.word	0xe000ed04

0800d378 <prvIdleTask>:
{
 800d378:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
 800d37c:	4c1e      	ldr	r4, [pc, #120]	; (800d3f8 <prvIdleTask+0x80>)
 800d37e:	4e1f      	ldr	r6, [pc, #124]	; (800d3fc <prvIdleTask+0x84>)
 800d380:	4d1f      	ldr	r5, [pc, #124]	; (800d400 <prvIdleTask+0x88>)
 800d382:	f8df 8084 	ldr.w	r8, [pc, #132]	; 800d408 <prvIdleTask+0x90>
				taskYIELD();
 800d386:	f8df a084 	ldr.w	sl, [pc, #132]	; 800d40c <prvIdleTask+0x94>
 800d38a:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
 800d38e:	e006      	b.n	800d39e <prvIdleTask+0x26>
	++uxSchedulerSuspended;
 800d390:	6823      	ldr	r3, [r4, #0]
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800d392:	6837      	ldr	r7, [r6, #0]
	++uxSchedulerSuspended;
 800d394:	3301      	adds	r3, #1
 800d396:	6023      	str	r3, [r4, #0]
			( void ) xTaskResumeAll();
 800d398:	f7ff ff40 	bl	800d21c <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800d39c:	b96f      	cbnz	r7, 800d3ba <prvIdleTask+0x42>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d39e:	682b      	ldr	r3, [r5, #0]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d1f5      	bne.n	800d390 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d3a4:	f8d8 3000 	ldr.w	r3, [r8]
 800d3a8:	2b01      	cmp	r3, #1
 800d3aa:	d9f8      	bls.n	800d39e <prvIdleTask+0x26>
				taskYIELD();
 800d3ac:	f8ca 9000 	str.w	r9, [sl]
 800d3b0:	f3bf 8f4f 	dsb	sy
 800d3b4:	f3bf 8f6f 	isb	sy
 800d3b8:	e7f1      	b.n	800d39e <prvIdleTask+0x26>
				taskENTER_CRITICAL();
 800d3ba:	f000 fa7b 	bl	800d8b4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800d3be:	68f3      	ldr	r3, [r6, #12]
 800d3c0:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d3c4:	f10b 0004 	add.w	r0, fp, #4
 800d3c8:	f7fe ff28 	bl	800c21c <uxListRemove>
					--uxCurrentNumberOfTasks;
 800d3cc:	4a0d      	ldr	r2, [pc, #52]	; (800d404 <prvIdleTask+0x8c>)
 800d3ce:	6813      	ldr	r3, [r2, #0]
 800d3d0:	3b01      	subs	r3, #1
 800d3d2:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800d3d4:	682b      	ldr	r3, [r5, #0]
 800d3d6:	3b01      	subs	r3, #1
 800d3d8:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
 800d3da:	f000 fa8d 	bl	800d8f8 <vPortExitCritical>
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d3de:	f10b 004c 	add.w	r0, fp, #76	; 0x4c
 800d3e2:	f005 f8d7 	bl	8012594 <_reclaim_reent>
			vPortFree( pxTCB->pxStack );
 800d3e6:	f8db 0030 	ldr.w	r0, [fp, #48]	; 0x30
 800d3ea:	f000 fc51 	bl	800dc90 <vPortFree>
			vPortFree( pxTCB );
 800d3ee:	4658      	mov	r0, fp
 800d3f0:	f000 fc4e 	bl	800dc90 <vPortFree>
 800d3f4:	e7d3      	b.n	800d39e <prvIdleTask+0x26>
 800d3f6:	bf00      	nop
 800d3f8:	20000914 	.word	0x20000914
 800d3fc:	20000980 	.word	0x20000980
 800d400:	2000090c 	.word	0x2000090c
 800d404:	20000908 	.word	0x20000908
 800d408:	2000087c 	.word	0x2000087c
 800d40c:	e000ed04 	.word	0xe000ed04

0800d410 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d410:	4b1b      	ldr	r3, [pc, #108]	; (800d480 <vTaskSwitchContext+0x70>)
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	bb0b      	cbnz	r3, 800d45a <vTaskSwitchContext+0x4a>
		xYieldPending = pdFALSE;
 800d416:	491b      	ldr	r1, [pc, #108]	; (800d484 <vTaskSwitchContext+0x74>)
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800d418:	4a1b      	ldr	r2, [pc, #108]	; (800d488 <vTaskSwitchContext+0x78>)
{
 800d41a:	b410      	push	{r4}
		xYieldPending = pdFALSE;
 800d41c:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800d41e:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800d420:	fab3 f383 	clz	r3, r3
 800d424:	b2db      	uxtb	r3, r3
 800d426:	f1c3 031f 	rsb	r3, r3, #31
 800d42a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800d42e:	0092      	lsls	r2, r2, #2
 800d430:	4816      	ldr	r0, [pc, #88]	; (800d48c <vTaskSwitchContext+0x7c>)
 800d432:	5881      	ldr	r1, [r0, r2]
 800d434:	1884      	adds	r4, r0, r2
 800d436:	b1a1      	cbz	r1, 800d462 <vTaskSwitchContext+0x52>
 800d438:	6861      	ldr	r1, [r4, #4]
 800d43a:	3208      	adds	r2, #8
 800d43c:	6849      	ldr	r1, [r1, #4]
 800d43e:	6061      	str	r1, [r4, #4]
 800d440:	4402      	add	r2, r0
 800d442:	4291      	cmp	r1, r2
 800d444:	d016      	beq.n	800d474 <vTaskSwitchContext+0x64>
 800d446:	4b12      	ldr	r3, [pc, #72]	; (800d490 <vTaskSwitchContext+0x80>)
 800d448:	68ca      	ldr	r2, [r1, #12]
 800d44a:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	4a11      	ldr	r2, [pc, #68]	; (800d494 <vTaskSwitchContext+0x84>)
}
 800d450:	f85d 4b04 	ldr.w	r4, [sp], #4
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d454:	334c      	adds	r3, #76	; 0x4c
 800d456:	6013      	str	r3, [r2, #0]
}
 800d458:	4770      	bx	lr
		xYieldPending = pdTRUE;
 800d45a:	4b0a      	ldr	r3, [pc, #40]	; (800d484 <vTaskSwitchContext+0x74>)
 800d45c:	2201      	movs	r2, #1
 800d45e:	601a      	str	r2, [r3, #0]
 800d460:	4770      	bx	lr
	__asm volatile
 800d462:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d466:	f383 8811 	msr	BASEPRI, r3
 800d46a:	f3bf 8f6f 	isb	sy
 800d46e:	f3bf 8f4f 	dsb	sy
 800d472:	e7fe      	b.n	800d472 <vTaskSwitchContext+0x62>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800d474:	2214      	movs	r2, #20
 800d476:	fb02 0303 	mla	r3, r2, r3, r0
 800d47a:	6849      	ldr	r1, [r1, #4]
 800d47c:	6059      	str	r1, [r3, #4]
 800d47e:	e7e2      	b.n	800d446 <vTaskSwitchContext+0x36>
 800d480:	20000914 	.word	0x20000914
 800d484:	20000998 	.word	0x20000998
 800d488:	2000091c 	.word	0x2000091c
 800d48c:	2000087c 	.word	0x2000087c
 800d490:	20000870 	.word	0x20000870
 800d494:	20000018 	.word	0x20000018

0800d498 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800d498:	b940      	cbnz	r0, 800d4ac <vTaskPlaceOnEventList+0x14>
 800d49a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d49e:	f383 8811 	msr	BASEPRI, r3
 800d4a2:	f3bf 8f6f 	isb	sy
 800d4a6:	f3bf 8f4f 	dsb	sy
 800d4aa:	e7fe      	b.n	800d4aa <vTaskPlaceOnEventList+0x12>
{
 800d4ac:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d4ae:	4d1b      	ldr	r5, [pc, #108]	; (800d51c <vTaskPlaceOnEventList+0x84>)
 800d4b0:	460c      	mov	r4, r1
 800d4b2:	6829      	ldr	r1, [r5, #0]
 800d4b4:	3118      	adds	r1, #24
 800d4b6:	f7fe fe97 	bl	800c1e8 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 800d4ba:	4b19      	ldr	r3, [pc, #100]	; (800d520 <vTaskPlaceOnEventList+0x88>)
 800d4bc:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d4be:	6828      	ldr	r0, [r5, #0]
 800d4c0:	3004      	adds	r0, #4
 800d4c2:	f7fe feab 	bl	800c21c <uxListRemove>
 800d4c6:	b940      	cbnz	r0, 800d4da <vTaskPlaceOnEventList+0x42>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800d4c8:	682b      	ldr	r3, [r5, #0]
 800d4ca:	4916      	ldr	r1, [pc, #88]	; (800d524 <vTaskPlaceOnEventList+0x8c>)
 800d4cc:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800d4ce:	680b      	ldr	r3, [r1, #0]
 800d4d0:	2201      	movs	r2, #1
 800d4d2:	4082      	lsls	r2, r0
 800d4d4:	ea23 0302 	bic.w	r3, r3, r2
 800d4d8:	600b      	str	r3, [r1, #0]
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d4da:	1c63      	adds	r3, r4, #1
 800d4dc:	d00f      	beq.n	800d4fe <vTaskPlaceOnEventList+0x66>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d4de:	682b      	ldr	r3, [r5, #0]
 800d4e0:	19a4      	adds	r4, r4, r6
 800d4e2:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d4e4:	d212      	bcs.n	800d50c <vTaskPlaceOnEventList+0x74>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d4e6:	4b10      	ldr	r3, [pc, #64]	; (800d528 <vTaskPlaceOnEventList+0x90>)
 800d4e8:	6818      	ldr	r0, [r3, #0]
 800d4ea:	6829      	ldr	r1, [r5, #0]
 800d4ec:	3104      	adds	r1, #4
 800d4ee:	f7fe fe7b 	bl	800c1e8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d4f2:	4b0e      	ldr	r3, [pc, #56]	; (800d52c <vTaskPlaceOnEventList+0x94>)
 800d4f4:	681a      	ldr	r2, [r3, #0]
 800d4f6:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 800d4f8:	bf38      	it	cc
 800d4fa:	601c      	strcc	r4, [r3, #0]
}
 800d4fc:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d4fe:	6829      	ldr	r1, [r5, #0]
 800d500:	480b      	ldr	r0, [pc, #44]	; (800d530 <vTaskPlaceOnEventList+0x98>)
 800d502:	3104      	adds	r1, #4
}
 800d504:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d508:	f7fe be5e 	b.w	800c1c8 <vListInsertEnd>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d50c:	4b09      	ldr	r3, [pc, #36]	; (800d534 <vTaskPlaceOnEventList+0x9c>)
 800d50e:	6818      	ldr	r0, [r3, #0]
 800d510:	6829      	ldr	r1, [r5, #0]
}
 800d512:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d516:	3104      	adds	r1, #4
 800d518:	f7fe be66 	b.w	800c1e8 <vListInsert>
 800d51c:	20000870 	.word	0x20000870
 800d520:	20000994 	.word	0x20000994
 800d524:	2000091c 	.word	0x2000091c
 800d528:	20000874 	.word	0x20000874
 800d52c:	2000094c 	.word	0x2000094c
 800d530:	2000096c 	.word	0x2000096c
 800d534:	20000878 	.word	0x20000878

0800d538 <xTaskRemoveFromEventList>:
{
 800d538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800d53a:	68c3      	ldr	r3, [r0, #12]
 800d53c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800d53e:	b32c      	cbz	r4, 800d58c <xTaskRemoveFromEventList+0x54>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d540:	f104 0518 	add.w	r5, r4, #24
 800d544:	4628      	mov	r0, r5
 800d546:	f7fe fe69 	bl	800c21c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d54a:	4b17      	ldr	r3, [pc, #92]	; (800d5a8 <xTaskRemoveFromEventList+0x70>)
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	bb33      	cbnz	r3, 800d59e <xTaskRemoveFromEventList+0x66>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d550:	1d26      	adds	r6, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d552:	4d16      	ldr	r5, [pc, #88]	; (800d5ac <xTaskRemoveFromEventList+0x74>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d554:	4630      	mov	r0, r6
 800d556:	f7fe fe61 	bl	800c21c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d55a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800d55c:	682f      	ldr	r7, [r5, #0]
 800d55e:	4814      	ldr	r0, [pc, #80]	; (800d5b0 <xTaskRemoveFromEventList+0x78>)
 800d560:	2301      	movs	r3, #1
 800d562:	4093      	lsls	r3, r2
 800d564:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800d568:	433b      	orrs	r3, r7
 800d56a:	4631      	mov	r1, r6
 800d56c:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800d570:	602b      	str	r3, [r5, #0]
 800d572:	f7fe fe29 	bl	800c1c8 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d576:	4b0f      	ldr	r3, [pc, #60]	; (800d5b4 <xTaskRemoveFromEventList+0x7c>)
 800d578:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d57e:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 800d580:	bf83      	ittte	hi
 800d582:	4b0d      	ldrhi	r3, [pc, #52]	; (800d5b8 <xTaskRemoveFromEventList+0x80>)
 800d584:	2001      	movhi	r0, #1
 800d586:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 800d588:	2000      	movls	r0, #0
}
 800d58a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d58c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d590:	f383 8811 	msr	BASEPRI, r3
 800d594:	f3bf 8f6f 	isb	sy
 800d598:	f3bf 8f4f 	dsb	sy
 800d59c:	e7fe      	b.n	800d59c <xTaskRemoveFromEventList+0x64>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d59e:	4629      	mov	r1, r5
 800d5a0:	4806      	ldr	r0, [pc, #24]	; (800d5bc <xTaskRemoveFromEventList+0x84>)
 800d5a2:	f7fe fe11 	bl	800c1c8 <vListInsertEnd>
 800d5a6:	e7e6      	b.n	800d576 <xTaskRemoveFromEventList+0x3e>
 800d5a8:	20000914 	.word	0x20000914
 800d5ac:	2000091c 	.word	0x2000091c
 800d5b0:	2000087c 	.word	0x2000087c
 800d5b4:	20000870 	.word	0x20000870
 800d5b8:	20000998 	.word	0x20000998
 800d5bc:	20000954 	.word	0x20000954

0800d5c0 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
 800d5c0:	b130      	cbz	r0, 800d5d0 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d5c2:	4a08      	ldr	r2, [pc, #32]	; (800d5e4 <vTaskSetTimeOutState+0x24>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d5c4:	4b08      	ldr	r3, [pc, #32]	; (800d5e8 <vTaskSetTimeOutState+0x28>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d5c6:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	e9c0 2300 	strd	r2, r3, [r0]
}
 800d5ce:	4770      	bx	lr
 800d5d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5d4:	f383 8811 	msr	BASEPRI, r3
 800d5d8:	f3bf 8f6f 	isb	sy
 800d5dc:	f3bf 8f4f 	dsb	sy
 800d5e0:	e7fe      	b.n	800d5e0 <vTaskSetTimeOutState+0x20>
 800d5e2:	bf00      	nop
 800d5e4:	20000950 	.word	0x20000950
 800d5e8:	20000994 	.word	0x20000994

0800d5ec <xTaskCheckForTimeOut>:
{
 800d5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 800d5ee:	b360      	cbz	r0, 800d64a <xTaskCheckForTimeOut+0x5e>
	configASSERT( pxTicksToWait );
 800d5f0:	b311      	cbz	r1, 800d638 <xTaskCheckForTimeOut+0x4c>
 800d5f2:	460d      	mov	r5, r1
 800d5f4:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800d5f6:	f000 f95d 	bl	800d8b4 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 800d5fa:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 800d5fc:	f8df c068 	ldr.w	ip, [pc, #104]	; 800d668 <xTaskCheckForTimeOut+0x7c>
			if( *pxTicksToWait == portMAX_DELAY )
 800d600:	1c5a      	adds	r2, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 800d602:	f8dc 1000 	ldr.w	r1, [ip]
			if( *pxTicksToWait == portMAX_DELAY )
 800d606:	d029      	beq.n	800d65c <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d608:	4e16      	ldr	r6, [pc, #88]	; (800d664 <xTaskCheckForTimeOut+0x78>)
 800d60a:	e9d4 0200 	ldrd	r0, r2, [r4]
 800d60e:	6837      	ldr	r7, [r6, #0]
 800d610:	42b8      	cmp	r0, r7
 800d612:	d001      	beq.n	800d618 <xTaskCheckForTimeOut+0x2c>
 800d614:	4291      	cmp	r1, r2
 800d616:	d223      	bcs.n	800d660 <xTaskCheckForTimeOut+0x74>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d618:	1a8f      	subs	r7, r1, r2
 800d61a:	42bb      	cmp	r3, r7
 800d61c:	d920      	bls.n	800d660 <xTaskCheckForTimeOut+0x74>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800d61e:	1a5b      	subs	r3, r3, r1
 800d620:	4413      	add	r3, r2
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d622:	6831      	ldr	r1, [r6, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d624:	f8dc 2000 	ldr.w	r2, [ip]
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800d628:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d62a:	e9c4 1200 	strd	r1, r2, [r4]
			xReturn = pdFALSE;
 800d62e:	2500      	movs	r5, #0
	taskEXIT_CRITICAL();
 800d630:	f000 f962 	bl	800d8f8 <vPortExitCritical>
}
 800d634:	4628      	mov	r0, r5
 800d636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d63c:	f383 8811 	msr	BASEPRI, r3
 800d640:	f3bf 8f6f 	isb	sy
 800d644:	f3bf 8f4f 	dsb	sy
 800d648:	e7fe      	b.n	800d648 <xTaskCheckForTimeOut+0x5c>
 800d64a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d64e:	f383 8811 	msr	BASEPRI, r3
 800d652:	f3bf 8f6f 	isb	sy
 800d656:	f3bf 8f4f 	dsb	sy
 800d65a:	e7fe      	b.n	800d65a <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 800d65c:	2500      	movs	r5, #0
 800d65e:	e7e7      	b.n	800d630 <xTaskCheckForTimeOut+0x44>
			xReturn = pdTRUE;
 800d660:	2501      	movs	r5, #1
 800d662:	e7e5      	b.n	800d630 <xTaskCheckForTimeOut+0x44>
 800d664:	20000950 	.word	0x20000950
 800d668:	20000994 	.word	0x20000994

0800d66c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800d66c:	4b01      	ldr	r3, [pc, #4]	; (800d674 <vTaskMissedYield+0x8>)
 800d66e:	2201      	movs	r2, #1
 800d670:	601a      	str	r2, [r3, #0]
}
 800d672:	4770      	bx	lr
 800d674:	20000998 	.word	0x20000998

0800d678 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 800d678:	4b01      	ldr	r3, [pc, #4]	; (800d680 <xTaskGetCurrentTaskHandle+0x8>)
 800d67a:	6818      	ldr	r0, [r3, #0]
	}
 800d67c:	4770      	bx	lr
 800d67e:	bf00      	nop
 800d680:	20000870 	.word	0x20000870

0800d684 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800d684:	4b05      	ldr	r3, [pc, #20]	; (800d69c <xTaskGetSchedulerState+0x18>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	b133      	cbz	r3, 800d698 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d68a:	4b05      	ldr	r3, [pc, #20]	; (800d6a0 <xTaskGetSchedulerState+0x1c>)
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 800d690:	bf0c      	ite	eq
 800d692:	2002      	moveq	r0, #2
 800d694:	2000      	movne	r0, #0
 800d696:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d698:	2001      	movs	r0, #1
	}
 800d69a:	4770      	bx	lr
 800d69c:	20000968 	.word	0x20000968
 800d6a0:	20000914 	.word	0x20000914

0800d6a4 <vTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 800d6a4:	b1d0      	cbz	r0, 800d6dc <vTaskPriorityInherit+0x38>
	{
 800d6a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d6a8:	4c20      	ldr	r4, [pc, #128]	; (800d72c <vTaskPriorityInherit+0x88>)
 800d6aa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800d6ac:	6822      	ldr	r2, [r4, #0]
 800d6ae:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800d6b0:	4293      	cmp	r3, r2
 800d6b2:	d212      	bcs.n	800d6da <vTaskPriorityInherit+0x36>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d6b4:	6982      	ldr	r2, [r0, #24]
 800d6b6:	2a00      	cmp	r2, #0
 800d6b8:	db04      	blt.n	800d6c4 <vTaskPriorityInherit+0x20>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d6ba:	6822      	ldr	r2, [r4, #0]
 800d6bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800d6be:	f1c2 0207 	rsb	r2, r2, #7
 800d6c2:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d6c4:	4d1a      	ldr	r5, [pc, #104]	; (800d730 <vTaskPriorityInherit+0x8c>)
 800d6c6:	6942      	ldr	r2, [r0, #20]
 800d6c8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800d6cc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800d6d0:	429a      	cmp	r2, r3
 800d6d2:	d004      	beq.n	800d6de <vTaskPriorityInherit+0x3a>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d6d4:	6823      	ldr	r3, [r4, #0]
 800d6d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6d8:	62c3      	str	r3, [r0, #44]	; 0x2c
	}
 800d6da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6dc:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d6de:	1d07      	adds	r7, r0, #4
 800d6e0:	4606      	mov	r6, r0
 800d6e2:	4638      	mov	r0, r7
 800d6e4:	f7fe fd9a 	bl	800c21c <uxListRemove>
 800d6e8:	b970      	cbnz	r0, 800d708 <vTaskPriorityInherit+0x64>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d6ea:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800d6ec:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800d6f0:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800d6f4:	b942      	cbnz	r2, 800d708 <vTaskPriorityInherit+0x64>
 800d6f6:	4a0f      	ldr	r2, [pc, #60]	; (800d734 <vTaskPriorityInherit+0x90>)
 800d6f8:	2001      	movs	r0, #1
 800d6fa:	6811      	ldr	r1, [r2, #0]
 800d6fc:	fa00 f303 	lsl.w	r3, r0, r3
 800d700:	ea21 0303 	bic.w	r3, r1, r3
 800d704:	6013      	str	r3, [r2, #0]
 800d706:	e000      	b.n	800d70a <vTaskPriorityInherit+0x66>
 800d708:	4a0a      	ldr	r2, [pc, #40]	; (800d734 <vTaskPriorityInherit+0x90>)
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d70a:	6823      	ldr	r3, [r4, #0]
					prvAddTaskToReadyList( pxTCB );
 800d70c:	6814      	ldr	r4, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d70e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800d710:	62f0      	str	r0, [r6, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800d712:	2301      	movs	r3, #1
 800d714:	4083      	lsls	r3, r0
 800d716:	4323      	orrs	r3, r4
 800d718:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800d71c:	4639      	mov	r1, r7
 800d71e:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 800d722:	6013      	str	r3, [r2, #0]
	}
 800d724:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
					prvAddTaskToReadyList( pxTCB );
 800d728:	f7fe bd4e 	b.w	800c1c8 <vListInsertEnd>
 800d72c:	20000870 	.word	0x20000870
 800d730:	2000087c 	.word	0x2000087c
 800d734:	2000091c 	.word	0x2000091c

0800d738 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800d738:	b168      	cbz	r0, 800d756 <xTaskPriorityDisinherit+0x1e>
	{
 800d73a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 800d73c:	4b27      	ldr	r3, [pc, #156]	; (800d7dc <xTaskPriorityDisinherit+0xa4>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	4283      	cmp	r3, r0
 800d742:	d00a      	beq.n	800d75a <xTaskPriorityDisinherit+0x22>
 800d744:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d748:	f383 8811 	msr	BASEPRI, r3
 800d74c:	f3bf 8f6f 	isb	sy
 800d750:	f3bf 8f4f 	dsb	sy
 800d754:	e7fe      	b.n	800d754 <xTaskPriorityDisinherit+0x1c>
	BaseType_t xReturn = pdFALSE;
 800d756:	2000      	movs	r0, #0
	}
 800d758:	4770      	bx	lr
			configASSERT( pxTCB->uxMutexesHeld );
 800d75a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d75c:	b943      	cbnz	r3, 800d770 <xTaskPriorityDisinherit+0x38>
 800d75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d762:	f383 8811 	msr	BASEPRI, r3
 800d766:	f3bf 8f6f 	isb	sy
 800d76a:	f3bf 8f4f 	dsb	sy
 800d76e:	e7fe      	b.n	800d76e <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d770:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800d772:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 800d774:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d776:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800d778:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d77a:	d000      	beq.n	800d77e <xTaskPriorityDisinherit+0x46>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d77c:	b10b      	cbz	r3, 800d782 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800d77e:	2000      	movs	r0, #0
	}
 800d780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d782:	1d06      	adds	r6, r0, #4
 800d784:	4604      	mov	r4, r0
 800d786:	4630      	mov	r0, r6
 800d788:	f7fe fd48 	bl	800c21c <uxListRemove>
 800d78c:	b1a8      	cbz	r0, 800d7ba <xTaskPriorityDisinherit+0x82>
 800d78e:	4814      	ldr	r0, [pc, #80]	; (800d7e0 <xTaskPriorityDisinherit+0xa8>)
 800d790:	4b14      	ldr	r3, [pc, #80]	; (800d7e4 <xTaskPriorityDisinherit+0xac>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d792:	6c62      	ldr	r2, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 800d794:	681f      	ldr	r7, [r3, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d796:	62e2      	str	r2, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800d798:	2501      	movs	r5, #1
 800d79a:	f04f 0c14 	mov.w	ip, #20
 800d79e:	fb0c 0002 	mla	r0, ip, r2, r0
 800d7a2:	4631      	mov	r1, r6
 800d7a4:	fa05 f602 	lsl.w	r6, r5, r2
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d7a8:	f1c2 0207 	rsb	r2, r2, #7
 800d7ac:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800d7ae:	433e      	orrs	r6, r7
 800d7b0:	601e      	str	r6, [r3, #0]
 800d7b2:	f7fe fd09 	bl	800c1c8 <vListInsertEnd>
					xReturn = pdTRUE;
 800d7b6:	4628      	mov	r0, r5
	}
 800d7b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d7ba:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800d7bc:	4808      	ldr	r0, [pc, #32]	; (800d7e0 <xTaskPriorityDisinherit+0xa8>)
 800d7be:	2314      	movs	r3, #20
 800d7c0:	fb03 f301 	mul.w	r3, r3, r1
 800d7c4:	58c3      	ldr	r3, [r0, r3]
 800d7c6:	b10b      	cbz	r3, 800d7cc <xTaskPriorityDisinherit+0x94>
 800d7c8:	4b06      	ldr	r3, [pc, #24]	; (800d7e4 <xTaskPriorityDisinherit+0xac>)
 800d7ca:	e7e2      	b.n	800d792 <xTaskPriorityDisinherit+0x5a>
 800d7cc:	4b05      	ldr	r3, [pc, #20]	; (800d7e4 <xTaskPriorityDisinherit+0xac>)
 800d7ce:	2501      	movs	r5, #1
 800d7d0:	681a      	ldr	r2, [r3, #0]
 800d7d2:	408d      	lsls	r5, r1
 800d7d4:	ea22 0205 	bic.w	r2, r2, r5
 800d7d8:	601a      	str	r2, [r3, #0]
 800d7da:	e7da      	b.n	800d792 <xTaskPriorityDisinherit+0x5a>
 800d7dc:	20000870 	.word	0x20000870
 800d7e0:	2000087c 	.word	0x2000087c
 800d7e4:	2000091c 	.word	0x2000091c

0800d7e8 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800d7e8:	4b04      	ldr	r3, [pc, #16]	; (800d7fc <pvTaskIncrementMutexHeldCount+0x14>)
 800d7ea:	681a      	ldr	r2, [r3, #0]
 800d7ec:	b11a      	cbz	r2, 800d7f6 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 800d7ee:	6819      	ldr	r1, [r3, #0]
 800d7f0:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 800d7f2:	3201      	adds	r2, #1
 800d7f4:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 800d7f6:	6818      	ldr	r0, [r3, #0]
	}
 800d7f8:	4770      	bx	lr
 800d7fa:	bf00      	nop
 800d7fc:	20000870 	.word	0x20000870

0800d800 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d800:	4b0a      	ldr	r3, [pc, #40]	; (800d82c <prvTaskExitError+0x2c>)
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	3301      	adds	r3, #1
 800d806:	d008      	beq.n	800d81a <prvTaskExitError+0x1a>
 800d808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d80c:	f383 8811 	msr	BASEPRI, r3
 800d810:	f3bf 8f6f 	isb	sy
 800d814:	f3bf 8f4f 	dsb	sy
 800d818:	e7fe      	b.n	800d818 <prvTaskExitError+0x18>
 800d81a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d81e:	f383 8811 	msr	BASEPRI, r3
 800d822:	f3bf 8f6f 	isb	sy
 800d826:	f3bf 8f4f 	dsb	sy
 800d82a:	e7fe      	b.n	800d82a <prvTaskExitError+0x2a>
 800d82c:	20000008 	.word	0x20000008

0800d830 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800d830:	4806      	ldr	r0, [pc, #24]	; (800d84c <prvPortStartFirstTask+0x1c>)
 800d832:	6800      	ldr	r0, [r0, #0]
 800d834:	6800      	ldr	r0, [r0, #0]
 800d836:	f380 8808 	msr	MSP, r0
 800d83a:	b662      	cpsie	i
 800d83c:	b661      	cpsie	f
 800d83e:	f3bf 8f4f 	dsb	sy
 800d842:	f3bf 8f6f 	isb	sy
 800d846:	df00      	svc	0
 800d848:	bf00      	nop
 800d84a:	0000      	.short	0x0000
 800d84c:	e000ed08 	.word	0xe000ed08

0800d850 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d850:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d860 <vPortEnableVFP+0x10>
 800d854:	6801      	ldr	r1, [r0, #0]
 800d856:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d85a:	6001      	str	r1, [r0, #0]
 800d85c:	4770      	bx	lr
 800d85e:	0000      	.short	0x0000
 800d860:	e000ed88 	.word	0xe000ed88

0800d864 <pxPortInitialiseStack>:
{
 800d864:	b430      	push	{r4, r5}
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d866:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d86a:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d86e:	4c07      	ldr	r4, [pc, #28]	; (800d88c <pxPortInitialiseStack+0x28>)
 800d870:	f840 4c0c 	str.w	r4, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800d874:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d878:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d87c:	e940 1502 	strd	r1, r5, [r0, #-8]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800d880:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800d884:	bc30      	pop	{r4, r5}
 800d886:	3844      	subs	r0, #68	; 0x44
 800d888:	4770      	bx	lr
 800d88a:	bf00      	nop
 800d88c:	0800d801 	.word	0x0800d801

0800d890 <SVC_Handler>:
	__asm volatile (
 800d890:	4b07      	ldr	r3, [pc, #28]	; (800d8b0 <pxCurrentTCBConst2>)
 800d892:	6819      	ldr	r1, [r3, #0]
 800d894:	6808      	ldr	r0, [r1, #0]
 800d896:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d89a:	f380 8809 	msr	PSP, r0
 800d89e:	f3bf 8f6f 	isb	sy
 800d8a2:	f04f 0000 	mov.w	r0, #0
 800d8a6:	f380 8811 	msr	BASEPRI, r0
 800d8aa:	4770      	bx	lr
 800d8ac:	f3af 8000 	nop.w

0800d8b0 <pxCurrentTCBConst2>:
 800d8b0:	20000870 	.word	0x20000870

0800d8b4 <vPortEnterCritical>:
 800d8b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8b8:	f383 8811 	msr	BASEPRI, r3
 800d8bc:	f3bf 8f6f 	isb	sy
 800d8c0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 800d8c4:	4a0a      	ldr	r2, [pc, #40]	; (800d8f0 <vPortEnterCritical+0x3c>)
 800d8c6:	6813      	ldr	r3, [r2, #0]
 800d8c8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800d8ca:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800d8cc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800d8ce:	d000      	beq.n	800d8d2 <vPortEnterCritical+0x1e>
}
 800d8d0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d8d2:	4b08      	ldr	r3, [pc, #32]	; (800d8f4 <vPortEnterCritical+0x40>)
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d8da:	d0f9      	beq.n	800d8d0 <vPortEnterCritical+0x1c>
 800d8dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8e0:	f383 8811 	msr	BASEPRI, r3
 800d8e4:	f3bf 8f6f 	isb	sy
 800d8e8:	f3bf 8f4f 	dsb	sy
 800d8ec:	e7fe      	b.n	800d8ec <vPortEnterCritical+0x38>
 800d8ee:	bf00      	nop
 800d8f0:	20000008 	.word	0x20000008
 800d8f4:	e000ed04 	.word	0xe000ed04

0800d8f8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800d8f8:	4a08      	ldr	r2, [pc, #32]	; (800d91c <vPortExitCritical+0x24>)
 800d8fa:	6813      	ldr	r3, [r2, #0]
 800d8fc:	b943      	cbnz	r3, 800d910 <vPortExitCritical+0x18>
 800d8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d902:	f383 8811 	msr	BASEPRI, r3
 800d906:	f3bf 8f6f 	isb	sy
 800d90a:	f3bf 8f4f 	dsb	sy
 800d90e:	e7fe      	b.n	800d90e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800d910:	3b01      	subs	r3, #1
 800d912:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d914:	b90b      	cbnz	r3, 800d91a <vPortExitCritical+0x22>
	__asm volatile
 800d916:	f383 8811 	msr	BASEPRI, r3
}
 800d91a:	4770      	bx	lr
 800d91c:	20000008 	.word	0x20000008

0800d920 <PendSV_Handler>:
	__asm volatile
 800d920:	f3ef 8009 	mrs	r0, PSP
 800d924:	f3bf 8f6f 	isb	sy
 800d928:	4b15      	ldr	r3, [pc, #84]	; (800d980 <pxCurrentTCBConst>)
 800d92a:	681a      	ldr	r2, [r3, #0]
 800d92c:	f01e 0f10 	tst.w	lr, #16
 800d930:	bf08      	it	eq
 800d932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d93a:	6010      	str	r0, [r2, #0]
 800d93c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 800d940:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d944:	f380 8811 	msr	BASEPRI, r0
 800d948:	f3bf 8f4f 	dsb	sy
 800d94c:	f3bf 8f6f 	isb	sy
 800d950:	f7ff fd5e 	bl	800d410 <vTaskSwitchContext>
 800d954:	f04f 0000 	mov.w	r0, #0
 800d958:	f380 8811 	msr	BASEPRI, r0
 800d95c:	bc08      	pop	{r3}
 800d95e:	6819      	ldr	r1, [r3, #0]
 800d960:	6808      	ldr	r0, [r1, #0]
 800d962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d966:	f01e 0f10 	tst.w	lr, #16
 800d96a:	bf08      	it	eq
 800d96c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d970:	f380 8809 	msr	PSP, r0
 800d974:	f3bf 8f6f 	isb	sy
 800d978:	4770      	bx	lr
 800d97a:	bf00      	nop
 800d97c:	f3af 8000 	nop.w

0800d980 <pxCurrentTCBConst>:
 800d980:	20000870 	.word	0x20000870

0800d984 <SysTick_Handler>:
{
 800d984:	b508      	push	{r3, lr}
	__asm volatile
 800d986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d98a:	f383 8811 	msr	BASEPRI, r3
 800d98e:	f3bf 8f6f 	isb	sy
 800d992:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800d996:	f7ff fb95 	bl	800d0c4 <xTaskIncrementTick>
 800d99a:	b118      	cbz	r0, 800d9a4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d99c:	4b03      	ldr	r3, [pc, #12]	; (800d9ac <SysTick_Handler+0x28>)
 800d99e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d9a2:	601a      	str	r2, [r3, #0]
	__asm volatile
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	f383 8811 	msr	BASEPRI, r3
}
 800d9aa:	bd08      	pop	{r3, pc}
 800d9ac:	e000ed04 	.word	0xe000ed04

0800d9b0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d9b0:	4b06      	ldr	r3, [pc, #24]	; (800d9cc <vPortSetupTimerInterrupt+0x1c>)
 800d9b2:	4907      	ldr	r1, [pc, #28]	; (800d9d0 <vPortSetupTimerInterrupt+0x20>)
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	4807      	ldr	r0, [pc, #28]	; (800d9d4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d9b8:	4a07      	ldr	r2, [pc, #28]	; (800d9d8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d9ba:	fba1 1303 	umull	r1, r3, r1, r3
 800d9be:	099b      	lsrs	r3, r3, #6
 800d9c0:	3b01      	subs	r3, #1
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d9c2:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d9c4:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d9c6:	6011      	str	r1, [r2, #0]
}
 800d9c8:	4770      	bx	lr
 800d9ca:	bf00      	nop
 800d9cc:	2000000c 	.word	0x2000000c
 800d9d0:	10624dd3 	.word	0x10624dd3
 800d9d4:	e000e014 	.word	0xe000e014
 800d9d8:	e000e010 	.word	0xe000e010

0800d9dc <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d9dc:	4b32      	ldr	r3, [pc, #200]	; (800daa8 <xPortStartScheduler+0xcc>)
 800d9de:	4a33      	ldr	r2, [pc, #204]	; (800daac <xPortStartScheduler+0xd0>)
 800d9e0:	6819      	ldr	r1, [r3, #0]
 800d9e2:	4291      	cmp	r1, r2
 800d9e4:	d04e      	beq.n	800da84 <xPortStartScheduler+0xa8>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d9e6:	681a      	ldr	r2, [r3, #0]
 800d9e8:	4b31      	ldr	r3, [pc, #196]	; (800dab0 <xPortStartScheduler+0xd4>)
 800d9ea:	429a      	cmp	r2, r3
 800d9ec:	d053      	beq.n	800da96 <xPortStartScheduler+0xba>
{
 800d9ee:	b510      	push	{r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d9f0:	4b30      	ldr	r3, [pc, #192]	; (800dab4 <xPortStartScheduler+0xd8>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d9f2:	4c31      	ldr	r4, [pc, #196]	; (800dab8 <xPortStartScheduler+0xdc>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d9f4:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d9f6:	4931      	ldr	r1, [pc, #196]	; (800dabc <xPortStartScheduler+0xe0>)
{
 800d9f8:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d9fa:	b2d2      	uxtb	r2, r2
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d9fc:	20ff      	movs	r0, #255	; 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d9fe:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800da00:	7018      	strb	r0, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800da02:	781b      	ldrb	r3, [r3, #0]
 800da04:	b2db      	uxtb	r3, r3
 800da06:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800da0a:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800da0e:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800da12:	f003 0350 	and.w	r3, r3, #80	; 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800da16:	2007      	movs	r0, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800da18:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800da1a:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800da1c:	6008      	str	r0, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800da1e:	d50f      	bpl.n	800da40 <xPortStartScheduler+0x64>
 800da20:	2206      	movs	r2, #6
 800da22:	e000      	b.n	800da26 <xPortStartScheduler+0x4a>
 800da24:	4602      	mov	r2, r0
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800da26:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800da2a:	005b      	lsls	r3, r3, #1
 800da2c:	b2db      	uxtb	r3, r3
 800da2e:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800da32:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800da36:	061b      	lsls	r3, r3, #24
 800da38:	f102 30ff 	add.w	r0, r2, #4294967295
 800da3c:	d4f2      	bmi.n	800da24 <xPortStartScheduler+0x48>
 800da3e:	600a      	str	r2, [r1, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800da40:	680b      	ldr	r3, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800da42:	9801      	ldr	r0, [sp, #4]
 800da44:	4c1b      	ldr	r4, [pc, #108]	; (800dab4 <xPortStartScheduler+0xd8>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800da46:	4a1e      	ldr	r2, [pc, #120]	; (800dac0 <xPortStartScheduler+0xe4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800da48:	021b      	lsls	r3, r3, #8
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800da4a:	b2c0      	uxtb	r0, r0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800da4c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800da50:	600b      	str	r3, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800da52:	7020      	strb	r0, [r4, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800da54:	6813      	ldr	r3, [r2, #0]
 800da56:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800da5a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800da5c:	6813      	ldr	r3, [r2, #0]
 800da5e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800da62:	6013      	str	r3, [r2, #0]
	vPortSetupTimerInterrupt();
 800da64:	f7ff ffa4 	bl	800d9b0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800da68:	4b16      	ldr	r3, [pc, #88]	; (800dac4 <xPortStartScheduler+0xe8>)
 800da6a:	2200      	movs	r2, #0
 800da6c:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 800da6e:	f7ff feef 	bl	800d850 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800da72:	4a15      	ldr	r2, [pc, #84]	; (800dac8 <xPortStartScheduler+0xec>)
 800da74:	6813      	ldr	r3, [r2, #0]
 800da76:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800da7a:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 800da7c:	f7ff fed8 	bl	800d830 <prvPortStartFirstTask>
	prvTaskExitError();
 800da80:	f7ff febe 	bl	800d800 <prvTaskExitError>
	__asm volatile
 800da84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da88:	f383 8811 	msr	BASEPRI, r3
 800da8c:	f3bf 8f6f 	isb	sy
 800da90:	f3bf 8f4f 	dsb	sy
 800da94:	e7fe      	b.n	800da94 <xPortStartScheduler+0xb8>
 800da96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da9a:	f383 8811 	msr	BASEPRI, r3
 800da9e:	f3bf 8f6f 	isb	sy
 800daa2:	f3bf 8f4f 	dsb	sy
 800daa6:	e7fe      	b.n	800daa6 <xPortStartScheduler+0xca>
 800daa8:	e000ed00 	.word	0xe000ed00
 800daac:	410fc271 	.word	0x410fc271
 800dab0:	410fc270 	.word	0x410fc270
 800dab4:	e000e400 	.word	0xe000e400
 800dab8:	2000099c 	.word	0x2000099c
 800dabc:	200009a0 	.word	0x200009a0
 800dac0:	e000ed20 	.word	0xe000ed20
 800dac4:	20000008 	.word	0x20000008
 800dac8:	e000ef34 	.word	0xe000ef34

0800dacc <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800dacc:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dad0:	2b0f      	cmp	r3, #15
 800dad2:	d90e      	bls.n	800daf2 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dad4:	4910      	ldr	r1, [pc, #64]	; (800db18 <vPortValidateInterruptPriority+0x4c>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dad6:	4a11      	ldr	r2, [pc, #68]	; (800db1c <vPortValidateInterruptPriority+0x50>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dad8:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dada:	7812      	ldrb	r2, [r2, #0]
 800dadc:	429a      	cmp	r2, r3
 800dade:	d908      	bls.n	800daf2 <vPortValidateInterruptPriority+0x26>
 800dae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dae4:	f383 8811 	msr	BASEPRI, r3
 800dae8:	f3bf 8f6f 	isb	sy
 800daec:	f3bf 8f4f 	dsb	sy
 800daf0:	e7fe      	b.n	800daf0 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800daf2:	4b0b      	ldr	r3, [pc, #44]	; (800db20 <vPortValidateInterruptPriority+0x54>)
 800daf4:	4a0b      	ldr	r2, [pc, #44]	; (800db24 <vPortValidateInterruptPriority+0x58>)
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	6812      	ldr	r2, [r2, #0]
 800dafa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800dafe:	4293      	cmp	r3, r2
 800db00:	d908      	bls.n	800db14 <vPortValidateInterruptPriority+0x48>
 800db02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db06:	f383 8811 	msr	BASEPRI, r3
 800db0a:	f3bf 8f6f 	isb	sy
 800db0e:	f3bf 8f4f 	dsb	sy
 800db12:	e7fe      	b.n	800db12 <vPortValidateInterruptPriority+0x46>
	}
 800db14:	4770      	bx	lr
 800db16:	bf00      	nop
 800db18:	e000e3f0 	.word	0xe000e3f0
 800db1c:	2000099c 	.word	0x2000099c
 800db20:	e000ed0c 	.word	0xe000ed0c
 800db24:	200009a0 	.word	0x200009a0

0800db28 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800db28:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800db2a:	4b11      	ldr	r3, [pc, #68]	; (800db70 <prvInsertBlockIntoFreeList+0x48>)
 800db2c:	681a      	ldr	r2, [r3, #0]
 800db2e:	4282      	cmp	r2, r0
 800db30:	d201      	bcs.n	800db36 <prvInsertBlockIntoFreeList+0xe>
 800db32:	4613      	mov	r3, r2
 800db34:	e7fa      	b.n	800db2c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800db36:	685c      	ldr	r4, [r3, #4]
 800db38:	1919      	adds	r1, r3, r4
 800db3a:	4288      	cmp	r0, r1
 800db3c:	d103      	bne.n	800db46 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800db3e:	6841      	ldr	r1, [r0, #4]
 800db40:	4421      	add	r1, r4
 800db42:	6059      	str	r1, [r3, #4]
 800db44:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800db46:	6844      	ldr	r4, [r0, #4]
 800db48:	1901      	adds	r1, r0, r4
 800db4a:	428a      	cmp	r2, r1
 800db4c:	d109      	bne.n	800db62 <prvInsertBlockIntoFreeList+0x3a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800db4e:	4909      	ldr	r1, [pc, #36]	; (800db74 <prvInsertBlockIntoFreeList+0x4c>)
 800db50:	6809      	ldr	r1, [r1, #0]
 800db52:	428a      	cmp	r2, r1
 800db54:	d005      	beq.n	800db62 <prvInsertBlockIntoFreeList+0x3a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800db56:	e9d2 2100 	ldrd	r2, r1, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800db5a:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800db5c:	6002      	str	r2, [r0, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800db5e:	6041      	str	r1, [r0, #4]
 800db60:	e000      	b.n	800db64 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800db62:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800db64:	4298      	cmp	r0, r3
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800db66:	bf18      	it	ne
 800db68:	6018      	strne	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800db6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db6e:	4770      	bx	lr
 800db70:	20004c80 	.word	0x20004c80
 800db74:	200009a4 	.word	0x200009a4

0800db78 <pvPortMalloc>:
{
 800db78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxEnd == NULL )
 800db7a:	4d3e      	ldr	r5, [pc, #248]	; (800dc74 <pvPortMalloc+0xfc>)
{
 800db7c:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800db7e:	f7ff fa8b 	bl	800d098 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800db82:	682a      	ldr	r2, [r5, #0]
 800db84:	2a00      	cmp	r2, #0
 800db86:	d056      	beq.n	800dc36 <pvPortMalloc+0xbe>
 800db88:	4b3b      	ldr	r3, [pc, #236]	; (800dc78 <pvPortMalloc+0x100>)
 800db8a:	681d      	ldr	r5, [r3, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800db8c:	422c      	tst	r4, r5
 800db8e:	d14d      	bne.n	800dc2c <pvPortMalloc+0xb4>
			if( xWantedSize > 0 )
 800db90:	2c00      	cmp	r4, #0
 800db92:	d04b      	beq.n	800dc2c <pvPortMalloc+0xb4>
				xWantedSize += xHeapStructSize;
 800db94:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800db98:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800db9a:	bf1c      	itt	ne
 800db9c:	f023 0307 	bicne.w	r3, r3, #7
 800dba0:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d042      	beq.n	800dc2c <pvPortMalloc+0xb4>
 800dba6:	4f35      	ldr	r7, [pc, #212]	; (800dc7c <pvPortMalloc+0x104>)
 800dba8:	683e      	ldr	r6, [r7, #0]
 800dbaa:	429e      	cmp	r6, r3
 800dbac:	d33e      	bcc.n	800dc2c <pvPortMalloc+0xb4>
				pxBlock = xStart.pxNextFreeBlock;
 800dbae:	4834      	ldr	r0, [pc, #208]	; (800dc80 <pvPortMalloc+0x108>)
 800dbb0:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dbb2:	e006      	b.n	800dbc2 <pvPortMalloc+0x4a>
 800dbb4:	f8d4 c000 	ldr.w	ip, [r4]
 800dbb8:	f1bc 0f00 	cmp.w	ip, #0
 800dbbc:	d004      	beq.n	800dbc8 <pvPortMalloc+0x50>
 800dbbe:	4620      	mov	r0, r4
 800dbc0:	4664      	mov	r4, ip
 800dbc2:	6861      	ldr	r1, [r4, #4]
 800dbc4:	4299      	cmp	r1, r3
 800dbc6:	d3f5      	bcc.n	800dbb4 <pvPortMalloc+0x3c>
				if( pxBlock != pxEnd )
 800dbc8:	4294      	cmp	r4, r2
 800dbca:	d02f      	beq.n	800dc2c <pvPortMalloc+0xb4>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dbcc:	6822      	ldr	r2, [r4, #0]
 800dbce:	6002      	str	r2, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dbd0:	1aca      	subs	r2, r1, r3
 800dbd2:	2a10      	cmp	r2, #16
 800dbd4:	d910      	bls.n	800dbf8 <pvPortMalloc+0x80>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dbd6:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dbd8:	0741      	lsls	r1, r0, #29
 800dbda:	d008      	beq.n	800dbee <pvPortMalloc+0x76>
 800dbdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbe0:	f383 8811 	msr	BASEPRI, r3
 800dbe4:	f3bf 8f6f 	isb	sy
 800dbe8:	f3bf 8f4f 	dsb	sy
 800dbec:	e7fe      	b.n	800dbec <pvPortMalloc+0x74>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dbee:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dbf0:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dbf2:	f7ff ff99 	bl	800db28 <prvInsertBlockIntoFreeList>
 800dbf6:	6861      	ldr	r1, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dbf8:	4a22      	ldr	r2, [pc, #136]	; (800dc84 <pvPortMalloc+0x10c>)
 800dbfa:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dbfc:	1a76      	subs	r6, r6, r1
					pxBlock->pxNextFreeBlock = NULL;
 800dbfe:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dc00:	4329      	orrs	r1, r5
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dc02:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 800dc04:	e9c4 3100 	strd	r3, r1, [r4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dc08:	f104 0408 	add.w	r4, r4, #8
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dc0c:	bf38      	it	cc
 800dc0e:	6016      	strcc	r6, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dc10:	603e      	str	r6, [r7, #0]
	( void ) xTaskResumeAll();
 800dc12:	f7ff fb03 	bl	800d21c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dc16:	0763      	lsls	r3, r4, #29
 800dc18:	d00b      	beq.n	800dc32 <pvPortMalloc+0xba>
 800dc1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc1e:	f383 8811 	msr	BASEPRI, r3
 800dc22:	f3bf 8f6f 	isb	sy
 800dc26:	f3bf 8f4f 	dsb	sy
 800dc2a:	e7fe      	b.n	800dc2a <pvPortMalloc+0xb2>
	( void ) xTaskResumeAll();
 800dc2c:	f7ff faf6 	bl	800d21c <xTaskResumeAll>
 800dc30:	2400      	movs	r4, #0
}
 800dc32:	4620      	mov	r0, r4
 800dc34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uxAddress = ( size_t ) ucHeap;
 800dc36:	4b14      	ldr	r3, [pc, #80]	; (800dc88 <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 800dc38:	4a14      	ldr	r2, [pc, #80]	; (800dc8c <pvPortMalloc+0x114>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dc3a:	4911      	ldr	r1, [pc, #68]	; (800dc80 <pvPortMalloc+0x108>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dc3c:	4f11      	ldr	r7, [pc, #68]	; (800dc84 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dc3e:	075e      	lsls	r6, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dc40:	bf18      	it	ne
 800dc42:	3307      	addne	r3, #7
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dc44:	f022 0207 	bic.w	r2, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dc48:	bf18      	it	ne
 800dc4a:	f023 0307 	bicne.w	r3, r3, #7
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dc4e:	4e0b      	ldr	r6, [pc, #44]	; (800dc7c <pvPortMalloc+0x104>)
	pxEnd = ( void * ) uxAddress;
 800dc50:	602a      	str	r2, [r5, #0]
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dc52:	4618      	mov	r0, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dc54:	1ad3      	subs	r3, r2, r3
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dc56:	4d08      	ldr	r5, [pc, #32]	; (800dc78 <pvPortMalloc+0x100>)
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dc58:	6033      	str	r3, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dc5a:	2600      	movs	r6, #0
 800dc5c:	e9c1 0600 	strd	r0, r6, [r1]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dc60:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
	pxEnd->pxNextFreeBlock = NULL;
 800dc64:	e9c2 6600 	strd	r6, r6, [r2]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dc68:	6029      	str	r1, [r5, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dc6a:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dc6c:	e9c0 2300 	strd	r2, r3, [r0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dc70:	460d      	mov	r5, r1
 800dc72:	e78b      	b.n	800db8c <pvPortMalloc+0x14>
 800dc74:	200009a4 	.word	0x200009a4
 800dc78:	20004c74 	.word	0x20004c74
 800dc7c:	20004c78 	.word	0x20004c78
 800dc80:	20004c80 	.word	0x20004c80
 800dc84:	20004c7c 	.word	0x20004c7c
 800dc88:	200009a8 	.word	0x200009a8
 800dc8c:	20004c6c 	.word	0x20004c6c

0800dc90 <vPortFree>:
	if( pv != NULL )
 800dc90:	b1d0      	cbz	r0, 800dcc8 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dc92:	4a19      	ldr	r2, [pc, #100]	; (800dcf8 <vPortFree+0x68>)
 800dc94:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800dc98:	6812      	ldr	r2, [r2, #0]
 800dc9a:	4213      	tst	r3, r2
 800dc9c:	d108      	bne.n	800dcb0 <vPortFree+0x20>
 800dc9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dca2:	f383 8811 	msr	BASEPRI, r3
 800dca6:	f3bf 8f6f 	isb	sy
 800dcaa:	f3bf 8f4f 	dsb	sy
 800dcae:	e7fe      	b.n	800dcae <vPortFree+0x1e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dcb0:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800dcb4:	b149      	cbz	r1, 800dcca <vPortFree+0x3a>
 800dcb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcba:	f383 8811 	msr	BASEPRI, r3
 800dcbe:	f3bf 8f6f 	isb	sy
 800dcc2:	f3bf 8f4f 	dsb	sy
 800dcc6:	e7fe      	b.n	800dcc6 <vPortFree+0x36>
 800dcc8:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dcca:	ea23 0302 	bic.w	r3, r3, r2
{
 800dcce:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dcd0:	f840 3c04 	str.w	r3, [r0, #-4]
 800dcd4:	4604      	mov	r4, r0
				vTaskSuspendAll();
 800dcd6:	f7ff f9df 	bl	800d098 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dcda:	4a08      	ldr	r2, [pc, #32]	; (800dcfc <vPortFree+0x6c>)
 800dcdc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800dce0:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dce2:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dce6:	440b      	add	r3, r1
 800dce8:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dcea:	f7ff ff1d 	bl	800db28 <prvInsertBlockIntoFreeList>
}
 800dcee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800dcf2:	f7ff ba93 	b.w	800d21c <xTaskResumeAll>
 800dcf6:	bf00      	nop
 800dcf8:	20004c74 	.word	0x20004c74
 800dcfc:	20004c78 	.word	0x20004c78

0800dd00 <MX_ADC1_Init>:
uint8_t ADCInterleaved = 0;
uint8_t ADCChannel[MAX_ADC_CHANNELS]={0};

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800dd00:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc1.Init.Resolution = ADCResolution;
 800dd02:	4b1b      	ldr	r3, [pc, #108]	; (800dd70 <MX_ADC1_Init+0x70>)
  hadc1.Instance = ADC1;
 800dd04:	4c1b      	ldr	r4, [pc, #108]	; (800dd74 <MX_ADC1_Init+0x74>)
  hadc1.Init.Resolution = ADCResolution;
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	60a3      	str	r3, [r4, #8]
  hadc1.Instance = ADC1;
 800dd0a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800dd0e:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800dd12:	b086      	sub	sp, #24
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 800dd14:	2601      	movs	r6, #1
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800dd16:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800dd1a:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800dd1e:	2304      	movs	r3, #4
  hadc1.Instance = ADC1;
 800dd20:	6020      	str	r0, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800dd22:	6065      	str	r5, [r4, #4]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc1);
 800dd24:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800dd26:	2500      	movs	r5, #0
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800dd28:	6321      	str	r1, [r4, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800dd2a:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800dd2c:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800dd30:	61e5      	str	r5, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800dd32:	6265      	str	r5, [r4, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800dd34:	60e5      	str	r5, [r4, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800dd36:	61a5      	str	r5, [r4, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800dd38:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 800dd3a:	6226      	str	r6, [r4, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800dd3c:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc1);
 800dd3e:	f7f7 fc0b 	bl	8005558 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800dd42:	4b0d      	ldr	r3, [pc, #52]	; (800dd78 <MX_ADC1_Init+0x78>)
 800dd44:	4a0d      	ldr	r2, [pc, #52]	; (800dd7c <MX_ADC1_Init+0x7c>)
 800dd46:	7819      	ldrb	r1, [r3, #0]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800dd48:	4b0d      	ldr	r3, [pc, #52]	; (800dd80 <MX_ADC1_Init+0x80>)
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800dd4a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800dd4e:	681b      	ldr	r3, [r3, #0]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800dd50:	9200      	str	r2, [sp, #0]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800dd52:	4669      	mov	r1, sp
 800dd54:	4620      	mov	r0, r4
  sConfig.SamplingTime = ADCSamplingTime;
 800dd56:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800dd58:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800dd5a:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800dd5e:	9505      	str	r5, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800dd60:	f7f8 fc4c 	bl	80065fc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800dd64:	4629      	mov	r1, r5
 800dd66:	4620      	mov	r0, r4
 800dd68:	f7f8 fab6 	bl	80062d8 <HAL_ADCEx_Calibration_Start>

}
 800dd6c:	b006      	add	sp, #24
 800dd6e:	bd70      	pop	{r4, r5, r6, pc}
 800dd70:	20004c98 	.word	0x20004c98
 800dd74:	2000e820 	.word	0x2000e820
 800dd78:	20004c90 	.word	0x20004c90
 800dd7c:	0801522c 	.word	0x0801522c
 800dd80:	20004c9c 	.word	0x20004c9c

0800dd84 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800dd84:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc2.Instance = ADC2;
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc2.Init.Resolution = ADCResolution;
 800dd86:	4b1b      	ldr	r3, [pc, #108]	; (800ddf4 <MX_ADC2_Init+0x70>)
  hadc2.Instance = ADC2;
 800dd88:	4c1b      	ldr	r4, [pc, #108]	; (800ddf8 <MX_ADC2_Init+0x74>)
  hadc2.Init.Resolution = ADCResolution;
 800dd8a:	681b      	ldr	r3, [r3, #0]
  hadc2.Instance = ADC2;
 800dd8c:	481b      	ldr	r0, [pc, #108]	; (800ddfc <MX_ADC2_Init+0x78>)
  hadc2.Init.Resolution = ADCResolution;
 800dd8e:	60a3      	str	r3, [r4, #8]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800dd90:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800dd94:	b086      	sub	sp, #24
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.NbrOfConversion = 1;
 800dd96:	2601      	movs	r6, #1
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800dd98:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800dd9c:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc2.Init.DMAContinuousRequests = ENABLE;
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800dda0:	2304      	movs	r3, #4
  hadc2.Instance = ADC2;
 800dda2:	6020      	str	r0, [r4, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800dda4:	6065      	str	r5, [r4, #4]
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc2);
 800dda6:	4620      	mov	r0, r4
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800dda8:	2500      	movs	r5, #0
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800ddaa:	6321      	str	r1, [r4, #48]	; 0x30
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800ddac:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800ddae:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800ddb2:	61e5      	str	r5, [r4, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800ddb4:	6265      	str	r5, [r4, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800ddb6:	60e5      	str	r5, [r4, #12]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800ddb8:	61a5      	str	r5, [r4, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800ddba:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc2.Init.NbrOfConversion = 1;
 800ddbc:	6226      	str	r6, [r4, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800ddbe:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc2);
 800ddc0:	f7f7 fbca 	bl	8005558 <HAL_ADC_Init>
	
	

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800ddc4:	4b0e      	ldr	r3, [pc, #56]	; (800de00 <MX_ADC2_Init+0x7c>)
 800ddc6:	4a0f      	ldr	r2, [pc, #60]	; (800de04 <MX_ADC2_Init+0x80>)
 800ddc8:	7859      	ldrb	r1, [r3, #1]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800ddca:	4b0f      	ldr	r3, [pc, #60]	; (800de08 <MX_ADC2_Init+0x84>)
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800ddcc:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800ddd0:	681b      	ldr	r3, [r3, #0]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800ddd2:	9200      	str	r2, [sp, #0]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800ddd4:	4669      	mov	r1, sp
 800ddd6:	4620      	mov	r0, r4
  sConfig.SamplingTime = ADCSamplingTime;
 800ddd8:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800ddda:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800dddc:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800dde0:	9505      	str	r5, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800dde2:	f7f8 fc0b 	bl	80065fc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800dde6:	4629      	mov	r1, r5
 800dde8:	4620      	mov	r0, r4
 800ddea:	f7f8 fa75 	bl	80062d8 <HAL_ADCEx_Calibration_Start>

}
 800ddee:	b006      	add	sp, #24
 800ddf0:	bd70      	pop	{r4, r5, r6, pc}
 800ddf2:	bf00      	nop
 800ddf4:	20004c98 	.word	0x20004c98
 800ddf8:	2000e788 	.word	0x2000e788
 800ddfc:	50000100 	.word	0x50000100
 800de00:	20004c90 	.word	0x20004c90
 800de04:	08015250 	.word	0x08015250
 800de08:	20004c9c 	.word	0x20004c9c

0800de0c <MX_ADC3_Init>:

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800de0c:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc3.Instance = ADC3;
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc3.Init.Resolution = ADCResolution;
 800de0e:	4b1b      	ldr	r3, [pc, #108]	; (800de7c <MX_ADC3_Init+0x70>)
  hadc3.Instance = ADC3;
 800de10:	4c1b      	ldr	r4, [pc, #108]	; (800de80 <MX_ADC3_Init+0x74>)
  hadc3.Init.Resolution = ADCResolution;
 800de12:	681b      	ldr	r3, [r3, #0]
  hadc3.Instance = ADC3;
 800de14:	481b      	ldr	r0, [pc, #108]	; (800de84 <MX_ADC3_Init+0x78>)
  hadc3.Init.Resolution = ADCResolution;
 800de16:	60a3      	str	r3, [r4, #8]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800de18:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800de1c:	b086      	sub	sp, #24
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 1;
 800de1e:	2601      	movs	r6, #1
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800de20:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800de24:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc3.Init.DMAContinuousRequests = ENABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800de28:	2304      	movs	r3, #4
  hadc3.Instance = ADC3;
 800de2a:	6020      	str	r0, [r4, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800de2c:	6065      	str	r5, [r4, #4]
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc3);
 800de2e:	4620      	mov	r0, r4
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800de30:	2500      	movs	r5, #0
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800de32:	6321      	str	r1, [r4, #48]	; 0x30
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800de34:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800de36:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800de3a:	61e5      	str	r5, [r4, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800de3c:	6265      	str	r5, [r4, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800de3e:	60e5      	str	r5, [r4, #12]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800de40:	61a5      	str	r5, [r4, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800de42:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc3.Init.NbrOfConversion = 1;
 800de44:	6226      	str	r6, [r4, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800de46:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc3);
 800de48:	f7f7 fb86 	bl	8005558 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800de4c:	4b0e      	ldr	r3, [pc, #56]	; (800de88 <MX_ADC3_Init+0x7c>)
 800de4e:	4a0f      	ldr	r2, [pc, #60]	; (800de8c <MX_ADC3_Init+0x80>)
 800de50:	7899      	ldrb	r1, [r3, #2]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800de52:	4b0f      	ldr	r3, [pc, #60]	; (800de90 <MX_ADC3_Init+0x84>)
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800de54:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800de58:	681b      	ldr	r3, [r3, #0]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800de5a:	9200      	str	r2, [sp, #0]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800de5c:	4669      	mov	r1, sp
 800de5e:	4620      	mov	r0, r4
  sConfig.SamplingTime = ADCSamplingTime;
 800de60:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800de62:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800de64:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800de68:	9505      	str	r5, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800de6a:	f7f8 fbc7 	bl	80065fc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800de6e:	4629      	mov	r1, r5
 800de70:	4620      	mov	r0, r4
 800de72:	f7f8 fa31 	bl	80062d8 <HAL_ADCEx_Calibration_Start>

}
 800de76:	b006      	add	sp, #24
 800de78:	bd70      	pop	{r4, r5, r6, pc}
 800de7a:	bf00      	nop
 800de7c:	20004c98 	.word	0x20004c98
 800de80:	2000e874 	.word	0x2000e874
 800de84:	50000400 	.word	0x50000400
 800de88:	20004c90 	.word	0x20004c90
 800de8c:	08015278 	.word	0x08015278
 800de90:	20004c9c 	.word	0x20004c9c

0800de94 <MX_ADC4_Init>:

/* ADC4 init function */
void MX_ADC4_Init(void)
{
 800de94:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc4.Instance = ADC4;
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc4.Init.Resolution = ADCResolution;
 800de96:	4b1b      	ldr	r3, [pc, #108]	; (800df04 <MX_ADC4_Init+0x70>)
  hadc4.Instance = ADC4;
 800de98:	4c1b      	ldr	r4, [pc, #108]	; (800df08 <MX_ADC4_Init+0x74>)
  hadc4.Init.Resolution = ADCResolution;
 800de9a:	681b      	ldr	r3, [r3, #0]
  hadc4.Instance = ADC4;
 800de9c:	481b      	ldr	r0, [pc, #108]	; (800df0c <MX_ADC4_Init+0x78>)
  hadc4.Init.Resolution = ADCResolution;
 800de9e:	60a3      	str	r3, [r4, #8]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800dea0:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800dea4:	b086      	sub	sp, #24
  hadc4.Init.ContinuousConvMode = DISABLE;
  hadc4.Init.DiscontinuousConvMode = DISABLE;
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc4.Init.NbrOfConversion = 1;
 800dea6:	2601      	movs	r6, #1
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800dea8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800deac:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc4.Init.DMAContinuousRequests = ENABLE;
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800deb0:	2304      	movs	r3, #4
  hadc4.Instance = ADC4;
 800deb2:	6020      	str	r0, [r4, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800deb4:	6065      	str	r5, [r4, #4]
  hadc4.Init.LowPowerAutoWait = DISABLE;
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc4);
 800deb6:	4620      	mov	r0, r4
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800deb8:	2500      	movs	r5, #0
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800deba:	6321      	str	r1, [r4, #48]	; 0x30
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800debc:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800debe:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800dec2:	61e5      	str	r5, [r4, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800dec4:	6265      	str	r5, [r4, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800dec6:	60e5      	str	r5, [r4, #12]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800dec8:	61a5      	str	r5, [r4, #24]
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800deca:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc4.Init.NbrOfConversion = 1;
 800decc:	6226      	str	r6, [r4, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800dece:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc4);
 800ded0:	f7f7 fb42 	bl	8005558 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800ded4:	4b0e      	ldr	r3, [pc, #56]	; (800df10 <MX_ADC4_Init+0x7c>)
 800ded6:	4a0f      	ldr	r2, [pc, #60]	; (800df14 <MX_ADC4_Init+0x80>)
 800ded8:	78d9      	ldrb	r1, [r3, #3]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800deda:	4b0f      	ldr	r3, [pc, #60]	; (800df18 <MX_ADC4_Init+0x84>)
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800dedc:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800dee0:	681b      	ldr	r3, [r3, #0]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800dee2:	9200      	str	r2, [sp, #0]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800dee4:	4669      	mov	r1, sp
 800dee6:	4620      	mov	r0, r4
  sConfig.SamplingTime = ADCSamplingTime;
 800dee8:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800deea:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800deec:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800def0:	9505      	str	r5, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800def2:	f7f8 fb83 	bl	80065fc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800def6:	4629      	mov	r1, r5
 800def8:	4620      	mov	r0, r4
 800defa:	f7f8 f9ed 	bl	80062d8 <HAL_ADCEx_Calibration_Start>

}
 800defe:	b006      	add	sp, #24
 800df00:	bd70      	pop	{r4, r5, r6, pc}
 800df02:	bf00      	nop
 800df04:	20004c98 	.word	0x20004c98
 800df08:	2000e90c 	.word	0x2000e90c
 800df0c:	50000500 	.word	0x50000500
 800df10:	20004c90 	.word	0x20004c90
 800df14:	08015288 	.word	0x08015288
 800df18:	20004c9c 	.word	0x20004c9c

0800df1c <MX_ADC12_Interleaved_Init>:


void MX_ADC12_Interleaved_Init(){
 800df1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	  ADC_ChannelConfTypeDef sConfig;
	  ADC_MultiModeTypeDef   mode;

	  hadc2.Instance = ADC2;
 800df20:	4e38      	ldr	r6, [pc, #224]	; (800e004 <MX_ADC12_Interleaved_Init+0xe8>)
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
	  hadc2.Init.Resolution = ADCResolution;
 800df22:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 800e018 <MX_ADC12_Interleaved_Init+0xfc>
	  hadc2.Instance = ADC2;
 800df26:	4b38      	ldr	r3, [pc, #224]	; (800e008 <MX_ADC12_Interleaved_Init+0xec>)
	  hadc2.Init.Resolution = ADCResolution;
 800df28:	f8d8 2000 	ldr.w	r2, [r8]
 800df2c:	60b2      	str	r2, [r6, #8]
void MX_ADC12_Interleaved_Init(){
 800df2e:	b08b      	sub	sp, #44	; 0x2c
	  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
	  hadc2.Init.ContinuousConvMode = DISABLE;
 800df30:	2400      	movs	r4, #0
	  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800df32:	2701      	movs	r7, #1
	  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
	  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
	  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
	  hadc2.Init.NbrOfConversion =1;
	  hadc2.Init.DMAContinuousRequests = ENABLE;
	  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800df34:	f04f 0904 	mov.w	r9, #4
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800df38:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
	  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800df3c:	f44f 7a60 	mov.w	sl, #896	; 0x380
	  hadc2.Init.LowPowerAutoWait = DISABLE;
	  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
	  HAL_ADC_Init(&hadc2);
 800df40:	4630      	mov	r0, r6
	  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800df42:	6137      	str	r7, [r6, #16]
	  hadc2.Init.NbrOfConversion =1;
 800df44:	6237      	str	r7, [r6, #32]
	  hadc2.Init.DMAContinuousRequests = ENABLE;
 800df46:	6377      	str	r7, [r6, #52]	; 0x34
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800df48:	e9c6 3b00 	strd	r3, fp, [r6]
	  hadc2.Init.ContinuousConvMode = DISABLE;
 800df4c:	61f4      	str	r4, [r6, #28]
	  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800df4e:	6274      	str	r4, [r6, #36]	; 0x24
	  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800df50:	6334      	str	r4, [r6, #48]	; 0x30
	  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800df52:	60f4      	str	r4, [r6, #12]
	  hadc2.Init.LowPowerAutoWait = DISABLE;
 800df54:	61b4      	str	r4, [r6, #24]
	  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800df56:	63b4      	str	r4, [r6, #56]	; 0x38
	  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800df58:	f8c6 a02c 	str.w	sl, [r6, #44]	; 0x2c
	  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800df5c:	f8c6 9014 	str.w	r9, [r6, #20]
	  HAL_ADC_Init(&hadc2);
 800df60:	f7f7 fafa 	bl	8005558 <HAL_ADC_Init>

	    /**Configure Regular Channel
	    */
	  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800df64:	4a29      	ldr	r2, [pc, #164]	; (800e00c <MX_ADC12_Interleaved_Init+0xf0>)
 800df66:	4b2a      	ldr	r3, [pc, #168]	; (800e010 <MX_ADC12_Interleaved_Init+0xf4>)
 800df68:	7812      	ldrb	r2, [r2, #0]
	  sConfig.Offset = 0;
	  HAL_ADC_ConfigChannel(&hadc2, &sConfig);

	    /**Common config
	    */
	  hadc1.Instance = ADC1;
 800df6a:	4d2a      	ldr	r5, [pc, #168]	; (800e014 <MX_ADC12_Interleaved_Init+0xf8>)
	  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800df6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
	  sConfig.Rank = 1;
 800df70:	9705      	str	r7, [sp, #20]
	  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800df72:	a904      	add	r1, sp, #16
 800df74:	4630      	mov	r0, r6
	  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800df76:	9304      	str	r3, [sp, #16]
	  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800df78:	e9cd 4406 	strd	r4, r4, [sp, #24]
	  sConfig.Offset = 0;
 800df7c:	e9cd 4408 	strd	r4, r4, [sp, #32]
	  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800df80:	f7f8 fb3c 	bl	80065fc <HAL_ADC_ConfigChannel>
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
	  hadc1.Init.Resolution = ADCResolution;
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
	  hadc1.Init.ContinuousConvMode = DISABLE;
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800df84:	f44f 6280 	mov.w	r2, #1024	; 0x400
	  hadc1.Init.Resolution = ADCResolution;
 800df88:	f8d8 3000 	ldr.w	r3, [r8]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800df8c:	632a      	str	r2, [r5, #48]	; 0x30
	  hadc1.Instance = ADC1;
 800df8e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
	  hadc1.Init.NbrOfConversion = 1;
	  hadc1.Init.DMAContinuousRequests = ENABLE;
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
	  hadc1.Init.LowPowerAutoWait = DISABLE;
	  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
	  HAL_ADC_Init(&hadc1);
 800df92:	4628      	mov	r0, r5
	  hadc1.Init.NbrOfConversion = 1;
 800df94:	622f      	str	r7, [r5, #32]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 800df96:	636f      	str	r7, [r5, #52]	; 0x34
	  hadc1.Init.Resolution = ADCResolution;
 800df98:	60ab      	str	r3, [r5, #8]
	  hadc1.Instance = ADC1;
 800df9a:	6029      	str	r1, [r5, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800df9c:	f8c5 b004 	str.w	fp, [r5, #4]
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800dfa0:	612c      	str	r4, [r5, #16]
	  hadc1.Init.ContinuousConvMode = DISABLE;
 800dfa2:	61ec      	str	r4, [r5, #28]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800dfa4:	626c      	str	r4, [r5, #36]	; 0x24
	  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800dfa6:	f8c5 a02c 	str.w	sl, [r5, #44]	; 0x2c
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800dfaa:	60ec      	str	r4, [r5, #12]
	  hadc1.Init.LowPowerAutoWait = DISABLE;
 800dfac:	e9c5 9405 	strd	r9, r4, [r5, #20]
	  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800dfb0:	63ac      	str	r4, [r5, #56]	; 0x38
	  HAL_ADC_Init(&hadc1);
 800dfb2:	f7f7 fad1 	bl	8005558 <HAL_ADC_Init>

	  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800dfb6:	a904      	add	r1, sp, #16
 800dfb8:	4628      	mov	r0, r5
 800dfba:	f7f8 fb1f 	bl	80065fc <HAL_ADC_ConfigChannel>

	  mode.Mode = ADC_DUALMODE_INTERL;
	  if(ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800dfbe:	f8d8 3000 	ldr.w	r3, [r8]
 800dfc2:	f023 0308 	bic.w	r3, r3, #8
 800dfc6:	2b10      	cmp	r3, #16
		  mode.DMAAccessMode = ADC_DMAACCESSMODE_8_6_BITS;
		  mode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_4CYCLES;
	  }else{
		  mode.DMAAccessMode = ADC_DMAACCESSMODE_12_10_BITS;
		  mode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_6CYCLES;
 800dfc8:	bf0b      	itete	eq
 800dfca:	f44f 7740 	moveq.w	r7, #768	; 0x300
 800dfce:	f44f 67a0 	movne.w	r7, #1280	; 0x500
 800dfd2:	f44f 4240 	moveq.w	r2, #49152	; 0xc000
 800dfd6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
	  mode.Mode = ADC_DUALMODE_INTERL;
 800dfda:	2307      	movs	r3, #7
	  }
	  HAL_ADCEx_MultiModeConfigChannel(&hadc1, &mode);
 800dfdc:	eb0d 0109 	add.w	r1, sp, r9
 800dfe0:	4628      	mov	r0, r5
 800dfe2:	e9cd 2702 	strd	r2, r7, [sp, #8]
	  mode.Mode = ADC_DUALMODE_INTERL;
 800dfe6:	9301      	str	r3, [sp, #4]
	  HAL_ADCEx_MultiModeConfigChannel(&hadc1, &mode);
 800dfe8:	f7f8 fd3e 	bl	8006a68 <HAL_ADCEx_MultiModeConfigChannel>

	  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800dfec:	4621      	mov	r1, r4
 800dfee:	4628      	mov	r0, r5
 800dff0:	f7f8 f972 	bl	80062d8 <HAL_ADCEx_Calibration_Start>
	  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800dff4:	4621      	mov	r1, r4
 800dff6:	4630      	mov	r0, r6
 800dff8:	f7f8 f96e 	bl	80062d8 <HAL_ADCEx_Calibration_Start>

}
 800dffc:	b00b      	add	sp, #44	; 0x2c
 800dffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e002:	bf00      	nop
 800e004:	2000e788 	.word	0x2000e788
 800e008:	50000100 	.word	0x50000100
 800e00c:	20004c90 	.word	0x20004c90
 800e010:	0801522c 	.word	0x0801522c
 800e014:	2000e820 	.word	0x2000e820
 800e018:	20004c98 	.word	0x20004c98

0800e01c <MX_ADC34_Interleaved_Init>:
void MX_ADC34_Interleaved_Init(){
 800e01c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	  ADC_ChannelConfTypeDef sConfig;
	  ADC_MultiModeTypeDef   mode;

	  hadc4.Instance = ADC4;
 800e020:	4e37      	ldr	r6, [pc, #220]	; (800e100 <MX_ADC34_Interleaved_Init+0xe4>)
	  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
	  hadc4.Init.Resolution = ADCResolution;
 800e022:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 800e118 <MX_ADC34_Interleaved_Init+0xfc>
	  hadc4.Instance = ADC4;
 800e026:	4b37      	ldr	r3, [pc, #220]	; (800e104 <MX_ADC34_Interleaved_Init+0xe8>)
	  hadc4.Init.Resolution = ADCResolution;
 800e028:	f8d8 2000 	ldr.w	r2, [r8]
 800e02c:	60b2      	str	r2, [r6, #8]
void MX_ADC34_Interleaved_Init(){
 800e02e:	b08b      	sub	sp, #44	; 0x2c
	  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
	  hadc4.Init.ContinuousConvMode = DISABLE;
 800e030:	2400      	movs	r4, #0
	  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800e032:	2701      	movs	r7, #1
	  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
	  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
	  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
	  hadc4.Init.NbrOfConversion =1;
	  hadc4.Init.DMAContinuousRequests = ENABLE;
	  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e034:	f04f 0904 	mov.w	r9, #4
	  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e038:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
	  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e03c:	f44f 7a60 	mov.w	sl, #896	; 0x380
	  hadc4.Init.LowPowerAutoWait = DISABLE;
	  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
	  HAL_ADC_Init(&hadc4);
 800e040:	4630      	mov	r0, r6
	  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800e042:	6137      	str	r7, [r6, #16]
	  hadc4.Init.NbrOfConversion =1;
 800e044:	6237      	str	r7, [r6, #32]
	  hadc4.Init.DMAContinuousRequests = ENABLE;
 800e046:	6377      	str	r7, [r6, #52]	; 0x34
	  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e048:	e9c6 3b00 	strd	r3, fp, [r6]
	  hadc4.Init.ContinuousConvMode = DISABLE;
 800e04c:	61f4      	str	r4, [r6, #28]
	  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800e04e:	6274      	str	r4, [r6, #36]	; 0x24
	  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800e050:	6334      	str	r4, [r6, #48]	; 0x30
	  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e052:	60f4      	str	r4, [r6, #12]
	  hadc4.Init.LowPowerAutoWait = DISABLE;
 800e054:	61b4      	str	r4, [r6, #24]
	  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e056:	63b4      	str	r4, [r6, #56]	; 0x38
	  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e058:	f8c6 a02c 	str.w	sl, [r6, #44]	; 0x2c
	  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e05c:	f8c6 9014 	str.w	r9, [r6, #20]
	  HAL_ADC_Init(&hadc4);
 800e060:	f7f7 fa7a 	bl	8005558 <HAL_ADC_Init>

	    /**Configure Regular Channel
	    */
	  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e064:	4a28      	ldr	r2, [pc, #160]	; (800e108 <MX_ADC34_Interleaved_Init+0xec>)
 800e066:	4b29      	ldr	r3, [pc, #164]	; (800e10c <MX_ADC34_Interleaved_Init+0xf0>)
 800e068:	7892      	ldrb	r2, [r2, #2]
	  sConfig.Offset = 0;
	  HAL_ADC_ConfigChannel(&hadc4, &sConfig);

	    /**Common config
	    */
	  hadc3.Instance = ADC3;
 800e06a:	4d29      	ldr	r5, [pc, #164]	; (800e110 <MX_ADC34_Interleaved_Init+0xf4>)
	  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e06c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
	  sConfig.Rank = 1;
 800e070:	9705      	str	r7, [sp, #20]
	  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800e072:	a904      	add	r1, sp, #16
 800e074:	4630      	mov	r0, r6
	  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e076:	9304      	str	r3, [sp, #16]
	  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800e078:	e9cd 4406 	strd	r4, r4, [sp, #24]
	  sConfig.Offset = 0;
 800e07c:	e9cd 4408 	strd	r4, r4, [sp, #32]
	  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800e080:	f7f8 fabc 	bl	80065fc <HAL_ADC_ConfigChannel>
	  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
	  hadc3.Init.Resolution = ADCResolution;
	  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
	  hadc3.Init.ContinuousConvMode = DISABLE;
	  hadc3.Init.DiscontinuousConvMode = DISABLE;
	  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800e084:	f44f 6280 	mov.w	r2, #1024	; 0x400
	  hadc3.Init.Resolution = ADCResolution;
 800e088:	f8d8 3000 	ldr.w	r3, [r8]
	  hadc3.Instance = ADC3;
 800e08c:	4921      	ldr	r1, [pc, #132]	; (800e114 <MX_ADC34_Interleaved_Init+0xf8>)
	  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800e08e:	632a      	str	r2, [r5, #48]	; 0x30
	  hadc3.Init.NbrOfConversion = 1;
	  hadc3.Init.DMAContinuousRequests = ENABLE;
	  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
	  hadc3.Init.LowPowerAutoWait = DISABLE;
	  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
	  HAL_ADC_Init(&hadc3);
 800e090:	4628      	mov	r0, r5
	  hadc3.Init.NbrOfConversion = 1;
 800e092:	622f      	str	r7, [r5, #32]
	  hadc3.Init.DMAContinuousRequests = ENABLE;
 800e094:	636f      	str	r7, [r5, #52]	; 0x34
	  hadc3.Init.Resolution = ADCResolution;
 800e096:	60ab      	str	r3, [r5, #8]
	  hadc3.Instance = ADC3;
 800e098:	6029      	str	r1, [r5, #0]
	  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e09a:	f8c5 b004 	str.w	fp, [r5, #4]
	  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800e09e:	612c      	str	r4, [r5, #16]
	  hadc3.Init.ContinuousConvMode = DISABLE;
 800e0a0:	61ec      	str	r4, [r5, #28]
	  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800e0a2:	626c      	str	r4, [r5, #36]	; 0x24
	  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e0a4:	f8c5 a02c 	str.w	sl, [r5, #44]	; 0x2c
	  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e0a8:	60ec      	str	r4, [r5, #12]
	  hadc3.Init.LowPowerAutoWait = DISABLE;
 800e0aa:	e9c5 9405 	strd	r9, r4, [r5, #20]
	  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e0ae:	63ac      	str	r4, [r5, #56]	; 0x38
	  HAL_ADC_Init(&hadc3);
 800e0b0:	f7f7 fa52 	bl	8005558 <HAL_ADC_Init>

	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800e0b4:	a904      	add	r1, sp, #16
 800e0b6:	4628      	mov	r0, r5
 800e0b8:	f7f8 faa0 	bl	80065fc <HAL_ADC_ConfigChannel>

	  mode.Mode = ADC_DUALMODE_INTERL;
	  if(ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e0bc:	f8d8 3000 	ldr.w	r3, [r8]
 800e0c0:	f023 0308 	bic.w	r3, r3, #8
 800e0c4:	2b10      	cmp	r3, #16
		  mode.DMAAccessMode = ADC_DMAACCESSMODE_8_6_BITS;
		  mode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_4CYCLES;
	  }else{
		  mode.DMAAccessMode = ADC_DMAACCESSMODE_12_10_BITS;
		  mode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_6CYCLES;
 800e0c6:	bf0b      	itete	eq
 800e0c8:	f44f 7740 	moveq.w	r7, #768	; 0x300
 800e0cc:	f44f 67a0 	movne.w	r7, #1280	; 0x500
 800e0d0:	f44f 4240 	moveq.w	r2, #49152	; 0xc000
 800e0d4:	f44f 4200 	movne.w	r2, #32768	; 0x8000
	  mode.Mode = ADC_DUALMODE_INTERL;
 800e0d8:	2307      	movs	r3, #7
	  }
	  HAL_ADCEx_MultiModeConfigChannel(&hadc3, &mode);
 800e0da:	eb0d 0109 	add.w	r1, sp, r9
 800e0de:	4628      	mov	r0, r5
 800e0e0:	e9cd 2702 	strd	r2, r7, [sp, #8]
	  mode.Mode = ADC_DUALMODE_INTERL;
 800e0e4:	9301      	str	r3, [sp, #4]
	  HAL_ADCEx_MultiModeConfigChannel(&hadc3, &mode);
 800e0e6:	f7f8 fcbf 	bl	8006a68 <HAL_ADCEx_MultiModeConfigChannel>

	  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800e0ea:	4621      	mov	r1, r4
 800e0ec:	4628      	mov	r0, r5
 800e0ee:	f7f8 f8f3 	bl	80062d8 <HAL_ADCEx_Calibration_Start>
	  HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800e0f2:	4621      	mov	r1, r4
 800e0f4:	4630      	mov	r0, r6
 800e0f6:	f7f8 f8ef 	bl	80062d8 <HAL_ADCEx_Calibration_Start>

}
 800e0fa:	b00b      	add	sp, #44	; 0x2c
 800e0fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e100:	2000e90c 	.word	0x2000e90c
 800e104:	50000500 	.word	0x50000500
 800e108:	20004c90 	.word	0x20004c90
 800e10c:	08015278 	.word	0x08015278
 800e110:	2000e874 	.word	0x2000e874
 800e114:	50000400 	.word	0x50000400
 800e118:	20004c98 	.word	0x20004c98

0800e11c <HAL_ADC_MspInit>:



void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800e11c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800e11e:	6803      	ldr	r3, [r0, #0]
 800e120:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 800e124:	b08a      	sub	sp, #40	; 0x28
 800e126:	4604      	mov	r4, r0
  if(hadc->Instance==ADC1)
 800e128:	d03b      	beq.n	800e1a2 <HAL_ADC_MspInit+0x86>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800e12a:	4aa4      	ldr	r2, [pc, #656]	; (800e3bc <HAL_ADC_MspInit+0x2a0>)
 800e12c:	4293      	cmp	r3, r2
 800e12e:	d009      	beq.n	800e144 <HAL_ADC_MspInit+0x28>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 800e130:	4aa3      	ldr	r2, [pc, #652]	; (800e3c0 <HAL_ADC_MspInit+0x2a4>)
 800e132:	4293      	cmp	r3, r2
 800e134:	f000 809d 	beq.w	800e272 <HAL_ADC_MspInit+0x156>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(hadc->Instance==ADC4)
 800e138:	4aa2      	ldr	r2, [pc, #648]	; (800e3c4 <HAL_ADC_MspInit+0x2a8>)
 800e13a:	4293      	cmp	r3, r2
 800e13c:	f000 80db 	beq.w	800e2f6 <HAL_ADC_MspInit+0x1da>
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 800e140:	b00a      	add	sp, #40	; 0x28
 800e142:	bd70      	pop	{r4, r5, r6, pc}
    ADC12_CLK_ENABLED++;
 800e144:	4aa0      	ldr	r2, [pc, #640]	; (800e3c8 <HAL_ADC_MspInit+0x2ac>)
 800e146:	6813      	ldr	r3, [r2, #0]
 800e148:	3301      	adds	r3, #1
    if(ADC12_CLK_ENABLED==1){
 800e14a:	2b01      	cmp	r3, #1
    ADC12_CLK_ENABLED++;
 800e14c:	6013      	str	r3, [r2, #0]
    if(ADC12_CLK_ENABLED==1){
 800e14e:	d073      	beq.n	800e238 <HAL_ADC_MspInit+0x11c>
    if(ANALOG_PIN_ADC2[ADCChannel[1]]!=0){  //skip pin setting when pin is not set (when measuring Vref or Temp) --> otherwise full assert triggerd
 800e150:	4b9e      	ldr	r3, [pc, #632]	; (800e3cc <HAL_ADC_MspInit+0x2b0>)
 800e152:	4a9f      	ldr	r2, [pc, #636]	; (800e3d0 <HAL_ADC_MspInit+0x2b4>)
 800e154:	785b      	ldrb	r3, [r3, #1]
 800e156:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800e15a:	2a00      	cmp	r2, #0
 800e15c:	d17d      	bne.n	800e25a <HAL_ADC_MspInit+0x13e>
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e15e:	4b9d      	ldr	r3, [pc, #628]	; (800e3d4 <HAL_ADC_MspInit+0x2b8>)
    hdma_adc2.Instance = DMA2_Channel1;
 800e160:	4d9d      	ldr	r5, [pc, #628]	; (800e3d8 <HAL_ADC_MspInit+0x2bc>)
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e162:	681a      	ldr	r2, [r3, #0]
    hdma_adc2.Instance = DMA2_Channel1;
 800e164:	4b9d      	ldr	r3, [pc, #628]	; (800e3dc <HAL_ADC_MspInit+0x2c0>)
 800e166:	602b      	str	r3, [r5, #0]
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e168:	f022 0208 	bic.w	r2, r2, #8
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e16c:	2300      	movs	r3, #0
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e16e:	2a10      	cmp	r2, #16
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e170:	f04f 0180 	mov.w	r1, #128	; 0x80
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e174:	e9c5 3301 	strd	r3, r3, [r5, #4]
    HAL_DMA_Init(&hdma_adc2);
 800e178:	4897      	ldr	r0, [pc, #604]	; (800e3d8 <HAL_ADC_MspInit+0x2bc>)
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e17a:	60e9      	str	r1, [r5, #12]
			hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e17c:	bf16      	itet	ne
 800e17e:	f44f 7380 	movne.w	r3, #256	; 0x100
			hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800e182:	461e      	moveq	r6, r3
			hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e184:	f44f 6680 	movne.w	r6, #1024	; 0x400
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800e188:	2120      	movs	r1, #32
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 800e18a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e18e:	612b      	str	r3, [r5, #16]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800e190:	e9c5 6105 	strd	r6, r1, [r5, #20]
    hdma_adc4.Init.Priority = DMA_PRIORITY_HIGH;
 800e194:	61ea      	str	r2, [r5, #28]
    HAL_DMA_Init(&hdma_adc4);
 800e196:	f7f8 ffc9 	bl	800712c <HAL_DMA_Init>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 800e19a:	63e5      	str	r5, [r4, #60]	; 0x3c
 800e19c:	626c      	str	r4, [r5, #36]	; 0x24
}
 800e19e:	b00a      	add	sp, #40	; 0x28
 800e1a0:	bd70      	pop	{r4, r5, r6, pc}
    ADC12_CLK_ENABLED++;
 800e1a2:	4a89      	ldr	r2, [pc, #548]	; (800e3c8 <HAL_ADC_MspInit+0x2ac>)
 800e1a4:	6813      	ldr	r3, [r2, #0]
 800e1a6:	3301      	adds	r3, #1
    if(ADC12_CLK_ENABLED==1){
 800e1a8:	2b01      	cmp	r3, #1
    ADC12_CLK_ENABLED++;
 800e1aa:	6013      	str	r3, [r2, #0]
    if(ADC12_CLK_ENABLED==1){
 800e1ac:	d033      	beq.n	800e216 <HAL_ADC_MspInit+0xfa>
    if(ANALOG_PIN_ADC1[ADCChannel[0]]!=0){  //skip pin setting when pin is not set (when measuring Vref or Temp) --> otherwise full assert triggerd
 800e1ae:	4b87      	ldr	r3, [pc, #540]	; (800e3cc <HAL_ADC_MspInit+0x2b0>)
 800e1b0:	4a8b      	ldr	r2, [pc, #556]	; (800e3e0 <HAL_ADC_MspInit+0x2c4>)
 800e1b2:	781b      	ldrb	r3, [r3, #0]
 800e1b4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800e1b8:	2a00      	cmp	r2, #0
 800e1ba:	f040 80d4 	bne.w	800e366 <HAL_ADC_MspInit+0x24a>
	if(ADCInterleaved){
 800e1be:	4a89      	ldr	r2, [pc, #548]	; (800e3e4 <HAL_ADC_MspInit+0x2c8>)
 800e1c0:	4b84      	ldr	r3, [pc, #528]	; (800e3d4 <HAL_ADC_MspInit+0x2b8>)
    hdma_adc1.Instance = DMA1_Channel1;
 800e1c2:	4d89      	ldr	r5, [pc, #548]	; (800e3e8 <HAL_ADC_MspInit+0x2cc>)
 800e1c4:	681b      	ldr	r3, [r3, #0]
	if(ADCInterleaved){
 800e1c6:	7811      	ldrb	r1, [r2, #0]
    hdma_adc1.Instance = DMA1_Channel1;
 800e1c8:	4a88      	ldr	r2, [pc, #544]	; (800e3ec <HAL_ADC_MspInit+0x2d0>)
 800e1ca:	602a      	str	r2, [r5, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800e1cc:	2080      	movs	r0, #128	; 0x80
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e1ce:	2200      	movs	r2, #0
 800e1d0:	f023 0308 	bic.w	r3, r3, #8
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800e1d4:	60e8      	str	r0, [r5, #12]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800e1d6:	e9c5 2201 	strd	r2, r2, [r5, #4]
	if(ADCInterleaved){
 800e1da:	b999      	cbnz	r1, 800e204 <HAL_ADC_MspInit+0xe8>
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e1dc:	2b10      	cmp	r3, #16
 800e1de:	f000 80ce 	beq.w	800e37e <HAL_ADC_MspInit+0x262>
			hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e1e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e1e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e1ea:	e9c5 3204 	strd	r3, r2, [r5, #16]
    HAL_DMA_Init(&hdma_adc1);
 800e1ee:	487e      	ldr	r0, [pc, #504]	; (800e3e8 <HAL_ADC_MspInit+0x2cc>)
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800e1f0:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800e1f2:	2300      	movs	r3, #0
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800e1f4:	e9c5 2306 	strd	r2, r3, [r5, #24]
    HAL_DMA_Init(&hdma_adc3);
 800e1f8:	f7f8 ff98 	bl	800712c <HAL_DMA_Init>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800e1fc:	63e5      	str	r5, [r4, #60]	; 0x3c
 800e1fe:	626c      	str	r4, [r5, #36]	; 0x24
}
 800e200:	b00a      	add	sp, #40	; 0x28
 800e202:	bd70      	pop	{r4, r5, r6, pc}
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e204:	2b10      	cmp	r3, #16
 800e206:	d0ec      	beq.n	800e1e2 <HAL_ADC_MspInit+0xc6>
			hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e208:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e20c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e210:	e9c5 3204 	strd	r3, r2, [r5, #16]
 800e214:	e7eb      	b.n	800e1ee <HAL_ADC_MspInit+0xd2>
    	__HAL_RCC_ADC12_CLK_ENABLE();
 800e216:	4b76      	ldr	r3, [pc, #472]	; (800e3f0 <HAL_ADC_MspInit+0x2d4>)
 800e218:	695a      	ldr	r2, [r3, #20]
 800e21a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800e21e:	615a      	str	r2, [r3, #20]
 800e220:	695a      	ldr	r2, [r3, #20]
 800e222:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800e226:	9201      	str	r2, [sp, #4]
 800e228:	9a01      	ldr	r2, [sp, #4]
			__HAL_RCC_ADC12_CONFIG(RCC_ADC12PLLCLK_DIV1);
 800e22a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e22c:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 800e230:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e234:	62da      	str	r2, [r3, #44]	; 0x2c
 800e236:	e7ba      	b.n	800e1ae <HAL_ADC_MspInit+0x92>
    	__HAL_RCC_ADC12_CLK_ENABLE();
 800e238:	4b6d      	ldr	r3, [pc, #436]	; (800e3f0 <HAL_ADC_MspInit+0x2d4>)
 800e23a:	695a      	ldr	r2, [r3, #20]
 800e23c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800e240:	615a      	str	r2, [r3, #20]
 800e242:	695a      	ldr	r2, [r3, #20]
 800e244:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800e248:	9202      	str	r2, [sp, #8]
 800e24a:	9a02      	ldr	r2, [sp, #8]
			__HAL_RCC_ADC12_CONFIG(RCC_ADC12PLLCLK_DIV1);
 800e24c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e24e:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 800e252:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e256:	62da      	str	r2, [r3, #44]	; 0x2c
 800e258:	e77a      	b.n	800e150 <HAL_ADC_MspInit+0x34>
    	HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800e25a:	4966      	ldr	r1, [pc, #408]	; (800e3f4 <HAL_ADC_MspInit+0x2d8>)
    	GPIO_InitStruct.Pin = ANALOG_PIN_ADC2[ADCChannel[1]];
 800e25c:	9205      	str	r2, [sp, #20]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800e25e:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e262:	2203      	movs	r2, #3
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e264:	2300      	movs	r3, #0
    	HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800e266:	a905      	add	r1, sp, #20
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e268:	e9cd 2306 	strd	r2, r3, [sp, #24]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800e26c:	f7f9 fa3a 	bl	80076e4 <HAL_GPIO_Init>
 800e270:	e775      	b.n	800e15e <HAL_ADC_MspInit+0x42>
    ADC34_CLK_ENABLED++;
 800e272:	4a61      	ldr	r2, [pc, #388]	; (800e3f8 <HAL_ADC_MspInit+0x2dc>)
 800e274:	6813      	ldr	r3, [r2, #0]
 800e276:	3301      	adds	r3, #1
    if(ADC34_CLK_ENABLED==1){
 800e278:	2b01      	cmp	r3, #1
    ADC34_CLK_ENABLED++;
 800e27a:	6013      	str	r3, [r2, #0]
    if(ADC34_CLK_ENABLED==1){
 800e27c:	d10f      	bne.n	800e29e <HAL_ADC_MspInit+0x182>
    	__HAL_RCC_ADC34_CLK_ENABLE();
 800e27e:	4b5c      	ldr	r3, [pc, #368]	; (800e3f0 <HAL_ADC_MspInit+0x2d4>)
 800e280:	695a      	ldr	r2, [r3, #20]
 800e282:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800e286:	615a      	str	r2, [r3, #20]
 800e288:	695a      	ldr	r2, [r3, #20]
 800e28a:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800e28e:	9203      	str	r2, [sp, #12]
 800e290:	9a03      	ldr	r2, [sp, #12]
			__HAL_RCC_ADC34_CONFIG(RCC_ADC34PLLCLK_DIV1);
 800e292:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e294:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 800e298:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e29c:	62da      	str	r2, [r3, #44]	; 0x2c
    if(ANALOG_PIN_ADC3[ADCChannel[2]]!=0){  //skip pin setting when pin is not set (when measuring Vref or Temp) --> otherwise full assert triggerd
 800e29e:	4b4b      	ldr	r3, [pc, #300]	; (800e3cc <HAL_ADC_MspInit+0x2b0>)
 800e2a0:	4a56      	ldr	r2, [pc, #344]	; (800e3fc <HAL_ADC_MspInit+0x2e0>)
 800e2a2:	789b      	ldrb	r3, [r3, #2]
 800e2a4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800e2a8:	2a00      	cmp	r2, #0
 800e2aa:	d16e      	bne.n	800e38a <HAL_ADC_MspInit+0x26e>
	if(ADCInterleaved){
 800e2ac:	4a4d      	ldr	r2, [pc, #308]	; (800e3e4 <HAL_ADC_MspInit+0x2c8>)
 800e2ae:	4b49      	ldr	r3, [pc, #292]	; (800e3d4 <HAL_ADC_MspInit+0x2b8>)
    hdma_adc3.Instance = DMA2_Channel5;
 800e2b0:	4d53      	ldr	r5, [pc, #332]	; (800e400 <HAL_ADC_MspInit+0x2e4>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
	if(ADCInterleaved){
 800e2b4:	7811      	ldrb	r1, [r2, #0]
    hdma_adc3.Instance = DMA2_Channel5;
 800e2b6:	4a53      	ldr	r2, [pc, #332]	; (800e404 <HAL_ADC_MspInit+0x2e8>)
 800e2b8:	602a      	str	r2, [r5, #0]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800e2ba:	2080      	movs	r0, #128	; 0x80
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e2bc:	2200      	movs	r2, #0
 800e2be:	f023 0308 	bic.w	r3, r3, #8
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800e2c2:	60e8      	str	r0, [r5, #12]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800e2c4:	e9c5 2201 	strd	r2, r2, [r5, #4]
	if(ADCInterleaved){
 800e2c8:	b141      	cbz	r1, 800e2dc <HAL_ADC_MspInit+0x1c0>
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e2ca:	2b10      	cmp	r3, #16
 800e2cc:	d008      	beq.n	800e2e0 <HAL_ADC_MspInit+0x1c4>
			hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e2ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e2d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e2d6:	e9c5 3204 	strd	r3, r2, [r5, #16]
 800e2da:	e007      	b.n	800e2ec <HAL_ADC_MspInit+0x1d0>
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e2dc:	2b10      	cmp	r3, #16
 800e2de:	d051      	beq.n	800e384 <HAL_ADC_MspInit+0x268>
			hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e2e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e2e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e2e8:	e9c5 3204 	strd	r3, r2, [r5, #16]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800e2ec:	2220      	movs	r2, #32
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800e2ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_DMA_Init(&hdma_adc3);
 800e2f2:	4843      	ldr	r0, [pc, #268]	; (800e400 <HAL_ADC_MspInit+0x2e4>)
 800e2f4:	e77e      	b.n	800e1f4 <HAL_ADC_MspInit+0xd8>
    ADC34_CLK_ENABLED++;
 800e2f6:	4a40      	ldr	r2, [pc, #256]	; (800e3f8 <HAL_ADC_MspInit+0x2dc>)
 800e2f8:	6813      	ldr	r3, [r2, #0]
 800e2fa:	3301      	adds	r3, #1
    if(ADC34_CLK_ENABLED==1){
 800e2fc:	2b01      	cmp	r3, #1
    ADC34_CLK_ENABLED++;
 800e2fe:	6013      	str	r3, [r2, #0]
    if(ADC34_CLK_ENABLED==1){
 800e300:	d10f      	bne.n	800e322 <HAL_ADC_MspInit+0x206>
    	__HAL_RCC_ADC34_CLK_ENABLE();
 800e302:	4b3b      	ldr	r3, [pc, #236]	; (800e3f0 <HAL_ADC_MspInit+0x2d4>)
 800e304:	695a      	ldr	r2, [r3, #20]
 800e306:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800e30a:	615a      	str	r2, [r3, #20]
 800e30c:	695a      	ldr	r2, [r3, #20]
 800e30e:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800e312:	9204      	str	r2, [sp, #16]
 800e314:	9a04      	ldr	r2, [sp, #16]
			__HAL_RCC_ADC34_CONFIG(RCC_ADC34PLLCLK_DIV1);
 800e316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e318:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 800e31c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e320:	62da      	str	r2, [r3, #44]	; 0x2c
    if(ANALOG_PIN_ADC4[ADCChannel[3]]!=0){  //skip pin setting when pin is not set (when measuring Vref or Temp) --> otherwise full assert triggerd
 800e322:	4b2a      	ldr	r3, [pc, #168]	; (800e3cc <HAL_ADC_MspInit+0x2b0>)
 800e324:	4a38      	ldr	r2, [pc, #224]	; (800e408 <HAL_ADC_MspInit+0x2ec>)
 800e326:	78db      	ldrb	r3, [r3, #3]
 800e328:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800e32c:	2a00      	cmp	r2, #0
 800e32e:	d138      	bne.n	800e3a2 <HAL_ADC_MspInit+0x286>
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e330:	4b28      	ldr	r3, [pc, #160]	; (800e3d4 <HAL_ADC_MspInit+0x2b8>)
    hdma_adc4.Instance = DMA2_Channel2;
 800e332:	4d36      	ldr	r5, [pc, #216]	; (800e40c <HAL_ADC_MspInit+0x2f0>)
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e334:	681a      	ldr	r2, [r3, #0]
    hdma_adc4.Instance = DMA2_Channel2;
 800e336:	4b36      	ldr	r3, [pc, #216]	; (800e410 <HAL_ADC_MspInit+0x2f4>)
 800e338:	602b      	str	r3, [r5, #0]
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e33a:	f022 0208 	bic.w	r2, r2, #8
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e33e:	2300      	movs	r3, #0
		if (ADCResolution==ADC_RESOLUTION_8B || ADCResolution==ADC_RESOLUTION_6B){
 800e340:	2a10      	cmp	r2, #16
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 800e342:	f04f 0180 	mov.w	r1, #128	; 0x80
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 800e346:	e9c5 3301 	strd	r3, r3, [r5, #4]
			hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e34a:	bf18      	it	ne
 800e34c:	f44f 7380 	movne.w	r3, #256	; 0x100
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 800e350:	60e9      	str	r1, [r5, #12]
			hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800e352:	bf0c      	ite	eq
 800e354:	461e      	moveq	r6, r3
			hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e356:	f44f 6680 	movne.w	r6, #1024	; 0x400
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800e35a:	2120      	movs	r1, #32
    hdma_adc4.Init.Priority = DMA_PRIORITY_HIGH;
 800e35c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e360:	612b      	str	r3, [r5, #16]
    HAL_DMA_Init(&hdma_adc4);
 800e362:	482a      	ldr	r0, [pc, #168]	; (800e40c <HAL_ADC_MspInit+0x2f0>)
 800e364:	e714      	b.n	800e190 <HAL_ADC_MspInit+0x74>
    	HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800e366:	492b      	ldr	r1, [pc, #172]	; (800e414 <HAL_ADC_MspInit+0x2f8>)
    	GPIO_InitStruct.Pin = ANALOG_PIN_ADC1[ADCChannel[0]];
 800e368:	9205      	str	r2, [sp, #20]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800e36a:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e36e:	2203      	movs	r2, #3
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e370:	2300      	movs	r3, #0
    	HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800e372:	a905      	add	r1, sp, #20
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e374:	e9cd 2306 	strd	r2, r3, [sp, #24]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800e378:	f7f9 f9b4 	bl	80076e4 <HAL_GPIO_Init>
 800e37c:	e71f      	b.n	800e1be <HAL_ADC_MspInit+0xa2>
			hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e37e:	e9c5 1104 	strd	r1, r1, [r5, #16]
 800e382:	e734      	b.n	800e1ee <HAL_ADC_MspInit+0xd2>
			hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e384:	e9c5 1104 	strd	r1, r1, [r5, #16]
 800e388:	e7b0      	b.n	800e2ec <HAL_ADC_MspInit+0x1d0>
    	HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800e38a:	4923      	ldr	r1, [pc, #140]	; (800e418 <HAL_ADC_MspInit+0x2fc>)
    	GPIO_InitStruct.Pin = ANALOG_PIN_ADC3[ADCChannel[2]];
 800e38c:	9205      	str	r2, [sp, #20]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800e38e:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e392:	2203      	movs	r2, #3
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e394:	2300      	movs	r3, #0
    	HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800e396:	a905      	add	r1, sp, #20
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e398:	e9cd 2306 	strd	r2, r3, [sp, #24]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800e39c:	f7f9 f9a2 	bl	80076e4 <HAL_GPIO_Init>
 800e3a0:	e784      	b.n	800e2ac <HAL_ADC_MspInit+0x190>
    	HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800e3a2:	491e      	ldr	r1, [pc, #120]	; (800e41c <HAL_ADC_MspInit+0x300>)
    	GPIO_InitStruct.Pin = ANALOG_PIN_ADC4[ADCChannel[3]];
 800e3a4:	9205      	str	r2, [sp, #20]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800e3a6:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e3aa:	2203      	movs	r2, #3
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e3ac:	2300      	movs	r3, #0
    	HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800e3ae:	a905      	add	r1, sp, #20
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e3b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    	HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800e3b4:	f7f9 f996 	bl	80076e4 <HAL_GPIO_Init>
 800e3b8:	e7ba      	b.n	800e330 <HAL_ADC_MspInit+0x214>
 800e3ba:	bf00      	nop
 800e3bc:	50000100 	.word	0x50000100
 800e3c0:	50000400 	.word	0x50000400
 800e3c4:	50000500 	.word	0x50000500
 800e3c8:	20004c88 	.word	0x20004c88
 800e3cc:	20004c90 	.word	0x20004c90
 800e3d0:	08015308 	.word	0x08015308
 800e3d4:	20004c98 	.word	0x20004c98
 800e3d8:	2000e960 	.word	0x2000e960
 800e3dc:	40020408 	.word	0x40020408
 800e3e0:	080152f4 	.word	0x080152f4
 800e3e4:	20004c94 	.word	0x20004c94
 800e3e8:	2000e8c8 	.word	0x2000e8c8
 800e3ec:	40020008 	.word	0x40020008
 800e3f0:	40021000 	.word	0x40021000
 800e3f4:	080152bc 	.word	0x080152bc
 800e3f8:	20004c8c 	.word	0x20004c8c
 800e3fc:	0801531c 	.word	0x0801531c
 800e400:	2000e7dc 	.word	0x2000e7dc
 800e404:	40020458 	.word	0x40020458
 800e408:	08015324 	.word	0x08015324
 800e40c:	2000e744 	.word	0x2000e744
 800e410:	4002041c 	.word	0x4002041c
 800e414:	08015298 	.word	0x08015298
 800e418:	080152e4 	.word	0x080152e4
 800e41c:	080152e4 	.word	0x080152e4

0800e420 <ADC_DMA_Reconfig>:
//  }

//} 

/* USER CODE BEGIN 1 */
void ADC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800e420:	b530      	push	{r4, r5, lr}
 800e422:	460c      	mov	r4, r1
 800e424:	b097      	sub	sp, #92	; 0x5c
 800e426:	4615      	mov	r5, r2
	ADC_HandleTypeDef adcHandler;
	switch(chan){
 800e428:	2803      	cmp	r0, #3
 800e42a:	d808      	bhi.n	800e43e <ADC_DMA_Reconfig+0x1e>
 800e42c:	e8df f000 	tbb	[pc, r0]
 800e430:	0212181e 	.word	0x0212181e
		break;
		case 2:
			adcHandler=hadc3;
		break;
		case 3:
			adcHandler=hadc4;
 800e434:	2254      	movs	r2, #84	; 0x54
 800e436:	4910      	ldr	r1, [pc, #64]	; (800e478 <ADC_DMA_Reconfig+0x58>)
 800e438:	a801      	add	r0, sp, #4
 800e43a:	f003 fce7 	bl	8011e0c <memcpy>
		break;
	}
	
	if(buff!=NULL && len!=0){
 800e43e:	b104      	cbz	r4, 800e442 <ADC_DMA_Reconfig+0x22>
 800e440:	b90d      	cbnz	r5, 800e446 <ADC_DMA_Reconfig+0x26>
		HAL_ADC_Start_DMA(&adcHandler, buff, len);
	}
}
 800e442:	b017      	add	sp, #92	; 0x5c
 800e444:	bd30      	pop	{r4, r5, pc}
		HAL_ADC_Start_DMA(&adcHandler, buff, len);
 800e446:	462a      	mov	r2, r5
 800e448:	4621      	mov	r1, r4
 800e44a:	a801      	add	r0, sp, #4
 800e44c:	f7f7 fd5e 	bl	8005f0c <HAL_ADC_Start_DMA>
}
 800e450:	b017      	add	sp, #92	; 0x5c
 800e452:	bd30      	pop	{r4, r5, pc}
			adcHandler=hadc3;
 800e454:	2254      	movs	r2, #84	; 0x54
 800e456:	4909      	ldr	r1, [pc, #36]	; (800e47c <ADC_DMA_Reconfig+0x5c>)
 800e458:	a801      	add	r0, sp, #4
 800e45a:	f003 fcd7 	bl	8011e0c <memcpy>
		break;
 800e45e:	e7ee      	b.n	800e43e <ADC_DMA_Reconfig+0x1e>
			adcHandler=hadc2;
 800e460:	2254      	movs	r2, #84	; 0x54
 800e462:	4907      	ldr	r1, [pc, #28]	; (800e480 <ADC_DMA_Reconfig+0x60>)
 800e464:	a801      	add	r0, sp, #4
 800e466:	f003 fcd1 	bl	8011e0c <memcpy>
		break;
 800e46a:	e7e8      	b.n	800e43e <ADC_DMA_Reconfig+0x1e>
			adcHandler=hadc1;
 800e46c:	2254      	movs	r2, #84	; 0x54
 800e46e:	4905      	ldr	r1, [pc, #20]	; (800e484 <ADC_DMA_Reconfig+0x64>)
 800e470:	a801      	add	r0, sp, #4
 800e472:	f003 fccb 	bl	8011e0c <memcpy>
		break;
 800e476:	e7e2      	b.n	800e43e <ADC_DMA_Reconfig+0x1e>
 800e478:	2000e90c 	.word	0x2000e90c
 800e47c:	2000e874 	.word	0x2000e874
 800e480:	2000e788 	.word	0x2000e788
 800e484:	2000e820 	.word	0x2000e820

0800e488 <ADC_DMA_Reconfig_Interleave>:

void ADC_DMA_Reconfig_Interleave(uint8_t chan, uint32_t *buff, uint32_t len){
 800e488:	b530      	push	{r4, r5, lr}
 800e48a:	460c      	mov	r4, r1
 800e48c:	b0ab      	sub	sp, #172	; 0xac
 800e48e:	4615      	mov	r5, r2
	ADC_HandleTypeDef adcHandlerMaster;
	ADC_HandleTypeDef adcHandlerSlave;
	switch(chan){
 800e490:	b1d8      	cbz	r0, 800e4ca <ADC_DMA_Reconfig_Interleave+0x42>
 800e492:	2801      	cmp	r0, #1
 800e494:	d003      	beq.n	800e49e <ADC_DMA_Reconfig_Interleave+0x16>
			adcHandlerMaster=hadc3;
			adcHandlerSlave=hadc4;
		break;
	}

	if(buff!=NULL && len!=0){
 800e496:	b104      	cbz	r4, 800e49a <ADC_DMA_Reconfig_Interleave+0x12>
 800e498:	b96d      	cbnz	r5, 800e4b6 <ADC_DMA_Reconfig_Interleave+0x2e>
		HAL_ADC_Start(&adcHandlerSlave);
		HAL_ADCEx_MultiModeStart_DMA(&adcHandlerMaster, buff,len);
	}

}
 800e49a:	b02b      	add	sp, #172	; 0xac
 800e49c:	bd30      	pop	{r4, r5, pc}
			adcHandlerMaster=hadc3;
 800e49e:	2254      	movs	r2, #84	; 0x54
 800e4a0:	4910      	ldr	r1, [pc, #64]	; (800e4e4 <ADC_DMA_Reconfig_Interleave+0x5c>)
 800e4a2:	4668      	mov	r0, sp
 800e4a4:	f003 fcb2 	bl	8011e0c <memcpy>
			adcHandlerSlave=hadc4;
 800e4a8:	2254      	movs	r2, #84	; 0x54
 800e4aa:	490f      	ldr	r1, [pc, #60]	; (800e4e8 <ADC_DMA_Reconfig_Interleave+0x60>)
 800e4ac:	eb0d 0002 	add.w	r0, sp, r2
 800e4b0:	f003 fcac 	bl	8011e0c <memcpy>
		break;
 800e4b4:	e7ef      	b.n	800e496 <ADC_DMA_Reconfig_Interleave+0xe>
		HAL_ADC_Start(&adcHandlerSlave);
 800e4b6:	a815      	add	r0, sp, #84	; 0x54
 800e4b8:	f7f7 fc4a 	bl	8005d50 <HAL_ADC_Start>
		HAL_ADCEx_MultiModeStart_DMA(&adcHandlerMaster, buff,len);
 800e4bc:	462a      	mov	r2, r5
 800e4be:	4621      	mov	r1, r4
 800e4c0:	4668      	mov	r0, sp
 800e4c2:	f7f7 ff9d 	bl	8006400 <HAL_ADCEx_MultiModeStart_DMA>
}
 800e4c6:	b02b      	add	sp, #172	; 0xac
 800e4c8:	bd30      	pop	{r4, r5, pc}
			adcHandlerMaster=hadc1;
 800e4ca:	2254      	movs	r2, #84	; 0x54
 800e4cc:	4907      	ldr	r1, [pc, #28]	; (800e4ec <ADC_DMA_Reconfig_Interleave+0x64>)
 800e4ce:	4668      	mov	r0, sp
 800e4d0:	f003 fc9c 	bl	8011e0c <memcpy>
			adcHandlerSlave=hadc2;
 800e4d4:	2254      	movs	r2, #84	; 0x54
 800e4d6:	4906      	ldr	r1, [pc, #24]	; (800e4f0 <ADC_DMA_Reconfig_Interleave+0x68>)
 800e4d8:	eb0d 0002 	add.w	r0, sp, r2
 800e4dc:	f003 fc96 	bl	8011e0c <memcpy>
		break;
 800e4e0:	e7d9      	b.n	800e496 <ADC_DMA_Reconfig_Interleave+0xe>
 800e4e2:	bf00      	nop
 800e4e4:	2000e874 	.word	0x2000e874
 800e4e8:	2000e90c 	.word	0x2000e90c
 800e4ec:	2000e820 	.word	0x2000e820
 800e4f0:	2000e788 	.word	0x2000e788

0800e4f4 <ADC_DMA_Stop>:

void ADC_DMA_Stop(void){
 800e4f4:	b508      	push	{r3, lr}
	HAL_ADC_Stop_DMA(&hadc1);
 800e4f6:	4807      	ldr	r0, [pc, #28]	; (800e514 <ADC_DMA_Stop+0x20>)
 800e4f8:	f7f7 fde8 	bl	80060cc <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800e4fc:	4806      	ldr	r0, [pc, #24]	; (800e518 <ADC_DMA_Stop+0x24>)
 800e4fe:	f7f7 fde5 	bl	80060cc <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800e502:	4806      	ldr	r0, [pc, #24]	; (800e51c <ADC_DMA_Stop+0x28>)
 800e504:	f7f7 fde2 	bl	80060cc <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800e508:	4805      	ldr	r0, [pc, #20]	; (800e520 <ADC_DMA_Stop+0x2c>)
	
	//CalibrateADC();
}
 800e50a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_ADC_Stop_DMA(&hadc4);
 800e50e:	f7f7 bddd 	b.w	80060cc <HAL_ADC_Stop_DMA>
 800e512:	bf00      	nop
 800e514:	2000e820 	.word	0x2000e820
 800e518:	2000e788 	.word	0x2000e788
 800e51c:	2000e874 	.word	0x2000e874
 800e520:	2000e90c 	.word	0x2000e90c

0800e524 <DMA_GetCurrDataCounter>:
  * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer.
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *          to 7 to select the DMA Stream.
  * @retval The number of remaining data units in the current DMAy Streamx transfer.
  */
uint16_t DMA_GetCurrDataCounter(uint8_t channel){
 800e524:	b500      	push	{lr}
  /* Return the number of remaining data units for DMAy Streamx */
		ADC_HandleTypeDef adcHandler;
	switch(channel){
 800e526:	3801      	subs	r0, #1
uint16_t DMA_GetCurrDataCounter(uint8_t channel){
 800e528:	b097      	sub	sp, #92	; 0x5c
	switch(channel){
 800e52a:	2803      	cmp	r0, #3
 800e52c:	d808      	bhi.n	800e540 <DMA_GetCurrDataCounter+0x1c>
 800e52e:	e8df f000 	tbb	[pc, r0]
 800e532:	191f      	.short	0x191f
 800e534:	0213      	.short	0x0213
		break;
		case 3:
			adcHandler=hadc3;
		break;
		case 4:
			adcHandler=hadc4;
 800e536:	2254      	movs	r2, #84	; 0x54
 800e538:	4910      	ldr	r1, [pc, #64]	; (800e57c <DMA_GetCurrDataCounter+0x58>)
 800e53a:	a801      	add	r0, sp, #4
 800e53c:	f003 fc66 	bl	8011e0c <memcpy>
 800e540:	9b10      	ldr	r3, [sp, #64]	; 0x40
		break;
	}

	if(ADCInterleaved==1){
 800e542:	4a0f      	ldr	r2, [pc, #60]	; (800e580 <DMA_GetCurrDataCounter+0x5c>)
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	7812      	ldrb	r2, [r2, #0]
		return (adcHandler.DMA_Handle->Instance->CNDTR)*2;
 800e548:	6858      	ldr	r0, [r3, #4]
	if(ADCInterleaved==1){
 800e54a:	2a01      	cmp	r2, #1
		return (adcHandler.DMA_Handle->Instance->CNDTR)*2;
 800e54c:	bf08      	it	eq
 800e54e:	0040      	lsleq	r0, r0, #1
	}else{
		return adcHandler.DMA_Handle->Instance->CNDTR;
 800e550:	b280      	uxth	r0, r0
	}


}
 800e552:	b017      	add	sp, #92	; 0x5c
 800e554:	f85d fb04 	ldr.w	pc, [sp], #4
			adcHandler=hadc3;
 800e558:	2254      	movs	r2, #84	; 0x54
 800e55a:	490a      	ldr	r1, [pc, #40]	; (800e584 <DMA_GetCurrDataCounter+0x60>)
 800e55c:	a801      	add	r0, sp, #4
 800e55e:	f003 fc55 	bl	8011e0c <memcpy>
		break;
 800e562:	e7ed      	b.n	800e540 <DMA_GetCurrDataCounter+0x1c>
			adcHandler=hadc2;
 800e564:	2254      	movs	r2, #84	; 0x54
 800e566:	4908      	ldr	r1, [pc, #32]	; (800e588 <DMA_GetCurrDataCounter+0x64>)
 800e568:	a801      	add	r0, sp, #4
 800e56a:	f003 fc4f 	bl	8011e0c <memcpy>
		break;
 800e56e:	e7e7      	b.n	800e540 <DMA_GetCurrDataCounter+0x1c>
			adcHandler=hadc1;
 800e570:	2254      	movs	r2, #84	; 0x54
 800e572:	4906      	ldr	r1, [pc, #24]	; (800e58c <DMA_GetCurrDataCounter+0x68>)
 800e574:	a801      	add	r0, sp, #4
 800e576:	f003 fc49 	bl	8011e0c <memcpy>
		break;
 800e57a:	e7e1      	b.n	800e540 <DMA_GetCurrDataCounter+0x1c>
 800e57c:	2000e90c 	.word	0x2000e90c
 800e580:	20004c94 	.word	0x20004c94
 800e584:	2000e874 	.word	0x2000e874
 800e588:	2000e788 	.word	0x2000e788
 800e58c:	2000e820 	.word	0x2000e820

0800e590 <ADC_set_sampling_time>:
/**
  * @brief  This function will estimate maximum time to connect sampling capacitor to reduce equivalen current
  * @param  None
  * @retval None
  */
void ADC_set_sampling_time(uint32_t realfreq){
 800e590:	b538      	push	{r3, r4, r5, lr}
	uint8_t ADCRes;
	uint32_t cyclesForConversion;
	switch(ADCResolution){
 800e592:	4b24      	ldr	r3, [pc, #144]	; (800e624 <ADC_set_sampling_time+0x94>)
 800e594:	681b      	ldr	r3, [r3, #0]
void ADC_set_sampling_time(uint32_t realfreq){
 800e596:	4604      	mov	r4, r0
	switch(ADCResolution){
 800e598:	2b18      	cmp	r3, #24
 800e59a:	d82f      	bhi.n	800e5fc <ADC_set_sampling_time+0x6c>
 800e59c:	e8df f003 	tbb	[pc, r3]
 800e5a0:	2e2e2e0d 	.word	0x2e2e2e0d
 800e5a4:	2e2e2e2e 	.word	0x2e2e2e2e
 800e5a8:	2e2e2e2c 	.word	0x2e2e2e2c
 800e5ac:	2e2e2e2e 	.word	0x2e2e2e2e
 800e5b0:	2e2e2e2a 	.word	0x2e2e2e2a
 800e5b4:	2e2e2e2e 	.word	0x2e2e2e2e
 800e5b8:	28          	.byte	0x28
 800e5b9:	00          	.byte	0x00
 800e5ba:	250c      	movs	r5, #12
		case ADC_RESOLUTION_6B:
			ADCRes=6;
			break;
	}
	
	cyclesForConversion=HAL_RCC_GetPCLK2Freq()/realfreq-ADCRes-1;
 800e5bc:	f7f9 fffa 	bl	80085b4 <HAL_RCC_GetPCLK2Freq>
 800e5c0:	fbb0 f0f4 	udiv	r0, r0, r4
 800e5c4:	1b40      	subs	r0, r0, r5
 800e5c6:	3801      	subs	r0, #1
	if(cyclesForConversion>=601){
 800e5c8:	f5b0 7f16 	cmp.w	r0, #600	; 0x258
		ADCSamplingTime=ADC_SAMPLETIME_601CYCLES_5;
 800e5cc:	4b16      	ldr	r3, [pc, #88]	; (800e628 <ADC_set_sampling_time+0x98>)
	if(cyclesForConversion>=601){
 800e5ce:	d817      	bhi.n	800e600 <ADC_set_sampling_time+0x70>
	}else if(cyclesForConversion>=181){
 800e5d0:	28b4      	cmp	r0, #180	; 0xb4
 800e5d2:	d818      	bhi.n	800e606 <ADC_set_sampling_time+0x76>
		ADCSamplingTime=ADC_SAMPLETIME_181CYCLES_5;
	}else if(cyclesForConversion>=61){
 800e5d4:	283c      	cmp	r0, #60	; 0x3c
 800e5d6:	d819      	bhi.n	800e60c <ADC_set_sampling_time+0x7c>
		ADCSamplingTime=ADC_SAMPLETIME_61CYCLES_5;
	}else if(cyclesForConversion>=19){
 800e5d8:	2812      	cmp	r0, #18
 800e5da:	d81a      	bhi.n	800e612 <ADC_set_sampling_time+0x82>
		ADCSamplingTime=ADC_SAMPLETIME_19CYCLES_5;
	}else if(cyclesForConversion>=7){
 800e5dc:	2806      	cmp	r0, #6
 800e5de:	d81b      	bhi.n	800e618 <ADC_set_sampling_time+0x88>
		ADCSamplingTime=ADC_SAMPLETIME_7CYCLES_5;
	}else if(cyclesForConversion>=4){
 800e5e0:	2803      	cmp	r0, #3
 800e5e2:	d81c      	bhi.n	800e61e <ADC_set_sampling_time+0x8e>
		ADCSamplingTime=ADC_SAMPLETIME_4CYCLES_5;
	}else if(cyclesForConversion>=2){
 800e5e4:	2801      	cmp	r0, #1
		ADCSamplingTime=ADC_SAMPLETIME_2CYCLES_5;
 800e5e6:	bf8c      	ite	hi
 800e5e8:	2201      	movhi	r2, #1
	}else {
		ADCSamplingTime=ADC_SAMPLETIME_1CYCLE_5;
 800e5ea:	2200      	movls	r2, #0
 800e5ec:	601a      	str	r2, [r3, #0]
	}	
}
 800e5ee:	bd38      	pop	{r3, r4, r5, pc}
			break;
 800e5f0:	2506      	movs	r5, #6
 800e5f2:	e7e3      	b.n	800e5bc <ADC_set_sampling_time+0x2c>
			break;
 800e5f4:	2508      	movs	r5, #8
 800e5f6:	e7e1      	b.n	800e5bc <ADC_set_sampling_time+0x2c>
	switch(ADCResolution){
 800e5f8:	250a      	movs	r5, #10
 800e5fa:	e7df      	b.n	800e5bc <ADC_set_sampling_time+0x2c>
 800e5fc:	2500      	movs	r5, #0
 800e5fe:	e7dd      	b.n	800e5bc <ADC_set_sampling_time+0x2c>
		ADCSamplingTime=ADC_SAMPLETIME_601CYCLES_5;
 800e600:	2207      	movs	r2, #7
 800e602:	601a      	str	r2, [r3, #0]
}
 800e604:	bd38      	pop	{r3, r4, r5, pc}
		ADCSamplingTime=ADC_SAMPLETIME_181CYCLES_5;
 800e606:	2206      	movs	r2, #6
 800e608:	601a      	str	r2, [r3, #0]
}
 800e60a:	bd38      	pop	{r3, r4, r5, pc}
		ADCSamplingTime=ADC_SAMPLETIME_61CYCLES_5;
 800e60c:	2205      	movs	r2, #5
 800e60e:	601a      	str	r2, [r3, #0]
}
 800e610:	bd38      	pop	{r3, r4, r5, pc}
		ADCSamplingTime=ADC_SAMPLETIME_19CYCLES_5;
 800e612:	2204      	movs	r2, #4
 800e614:	601a      	str	r2, [r3, #0]
}
 800e616:	bd38      	pop	{r3, r4, r5, pc}
		ADCSamplingTime=ADC_SAMPLETIME_7CYCLES_5;
 800e618:	2203      	movs	r2, #3
 800e61a:	601a      	str	r2, [r3, #0]
}
 800e61c:	bd38      	pop	{r3, r4, r5, pc}
		ADCSamplingTime=ADC_SAMPLETIME_4CYCLES_5;
 800e61e:	2202      	movs	r2, #2
 800e620:	601a      	str	r2, [r3, #0]
}
 800e622:	bd38      	pop	{r3, r4, r5, pc}
 800e624:	20004c98 	.word	0x20004c98
 800e628:	20004c9c 	.word	0x20004c9c

0800e62c <samplingEnable>:
  * @brief  Enable sampling
  * @param  None
  * @retval None
  */
void samplingEnable (void){
	TIMScopeEnable();
 800e62c:	f003 b80c 	b.w	8011648 <TIMScopeEnable>

0800e630 <samplingDisable>:
  * @brief  Disable sampling
  * @param  None
  * @retval None
  */
void samplingDisable (void){
	TIMScopeDisable();
 800e630:	f003 b810 	b.w	8011654 <TIMScopeDisable>

0800e634 <adcSetInputChannel>:
}

void adcSetInputChannel(uint8_t adc, uint8_t chann){
 800e634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ADCChannel[adc]=chann;
 800e636:	4b17      	ldr	r3, [pc, #92]	; (800e694 <adcSetInputChannel+0x60>)
	samplingDisable();
	HAL_ADC_Stop_DMA(&hadc1);
 800e638:	4f17      	ldr	r7, [pc, #92]	; (800e698 <adcSetInputChannel+0x64>)
	HAL_ADC_Stop_DMA(&hadc2);
 800e63a:	4e18      	ldr	r6, [pc, #96]	; (800e69c <adcSetInputChannel+0x68>)
	ADCChannel[adc]=chann;
 800e63c:	5419      	strb	r1, [r3, r0]
	HAL_ADC_Stop_DMA(&hadc3);
 800e63e:	4d18      	ldr	r5, [pc, #96]	; (800e6a0 <adcSetInputChannel+0x6c>)
	HAL_ADC_Stop_DMA(&hadc4);
 800e640:	4c18      	ldr	r4, [pc, #96]	; (800e6a4 <adcSetInputChannel+0x70>)
	TIMScopeDisable();
 800e642:	f003 f807 	bl	8011654 <TIMScopeDisable>
	HAL_ADC_Stop_DMA(&hadc1);
 800e646:	4638      	mov	r0, r7
 800e648:	f7f7 fd40 	bl	80060cc <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800e64c:	4630      	mov	r0, r6
 800e64e:	f7f7 fd3d 	bl	80060cc <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800e652:	4628      	mov	r0, r5
 800e654:	f7f7 fd3a 	bl	80060cc <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800e658:	4620      	mov	r0, r4
 800e65a:	f7f7 fd37 	bl	80060cc <HAL_ADC_Stop_DMA>
	
	HAL_ADC_DeInit(&hadc1);
 800e65e:	4638      	mov	r0, r7
 800e660:	f7f7 f9ee 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800e664:	4630      	mov	r0, r6
 800e666:	f7f7 f9eb 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800e66a:	4628      	mov	r0, r5
 800e66c:	f7f7 f9e8 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800e670:	4620      	mov	r0, r4
 800e672:	f7f7 f9e5 	bl	8005a40 <HAL_ADC_DeInit>
	
	HAL_DMA_DeInit(&hdma_adc1);
 800e676:	480c      	ldr	r0, [pc, #48]	; (800e6a8 <adcSetInputChannel+0x74>)
 800e678:	f7f8 fe26 	bl	80072c8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc2);
 800e67c:	480b      	ldr	r0, [pc, #44]	; (800e6ac <adcSetInputChannel+0x78>)
 800e67e:	f7f8 fe23 	bl	80072c8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc3);
 800e682:	480b      	ldr	r0, [pc, #44]	; (800e6b0 <adcSetInputChannel+0x7c>)
 800e684:	f7f8 fe20 	bl	80072c8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc4);
 800e688:	480a      	ldr	r0, [pc, #40]	; (800e6b4 <adcSetInputChannel+0x80>)
}
 800e68a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_DMA_DeInit(&hdma_adc4);
 800e68e:	f7f8 be1b 	b.w	80072c8 <HAL_DMA_DeInit>
 800e692:	bf00      	nop
 800e694:	20004c90 	.word	0x20004c90
 800e698:	2000e820 	.word	0x2000e820
 800e69c:	2000e788 	.word	0x2000e788
 800e6a0:	2000e874 	.word	0x2000e874
 800e6a4:	2000e90c 	.word	0x2000e90c
 800e6a8:	2000e8c8 	.word	0x2000e8c8
 800e6ac:	2000e960 	.word	0x2000e960
 800e6b0:	2000e7dc 	.word	0x2000e7dc
 800e6b4:	2000e744 	.word	0x2000e744

0800e6b8 <adcSetDefaultInputs>:

void adcSetDefaultInputs(void){
	uint8_t i;
	for(i=0;i<MAX_ADC_CHANNELS;i++){
		ADCChannel[i]=ANALOG_DEFAULT_INPUTS[i];
 800e6b8:	4b01      	ldr	r3, [pc, #4]	; (800e6c0 <adcSetDefaultInputs+0x8>)
 800e6ba:	4a02      	ldr	r2, [pc, #8]	; (800e6c4 <adcSetDefaultInputs+0xc>)
 800e6bc:	601a      	str	r2, [r3, #0]
	}
}
 800e6be:	4770      	bx	lr
 800e6c0:	20004c90 	.word	0x20004c90
 800e6c4:	01020402 	.word	0x01020402

0800e6c8 <adcSetResolution>:


void adcSetResolution (uint8_t res){
 800e6c8:	b510      	push	{r4, lr}
 800e6ca:	4604      	mov	r4, r0
	TIMScopeDisable();
 800e6cc:	f002 ffc2 	bl	8011654 <TIMScopeDisable>
	samplingDisable();
	HAL_ADC_Stop_DMA(&hadc1);
 800e6d0:	481f      	ldr	r0, [pc, #124]	; (800e750 <adcSetResolution+0x88>)
 800e6d2:	f7f7 fcfb 	bl	80060cc <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800e6d6:	481f      	ldr	r0, [pc, #124]	; (800e754 <adcSetResolution+0x8c>)
 800e6d8:	f7f7 fcf8 	bl	80060cc <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800e6dc:	481e      	ldr	r0, [pc, #120]	; (800e758 <adcSetResolution+0x90>)
 800e6de:	f7f7 fcf5 	bl	80060cc <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800e6e2:	481e      	ldr	r0, [pc, #120]	; (800e75c <adcSetResolution+0x94>)
 800e6e4:	f7f7 fcf2 	bl	80060cc <HAL_ADC_Stop_DMA>

	switch(res){
 800e6e8:	1fa0      	subs	r0, r4, #6
 800e6ea:	2806      	cmp	r0, #6
 800e6ec:	d82e      	bhi.n	800e74c <adcSetResolution+0x84>
 800e6ee:	e8df f000 	tbb	[pc, r0]
 800e6f2:	2d29      	.short	0x2d29
 800e6f4:	2d212d25 	.word	0x2d212d25
 800e6f8:	04          	.byte	0x04
 800e6f9:	00          	.byte	0x00
		break;
	case 10:
		ADCResolution = ADC_RESOLUTION_10B;
		break;
	case 12:
		ADCResolution = ADC_RESOLUTION_12B;
 800e6fa:	4b19      	ldr	r3, [pc, #100]	; (800e760 <adcSetResolution+0x98>)
 800e6fc:	2200      	movs	r2, #0
 800e6fe:	601a      	str	r2, [r3, #0]
		break;
	default:
		return;
	}

	HAL_ADC_DeInit(&hadc1);
 800e700:	4813      	ldr	r0, [pc, #76]	; (800e750 <adcSetResolution+0x88>)
 800e702:	f7f7 f99d 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800e706:	4813      	ldr	r0, [pc, #76]	; (800e754 <adcSetResolution+0x8c>)
 800e708:	f7f7 f99a 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800e70c:	4812      	ldr	r0, [pc, #72]	; (800e758 <adcSetResolution+0x90>)
 800e70e:	f7f7 f997 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800e712:	4812      	ldr	r0, [pc, #72]	; (800e75c <adcSetResolution+0x94>)
 800e714:	f7f7 f994 	bl	8005a40 <HAL_ADC_DeInit>
	
	HAL_DMA_DeInit(&hdma_adc1);
 800e718:	4812      	ldr	r0, [pc, #72]	; (800e764 <adcSetResolution+0x9c>)
 800e71a:	f7f8 fdd5 	bl	80072c8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc2);
 800e71e:	4812      	ldr	r0, [pc, #72]	; (800e768 <adcSetResolution+0xa0>)
 800e720:	f7f8 fdd2 	bl	80072c8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc3);
 800e724:	4811      	ldr	r0, [pc, #68]	; (800e76c <adcSetResolution+0xa4>)
 800e726:	f7f8 fdcf 	bl	80072c8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc4);
 800e72a:	4811      	ldr	r0, [pc, #68]	; (800e770 <adcSetResolution+0xa8>)
	

}
 800e72c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_DMA_DeInit(&hdma_adc4);
 800e730:	f7f8 bdca 	b.w	80072c8 <HAL_DMA_DeInit>
		ADCResolution = ADC_RESOLUTION_10B;
 800e734:	4b0a      	ldr	r3, [pc, #40]	; (800e760 <adcSetResolution+0x98>)
 800e736:	2208      	movs	r2, #8
 800e738:	601a      	str	r2, [r3, #0]
		break;
 800e73a:	e7e1      	b.n	800e700 <adcSetResolution+0x38>
		ADCResolution = ADC_RESOLUTION_8B;
 800e73c:	4b08      	ldr	r3, [pc, #32]	; (800e760 <adcSetResolution+0x98>)
 800e73e:	2210      	movs	r2, #16
 800e740:	601a      	str	r2, [r3, #0]
		break;
 800e742:	e7dd      	b.n	800e700 <adcSetResolution+0x38>
		ADCResolution = ADC_RESOLUTION_6B;
 800e744:	4b06      	ldr	r3, [pc, #24]	; (800e760 <adcSetResolution+0x98>)
 800e746:	2218      	movs	r2, #24
 800e748:	601a      	str	r2, [r3, #0]
		break;
 800e74a:	e7d9      	b.n	800e700 <adcSetResolution+0x38>
}
 800e74c:	bd10      	pop	{r4, pc}
 800e74e:	bf00      	nop
 800e750:	2000e820 	.word	0x2000e820
 800e754:	2000e788 	.word	0x2000e788
 800e758:	2000e874 	.word	0x2000e874
 800e75c:	2000e90c 	.word	0x2000e90c
 800e760:	20004c98 	.word	0x20004c98
 800e764:	2000e8c8 	.word	0x2000e8c8
 800e768:	2000e960 	.word	0x2000e960
 800e76c:	2000e7dc 	.word	0x2000e7dc
 800e770:	2000e744 	.word	0x2000e744

0800e774 <CalibrateADC>:


void CalibrateADC (void){
 800e774:	b508      	push	{r3, lr}
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800e776:	2100      	movs	r1, #0
 800e778:	4808      	ldr	r0, [pc, #32]	; (800e79c <CalibrateADC+0x28>)
 800e77a:	f7f7 fdad 	bl	80062d8 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800e77e:	2100      	movs	r1, #0
 800e780:	4807      	ldr	r0, [pc, #28]	; (800e7a0 <CalibrateADC+0x2c>)
 800e782:	f7f7 fda9 	bl	80062d8 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800e786:	2100      	movs	r1, #0
 800e788:	4806      	ldr	r0, [pc, #24]	; (800e7a4 <CalibrateADC+0x30>)
 800e78a:	f7f7 fda5 	bl	80062d8 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800e78e:	2100      	movs	r1, #0
 800e790:	4805      	ldr	r0, [pc, #20]	; (800e7a8 <CalibrateADC+0x34>)
}
 800e792:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800e796:	f7f7 bd9f 	b.w	80062d8 <HAL_ADCEx_Calibration_Start>
 800e79a:	bf00      	nop
 800e79c:	2000e820 	.word	0x2000e820
 800e7a0:	2000e788 	.word	0x2000e788
 800e7a4:	2000e874 	.word	0x2000e874
 800e7a8:	2000e90c 	.word	0x2000e90c

0800e7ac <ADCInitNormalMode>:

void ADCInitNormalMode(void){
 800e7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_ADC_DeInit(&hadc1);
 800e7b0:	f8df 8214 	ldr.w	r8, [pc, #532]	; 800e9c8 <ADCInitNormalMode+0x21c>
	HAL_ADC_DeInit(&hadc2);
 800e7b4:	4f78      	ldr	r7, [pc, #480]	; (800e998 <ADCInitNormalMode+0x1ec>)
	HAL_ADC_DeInit(&hadc3);
 800e7b6:	4e79      	ldr	r6, [pc, #484]	; (800e99c <ADCInitNormalMode+0x1f0>)
	HAL_ADC_DeInit(&hadc4);
 800e7b8:	4d79      	ldr	r5, [pc, #484]	; (800e9a0 <ADCInitNormalMode+0x1f4>)
  hadc1.Init.Resolution = ADCResolution;
 800e7ba:	f8df b210 	ldr.w	fp, [pc, #528]	; 800e9cc <ADCInitNormalMode+0x220>
  sConfig.SamplingTime = ADCSamplingTime;
 800e7be:	f8df a210 	ldr.w	sl, [pc, #528]	; 800e9d0 <ADCInitNormalMode+0x224>
void ADCInitNormalMode(void){
 800e7c2:	b087      	sub	sp, #28
	HAL_ADC_DeInit(&hadc1);
 800e7c4:	4640      	mov	r0, r8
 800e7c6:	f7f7 f93b 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800e7ca:	4638      	mov	r0, r7
 800e7cc:	f7f7 f938 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800e7d0:	4630      	mov	r0, r6
 800e7d2:	f7f7 f935 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800e7d6:	4628      	mov	r0, r5
 800e7d8:	f7f7 f932 	bl	8005a40 <HAL_ADC_DeInit>
  hadc1.Instance = ADC1;
 800e7dc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800e7e0:	f8c8 3000 	str.w	r3, [r8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e7e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  hadc1.Init.Resolution = ADCResolution;
 800e7e8:	f8db 0000 	ldr.w	r0, [fp]

	ADCInterleaved=0;
 800e7ec:	496d      	ldr	r1, [pc, #436]	; (800e9a4 <ADCInitNormalMode+0x1f8>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e7ee:	f8c8 3004 	str.w	r3, [r8, #4]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e7f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e7f6:	f44f 7360 	mov.w	r3, #896	; 0x380
	ADCInterleaved=0;
 800e7fa:	2400      	movs	r4, #0
  hadc1.Init.NbrOfConversion = 1;
 800e7fc:	f04f 0901 	mov.w	r9, #1
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e800:	e9c8 320b 	strd	r3, r2, [r8, #44]	; 0x2c
  hadc1.Init.Resolution = ADCResolution;
 800e804:	f8c8 0008 	str.w	r0, [r8, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e808:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc1);
 800e80a:	4640      	mov	r0, r8
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800e80c:	f8c8 4010 	str.w	r4, [r8, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800e810:	f8c8 401c 	str.w	r4, [r8, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800e814:	f8c8 4024 	str.w	r4, [r8, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e818:	f8c8 400c 	str.w	r4, [r8, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800e81c:	f8c8 4018 	str.w	r4, [r8, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e820:	f8c8 4038 	str.w	r4, [r8, #56]	; 0x38
	ADCInterleaved=0;
 800e824:	700c      	strb	r4, [r1, #0]
  hadc1.Init.NbrOfConversion = 1;
 800e826:	f8c8 9020 	str.w	r9, [r8, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800e82a:	f8c8 9034 	str.w	r9, [r8, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e82e:	f8c8 3014 	str.w	r3, [r8, #20]
  HAL_ADC_Init(&hadc1);
 800e832:	f7f6 fe91 	bl	8005558 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800e836:	4b5c      	ldr	r3, [pc, #368]	; (800e9a8 <ADCInitNormalMode+0x1fc>)
 800e838:	495c      	ldr	r1, [pc, #368]	; (800e9ac <ADCInitNormalMode+0x200>)
 800e83a:	7818      	ldrb	r0, [r3, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800e83c:	f8da 2000 	ldr.w	r2, [sl]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800e840:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800e844:	9100      	str	r1, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800e846:	4640      	mov	r0, r8
 800e848:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADCSamplingTime;
 800e84a:	9202      	str	r2, [sp, #8]
  sConfig.Rank = 1;
 800e84c:	f8cd 9004 	str.w	r9, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800e850:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800e854:	9405      	str	r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800e856:	f7f7 fed1 	bl	80065fc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800e85a:	4621      	mov	r1, r4
 800e85c:	4640      	mov	r0, r8
 800e85e:	f7f7 fd3b 	bl	80062d8 <HAL_ADCEx_Calibration_Start>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e862:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e866:	f44f 6c80 	mov.w	ip, #1024	; 0x400
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e86a:	607a      	str	r2, [r7, #4]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e86c:	f44f 7260 	mov.w	r2, #896	; 0x380
 800e870:	e9c7 2c0b 	strd	r2, ip, [r7, #44]	; 0x2c
  hadc2.Init.Resolution = ADCResolution;
 800e874:	f8db 1000 	ldr.w	r1, [fp]
  hadc2.Instance = ADC2;
 800e878:	4b4d      	ldr	r3, [pc, #308]	; (800e9b0 <ADCInitNormalMode+0x204>)
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800e87a:	613c      	str	r4, [r7, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e87c:	2204      	movs	r2, #4
  HAL_ADC_Init(&hadc2);
 800e87e:	4638      	mov	r0, r7
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800e880:	e9c7 2405 	strd	r2, r4, [r7, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800e884:	61fc      	str	r4, [r7, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800e886:	627c      	str	r4, [r7, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e888:	60fc      	str	r4, [r7, #12]
  hadc2.Init.NbrOfConversion = 1;
 800e88a:	f8c7 9020 	str.w	r9, [r7, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800e88e:	f8c7 9034 	str.w	r9, [r7, #52]	; 0x34
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e892:	63bc      	str	r4, [r7, #56]	; 0x38
  hadc2.Instance = ADC2;
 800e894:	603b      	str	r3, [r7, #0]
  hadc2.Init.Resolution = ADCResolution;
 800e896:	60b9      	str	r1, [r7, #8]
  HAL_ADC_Init(&hadc2);
 800e898:	f7f6 fe5e 	bl	8005558 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800e89c:	4b42      	ldr	r3, [pc, #264]	; (800e9a8 <ADCInitNormalMode+0x1fc>)
 800e89e:	4945      	ldr	r1, [pc, #276]	; (800e9b4 <ADCInitNormalMode+0x208>)
 800e8a0:	7858      	ldrb	r0, [r3, #1]
  sConfig.Offset = 0;
 800e8a2:	9405      	str	r4, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800e8a4:	f851 2020 	ldr.w	r2, [r1, r0, lsl #2]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800e8a8:	4669      	mov	r1, sp
  sConfig.Rank = 1;
 800e8aa:	e9cd 2900 	strd	r2, r9, [sp]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800e8ae:	4638      	mov	r0, r7
  sConfig.SamplingTime = ADCSamplingTime;
 800e8b0:	f8da 2000 	ldr.w	r2, [sl]
 800e8b4:	9202      	str	r2, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800e8b6:	e9cd 4403 	strd	r4, r4, [sp, #12]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800e8ba:	f7f7 fe9f 	bl	80065fc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800e8be:	4621      	mov	r1, r4
 800e8c0:	4638      	mov	r0, r7
 800e8c2:	f7f7 fd09 	bl	80062d8 <HAL_ADCEx_Calibration_Start>
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e8c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e8ca:	f44f 6e80 	mov.w	lr, #1024	; 0x400
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e8ce:	6072      	str	r2, [r6, #4]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e8d0:	f44f 7260 	mov.w	r2, #896	; 0x380
 800e8d4:	e9c6 2e0b 	strd	r2, lr, [r6, #44]	; 0x2c
  hadc3.Init.Resolution = ADCResolution;
 800e8d8:	f8db 1000 	ldr.w	r1, [fp]
  hadc3.Instance = ADC3;
 800e8dc:	4f36      	ldr	r7, [pc, #216]	; (800e9b8 <ADCInitNormalMode+0x20c>)
 800e8de:	6037      	str	r7, [r6, #0]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e8e0:	2204      	movs	r2, #4
  HAL_ADC_Init(&hadc3);
 800e8e2:	4630      	mov	r0, r6
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800e8e4:	e9c6 2405 	strd	r2, r4, [r6, #20]
  hadc3.Init.Resolution = ADCResolution;
 800e8e8:	60b1      	str	r1, [r6, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800e8ea:	6134      	str	r4, [r6, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800e8ec:	61f4      	str	r4, [r6, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800e8ee:	6274      	str	r4, [r6, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e8f0:	60f4      	str	r4, [r6, #12]
  hadc3.Init.NbrOfConversion = 1;
 800e8f2:	f8c6 9020 	str.w	r9, [r6, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800e8f6:	f8c6 9034 	str.w	r9, [r6, #52]	; 0x34
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e8fa:	63b4      	str	r4, [r6, #56]	; 0x38
  HAL_ADC_Init(&hadc3);
 800e8fc:	f7f6 fe2c 	bl	8005558 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e900:	4b29      	ldr	r3, [pc, #164]	; (800e9a8 <ADCInitNormalMode+0x1fc>)
 800e902:	492e      	ldr	r1, [pc, #184]	; (800e9bc <ADCInitNormalMode+0x210>)
 800e904:	7898      	ldrb	r0, [r3, #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800e906:	f8da 2000 	ldr.w	r2, [sl]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e90a:	f851 7020 	ldr.w	r7, [r1, r0, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800e90e:	9202      	str	r2, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800e910:	4669      	mov	r1, sp
 800e912:	4630      	mov	r0, r6
  sConfig.Rank = 1;
 800e914:	f8cd 9004 	str.w	r9, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800e918:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800e91c:	9405      	str	r4, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800e91e:	9700      	str	r7, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800e920:	f7f7 fe6c 	bl	80065fc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800e924:	4621      	mov	r1, r4
 800e926:	4630      	mov	r0, r6
 800e928:	f7f7 fcd6 	bl	80062d8 <HAL_ADCEx_Calibration_Start>
  hadc4.Init.Resolution = ADCResolution;
 800e92c:	f8db 1000 	ldr.w	r1, [fp]
 800e930:	60a9      	str	r1, [r5, #8]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800e932:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800e936:	6069      	str	r1, [r5, #4]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e938:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800e93c:	f44f 7160 	mov.w	r1, #896	; 0x380
  hadc4.Instance = ADC4;
 800e940:	4a1f      	ldr	r2, [pc, #124]	; (800e9c0 <ADCInitNormalMode+0x214>)
 800e942:	602a      	str	r2, [r5, #0]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800e944:	e9c5 180b 	strd	r1, r8, [r5, #44]	; 0x2c
  HAL_ADC_Init(&hadc4);
 800e948:	4628      	mov	r0, r5
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e94a:	2104      	movs	r1, #4
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800e94c:	e9c5 1405 	strd	r1, r4, [r5, #20]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800e950:	612c      	str	r4, [r5, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800e952:	61ec      	str	r4, [r5, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800e954:	626c      	str	r4, [r5, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e956:	60ec      	str	r4, [r5, #12]
  hadc4.Init.NbrOfConversion = 1;
 800e958:	f8c5 9020 	str.w	r9, [r5, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800e95c:	f8c5 9034 	str.w	r9, [r5, #52]	; 0x34
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800e960:	63ac      	str	r4, [r5, #56]	; 0x38
  HAL_ADC_Init(&hadc4);
 800e962:	f7f6 fdf9 	bl	8005558 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800e966:	4b10      	ldr	r3, [pc, #64]	; (800e9a8 <ADCInitNormalMode+0x1fc>)
 800e968:	4916      	ldr	r1, [pc, #88]	; (800e9c4 <ADCInitNormalMode+0x218>)
 800e96a:	78d8      	ldrb	r0, [r3, #3]
  sConfig.SamplingTime = ADCSamplingTime;
 800e96c:	f8da 2000 	ldr.w	r2, [sl]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800e970:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
 800e974:	9300      	str	r3, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800e976:	4669      	mov	r1, sp
 800e978:	4628      	mov	r0, r5
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800e97a:	e9cd 2402 	strd	r2, r4, [sp, #8]
  sConfig.Rank = 1;
 800e97e:	f8cd 9004 	str.w	r9, [sp, #4]
  sConfig.Offset = 0;
 800e982:	e9cd 4404 	strd	r4, r4, [sp, #16]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800e986:	f7f7 fe39 	bl	80065fc <HAL_ADC_ConfigChannel>
  HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800e98a:	4621      	mov	r1, r4
 800e98c:	4628      	mov	r0, r5
 800e98e:	f7f7 fca3 	bl	80062d8 <HAL_ADCEx_Calibration_Start>
	MX_ADC1_Init();
	MX_ADC2_Init();
	MX_ADC3_Init();
	MX_ADC4_Init();
}
 800e992:	b007      	add	sp, #28
 800e994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e998:	2000e788 	.word	0x2000e788
 800e99c:	2000e874 	.word	0x2000e874
 800e9a0:	2000e90c 	.word	0x2000e90c
 800e9a4:	20004c94 	.word	0x20004c94
 800e9a8:	20004c90 	.word	0x20004c90
 800e9ac:	0801522c 	.word	0x0801522c
 800e9b0:	50000100 	.word	0x50000100
 800e9b4:	08015250 	.word	0x08015250
 800e9b8:	50000400 	.word	0x50000400
 800e9bc:	08015278 	.word	0x08015278
 800e9c0:	50000500 	.word	0x50000500
 800e9c4:	08015288 	.word	0x08015288
 800e9c8:	2000e820 	.word	0x2000e820
 800e9cc:	20004c98 	.word	0x20004c98
 800e9d0:	20004c9c 	.word	0x20004c9c

0800e9d4 <ADCInitInterleavedMode>:

void ADCInitInterleavedMode(void){
 800e9d4:	b508      	push	{r3, lr}
	HAL_ADC_DeInit(&hadc1);
 800e9d6:	480a      	ldr	r0, [pc, #40]	; (800ea00 <ADCInitInterleavedMode+0x2c>)
 800e9d8:	f7f7 f832 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800e9dc:	4809      	ldr	r0, [pc, #36]	; (800ea04 <ADCInitInterleavedMode+0x30>)
 800e9de:	f7f7 f82f 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800e9e2:	4809      	ldr	r0, [pc, #36]	; (800ea08 <ADCInitInterleavedMode+0x34>)
 800e9e4:	f7f7 f82c 	bl	8005a40 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800e9e8:	4808      	ldr	r0, [pc, #32]	; (800ea0c <ADCInitInterleavedMode+0x38>)
 800e9ea:	f7f7 f829 	bl	8005a40 <HAL_ADC_DeInit>

	ADCInterleaved=1;
 800e9ee:	4b08      	ldr	r3, [pc, #32]	; (800ea10 <ADCInitInterleavedMode+0x3c>)
 800e9f0:	2201      	movs	r2, #1
 800e9f2:	701a      	strb	r2, [r3, #0]
	MX_ADC12_Interleaved_Init();
 800e9f4:	f7ff fa92 	bl	800df1c <MX_ADC12_Interleaved_Init>
	MX_ADC34_Interleaved_Init();

}
 800e9f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	MX_ADC34_Interleaved_Init();
 800e9fc:	f7ff bb0e 	b.w	800e01c <MX_ADC34_Interleaved_Init>
 800ea00:	2000e820 	.word	0x2000e820
 800ea04:	2000e788 	.word	0x2000e788
 800ea08:	2000e874 	.word	0x2000e874
 800ea0c:	2000e90c 	.word	0x2000e90c
 800ea10:	20004c94 	.word	0x20004c94

0800ea14 <ADCInitMultiMode>:

void ADCInitMultiMode(void){
//todo
}
 800ea14:	4770      	bx	lr
 800ea16:	bf00      	nop

0800ea18 <SystemClock_Config>:
/* USER CODE END 1 */

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800ea18:	b530      	push	{r4, r5, lr}
 800ea1a:	b0a7      	sub	sp, #156	; 0x9c

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;  //RCC_HSE_BYPASS
 800ea1c:	2001      	movs	r0, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800ea1e:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800ea20:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800ea22:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800ea26:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800ea2a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;  //RCC_HSE_BYPASS
 800ea2e:	9006      	str	r0, [sp, #24]
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800ea30:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800ea32:	e9cd 520c 	strd	r5, r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800ea36:	9107      	str	r1, [sp, #28]
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800ea38:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800ea3c:	f7f9 f8da 	bl	8007bf4 <HAL_RCC_OscConfig>
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;		// RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1; (before PWM generator implementation)
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800ea40:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ea42:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800ea44:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800ea48:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ea4a:	e9cd 5402 	strd	r5, r4, [sp, #8]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ea4e:	9201      	str	r2, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800ea50:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800ea52:	9405      	str	r4, [sp, #20]

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \
 800ea54:	4d13      	ldr	r5, [pc, #76]	; (800eaa4 <SystemClock_Config+0x8c>)
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800ea56:	f7f9 fc23 	bl	80082a0 <HAL_RCC_ClockConfig>
																			 RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34| \
																			 RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM15| \
																			 RCC_PERIPHCLK_TIM8; 
																			 // RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \ RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34; (before gen. implem.)
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800ea5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	#endif //USE_GEN_PWM || USE_LOG_ANLYS	
	#ifdef USE_SYNC_PWM		
		PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
	#endif //USE_SYNC_PWM	
	#ifdef USE_COUNTER	
		PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_PLLCLK;
 800ea5e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800ea62:	f44f 7380 	mov.w	r3, #256	; 0x100
		PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;		
	#endif //USE_COUNTER	
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800ea66:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800ea68:	911b      	str	r1, [sp, #108]	; 0x6c
		PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_PLLCLK;
 800ea6a:	921e      	str	r2, [sp, #120]	; 0x78
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800ea6c:	931a      	str	r3, [sp, #104]	; 0x68
		PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 800ea6e:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_HCLK;
 800ea70:	9421      	str	r4, [sp, #132]	; 0x84
		PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 800ea72:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \
 800ea76:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800ea78:	f7f9 fdb4 	bl	80085e4 <HAL_RCCEx_PeriphCLKConfig>

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800ea7c:	f7f9 fd7c 	bl	8008578 <HAL_RCC_GetHCLKFreq>
 800ea80:	4b09      	ldr	r3, [pc, #36]	; (800eaa8 <SystemClock_Config+0x90>)
 800ea82:	fba3 3000 	umull	r3, r0, r3, r0
 800ea86:	0980      	lsrs	r0, r0, #6
 800ea88:	f7f8 f946 	bl	8006d18 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800ea8c:	2004      	movs	r0, #4
 800ea8e:	f7f8 f96d 	bl	8006d6c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800ea92:	4622      	mov	r2, r4
 800ea94:	4621      	mov	r1, r4
 800ea96:	f04f 30ff 	mov.w	r0, #4294967295
 800ea9a:	f7f8 f8c9 	bl	8006c30 <HAL_NVIC_SetPriority>
}
 800ea9e:	b027      	add	sp, #156	; 0x9c
 800eaa0:	bd30      	pop	{r4, r5, pc}
 800eaa2:	bf00      	nop
 800eaa4:	00703180 	.word	0x00703180
 800eaa8:	10624dd3 	.word	0x10624dd3

0800eaac <resetDevice>:

void resetDevice(void){
	SCB->AIRCR = (0x5FA<<SCB_AIRCR_VECTKEY_Pos)|SCB_AIRCR_SYSRESETREQ_Msk;
 800eaac:	4b01      	ldr	r3, [pc, #4]	; (800eab4 <resetDevice+0x8>)
 800eaae:	4a02      	ldr	r2, [pc, #8]	; (800eab8 <resetDevice+0xc>)
 800eab0:	60da      	str	r2, [r3, #12]
 800eab2:	e7fe      	b.n	800eab2 <resetDevice+0x6>
 800eab4:	e000ed00 	.word	0xe000ed00
 800eab8:	05fa0004 	.word	0x05fa0004

0800eabc <commsSend>:
		}
	}else{
		UARTsendChar(chr);
	}
	#else
	UARTsendChar(chr);
 800eabc:	f003 b948 	b.w	8011d50 <UARTsendChar>

0800eac0 <commsSendUint32>:

void commsSendInt32(int32_t num){
	commsSendUint32(num);
}

void commsSendUint32(uint32_t num){
 800eac0:	b530      	push	{r4, r5, lr}
 800eac2:	b083      	sub	sp, #12
	uint8_t buff[4];
	buff[3]=(uint8_t)(num);
	buff[2]=(uint8_t)(num>>8);
	buff[1]=(uint8_t)(num>>16);
	buff[0]=(uint8_t)(num>>24);
 800eac4:	a902      	add	r1, sp, #8
 800eac6:	0e03      	lsrs	r3, r0, #24
 800eac8:	f801 3d04 	strb.w	r3, [r1, #-4]!
	buff[2]=(uint8_t)(num>>8);
 800eacc:	0a05      	lsrs	r5, r0, #8
	buff[1]=(uint8_t)(num>>16);
 800eace:	0c04      	lsrs	r4, r0, #16
	buff[3]=(uint8_t)(num);
 800ead0:	f88d 0007 	strb.w	r0, [sp, #7]
	}else{
		UARTsendBuff((char *)buff,len);
	}
	#else
	//UARTsendBuff((char *)buff,len);
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ead4:	f241 3388 	movw	r3, #5000	; 0x1388
 800ead8:	2204      	movs	r2, #4
 800eada:	4804      	ldr	r0, [pc, #16]	; (800eaec <commsSendUint32+0x2c>)
	buff[2]=(uint8_t)(num>>8);
 800eadc:	f88d 5006 	strb.w	r5, [sp, #6]
	buff[1]=(uint8_t)(num>>16);
 800eae0:	f88d 4005 	strb.w	r4, [sp, #5]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800eae4:	f7fc ffca 	bl	800ba7c <HAL_UART_Transmit>
}
 800eae8:	b003      	add	sp, #12
 800eaea:	bd30      	pop	{r4, r5, pc}
 800eaec:	2000efb4 	.word	0x2000efb4

0800eaf0 <commsSendBuff>:
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800eaf0:	460a      	mov	r2, r1
 800eaf2:	f241 3388 	movw	r3, #5000	; 0x1388
 800eaf6:	4601      	mov	r1, r0
 800eaf8:	4801      	ldr	r0, [pc, #4]	; (800eb00 <commsSendBuff+0x10>)
 800eafa:	f7fc bfbf 	b.w	800ba7c <HAL_UART_Transmit>
 800eafe:	bf00      	nop
 800eb00:	2000efb4 	.word	0x2000efb4

0800eb04 <commsSendString>:
	#endif
}
void commsSendString(char *chr){
	uint32_t i = 0;
	char * tmp=chr;
	while(*(tmp++)){i++;}
 800eb04:	7802      	ldrb	r2, [r0, #0]
void commsSendString(char *chr){
 800eb06:	4601      	mov	r1, r0
	while(*(tmp++)){i++;}
 800eb08:	b172      	cbz	r2, 800eb28 <commsSendString+0x24>
void commsSendString(char *chr){
 800eb0a:	b410      	push	{r4}
 800eb0c:	1c43      	adds	r3, r0, #1
 800eb0e:	1a5a      	subs	r2, r3, r1
	while(*(tmp++)){i++;}
 800eb10:	f813 4b01 	ldrb.w	r4, [r3], #1
 800eb14:	2c00      	cmp	r4, #0
 800eb16:	d1fa      	bne.n	800eb0e <commsSendString+0xa>
 800eb18:	b292      	uxth	r2, r2
	}else{
		UARTsendBuff(chr,i);
	}
	#else
//	UARTsendBuff(chr,i);
	HAL_UART_Transmit(&huart2, (uint8_t *)chr, i, 5000);
 800eb1a:	f241 3388 	movw	r3, #5000	; 0x1388
 800eb1e:	4805      	ldr	r0, [pc, #20]	; (800eb34 <commsSendString+0x30>)
	#endif

}
 800eb20:	f85d 4b04 	ldr.w	r4, [sp], #4
	HAL_UART_Transmit(&huart2, (uint8_t *)chr, i, 5000);
 800eb24:	f7fc bfaa 	b.w	800ba7c <HAL_UART_Transmit>
 800eb28:	f241 3388 	movw	r3, #5000	; 0x1388
 800eb2c:	4801      	ldr	r0, [pc, #4]	; (800eb34 <commsSendString+0x30>)
 800eb2e:	f7fc bfa5 	b.w	800ba7c <HAL_UART_Transmit>
 800eb32:	bf00      	nop
 800eb34:	2000efb4 	.word	0x2000efb4

0800eb38 <commsSendDouble>:

void commsSendDouble(double value){
 800eb38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb3a:	b085      	sub	sp, #20
 800eb3c:	ab04      	add	r3, sp, #16
 800eb3e:	ed03 0b04 	vstr	d0, [r3, #-16]
 800eb42:	466b      	mov	r3, sp
	memcpy(intAlias, &value, sizeof(value));
 800eb44:	e893 0003 	ldmia.w	r3, {r0, r1}
	buff[0]=(uint8_t)(num>>24);
 800eb48:	ad04      	add	r5, sp, #16
 800eb4a:	0e02      	lsrs	r2, r0, #24
 800eb4c:	f805 2d04 	strb.w	r2, [r5, #-4]!
	memcpy(intAlias, &value, sizeof(value));
 800eb50:	4e14      	ldr	r6, [pc, #80]	; (800eba4 <commsSendDouble+0x6c>)
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800eb52:	4f15      	ldr	r7, [pc, #84]	; (800eba8 <commsSendDouble+0x70>)
	buff[3]=(uint8_t)(num);
 800eb54:	f88d 000f 	strb.w	r0, [sp, #15]
	buff[2]=(uint8_t)(num>>8);
 800eb58:	0a02      	lsrs	r2, r0, #8
	memcpy(intAlias, &value, sizeof(value));
 800eb5a:	e886 0003 	stmia.w	r6, {r0, r1}
	buff[1]=(uint8_t)(num>>16);
 800eb5e:	0c04      	lsrs	r4, r0, #16
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800eb60:	4629      	mov	r1, r5
	buff[2]=(uint8_t)(num>>8);
 800eb62:	f88d 200e 	strb.w	r2, [sp, #14]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800eb66:	4638      	mov	r0, r7
 800eb68:	f241 3388 	movw	r3, #5000	; 0x1388
 800eb6c:	2204      	movs	r2, #4
	buff[1]=(uint8_t)(num>>16);
 800eb6e:	f88d 400d 	strb.w	r4, [sp, #13]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800eb72:	f7fc ff83 	bl	800ba7c <HAL_UART_Transmit>
	commsSendUint32(intAlias[0]);
	commsSendUint32(intAlias[1]);
 800eb76:	6873      	ldr	r3, [r6, #4]
	buff[0]=(uint8_t)(num>>24);
 800eb78:	2400      	movs	r4, #0
 800eb7a:	0e1a      	lsrs	r2, r3, #24
 800eb7c:	f362 0407 	bfi	r4, r2, #0, #8
	buff[1]=(uint8_t)(num>>16);
 800eb80:	0c1a      	lsrs	r2, r3, #16
	buff[0]=(uint8_t)(num>>24);
 800eb82:	f362 240f 	bfi	r4, r2, #8, #8
	buff[2]=(uint8_t)(num>>8);
 800eb86:	0a1a      	lsrs	r2, r3, #8
	buff[0]=(uint8_t)(num>>24);
 800eb88:	f362 4417 	bfi	r4, r2, #16, #8
 800eb8c:	f363 641f 	bfi	r4, r3, #24, #8
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800eb90:	4629      	mov	r1, r5
 800eb92:	4638      	mov	r0, r7
 800eb94:	f241 3388 	movw	r3, #5000	; 0x1388
 800eb98:	2204      	movs	r2, #4
	buff[0]=(uint8_t)(num>>24);
 800eb9a:	9403      	str	r4, [sp, #12]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800eb9c:	f7fc ff6e 	bl	800ba7c <HAL_UART_Transmit>
}
 800eba0:	b005      	add	sp, #20
 800eba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eba4:	20004cb8 	.word	0x20004cb8
 800eba8:	2000efb4 	.word	0x2000efb4

0800ebac <commsRecieveUART>:
	#ifdef USE_USB
	if (hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED){	
		commInputByte(chr);
	}
	#else
	commInputByte(chr);
 800ebac:	f7f3 bc42 	b.w	8002434 <commInputByte>

0800ebb0 <MX_DAC_Init>:

uint32_t outputBuffEn=DAC_OUTPUTBUFFER_ENABLE;

/* DAC init function */
void MX_DAC_Init(void)
{
 800ebb0:	b510      	push	{r4, lr}

  DAC_ChannelConfTypeDef sConfig;

    /**DAC Initialization 
    */
  hdac.Instance = DAC;
 800ebb2:	4c0d      	ldr	r4, [pc, #52]	; (800ebe8 <MX_DAC_Init+0x38>)
 800ebb4:	4b0d      	ldr	r3, [pc, #52]	; (800ebec <MX_DAC_Init+0x3c>)
 800ebb6:	6023      	str	r3, [r4, #0]
{
 800ebb8:	b084      	sub	sp, #16
  HAL_DAC_Init(&hdac);
 800ebba:	4620      	mov	r0, r4
 800ebbc:	f7f8 f8f6 	bl	8006dac <HAL_DAC_Init>

    /**DAC channel OUT1 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
  sConfig.DAC_OutputBuffer = outputBuffEn;
 800ebc0:	4b0b      	ldr	r3, [pc, #44]	; (800ebf0 <MX_DAC_Init+0x40>)
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	9302      	str	r3, [sp, #8]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ebc6:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800ebc8:	2304      	movs	r3, #4
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ebca:	4620      	mov	r0, r4
 800ebcc:	2200      	movs	r2, #0
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800ebce:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ebd0:	f7f8 fa3c 	bl	800704c <HAL_DAC_ConfigChannel>

    /**DAC channel OUT2 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800ebd4:	2314      	movs	r3, #20
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ebd6:	a901      	add	r1, sp, #4
 800ebd8:	4620      	mov	r0, r4
 800ebda:	2210      	movs	r2, #16
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800ebdc:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ebde:	f7f8 fa35 	bl	800704c <HAL_DAC_ConfigChannel>

}
 800ebe2:	b004      	add	sp, #16
 800ebe4:	bd10      	pop	{r4, pc}
 800ebe6:	bf00      	nop
 800ebe8:	2000ea2c 	.word	0x2000ea2c
 800ebec:	40007400 	.word	0x40007400
 800ebf0:	20004ca0 	.word	0x20004ca0

0800ebf4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hdac->Instance==DAC1)
 800ebf4:	4b30      	ldr	r3, [pc, #192]	; (800ecb8 <HAL_DAC_MspInit+0xc4>)
 800ebf6:	6802      	ldr	r2, [r0, #0]
 800ebf8:	429a      	cmp	r2, r3
 800ebfa:	d000      	beq.n	800ebfe <HAL_DAC_MspInit+0xa>
 800ebfc:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
	  __HAL_RCC_DAC1_CLK_ENABLE();
 800ebfe:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
{
 800ec02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	  __HAL_RCC_DAC1_CLK_ENABLE();
 800ec06:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800ec08:	4d2c      	ldr	r5, [pc, #176]	; (800ecbc <HAL_DAC_MspInit+0xc8>)
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
		HAL_DMA_Init(&hdma_dac1_ch1);
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800ec0a:	4f2d      	ldr	r7, [pc, #180]	; (800ecc0 <HAL_DAC_MspInit+0xcc>)
	  __HAL_RCC_DAC1_CLK_ENABLE();
 800ec0c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800ec10:	61da      	str	r2, [r3, #28]
 800ec12:	69db      	ldr	r3, [r3, #28]
{
 800ec14:	b08b      	sub	sp, #44	; 0x2c
	  __HAL_RCC_DAC1_CLK_ENABLE();
 800ec16:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ec1a:	4606      	mov	r6, r0
 800ec1c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec1e:	f04f 0800 	mov.w	r8, #0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800ec22:	2230      	movs	r2, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ec24:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ec26:	a905      	add	r1, sp, #20
 800ec28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ec2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800ec30:	f44f 5900 	mov.w	r9, #8192	; 0x2000
	  __HAL_RCC_DAC1_CLK_ENABLE();
 800ec34:	9c04      	ldr	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec36:	f8cd 801c 	str.w	r8, [sp, #28]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ec3a:	f04f 0b10 	mov.w	fp, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ec3e:	f7f8 fd51 	bl	80076e4 <HAL_GPIO_Init>
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800ec42:	f04f 0a20 	mov.w	sl, #32
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800ec46:	2180      	movs	r1, #128	; 0x80
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ec48:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ec4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800ec50:	4c1c      	ldr	r4, [pc, #112]	; (800ecc4 <HAL_DAC_MspInit+0xd0>)
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800ec52:	f8c5 8008 	str.w	r8, [r5, #8]
		HAL_DMA_Init(&hdma_dac1_ch1);
 800ec56:	4628      	mov	r0, r5
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800ec58:	602c      	str	r4, [r5, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ec5a:	f8c5 b004 	str.w	fp, [r5, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800ec5e:	60e9      	str	r1, [r5, #12]
 800ec60:	9103      	str	r1, [sp, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ec62:	612a      	str	r2, [r5, #16]
 800ec64:	9202      	str	r2, [sp, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ec66:	616b      	str	r3, [r5, #20]
 800ec68:	9301      	str	r3, [sp, #4]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800ec6a:	e9c5 a906 	strd	sl, r9, [r5, #24]
		HAL_DMA_Init(&hdma_dac1_ch1);
 800ec6e:	f7f8 fa5d 	bl	800712c <HAL_DMA_Init>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800ec72:	6838      	ldr	r0, [r7, #0]


		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800ec74:	4c14      	ldr	r4, [pc, #80]	; (800ecc8 <HAL_DAC_MspInit+0xd4>)
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ec76:	9b01      	ldr	r3, [sp, #4]
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800ec78:	60b5      	str	r5, [r6, #8]
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800ec7a:	ea40 0009 	orr.w	r0, r0, r9
 800ec7e:	6038      	str	r0, [r7, #0]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800ec80:	9903      	ldr	r1, [sp, #12]
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800ec82:	626e      	str	r6, [r5, #36]	; 0x24
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ec84:	9a02      	ldr	r2, [sp, #8]
		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800ec86:	4d11      	ldr	r5, [pc, #68]	; (800eccc <HAL_DAC_MspInit+0xd8>)
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800ec88:	f8c4 8008 	str.w	r8, [r4, #8]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_HIGH;
		HAL_DMA_Init(&hdma_dac1_ch2);
 800ec8c:	4620      	mov	r0, r4
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 800ec8e:	e9c4 3a05 	strd	r3, sl, [r4, #20]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ec92:	f8c4 b004 	str.w	fp, [r4, #4]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800ec96:	60e1      	str	r1, [r4, #12]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ec98:	6122      	str	r2, [r4, #16]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 800ec9a:	f8c4 901c 	str.w	r9, [r4, #28]
		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800ec9e:	6025      	str	r5, [r4, #0]
		HAL_DMA_Init(&hdma_dac1_ch2);
 800eca0:	f7f8 fa44 	bl	800712c <HAL_DMA_Init>
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800eca4:	683b      	ldr	r3, [r7, #0]
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 800eca6:	60f4      	str	r4, [r6, #12]
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800eca8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 800ecac:	6266      	str	r6, [r4, #36]	; 0x24
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800ecae:	603b      	str	r3, [r7, #0]
		
  /* USER CODE END DAC_MspInit 1 */
  }
}
 800ecb0:	b00b      	add	sp, #44	; 0x2c
 800ecb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecb6:	bf00      	nop
 800ecb8:	40007400 	.word	0x40007400
 800ecbc:	2000e9e8 	.word	0x2000e9e8
 800ecc0:	40010000 	.word	0x40010000
 800ecc4:	40020030 	.word	0x40020030
 800ecc8:	2000e9a4 	.word	0x2000e9a4
 800eccc:	40020044 	.word	0x40020044

0800ecd0 <DAC_DMA_Reconfig>:
  /* USER CODE END DAC_MspDeInit 1 */

} 

/* USER CODE BEGIN 1 */
void DAC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800ecd0:	b570      	push	{r4, r5, r6, lr}
	uint32_t dacChannel=0;
 800ecd2:	2801      	cmp	r0, #1
 800ecd4:	bf0c      	ite	eq
 800ecd6:	2410      	moveq	r4, #16
 800ecd8:	2400      	movne	r4, #0
void DAC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800ecda:	b082      	sub	sp, #8
 800ecdc:	460e      	mov	r6, r1
 800ecde:	4615      	mov	r5, r2
		break;
		case 1:
			dacChannel=DAC_CHANNEL_2;
		break;
	}
	HAL_DAC_Stop_DMA(&hdac,dacChannel);
 800ece0:	4621      	mov	r1, r4
 800ece2:	4807      	ldr	r0, [pc, #28]	; (800ed00 <DAC_DMA_Reconfig+0x30>)
 800ece4:	f7f8 f8a6 	bl	8006e34 <HAL_DAC_Stop_DMA>
	if(len>0){  //dont start DMA with length zero
 800ece8:	b13d      	cbz	r5, 800ecfa <DAC_DMA_Reconfig+0x2a>
		HAL_DAC_Start_DMA(&hdac, dacChannel, buff, len, DAC_ALIGN_12B_R);
 800ecea:	2000      	movs	r0, #0
 800ecec:	9000      	str	r0, [sp, #0]
 800ecee:	462b      	mov	r3, r5
 800ecf0:	4632      	mov	r2, r6
 800ecf2:	4621      	mov	r1, r4
 800ecf4:	4802      	ldr	r0, [pc, #8]	; (800ed00 <DAC_DMA_Reconfig+0x30>)
 800ecf6:	f7f8 f91d 	bl	8006f34 <HAL_DAC_Start_DMA>
	}
}
 800ecfa:	b002      	add	sp, #8
 800ecfc:	bd70      	pop	{r4, r5, r6, pc}
 800ecfe:	bf00      	nop
 800ed00:	2000ea2c 	.word	0x2000ea2c

0800ed04 <DACSetOutputBuffer>:
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
}

void DACSetOutputBuffer(void){
	outputBuffEn=DAC_OUTPUTBUFFER_ENABLE;
 800ed04:	4b01      	ldr	r3, [pc, #4]	; (800ed0c <DACSetOutputBuffer+0x8>)
 800ed06:	2200      	movs	r2, #0
 800ed08:	601a      	str	r2, [r3, #0]
}
 800ed0a:	4770      	bx	lr
 800ed0c:	20004ca0 	.word	0x20004ca0

0800ed10 <DACUnsetOutputBuffer>:

void DACUnsetOutputBuffer(void){
	outputBuffEn=DAC_OUTPUTBUFFER_DISABLE;
 800ed10:	4b01      	ldr	r3, [pc, #4]	; (800ed18 <DACUnsetOutputBuffer+0x8>)
 800ed12:	2202      	movs	r2, #2
 800ed14:	601a      	str	r2, [r3, #0]
}
 800ed16:	4770      	bx	lr
 800ed18:	20004ca0 	.word	0x20004ca0

0800ed1c <GeneratingEnable>:
/**
  * @brief  Enable sampling
  * @param  None
  * @retval None
  */
void GeneratingEnable(void){
 800ed1c:	b510      	push	{r4, lr}
  hdac.Instance = DAC;
 800ed1e:	4c13      	ldr	r4, [pc, #76]	; (800ed6c <GeneratingEnable+0x50>)
 800ed20:	4b13      	ldr	r3, [pc, #76]	; (800ed70 <GeneratingEnable+0x54>)
 800ed22:	6023      	str	r3, [r4, #0]
void GeneratingEnable(void){
 800ed24:	b086      	sub	sp, #24
  HAL_DAC_Init(&hdac);
 800ed26:	4620      	mov	r0, r4
 800ed28:	f7f8 f840 	bl	8006dac <HAL_DAC_Init>
  sConfig.DAC_OutputBuffer = outputBuffEn;
 800ed2c:	4b11      	ldr	r3, [pc, #68]	; (800ed74 <GeneratingEnable+0x58>)
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	9302      	str	r3, [sp, #8]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ed32:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800ed34:	2304      	movs	r3, #4
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ed36:	4620      	mov	r0, r4
 800ed38:	2200      	movs	r2, #0
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800ed3a:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ed3c:	f7f8 f986 	bl	800704c <HAL_DAC_ConfigChannel>
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ed40:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800ed42:	2314      	movs	r3, #20
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ed44:	4620      	mov	r0, r4
 800ed46:	2210      	movs	r2, #16
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800ed48:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800ed4a:	2430      	movs	r4, #48	; 0x30
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ed4c:	f7f8 f97e 	bl	800704c <HAL_DAC_ConfigChannel>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ed50:	2203      	movs	r2, #3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ed52:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ed54:	a901      	add	r1, sp, #4
 800ed56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ed5a:	e9cd 4201 	strd	r4, r2, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ed5e:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ed60:	f7f8 fcc0 	bl	80076e4 <HAL_GPIO_Init>
	MX_DAC_Init();
	DACEnableOutput();
	TIMGenEnable();
 800ed64:	f001 ffa8 	bl	8010cb8 <TIMGenEnable>
}
 800ed68:	b006      	add	sp, #24
 800ed6a:	bd10      	pop	{r4, pc}
 800ed6c:	2000ea2c 	.word	0x2000ea2c
 800ed70:	40007400 	.word	0x40007400
 800ed74:	20004ca0 	.word	0x20004ca0

0800ed78 <GeneratingDisable>:
/**
  * @brief  Disable sampling
  * @param  None
  * @retval None
  */
void GeneratingDisable(void){
 800ed78:	b510      	push	{r4, lr}
	TIMGenDisable();
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_1);
 800ed7a:	4c0c      	ldr	r4, [pc, #48]	; (800edac <GeneratingDisable+0x34>)
void GeneratingDisable(void){
 800ed7c:	b086      	sub	sp, #24
	TIMGenDisable();
 800ed7e:	f001 ffa9 	bl	8010cd4 <TIMGenDisable>
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_1);
 800ed82:	4620      	mov	r0, r4
 800ed84:	2100      	movs	r1, #0
 800ed86:	f7f8 f835 	bl	8006df4 <HAL_DAC_Stop>
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_2);
 800ed8a:	4620      	mov	r0, r4
 800ed8c:	2110      	movs	r1, #16
 800ed8e:	f7f8 f831 	bl	8006df4 <HAL_DAC_Stop>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ed92:	2300      	movs	r3, #0
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800ed94:	2230      	movs	r2, #48	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ed96:	a901      	add	r1, sp, #4
 800ed98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ed9c:	e9cd 2301 	strd	r2, r3, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eda0:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eda2:	f7f8 fc9f 	bl	80076e4 <HAL_GPIO_Init>
	DACDisableOutput();	
}
 800eda6:	b006      	add	sp, #24
 800eda8:	bd10      	pop	{r4, pc}
 800edaa:	bf00      	nop
 800edac:	2000ea2c 	.word	0x2000ea2c

0800edb0 <MX_DMA_Init>:
#include "dma.h"

void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800edb0:	4b0a      	ldr	r3, [pc, #40]	; (800eddc <MX_DMA_Init+0x2c>)
 800edb2:	695a      	ldr	r2, [r3, #20]
 800edb4:	f042 0202 	orr.w	r2, r2, #2
 800edb8:	615a      	str	r2, [r3, #20]
 800edba:	695a      	ldr	r2, [r3, #20]
{
 800edbc:	b082      	sub	sp, #8
	__HAL_RCC_DMA2_CLK_ENABLE();
 800edbe:	f002 0202 	and.w	r2, r2, #2
 800edc2:	9200      	str	r2, [sp, #0]
 800edc4:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_DMA1_CLK_ENABLE();
 800edc6:	695a      	ldr	r2, [r3, #20]
 800edc8:	f042 0201 	orr.w	r2, r2, #1
 800edcc:	615a      	str	r2, [r3, #20]
 800edce:	695b      	ldr	r3, [r3, #20]
 800edd0:	f003 0301 	and.w	r3, r3, #1
 800edd4:	9301      	str	r3, [sp, #4]
 800edd6:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
}
 800edd8:	b002      	add	sp, #8
 800edda:	4770      	bx	lr
 800eddc:	40021000 	.word	0x40021000

0800ede0 <MX_GPIO_Init>:
//	BSP_LED_Init(LED2);

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800ede0:	4b2b      	ldr	r3, [pc, #172]	; (800ee90 <MX_GPIO_Init+0xb0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800ede2:	492c      	ldr	r1, [pc, #176]	; (800ee94 <MX_GPIO_Init+0xb4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800ede4:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800ede6:	482c      	ldr	r0, [pc, #176]	; (800ee98 <MX_GPIO_Init+0xb8>)
{
 800ede8:	b530      	push	{r4, r5, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800edea:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800edee:	615a      	str	r2, [r3, #20]
 800edf0:	695a      	ldr	r2, [r3, #20]
{
 800edf2:	b08b      	sub	sp, #44	; 0x2c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800edf4:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800edf8:	9201      	str	r2, [sp, #4]
 800edfa:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800edfc:	695a      	ldr	r2, [r3, #20]
 800edfe:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800ee02:	615a      	str	r2, [r3, #20]
 800ee04:	695a      	ldr	r2, [r3, #20]
 800ee06:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800ee0a:	9202      	str	r2, [sp, #8]
 800ee0c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ee0e:	695a      	ldr	r2, [r3, #20]
 800ee10:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800ee14:	615a      	str	r2, [r3, #20]
 800ee16:	695a      	ldr	r2, [r3, #20]
 800ee18:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800ee1c:	9203      	str	r2, [sp, #12]
 800ee1e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ee20:	695a      	ldr	r2, [r3, #20]
 800ee22:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800ee26:	615a      	str	r2, [r3, #20]
 800ee28:	695b      	ldr	r3, [r3, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800ee2a:	9106      	str	r1, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ee2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee30:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ee32:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800ee34:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = B1_Pin;
 800ee36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ee3a:	9a04      	ldr	r2, [sp, #16]
  GPIO_InitStruct.Pin = B1_Pin;
 800ee3c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee3e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800ee40:	f7f8 fc50 	bl	80076e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800ee44:	230c      	movs	r3, #12
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ee46:	2202      	movs	r2, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800ee48:	2501      	movs	r5, #1
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800ee4a:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800ee4c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800ee4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800ee52:	2307      	movs	r3, #7
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ee54:	9206      	str	r2, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800ee56:	e9cd 5308 	strd	r5, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee5a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800ee5c:	f7f8 fc42 	bl	80076e4 <HAL_GPIO_Init>
	
	/*Configure GPIO pin : D7_Pin */
  GPIO_InitStruct.Pin = D7_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800ee60:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = D7_PIN;
 800ee62:	f44f 7380 	mov.w	r3, #256	; 0x100
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800ee66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = D7_PIN;
 800ee6a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ee6c:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800ee70:	f7f8 fc38 	bl	80076e4 <HAL_GPIO_Init>
	
	/*Configure GPIO pin : D7_Pin */
  
	GPIO_InitStruct.Pin = D8_PIN;
 800ee74:	f44f 7200 	mov.w	r2, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800ee78:	2311      	movs	r3, #17
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(D8_GPIO, &GPIO_InitStruct);
 800ee7a:	a905      	add	r1, sp, #20
 800ee7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee80:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800ee82:	e9cd 2305 	strd	r2, r3, [sp, #20]
  HAL_GPIO_Init(D8_GPIO, &GPIO_InitStruct);
 800ee86:	f7f8 fc2d 	bl	80076e4 <HAL_GPIO_Init>
//  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
//  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
	
}
 800ee8a:	b00b      	add	sp, #44	; 0x2c
 800ee8c:	bd30      	pop	{r4, r5, pc}
 800ee8e:	bf00      	nop
 800ee90:	40021000 	.word	0x40021000
 800ee94:	10120000 	.word	0x10120000
 800ee98:	48000800 	.word	0x48000800

0800ee9c <LED_On>:

void LED_On(void){
//	BSP_LED_On(LED2);
}
 800ee9c:	4770      	bx	lr
 800ee9e:	bf00      	nop

0800eea0 <LED_Off>:
 800eea0:	4770      	bx	lr
 800eea2:	bf00      	nop

0800eea4 <StartThread>:
/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

static void StartThread(void const * argument)
{
 800eea4:	b508      	push	{r3, lr}
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		//xQueueSendToBack(messageQueue, MSG_COMMS_FLUSH, portMAX_DELAY);
		osDelay(10);
 800eea6:	200a      	movs	r0, #10
 800eea8:	f7fd f976 	bl	800c198 <osDelay>
 800eeac:	e7fb      	b.n	800eea6 <StartThread+0x2>
 800eeae:	bf00      	nop

0800eeb0 <main>:
{
 800eeb0:	b580      	push	{r7, lr}
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800eeb2:	4c4b      	ldr	r4, [pc, #300]	; (800efe0 <main+0x130>)
{
 800eeb4:	b0ae      	sub	sp, #184	; 0xb8
	HAL_Init();
 800eeb6:	f7f6 faf9 	bl	80054ac <HAL_Init>
	SystemClock_Config();
 800eeba:	f7ff fdad 	bl	800ea18 <SystemClock_Config>
	MX_GPIO_Init();
 800eebe:	f7ff ff8f 	bl	800ede0 <MX_GPIO_Init>
	MX_DMA_Init();
 800eec2:	f7ff ff75 	bl	800edb0 <MX_DMA_Init>
	LED_On();
 800eec6:	f7ff ffe9 	bl	800ee9c <LED_On>
	MX_ADC1_Init();
 800eeca:	f7fe ff19 	bl	800dd00 <MX_ADC1_Init>
	MX_ADC2_Init();
 800eece:	f7fe ff59 	bl	800dd84 <MX_ADC2_Init>
	MX_ADC3_Init();
 800eed2:	f7fe ff9b 	bl	800de0c <MX_ADC3_Init>
	MX_ADC4_Init();
 800eed6:	f7fe ffdd 	bl	800de94 <MX_ADC4_Init>
	MX_TIM15_Init();
 800eeda:	f002 fb7b 	bl	80115d4 <MX_TIM15_Init>
	CalibrateADC();
 800eede:	f7ff fc49 	bl	800e774 <CalibrateADC>
	adcSetDefaultInputs();
 800eee2:	f7ff fbe9 	bl	800e6b8 <adcSetDefaultInputs>
	MX_DAC_Init();
 800eee6:	f7ff fe63 	bl	800ebb0 <MX_DAC_Init>
	MX_TIM6_Init();
 800eeea:	f001 fd51 	bl	8010990 <MX_TIM6_Init>
	MX_TIM7_Init();
 800eeee:	f001 fd6b 	bl	80109c8 <MX_TIM7_Init>
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800eef2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800eef4:	4625      	mov	r5, r4
 800eef6:	f10d 0c04 	add.w	ip, sp, #4
 800eefa:	f855 8b04 	ldr.w	r8, [r5], #4
 800eefe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800ef02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef04:	f104 0e18 	add.w	lr, r4, #24
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800ef08:	af06      	add	r7, sp, #24
 800ef0a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef0c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ef10:	ae0b      	add	r6, sp, #44	; 0x2c
 800ef12:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef14:	f104 092c 	add.w	r9, r4, #44	; 0x2c
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800ef18:	682a      	ldr	r2, [r5, #0]
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef1a:	f8de 3000 	ldr.w	r3, [lr]
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef1e:	f8cc 8000 	str.w	r8, [ip]
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800ef22:	603a      	str	r2, [r7, #0]
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef24:	6033      	str	r3, [r6, #0]
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef26:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef2a:	f104 0640 	add.w	r6, r4, #64	; 0x40
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef2e:	f10d 0840 	add.w	r8, sp, #64	; 0x40
 800ef32:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef36:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef38:	f104 0554 	add.w	r5, r4, #84	; 0x54
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef3c:	f10d 0c54 	add.w	ip, sp, #84	; 0x54
 800ef40:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ef46:	af1a      	add	r7, sp, #104	; 0x68
 800ef48:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef4a:	f104 0e68 	add.w	lr, r4, #104	; 0x68
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef4e:	f8d9 3000 	ldr.w	r3, [r9]
 800ef52:	f8c8 3000 	str.w	r3, [r8]
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef56:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef5a:	6836      	ldr	r6, [r6, #0]
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef5c:	682d      	ldr	r5, [r5, #0]
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef5e:	f8cc 6000 	str.w	r6, [ip]
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef62:	603d      	str	r5, [r7, #0]
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef64:	f104 0c7c 	add.w	ip, r4, #124	; 0x7c
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef68:	af1f      	add	r7, sp, #124	; 0x7c
 800ef6a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef6c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef70:	3490      	adds	r4, #144	; 0x90
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef72:	ae24      	add	r6, sp, #144	; 0x90
 800ef74:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ef78:	ad29      	add	r5, sp, #164	; 0xa4
 800ef7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef7c:	f8de 1000 	ldr.w	r1, [lr]
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef80:	f8dc 2000 	ldr.w	r2, [ip]
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef84:	6823      	ldr	r3, [r4, #0]
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef86:	6039      	str	r1, [r7, #0]
	osThreadCreate (osThread(CMD_PARSER_TASK), NULL);
 800ef88:	a801      	add	r0, sp, #4
 800ef8a:	2100      	movs	r1, #0
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef8c:	6032      	str	r2, [r6, #0]
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800ef8e:	602b      	str	r3, [r5, #0]
	osThreadCreate (osThread(CMD_PARSER_TASK), NULL);
 800ef90:	f7fd f8ea 	bl	800c168 <osThreadCreate>
	osThreadCreate (osThread(USER_TASK), NULL);
 800ef94:	2100      	movs	r1, #0
 800ef96:	a806      	add	r0, sp, #24
 800ef98:	f7fd f8e6 	bl	800c168 <osThreadCreate>
	osThreadCreate (osThread(COMM_TASK), NULL);
 800ef9c:	2100      	movs	r1, #0
 800ef9e:	a80b      	add	r0, sp, #44	; 0x2c
 800efa0:	f7fd f8e2 	bl	800c168 <osThreadCreate>
	osThreadCreate (osThread(SCOPE_TASK), NULL);
 800efa4:	2100      	movs	r1, #0
 800efa6:	a810      	add	r0, sp, #64	; 0x40
 800efa8:	f7fd f8de 	bl	800c168 <osThreadCreate>
	osThreadCreate (osThread(SCOPE_TRIG_TASK), NULL);
 800efac:	2100      	movs	r1, #0
 800efae:	a815      	add	r0, sp, #84	; 0x54
 800efb0:	f7fd f8da 	bl	800c168 <osThreadCreate>
	osThreadCreate (osThread(COUNTER_TASK), NULL);
 800efb4:	2100      	movs	r1, #0
 800efb6:	a81a      	add	r0, sp, #104	; 0x68
 800efb8:	f7fd f8d6 	bl	800c168 <osThreadCreate>
	osThreadCreate (osThread(GENERATOR_TASK), NULL);
 800efbc:	2100      	movs	r1, #0
 800efbe:	a81f      	add	r0, sp, #124	; 0x7c
 800efc0:	f7fd f8d2 	bl	800c168 <osThreadCreate>
	osThreadCreate (osThread(SYNC_PWM_TASK), NULL);
 800efc4:	2100      	movs	r1, #0
 800efc6:	a824      	add	r0, sp, #144	; 0x90
 800efc8:	f7fd f8ce 	bl	800c168 <osThreadCreate>
	osThreadCreate (osThread(LOG_ANLYS_TASK), NULL);
 800efcc:	2100      	movs	r1, #0
 800efce:	a829      	add	r0, sp, #164	; 0xa4
 800efd0:	f7fd f8ca 	bl	800c168 <osThreadCreate>
	LED_Off();
 800efd4:	f7ff ff64 	bl	800eea0 <LED_Off>
	osKernelStart();
 800efd8:	f7fd f8c0 	bl	800c15c <osKernelStart>
 800efdc:	e7fe      	b.n	800efdc <main+0x12c>
 800efde:	bf00      	nop
 800efe0:	08014ad4 	.word	0x08014ad4

0800efe4 <assert_failed>:
 * @param file: pointer to the source file name
 * @param line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t* file, uint32_t line)
{
 800efe4:	e7fe      	b.n	800efe4 <assert_failed>
 800efe6:	bf00      	nop

0800efe8 <HAL_MspInit>:
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
  /* USER CODE BEGIN MspInit 0 */
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800efe8:	4b0b      	ldr	r3, [pc, #44]	; (800f018 <HAL_MspInit+0x30>)
{
 800efea:	b500      	push	{lr}
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800efec:	699a      	ldr	r2, [r3, #24]
 800efee:	f042 0201 	orr.w	r2, r2, #1
 800eff2:	619a      	str	r2, [r3, #24]
 800eff4:	699b      	ldr	r3, [r3, #24]
{
 800eff6:	b083      	sub	sp, #12
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800eff8:	f003 0301 	and.w	r3, r3, #1
 800effc:	9301      	str	r3, [sp, #4]
  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800effe:	2003      	movs	r0, #3
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800f000:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800f002:	f7f7 fdf9 	bl	8006bf8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
/* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800f006:	2200      	movs	r2, #0
 800f008:	4611      	mov	r1, r2
 800f00a:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800f00e:	b003      	add	sp, #12
 800f010:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800f014:	f7f7 be0c 	b.w	8006c30 <HAL_NVIC_SetPriority>
 800f018:	40021000 	.word	0x40021000

0800f01c <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 800f01c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */
	char c = (uint16_t)(USART2->RDR & (uint16_t)0x01FF);
 800f01e:	4b05      	ldr	r3, [pc, #20]	; (800f034 <USART2_IRQHandler+0x18>)
 800f020:	8c98      	ldrh	r0, [r3, #36]	; 0x24
	commsRecieveUART(c);
 800f022:	b2c0      	uxtb	r0, r0
 800f024:	f7ff fdc2 	bl	800ebac <commsRecieveUART>
	HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 800f028:	2026      	movs	r0, #38	; 0x26
  /* USER CODE END USART2_IRQn 0 */
  
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800f02a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 800f02e:	f7f7 be8d 	b.w	8006d4c <HAL_NVIC_ClearPendingIRQ>
 800f032:	bf00      	nop
 800f034:	40004400 	.word	0x40004400

0800f038 <DMA1_Channel6_IRQHandler>:

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  //HAL_DMA_IRQHandler(&hdma_usart2_rx);
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800f038:	4770      	bx	lr
 800f03a:	bf00      	nop

0800f03c <DMA1_Channel2_IRQHandler>:
/**
* @brief This function handles DMA1 channel2 global interrupt.
*/
void DMA1_Channel2_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 800f03c:	4801      	ldr	r0, [pc, #4]	; (800f044 <DMA1_Channel2_IRQHandler+0x8>)
 800f03e:	f7f8 baab 	b.w	8007598 <HAL_DMA_IRQHandler>
 800f042:	bf00      	nop
 800f044:	2000eac4 	.word	0x2000eac4

0800f048 <DMA1_Channel7_IRQHandler>:
*	Saves DMA CNDTR pointer state to find out later where the trigger occured.
* NOT USED ANYMORE !!!
*/
void DMA1_Channel7_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_tim4_up);
 800f048:	4801      	ldr	r0, [pc, #4]	; (800f050 <DMA1_Channel7_IRQHandler+0x8>)
 800f04a:	f7f8 baa5 	b.w	8007598 <HAL_DMA_IRQHandler>
 800f04e:	bf00      	nop
 800f050:	2000ed58 	.word	0x2000ed58

0800f054 <EXTI15_10_IRQHandler>:

/**
  * @brief  Logic Analyzer ISR triggered by an incoming signal edge on GPIO.
	*					Stores time of trigger and starts posttrigger time (TIM4) in order to sample the rest.
  */
void EXTI15_10_IRQHandler(void){
 800f054:	b570      	push	{r4, r5, r6, lr}
	TIM_PostTrigger_SoftwareStart();
 800f056:	f002 fa4d 	bl	80114f4 <TIM_PostTrigger_SoftwareStart>
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;	
 800f05a:	4b45      	ldr	r3, [pc, #276]	; (800f170 <EXTI15_10_IRQHandler+0x11c>)
 800f05c:	4d45      	ldr	r5, [pc, #276]	; (800f174 <EXTI15_10_IRQHandler+0x120>)
 800f05e:	681a      	ldr	r2, [r3, #0]
	LOG_ANLYS_handle_interrupt(EXTI->PR & 0x3fc0);
 800f060:	4b45      	ldr	r3, [pc, #276]	; (800f178 <EXTI15_10_IRQHandler+0x124>)
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;	
 800f062:	6852      	ldr	r2, [r2, #4]
 800f064:	602a      	str	r2, [r5, #0]
	LOG_ANLYS_handle_interrupt(EXTI->PR & 0x3fc0);
 800f066:	695c      	ldr	r4, [r3, #20]
	*					Distinguishes the source of the trigger.
  */
void LOG_ANLYS_handle_interrupt(uint32_t pr){
	uint8_t isRightPin = 0;
	
	if(pr & (1 << 6) ){ 	//pending request on pin 6
 800f068:	0660      	lsls	r0, r4, #25
 800f06a:	d504      	bpl.n	800f076 <EXTI15_10_IRQHandler+0x22>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 800f06c:	2240      	movs	r2, #64	; 0x40
 800f06e:	615a      	str	r2, [r3, #20]
		if(logAnlys.trigConfig == TRIG_CHAN1){
 800f070:	7d6b      	ldrb	r3, [r5, #21]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d051      	beq.n	800f11a <EXTI15_10_IRQHandler+0xc6>
	uint8_t isRightPin = 0;
 800f076:	2300      	movs	r3, #0
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 7) ){ 	//pending request on pin 7
 800f078:	0621      	lsls	r1, r4, #24
 800f07a:	d506      	bpl.n	800f08a <EXTI15_10_IRQHandler+0x36>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7);
 800f07c:	4a3e      	ldr	r2, [pc, #248]	; (800f178 <EXTI15_10_IRQHandler+0x124>)
 800f07e:	2180      	movs	r1, #128	; 0x80
 800f080:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN2){
 800f082:	7d6e      	ldrb	r6, [r5, #21]
 800f084:	b2f6      	uxtb	r6, r6
 800f086:	2e01      	cmp	r6, #1
 800f088:	d067      	beq.n	800f15a <EXTI15_10_IRQHandler+0x106>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 8) ){ 	//pending request on pin 8
 800f08a:	05e2      	lsls	r2, r4, #23
 800f08c:	d506      	bpl.n	800f09c <EXTI15_10_IRQHandler+0x48>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8);
 800f08e:	4a3a      	ldr	r2, [pc, #232]	; (800f178 <EXTI15_10_IRQHandler+0x124>)
 800f090:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f094:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN3){
 800f096:	7d6a      	ldrb	r2, [r5, #21]
 800f098:	2a02      	cmp	r2, #2
 800f09a:	d063      	beq.n	800f164 <EXTI15_10_IRQHandler+0x110>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 9) ){ 	//pending request on pin 9
 800f09c:	05a6      	lsls	r6, r4, #22
 800f09e:	d506      	bpl.n	800f0ae <EXTI15_10_IRQHandler+0x5a>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_9);
 800f0a0:	4a35      	ldr	r2, [pc, #212]	; (800f178 <EXTI15_10_IRQHandler+0x124>)
 800f0a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f0a6:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN4){
 800f0a8:	7d6a      	ldrb	r2, [r5, #21]
 800f0aa:	2a03      	cmp	r2, #3
 800f0ac:	d03a      	beq.n	800f124 <EXTI15_10_IRQHandler+0xd0>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 10) ){ 	//pending request on pin 10
 800f0ae:	0560      	lsls	r0, r4, #21
 800f0b0:	d506      	bpl.n	800f0c0 <EXTI15_10_IRQHandler+0x6c>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_10);
 800f0b2:	4a31      	ldr	r2, [pc, #196]	; (800f178 <EXTI15_10_IRQHandler+0x124>)
 800f0b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f0b8:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN5){
 800f0ba:	7d6a      	ldrb	r2, [r5, #21]
 800f0bc:	2a04      	cmp	r2, #4
 800f0be:	d036      	beq.n	800f12e <EXTI15_10_IRQHandler+0xda>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 11) ){ 	//pending request on pin 11
 800f0c0:	0521      	lsls	r1, r4, #20
 800f0c2:	d506      	bpl.n	800f0d2 <EXTI15_10_IRQHandler+0x7e>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_11);
 800f0c4:	4a2c      	ldr	r2, [pc, #176]	; (800f178 <EXTI15_10_IRQHandler+0x124>)
 800f0c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800f0ca:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN6){
 800f0cc:	7d6a      	ldrb	r2, [r5, #21]
 800f0ce:	2a05      	cmp	r2, #5
 800f0d0:	d032      	beq.n	800f138 <EXTI15_10_IRQHandler+0xe4>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 12) ){ 	//pending request on pin 12
 800f0d2:	04e2      	lsls	r2, r4, #19
 800f0d4:	f404 5600 	and.w	r6, r4, #8192	; 0x2000
 800f0d8:	d506      	bpl.n	800f0e8 <EXTI15_10_IRQHandler+0x94>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_12);
 800f0da:	4c27      	ldr	r4, [pc, #156]	; (800f178 <EXTI15_10_IRQHandler+0x124>)
 800f0dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f0e0:	6162      	str	r2, [r4, #20]
		if(logAnlys.trigConfig == TRIG_CHAN7){
 800f0e2:	7d6a      	ldrb	r2, [r5, #21]
 800f0e4:	2a06      	cmp	r2, #6
 800f0e6:	d02c      	beq.n	800f142 <EXTI15_10_IRQHandler+0xee>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 13) ){ 	//pending request on pin 13
 800f0e8:	b956      	cbnz	r6, 800f100 <EXTI15_10_IRQHandler+0xac>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	
	if(isRightPin == 1){		
 800f0ea:	b99b      	cbnz	r3, 800f114 <EXTI15_10_IRQHandler+0xc0>
//		TIM_PostTrigger_SoftwareStart();
	}
	else{
		//stop TIM4 and reset		
		//HAL_TIM_Base_Stop(&htim4);
		TIM4->CR1 &= ~(TIM_CR1_CEN);
 800f0ec:	4a23      	ldr	r2, [pc, #140]	; (800f17c <EXTI15_10_IRQHandler+0x128>)
		__HAL_TIM_SET_COUNTER(&htim4, 0x00);		
 800f0ee:	4924      	ldr	r1, [pc, #144]	; (800f180 <EXTI15_10_IRQHandler+0x12c>)
		TIM4->CR1 &= ~(TIM_CR1_CEN);
 800f0f0:	6813      	ldr	r3, [r2, #0]
 800f0f2:	f023 0301 	bic.w	r3, r3, #1
 800f0f6:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(&htim4, 0x00);		
 800f0f8:	680b      	ldr	r3, [r1, #0]
 800f0fa:	2200      	movs	r2, #0
 800f0fc:	625a      	str	r2, [r3, #36]	; 0x24
}
 800f0fe:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 800f100:	4a1d      	ldr	r2, [pc, #116]	; (800f178 <EXTI15_10_IRQHandler+0x124>)
 800f102:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f106:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN8){
 800f108:	7d6a      	ldrb	r2, [r5, #21]
 800f10a:	2a07      	cmp	r2, #7
 800f10c:	d1ed      	bne.n	800f0ea <EXTI15_10_IRQHandler+0x96>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800f10e:	2028      	movs	r0, #40	; 0x28
 800f110:	f7f7 fde8 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
		logAnlys.trigOccur = TRIG_OCCURRED;
 800f114:	2300      	movs	r3, #0
 800f116:	75eb      	strb	r3, [r5, #23]
}
 800f118:	bd70      	pop	{r4, r5, r6, pc}
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800f11a:	2017      	movs	r0, #23
 800f11c:	f7f7 fde2 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f120:	2301      	movs	r3, #1
 800f122:	e7a9      	b.n	800f078 <EXTI15_10_IRQHandler+0x24>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800f124:	2017      	movs	r0, #23
 800f126:	f7f7 fddd 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f12a:	2301      	movs	r3, #1
 800f12c:	e7bf      	b.n	800f0ae <EXTI15_10_IRQHandler+0x5a>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800f12e:	2028      	movs	r0, #40	; 0x28
 800f130:	f7f7 fdd8 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f134:	2301      	movs	r3, #1
 800f136:	e7c3      	b.n	800f0c0 <EXTI15_10_IRQHandler+0x6c>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800f138:	2028      	movs	r0, #40	; 0x28
 800f13a:	f7f7 fdd3 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f13e:	2301      	movs	r3, #1
 800f140:	e7c7      	b.n	800f0d2 <EXTI15_10_IRQHandler+0x7e>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800f142:	2028      	movs	r0, #40	; 0x28
 800f144:	f7f7 fdce 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
	if(pr & (1 << 13) ){ 	//pending request on pin 13
 800f148:	2e00      	cmp	r6, #0
 800f14a:	d0e3      	beq.n	800f114 <EXTI15_10_IRQHandler+0xc0>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 800f14c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f150:	6163      	str	r3, [r4, #20]
		if(logAnlys.trigConfig == TRIG_CHAN8){
 800f152:	7d6b      	ldrb	r3, [r5, #21]
 800f154:	2b07      	cmp	r3, #7
 800f156:	d1dd      	bne.n	800f114 <EXTI15_10_IRQHandler+0xc0>
 800f158:	e7d9      	b.n	800f10e <EXTI15_10_IRQHandler+0xba>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800f15a:	2017      	movs	r0, #23
 800f15c:	f7f7 fdc2 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f160:	4633      	mov	r3, r6
 800f162:	e792      	b.n	800f08a <EXTI15_10_IRQHandler+0x36>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800f164:	2017      	movs	r0, #23
 800f166:	f7f7 fdbd 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800f16a:	2301      	movs	r3, #1
 800f16c:	e796      	b.n	800f09c <EXTI15_10_IRQHandler+0x48>
 800f16e:	bf00      	nop
 800f170:	2000ed14 	.word	0x2000ed14
 800f174:	20007028 	.word	0x20007028
 800f178:	40010400 	.word	0x40010400
 800f17c:	40000800 	.word	0x40000800
 800f180:	2000ea84 	.word	0x2000ea84

0800f184 <EXTI9_5_IRQHandler>:
 800f184:	b570      	push	{r4, r5, r6, lr}
 800f186:	f002 f9b5 	bl	80114f4 <TIM_PostTrigger_SoftwareStart>
 800f18a:	4b45      	ldr	r3, [pc, #276]	; (800f2a0 <EXTI9_5_IRQHandler+0x11c>)
 800f18c:	4d45      	ldr	r5, [pc, #276]	; (800f2a4 <EXTI9_5_IRQHandler+0x120>)
 800f18e:	681a      	ldr	r2, [r3, #0]
 800f190:	4b45      	ldr	r3, [pc, #276]	; (800f2a8 <EXTI9_5_IRQHandler+0x124>)
 800f192:	6852      	ldr	r2, [r2, #4]
 800f194:	602a      	str	r2, [r5, #0]
 800f196:	695c      	ldr	r4, [r3, #20]
 800f198:	0660      	lsls	r0, r4, #25
 800f19a:	d504      	bpl.n	800f1a6 <EXTI9_5_IRQHandler+0x22>
 800f19c:	2240      	movs	r2, #64	; 0x40
 800f19e:	615a      	str	r2, [r3, #20]
 800f1a0:	7d6b      	ldrb	r3, [r5, #21]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d051      	beq.n	800f24a <EXTI9_5_IRQHandler+0xc6>
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	0621      	lsls	r1, r4, #24
 800f1aa:	d506      	bpl.n	800f1ba <EXTI9_5_IRQHandler+0x36>
 800f1ac:	4a3e      	ldr	r2, [pc, #248]	; (800f2a8 <EXTI9_5_IRQHandler+0x124>)
 800f1ae:	2180      	movs	r1, #128	; 0x80
 800f1b0:	6151      	str	r1, [r2, #20]
 800f1b2:	7d6e      	ldrb	r6, [r5, #21]
 800f1b4:	b2f6      	uxtb	r6, r6
 800f1b6:	2e01      	cmp	r6, #1
 800f1b8:	d067      	beq.n	800f28a <EXTI9_5_IRQHandler+0x106>
 800f1ba:	05e2      	lsls	r2, r4, #23
 800f1bc:	d506      	bpl.n	800f1cc <EXTI9_5_IRQHandler+0x48>
 800f1be:	4a3a      	ldr	r2, [pc, #232]	; (800f2a8 <EXTI9_5_IRQHandler+0x124>)
 800f1c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f1c4:	6151      	str	r1, [r2, #20]
 800f1c6:	7d6a      	ldrb	r2, [r5, #21]
 800f1c8:	2a02      	cmp	r2, #2
 800f1ca:	d063      	beq.n	800f294 <EXTI9_5_IRQHandler+0x110>
 800f1cc:	05a6      	lsls	r6, r4, #22
 800f1ce:	d506      	bpl.n	800f1de <EXTI9_5_IRQHandler+0x5a>
 800f1d0:	4a35      	ldr	r2, [pc, #212]	; (800f2a8 <EXTI9_5_IRQHandler+0x124>)
 800f1d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f1d6:	6151      	str	r1, [r2, #20]
 800f1d8:	7d6a      	ldrb	r2, [r5, #21]
 800f1da:	2a03      	cmp	r2, #3
 800f1dc:	d03a      	beq.n	800f254 <EXTI9_5_IRQHandler+0xd0>
 800f1de:	0560      	lsls	r0, r4, #21
 800f1e0:	d506      	bpl.n	800f1f0 <EXTI9_5_IRQHandler+0x6c>
 800f1e2:	4a31      	ldr	r2, [pc, #196]	; (800f2a8 <EXTI9_5_IRQHandler+0x124>)
 800f1e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f1e8:	6151      	str	r1, [r2, #20]
 800f1ea:	7d6a      	ldrb	r2, [r5, #21]
 800f1ec:	2a04      	cmp	r2, #4
 800f1ee:	d036      	beq.n	800f25e <EXTI9_5_IRQHandler+0xda>
 800f1f0:	0521      	lsls	r1, r4, #20
 800f1f2:	d506      	bpl.n	800f202 <EXTI9_5_IRQHandler+0x7e>
 800f1f4:	4a2c      	ldr	r2, [pc, #176]	; (800f2a8 <EXTI9_5_IRQHandler+0x124>)
 800f1f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800f1fa:	6151      	str	r1, [r2, #20]
 800f1fc:	7d6a      	ldrb	r2, [r5, #21]
 800f1fe:	2a05      	cmp	r2, #5
 800f200:	d032      	beq.n	800f268 <EXTI9_5_IRQHandler+0xe4>
 800f202:	04e2      	lsls	r2, r4, #19
 800f204:	f404 5600 	and.w	r6, r4, #8192	; 0x2000
 800f208:	d506      	bpl.n	800f218 <EXTI9_5_IRQHandler+0x94>
 800f20a:	4c27      	ldr	r4, [pc, #156]	; (800f2a8 <EXTI9_5_IRQHandler+0x124>)
 800f20c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f210:	6162      	str	r2, [r4, #20]
 800f212:	7d6a      	ldrb	r2, [r5, #21]
 800f214:	2a06      	cmp	r2, #6
 800f216:	d02c      	beq.n	800f272 <EXTI9_5_IRQHandler+0xee>
 800f218:	b956      	cbnz	r6, 800f230 <EXTI9_5_IRQHandler+0xac>
 800f21a:	b99b      	cbnz	r3, 800f244 <EXTI9_5_IRQHandler+0xc0>
 800f21c:	4a23      	ldr	r2, [pc, #140]	; (800f2ac <EXTI9_5_IRQHandler+0x128>)
 800f21e:	4924      	ldr	r1, [pc, #144]	; (800f2b0 <EXTI9_5_IRQHandler+0x12c>)
 800f220:	6813      	ldr	r3, [r2, #0]
 800f222:	f023 0301 	bic.w	r3, r3, #1
 800f226:	6013      	str	r3, [r2, #0]
 800f228:	680b      	ldr	r3, [r1, #0]
 800f22a:	2200      	movs	r2, #0
 800f22c:	625a      	str	r2, [r3, #36]	; 0x24
 800f22e:	bd70      	pop	{r4, r5, r6, pc}
 800f230:	4a1d      	ldr	r2, [pc, #116]	; (800f2a8 <EXTI9_5_IRQHandler+0x124>)
 800f232:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f236:	6151      	str	r1, [r2, #20]
 800f238:	7d6a      	ldrb	r2, [r5, #21]
 800f23a:	2a07      	cmp	r2, #7
 800f23c:	d1ed      	bne.n	800f21a <EXTI9_5_IRQHandler+0x96>
 800f23e:	2028      	movs	r0, #40	; 0x28
 800f240:	f7f7 fd50 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
 800f244:	2300      	movs	r3, #0
 800f246:	75eb      	strb	r3, [r5, #23]
 800f248:	bd70      	pop	{r4, r5, r6, pc}
 800f24a:	2017      	movs	r0, #23
 800f24c:	f7f7 fd4a 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
 800f250:	2301      	movs	r3, #1
 800f252:	e7a9      	b.n	800f1a8 <EXTI9_5_IRQHandler+0x24>
 800f254:	2017      	movs	r0, #23
 800f256:	f7f7 fd45 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
 800f25a:	2301      	movs	r3, #1
 800f25c:	e7bf      	b.n	800f1de <EXTI9_5_IRQHandler+0x5a>
 800f25e:	2028      	movs	r0, #40	; 0x28
 800f260:	f7f7 fd40 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
 800f264:	2301      	movs	r3, #1
 800f266:	e7c3      	b.n	800f1f0 <EXTI9_5_IRQHandler+0x6c>
 800f268:	2028      	movs	r0, #40	; 0x28
 800f26a:	f7f7 fd3b 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
 800f26e:	2301      	movs	r3, #1
 800f270:	e7c7      	b.n	800f202 <EXTI9_5_IRQHandler+0x7e>
 800f272:	2028      	movs	r0, #40	; 0x28
 800f274:	f7f7 fd36 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
 800f278:	2e00      	cmp	r6, #0
 800f27a:	d0e3      	beq.n	800f244 <EXTI9_5_IRQHandler+0xc0>
 800f27c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f280:	6163      	str	r3, [r4, #20]
 800f282:	7d6b      	ldrb	r3, [r5, #21]
 800f284:	2b07      	cmp	r3, #7
 800f286:	d1dd      	bne.n	800f244 <EXTI9_5_IRQHandler+0xc0>
 800f288:	e7d9      	b.n	800f23e <EXTI9_5_IRQHandler+0xba>
 800f28a:	2017      	movs	r0, #23
 800f28c:	f7f7 fd2a 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
 800f290:	4633      	mov	r3, r6
 800f292:	e792      	b.n	800f1ba <EXTI9_5_IRQHandler+0x36>
 800f294:	2017      	movs	r0, #23
 800f296:	f7f7 fd25 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
 800f29a:	2301      	movs	r3, #1
 800f29c:	e796      	b.n	800f1cc <EXTI9_5_IRQHandler+0x48>
 800f29e:	bf00      	nop
 800f2a0:	2000ed14 	.word	0x2000ed14
 800f2a4:	20007028 	.word	0x20007028
 800f2a8:	40010400 	.word	0x40010400
 800f2ac:	40000800 	.word	0x40000800
 800f2b0:	2000ea84 	.word	0x2000ea84

0800f2b4 <TIM4_IRQHandler>:
*/
void TIM4_IRQHandler(void)
{
//  HAL_TIM_IRQHandler(&htim4);
#ifdef USE_LOG_ANLYS
	if(logAnlys.enable == LOGA_ENABLED){
 800f2b4:	4b04      	ldr	r3, [pc, #16]	; (800f2c8 <TIM4_IRQHandler+0x14>)
		LOG_ANLYS_PeriodElapsedCallback(&htim4);		
 800f2b6:	4805      	ldr	r0, [pc, #20]	; (800f2cc <TIM4_IRQHandler+0x18>)
	if(logAnlys.enable == LOGA_ENABLED){
 800f2b8:	7cdb      	ldrb	r3, [r3, #19]
 800f2ba:	2b01      	cmp	r3, #1
 800f2bc:	d001      	beq.n	800f2c2 <TIM4_IRQHandler+0xe>
	}else{
#endif //USE_LOG_ANLYS
		COUNTER_PeriodElapsedCallback(&htim4);
 800f2be:	f000 bc1f 	b.w	800fb00 <COUNTER_PeriodElapsedCallback>
		LOG_ANLYS_PeriodElapsedCallback(&htim4);		
 800f2c2:	f001 bfc9 	b.w	8011258 <LOG_ANLYS_PeriodElapsedCallback>
 800f2c6:	bf00      	nop
 800f2c8:	20007028 	.word	0x20007028
 800f2cc:	2000ea84 	.word	0x2000ea84

0800f2d0 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800f2d0:	4a0c      	ldr	r2, [pc, #48]	; (800f304 <_sbrk+0x34>)
{
 800f2d2:	b508      	push	{r3, lr}
	if (heap_end == 0)
 800f2d4:	6813      	ldr	r3, [r2, #0]
 800f2d6:	b133      	cbz	r3, 800f2e6 <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 800f2d8:	4418      	add	r0, r3
 800f2da:	4669      	mov	r1, sp
 800f2dc:	4288      	cmp	r0, r1
 800f2de:	d808      	bhi.n	800f2f2 <_sbrk+0x22>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 800f2e0:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	bd08      	pop	{r3, pc}
		heap_end = &end;
 800f2e6:	4b08      	ldr	r3, [pc, #32]	; (800f308 <_sbrk+0x38>)
 800f2e8:	6013      	str	r3, [r2, #0]
	if (heap_end + incr > stack_ptr)
 800f2ea:	4418      	add	r0, r3
 800f2ec:	4669      	mov	r1, sp
 800f2ee:	4288      	cmp	r0, r1
 800f2f0:	d9f6      	bls.n	800f2e0 <_sbrk+0x10>
		errno = ENOMEM;
 800f2f2:	f002 fd61 	bl	8011db8 <__errno>
 800f2f6:	230c      	movs	r3, #12
 800f2f8:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800f2fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f2fe:	4618      	mov	r0, r3
 800f300:	bd08      	pop	{r3, pc}
 800f302:	bf00      	nop
 800f304:	20004ca4 	.word	0x20004ca4
 800f308:	2000f028 	.word	0x2000f028

0800f30c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800f30c:	4917      	ldr	r1, [pc, #92]	; (800f36c <SystemInit+0x60>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800f30e:	4b18      	ldr	r3, [pc, #96]	; (800f370 <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800f310:	4a18      	ldr	r2, [pc, #96]	; (800f374 <SystemInit+0x68>)

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800f312:	4819      	ldr	r0, [pc, #100]	; (800f378 <SystemInit+0x6c>)
{
 800f314:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800f316:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88
 800f31a:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000
 800f31e:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  RCC->CR |= 0x00000001U;
 800f322:	681c      	ldr	r4, [r3, #0]
 800f324:	f044 0401 	orr.w	r4, r4, #1
 800f328:	601c      	str	r4, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 800f32a:	685c      	ldr	r4, [r3, #4]
 800f32c:	4022      	ands	r2, r4
 800f32e:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 800f330:	681a      	ldr	r2, [r3, #0]
 800f332:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800f336:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800f33a:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 800f33c:	681a      	ldr	r2, [r3, #0]
 800f33e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800f342:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 800f344:	685a      	ldr	r2, [r3, #4]
 800f346:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800f34a:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 800f34c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f34e:	f022 020f 	bic.w	r2, r2, #15
 800f352:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 800f354:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800f356:	2400      	movs	r4, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 800f358:	4010      	ands	r0, r2

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800f35a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CFGR3 &= 0xFF00FCCCU;
 800f35e:	6318      	str	r0, [r3, #48]	; 0x30
  RCC->CIR = 0x00000000U;
 800f360:	609c      	str	r4, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800f362:	608a      	str	r2, [r1, #8]
#endif
}
 800f364:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f368:	4770      	bx	lr
 800f36a:	bf00      	nop
 800f36c:	e000ed00 	.word	0xe000ed00
 800f370:	40021000 	.word	0x40021000
 800f374:	f87fc00c 	.word	0xf87fc00c
 800f378:	ff00fccc 	.word	0xff00fccc

0800f37c <HAL_TIM_Base_MspInit>:
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base) {

	/***************************** SCOPE **********************************/
#ifdef USE_SCOPE
	if (htim_base->Instance == TIM15) {
 800f37c:	4a45      	ldr	r2, [pc, #276]	; (800f494 <HAL_TIM_Base_MspInit+0x118>)
 800f37e:	6803      	ldr	r3, [r0, #0]
 800f380:	4293      	cmp	r3, r2
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base) {
 800f382:	b510      	push	{r4, lr}
 800f384:	4604      	mov	r4, r0
	if (htim_base->Instance == TIM15) {
 800f386:	d072      	beq.n	800f46e <HAL_TIM_Base_MspInit+0xf2>
	/* Note: PC app must send the mode first even if only one 
	 generator is implemented in device */
#if defined(USE_GEN) || defined(USE_GEN_PWM)
#ifdef USE_GEN
	/* DAC generator mode TIM decision */
	if (htim_base->Instance == TIM6) {
 800f388:	4a43      	ldr	r2, [pc, #268]	; (800f498 <HAL_TIM_Base_MspInit+0x11c>)
 800f38a:	4293      	cmp	r3, r2
 800f38c:	d065      	beq.n	800f45a <HAL_TIM_Base_MspInit+0xde>
		TIM6_GEN_DAC_MspInit(htim_base);
	}
	if (htim_base->Instance == TIM7) {
 800f38e:	4a43      	ldr	r2, [pc, #268]	; (800f49c <HAL_TIM_Base_MspInit+0x120>)
 800f390:	4293      	cmp	r3, r2
 800f392:	d05d      	beq.n	800f450 <HAL_TIM_Base_MspInit+0xd4>
#endif //USE_GEN

	/***************************** GEN PWM ***********************************/
#ifdef USE_GEN_PWM
	/* PWM generator mode TIM decision */
	if (generator.modeState == GENERATOR_PWM) {
 800f394:	4a42      	ldr	r2, [pc, #264]	; (800f4a0 <HAL_TIM_Base_MspInit+0x124>)
 800f396:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 800f39a:	2a01      	cmp	r2, #1
 800f39c:	d035      	beq.n	800f40a <HAL_TIM_Base_MspInit+0x8e>
#endif //USE_GEN_PWM
#endif //USE_GEN || USE_GEN_PWM

	/***************************** SYNC PWM ********************************/
#ifdef USE_SYNC_PWM
	if (htim_base->Instance == TIM8) {
 800f39e:	4a41      	ldr	r2, [pc, #260]	; (800f4a4 <HAL_TIM_Base_MspInit+0x128>)
 800f3a0:	4293      	cmp	r3, r2
 800f3a2:	d05f      	beq.n	800f464 <HAL_TIM_Base_MspInit+0xe8>
	}
#endif //USE_SYNC_PWM

	/***************************** LOG ANLYS  **********************************/
#ifdef USE_LOG_ANLYS
	if (htim_base->Instance == TIM1) {
 800f3a4:	4a40      	ldr	r2, [pc, #256]	; (800f4a8 <HAL_TIM_Base_MspInit+0x12c>)
 800f3a6:	4293      	cmp	r3, r2
 800f3a8:	d040      	beq.n	800f42c <HAL_TIM_Base_MspInit+0xb0>
		if (logAnlys.enable == LOGA_ENABLED) {
			TIM1_LOG_ANLYS_MspInit(htim_base);
		}
	}
	if(htim_base->Instance == TIM4) {
 800f3aa:	4a40      	ldr	r2, [pc, #256]	; (800f4ac <HAL_TIM_Base_MspInit+0x130>)
 800f3ac:	4293      	cmp	r3, r2
 800f3ae:	d003      	beq.n	800f3b8 <HAL_TIM_Base_MspInit+0x3c>
	}
#endif //USE_LOG_ANLYS

	/****************************** COUNTER ***********************************/
#ifdef USE_COUNTER
	if (htim_base->Instance == TIM2) {
 800f3b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f3b4:	d013      	beq.n	800f3de <HAL_TIM_Base_MspInit+0x62>
#ifdef USE_LOG_ANLYS
		}
#endif //USE_LOG_ANLYS
	}
#endif //USE_COUNTER
}
 800f3b6:	bd10      	pop	{r4, pc}
		if (logAnlys.enable == LOGA_ENABLED) {
 800f3b8:	4b3d      	ldr	r3, [pc, #244]	; (800f4b0 <HAL_TIM_Base_MspInit+0x134>)
 800f3ba:	7cda      	ldrb	r2, [r3, #19]
 800f3bc:	2a01      	cmp	r2, #1
 800f3be:	d007      	beq.n	800f3d0 <HAL_TIM_Base_MspInit+0x54>
		if (logAnlys.enable == LOGA_DISABLED) {
 800f3c0:	7cdb      	ldrb	r3, [r3, #19]
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d1f7      	bne.n	800f3b6 <HAL_TIM_Base_MspInit+0x3a>
			TIM4_REForICorTI_MspInit(htim_base);
 800f3c6:	4620      	mov	r0, r4
}
 800f3c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			TIM4_REForICorTI_MspInit(htim_base);
 800f3cc:	f000 bae2 	b.w	800f994 <TIM4_REForICorTI_MspInit>
			TIM4_LOG_ANLYS_MspInit(htim_base);
 800f3d0:	4620      	mov	r0, r4
 800f3d2:	f001 ff01 	bl	80111d8 <TIM4_LOG_ANLYS_MspInit>
 800f3d6:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM2) {
 800f3d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f3dc:	d133      	bne.n	800f446 <HAL_TIM_Base_MspInit+0xca>
		if (counter.state == COUNTER_ETR || counter.state == COUNTER_REF) {
 800f3de:	4b35      	ldr	r3, [pc, #212]	; (800f4b4 <HAL_TIM_Base_MspInit+0x138>)
 800f3e0:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800f3e4:	2a01      	cmp	r2, #1
 800f3e6:	d02a      	beq.n	800f43e <HAL_TIM_Base_MspInit+0xc2>
 800f3e8:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800f3ec:	2a04      	cmp	r2, #4
 800f3ee:	d026      	beq.n	800f43e <HAL_TIM_Base_MspInit+0xc2>
		} else if (counter.state == COUNTER_IC || counter.state == COUNTER_TI) {
 800f3f0:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800f3f4:	2a02      	cmp	r2, #2
 800f3f6:	d003      	beq.n	800f400 <HAL_TIM_Base_MspInit+0x84>
 800f3f8:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800f3fc:	2b03      	cmp	r3, #3
 800f3fe:	d1da      	bne.n	800f3b6 <HAL_TIM_Base_MspInit+0x3a>
			TIM2_ICorTI_MspInit(htim_base);
 800f400:	4620      	mov	r0, r4
 800f402:	f000 fa63 	bl	800f8cc <TIM2_ICorTI_MspInit>
 800f406:	6823      	ldr	r3, [r4, #0]
 800f408:	e01d      	b.n	800f446 <HAL_TIM_Base_MspInit+0xca>
		if (htim_base->Instance == TIM1) {
 800f40a:	4a27      	ldr	r2, [pc, #156]	; (800f4a8 <HAL_TIM_Base_MspInit+0x12c>)
 800f40c:	4293      	cmp	r3, r2
 800f40e:	d03c      	beq.n	800f48a <HAL_TIM_Base_MspInit+0x10e>
		if (htim_base->Instance == TIM3) {
 800f410:	4a29      	ldr	r2, [pc, #164]	; (800f4b8 <HAL_TIM_Base_MspInit+0x13c>)
 800f412:	4293      	cmp	r3, r2
 800f414:	d034      	beq.n	800f480 <HAL_TIM_Base_MspInit+0x104>
		if (htim_base->Instance == TIM6) {
 800f416:	4a20      	ldr	r2, [pc, #128]	; (800f498 <HAL_TIM_Base_MspInit+0x11c>)
 800f418:	4293      	cmp	r3, r2
 800f41a:	d02c      	beq.n	800f476 <HAL_TIM_Base_MspInit+0xfa>
		if (htim_base->Instance == TIM7) {
 800f41c:	4a1f      	ldr	r2, [pc, #124]	; (800f49c <HAL_TIM_Base_MspInit+0x120>)
 800f41e:	4293      	cmp	r3, r2
 800f420:	d1bd      	bne.n	800f39e <HAL_TIM_Base_MspInit+0x22>
			TIM7_GEN_PWM_MspInit(htim_base);
 800f422:	4620      	mov	r0, r4
 800f424:	f001 fb92 	bl	8010b4c <TIM7_GEN_PWM_MspInit>
 800f428:	6823      	ldr	r3, [r4, #0]
 800f42a:	e7b8      	b.n	800f39e <HAL_TIM_Base_MspInit+0x22>
		if (logAnlys.enable == LOGA_ENABLED) {
 800f42c:	4b20      	ldr	r3, [pc, #128]	; (800f4b0 <HAL_TIM_Base_MspInit+0x134>)
 800f42e:	7cdb      	ldrb	r3, [r3, #19]
 800f430:	2b01      	cmp	r3, #1
 800f432:	d1c0      	bne.n	800f3b6 <HAL_TIM_Base_MspInit+0x3a>
			TIM1_LOG_ANLYS_MspInit(htim_base);
 800f434:	4620      	mov	r0, r4
 800f436:	f001 fe81 	bl	801113c <TIM1_LOG_ANLYS_MspInit>
 800f43a:	6823      	ldr	r3, [r4, #0]
 800f43c:	e7b5      	b.n	800f3aa <HAL_TIM_Base_MspInit+0x2e>
			TIM2_ETRorREF_MspInit(htim_base);
 800f43e:	4620      	mov	r0, r4
 800f440:	f000 f9fa 	bl	800f838 <TIM2_ETRorREF_MspInit>
 800f444:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM4) {
 800f446:	4a19      	ldr	r2, [pc, #100]	; (800f4ac <HAL_TIM_Base_MspInit+0x130>)
 800f448:	4293      	cmp	r3, r2
 800f44a:	d1b4      	bne.n	800f3b6 <HAL_TIM_Base_MspInit+0x3a>
 800f44c:	4b18      	ldr	r3, [pc, #96]	; (800f4b0 <HAL_TIM_Base_MspInit+0x134>)
 800f44e:	e7b7      	b.n	800f3c0 <HAL_TIM_Base_MspInit+0x44>
		TIM7_GEN_DAC_MspInit(htim_base);
 800f450:	4620      	mov	r0, r4
 800f452:	f001 fae5 	bl	8010a20 <TIM7_GEN_DAC_MspInit>
 800f456:	6823      	ldr	r3, [r4, #0]
 800f458:	e79c      	b.n	800f394 <HAL_TIM_Base_MspInit+0x18>
		TIM6_GEN_DAC_MspInit(htim_base);
 800f45a:	4620      	mov	r0, r4
 800f45c:	f001 fad0 	bl	8010a00 <TIM6_GEN_DAC_MspInit>
 800f460:	6823      	ldr	r3, [r4, #0]
 800f462:	e794      	b.n	800f38e <HAL_TIM_Base_MspInit+0x12>
		TIM8_SYNC_PWM_MspInit(htim_base);
 800f464:	4620      	mov	r0, r4
 800f466:	f002 f99d 	bl	80117a4 <TIM8_SYNC_PWM_MspInit>
 800f46a:	6823      	ldr	r3, [r4, #0]
 800f46c:	e79a      	b.n	800f3a4 <HAL_TIM_Base_MspInit+0x28>
		TIM15_SCOPE_MspInit(htim_base);
 800f46e:	f002 f8d3 	bl	8011618 <TIM15_SCOPE_MspInit>
 800f472:	6823      	ldr	r3, [r4, #0]
 800f474:	e788      	b.n	800f388 <HAL_TIM_Base_MspInit+0xc>
			TIM6_GEN_PWM_MspInit(htim_base);
 800f476:	4620      	mov	r0, r4
 800f478:	f001 fb32 	bl	8010ae0 <TIM6_GEN_PWM_MspInit>
 800f47c:	6823      	ldr	r3, [r4, #0]
 800f47e:	e7cd      	b.n	800f41c <HAL_TIM_Base_MspInit+0xa0>
			TIM3_GEN_PWM_MspInit(htim_base);
 800f480:	4620      	mov	r0, r4
 800f482:	f001 fb0d 	bl	8010aa0 <TIM3_GEN_PWM_MspInit>
 800f486:	6823      	ldr	r3, [r4, #0]
 800f488:	e7c5      	b.n	800f416 <HAL_TIM_Base_MspInit+0x9a>
			TIM1_GEN_PWM_MspInit(htim_base);
 800f48a:	4620      	mov	r0, r4
 800f48c:	f001 fae8 	bl	8010a60 <TIM1_GEN_PWM_MspInit>
 800f490:	6823      	ldr	r3, [r4, #0]
 800f492:	e7bd      	b.n	800f410 <HAL_TIM_Base_MspInit+0x94>
 800f494:	40014000 	.word	0x40014000
 800f498:	40001000 	.word	0x40001000
 800f49c:	40001400 	.word	0x40001400
 800f4a0:	200050a0 	.word	0x200050a0
 800f4a4:	40013400 	.word	0x40013400
 800f4a8:	40012c00 	.word	0x40012c00
 800f4ac:	40000800 	.word	0x40000800
 800f4b0:	20007028 	.word	0x20007028
 800f4b4:	20004cc8 	.word	0x20004cc8
 800f4b8:	40000400 	.word	0x40000400

0800f4bc <HAL_TIM_Base_MspDeInit>:
/**             
 * @brief  This function deinitializes GPIOs and DMAs used by the functionalities.
 * @param  htim_base: pointer to timer's handler
 * @retval None
 */
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base) {
 800f4bc:	b538      	push	{r3, r4, r5, lr}

/***************************** SCOPE **********************************/
#ifdef USE_SCOPE
	if (htim_base->Instance == TIM15) {
 800f4be:	4a39      	ldr	r2, [pc, #228]	; (800f5a4 <HAL_TIM_Base_MspDeInit+0xe8>)
 800f4c0:	6803      	ldr	r3, [r0, #0]
 800f4c2:	4293      	cmp	r3, r2
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base) {
 800f4c4:	4604      	mov	r4, r0
	if (htim_base->Instance == TIM15) {
 800f4c6:	d04d      	beq.n	800f564 <HAL_TIM_Base_MspDeInit+0xa8>
#endif //USE_SCOPE

/**************************** GEN DAC  *********************************/
#if defined(USE_GEN) || defined(USE_GEN_PWM)
#ifdef USE_GEN
	if (generator.modeState == GENERATOR_DAC) {
 800f4c8:	4d37      	ldr	r5, [pc, #220]	; (800f5a8 <HAL_TIM_Base_MspDeInit+0xec>)
 800f4ca:	f895 2029 	ldrb.w	r2, [r5, #41]	; 0x29
 800f4ce:	b92a      	cbnz	r2, 800f4dc <HAL_TIM_Base_MspDeInit+0x20>
		if (htim_base->Instance == TIM6) {
 800f4d0:	4a36      	ldr	r2, [pc, #216]	; (800f5ac <HAL_TIM_Base_MspDeInit+0xf0>)
 800f4d2:	4293      	cmp	r3, r2
 800f4d4:	d03c      	beq.n	800f550 <HAL_TIM_Base_MspDeInit+0x94>
			TIM6_GEN_DAC_MspDeinit(htim_base);
		}
		if (htim_base->Instance == TIM7) {
 800f4d6:	4a36      	ldr	r2, [pc, #216]	; (800f5b0 <HAL_TIM_Base_MspDeInit+0xf4>)
 800f4d8:	4293      	cmp	r3, r2
 800f4da:	d03e      	beq.n	800f55a <HAL_TIM_Base_MspDeInit+0x9e>
	}
#endif //USE_GEN

/**************************** GEN PWM  *********************************/
#ifdef USE_GEN_PWM
	if (generator.modeState == GENERATOR_PWM) {
 800f4dc:	f895 2029 	ldrb.w	r2, [r5, #41]	; 0x29
 800f4e0:	2a01      	cmp	r2, #1
 800f4e2:	d00c      	beq.n	800f4fe <HAL_TIM_Base_MspDeInit+0x42>
#endif //USE_GEN_PWM
#endif //USE_GEN || USE_GEN_PWM

/**************************** SYNC PWM  *********************************/
#ifdef USE_SYNC_PWM
	if (htim_base->Instance == TIM8) {
 800f4e4:	4a33      	ldr	r2, [pc, #204]	; (800f5b4 <HAL_TIM_Base_MspDeInit+0xf8>)
 800f4e6:	4293      	cmp	r3, r2
 800f4e8:	d040      	beq.n	800f56c <HAL_TIM_Base_MspDeInit+0xb0>
	}
#endif //USE_SYNC_PWM

/**************************** LOG ANLYS  *********************************/
#ifdef USE_LOG_ANLYS
	if (htim_base->Instance == TIM1) {
 800f4ea:	4a33      	ldr	r2, [pc, #204]	; (800f5b8 <HAL_TIM_Base_MspDeInit+0xfc>)
 800f4ec:	4293      	cmp	r3, r2
 800f4ee:	d044      	beq.n	800f57a <HAL_TIM_Base_MspDeInit+0xbe>
		TIM1_LOG_ANLYS_MspDeinit(htim_base);
	}
	if (htim_base->Instance == TIM4) {
 800f4f0:	4a32      	ldr	r2, [pc, #200]	; (800f5bc <HAL_TIM_Base_MspDeInit+0x100>)
 800f4f2:	4293      	cmp	r3, r2
 800f4f4:	d014      	beq.n	800f520 <HAL_TIM_Base_MspDeInit+0x64>
	}
#endif //USE_LOG_ANLYS

/***************************** COUNTER  *********************************/
#ifdef USE_COUNTER
	if (htim_base->Instance == TIM2) {
 800f4f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f4fa:	d021      	beq.n	800f540 <HAL_TIM_Base_MspDeInit+0x84>
	}
	if (htim_base->Instance == TIM4) {
		TIM4_CNT_MspDeinit(htim_base);
	}
#endif //USE_COUNTER
}
 800f4fc:	bd38      	pop	{r3, r4, r5, pc}
		if (htim_base->Instance == TIM1) {
 800f4fe:	4a2e      	ldr	r2, [pc, #184]	; (800f5b8 <HAL_TIM_Base_MspDeInit+0xfc>)
 800f500:	4293      	cmp	r3, r2
 800f502:	d049      	beq.n	800f598 <HAL_TIM_Base_MspDeInit+0xdc>
		if (htim_base->Instance == TIM3) {
 800f504:	4a2e      	ldr	r2, [pc, #184]	; (800f5c0 <HAL_TIM_Base_MspDeInit+0x104>)
 800f506:	4293      	cmp	r3, r2
 800f508:	d041      	beq.n	800f58e <HAL_TIM_Base_MspDeInit+0xd2>
		if (htim_base->Instance == TIM6) {
 800f50a:	4a28      	ldr	r2, [pc, #160]	; (800f5ac <HAL_TIM_Base_MspDeInit+0xf0>)
 800f50c:	4293      	cmp	r3, r2
 800f50e:	d039      	beq.n	800f584 <HAL_TIM_Base_MspDeInit+0xc8>
		if (htim_base->Instance == TIM7) {
 800f510:	4a27      	ldr	r2, [pc, #156]	; (800f5b0 <HAL_TIM_Base_MspDeInit+0xf4>)
 800f512:	4293      	cmp	r3, r2
 800f514:	d1e6      	bne.n	800f4e4 <HAL_TIM_Base_MspDeInit+0x28>
			TIM7_GEN_PWM_MspDeinit(htim_base);
 800f516:	4620      	mov	r0, r4
 800f518:	f001 fb68 	bl	8010bec <TIM7_GEN_PWM_MspDeinit>
 800f51c:	6823      	ldr	r3, [r4, #0]
 800f51e:	e7e1      	b.n	800f4e4 <HAL_TIM_Base_MspDeInit+0x28>
		if (logAnlys.enable == LOGA_ENABLED) {
 800f520:	4b28      	ldr	r3, [pc, #160]	; (800f5c4 <HAL_TIM_Base_MspDeInit+0x108>)
 800f522:	7cdb      	ldrb	r3, [r3, #19]
 800f524:	2b01      	cmp	r3, #1
 800f526:	d004      	beq.n	800f532 <HAL_TIM_Base_MspDeInit+0x76>
		TIM4_CNT_MspDeinit(htim_base);
 800f528:	4620      	mov	r0, r4
}
 800f52a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		TIM4_CNT_MspDeinit(htim_base);
 800f52e:	f000 bab1 	b.w	800fa94 <TIM4_CNT_MspDeinit>
			TIM4_LOG_ANLYS_MspDeinit(htim_base);
 800f532:	4620      	mov	r0, r4
 800f534:	f001 fe72 	bl	801121c <TIM4_LOG_ANLYS_MspDeinit>
	if (htim_base->Instance == TIM2) {
 800f538:	6823      	ldr	r3, [r4, #0]
 800f53a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f53e:	d103      	bne.n	800f548 <HAL_TIM_Base_MspDeInit+0x8c>
		TIM2_CNT_MspDeinit(htim_base);
 800f540:	4620      	mov	r0, r4
 800f542:	f000 fa63 	bl	800fa0c <TIM2_CNT_MspDeinit>
 800f546:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM4) {
 800f548:	4a1c      	ldr	r2, [pc, #112]	; (800f5bc <HAL_TIM_Base_MspDeInit+0x100>)
 800f54a:	4293      	cmp	r3, r2
 800f54c:	d0ec      	beq.n	800f528 <HAL_TIM_Base_MspDeInit+0x6c>
}
 800f54e:	bd38      	pop	{r3, r4, r5, pc}
			TIM6_GEN_DAC_MspDeinit(htim_base);
 800f550:	4620      	mov	r0, r4
 800f552:	f001 fa75 	bl	8010a40 <TIM6_GEN_DAC_MspDeinit>
 800f556:	6823      	ldr	r3, [r4, #0]
 800f558:	e7bd      	b.n	800f4d6 <HAL_TIM_Base_MspDeInit+0x1a>
			TIM7_GEN_DAC_MspDeinit(htim_base);
 800f55a:	4620      	mov	r0, r4
 800f55c:	f001 fa78 	bl	8010a50 <TIM7_GEN_DAC_MspDeinit>
 800f560:	6823      	ldr	r3, [r4, #0]
 800f562:	e7bb      	b.n	800f4dc <HAL_TIM_Base_MspDeInit+0x20>
		TIM15_SCOPE_MspDeinit(htim_base);
 800f564:	f002 f868 	bl	8011638 <TIM15_SCOPE_MspDeinit>
 800f568:	6823      	ldr	r3, [r4, #0]
 800f56a:	e7ad      	b.n	800f4c8 <HAL_TIM_Base_MspDeInit+0xc>
		TIM8_SYNC_PWM_MspDeinit(htim_base);
 800f56c:	4620      	mov	r0, r4
 800f56e:	f002 f9c7 	bl	8011900 <TIM8_SYNC_PWM_MspDeinit>
 800f572:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM1) {
 800f574:	4a10      	ldr	r2, [pc, #64]	; (800f5b8 <HAL_TIM_Base_MspDeInit+0xfc>)
 800f576:	4293      	cmp	r3, r2
 800f578:	d1ba      	bne.n	800f4f0 <HAL_TIM_Base_MspDeInit+0x34>
		TIM1_LOG_ANLYS_MspDeinit(htim_base);
 800f57a:	4620      	mov	r0, r4
 800f57c:	f001 fe62 	bl	8011244 <TIM1_LOG_ANLYS_MspDeinit>
 800f580:	6823      	ldr	r3, [r4, #0]
 800f582:	e7b5      	b.n	800f4f0 <HAL_TIM_Base_MspDeInit+0x34>
			TIM6_GEN_PWM_MspDeinit(htim_base);
 800f584:	4620      	mov	r0, r4
 800f586:	f001 fb27 	bl	8010bd8 <TIM6_GEN_PWM_MspDeinit>
 800f58a:	6823      	ldr	r3, [r4, #0]
 800f58c:	e7c0      	b.n	800f510 <HAL_TIM_Base_MspDeInit+0x54>
			TIM3_GEN_PWM_MspDeinit(htim_base);
 800f58e:	4620      	mov	r0, r4
 800f590:	f001 fb1a 	bl	8010bc8 <TIM3_GEN_PWM_MspDeinit>
 800f594:	6823      	ldr	r3, [r4, #0]
 800f596:	e7b8      	b.n	800f50a <HAL_TIM_Base_MspDeInit+0x4e>
			TIM1_GEN_PWM_MspDeinit(htim_base);
 800f598:	4620      	mov	r0, r4
 800f59a:	f001 fb0d 	bl	8010bb8 <TIM1_GEN_PWM_MspDeinit>
 800f59e:	6823      	ldr	r3, [r4, #0]
 800f5a0:	e7b0      	b.n	800f504 <HAL_TIM_Base_MspDeInit+0x48>
 800f5a2:	bf00      	nop
 800f5a4:	40014000 	.word	0x40014000
 800f5a8:	200050a0 	.word	0x200050a0
 800f5ac:	40001000 	.word	0x40001000
 800f5b0:	40001400 	.word	0x40001400
 800f5b4:	40013400 	.word	0x40013400
 800f5b8:	40012c00 	.word	0x40012c00
 800f5bc:	40000800 	.word	0x40000800
 800f5c0:	40000400 	.word	0x40000400
 800f5c4:	20007028 	.word	0x20007028

0800f5c8 <TIM_Reconfig>:
 * @param  isFreqPassed: tell whether a required frequency is passed
 * 						or whether (ARR*PSC) is passed to samplingFreq parameter
 * @retval None
 */
uint8_t TIM_Reconfig(TIM_HandleTypeDef* htim_base, uint32_t periphClock,
		uint32_t samplingFreq, uint32_t* realFreq, _Bool isFreqPassed) {
 800f5c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5cc:	f89d 4018 	ldrb.w	r4, [sp, #24]
	uint16_t prescaler;
	uint16_t autoReloadReg;
	uint32_t errMinRatio = 0;
	uint8_t result = UNKNOW_ERROR;

	if (isFreqPassed == true) {
 800f5d0:	b124      	cbz	r4, 800f5dc <TIM_Reconfig+0x14>
		clkDiv = ((2 * periphClock / samplingFreq) + 1) / 2; //to minimize rounding error
 800f5d2:	004c      	lsls	r4, r1, #1
 800f5d4:	fbb4 f2f2 	udiv	r2, r4, r2
 800f5d8:	3201      	adds	r2, #1
 800f5da:	0852      	lsrs	r2, r2, #1
	} else {
		clkDiv = samplingFreq;
	}

	if (clkDiv == 0) { //error
 800f5dc:	2a00      	cmp	r2, #0
 800f5de:	d03d      	beq.n	800f65c <TIM_Reconfig+0x94>
		result = GEN_FREQ_MISMATCH;
	} else if (clkDiv <= 0x0FFFF) { //Sampling frequency is high enough so no prescaler needed
 800f5e0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800f5e4:	db34      	blt.n	800f650 <TIM_Reconfig+0x88>
		autoReloadReg = clkDiv - 1;
		result = 0;
	} else {	// finding prescaler and autoReload value
		uint32_t errVal = 0xFFFFFFFF;
		uint32_t errMin = 0xFFFFFFFF;
		uint16_t ratio = clkDiv >> 16;
 800f5e6:	1415      	asrs	r5, r2, #16
 800f5e8:	3501      	adds	r5, #1
 800f5ea:	b2ad      	uxth	r5, r5
		uint32_t errMin = 0xFFFFFFFF;
 800f5ec:	f04f 3cff 	mov.w	ip, #4294967295
	uint32_t errMinRatio = 0;
 800f5f0:	f04f 0800 	mov.w	r8, #0
			if (errVal < errMin) {
				errMin = errVal;
				errMinRatio = ratio;
			}

			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800f5f4:	f64f 7eff 	movw	lr, #65535	; 0xffff
			div = clkDiv / ratio;
 800f5f8:	fb92 f6f5 	sdiv	r6, r2, r5
			errVal = clkDiv - (div * ratio);
 800f5fc:	b2b4      	uxth	r4, r6
 800f5fe:	fb05 2414 	mls	r4, r5, r4, r2
			if (errVal < errMin) {
 800f602:	4564      	cmp	r4, ip
			ratio++;
 800f604:	b2af      	uxth	r7, r5
 800f606:	bf3c      	itt	cc
 800f608:	46a4      	movcc	ip, r4
				errMinRatio = ratio;
 800f60a:	46a8      	movcc	r8, r5
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800f60c:	4577      	cmp	r7, lr
 800f60e:	d02a      	beq.n	800f666 <TIM_Reconfig+0x9e>
 800f610:	3501      	adds	r5, #1
		while (errVal != 0) {
 800f612:	2c00      	cmp	r4, #0
 800f614:	d1f0      	bne.n	800f5f8 <TIM_Reconfig+0x30>
			div = clkDiv / ratio;
 800f616:	b2b6      	uxth	r6, r6
 800f618:	1e75      	subs	r5, r6, #1
 800f61a:	1e7a      	subs	r2, r7, #1
				ratio = errMinRatio;
				break;
			}
		}

		if (ratio > div) {
 800f61c:	42b7      	cmp	r7, r6
 800f61e:	b2ad      	uxth	r5, r5
 800f620:	fa1f fc82 	uxth.w	ip, r2
 800f624:	d934      	bls.n	800f690 <TIM_Reconfig+0xc8>
 800f626:	4662      	mov	r2, ip
 800f628:	462e      	mov	r6, r5
 800f62a:	46ac      	mov	ip, r5
 800f62c:	4615      	mov	r5, r2
		} else {
			result = 0;
		}
	}

	if (realFreq != 0) {
 800f62e:	b12b      	cbz	r3, 800f63c <TIM_Reconfig+0x74>
		*realFreq = periphClock / ((prescaler + 1) * (autoReloadReg + 1));
 800f630:	1c6a      	adds	r2, r5, #1
 800f632:	fb0c 2202 	mla	r2, ip, r2, r2
 800f636:	fbb1 f1f2 	udiv	r1, r1, r2
 800f63a:	6019      	str	r1, [r3, #0]

//	htim_base->Init.Period = autoReloadReg;
//	htim_base->Init.Prescaler = prescaler;
//	HAL_TIM_Base_Init(htim_base);

	htim_base->Instance->ARR = autoReloadReg;
 800f63c:	6803      	ldr	r3, [r0, #0]
 800f63e:	62dd      	str	r5, [r3, #44]	; 0x2c
	htim_base->Instance->PSC = prescaler;
 800f640:	629e      	str	r6, [r3, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800f642:	695a      	ldr	r2, [r3, #20]
 800f644:	f042 0201 	orr.w	r2, r2, #1
 800f648:	615a      	str	r2, [r3, #20]
	LL_TIM_GenerateEvent_UPDATE(htim_base->Instance);

	return result;
}
 800f64a:	4620      	mov	r0, r4
 800f64c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f650:	2600      	movs	r6, #0
		autoReloadReg = clkDiv - 1;
 800f652:	3a01      	subs	r2, #1
 800f654:	b295      	uxth	r5, r2
		result = 0;
 800f656:	4634      	mov	r4, r6
		prescaler = 0;
 800f658:	46b4      	mov	ip, r6
 800f65a:	e7e8      	b.n	800f62e <TIM_Reconfig+0x66>
 800f65c:	f04f 0c00 	mov.w	ip, #0
 800f660:	4666      	mov	r6, ip
		result = GEN_FREQ_MISMATCH;
 800f662:	246c      	movs	r4, #108	; 0x6c
 800f664:	e7e3      	b.n	800f62e <TIM_Reconfig+0x66>
				div = clkDiv / errMinRatio;
 800f666:	fbb2 f2f8 	udiv	r2, r2, r8
				ratio = errMinRatio;
 800f66a:	fa1f f888 	uxth.w	r8, r8
				div = clkDiv / errMinRatio;
 800f66e:	b292      	uxth	r2, r2
 800f670:	f102 3cff 	add.w	ip, r2, #4294967295
 800f674:	f108 35ff 	add.w	r5, r8, #4294967295
		if (ratio > div) {
 800f678:	4542      	cmp	r2, r8
 800f67a:	fa1f fc8c 	uxth.w	ip, ip
 800f67e:	b2ad      	uxth	r5, r5
 800f680:	d302      	bcc.n	800f688 <TIM_Reconfig+0xc0>
 800f682:	4662      	mov	r2, ip
 800f684:	46ac      	mov	ip, r5
 800f686:	4615      	mov	r5, r2
 800f688:	4666      	mov	r6, ip
		if (errVal) {
 800f68a:	b114      	cbz	r4, 800f692 <TIM_Reconfig+0xca>
			result = GEN_FREQ_IS_INACCURATE;
 800f68c:	246b      	movs	r4, #107	; 0x6b
 800f68e:	e7ce      	b.n	800f62e <TIM_Reconfig+0x66>
 800f690:	4666      	mov	r6, ip
			result = 0;
 800f692:	2400      	movs	r4, #0
 800f694:	e7cb      	b.n	800f62e <TIM_Reconfig+0x66>
 800f696:	bf00      	nop

0800f698 <TIM_ReconfigPrecise>:

/**
 * @brief  Common Timer reconfiguration function working with double.
 * @retval result: real frequency
 */
double TIM_ReconfigPrecise(TIM_HandleTypeDef* htim_base, uint32_t periphClock, double reqFreq) {
 800f698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f69c:	ec53 2b10 	vmov	r2, r3, d0
 800f6a0:	b082      	sub	sp, #8
 800f6a2:	4605      	mov	r5, r0
	uint16_t autoReloadReg;
	uint32_t errMinRatio = 0;
	double realFreq;
	uint8_t result = UNKNOW_ERROR;

	clkDiv = ((2 * periphClock / reqFreq) + 1) / 2; //to minimize rounding error
 800f6a4:	0048      	lsls	r0, r1, #1
double TIM_ReconfigPrecise(TIM_HandleTypeDef* htim_base, uint32_t periphClock, double reqFreq) {
 800f6a6:	e9cd 2300 	strd	r2, r3, [sp]
 800f6aa:	460c      	mov	r4, r1
	clkDiv = ((2 * periphClock / reqFreq) + 1) / 2; //to minimize rounding error
 800f6ac:	f7f0 fee2 	bl	8000474 <__aeabi_ui2d>
 800f6b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f6b4:	f7f1 f882 	bl	80007bc <__aeabi_ddiv>
 800f6b8:	2200      	movs	r2, #0
 800f6ba:	4b32      	ldr	r3, [pc, #200]	; (800f784 <TIM_ReconfigPrecise+0xec>)
 800f6bc:	f7f0 fd9e 	bl	80001fc <__adddf3>
 800f6c0:	2200      	movs	r2, #0
 800f6c2:	4b31      	ldr	r3, [pc, #196]	; (800f788 <TIM_ReconfigPrecise+0xf0>)
 800f6c4:	f7f0 ff50 	bl	8000568 <__aeabi_dmul>
 800f6c8:	f7f1 f9fe 	bl	8000ac8 <__aeabi_d2iz>

	if (clkDiv == 0) { //error
 800f6cc:	2800      	cmp	r0, #0
 800f6ce:	d04d      	beq.n	800f76c <TIM_ReconfigPrecise+0xd4>
		result = GEN_FREQ_MISMATCH;
	} else if (clkDiv <= 0x0FFFF) { //Sampling frequency is high enough so no prescaler needed
 800f6d0:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800f6d4:	db29      	blt.n	800f72a <TIM_ReconfigPrecise+0x92>
		autoReloadReg = clkDiv - 1;
		result = 0;
	} else {	// finding prescaler and autoReload value
		uint32_t errVal = 0xFFFFFFFF;
		uint32_t errMin = 0xFFFFFFFF;
		uint16_t ratio = clkDiv >> 16;
 800f6d6:	1403      	asrs	r3, r0, #16
 800f6d8:	3301      	adds	r3, #1
 800f6da:	b29b      	uxth	r3, r3
		uint32_t errMin = 0xFFFFFFFF;
 800f6dc:	f04f 37ff 	mov.w	r7, #4294967295
	uint32_t errMinRatio = 0;
 800f6e0:	f04f 0e00 	mov.w	lr, #0
			if (errVal < errMin) {
				errMin = errVal;
				errMinRatio = ratio;
			}

			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800f6e4:	f64f 7cff 	movw	ip, #65535	; 0xffff
			div = clkDiv / ratio;
 800f6e8:	fb90 f1f3 	sdiv	r1, r0, r3
			errVal = clkDiv - (div * ratio);
 800f6ec:	b28a      	uxth	r2, r1
 800f6ee:	fb03 0212 	mls	r2, r3, r2, r0
			if (errVal < errMin) {
 800f6f2:	42ba      	cmp	r2, r7
			ratio++;
 800f6f4:	b29e      	uxth	r6, r3
 800f6f6:	bf3c      	itt	cc
 800f6f8:	4617      	movcc	r7, r2
				errMinRatio = ratio;
 800f6fa:	469e      	movcc	lr, r3
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800f6fc:	4566      	cmp	r6, ip
 800f6fe:	d03b      	beq.n	800f778 <TIM_ReconfigPrecise+0xe0>
 800f700:	3301      	adds	r3, #1
		while (errVal != 0) {
 800f702:	2a00      	cmp	r2, #0
 800f704:	d1f0      	bne.n	800f6e8 <TIM_ReconfigPrecise+0x50>
			div = clkDiv / ratio;
 800f706:	b289      	uxth	r1, r1
 800f708:	1e70      	subs	r0, r6, #1
 800f70a:	1e4b      	subs	r3, r1, #1
 800f70c:	b29b      	uxth	r3, r3
 800f70e:	b280      	uxth	r0, r0
				ratio = errMinRatio;
				break;
			}
		}

		if (ratio > div) {
 800f710:	428e      	cmp	r6, r1
 800f712:	f100 0701 	add.w	r7, r0, #1
 800f716:	f103 0801 	add.w	r8, r3, #1
 800f71a:	461a      	mov	r2, r3
 800f71c:	d80b      	bhi.n	800f736 <TIM_ReconfigPrecise+0x9e>
 800f71e:	4641      	mov	r1, r8
 800f720:	4602      	mov	r2, r0
 800f722:	46b8      	mov	r8, r7
 800f724:	4618      	mov	r0, r3
 800f726:	460f      	mov	r7, r1
 800f728:	e005      	b.n	800f736 <TIM_ReconfigPrecise+0x9e>
		autoReloadReg = clkDiv - 1;
 800f72a:	3801      	subs	r0, #1
 800f72c:	b280      	uxth	r0, r0
 800f72e:	1c47      	adds	r7, r0, #1
 800f730:	2200      	movs	r2, #0
 800f732:	f04f 0801 	mov.w	r8, #1
		}
	}

	realFreq = periphClock / (double)((prescaler + 1) * (autoReloadReg + 1));

	htim_base->Instance->ARR = autoReloadReg;
 800f736:	682b      	ldr	r3, [r5, #0]
 800f738:	62d8      	str	r0, [r3, #44]	; 0x2c
	htim_base->Instance->PSC = prescaler;
 800f73a:	629a      	str	r2, [r3, #40]	; 0x28
 800f73c:	695a      	ldr	r2, [r3, #20]
 800f73e:	f042 0201 	orr.w	r2, r2, #1
 800f742:	615a      	str	r2, [r3, #20]
	realFreq = periphClock / (double)((prescaler + 1) * (autoReloadReg + 1));
 800f744:	4620      	mov	r0, r4
 800f746:	f7f0 fe95 	bl	8000474 <__aeabi_ui2d>
 800f74a:	4604      	mov	r4, r0
 800f74c:	fb07 f008 	mul.w	r0, r7, r8
 800f750:	460d      	mov	r5, r1
 800f752:	f7f0 fe9f 	bl	8000494 <__aeabi_i2d>
 800f756:	4602      	mov	r2, r0
 800f758:	460b      	mov	r3, r1
 800f75a:	4620      	mov	r0, r4
 800f75c:	4629      	mov	r1, r5
 800f75e:	f7f1 f82d 	bl	80007bc <__aeabi_ddiv>
	LL_TIM_GenerateEvent_UPDATE(htim_base->Instance);

	return realFreq;
}
 800f762:	ec41 0b10 	vmov	d0, r0, r1
 800f766:	b002      	add	sp, #8
 800f768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f76c:	2200      	movs	r2, #0
 800f76e:	f102 0801 	add.w	r8, r2, #1
 800f772:	4610      	mov	r0, r2
 800f774:	4647      	mov	r7, r8
 800f776:	e7de      	b.n	800f736 <TIM_ReconfigPrecise+0x9e>
				div = clkDiv / errMinRatio;
 800f778:	fbb0 f0fe 	udiv	r0, r0, lr
				ratio = errMinRatio;
 800f77c:	fa1f f68e 	uxth.w	r6, lr
				div = clkDiv / errMinRatio;
 800f780:	b281      	uxth	r1, r0
				break;
 800f782:	e7c1      	b.n	800f708 <TIM_ReconfigPrecise+0x70>
 800f784:	3ff00000 	.word	0x3ff00000
 800f788:	3fe00000 	.word	0x3fe00000

0800f78c <MX_TIM4_Init>:
 * @note   Time Interval (TI): used for periodical check whether all the data was already transfered.
 * @param  None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 800f78c:	b530      	push	{r4, r5, lr}
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	htim4.Instance = TIM4;
	if(counter.state == COUNTER_REF){
 800f78e:	4c27      	ldr	r4, [pc, #156]	; (800f82c <MX_TIM4_Init+0xa0>)
	htim4.Instance = TIM4;
 800f790:	4b27      	ldr	r3, [pc, #156]	; (800f830 <MX_TIM4_Init+0xa4>)
	if(counter.state == COUNTER_REF){
 800f792:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
	htim4.Instance = TIM4;
 800f796:	4927      	ldr	r1, [pc, #156]	; (800f834 <MX_TIM4_Init+0xa8>)
 800f798:	6019      	str	r1, [r3, #0]
	if(counter.state == COUNTER_REF){
 800f79a:	2a04      	cmp	r2, #4
{
 800f79c:	b089      	sub	sp, #36	; 0x24
	if(counter.state == COUNTER_REF){
 800f79e:	d03d      	beq.n	800f81c <MX_TIM4_Init+0x90>
		/* REF mode - 3.6B samples (60000 * 60000) */
		htim4.Init.Prescaler = 59999;
		htim4.Init.Period = 59999;
	}else if(counter.state == COUNTER_ETR){
 800f7a0:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800f7a4:	2a01      	cmp	r2, #1
 800f7a6:	d007      	beq.n	800f7b8 <MX_TIM4_Init+0x2c>
		/* ETR mode - 100 ms gate time by default */
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
	}else if((counter.state == COUNTER_IC) || counter.state == COUNTER_TI){
 800f7a8:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800f7ac:	2a02      	cmp	r2, #2
 800f7ae:	d003      	beq.n	800f7b8 <MX_TIM4_Init+0x2c>
 800f7b0:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800f7b4:	2a03      	cmp	r2, #3
 800f7b6:	d105      	bne.n	800f7c4 <MX_TIM4_Init+0x38>
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800f7b8:	f641 411f 	movw	r1, #7199	; 0x1c1f
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800f7bc:	f240 32e7 	movw	r2, #999	; 0x3e7
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800f7c0:	6059      	str	r1, [r3, #4]
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800f7c2:	60da      	str	r2, [r3, #12]
		/* IC mode - 100 ms interrupt event to send data */
		htim4.Init.Prescaler = TIM4_PSC;
		htim4.Init.Period = TIM4_ARR;
	}
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f7c4:	2500      	movs	r5, #0
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
	HAL_TIM_Base_Init(&htim4);
 800f7c6:	481a      	ldr	r0, [pc, #104]	; (800f830 <MX_TIM4_Init+0xa4>)
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f7c8:	609d      	str	r5, [r3, #8]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f7ca:	611d      	str	r5, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800f7cc:	619d      	str	r5, [r3, #24]
	HAL_TIM_Base_Init(&htim4);
 800f7ce:	f7f9 fb5f 	bl	8008e90 <HAL_TIM_Base_Init>

	if(counter.state == COUNTER_REF){
 800f7d2:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
		sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
		sClockSourceConfig.ClockFilter = 0;
	}else{
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
	}
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800f7d6:	4816      	ldr	r0, [pc, #88]	; (800f830 <MX_TIM4_Init+0xa4>)
	if(counter.state == COUNTER_REF){
 800f7d8:	2b04      	cmp	r3, #4
 800f7da:	a908      	add	r1, sp, #32
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800f7dc:	bf0c      	ite	eq
 800f7de:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800f7e2:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 800f7e6:	f841 3d10 	str.w	r3, [r1, #-16]!
		sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800f7ea:	bf04      	itt	eq
 800f7ec:	e9cd 5505 	strdeq	r5, r5, [sp, #20]
		sClockSourceConfig.ClockFilter = 0;
 800f7f0:	9507      	streq	r5, [sp, #28]
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800f7f2:	f7fa fccf 	bl	800a194 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800f7f6:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800f7fa:	2220      	movs	r2, #32
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800f7fc:	2b02      	cmp	r3, #2
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800f7fe:	9201      	str	r2, [sp, #4]
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800f800:	d011      	beq.n	800f826 <MX_TIM4_Init+0x9a>
 800f802:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	}else{
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800f806:	2b03      	cmp	r3, #3
 800f808:	bf0c      	ite	eq
 800f80a:	2300      	moveq	r3, #0
 800f80c:	2380      	movne	r3, #128	; 0x80
	}
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800f80e:	a901      	add	r1, sp, #4
 800f810:	4807      	ldr	r0, [pc, #28]	; (800f830 <MX_TIM4_Init+0xa4>)
 800f812:	9303      	str	r3, [sp, #12]
 800f814:	f7fb ffc8 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
}
 800f818:	b009      	add	sp, #36	; 0x24
 800f81a:	bd30      	pop	{r4, r5, pc}
		htim4.Init.Prescaler = 59999;
 800f81c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800f820:	605a      	str	r2, [r3, #4]
		htim4.Init.Period = 59999;
 800f822:	60da      	str	r2, [r3, #12]
 800f824:	e7ce      	b.n	800f7c4 <MX_TIM4_Init+0x38>
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f826:	2300      	movs	r3, #0
 800f828:	e7f1      	b.n	800f80e <MX_TIM4_Init+0x82>
 800f82a:	bf00      	nop
 800f82c:	20004cc8 	.word	0x20004cc8
 800f830:	2000ea84 	.word	0x2000ea84
 800f834:	40000800 	.word	0x40000800

0800f838 <TIM2_ETRorREF_MspInit>:
 */
void TIM2_ETRorREF_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM2_CLK_ENABLE();
 800f838:	4b20      	ldr	r3, [pc, #128]	; (800f8bc <TIM2_ETRorREF_MspInit+0x84>)
{
 800f83a:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f83c:	69da      	ldr	r2, [r3, #28]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	/* Peripheral DMA init*/

	hdma_tim2_up.Instance = DMA1_Channel2;
 800f83e:	4c20      	ldr	r4, [pc, #128]	; (800f8c0 <TIM2_ETRorREF_MspInit+0x88>)
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f840:	f042 0201 	orr.w	r2, r2, #1
 800f844:	61da      	str	r2, [r3, #28]
 800f846:	69db      	ldr	r3, [r3, #28]
{
 800f848:	b086      	sub	sp, #24
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f84a:	f003 0301 	and.w	r3, r3, #1
{
 800f84e:	4606      	mov	r6, r0
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f850:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f852:	2002      	movs	r0, #2
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f854:	2500      	movs	r5, #0
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800f856:	2301      	movs	r3, #1
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f858:	2203      	movs	r2, #3
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f85a:	9900      	ldr	r1, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f85c:	9002      	str	r0, [sp, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f85e:	a901      	add	r1, sp, #4
 800f860:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800f864:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800f866:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f868:	e9cd 5203 	strd	r5, r2, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f86c:	f7f7 ff3a 	bl	80076e4 <HAL_GPIO_Init>
	hdma_tim2_up.Instance = DMA1_Channel2;
 800f870:	4a14      	ldr	r2, [pc, #80]	; (800f8c4 <TIM2_ETRorREF_MspInit+0x8c>)
 800f872:	6022      	str	r2, [r4, #0]
	hdma_tim2_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
	hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
	hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800f874:	f44f 7300 	mov.w	r3, #512	; 0x200
	hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800f878:	f44f 6100 	mov.w	r1, #2048	; 0x800
	hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 800f87c:	2220      	movs	r2, #32
	hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800f87e:	6123      	str	r3, [r4, #16]
	hdma_tim2_up.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim2_up);
 800f880:	4620      	mov	r0, r4
	hdma_tim2_up.Init.Priority = DMA_PRIORITY_HIGH;
 800f882:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f886:	e9c4 2306 	strd	r2, r3, [r4, #24]
	hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800f88a:	6161      	str	r1, [r4, #20]
	hdma_tim2_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f88c:	6065      	str	r5, [r4, #4]
	hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
 800f88e:	e9c4 5502 	strd	r5, r5, [r4, #8]
	HAL_DMA_Init(&hdma_tim2_up);
 800f892:	f7f7 fc4b 	bl	800712c <HAL_DMA_Init>

	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 800f896:	6234      	str	r4, [r6, #32]
	HAL_DMA_RegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID, COUNTER_ETR_DMA_CpltCallback);
 800f898:	4629      	mov	r1, r5
 800f89a:	4620      	mov	r0, r4
 800f89c:	4a0a      	ldr	r2, [pc, #40]	; (800f8c8 <TIM2_ETRorREF_MspInit+0x90>)
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 800f89e:	6266      	str	r6, [r4, #36]	; 0x24
	HAL_DMA_RegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID, COUNTER_ETR_DMA_CpltCallback);
 800f8a0:	f7f7 fec8 	bl	8007634 <HAL_DMA_RegisterCallback>

	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 9, 0);
 800f8a4:	462a      	mov	r2, r5
 800f8a6:	2109      	movs	r1, #9
 800f8a8:	200c      	movs	r0, #12
 800f8aa:	f7f7 f9c1 	bl	8006c30 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800f8ae:	200c      	movs	r0, #12
 800f8b0:	f7f7 fa04 	bl	8006cbc <HAL_NVIC_EnableIRQ>

	counterEtrRefSetDefault();
 800f8b4:	f7f4 f900 	bl	8003ab8 <counterEtrRefSetDefault>
}
 800f8b8:	b006      	add	sp, #24
 800f8ba:	bd70      	pop	{r4, r5, r6, pc}
 800f8bc:	40021000 	.word	0x40021000
 800f8c0:	2000eac4 	.word	0x2000eac4
 800f8c4:	4002001c 	.word	0x4002001c
 800f8c8:	080035f5 	.word	0x080035f5

0800f8cc <TIM2_ICorTI_MspInit>:

void TIM2_ICorTI_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM2_CLK_ENABLE();
 800f8cc:	4b2b      	ldr	r3, [pc, #172]	; (800f97c <TIM2_ICorTI_MspInit+0xb0>)
{
 800f8ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f8d2:	69da      	ldr	r2, [r3, #28]
	/* Peripheral DMA init*/

	hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
	hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
	if(counter.state==COUNTER_IC){
 800f8d4:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 800f990 <TIM2_ICorTI_MspInit+0xc4>
	hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 800f8d8:	4d29      	ldr	r5, [pc, #164]	; (800f980 <TIM2_ICorTI_MspInit+0xb4>)
	/* Several peripheral DMA handle pointers point to the same DMA handle.
	 Be aware that there is only one channel to perform all the requested DMAs. */
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
	//			__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);

	hdma_tim2_ch1.Instance = DMA1_Channel5;
 800f8da:	4c2a      	ldr	r4, [pc, #168]	; (800f984 <TIM2_ICorTI_MspInit+0xb8>)
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f8dc:	f042 0201 	orr.w	r2, r2, #1
 800f8e0:	61da      	str	r2, [r3, #28]
 800f8e2:	69db      	ldr	r3, [r3, #28]
{
 800f8e4:	b087      	sub	sp, #28
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f8e6:	f003 0301 	and.w	r3, r3, #1
 800f8ea:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f8ec:	2600      	movs	r6, #0
{
 800f8ee:	4607      	mov	r7, r0
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f8f0:	f04f 0c02 	mov.w	ip, #2
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f8f4:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800f8f6:	2303      	movs	r3, #3
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800f8f8:	2201      	movs	r2, #1
	__HAL_RCC_TIM2_CLK_ENABLE();
 800f8fa:	9800      	ldr	r0, [sp, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800f8fc:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f8fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f902:	e9cd c602 	strd	ip, r6, [sp, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f906:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800f908:	9205      	str	r2, [sp, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f90a:	f7f7 feeb 	bl	80076e4 <HAL_GPIO_Init>
	if(counter.state==COUNTER_IC){
 800f90e:	f898 23b8 	ldrb.w	r2, [r8, #952]	; 0x3b8
	hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 800f912:	4b1d      	ldr	r3, [pc, #116]	; (800f988 <TIM2_ICorTI_MspInit+0xbc>)
 800f914:	602b      	str	r3, [r5, #0]
	if(counter.state==COUNTER_IC){
 800f916:	2a02      	cmp	r2, #2
		hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_DISABLE;
 800f918:	bf14      	ite	ne
 800f91a:	4632      	movne	r2, r6
 800f91c:	2280      	moveq	r2, #128	; 0x80
	hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800f91e:	f44f 7b00 	mov.w	fp, #512	; 0x200
	hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800f922:	f44f 6a00 	mov.w	sl, #2048	; 0x800
	hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 800f926:	f44f 5900 	mov.w	r9, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim2_ch2_ch4);
 800f92a:	4628      	mov	r0, r5
 800f92c:	60ea      	str	r2, [r5, #12]
	hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f92e:	606e      	str	r6, [r5, #4]
	hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800f930:	60ae      	str	r6, [r5, #8]
	hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 800f932:	61ae      	str	r6, [r5, #24]
	hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800f934:	e9c5 ba04 	strd	fp, sl, [r5, #16]
	hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 800f938:	f8c5 901c 	str.w	r9, [r5, #28]
	HAL_DMA_Init(&hdma_tim2_ch2_ch4);
 800f93c:	f7f7 fbf6 	bl	800712c <HAL_DMA_Init>
	hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
	if(counter.state==COUNTER_IC){
 800f940:	f898 33b8 	ldrb.w	r3, [r8, #952]	; 0x3b8
	hdma_tim2_ch1.Instance = DMA1_Channel5;
 800f944:	4a11      	ldr	r2, [pc, #68]	; (800f98c <TIM2_ICorTI_MspInit+0xc0>)
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800f946:	62bd      	str	r5, [r7, #40]	; 0x28
	if(counter.state==COUNTER_IC){
 800f948:	2b02      	cmp	r3, #2
		hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
	}else{
		hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 800f94a:	bf0c      	ite	eq
 800f94c:	2380      	moveq	r3, #128	; 0x80
 800f94e:	4633      	movne	r3, r6
	}
	hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
	hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
	hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
	hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim2_ch1);
 800f950:	4620      	mov	r0, r4
	hdma_tim2_ch1.Instance = DMA1_Channel5;
 800f952:	6022      	str	r2, [r4, #0]
 800f954:	60e3      	str	r3, [r4, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800f956:	626f      	str	r7, [r5, #36]	; 0x24
	hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800f958:	f8c4 b010 	str.w	fp, [r4, #16]
	hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800f95c:	e9c4 6601 	strd	r6, r6, [r4, #4]
	hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 800f960:	e9c4 a605 	strd	sl, r6, [r4, #20]
	hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800f964:	f8c4 901c 	str.w	r9, [r4, #28]
	HAL_DMA_Init(&hdma_tim2_ch1);
 800f968:	f7f7 fbe0 	bl	800712c <HAL_DMA_Init>

	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800f96c:	627c      	str	r4, [r7, #36]	; 0x24
 800f96e:	6267      	str	r7, [r4, #36]	; 0x24

	counterIcTiSetDefault();
 800f970:	f7f4 f8ce 	bl	8003b10 <counterIcTiSetDefault>
}
 800f974:	b007      	add	sp, #28
 800f976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f97a:	bf00      	nop
 800f97c:	40021000 	.word	0x40021000
 800f980:	2000eb08 	.word	0x2000eb08
 800f984:	2000ea40 	.word	0x2000ea40
 800f988:	40020080 	.word	0x40020080
 800f98c:	40020058 	.word	0x40020058
 800f990:	20004cc8 	.word	0x20004cc8

0800f994 <TIM4_REForICorTI_MspInit>:

void TIM4_REForICorTI_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM4_CLK_ENABLE();
 800f994:	4b1b      	ldr	r3, [pc, #108]	; (800fa04 <TIM4_REForICorTI_MspInit+0x70>)

	if(counter.state==COUNTER_REF){
 800f996:	491c      	ldr	r1, [pc, #112]	; (800fa08 <TIM4_REForICorTI_MspInit+0x74>)
	__HAL_RCC_TIM4_CLK_ENABLE();
 800f998:	69da      	ldr	r2, [r3, #28]
{
 800f99a:	b530      	push	{r4, r5, lr}
	__HAL_RCC_TIM4_CLK_ENABLE();
 800f99c:	f042 0204 	orr.w	r2, r2, #4
 800f9a0:	61da      	str	r2, [r3, #28]
 800f9a2:	69db      	ldr	r3, [r3, #28]
{
 800f9a4:	b087      	sub	sp, #28
	__HAL_RCC_TIM4_CLK_ENABLE();
 800f9a6:	f003 0304 	and.w	r3, r3, #4
 800f9aa:	9300      	str	r3, [sp, #0]
 800f9ac:	9b00      	ldr	r3, [sp, #0]
	if(counter.state==COUNTER_REF){
 800f9ae:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800f9b2:	2b04      	cmp	r3, #4
 800f9b4:	d013      	beq.n	800f9de <TIM4_REForICorTI_MspInit+0x4a>
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	}else if(counter.state==COUNTER_IC||counter.state==COUNTER_TI){
 800f9b6:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800f9ba:	2b02      	cmp	r3, #2
 800f9bc:	d005      	beq.n	800f9ca <TIM4_REForICorTI_MspInit+0x36>
 800f9be:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800f9c2:	2b03      	cmp	r3, #3
 800f9c4:	d001      	beq.n	800f9ca <TIM4_REForICorTI_MspInit+0x36>

		HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
	}
}
 800f9c6:	b007      	add	sp, #28
 800f9c8:	bd30      	pop	{r4, r5, pc}
		HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
 800f9ca:	2200      	movs	r2, #0
 800f9cc:	2109      	movs	r1, #9
 800f9ce:	201e      	movs	r0, #30
 800f9d0:	f7f7 f92e 	bl	8006c30 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800f9d4:	201e      	movs	r0, #30
 800f9d6:	f7f7 f971 	bl	8006cbc <HAL_NVIC_EnableIRQ>
}
 800f9da:	b007      	add	sp, #28
 800f9dc:	bd30      	pop	{r4, r5, pc}
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 800f9de:	f44f 7080 	mov.w	r0, #256	; 0x100
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f9e2:	2203      	movs	r2, #3
		GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800f9e4:	230a      	movs	r3, #10
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 800f9e6:	9001      	str	r0, [sp, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f9e8:	2502      	movs	r5, #2
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f9ea:	2400      	movs	r4, #0
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f9ec:	a901      	add	r1, sp, #4
 800f9ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f9f2:	e9cd 5402 	strd	r5, r4, [sp, #8]
		GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800f9f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f9fa:	f7f7 fe73 	bl	80076e4 <HAL_GPIO_Init>
}
 800f9fe:	b007      	add	sp, #28
 800fa00:	bd30      	pop	{r4, r5, pc}
 800fa02:	bf00      	nop
 800fa04:	40021000 	.word	0x40021000
 800fa08:	20004cc8 	.word	0x20004cc8

0800fa0c <TIM2_CNT_MspDeinit>:

void TIM2_CNT_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM2_CLK_DISABLE();
 800fa0c:	491e      	ldr	r1, [pc, #120]	; (800fa88 <TIM2_CNT_MspDeinit+0x7c>)

	if(counter.state==COUNTER_ETR||counter.state==COUNTER_REF){
 800fa0e:	4a1f      	ldr	r2, [pc, #124]	; (800fa8c <TIM2_CNT_MspDeinit+0x80>)
	__HAL_RCC_TIM2_CLK_DISABLE();
 800fa10:	69cb      	ldr	r3, [r1, #28]
 800fa12:	f023 0301 	bic.w	r3, r3, #1
{
 800fa16:	b510      	push	{r4, lr}
	__HAL_RCC_TIM2_CLK_DISABLE();
 800fa18:	61cb      	str	r3, [r1, #28]
	if(counter.state==COUNTER_ETR||counter.state==COUNTER_REF){
 800fa1a:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fa1e:	2b01      	cmp	r3, #1
{
 800fa20:	4604      	mov	r4, r0
	if(counter.state==COUNTER_ETR||counter.state==COUNTER_REF){
 800fa22:	d021      	beq.n	800fa68 <TIM2_CNT_MspDeinit+0x5c>
 800fa24:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fa28:	2b04      	cmp	r3, #4
 800fa2a:	d01d      	beq.n	800fa68 <TIM2_CNT_MspDeinit+0x5c>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);		/* TIM2 GPIO Configuration PA0 -> TIM2_ETR */
		HAL_NVIC_DisableIRQ(DMA1_Channel2_IRQn);
		HAL_DMA_UnRegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID);
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);

	}else if(counter.state==COUNTER_IC||counter.state == COUNTER_TI){
 800fa2c:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fa30:	2b02      	cmp	r3, #2
 800fa32:	d00d      	beq.n	800fa50 <TIM2_CNT_MspDeinit+0x44>
 800fa34:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fa38:	2b03      	cmp	r3, #3
 800fa3a:	d009      	beq.n	800fa50 <TIM2_CNT_MspDeinit+0x44>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC2]);
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
	}

	__HAL_RCC_TIM2_FORCE_RESET();
 800fa3c:	4b12      	ldr	r3, [pc, #72]	; (800fa88 <TIM2_CNT_MspDeinit+0x7c>)
 800fa3e:	691a      	ldr	r2, [r3, #16]
 800fa40:	f042 0201 	orr.w	r2, r2, #1
 800fa44:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM2_RELEASE_RESET();
 800fa46:	691a      	ldr	r2, [r3, #16]
 800fa48:	f022 0201 	bic.w	r2, r2, #1
 800fa4c:	611a      	str	r2, [r3, #16]
}
 800fa4e:	bd10      	pop	{r4, pc}
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 800fa50:	2103      	movs	r1, #3
 800fa52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fa56:	f7f7 fff3 	bl	8007a40 <HAL_GPIO_DeInit>
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC2]);
 800fa5a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800fa5c:	f7f7 fc34 	bl	80072c8 <HAL_DMA_DeInit>
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 800fa60:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fa62:	f7f7 fc31 	bl	80072c8 <HAL_DMA_DeInit>
 800fa66:	e7e9      	b.n	800fa3c <TIM2_CNT_MspDeinit+0x30>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);		/* TIM2 GPIO Configuration PA0 -> TIM2_ETR */
 800fa68:	2101      	movs	r1, #1
 800fa6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fa6e:	f7f7 ffe7 	bl	8007a40 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(DMA1_Channel2_IRQn);
 800fa72:	200c      	movs	r0, #12
 800fa74:	f7f7 f936 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
		HAL_DMA_UnRegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID);
 800fa78:	2100      	movs	r1, #0
 800fa7a:	4805      	ldr	r0, [pc, #20]	; (800fa90 <TIM2_CNT_MspDeinit+0x84>)
 800fa7c:	f7f7 fe04 	bl	8007688 <HAL_DMA_UnRegisterCallback>
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 800fa80:	6a20      	ldr	r0, [r4, #32]
 800fa82:	f7f7 fc21 	bl	80072c8 <HAL_DMA_DeInit>
 800fa86:	e7d9      	b.n	800fa3c <TIM2_CNT_MspDeinit+0x30>
 800fa88:	40021000 	.word	0x40021000
 800fa8c:	20004cc8 	.word	0x20004cc8
 800fa90:	2000eac4 	.word	0x2000eac4

0800fa94 <TIM4_CNT_MspDeinit>:

void TIM4_CNT_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM4_CLK_DISABLE();
 800fa94:	4918      	ldr	r1, [pc, #96]	; (800faf8 <TIM4_CNT_MspDeinit+0x64>)

	if(counter.state==COUNTER_REF){
 800fa96:	4a19      	ldr	r2, [pc, #100]	; (800fafc <TIM4_CNT_MspDeinit+0x68>)
{
 800fa98:	b508      	push	{r3, lr}
	__HAL_RCC_TIM4_CLK_DISABLE();
 800fa9a:	69cb      	ldr	r3, [r1, #28]
 800fa9c:	f023 0304 	bic.w	r3, r3, #4
 800faa0:	61cb      	str	r3, [r1, #28]
	if(counter.state==COUNTER_REF){
 800faa2:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800faa6:	2b04      	cmp	r3, #4
 800faa8:	d01a      	beq.n	800fae0 <TIM4_CNT_MspDeinit+0x4c>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);

	} else if(counter.state==COUNTER_IC||counter.state==COUNTER_TI){
 800faaa:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800faae:	2b02      	cmp	r3, #2
 800fab0:	d012      	beq.n	800fad8 <TIM4_CNT_MspDeinit+0x44>
 800fab2:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800fab6:	2b03      	cmp	r3, #3
 800fab8:	d00e      	beq.n	800fad8 <TIM4_CNT_MspDeinit+0x44>
		HAL_NVIC_DisableIRQ(TIM4_IRQn);

	}	else if(counter.state==COUNTER_ETR){
 800faba:	f892 13b8 	ldrb.w	r1, [r2, #952]	; 0x3b8
 800fabe:	b2c9      	uxtb	r1, r1
 800fac0:	2901      	cmp	r1, #1
 800fac2:	d014      	beq.n	800faee <TIM4_CNT_MspDeinit+0x5a>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
	}

	__HAL_RCC_TIM4_FORCE_RESET();
 800fac4:	4b0c      	ldr	r3, [pc, #48]	; (800faf8 <TIM4_CNT_MspDeinit+0x64>)
 800fac6:	691a      	ldr	r2, [r3, #16]
 800fac8:	f042 0204 	orr.w	r2, r2, #4
 800facc:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_RELEASE_RESET();
 800face:	691a      	ldr	r2, [r3, #16]
 800fad0:	f022 0204 	bic.w	r2, r2, #4
 800fad4:	611a      	str	r2, [r3, #16]
}
 800fad6:	bd08      	pop	{r3, pc}
		HAL_NVIC_DisableIRQ(TIM4_IRQn);
 800fad8:	201e      	movs	r0, #30
 800fada:	f7f7 f903 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
 800fade:	e7f1      	b.n	800fac4 <TIM4_CNT_MspDeinit+0x30>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 800fae0:	f44f 7180 	mov.w	r1, #256	; 0x100
 800fae4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fae8:	f7f7 ffaa 	bl	8007a40 <HAL_GPIO_DeInit>
 800faec:	e7ea      	b.n	800fac4 <TIM4_CNT_MspDeinit+0x30>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 800faee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800faf2:	f7f7 ffa5 	bl	8007a40 <HAL_GPIO_DeInit>
 800faf6:	e7e5      	b.n	800fac4 <TIM4_CNT_MspDeinit+0x30>
 800faf8:	40021000 	.word	0x40021000
 800fafc:	20004cc8 	.word	0x20004cc8

0800fb00 <COUNTER_PeriodElapsedCallback>:
 * @params htim:	TIM handler
 * @retval None
 */
void COUNTER_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800fb00:	6803      	ldr	r3, [r0, #0]
 800fb02:	691a      	ldr	r2, [r3, #16]
 800fb04:	07d1      	lsls	r1, r2, #31
 800fb06:	d502      	bpl.n	800fb0e <COUNTER_PeriodElapsedCallback+0xe>
	{
		if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800fb08:	68da      	ldr	r2, [r3, #12]
 800fb0a:	07d2      	lsls	r2, r2, #31
 800fb0c:	d400      	bmi.n	800fb10 <COUNTER_PeriodElapsedCallback+0x10>
		{
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
			counterPeriodElapsedCallback(htim);
		}
	}
}
 800fb0e:	4770      	bx	lr
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800fb10:	f06f 0201 	mvn.w	r2, #1
 800fb14:	611a      	str	r2, [r3, #16]
			counterPeriodElapsedCallback(htim);
 800fb16:	f7f3 bec9 	b.w	80038ac <counterPeriodElapsedCallback>
 800fb1a:	bf00      	nop

0800fb1c <TIM_counter_etr_init>:
 * @params None
 * @retval None
 */
void TIM_counter_etr_init(void){
	/* Initialized as a first mode */
	__HAL_RCC_TIM2_FORCE_RESET();
 800fb1c:	4b32      	ldr	r3, [pc, #200]	; (800fbe8 <TIM_counter_etr_init+0xcc>)
 800fb1e:	691a      	ldr	r2, [r3, #16]
 800fb20:	f042 0201 	orr.w	r2, r2, #1
void TIM_counter_etr_init(void){
 800fb24:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM2_FORCE_RESET();
 800fb26:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM2_RELEASE_RESET();
 800fb28:	691a      	ldr	r2, [r3, #16]
 800fb2a:	f022 0201 	bic.w	r2, r2, #1
 800fb2e:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_FORCE_RESET();
 800fb30:	691a      	ldr	r2, [r3, #16]
 800fb32:	f042 0204 	orr.w	r2, r2, #4
 800fb36:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_RELEASE_RESET();
 800fb38:	691a      	ldr	r2, [r3, #16]
 800fb3a:	f022 0204 	bic.w	r2, r2, #4
 800fb3e:	611a      	str	r2, [r3, #16]
 * @note		HAL function for overclocking TIM2 does not work.
 * @params None
 * @retval None
 */
void TIM_doubleClockVal(void){
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fb40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb42:	01db      	lsls	r3, r3, #7
void TIM_counter_etr_init(void){
 800fb44:	b08c      	sub	sp, #48	; 0x30
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fb46:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fb4a:	d445      	bmi.n	800fbd8 <TIM_counter_etr_init+0xbc>
	}	else {
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800fb4c:	f7f8 ffa8 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fb50:	4e26      	ldr	r6, [pc, #152]	; (800fbec <TIM_counter_etr_init+0xd0>)
 800fb52:	f8c6 03c0 	str.w	r0, [r6, #960]	; 0x3c0
	htim2.Instance = TIM2;
 800fb56:	4c26      	ldr	r4, [pc, #152]	; (800fbf0 <TIM_counter_etr_init+0xd4>)
	MX_TIM4_Init();
 800fb58:	f7ff fe18 	bl	800f78c <MX_TIM4_Init>
	htim2.Init.Prescaler = 0;
 800fb5c:	2500      	movs	r5, #0
	htim2.Instance = TIM2;
 800fb5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800fb62:	f04f 33ff 	mov.w	r3, #4294967295
	HAL_TIM_Base_Init(&htim2);
 800fb66:	4620      	mov	r0, r4
	htim2.Instance = TIM2;
 800fb68:	6022      	str	r2, [r4, #0]
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800fb6a:	60e3      	str	r3, [r4, #12]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fb6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800fb70:	6125      	str	r5, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800fb72:	61a5      	str	r5, [r4, #24]
	HAL_TIM_Base_Init(&htim2);
 800fb74:	f7f9 f98c 	bl	8008e90 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800fb78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fb7c:	a903      	add	r1, sp, #12
 800fb7e:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800fb80:	9303      	str	r3, [sp, #12]
	sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800fb82:	e9cd 5504 	strd	r5, r5, [sp, #16]
	sClockSourceConfig.ClockFilter = 0;
 800fb86:	9506      	str	r5, [sp, #24]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fb88:	f7fa fb04 	bl	800a194 <HAL_TIM_ConfigClockSource>
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800fb8c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800fb90:	2330      	movs	r3, #48	; 0x30
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800fb92:	a907      	add	r1, sp, #28
 800fb94:	4620      	mov	r0, r4
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800fb96:	9207      	str	r2, [sp, #28]
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800fb98:	9308      	str	r3, [sp, #32]
	sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800fb9a:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800fb9e:	f7fa fdc5 	bl	800a72c <HAL_TIM_SlaveConfigSynchronization>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fba2:	4669      	mov	r1, sp
 800fba4:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800fba6:	9500      	str	r5, [sp, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800fba8:	9502      	str	r5, [sp, #8]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fbaa:	f7fb fdfd 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE);
 800fbae:	6823      	ldr	r3, [r4, #0]
 800fbb0:	68da      	ldr	r2, [r3, #12]
 800fbb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fbb6:	60da      	str	r2, [r3, #12]
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC2S;
 800fbb8:	699a      	ldr	r2, [r3, #24]
 800fbba:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800fbbe:	619a      	str	r2, [r3, #24]
	htim2.Instance->CCMR1 |= TIM_CCMR1_CC1S;     /* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TRC */
 800fbc0:	699a      	ldr	r2, [r3, #24]
 800fbc2:	f042 0203 	orr.w	r2, r2, #3
 800fbc6:	619a      	str	r2, [r3, #24]
	counter.tim4PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 800fbc8:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800fbcc:	f7f8 ff68 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fbd0:	f8c6 03bc 	str.w	r0, [r6, #956]	; 0x3bc
}
 800fbd4:	b00c      	add	sp, #48	; 0x30
 800fbd6:	bd70      	pop	{r4, r5, r6, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fbd8:	f7f8 ff62 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fbdc:	4e03      	ldr	r6, [pc, #12]	; (800fbec <TIM_counter_etr_init+0xd0>)
 800fbde:	0040      	lsls	r0, r0, #1
 800fbe0:	f8c6 03c0 	str.w	r0, [r6, #960]	; 0x3c0
 800fbe4:	e7b7      	b.n	800fb56 <TIM_counter_etr_init+0x3a>
 800fbe6:	bf00      	nop
 800fbe8:	40021000 	.word	0x40021000
 800fbec:	20004cc8 	.word	0x20004cc8
 800fbf0:	2000eb4c 	.word	0x2000eb4c

0800fbf4 <TIM_counter_ref_init>:
void TIM_counter_ref_init(void){
 800fbf4:	b530      	push	{r4, r5, lr}
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fbf6:	4b27      	ldr	r3, [pc, #156]	; (800fc94 <TIM_counter_ref_init+0xa0>)
 800fbf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fbfa:	01db      	lsls	r3, r3, #7
void TIM_counter_ref_init(void){
 800fbfc:	b08d      	sub	sp, #52	; 0x34
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fbfe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fc02:	d43f      	bmi.n	800fc84 <TIM_counter_ref_init+0x90>
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800fc04:	f7f8 ff4c 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fc08:	4b23      	ldr	r3, [pc, #140]	; (800fc98 <TIM_counter_ref_init+0xa4>)
 800fc0a:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
	htim2.Instance = TIM2;
 800fc0e:	4c23      	ldr	r4, [pc, #140]	; (800fc9c <TIM_counter_ref_init+0xa8>)
	MX_TIM4_Init();
 800fc10:	f7ff fdbc 	bl	800f78c <MX_TIM4_Init>
	htim2.Init.Prescaler = 0;
 800fc14:	2500      	movs	r5, #0
	htim2.Instance = TIM2;
 800fc16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800fc1a:	f04f 33ff 	mov.w	r3, #4294967295
	HAL_TIM_Base_Init(&htim2);
 800fc1e:	4620      	mov	r0, r4
	htim2.Instance = TIM2;
 800fc20:	6022      	str	r2, [r4, #0]
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800fc22:	60e3      	str	r3, [r4, #12]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fc24:	e9c4 5501 	strd	r5, r5, [r4, #4]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800fc28:	6125      	str	r5, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800fc2a:	61a5      	str	r5, [r4, #24]
	HAL_TIM_Base_Init(&htim2);
 800fc2c:	f7f9 f930 	bl	8008e90 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800fc30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fc34:	a903      	add	r1, sp, #12
 800fc36:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800fc38:	9303      	str	r3, [sp, #12]
	sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800fc3a:	e9cd 5504 	strd	r5, r5, [sp, #16]
	sClockSourceConfig.ClockFilter = 0;
 800fc3e:	9506      	str	r5, [sp, #24]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fc40:	f7fa faa8 	bl	800a194 <HAL_TIM_ConfigClockSource>
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800fc44:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800fc48:	2330      	movs	r3, #48	; 0x30
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800fc4a:	a907      	add	r1, sp, #28
 800fc4c:	4620      	mov	r0, r4
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800fc4e:	e9cd 2307 	strd	r2, r3, [sp, #28]
	sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800fc52:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800fc56:	f7fa fd69 	bl	800a72c <HAL_TIM_SlaveConfigSynchronization>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fc5a:	4620      	mov	r0, r4
 800fc5c:	4669      	mov	r1, sp
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800fc5e:	9500      	str	r5, [sp, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800fc60:	9502      	str	r5, [sp, #8]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fc62:	f7fb fda1 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE);
 800fc66:	6823      	ldr	r3, [r4, #0]
 800fc68:	68da      	ldr	r2, [r3, #12]
 800fc6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fc6e:	60da      	str	r2, [r3, #12]
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC2S;
 800fc70:	699a      	ldr	r2, [r3, #24]
 800fc72:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800fc76:	619a      	str	r2, [r3, #24]
	htim2.Instance->CCMR1 |= TIM_CCMR1_CC1S;     /* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TRC */
 800fc78:	699a      	ldr	r2, [r3, #24]
 800fc7a:	f042 0203 	orr.w	r2, r2, #3
 800fc7e:	619a      	str	r2, [r3, #24]
}
 800fc80:	b00d      	add	sp, #52	; 0x34
 800fc82:	bd30      	pop	{r4, r5, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fc84:	f7f8 ff0c 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fc88:	4b03      	ldr	r3, [pc, #12]	; (800fc98 <TIM_counter_ref_init+0xa4>)
 800fc8a:	0040      	lsls	r0, r0, #1
 800fc8c:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
 800fc90:	e7bd      	b.n	800fc0e <TIM_counter_ref_init+0x1a>
 800fc92:	bf00      	nop
 800fc94:	40021000 	.word	0x40021000
 800fc98:	20004cc8 	.word	0x20004cc8
 800fc9c:	2000eb4c 	.word	0x2000eb4c

0800fca0 <TIM_counter_ic_init>:
void TIM_counter_ic_init(void){
 800fca0:	b530      	push	{r4, r5, lr}
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fca2:	4b2d      	ldr	r3, [pc, #180]	; (800fd58 <TIM_counter_ic_init+0xb8>)
 800fca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fca6:	01db      	lsls	r3, r3, #7
void TIM_counter_ic_init(void){
 800fca8:	b08d      	sub	sp, #52	; 0x34
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fcaa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fcae:	d44b      	bmi.n	800fd48 <TIM_counter_ic_init+0xa8>
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800fcb0:	f7f8 fef6 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fcb4:	4b29      	ldr	r3, [pc, #164]	; (800fd5c <TIM_counter_ic_init+0xbc>)
 800fcb6:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
	htim2.Instance = TIM2;
 800fcba:	4c29      	ldr	r4, [pc, #164]	; (800fd60 <TIM_counter_ic_init+0xc0>)
	MX_TIM4_Init();
 800fcbc:	f7ff fd66 	bl	800f78c <MX_TIM4_Init>
	htim2.Init.Prescaler = 0;
 800fcc0:	2500      	movs	r5, #0
	htim2.Init.Period = 0xFFFFFFFF;
 800fcc2:	f04f 32ff 	mov.w	r2, #4294967295
	htim2.Instance = TIM2;
 800fcc6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800fcca:	2380      	movs	r3, #128	; 0x80
	HAL_TIM_Base_Init(&htim2);
 800fccc:	4620      	mov	r0, r4
	htim2.Init.Period = 0xFFFFFFFF;
 800fcce:	60e2      	str	r2, [r4, #12]
	htim2.Instance = TIM2;
 800fcd0:	6021      	str	r1, [r4, #0]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800fcd2:	61a3      	str	r3, [r4, #24]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fcd4:	e9c4 5501 	strd	r5, r5, [r4, #4]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800fcd8:	6125      	str	r5, [r4, #16]
	HAL_TIM_Base_Init(&htim2);
 800fcda:	f7f9 f8d9 	bl	8008e90 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800fcde:	a90c      	add	r1, sp, #48	; 0x30
 800fce0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800fce4:	f841 3d20 	str.w	r3, [r1, #-32]!
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fce8:	4620      	mov	r0, r4
 800fcea:	f7fa fa53 	bl	800a194 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(&htim2);
 800fcee:	4620      	mov	r0, r4
 800fcf0:	f7f9 fec6 	bl	8009a80 <HAL_TIM_IC_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fcf4:	a901      	add	r1, sp, #4
 800fcf6:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800fcf8:	9501      	str	r5, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800fcfa:	9503      	str	r5, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fcfc:	f7fb fd54 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800fd00:	2301      	movs	r3, #1
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800fd02:	462a      	mov	r2, r5
 800fd04:	a908      	add	r1, sp, #32
 800fd06:	4620      	mov	r0, r4
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800fd08:	9309      	str	r3, [sp, #36]	; 0x24
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800fd0a:	9508      	str	r5, [sp, #32]
	sConfigIC.ICFilter = 0;
 800fd0c:	e9cd 550a 	strd	r5, r5, [sp, #40]	; 0x28
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800fd10:	f7fa f8c8 	bl	8009ea4 <HAL_TIM_IC_ConfigChannel>
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 800fd14:	a908      	add	r1, sp, #32
 800fd16:	4620      	mov	r0, r4
 800fd18:	2204      	movs	r2, #4
 800fd1a:	f7fa f8c3 	bl	8009ea4 <HAL_TIM_IC_ConfigChannel>
	htim2.Instance->CCMR1 |= (TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0);
 800fd1e:	6823      	ldr	r3, [r4, #0]
 800fd20:	699a      	ldr	r2, [r3, #24]
 800fd22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fd26:	f042 0201 	orr.w	r2, r2, #1
 800fd2a:	619a      	str	r2, [r3, #24]
	htim2.Instance->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E);
 800fd2c:	6a1a      	ldr	r2, [r3, #32]
 800fd2e:	f042 0211 	orr.w	r2, r2, #17
 800fd32:	621a      	str	r2, [r3, #32]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1); /* Capture/Compare 1 DMA request */
 800fd34:	68da      	ldr	r2, [r3, #12]
 800fd36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fd3a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2); /* Capture/Compare 1 DMA request */
 800fd3c:	68da      	ldr	r2, [r3, #12]
 800fd3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800fd42:	60da      	str	r2, [r3, #12]
}
 800fd44:	b00d      	add	sp, #52	; 0x34
 800fd46:	bd30      	pop	{r4, r5, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fd48:	f7f8 feaa 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fd4c:	4b03      	ldr	r3, [pc, #12]	; (800fd5c <TIM_counter_ic_init+0xbc>)
 800fd4e:	0040      	lsls	r0, r0, #1
 800fd50:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
 800fd54:	e7b1      	b.n	800fcba <TIM_counter_ic_init+0x1a>
 800fd56:	bf00      	nop
 800fd58:	40021000 	.word	0x40021000
 800fd5c:	20004cc8 	.word	0x20004cc8
 800fd60:	2000eb4c 	.word	0x2000eb4c

0800fd64 <TIM_counter_ti_init>:
void TIM_counter_ti_init(void){
 800fd64:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fd66:	4b69      	ldr	r3, [pc, #420]	; (800ff0c <TIM_counter_ti_init+0x1a8>)
 800fd68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd6a:	01db      	lsls	r3, r3, #7
void TIM_counter_ti_init(void){
 800fd6c:	b08d      	sub	sp, #52	; 0x34
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fd6e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800fd72:	f100 80bd 	bmi.w	800fef0 <TIM_counter_ti_init+0x18c>
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800fd76:	f7f8 fe93 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fd7a:	4e65      	ldr	r6, [pc, #404]	; (800ff10 <TIM_counter_ti_init+0x1ac>)
 800fd7c:	f8c6 03c0 	str.w	r0, [r6, #960]	; 0x3c0
	if(counter.state == COUNTER_REF){
 800fd80:	f896 23b8 	ldrb.w	r2, [r6, #952]	; 0x3b8
	htim4.Instance = TIM4;
 800fd84:	4b63      	ldr	r3, [pc, #396]	; (800ff14 <TIM_counter_ti_init+0x1b0>)
 800fd86:	4964      	ldr	r1, [pc, #400]	; (800ff18 <TIM_counter_ti_init+0x1b4>)
 800fd88:	6019      	str	r1, [r3, #0]
	if(counter.state == COUNTER_REF){
 800fd8a:	2a04      	cmp	r2, #4
 800fd8c:	f000 80b7 	beq.w	800fefe <TIM_counter_ti_init+0x19a>
	}else if(counter.state == COUNTER_ETR){
 800fd90:	f896 23b8 	ldrb.w	r2, [r6, #952]	; 0x3b8
 800fd94:	2a01      	cmp	r2, #1
 800fd96:	d007      	beq.n	800fda8 <TIM_counter_ti_init+0x44>
	}else if((counter.state == COUNTER_IC) || counter.state == COUNTER_TI){
 800fd98:	f896 23b8 	ldrb.w	r2, [r6, #952]	; 0x3b8
 800fd9c:	2a02      	cmp	r2, #2
 800fd9e:	d003      	beq.n	800fda8 <TIM_counter_ti_init+0x44>
 800fda0:	f896 23b8 	ldrb.w	r2, [r6, #952]	; 0x3b8
 800fda4:	2a03      	cmp	r2, #3
 800fda6:	d105      	bne.n	800fdb4 <TIM_counter_ti_init+0x50>
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800fda8:	f641 411f 	movw	r1, #7199	; 0x1c1f
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800fdac:	f240 32e7 	movw	r2, #999	; 0x3e7
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800fdb0:	6059      	str	r1, [r3, #4]
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800fdb2:	60da      	str	r2, [r3, #12]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fdb4:	2400      	movs	r4, #0
	HAL_TIM_Base_Init(&htim4);
 800fdb6:	4857      	ldr	r0, [pc, #348]	; (800ff14 <TIM_counter_ti_init+0x1b0>)
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fdb8:	609c      	str	r4, [r3, #8]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800fdba:	611c      	str	r4, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800fdbc:	619c      	str	r4, [r3, #24]
	HAL_TIM_Base_Init(&htim4);
 800fdbe:	f7f9 f867 	bl	8008e90 <HAL_TIM_Base_Init>
	if(counter.state == COUNTER_REF){
 800fdc2:	f896 33b8 	ldrb.w	r3, [r6, #952]	; 0x3b8
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800fdc6:	4853      	ldr	r0, [pc, #332]	; (800ff14 <TIM_counter_ti_init+0x1b0>)
	if(counter.state == COUNTER_REF){
 800fdc8:	2b04      	cmp	r3, #4
 800fdca:	af0c      	add	r7, sp, #48	; 0x30
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800fdcc:	bf0c      	ite	eq
 800fdce:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800fdd2:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 800fdd6:	f847 3d10 	str.w	r3, [r7, #-16]!
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800fdda:	4639      	mov	r1, r7
		sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800fddc:	bf04      	itt	eq
 800fdde:	e9cd 4409 	strdeq	r4, r4, [sp, #36]	; 0x24
		sClockSourceConfig.ClockFilter = 0;
 800fde2:	940b      	streq	r4, [sp, #44]	; 0x2c
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800fde4:	f7fa f9d6 	bl	800a194 <HAL_TIM_ConfigClockSource>
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800fde8:	f896 33b8 	ldrb.w	r3, [r6, #952]	; 0x3b8
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800fdec:	2220      	movs	r2, #32
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800fdee:	2b02      	cmp	r3, #2
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800fdf0:	9204      	str	r2, [sp, #16]
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800fdf2:	f000 8089 	beq.w	800ff08 <TIM_counter_ti_init+0x1a4>
 800fdf6:	f896 33b8 	ldrb.w	r3, [r6, #952]	; 0x3b8
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800fdfa:	2b03      	cmp	r3, #3
 800fdfc:	bf0c      	ite	eq
 800fdfe:	2300      	moveq	r3, #0
 800fe00:	2380      	movne	r3, #128	; 0x80
	htim2.Instance = TIM2;
 800fe02:	4c46      	ldr	r4, [pc, #280]	; (800ff1c <TIM_counter_ti_init+0x1b8>)
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800fe04:	4843      	ldr	r0, [pc, #268]	; (800ff14 <TIM_counter_ti_init+0x1b0>)
 800fe06:	9306      	str	r3, [sp, #24]
 800fe08:	a904      	add	r1, sp, #16
 800fe0a:	f7fb fccd 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	htim2.Init.Prescaler = 0;
 800fe0e:	2500      	movs	r5, #0
	htim2.Init.Period = 0xFFFFFFFF;
 800fe10:	f04f 32ff 	mov.w	r2, #4294967295
	htim2.Instance = TIM2;
 800fe14:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800fe18:	2380      	movs	r3, #128	; 0x80
	HAL_TIM_Base_Init(&htim2);
 800fe1a:	4620      	mov	r0, r4
	htim2.Init.Period = 0xFFFFFFFF;
 800fe1c:	60e2      	str	r2, [r4, #12]
	htim2.Instance = TIM2;
 800fe1e:	6021      	str	r1, [r4, #0]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800fe20:	61a3      	str	r3, [r4, #24]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fe22:	e9c4 5501 	strd	r5, r5, [r4, #4]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800fe26:	6125      	str	r5, [r4, #16]
	HAL_TIM_Base_Init(&htim2);
 800fe28:	f7f9 f832 	bl	8008e90 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800fe2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fe30:	a904      	add	r1, sp, #16
 800fe32:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800fe34:	9304      	str	r3, [sp, #16]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800fe36:	f7fa f9ad 	bl	800a194 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(&htim2);
 800fe3a:	4620      	mov	r0, r4
 800fe3c:	f7f9 fe20 	bl	8009a80 <HAL_TIM_IC_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fe40:	a901      	add	r1, sp, #4
 800fe42:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800fe44:	9501      	str	r5, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800fe46:	9503      	str	r5, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800fe48:	f7fb fcae 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800fe4c:	2301      	movs	r3, #1
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800fe4e:	462a      	mov	r2, r5
 800fe50:	4639      	mov	r1, r7
 800fe52:	4620      	mov	r0, r4
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800fe54:	9309      	str	r3, [sp, #36]	; 0x24
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800fe56:	9508      	str	r5, [sp, #32]
	sConfigIC.ICFilter = 0;
 800fe58:	e9cd 550a 	strd	r5, r5, [sp, #40]	; 0x28
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800fe5c:	f7fa f822 	bl	8009ea4 <HAL_TIM_IC_ConfigChannel>
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 800fe60:	4639      	mov	r1, r7
 800fe62:	4620      	mov	r0, r4
 800fe64:	2204      	movs	r2, #4
 800fe66:	f7fa f81d 	bl	8009ea4 <HAL_TIM_IC_ConfigChannel>
	htim2.Instance->CCMR1 |= (TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0);
 800fe6a:	6823      	ldr	r3, [r4, #0]
void TIM_TI_Init(void)
{
	/* Do not run timer after initialization, wait for start command */
	htim2.Instance->CR1 &= ~TIM_CR1_CEN;
	/* Disable time elapse interrupt */
	HAL_TIM_Base_Stop_IT(&htim4);
 800fe6c:	4829      	ldr	r0, [pc, #164]	; (800ff14 <TIM_counter_ti_init+0x1b0>)
	htim2.Instance->CCMR1 |= (TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0);
 800fe6e:	699a      	ldr	r2, [r3, #24]
 800fe70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fe74:	f042 0201 	orr.w	r2, r2, #1
 800fe78:	619a      	str	r2, [r3, #24]
	htim2.Instance->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E);
 800fe7a:	6a1a      	ldr	r2, [r3, #32]
 800fe7c:	f042 0211 	orr.w	r2, r2, #17
 800fe80:	621a      	str	r2, [r3, #32]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1); /* Capture/Compare 1 DMA request */
 800fe82:	68da      	ldr	r2, [r3, #12]
 800fe84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fe88:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2); /* Capture/Compare 1 DMA request */
 800fe8a:	68da      	ldr	r2, [r3, #12]
 800fe8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800fe90:	60da      	str	r2, [r3, #12]
	htim2.Instance->CR1 &= ~TIM_CR1_CEN;
 800fe92:	681a      	ldr	r2, [r3, #0]
 800fe94:	f022 0201 	bic.w	r2, r2, #1
 800fe98:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&htim4);
 800fe9a:	f7f9 fa11 	bl	80092c0 <HAL_TIM_Base_Stop_IT>
	/* Disable capturing */
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 800fe9e:	6823      	ldr	r3, [r4, #0]
 800fea0:	6a1a      	ldr	r2, [r3, #32]
 800fea2:	f022 0201 	bic.w	r2, r2, #1
 800fea6:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 800fea8:	6a1a      	ldr	r2, [r3, #32]
 800feaa:	f022 0210 	bic.w	r2, r2, #16
 800feae:	621a      	str	r2, [r3, #32]
	/* Set IC1 prescaler to 1 */
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800feb0:	699a      	ldr	r2, [r3, #24]
 800feb2:	f022 020c 	bic.w	r2, r2, #12
 800feb6:	619a      	str	r2, [r3, #24]
	/* Set IC2 prescaler to 1 */
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800feb8:	699a      	ldr	r2, [r3, #24]
 800feba:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800febe:	619a      	str	r2, [r3, #24]
	/* Select the valid trigger input TI1FP1 */
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 800fec0:	689a      	ldr	r2, [r3, #8]
 800fec2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800fec6:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;
 800fec8:	689a      	ldr	r2, [r3, #8]
 800feca:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 800fece:	609a      	str	r2, [r3, #8]
	/* Configure the slave mode controller in Combined reset + trigger mode */
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 800fed0:	689a      	ldr	r2, [r3, #8]
 800fed2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800fed6:	f022 0207 	bic.w	r2, r2, #7
 800feda:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_SMS_3;
 800fedc:	689a      	ldr	r2, [r3, #8]
 800fede:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800fee2:	609a      	str	r2, [r3, #8]

	/* The very first number transfered by DMA on first event (timer triggered)
		 is random number -> throw away */
	counter.bin = BIN0;
 800fee4:	f886 53cd 	strb.w	r5, [r6, #973]	; 0x3cd
	/* AB event sequence first */
	counter.abba = BIN0;
 800fee8:	f886 53ce 	strb.w	r5, [r6, #974]	; 0x3ce
}
 800feec:	b00d      	add	sp, #52	; 0x34
 800feee:	bdf0      	pop	{r4, r5, r6, r7, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800fef0:	f7f8 fdd6 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fef4:	4e06      	ldr	r6, [pc, #24]	; (800ff10 <TIM_counter_ti_init+0x1ac>)
 800fef6:	0040      	lsls	r0, r0, #1
 800fef8:	f8c6 03c0 	str.w	r0, [r6, #960]	; 0x3c0
 800fefc:	e740      	b.n	800fd80 <TIM_counter_ti_init+0x1c>
		htim4.Init.Prescaler = 59999;
 800fefe:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800ff02:	605a      	str	r2, [r3, #4]
		htim4.Init.Period = 59999;
 800ff04:	60da      	str	r2, [r3, #12]
 800ff06:	e755      	b.n	800fdb4 <TIM_counter_ti_init+0x50>
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ff08:	2300      	movs	r3, #0
 800ff0a:	e77a      	b.n	800fe02 <TIM_counter_ti_init+0x9e>
 800ff0c:	40021000 	.word	0x40021000
 800ff10:	20004cc8 	.word	0x20004cc8
 800ff14:	2000ea84 	.word	0x2000ea84
 800ff18:	40000800 	.word	0x40000800
 800ff1c:	2000eb4c 	.word	0x2000eb4c

0800ff20 <TIM_etr_deinit>:
void TIM_etr_deinit(void){
 800ff20:	b508      	push	{r3, lr}
	HAL_TIM_Base_DeInit(&htim2);
 800ff22:	4804      	ldr	r0, [pc, #16]	; (800ff34 <TIM_etr_deinit+0x14>)
 800ff24:	f7f9 f8aa 	bl	800907c <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim4);
 800ff28:	4803      	ldr	r0, [pc, #12]	; (800ff38 <TIM_etr_deinit+0x18>)
}
 800ff2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_DeInit(&htim4);
 800ff2e:	f7f9 b8a5 	b.w	800907c <HAL_TIM_Base_DeInit>
 800ff32:	bf00      	nop
 800ff34:	2000eb4c 	.word	0x2000eb4c
 800ff38:	2000ea84 	.word	0x2000ea84

0800ff3c <TIM_ref_deinit>:
 800ff3c:	b508      	push	{r3, lr}
 800ff3e:	4804      	ldr	r0, [pc, #16]	; (800ff50 <TIM_ref_deinit+0x14>)
 800ff40:	f7f9 f89c 	bl	800907c <HAL_TIM_Base_DeInit>
 800ff44:	4803      	ldr	r0, [pc, #12]	; (800ff54 <TIM_ref_deinit+0x18>)
 800ff46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ff4a:	f7f9 b897 	b.w	800907c <HAL_TIM_Base_DeInit>
 800ff4e:	bf00      	nop
 800ff50:	2000eb4c 	.word	0x2000eb4c
 800ff54:	2000ea84 	.word	0x2000ea84

0800ff58 <TIM_ic_deinit>:
 800ff58:	b508      	push	{r3, lr}
 800ff5a:	4804      	ldr	r0, [pc, #16]	; (800ff6c <TIM_ic_deinit+0x14>)
 800ff5c:	f7f9 f88e 	bl	800907c <HAL_TIM_Base_DeInit>
 800ff60:	4803      	ldr	r0, [pc, #12]	; (800ff70 <TIM_ic_deinit+0x18>)
 800ff62:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ff66:	f7f9 b889 	b.w	800907c <HAL_TIM_Base_DeInit>
 800ff6a:	bf00      	nop
 800ff6c:	2000eb4c 	.word	0x2000eb4c
 800ff70:	2000ea84 	.word	0x2000ea84

0800ff74 <TIM_ti_deinit>:
void TIM_ti_deinit(void){
 800ff74:	b510      	push	{r4, lr}
	HAL_TIM_Base_DeInit(&htim2);
 800ff76:	4c11      	ldr	r4, [pc, #68]	; (800ffbc <TIM_ti_deinit+0x48>)
 800ff78:	4620      	mov	r0, r4
 800ff7a:	f7f9 f87f 	bl	800907c <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim4);
 800ff7e:	4810      	ldr	r0, [pc, #64]	; (800ffc0 <TIM_ti_deinit+0x4c>)
 800ff80:	f7f9 f87c 	bl	800907c <HAL_TIM_Base_DeInit>
 * @retval None
 */
void TIM_TI_Deinit(void)
{
	/* Disable capturing*/
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 800ff84:	6823      	ldr	r3, [r4, #0]
 800ff86:	6a1a      	ldr	r2, [r3, #32]
 800ff88:	f022 0201 	bic.w	r2, r2, #1
 800ff8c:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 800ff8e:	6a1a      	ldr	r2, [r3, #32]
 800ff90:	f022 0210 	bic.w	r2, r2, #16
 800ff94:	621a      	str	r2, [r3, #32]
	/* Select the active polarity for TI1FP1 (rising edge) */
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ff96:	6a1a      	ldr	r2, [r3, #32]
 800ff98:	f022 020a 	bic.w	r2, r2, #10
 800ff9c:	621a      	str	r2, [r3, #32]
	/* Select the active polarity for TI1FP2 (rising edge) */
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ff9e:	6a1a      	ldr	r2, [r3, #32]
 800ffa0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ffa4:	621a      	str	r2, [r3, #32]
	/* Unselect the trigger input */
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 800ffa6:	689a      	ldr	r2, [r3, #8]
 800ffa8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ffac:	609a      	str	r2, [r3, #8]
	/* Disable the slave mode controller */
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 800ffae:	689a      	ldr	r2, [r3, #8]
 800ffb0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ffb4:	f022 0207 	bic.w	r2, r2, #7
 800ffb8:	609a      	str	r2, [r3, #8]
}
 800ffba:	bd10      	pop	{r4, pc}
 800ffbc:	2000eb4c 	.word	0x2000eb4c
 800ffc0:	2000ea84 	.word	0x2000ea84

0800ffc4 <TIM_ETR_Start>:
{
 800ffc4:	b570      	push	{r4, r5, r6, lr}
	HAL_TIM_Base_Start(&htim2);
 800ffc6:	4d11      	ldr	r5, [pc, #68]	; (801000c <TIM_ETR_Start+0x48>)
	HAL_TIM_Base_Start(&htim4);
 800ffc8:	4e11      	ldr	r6, [pc, #68]	; (8010010 <TIM_ETR_Start+0x4c>)
	HAL_DMA_Start_IT(&hdma_tim2_up, (uint32_t)&htim2.Instance->CCR1, (uint32_t)&counter.counterEtr.buffer, 1);
 800ffca:	4c12      	ldr	r4, [pc, #72]	; (8010014 <TIM_ETR_Start+0x50>)
	HAL_TIM_Base_Start(&htim2);
 800ffcc:	4628      	mov	r0, r5
 800ffce:	f7f9 f8a5 	bl	800911c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim4);
 800ffd2:	4630      	mov	r0, r6
 800ffd4:	f7f9 f8a2 	bl	800911c <HAL_TIM_Base_Start>
	HAL_DMA_Start_IT(&hdma_tim2_up, (uint32_t)&htim2.Instance->CCR1, (uint32_t)&counter.counterEtr.buffer, 1);
 800ffd8:	6829      	ldr	r1, [r5, #0]
 800ffda:	480f      	ldr	r0, [pc, #60]	; (8010018 <TIM_ETR_Start+0x54>)
 800ffdc:	3134      	adds	r1, #52	; 0x34
 800ffde:	4622      	mov	r2, r4
 800ffe0:	2301      	movs	r3, #1
 800ffe2:	f7f7 fa41 	bl	8007468 <HAL_DMA_Start_IT>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 800ffe6:	6828      	ldr	r0, [r5, #0]
 800ffe8:	68c3      	ldr	r3, [r0, #12]
 800ffea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ffee:	60c3      	str	r3, [r0, #12]
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800fff0:	2201      	movs	r2, #1
 800fff2:	2100      	movs	r1, #0
 800fff4:	f7fa ffea 	bl	800afcc <TIM_CCxChannelCmd>
	LL_TIM_GenerateEvent_UPDATE(htim4.Instance);
 800fff8:	6832      	ldr	r2, [r6, #0]
 800fffa:	6953      	ldr	r3, [r2, #20]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800fffc:	2100      	movs	r1, #0
 800fffe:	f043 0301 	orr.w	r3, r3, #1
 8010002:	6153      	str	r3, [r2, #20]
 8010004:	f884 1020 	strb.w	r1, [r4, #32]
}
 8010008:	bd70      	pop	{r4, r5, r6, pc}
 801000a:	bf00      	nop
 801000c:	2000eb4c 	.word	0x2000eb4c
 8010010:	2000ea84 	.word	0x2000ea84
 8010014:	2000506c 	.word	0x2000506c
 8010018:	2000eac4 	.word	0x2000eac4

0801001c <TIM_ETR_Stop>:
{
 801001c:	b508      	push	{r3, lr}
	HAL_DMA_Abort_IT(&hdma_tim2_up);
 801001e:	4808      	ldr	r0, [pc, #32]	; (8010040 <TIM_ETR_Stop+0x24>)
 8010020:	f7f7 fa96 	bl	8007550 <HAL_DMA_Abort_IT>
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 8010024:	4807      	ldr	r0, [pc, #28]	; (8010044 <TIM_ETR_Stop+0x28>)
 8010026:	6802      	ldr	r2, [r0, #0]
 8010028:	68d3      	ldr	r3, [r2, #12]
 801002a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801002e:	60d3      	str	r3, [r2, #12]
	HAL_TIM_Base_Stop(&htim2);
 8010030:	f7f9 f8b6 	bl	80091a0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim4);
 8010034:	4804      	ldr	r0, [pc, #16]	; (8010048 <TIM_ETR_Stop+0x2c>)
}
 8010036:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Stop(&htim4);
 801003a:	f7f9 b8b1 	b.w	80091a0 <HAL_TIM_Base_Stop>
 801003e:	bf00      	nop
 8010040:	2000eac4 	.word	0x2000eac4
 8010044:	2000eb4c 	.word	0x2000eb4c
 8010048:	2000ea84 	.word	0x2000ea84

0801004c <TIM_IC_Start>:
{
 801004c:	b538      	push	{r3, r4, r5, lr}
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 801004e:	4c13      	ldr	r4, [pc, #76]	; (801009c <TIM_IC_Start+0x50>)
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 8010050:	4d13      	ldr	r5, [pc, #76]	; (80100a0 <TIM_IC_Start+0x54>)
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 8010052:	6821      	ldr	r1, [r4, #0]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 8010054:	4813      	ldr	r0, [pc, #76]	; (80100a4 <TIM_IC_Start+0x58>)
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 8010056:	68cb      	ldr	r3, [r1, #12]
 8010058:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801005c:	60cb      	str	r3, [r1, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2);
 801005e:	68cb      	ldr	r3, [r1, #12]
 8010060:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010064:	60cb      	str	r3, [r1, #12]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 8010066:	88eb      	ldrh	r3, [r5, #6]
 8010068:	3134      	adds	r1, #52	; 0x34
 801006a:	f105 0210 	add.w	r2, r5, #16
 801006e:	f7f7 f9b1 	bl	80073d4 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 8010072:	6821      	ldr	r1, [r4, #0]
 8010074:	892b      	ldrh	r3, [r5, #8]
 8010076:	480c      	ldr	r0, [pc, #48]	; (80100a8 <TIM_IC_Start+0x5c>)
 8010078:	f505 72e4 	add.w	r2, r5, #456	; 0x1c8
 801007c:	3138      	adds	r1, #56	; 0x38
 801007e:	f7f7 f9a9 	bl	80073d4 <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim2);
 8010082:	4620      	mov	r0, r4
 8010084:	f7f9 f84a 	bl	800911c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 8010088:	4808      	ldr	r0, [pc, #32]	; (80100ac <TIM_IC_Start+0x60>)
 801008a:	f7f9 f8d7 	bl	800923c <HAL_TIM_Base_Start_IT>
	htim2.Instance->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E);
 801008e:	6822      	ldr	r2, [r4, #0]
 8010090:	6a13      	ldr	r3, [r2, #32]
 8010092:	f043 0311 	orr.w	r3, r3, #17
 8010096:	6213      	str	r3, [r2, #32]
}
 8010098:	bd38      	pop	{r3, r4, r5, pc}
 801009a:	bf00      	nop
 801009c:	2000eb4c 	.word	0x2000eb4c
 80100a0:	20004cc8 	.word	0x20004cc8
 80100a4:	2000ea40 	.word	0x2000ea40
 80100a8:	2000eb08 	.word	0x2000eb08
 80100ac:	2000ea84 	.word	0x2000ea84

080100b0 <TIM_IC_Stop>:
{
 80100b0:	b510      	push	{r4, lr}
	htim2.Instance->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC2E);
 80100b2:	4c0e      	ldr	r4, [pc, #56]	; (80100ec <TIM_IC_Stop+0x3c>)
	HAL_DMA_Abort(&hdma_tim2_ch1);
 80100b4:	480e      	ldr	r0, [pc, #56]	; (80100f0 <TIM_IC_Stop+0x40>)
	htim2.Instance->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC2E);
 80100b6:	6822      	ldr	r2, [r4, #0]
 80100b8:	6a13      	ldr	r3, [r2, #32]
 80100ba:	f023 0311 	bic.w	r3, r3, #17
 80100be:	6213      	str	r3, [r2, #32]
	HAL_DMA_Abort(&hdma_tim2_ch1);
 80100c0:	f7f7 fa2c 	bl	800751c <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 80100c4:	480b      	ldr	r0, [pc, #44]	; (80100f4 <TIM_IC_Stop+0x44>)
 80100c6:	f7f7 fa29 	bl	800751c <HAL_DMA_Abort>
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 80100ca:	6823      	ldr	r3, [r4, #0]
	HAL_TIM_Base_Stop_IT(&htim4);
 80100cc:	480a      	ldr	r0, [pc, #40]	; (80100f8 <TIM_IC_Stop+0x48>)
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 80100ce:	68da      	ldr	r2, [r3, #12]
 80100d0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80100d4:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC2);
 80100d6:	68da      	ldr	r2, [r3, #12]
 80100d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80100dc:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Stop_IT(&htim4);
 80100de:	f7f9 f8ef 	bl	80092c0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop(&htim2);
 80100e2:	4620      	mov	r0, r4
}
 80100e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Stop(&htim2);
 80100e8:	f7f9 b85a 	b.w	80091a0 <HAL_TIM_Base_Stop>
 80100ec:	2000eb4c 	.word	0x2000eb4c
 80100f0:	2000ea40 	.word	0x2000ea40
 80100f4:	2000eb08 	.word	0x2000eb08
 80100f8:	2000ea84 	.word	0x2000ea84

080100fc <TIM_TI_Start>:
{
 80100fc:	b538      	push	{r3, r4, r5, lr}
	if(counter.abba == BIN1){
 80100fe:	4c59      	ldr	r4, [pc, #356]	; (8010264 <TIM_TI_Start+0x168>)
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 8010100:	4d59      	ldr	r5, [pc, #356]	; (8010268 <TIM_TI_Start+0x16c>)
	xStartTime = xTaskGetTickCount();
 8010102:	f7fc ffd1 	bl	800d0a8 <xTaskGetTickCount>
	if(counter.abba == BIN1){
 8010106:	f894 33ce 	ldrb.w	r3, [r4, #974]	; 0x3ce
	xStartTime = xTaskGetTickCount();
 801010a:	4a58      	ldr	r2, [pc, #352]	; (801026c <TIM_TI_Start+0x170>)
	if(counter.abba == BIN1){
 801010c:	b2db      	uxtb	r3, r3
 801010e:	2b01      	cmp	r3, #1
	xStartTime = xTaskGetTickCount();
 8010110:	6010      	str	r0, [r2, #0]
	if(counter.abba == BIN1){
 8010112:	d055      	beq.n	80101c0 <TIM_TI_Start+0xc4>
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 8010114:	6829      	ldr	r1, [r5, #0]
 8010116:	4856      	ldr	r0, [pc, #344]	; (8010270 <TIM_TI_Start+0x174>)
 8010118:	2301      	movs	r3, #1
 801011a:	3138      	adds	r1, #56	; 0x38
 801011c:	f504 72e4 	add.w	r2, r4, #456	; 0x1c8
 8010120:	f7f7 f958 	bl	80073d4 <HAL_DMA_Start>
		if(counter.tiMode==TI_MODE_EVENT_SEQUENCE_INDEP){
 8010124:	f894 33ca 	ldrb.w	r3, [r4, #970]	; 0x3ca
 8010128:	b1b3      	cbz	r3, 8010158 <TIM_TI_Start+0x5c>
	HAL_TIM_Base_Start(&htim2);
 801012a:	484f      	ldr	r0, [pc, #316]	; (8010268 <TIM_TI_Start+0x16c>)
 801012c:	f7f8 fff6 	bl	800911c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 8010130:	4850      	ldr	r0, [pc, #320]	; (8010274 <TIM_TI_Start+0x178>)
 8010132:	f7f9 f883 	bl	800923c <HAL_TIM_Base_Start_IT>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 8010136:	682b      	ldr	r3, [r5, #0]
 8010138:	68da      	ldr	r2, [r3, #12]
 801013a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801013e:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2);
 8010140:	68da      	ldr	r2, [r3, #12]
 8010142:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8010146:	60da      	str	r2, [r3, #12]
	if(counter.tiMode!=TI_MODE_EVENT_SEQUENCE_INDEP){
 8010148:	f894 23ca 	ldrb.w	r2, [r4, #970]	; 0x3ca
 801014c:	b11a      	cbz	r2, 8010156 <TIM_TI_Start+0x5a>
		htim2.Instance->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E);
 801014e:	6a1a      	ldr	r2, [r3, #32]
 8010150:	f042 0211 	orr.w	r2, r2, #17
 8010154:	621a      	str	r2, [r3, #32]
}
 8010156:	bd38      	pop	{r3, r4, r5, pc}
 8010158:	4a47      	ldr	r2, [pc, #284]	; (8010278 <TIM_TI_Start+0x17c>)
			if(counter.eventChan2==EVENT_FALLING){
 801015a:	f894 13cc 	ldrb.w	r1, [r4, #972]	; 0x3cc
 801015e:	6813      	ldr	r3, [r2, #0]
 8010160:	2901      	cmp	r1, #1
				timCcerRegCc2eVal |= (uint32_t)TIM_CCER_CC2P;
 8010162:	bf0c      	ite	eq
 8010164:	f043 0320 	orreq.w	r3, r3, #32
				timCcerRegCc2eVal &= (uint32_t)~TIM_CCER_CC2P;
 8010168:	f023 0320 	bicne.w	r3, r3, #32
 801016c:	6013      	str	r3, [r2, #0]
 * @param  none
 * @retval none
 */
void TIM_TI_ReconfigActiveEdges(void)
{
	if(counter.eventChan1==EVENT_RISING){
 801016e:	f894 13cb 	ldrb.w	r1, [r4, #971]	; 0x3cb
 8010172:	682a      	ldr	r2, [r5, #0]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010174:	6a13      	ldr	r3, [r2, #32]
	if(counter.eventChan1==EVENT_RISING){
 8010176:	2900      	cmp	r1, #0
 8010178:	d05b      	beq.n	8010232 <TIM_TI_Start+0x136>
	}else{
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 801017a:	f023 0308 	bic.w	r3, r3, #8
 801017e:	6213      	str	r3, [r2, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC1P);
 8010180:	6a13      	ldr	r3, [r2, #32]
 8010182:	f043 0302 	orr.w	r3, r3, #2
 8010186:	6213      	str	r3, [r2, #32]
	}

	if(counter.eventChan2==EVENT_RISING){
 8010188:	f894 33cc 	ldrb.w	r3, [r4, #972]	; 0x3cc
 801018c:	2b00      	cmp	r3, #0
 801018e:	d057      	beq.n	8010240 <TIM_TI_Start+0x144>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
	}else{
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 8010190:	6a13      	ldr	r3, [r2, #32]
 8010192:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010196:	6213      	str	r3, [r2, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC2P);
 8010198:	6a13      	ldr	r3, [r2, #32]
 801019a:	f043 0320 	orr.w	r3, r3, #32
 801019e:	6213      	str	r3, [r2, #32]
			HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&timCcerRegCc2eVal, (uint32_t)&(htim2.Instance->CCER), 1);  //TIM2_CCER_ADDR
 80101a0:	3220      	adds	r2, #32
 80101a2:	2301      	movs	r3, #1
 80101a4:	4934      	ldr	r1, [pc, #208]	; (8010278 <TIM_TI_Start+0x17c>)
 80101a6:	4835      	ldr	r0, [pc, #212]	; (801027c <TIM_TI_Start+0x180>)
 80101a8:	f7f7 f914 	bl	80073d4 <HAL_DMA_Start>
			htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 80101ac:	682b      	ldr	r3, [r5, #0]
 80101ae:	6a1a      	ldr	r2, [r3, #32]
 80101b0:	f022 0210 	bic.w	r2, r2, #16
 80101b4:	621a      	str	r2, [r3, #32]
			htim2.Instance->CCER |= TIM_CCER_CC1E;
 80101b6:	6a1a      	ldr	r2, [r3, #32]
 80101b8:	f042 0201 	orr.w	r2, r2, #1
 80101bc:	621a      	str	r2, [r3, #32]
 80101be:	e7b4      	b.n	801012a <TIM_TI_Start+0x2e>
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 80101c0:	6829      	ldr	r1, [r5, #0]
 80101c2:	482e      	ldr	r0, [pc, #184]	; (801027c <TIM_TI_Start+0x180>)
 80101c4:	3134      	adds	r1, #52	; 0x34
 80101c6:	f104 0210 	add.w	r2, r4, #16
 80101ca:	f7f7 f903 	bl	80073d4 <HAL_DMA_Start>
		if(counter.tiMode==TI_MODE_EVENT_SEQUENCE_INDEP){
 80101ce:	f894 33ca 	ldrb.w	r3, [r4, #970]	; 0x3ca
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d1a9      	bne.n	801012a <TIM_TI_Start+0x2e>
 80101d6:	4a2a      	ldr	r2, [pc, #168]	; (8010280 <TIM_TI_Start+0x184>)
			if(counter.eventChan1==EVENT_FALLING){
 80101d8:	f894 13cb 	ldrb.w	r1, [r4, #971]	; 0x3cb
 80101dc:	6813      	ldr	r3, [r2, #0]
 80101de:	2901      	cmp	r1, #1
				timCcerRegCc1eVal |= (uint32_t)TIM_CCER_CC1P;
 80101e0:	bf0c      	ite	eq
 80101e2:	f043 0302 	orreq.w	r3, r3, #2
				timCcerRegCc1eVal &= (uint32_t)~TIM_CCER_CC1P;
 80101e6:	f023 0302 	bicne.w	r3, r3, #2
 80101ea:	6013      	str	r3, [r2, #0]
	if(counter.eventChan1==EVENT_RISING){
 80101ec:	f894 13cb 	ldrb.w	r1, [r4, #971]	; 0x3cb
 80101f0:	682a      	ldr	r2, [r5, #0]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80101f2:	6a13      	ldr	r3, [r2, #32]
	if(counter.eventChan1==EVENT_RISING){
 80101f4:	bb49      	cbnz	r1, 801024a <TIM_TI_Start+0x14e>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80101f6:	f023 030a 	bic.w	r3, r3, #10
 80101fa:	6213      	str	r3, [r2, #32]
	if(counter.eventChan2==EVENT_RISING){
 80101fc:	f894 33cc 	ldrb.w	r3, [r4, #972]	; 0x3cc
 8010200:	b35b      	cbz	r3, 801025a <TIM_TI_Start+0x15e>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 8010202:	6a13      	ldr	r3, [r2, #32]
 8010204:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010208:	6213      	str	r3, [r2, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC2P);
 801020a:	6a13      	ldr	r3, [r2, #32]
 801020c:	f043 0320 	orr.w	r3, r3, #32
 8010210:	6213      	str	r3, [r2, #32]
			HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&timCcerRegCc1eVal, (uint32_t)&(htim2.Instance->CCER), 1);  //TIM2_CCER_ADDR
 8010212:	3220      	adds	r2, #32
 8010214:	2301      	movs	r3, #1
 8010216:	491a      	ldr	r1, [pc, #104]	; (8010280 <TIM_TI_Start+0x184>)
 8010218:	4815      	ldr	r0, [pc, #84]	; (8010270 <TIM_TI_Start+0x174>)
 801021a:	f7f7 f8db 	bl	80073d4 <HAL_DMA_Start>
			htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 801021e:	682b      	ldr	r3, [r5, #0]
 8010220:	6a1a      	ldr	r2, [r3, #32]
 8010222:	f022 0201 	bic.w	r2, r2, #1
 8010226:	621a      	str	r2, [r3, #32]
			htim2.Instance->CCER |= TIM_CCER_CC2E;
 8010228:	6a1a      	ldr	r2, [r3, #32]
 801022a:	f042 0210 	orr.w	r2, r2, #16
 801022e:	621a      	str	r2, [r3, #32]
 8010230:	e77b      	b.n	801012a <TIM_TI_Start+0x2e>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010232:	f023 030a 	bic.w	r3, r3, #10
 8010236:	6213      	str	r3, [r2, #32]
	if(counter.eventChan2==EVENT_RISING){
 8010238:	f894 33cc 	ldrb.w	r3, [r4, #972]	; 0x3cc
 801023c:	2b00      	cmp	r3, #0
 801023e:	d1a7      	bne.n	8010190 <TIM_TI_Start+0x94>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010240:	6a13      	ldr	r3, [r2, #32]
 8010242:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010246:	6213      	str	r3, [r2, #32]
 8010248:	e7aa      	b.n	80101a0 <TIM_TI_Start+0xa4>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 801024a:	f023 0308 	bic.w	r3, r3, #8
 801024e:	6213      	str	r3, [r2, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC1P);
 8010250:	6a13      	ldr	r3, [r2, #32]
 8010252:	f043 0302 	orr.w	r3, r3, #2
 8010256:	6213      	str	r3, [r2, #32]
 8010258:	e7d0      	b.n	80101fc <TIM_TI_Start+0x100>
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801025a:	6a13      	ldr	r3, [r2, #32]
 801025c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010260:	6213      	str	r3, [r2, #32]
 8010262:	e7d6      	b.n	8010212 <TIM_TI_Start+0x116>
 8010264:	20004cc8 	.word	0x20004cc8
 8010268:	2000eb4c 	.word	0x2000eb4c
 801026c:	20004cc0 	.word	0x20004cc0
 8010270:	2000eb08 	.word	0x2000eb08
 8010274:	2000ea84 	.word	0x2000ea84
 8010278:	20000014 	.word	0x20000014
 801027c:	2000ea40 	.word	0x2000ea40
 8010280:	20000010 	.word	0x20000010

08010284 <TIM_TI_Stop>:
{
 8010284:	b510      	push	{r4, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);
 8010286:	480f      	ldr	r0, [pc, #60]	; (80102c4 <TIM_TI_Stop+0x40>)
	HAL_TIM_Base_Stop(&htim2);
 8010288:	4c0f      	ldr	r4, [pc, #60]	; (80102c8 <TIM_TI_Stop+0x44>)
	HAL_DMA_Abort(&hdma_tim2_ch1);
 801028a:	f7f7 f947 	bl	800751c <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 801028e:	480f      	ldr	r0, [pc, #60]	; (80102cc <TIM_TI_Stop+0x48>)
 8010290:	f7f7 f944 	bl	800751c <HAL_DMA_Abort>
	HAL_TIM_Base_Stop_IT(&htim4);
 8010294:	480e      	ldr	r0, [pc, #56]	; (80102d0 <TIM_TI_Stop+0x4c>)
 8010296:	f7f9 f813 	bl	80092c0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop(&htim2);
 801029a:	4620      	mov	r0, r4
 801029c:	f7f8 ff80 	bl	80091a0 <HAL_TIM_Base_Stop>
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 80102a0:	6823      	ldr	r3, [r4, #0]
 80102a2:	6a1a      	ldr	r2, [r3, #32]
 80102a4:	f022 0201 	bic.w	r2, r2, #1
 80102a8:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 80102aa:	6a1a      	ldr	r2, [r3, #32]
 80102ac:	f022 0210 	bic.w	r2, r2, #16
 80102b0:	621a      	str	r2, [r3, #32]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 80102b2:	68da      	ldr	r2, [r3, #12]
 80102b4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80102b8:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC2);
 80102ba:	68da      	ldr	r2, [r3, #12]
 80102bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80102c0:	60da      	str	r2, [r3, #12]
}
 80102c2:	bd10      	pop	{r4, pc}
 80102c4:	2000ea40 	.word	0x2000ea40
 80102c8:	2000eb4c 	.word	0x2000eb4c
 80102cc:	2000eb08 	.word	0x2000eb08
 80102d0:	2000ea84 	.word	0x2000ea84

080102d4 <TIM_IC_DutyCycleDmaRestart>:
{
 80102d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);
 80102d8:	4f0d      	ldr	r7, [pc, #52]	; (8010310 <TIM_IC_DutyCycleDmaRestart+0x3c>)
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 80102da:	4c0e      	ldr	r4, [pc, #56]	; (8010314 <TIM_IC_DutyCycleDmaRestart+0x40>)
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 80102dc:	4e0e      	ldr	r6, [pc, #56]	; (8010318 <TIM_IC_DutyCycleDmaRestart+0x44>)
 80102de:	4d0f      	ldr	r5, [pc, #60]	; (801031c <TIM_IC_DutyCycleDmaRestart+0x48>)
	HAL_DMA_Abort(&hdma_tim2_ch1);
 80102e0:	4638      	mov	r0, r7
 80102e2:	f7f7 f91b 	bl	800751c <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 80102e6:	4620      	mov	r0, r4
 80102e8:	f7f7 f918 	bl	800751c <HAL_DMA_Abort>
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 80102ec:	6831      	ldr	r1, [r6, #0]
 80102ee:	462a      	mov	r2, r5
 80102f0:	4638      	mov	r0, r7
 80102f2:	3134      	adds	r1, #52	; 0x34
 80102f4:	2301      	movs	r3, #1
 80102f6:	f7f7 f86d 	bl	80073d4 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 80102fa:	6831      	ldr	r1, [r6, #0]
 80102fc:	f505 72dc 	add.w	r2, r5, #440	; 0x1b8
 8010300:	4620      	mov	r0, r4
 8010302:	3138      	adds	r1, #56	; 0x38
 8010304:	2301      	movs	r3, #1
}
 8010306:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 801030a:	f7f7 b863 	b.w	80073d4 <HAL_DMA_Start>
 801030e:	bf00      	nop
 8010310:	2000ea40 	.word	0x2000ea40
 8010314:	2000eb08 	.word	0x2000eb08
 8010318:	2000eb4c 	.word	0x2000eb4c
 801031c:	20004cd8 	.word	0x20004cd8

08010320 <TIM_IC_DutyCycle_Init>:
{
 8010320:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop_IT(&htim4);
 8010322:	4836      	ldr	r0, [pc, #216]	; (80103fc <TIM_IC_DutyCycle_Init+0xdc>)
 8010324:	f7f8 ffcc 	bl	80092c0 <HAL_TIM_Base_Stop_IT>
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 8010328:	4b35      	ldr	r3, [pc, #212]	; (8010400 <TIM_IC_DutyCycle_Init+0xe0>)
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){
 801032a:	4936      	ldr	r1, [pc, #216]	; (8010404 <TIM_IC_DutyCycle_Init+0xe4>)
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	6a1a      	ldr	r2, [r3, #32]
 8010330:	f022 0201 	bic.w	r2, r2, #1
 8010334:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 8010336:	6a1a      	ldr	r2, [r3, #32]
 8010338:	f022 0210 	bic.w	r2, r2, #16
 801033c:	621a      	str	r2, [r3, #32]
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){
 801033e:	f891 23c8 	ldrb.w	r2, [r1, #968]	; 0x3c8
 8010342:	2a01      	cmp	r2, #1
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8010344:	699a      	ldr	r2, [r3, #24]
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){
 8010346:	d031      	beq.n	80103ac <TIM_IC_DutyCycle_Init+0x8c>
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8010348:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 801034c:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC1S;
 801034e:	699a      	ldr	r2, [r3, #24]
 8010350:	f022 0203 	bic.w	r2, r2, #3
 8010354:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 |= TIM_CCMR1_CC1S_1;
 8010356:	699a      	ldr	r2, [r3, #24]
 8010358:	f042 0202 	orr.w	r2, r2, #2
 801035c:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 801035e:	6a1a      	ldr	r2, [r3, #32]
 8010360:	f022 0208 	bic.w	r2, r2, #8
 8010364:	621a      	str	r2, [r3, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC1P);
 8010366:	6a1a      	ldr	r2, [r3, #32]
 8010368:	f042 0202 	orr.w	r2, r2, #2
 801036c:	621a      	str	r2, [r3, #32]
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC2S;
 801036e:	699a      	ldr	r2, [r3, #24]
 8010370:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8010374:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 |= TIM_CCMR1_CC2S_0;
 8010376:	699a      	ldr	r2, [r3, #24]
 8010378:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801037c:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801037e:	6a1a      	ldr	r2, [r3, #32]
 8010380:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8010384:	621a      	str	r2, [r3, #32]
		htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 8010386:	689a      	ldr	r2, [r3, #8]
 8010388:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 801038c:	609a      	str	r2, [r3, #8]
		htim2.Instance->SMCR |= TIM_SMCR_TS_1 | TIM_SMCR_TS_2;
 801038e:	689a      	ldr	r2, [r3, #8]
 8010390:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8010394:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 8010396:	689a      	ldr	r2, [r3, #8]
 8010398:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 801039c:	f022 0207 	bic.w	r2, r2, #7
 80103a0:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_SMS_2;
 80103a2:	689a      	ldr	r2, [r3, #8]
 80103a4:	f042 0204 	orr.w	r2, r2, #4
 80103a8:	609a      	str	r2, [r3, #8]
}
 80103aa:	bd08      	pop	{r3, pc}
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80103ac:	f022 020c 	bic.w	r2, r2, #12
 80103b0:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC1S;
 80103b2:	699a      	ldr	r2, [r3, #24]
 80103b4:	f022 0203 	bic.w	r2, r2, #3
 80103b8:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 |= TIM_CCMR1_CC1S_0;
 80103ba:	699a      	ldr	r2, [r3, #24]
 80103bc:	f042 0201 	orr.w	r2, r2, #1
 80103c0:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80103c2:	6a1a      	ldr	r2, [r3, #32]
 80103c4:	f022 020a 	bic.w	r2, r2, #10
 80103c8:	621a      	str	r2, [r3, #32]
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC2S;
 80103ca:	699a      	ldr	r2, [r3, #24]
 80103cc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80103d0:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCMR1 |= TIM_CCMR1_CC2S_1;
 80103d2:	699a      	ldr	r2, [r3, #24]
 80103d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80103d8:	619a      	str	r2, [r3, #24]
		htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 80103da:	6a1a      	ldr	r2, [r3, #32]
 80103dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80103e0:	621a      	str	r2, [r3, #32]
		htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC2P);
 80103e2:	6a1a      	ldr	r2, [r3, #32]
 80103e4:	f042 0220 	orr.w	r2, r2, #32
 80103e8:	621a      	str	r2, [r3, #32]
		htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 80103ea:	689a      	ldr	r2, [r3, #8]
 80103ec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80103f0:	609a      	str	r2, [r3, #8]
		htim2.Instance->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;
 80103f2:	689a      	ldr	r2, [r3, #8]
 80103f4:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 80103f8:	609a      	str	r2, [r3, #8]
 80103fa:	e7cc      	b.n	8010396 <TIM_IC_DutyCycle_Init+0x76>
 80103fc:	2000ea84 	.word	0x2000ea84
 8010400:	2000eb4c 	.word	0x2000eb4c
 8010404:	20004cc8 	.word	0x20004cc8

08010408 <TIM_IC_DutyCycle_Deinit>:
{
 8010408:	b538      	push	{r3, r4, r5, lr}
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC1S;
 801040a:	4c25      	ldr	r4, [pc, #148]	; (80104a0 <TIM_IC_DutyCycle_Deinit+0x98>)
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 801040c:	4d25      	ldr	r5, [pc, #148]	; (80104a4 <TIM_IC_DutyCycle_Deinit+0x9c>)
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC1S;
 801040e:	6821      	ldr	r1, [r4, #0]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 8010410:	4825      	ldr	r0, [pc, #148]	; (80104a8 <TIM_IC_DutyCycle_Deinit+0xa0>)
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC1S;
 8010412:	698b      	ldr	r3, [r1, #24]
 8010414:	f023 0303 	bic.w	r3, r3, #3
 8010418:	618b      	str	r3, [r1, #24]
	htim2.Instance->CCMR1 |= TIM_CCMR1_CC1S_0;
 801041a:	698b      	ldr	r3, [r1, #24]
 801041c:	f043 0301 	orr.w	r3, r3, #1
 8010420:	618b      	str	r3, [r1, #24]
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010422:	6a0b      	ldr	r3, [r1, #32]
 8010424:	f023 030a 	bic.w	r3, r3, #10
 8010428:	620b      	str	r3, [r1, #32]
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_CC2S;
 801042a:	698b      	ldr	r3, [r1, #24]
 801042c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010430:	618b      	str	r3, [r1, #24]
	htim2.Instance->CCMR1 |= TIM_CCMR1_CC2S_0;
 8010432:	698b      	ldr	r3, [r1, #24]
 8010434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010438:	618b      	str	r3, [r1, #24]
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801043a:	6a0b      	ldr	r3, [r1, #32]
 801043c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010440:	620b      	str	r3, [r1, #32]
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 8010442:	688b      	ldr	r3, [r1, #8]
 8010444:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010448:	608b      	str	r3, [r1, #8]
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 801044a:	688b      	ldr	r3, [r1, #8]
 801044c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010450:	f023 0307 	bic.w	r3, r3, #7
 8010454:	608b      	str	r3, [r1, #8]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 8010456:	88eb      	ldrh	r3, [r5, #6]
 8010458:	3134      	adds	r1, #52	; 0x34
 801045a:	f105 0210 	add.w	r2, r5, #16
 801045e:	f7f6 ffb9 	bl	80073d4 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 8010462:	6821      	ldr	r1, [r4, #0]
 8010464:	892b      	ldrh	r3, [r5, #8]
 8010466:	4811      	ldr	r0, [pc, #68]	; (80104ac <TIM_IC_DutyCycle_Deinit+0xa4>)
 8010468:	f505 72e4 	add.w	r2, r5, #456	; 0x1c8
 801046c:	3138      	adds	r1, #56	; 0x38
 801046e:	f7f6 ffb1 	bl	80073d4 <HAL_DMA_Start>
	htim2.Instance->DIER |= TIM_DIER_CC1DE;
 8010472:	6823      	ldr	r3, [r4, #0]
	HAL_TIM_Base_Start_IT(&htim4);
 8010474:	480e      	ldr	r0, [pc, #56]	; (80104b0 <TIM_IC_DutyCycle_Deinit+0xa8>)
	htim2.Instance->DIER |= TIM_DIER_CC1DE;
 8010476:	68da      	ldr	r2, [r3, #12]
 8010478:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801047c:	60da      	str	r2, [r3, #12]
	htim2.Instance->DIER |= TIM_DIER_CC2DE;
 801047e:	68da      	ldr	r2, [r3, #12]
 8010480:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8010484:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start_IT(&htim4);
 8010486:	f7f8 fed9 	bl	800923c <HAL_TIM_Base_Start_IT>
	htim2.Instance->CCER |= TIM_CCER_CC1E;
 801048a:	6823      	ldr	r3, [r4, #0]
 801048c:	6a1a      	ldr	r2, [r3, #32]
 801048e:	f042 0201 	orr.w	r2, r2, #1
 8010492:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER |= TIM_CCER_CC2E;
 8010494:	6a1a      	ldr	r2, [r3, #32]
 8010496:	f042 0210 	orr.w	r2, r2, #16
 801049a:	621a      	str	r2, [r3, #32]
}
 801049c:	bd38      	pop	{r3, r4, r5, pc}
 801049e:	bf00      	nop
 80104a0:	2000eb4c 	.word	0x2000eb4c
 80104a4:	20004cc8 	.word	0x20004cc8
 80104a8:	2000ea40 	.word	0x2000ea40
 80104ac:	2000eb08 	.word	0x2000eb08
 80104b0:	2000ea84 	.word	0x2000ea84

080104b4 <TIM_IC_DutyCycle_Start>:
{
 80104b4:	b538      	push	{r3, r4, r5, lr}
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 80104b6:	4d16      	ldr	r5, [pc, #88]	; (8010510 <TIM_IC_DutyCycle_Start+0x5c>)
 80104b8:	4c16      	ldr	r4, [pc, #88]	; (8010514 <TIM_IC_DutyCycle_Start+0x60>)
 80104ba:	6829      	ldr	r1, [r5, #0]
 80104bc:	4816      	ldr	r0, [pc, #88]	; (8010518 <TIM_IC_DutyCycle_Start+0x64>)
 80104be:	3134      	adds	r1, #52	; 0x34
 80104c0:	4622      	mov	r2, r4
 80104c2:	2301      	movs	r3, #1
 80104c4:	f7f6 ff86 	bl	80073d4 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 80104c8:	6829      	ldr	r1, [r5, #0]
 80104ca:	4814      	ldr	r0, [pc, #80]	; (801051c <TIM_IC_DutyCycle_Start+0x68>)
 80104cc:	3138      	adds	r1, #56	; 0x38
 80104ce:	f504 72dc 	add.w	r2, r4, #440	; 0x1b8
 80104d2:	2301      	movs	r3, #1
 80104d4:	f7f6 ff7e 	bl	80073d4 <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim2);
 80104d8:	4628      	mov	r0, r5
 80104da:	f7f8 fe1f 	bl	800911c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 80104de:	4810      	ldr	r0, [pc, #64]	; (8010520 <TIM_IC_DutyCycle_Start+0x6c>)
 80104e0:	f7f8 feac 	bl	800923c <HAL_TIM_Base_Start_IT>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 80104e4:	682b      	ldr	r3, [r5, #0]
 80104e6:	68da      	ldr	r2, [r3, #12]
 80104e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80104ec:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2);
 80104ee:	68da      	ldr	r2, [r3, #12]
 80104f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80104f4:	60da      	str	r2, [r3, #12]
	htim2.Instance->CCER |= TIM_CCER_CC2E;
 80104f6:	6a1a      	ldr	r2, [r3, #32]
 80104f8:	f042 0210 	orr.w	r2, r2, #16
 80104fc:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER |= TIM_CCER_CC1E;
 80104fe:	6a1a      	ldr	r2, [r3, #32]
	counter.bin = BIN0;
 8010500:	2100      	movs	r1, #0
	htim2.Instance->CCER |= TIM_CCER_CC1E;
 8010502:	f042 0201 	orr.w	r2, r2, #1
 8010506:	621a      	str	r2, [r3, #32]
	counter.bin = BIN0;
 8010508:	f884 13bd 	strb.w	r1, [r4, #957]	; 0x3bd
}
 801050c:	bd38      	pop	{r3, r4, r5, pc}
 801050e:	bf00      	nop
 8010510:	2000eb4c 	.word	0x2000eb4c
 8010514:	20004cd8 	.word	0x20004cd8
 8010518:	2000ea40 	.word	0x2000ea40
 801051c:	2000eb08 	.word	0x2000eb08
 8010520:	2000ea84 	.word	0x2000ea84

08010524 <TIM_IC_DutyCycle_Stop>:
{
 8010524:	b508      	push	{r3, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);
 8010526:	480c      	ldr	r0, [pc, #48]	; (8010558 <TIM_IC_DutyCycle_Stop+0x34>)
 8010528:	f7f6 fff8 	bl	800751c <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 801052c:	480b      	ldr	r0, [pc, #44]	; (801055c <TIM_IC_DutyCycle_Stop+0x38>)
 801052e:	f7f6 fff5 	bl	800751c <HAL_DMA_Abort>
	htim2.Instance->CCER &= ~TIM_CCER_CC1E;
 8010532:	4b0b      	ldr	r3, [pc, #44]	; (8010560 <TIM_IC_DutyCycle_Stop+0x3c>)
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	6a1a      	ldr	r2, [r3, #32]
 8010538:	f022 0201 	bic.w	r2, r2, #1
 801053c:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER &= ~TIM_CCER_CC2E;
 801053e:	6a1a      	ldr	r2, [r3, #32]
 8010540:	f022 0210 	bic.w	r2, r2, #16
 8010544:	621a      	str	r2, [r3, #32]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 8010546:	68da      	ldr	r2, [r3, #12]
 8010548:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 801054c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC2);
 801054e:	68da      	ldr	r2, [r3, #12]
 8010550:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010554:	60da      	str	r2, [r3, #12]
}
 8010556:	bd08      	pop	{r3, pc}
 8010558:	2000ea40 	.word	0x2000ea40
 801055c:	2000eb08 	.word	0x2000eb08
 8010560:	2000eb4c 	.word	0x2000eb4c

08010564 <TIM_ETRP_Config>:
	uint32_t smcr = htim2.Instance->SMCR;
 8010564:	4b34      	ldr	r3, [pc, #208]	; (8010638 <TIM_ETRP_Config+0xd4>)
{
 8010566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t smcr = htim2.Instance->SMCR;
 801056a:	681c      	ldr	r4, [r3, #0]
	if(freq < (counter.tim2PrphClk / 4)){
 801056c:	4d33      	ldr	r5, [pc, #204]	; (801063c <TIM_ETRP_Config+0xd8>)
	uint32_t smcr = htim2.Instance->SMCR;
 801056e:	f8d4 8008 	ldr.w	r8, [r4, #8]
	if(freq < (counter.tim2PrphClk / 4)){
 8010572:	f8d5 03c0 	ldr.w	r0, [r5, #960]	; 0x3c0
{
 8010576:	ec57 6b10 	vmov	r6, r7, d0
	if(freq < (counter.tim2PrphClk / 4)){
 801057a:	0880      	lsrs	r0, r0, #2
 801057c:	f7ef ff7a 	bl	8000474 <__aeabi_ui2d>
 8010580:	4632      	mov	r2, r6
 8010582:	463b      	mov	r3, r7
 8010584:	f7f0 fa80 	bl	8000a88 <__aeabi_dcmpgt>
 8010588:	2800      	cmp	r0, #0
 801058a:	d142      	bne.n	8010612 <TIM_ETRP_Config+0xae>
	} else if ((freq >= (counter.tim2PrphClk / 4)) && freq < ((counter.tim2PrphClk / 2))){
 801058c:	f8d5 03c0 	ldr.w	r0, [r5, #960]	; 0x3c0
 8010590:	0880      	lsrs	r0, r0, #2
 8010592:	f7ef ff6f 	bl	8000474 <__aeabi_ui2d>
 8010596:	4632      	mov	r2, r6
 8010598:	463b      	mov	r3, r7
 801059a:	f408 5840 	and.w	r8, r8, #12288	; 0x3000
 801059e:	f7f0 fa5f 	bl	8000a60 <__aeabi_dcmple>
 80105a2:	b9f8      	cbnz	r0, 80105e4 <TIM_ETRP_Config+0x80>
	} else if ((freq >= (counter.tim2PrphClk / 2)) && (freq < (counter.tim2PrphClk))) {
 80105a4:	f8d5 03c0 	ldr.w	r0, [r5, #960]	; 0x3c0
 80105a8:	0840      	lsrs	r0, r0, #1
 80105aa:	f7ef ff63 	bl	8000474 <__aeabi_ui2d>
 80105ae:	4632      	mov	r2, r6
 80105b0:	463b      	mov	r3, r7
 80105b2:	f7f0 fa55 	bl	8000a60 <__aeabi_dcmple>
 80105b6:	b140      	cbz	r0, 80105ca <TIM_ETRP_Config+0x66>
 80105b8:	f8d5 03c0 	ldr.w	r0, [r5, #960]	; 0x3c0
 80105bc:	f7ef ff5a 	bl	8000474 <__aeabi_ui2d>
 80105c0:	4632      	mov	r2, r6
 80105c2:	463b      	mov	r3, r7
 80105c4:	f7f0 fa60 	bl	8000a88 <__aeabi_dcmpgt>
 80105c8:	bb48      	cbnz	r0, 801061e <TIM_ETRP_Config+0xba>
		if ((smcr & TIM_SMCR_ETPS) != TIM_SMCR_ETPS){
 80105ca:	f5b8 5f40 	cmp.w	r8, #12288	; 0x3000
 80105ce:	d007      	beq.n	80105e0 <TIM_ETRP_Config+0x7c>
			htim2.Instance->SMCR &= ~TIM_SMCR_ETPS;
 80105d0:	68a3      	ldr	r3, [r4, #8]
 80105d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80105d6:	60a3      	str	r3, [r4, #8]
			htim2.Instance->SMCR |= TIM_SMCR_ETPS;													/* Set ETR prescaler to 8 */
 80105d8:	68a3      	ldr	r3, [r4, #8]
 80105da:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80105de:	60a3      	str	r3, [r4, #8]
}
 80105e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if ((freq >= (counter.tim2PrphClk / 4)) && freq < ((counter.tim2PrphClk / 2))){
 80105e4:	f8d5 03c0 	ldr.w	r0, [r5, #960]	; 0x3c0
 80105e8:	0840      	lsrs	r0, r0, #1
 80105ea:	f7ef ff43 	bl	8000474 <__aeabi_ui2d>
 80105ee:	4632      	mov	r2, r6
 80105f0:	463b      	mov	r3, r7
 80105f2:	f7f0 fa49 	bl	8000a88 <__aeabi_dcmpgt>
 80105f6:	2800      	cmp	r0, #0
 80105f8:	d0d4      	beq.n	80105a4 <TIM_ETRP_Config+0x40>
		if ((smcr & TIM_SMCR_ETPS) != TIM_SMCR_ETPS_0){
 80105fa:	f5b8 5f80 	cmp.w	r8, #4096	; 0x1000
 80105fe:	d0ef      	beq.n	80105e0 <TIM_ETRP_Config+0x7c>
			htim2.Instance->SMCR &= ~TIM_SMCR_ETPS;
 8010600:	68a3      	ldr	r3, [r4, #8]
 8010602:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8010606:	60a3      	str	r3, [r4, #8]
			htim2.Instance->SMCR |= TIM_SMCR_ETPS_0;												/* Set ETR prescaler to 2 */
 8010608:	68a3      	ldr	r3, [r4, #8]
 801060a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 801060e:	60a3      	str	r3, [r4, #8]
 8010610:	e7e6      	b.n	80105e0 <TIM_ETRP_Config+0x7c>
		htim2.Instance->SMCR &= ~TIM_SMCR_ETPS;													/* Set ETR prescaler to 1 */
 8010612:	68a3      	ldr	r3, [r4, #8]
 8010614:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8010618:	60a3      	str	r3, [r4, #8]
}
 801061a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if ((smcr & TIM_SMCR_ETPS) != TIM_SMCR_ETPS_1){
 801061e:	f5b8 5f00 	cmp.w	r8, #8192	; 0x2000
 8010622:	d0dd      	beq.n	80105e0 <TIM_ETRP_Config+0x7c>
			htim2.Instance->SMCR &= ~TIM_SMCR_ETPS;
 8010624:	68a3      	ldr	r3, [r4, #8]
 8010626:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 801062a:	60a3      	str	r3, [r4, #8]
			htim2.Instance->SMCR |= TIM_SMCR_ETPS_1;												/* Set ETR prescaler to 4 */
 801062c:	68a3      	ldr	r3, [r4, #8]
 801062e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8010632:	60a3      	str	r3, [r4, #8]
 8010634:	e7d4      	b.n	80105e0 <TIM_ETRP_Config+0x7c>
 8010636:	bf00      	nop
 8010638:	2000eb4c 	.word	0x2000eb4c
 801063c:	20004cc8 	.word	0x20004cc8

08010640 <TIM_IC1_PSC_Config>:
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8010640:	4b0e      	ldr	r3, [pc, #56]	; (801067c <TIM_IC1_PSC_Config+0x3c>)
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	699a      	ldr	r2, [r3, #24]
 8010646:	f022 020c 	bic.w	r2, r2, #12
 801064a:	619a      	str	r2, [r3, #24]
	switch(prescVal){
 801064c:	2804      	cmp	r0, #4
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC1PSC_1; break;
 801064e:	699a      	ldr	r2, [r3, #24]
	switch(prescVal){
 8010650:	d00f      	beq.n	8010672 <TIM_IC1_PSC_Config+0x32>
 8010652:	2808      	cmp	r0, #8
 8010654:	d009      	beq.n	801066a <TIM_IC1_PSC_Config+0x2a>
 8010656:	2802      	cmp	r0, #2
 8010658:	d003      	beq.n	8010662 <TIM_IC1_PSC_Config+0x22>
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC; break;
 801065a:	f022 020c 	bic.w	r2, r2, #12
 801065e:	619a      	str	r2, [r3, #24]
}
 8010660:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC1PSC_0; break;
 8010662:	f042 0204 	orr.w	r2, r2, #4
 8010666:	619a      	str	r2, [r3, #24]
 8010668:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC1PSC; break;
 801066a:	f042 020c 	orr.w	r2, r2, #12
 801066e:	619a      	str	r2, [r3, #24]
 8010670:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC1PSC_1; break;
 8010672:	f042 0208 	orr.w	r2, r2, #8
 8010676:	619a      	str	r2, [r3, #24]
 8010678:	4770      	bx	lr
 801067a:	bf00      	nop
 801067c:	2000eb4c 	.word	0x2000eb4c

08010680 <TIM_IC2_PSC_Config>:
	htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8010680:	4b0e      	ldr	r3, [pc, #56]	; (80106bc <TIM_IC2_PSC_Config+0x3c>)
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	699a      	ldr	r2, [r3, #24]
 8010686:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 801068a:	619a      	str	r2, [r3, #24]
	switch(prescVal){
 801068c:	2804      	cmp	r0, #4
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC2PSC_1; break;
 801068e:	699a      	ldr	r2, [r3, #24]
	switch(prescVal){
 8010690:	d00f      	beq.n	80106b2 <TIM_IC2_PSC_Config+0x32>
 8010692:	2808      	cmp	r0, #8
 8010694:	d009      	beq.n	80106aa <TIM_IC2_PSC_Config+0x2a>
 8010696:	2802      	cmp	r0, #2
 8010698:	d003      	beq.n	80106a2 <TIM_IC2_PSC_Config+0x22>
		htim2.Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC; break;
 801069a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 801069e:	619a      	str	r2, [r3, #24]
}
 80106a0:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC2PSC_0; break;
 80106a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80106a6:	619a      	str	r2, [r3, #24]
 80106a8:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC2PSC; break;
 80106aa:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
 80106ae:	619a      	str	r2, [r3, #24]
 80106b0:	4770      	bx	lr
		htim2.Instance->CCMR1 |= TIM_CCMR1_IC2PSC_1; break;
 80106b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80106b6:	619a      	str	r2, [r3, #24]
 80106b8:	4770      	bx	lr
 80106ba:	bf00      	nop
 80106bc:	2000eb4c 	.word	0x2000eb4c

080106c0 <TIM_IC1_RisingFalling>:
	htim2.Instance->CCER |= (TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80106c0:	4b03      	ldr	r3, [pc, #12]	; (80106d0 <TIM_IC1_RisingFalling+0x10>)
 80106c2:	681a      	ldr	r2, [r3, #0]
 80106c4:	6a13      	ldr	r3, [r2, #32]
 80106c6:	f043 030a 	orr.w	r3, r3, #10
 80106ca:	6213      	str	r3, [r2, #32]
}
 80106cc:	4770      	bx	lr
 80106ce:	bf00      	nop
 80106d0:	2000eb4c 	.word	0x2000eb4c

080106d4 <TIM_IC1_RisingOnly>:
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80106d4:	4b03      	ldr	r3, [pc, #12]	; (80106e4 <TIM_IC1_RisingOnly+0x10>)
 80106d6:	681a      	ldr	r2, [r3, #0]
 80106d8:	6a13      	ldr	r3, [r2, #32]
 80106da:	f023 030a 	bic.w	r3, r3, #10
 80106de:	6213      	str	r3, [r2, #32]
}
 80106e0:	4770      	bx	lr
 80106e2:	bf00      	nop
 80106e4:	2000eb4c 	.word	0x2000eb4c

080106e8 <TIM_IC1_FallingOnly>:
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 80106e8:	4b05      	ldr	r3, [pc, #20]	; (8010700 <TIM_IC1_FallingOnly+0x18>)
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	6a1a      	ldr	r2, [r3, #32]
 80106ee:	f022 0208 	bic.w	r2, r2, #8
 80106f2:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC1P);
 80106f4:	6a1a      	ldr	r2, [r3, #32]
 80106f6:	f042 0202 	orr.w	r2, r2, #2
 80106fa:	621a      	str	r2, [r3, #32]
}
 80106fc:	4770      	bx	lr
 80106fe:	bf00      	nop
 8010700:	2000eb4c 	.word	0x2000eb4c

08010704 <TIM_IC2_RisingFalling>:
	htim2.Instance->CCER |= (TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010704:	4b03      	ldr	r3, [pc, #12]	; (8010714 <TIM_IC2_RisingFalling+0x10>)
 8010706:	681a      	ldr	r2, [r3, #0]
 8010708:	6a13      	ldr	r3, [r2, #32]
 801070a:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 801070e:	6213      	str	r3, [r2, #32]
}
 8010710:	4770      	bx	lr
 8010712:	bf00      	nop
 8010714:	2000eb4c 	.word	0x2000eb4c

08010718 <TIM_IC2_RisingOnly>:
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010718:	4b03      	ldr	r3, [pc, #12]	; (8010728 <TIM_IC2_RisingOnly+0x10>)
 801071a:	681a      	ldr	r2, [r3, #0]
 801071c:	6a13      	ldr	r3, [r2, #32]
 801071e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010722:	6213      	str	r3, [r2, #32]
}
 8010724:	4770      	bx	lr
 8010726:	bf00      	nop
 8010728:	2000eb4c 	.word	0x2000eb4c

0801072c <TIM_IC2_FallingOnly>:
	htim2.Instance->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 801072c:	4b05      	ldr	r3, [pc, #20]	; (8010744 <TIM_IC2_FallingOnly+0x18>)
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	6a1a      	ldr	r2, [r3, #32]
 8010732:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010736:	621a      	str	r2, [r3, #32]
	htim2.Instance->CCER |= (uint16_t)(TIM_CCER_CC2P);
 8010738:	6a1a      	ldr	r2, [r3, #32]
 801073a:	f042 0220 	orr.w	r2, r2, #32
 801073e:	621a      	str	r2, [r3, #32]
}
 8010740:	4770      	bx	lr
 8010742:	bf00      	nop
 8010744:	2000eb4c 	.word	0x2000eb4c

08010748 <TIM_TI_Sequence_AB>:
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 8010748:	4b0c      	ldr	r3, [pc, #48]	; (801077c <TIM_TI_Sequence_AB+0x34>)
	counter.abba = BIN0;
 801074a:	490d      	ldr	r1, [pc, #52]	; (8010780 <TIM_TI_Sequence_AB+0x38>)
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 801074c:	681b      	ldr	r3, [r3, #0]
 801074e:	689a      	ldr	r2, [r3, #8]
 8010750:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8010754:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;
 8010756:	689a      	ldr	r2, [r3, #8]
 8010758:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 801075c:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 801075e:	689a      	ldr	r2, [r3, #8]
 8010760:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8010764:	f022 0207 	bic.w	r2, r2, #7
 8010768:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_SMS_3;
 801076a:	689a      	ldr	r2, [r3, #8]
	counter.abba = BIN0;
 801076c:	2000      	movs	r0, #0
	htim2.Instance->SMCR |= TIM_SMCR_SMS_3;
 801076e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8010772:	609a      	str	r2, [r3, #8]
	counter.abba = BIN0;
 8010774:	f881 03ce 	strb.w	r0, [r1, #974]	; 0x3ce
}
 8010778:	4770      	bx	lr
 801077a:	bf00      	nop
 801077c:	2000eb4c 	.word	0x2000eb4c
 8010780:	20004cc8 	.word	0x20004cc8

08010784 <TIM_TI_Sequence_BA>:
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 8010784:	4b0c      	ldr	r3, [pc, #48]	; (80107b8 <TIM_TI_Sequence_BA+0x34>)
	counter.abba = BIN1;
 8010786:	490d      	ldr	r1, [pc, #52]	; (80107bc <TIM_TI_Sequence_BA+0x38>)
	htim2.Instance->SMCR &= ~TIM_SMCR_TS;
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	689a      	ldr	r2, [r3, #8]
 801078c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8010790:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_TS_1 | TIM_SMCR_TS_2;
 8010792:	689a      	ldr	r2, [r3, #8]
 8010794:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8010798:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR &= ~TIM_SMCR_SMS;
 801079a:	689a      	ldr	r2, [r3, #8]
 801079c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80107a0:	f022 0207 	bic.w	r2, r2, #7
 80107a4:	609a      	str	r2, [r3, #8]
	htim2.Instance->SMCR |= TIM_SMCR_SMS_3;
 80107a6:	689a      	ldr	r2, [r3, #8]
	counter.abba = BIN1;
 80107a8:	2001      	movs	r0, #1
	htim2.Instance->SMCR |= TIM_SMCR_SMS_3;
 80107aa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80107ae:	609a      	str	r2, [r3, #8]
	counter.abba = BIN1;
 80107b0:	f881 03ce 	strb.w	r0, [r1, #974]	; 0x3ce
}
 80107b4:	4770      	bx	lr
 80107b6:	bf00      	nop
 80107b8:	2000eb4c 	.word	0x2000eb4c
 80107bc:	20004cc8 	.word	0x20004cc8

080107c0 <TIM_ARR_PSC_Config>:
 * @brief  Function settings ARR and PSC values of TIM4 (gate time) - ETR, REF
 * @params arr, psc
 * @retval none
 */
void TIM_ARR_PSC_Config(double gateTime)
{
 80107c0:	b570      	push	{r4, r5, r6, lr}
 80107c2:	ec53 2b10 	vmov	r2, r3, d0
 80107c6:	b082      	sub	sp, #8
 80107c8:	e9cd 2300 	strd	r2, r3, [sp]
	uint32_t periphClock = HAL_RCC_GetPCLK1Freq()*2;
 80107cc:	f7f7 feda 	bl	8008584 <HAL_RCC_GetPCLK1Freq>

	TIM_ReconfigPrecise(&htim4, periphClock, 1/gateTime);
 80107d0:	e9dd 2300 	ldrd	r2, r3, [sp]
	uint32_t periphClock = HAL_RCC_GetPCLK1Freq()*2;
 80107d4:	4606      	mov	r6, r0
	TIM_ReconfigPrecise(&htim4, periphClock, 1/gateTime);
 80107d6:	4915      	ldr	r1, [pc, #84]	; (801082c <TIM_ARR_PSC_Config+0x6c>)
 80107d8:	4d15      	ldr	r5, [pc, #84]	; (8010830 <TIM_ARR_PSC_Config+0x70>)

	counter.counterEtr.arr = htim4.Instance->ARR;
 80107da:	4c16      	ldr	r4, [pc, #88]	; (8010834 <TIM_ARR_PSC_Config+0x74>)
	TIM_ReconfigPrecise(&htim4, periphClock, 1/gateTime);
 80107dc:	2000      	movs	r0, #0
 80107de:	f7ef ffed 	bl	80007bc <__aeabi_ddiv>
 80107e2:	ec41 0b10 	vmov	d0, r0, r1
 80107e6:	0071      	lsls	r1, r6, #1
 80107e8:	4628      	mov	r0, r5
 80107ea:	f7fe ff55 	bl	800f698 <TIM_ReconfigPrecise>
	counter.counterEtr.arr = htim4.Instance->ARR;
 80107ee:	682b      	ldr	r3, [r5, #0]
 80107f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107f2:	b292      	uxth	r2, r2
 80107f4:	f8a4 2398 	strh.w	r2, [r4, #920]	; 0x398
	counter.counterEtr.psc = htim4.Instance->PSC;
 80107f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80107fa:	b292      	uxth	r2, r2
 80107fc:	f8a4 239a 	strh.w	r2, [r4, #922]	; 0x39a
	if(counter.state!=COUNTER_IC){
 8010800:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 8010804:	2a02      	cmp	r2, #2
 8010806:	d00b      	beq.n	8010820 <TIM_ARR_PSC_Config+0x60>
		xStartTime = xTaskGetTickCount();
 8010808:	f7fc fc4e 	bl	800d0a8 <xTaskGetTickCount>
		__HAL_TIM_ENABLE(&htim4);
 801080c:	682b      	ldr	r3, [r5, #0]
		xStartTime = xTaskGetTickCount();
 801080e:	490a      	ldr	r1, [pc, #40]	; (8010838 <TIM_ARR_PSC_Config+0x78>)
		__HAL_TIM_ENABLE(&htim4);
 8010810:	681a      	ldr	r2, [r3, #0]
		xStartTime = xTaskGetTickCount();
 8010812:	6008      	str	r0, [r1, #0]
		__HAL_TIM_ENABLE(&htim4);
 8010814:	f042 0201 	orr.w	r2, r2, #1
		counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8010818:	2100      	movs	r1, #0
		__HAL_TIM_ENABLE(&htim4);
 801081a:	601a      	str	r2, [r3, #0]
		counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 801081c:	f884 13c4 	strb.w	r1, [r4, #964]	; 0x3c4
 8010820:	695a      	ldr	r2, [r3, #20]
 8010822:	f042 0201 	orr.w	r2, r2, #1
 8010826:	615a      	str	r2, [r3, #20]
	}

	/* Generate an update event to reload the Prescaler and the repetition counter immediately */
	LL_TIM_GenerateEvent_UPDATE(htim4.Instance);
}
 8010828:	b002      	add	sp, #8
 801082a:	bd70      	pop	{r4, r5, r6, pc}
 801082c:	3ff00000 	.word	0x3ff00000
 8010830:	2000ea84 	.word	0x2000ea84
 8010834:	20004cc8 	.word	0x20004cc8
 8010838:	20004cc0 	.word	0x20004cc0

0801083c <TIM_REF_SecondInputDisable>:

void TIM_REF_SecondInputDisable(void){
	__HAL_TIM_DISABLE(&htim4);
 801083c:	4b08      	ldr	r3, [pc, #32]	; (8010860 <TIM_REF_SecondInputDisable+0x24>)
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	6a19      	ldr	r1, [r3, #32]
 8010842:	f241 1211 	movw	r2, #4369	; 0x1111
 8010846:	4211      	tst	r1, r2
 8010848:	d108      	bne.n	801085c <TIM_REF_SecondInputDisable+0x20>
 801084a:	6a19      	ldr	r1, [r3, #32]
 801084c:	f240 4244 	movw	r2, #1092	; 0x444
 8010850:	4211      	tst	r1, r2
 8010852:	d103      	bne.n	801085c <TIM_REF_SecondInputDisable+0x20>
 8010854:	681a      	ldr	r2, [r3, #0]
 8010856:	f022 0201 	bic.w	r2, r2, #1
 801085a:	601a      	str	r2, [r3, #0]
}
 801085c:	4770      	bx	lr
 801085e:	bf00      	nop
 8010860:	2000ea84 	.word	0x2000ea84

08010864 <TIM_REF_Reconfig_cnt>:

void TIM_REF_Reconfig_cnt(uint32_t sampleCount)
{
 8010864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010868:	4680      	mov	r8, r0
 801086a:	b084      	sub	sp, #16
	uint32_t dummy;
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 801086c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8010870:	f7f8 f916 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
 8010874:	4607      	mov	r7, r0
	//HAL_RCC_GetPCLK1Freq()*2;  // TIM4 periph clock

	xStartTime = xTaskGetTickCount();
 8010876:	f7fc fc17 	bl	800d0a8 <xTaskGetTickCount>
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;

	TIM_Reconfig(&htim4,periphClock,sampleCount,&dummy,false);
 801087a:	4c0a      	ldr	r4, [pc, #40]	; (80108a4 <TIM_REF_Reconfig_cnt+0x40>)
	xStartTime = xTaskGetTickCount();
 801087c:	4b0a      	ldr	r3, [pc, #40]	; (80108a8 <TIM_REF_Reconfig_cnt+0x44>)
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 801087e:	4e0b      	ldr	r6, [pc, #44]	; (80108ac <TIM_REF_Reconfig_cnt+0x48>)
	xStartTime = xTaskGetTickCount();
 8010880:	6018      	str	r0, [r3, #0]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8010882:	2500      	movs	r5, #0
	TIM_Reconfig(&htim4,periphClock,sampleCount,&dummy,false);
 8010884:	4642      	mov	r2, r8
 8010886:	4639      	mov	r1, r7
 8010888:	ab03      	add	r3, sp, #12
 801088a:	4620      	mov	r0, r4
 801088c:	9500      	str	r5, [sp, #0]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 801088e:	f886 53c4 	strb.w	r5, [r6, #964]	; 0x3c4
	TIM_Reconfig(&htim4,periphClock,sampleCount,&dummy,false);
 8010892:	f7fe fe99 	bl	800f5c8 <TIM_Reconfig>
	HAL_TIM_Base_Start(&htim4);
 8010896:	4620      	mov	r0, r4
 8010898:	f7f8 fc40 	bl	800911c <HAL_TIM_Base_Start>
}
 801089c:	b004      	add	sp, #16
 801089e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108a2:	bf00      	nop
 80108a4:	2000ea84 	.word	0x2000ea84
 80108a8:	20004cc0 	.word	0x20004cc0
 80108ac:	20004cc8 	.word	0x20004cc8

080108b0 <TIM_ETPS_GetPrescaler>:
 * @params none
 * @retval etps: ETRP prescaler register value
 */
uint8_t TIM_ETPS_GetPrescaler(void)
{
	uint16_t etpsRegVal = ((htim2.Instance->SMCR) & TIM_SMCR_ETPS) >> 12;			/* ETR prescaler register value */
 80108b0:	4b08      	ldr	r3, [pc, #32]	; (80108d4 <TIM_ETPS_GetPrescaler+0x24>)
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	689b      	ldr	r3, [r3, #8]
 */
uint8_t TIM_GetPrescaler(uint32_t regPrescValue)
{
	uint8_t presc;
	/* Save the real value of ICxPSC prescaler for later calculations */
	switch(regPrescValue){
 80108b6:	f3c3 3301 	ubfx	r3, r3, #12, #2
 80108ba:	2b02      	cmp	r3, #2
 80108bc:	d006      	beq.n	80108cc <TIM_ETPS_GetPrescaler+0x1c>
 80108be:	2b03      	cmp	r3, #3
 80108c0:	d006      	beq.n	80108d0 <TIM_ETPS_GetPrescaler+0x20>
 80108c2:	2b01      	cmp	r3, #1
	case 0:
		presc = 1; break;
 80108c4:	bf0c      	ite	eq
 80108c6:	2002      	moveq	r0, #2
 80108c8:	2001      	movne	r0, #1
 80108ca:	4770      	bx	lr
	case 1:
		presc = 2; break;
	case 2:
		presc = 4; break;
 80108cc:	2004      	movs	r0, #4
 80108ce:	4770      	bx	lr
	case 3:
		presc = 8; break;
 80108d0:	2008      	movs	r0, #8
}
 80108d2:	4770      	bx	lr
 80108d4:	2000eb4c 	.word	0x2000eb4c

080108d8 <TIM_IC1PSC_GetPrescaler>:
	uint32_t ic1psc = ((htim2.Instance->CCMR1) & TIM_CCMR1_IC1PSC_Msk) >> TIM_CCMR1_IC1PSC_Pos;
 80108d8:	4b08      	ldr	r3, [pc, #32]	; (80108fc <TIM_IC1PSC_GetPrescaler+0x24>)
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	699b      	ldr	r3, [r3, #24]
 80108de:	f3c3 0381 	ubfx	r3, r3, #2, #2
	switch(regPrescValue){
 80108e2:	2b02      	cmp	r3, #2
 80108e4:	d006      	beq.n	80108f4 <TIM_IC1PSC_GetPrescaler+0x1c>
 80108e6:	2b03      	cmp	r3, #3
 80108e8:	d006      	beq.n	80108f8 <TIM_IC1PSC_GetPrescaler+0x20>
 80108ea:	2b01      	cmp	r3, #1
		presc = 1; break;
 80108ec:	bf0c      	ite	eq
 80108ee:	2002      	moveq	r0, #2
 80108f0:	2001      	movne	r0, #1
 80108f2:	4770      	bx	lr
		presc = 4; break;
 80108f4:	2004      	movs	r0, #4
 80108f6:	4770      	bx	lr
		presc = 8; break;
 80108f8:	2008      	movs	r0, #8
}
 80108fa:	4770      	bx	lr
 80108fc:	2000eb4c 	.word	0x2000eb4c

08010900 <TIM_IC2PSC_GetPrescaler>:
	uint32_t ic2psc = ((htim2.Instance->CCMR1) & TIM_CCMR1_IC2PSC_Msk) >> TIM_CCMR1_IC2PSC_Pos;
 8010900:	4b08      	ldr	r3, [pc, #32]	; (8010924 <TIM_IC2PSC_GetPrescaler+0x24>)
 8010902:	681b      	ldr	r3, [r3, #0]
 8010904:	699b      	ldr	r3, [r3, #24]
 8010906:	f3c3 2381 	ubfx	r3, r3, #10, #2
	switch(regPrescValue){
 801090a:	2b02      	cmp	r3, #2
 801090c:	d006      	beq.n	801091c <TIM_IC2PSC_GetPrescaler+0x1c>
 801090e:	2b03      	cmp	r3, #3
 8010910:	d006      	beq.n	8010920 <TIM_IC2PSC_GetPrescaler+0x20>
 8010912:	2b01      	cmp	r3, #1
		presc = 1; break;
 8010914:	bf0c      	ite	eq
 8010916:	2002      	moveq	r0, #2
 8010918:	2001      	movne	r0, #1
 801091a:	4770      	bx	lr
		presc = 4; break;
 801091c:	2004      	movs	r0, #4
 801091e:	4770      	bx	lr
		presc = 8; break;
 8010920:	2008      	movs	r0, #8
}
 8010922:	4770      	bx	lr
 8010924:	2000eb4c 	.word	0x2000eb4c

08010928 <DMA_TransferComplete>:
 */
bool DMA_TransferComplete(DMA_HandleTypeDef *dmah)
{
	uint32_t dmaIsrReg = dmah->DmaBaseAddress->ISR;

	if(dmaIsrReg & (uint32_t)(DMA_FLAG_TC1 << dmah->ChannelIndex)){
 8010928:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
 801092c:	2302      	movs	r3, #2
	uint32_t dmaIsrReg = dmah->DmaBaseAddress->ISR;
 801092e:	6810      	ldr	r0, [r2, #0]
	if(dmaIsrReg & (uint32_t)(DMA_FLAG_TC1 << dmah->ChannelIndex)){
 8010930:	408b      	lsls	r3, r1
 8010932:	4018      	ands	r0, r3
		/* Clear the transfer complete flag */
		dmah->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << dmah->ChannelIndex;
 8010934:	bf1c      	itt	ne
 8010936:	6053      	strne	r3, [r2, #4]
		//		}
		return true;
 8010938:	2001      	movne	r0, #1
	} else {
		return false;
	}
}
 801093a:	4770      	bx	lr

0801093c <DMA_Restart>:
 *         the configuration information for the specified DMA Channel.
 * @retval None
 */
void DMA_Restart(DMA_HandleTypeDef *dmah)
{
	if(dmah == &hdma_tim2_ch1){
 801093c:	4b10      	ldr	r3, [pc, #64]	; (8010980 <DMA_Restart+0x44>)
 801093e:	4298      	cmp	r0, r3
{
 8010940:	b510      	push	{r4, lr}
	if(dmah == &hdma_tim2_ch1){
 8010942:	d00e      	beq.n	8010962 <DMA_Restart+0x26>
		HAL_DMA_Abort(&hdma_tim2_ch1);
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
	}else{
		HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 8010944:	480f      	ldr	r0, [pc, #60]	; (8010984 <DMA_Restart+0x48>)
 8010946:	f7f6 fde9 	bl	800751c <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 801094a:	490f      	ldr	r1, [pc, #60]	; (8010988 <DMA_Restart+0x4c>)
 801094c:	4a0f      	ldr	r2, [pc, #60]	; (801098c <DMA_Restart+0x50>)
 801094e:	6809      	ldr	r1, [r1, #0]
 8010950:	8913      	ldrh	r3, [r2, #8]
 8010952:	480c      	ldr	r0, [pc, #48]	; (8010984 <DMA_Restart+0x48>)
 8010954:	f502 72e4 	add.w	r2, r2, #456	; 0x1c8
 8010958:	3138      	adds	r1, #56	; 0x38
	}
}
 801095a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(htim2.Instance->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 801095e:	f7f6 bd39 	b.w	80073d4 <HAL_DMA_Start>
 8010962:	4604      	mov	r4, r0
		HAL_DMA_Abort(&hdma_tim2_ch1);
 8010964:	f7f6 fdda 	bl	800751c <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 8010968:	4907      	ldr	r1, [pc, #28]	; (8010988 <DMA_Restart+0x4c>)
 801096a:	4a08      	ldr	r2, [pc, #32]	; (801098c <DMA_Restart+0x50>)
 801096c:	6809      	ldr	r1, [r1, #0]
 801096e:	88d3      	ldrh	r3, [r2, #6]
 8010970:	4620      	mov	r0, r4
 8010972:	3210      	adds	r2, #16
 8010974:	3134      	adds	r1, #52	; 0x34
}
 8010976:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(htim2.Instance->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 801097a:	f7f6 bd2b 	b.w	80073d4 <HAL_DMA_Start>
 801097e:	bf00      	nop
 8010980:	2000ea40 	.word	0x2000ea40
 8010984:	2000eb08 	.word	0x2000eb08
 8010988:	2000eb4c 	.word	0x2000eb4c
 801098c:	20004cc8 	.word	0x20004cc8

08010990 <MX_TIM6_Init>:
 * @note   TIM6 Update event occurs each TIM6CLK/256
 * @param  None
 * @retval None
 */
void MX_TIM6_Init(void)
{
 8010990:	b530      	push	{r4, r5, lr}
	TIM_MasterConfigTypeDef sMasterConfig;

	/*##-1- Configure the TIM peripheral #######################################*/
	/* Time base configuration */
	htim6.Instance = TIM6;
 8010992:	4c0b      	ldr	r4, [pc, #44]	; (80109c0 <MX_TIM6_Init+0x30>)
 8010994:	4b0b      	ldr	r3, [pc, #44]	; (80109c4 <MX_TIM6_Init+0x34>)
 8010996:	6023      	str	r3, [r4, #0]
{
 8010998:	b085      	sub	sp, #20

	htim6.Init.Period = 0x7FF;
	htim6.Init.Prescaler = 0;
 801099a:	2500      	movs	r5, #0
	htim6.Init.Period = 0x7FF;
 801099c:	f240 73ff 	movw	r3, #2047	; 0x7ff
	htim6.Init.ClockDivision = 0;
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
	HAL_TIM_Base_Init(&htim6);
 80109a0:	4620      	mov	r0, r4
	htim6.Init.Period = 0x7FF;
 80109a2:	60e3      	str	r3, [r4, #12]
	htim6.Init.Prescaler = 0;
 80109a4:	6065      	str	r5, [r4, #4]
	htim6.Init.ClockDivision = 0;
 80109a6:	6125      	str	r5, [r4, #16]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80109a8:	60a5      	str	r5, [r4, #8]
	HAL_TIM_Base_Init(&htim6);
 80109aa:	f7f8 fa71 	bl	8008e90 <HAL_TIM_Base_Init>

	/* TIM6 TRGO selection */
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80109ae:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;

	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 80109b0:	4620      	mov	r0, r4
 80109b2:	a901      	add	r1, sp, #4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80109b4:	9503      	str	r5, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80109b6:	9301      	str	r3, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 80109b8:	f7fa fef6 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>

	/*##-2- Enable TIM peripheral counter ######################################*/
	//HAL_TIM_Base_Start(&htim6);
}
 80109bc:	b005      	add	sp, #20
 80109be:	bd30      	pop	{r4, r5, pc}
 80109c0:	2000ec54 	.word	0x2000ec54
 80109c4:	40001000 	.word	0x40001000

080109c8 <MX_TIM7_Init>:
 * @note   TIM6 Update event occurs each TIM6CLK/256
 * @param  None
 * @retval None
 */
void MX_TIM7_Init(void)
{
 80109c8:	b530      	push	{r4, r5, lr}
	TIM_MasterConfigTypeDef sMasterConfig;

	/*##-1- Configure the TIM peripheral #######################################*/
	/* Time base configuration */
	htim7.Instance = TIM7;
 80109ca:	4c0b      	ldr	r4, [pc, #44]	; (80109f8 <MX_TIM7_Init+0x30>)
 80109cc:	4b0b      	ldr	r3, [pc, #44]	; (80109fc <MX_TIM7_Init+0x34>)
 80109ce:	6023      	str	r3, [r4, #0]
{
 80109d0:	b085      	sub	sp, #20

	htim7.Init.Period = 0x7FF;
	htim7.Init.Prescaler = 0;
 80109d2:	2500      	movs	r5, #0
	htim7.Init.Period = 0x7FF;
 80109d4:	f240 73ff 	movw	r3, #2047	; 0x7ff
	htim7.Init.ClockDivision = 0;
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
	HAL_TIM_Base_Init(&htim7);
 80109d8:	4620      	mov	r0, r4
	htim7.Init.Period = 0x7FF;
 80109da:	60e3      	str	r3, [r4, #12]
	htim7.Init.Prescaler = 0;
 80109dc:	6065      	str	r5, [r4, #4]
	htim7.Init.ClockDivision = 0;
 80109de:	6125      	str	r5, [r4, #16]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80109e0:	60a5      	str	r5, [r4, #8]
	HAL_TIM_Base_Init(&htim7);
 80109e2:	f7f8 fa55 	bl	8008e90 <HAL_TIM_Base_Init>

	/* TIM6 TRGO selection */
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80109e6:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;

	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 80109e8:	4620      	mov	r0, r4
 80109ea:	a901      	add	r1, sp, #4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80109ec:	9503      	str	r5, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80109ee:	9301      	str	r3, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 80109f0:	f7fa feda 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>

	/*##-2- Enable TIM peripheral counter ######################################*/
	//HAL_TIM_Base_Start(&htim6);
}
 80109f4:	b005      	add	sp, #20
 80109f6:	bd30      	pop	{r4, r5, pc}
 80109f8:	2000ecd4 	.word	0x2000ecd4
 80109fc:	40001400 	.word	0x40001400

08010a00 <TIM6_GEN_DAC_MspInit>:

#ifdef USE_GEN

void TIM6_GEN_DAC_MspInit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010a00:	4b06      	ldr	r3, [pc, #24]	; (8010a1c <TIM6_GEN_DAC_MspInit+0x1c>)
 8010a02:	69da      	ldr	r2, [r3, #28]
 8010a04:	f042 0210 	orr.w	r2, r2, #16
 8010a08:	61da      	str	r2, [r3, #28]
 8010a0a:	69db      	ldr	r3, [r3, #28]
{
 8010a0c:	b082      	sub	sp, #8
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010a0e:	f003 0310 	and.w	r3, r3, #16
 8010a12:	9301      	str	r3, [sp, #4]
 8010a14:	9b01      	ldr	r3, [sp, #4]
}
 8010a16:	b002      	add	sp, #8
 8010a18:	4770      	bx	lr
 8010a1a:	bf00      	nop
 8010a1c:	40021000 	.word	0x40021000

08010a20 <TIM7_GEN_DAC_MspInit>:

void TIM7_GEN_DAC_MspInit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010a20:	4b06      	ldr	r3, [pc, #24]	; (8010a3c <TIM7_GEN_DAC_MspInit+0x1c>)
 8010a22:	69da      	ldr	r2, [r3, #28]
 8010a24:	f042 0220 	orr.w	r2, r2, #32
 8010a28:	61da      	str	r2, [r3, #28]
 8010a2a:	69db      	ldr	r3, [r3, #28]
{
 8010a2c:	b082      	sub	sp, #8
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010a2e:	f003 0320 	and.w	r3, r3, #32
 8010a32:	9301      	str	r3, [sp, #4]
 8010a34:	9b01      	ldr	r3, [sp, #4]
}
 8010a36:	b002      	add	sp, #8
 8010a38:	4770      	bx	lr
 8010a3a:	bf00      	nop
 8010a3c:	40021000 	.word	0x40021000

08010a40 <TIM6_GEN_DAC_MspDeinit>:

void TIM6_GEN_DAC_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM6_CLK_DISABLE();
 8010a40:	4a02      	ldr	r2, [pc, #8]	; (8010a4c <TIM6_GEN_DAC_MspDeinit+0xc>)
 8010a42:	69d3      	ldr	r3, [r2, #28]
 8010a44:	f023 0310 	bic.w	r3, r3, #16
 8010a48:	61d3      	str	r3, [r2, #28]
}
 8010a4a:	4770      	bx	lr
 8010a4c:	40021000 	.word	0x40021000

08010a50 <TIM7_GEN_DAC_MspDeinit>:

void TIM7_GEN_DAC_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM7_CLK_DISABLE();
 8010a50:	4a02      	ldr	r2, [pc, #8]	; (8010a5c <TIM7_GEN_DAC_MspDeinit+0xc>)
 8010a52:	69d3      	ldr	r3, [r2, #28]
 8010a54:	f023 0320 	bic.w	r3, r3, #32
 8010a58:	61d3      	str	r3, [r2, #28]
}
 8010a5a:	4770      	bx	lr
 8010a5c:	40021000 	.word	0x40021000

08010a60 <TIM1_GEN_PWM_MspInit>:

void TIM1_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM1_CLK_ENABLE();
 8010a60:	4b0e      	ldr	r3, [pc, #56]	; (8010a9c <TIM1_GEN_PWM_MspInit+0x3c>)
{
 8010a62:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM1_CLK_ENABLE();
 8010a64:	699a      	ldr	r2, [r3, #24]
 8010a66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010a6a:	619a      	str	r2, [r3, #24]
 8010a6c:	699b      	ldr	r3, [r3, #24]
{
 8010a6e:	b086      	sub	sp, #24
	__HAL_RCC_TIM1_CLK_ENABLE();
 8010a70:	f403 6300 	and.w	r3, r3, #2048	; 0x800

	/**TIM1 GPIO Configuration
		PA9     ------> TIM1_CH2
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010a74:	f44f 7000 	mov.w	r0, #512	; 0x200
	__HAL_RCC_TIM1_CLK_ENABLE();
 8010a78:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8010a7a:	2201      	movs	r2, #1
	GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8010a7c:	2306      	movs	r3, #6
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010a7e:	9001      	str	r0, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010a80:	2502      	movs	r5, #2
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a82:	2400      	movs	r4, #0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010a84:	a901      	add	r1, sp, #4
 8010a86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	__HAL_RCC_TIM1_CLK_ENABLE();
 8010a8a:	9e00      	ldr	r6, [sp, #0]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a8c:	e9cd 5402 	strd	r5, r4, [sp, #8]
	GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8010a90:	e9cd 2304 	strd	r2, r3, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010a94:	f7f6 fe26 	bl	80076e4 <HAL_GPIO_Init>
}
 8010a98:	b006      	add	sp, #24
 8010a9a:	bd70      	pop	{r4, r5, r6, pc}
 8010a9c:	40021000 	.word	0x40021000

08010aa0 <TIM3_GEN_PWM_MspInit>:

void TIM3_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM3_CLK_ENABLE();
 8010aa0:	4b0d      	ldr	r3, [pc, #52]	; (8010ad8 <TIM3_GEN_PWM_MspInit+0x38>)
	GPIO_InitStruct.Pin = GPIO_PIN_4;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010aa2:	480e      	ldr	r0, [pc, #56]	; (8010adc <TIM3_GEN_PWM_MspInit+0x3c>)
	__HAL_RCC_TIM3_CLK_ENABLE();
 8010aa4:	69da      	ldr	r2, [r3, #28]
{
 8010aa6:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM3_CLK_ENABLE();
 8010aa8:	f042 0202 	orr.w	r2, r2, #2
 8010aac:	61da      	str	r2, [r3, #28]
 8010aae:	69db      	ldr	r3, [r3, #28]
{
 8010ab0:	b086      	sub	sp, #24
	__HAL_RCC_TIM3_CLK_ENABLE();
 8010ab2:	f003 0302 	and.w	r3, r3, #2
 8010ab6:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8010ab8:	2201      	movs	r2, #1
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010aba:	2302      	movs	r3, #2
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8010abc:	2510      	movs	r5, #16
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010abe:	2400      	movs	r4, #0
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010ac0:	a901      	add	r1, sp, #4
	__HAL_RCC_TIM3_CLK_ENABLE();
 8010ac2:	9e00      	ldr	r6, [sp, #0]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8010ac4:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010ac6:	e9cd 5301 	strd	r5, r3, [sp, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8010aca:	e9cd 4203 	strd	r4, r2, [sp, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010ace:	f7f6 fe09 	bl	80076e4 <HAL_GPIO_Init>
}
 8010ad2:	b006      	add	sp, #24
 8010ad4:	bd70      	pop	{r4, r5, r6, pc}
 8010ad6:	bf00      	nop
 8010ad8:	40021000 	.word	0x40021000
 8010adc:	48000400 	.word	0x48000400

08010ae0 <TIM6_GEN_PWM_MspInit>:

void TIM6_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM6_CLK_ENABLE();
 8010ae0:	4b16      	ldr	r3, [pc, #88]	; (8010b3c <TIM6_GEN_PWM_MspInit+0x5c>)

	/* Peripheral DMA init*/
	hdma_tim6_up.Instance = DMA1_Channel3;
 8010ae2:	4917      	ldr	r1, [pc, #92]	; (8010b40 <TIM6_GEN_PWM_MspInit+0x60>)
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010ae4:	69da      	ldr	r2, [r3, #28]
{
 8010ae6:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010ae8:	f042 0210 	orr.w	r2, r2, #16
 8010aec:	61da      	str	r2, [r3, #28]
 8010aee:	69db      	ldr	r3, [r3, #28]
	hdma_tim6_up.Instance = DMA1_Channel3;
 8010af0:	4c14      	ldr	r4, [pc, #80]	; (8010b44 <TIM6_GEN_PWM_MspInit+0x64>)
{
 8010af2:	b082      	sub	sp, #8
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010af4:	f003 0310 	and.w	r3, r3, #16
{
 8010af8:	4605      	mov	r5, r0
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010afa:	9301      	str	r3, [sp, #4]
	hdma_tim6_up.Instance = DMA1_Channel3;
 8010afc:	6021      	str	r1, [r4, #0]
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
	hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8010afe:	2200      	movs	r2, #0
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010b00:	2110      	movs	r1, #16
	hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 8010b02:	2380      	movs	r3, #128	; 0x80
	hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010b04:	f44f 7080 	mov.w	r0, #256	; 0x100
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010b08:	6061      	str	r1, [r4, #4]
	hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8010b0a:	60a2      	str	r2, [r4, #8]
	hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010b0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
	hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 8010b10:	2220      	movs	r2, #32
	hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 8010b12:	60e3      	str	r3, [r4, #12]
	hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010b14:	6120      	str	r0, [r4, #16]
	hdma_tim6_up.Init.Priority = DMA_PRIORITY_HIGH;
 8010b16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim6_up);
 8010b1a:	4620      	mov	r0, r4
	hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 8010b1c:	e9c4 1205 	strd	r1, r2, [r4, #20]
	hdma_tim6_up.Init.Priority = DMA_PRIORITY_HIGH;
 8010b20:	61e3      	str	r3, [r4, #28]
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010b22:	9e01      	ldr	r6, [sp, #4]
	HAL_DMA_Init(&hdma_tim6_up);
 8010b24:	f7f6 fb02 	bl	800712c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010b28:	4b07      	ldr	r3, [pc, #28]	; (8010b48 <TIM6_GEN_PWM_MspInit+0x68>)
 8010b2a:	681a      	ldr	r2, [r3, #0]
 8010b2c:	68d3      	ldr	r3, [r2, #12]
 8010b2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010b32:	60d3      	str	r3, [r2, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);
 8010b34:	622c      	str	r4, [r5, #32]
 8010b36:	6265      	str	r5, [r4, #36]	; 0x24
}
 8010b38:	b002      	add	sp, #8
 8010b3a:	bd70      	pop	{r4, r5, r6, pc}
 8010b3c:	40021000 	.word	0x40021000
 8010b40:	40020030 	.word	0x40020030
 8010b44:	2000ec10 	.word	0x2000ec10
 8010b48:	2000ec54 	.word	0x2000ec54

08010b4c <TIM7_GEN_PWM_MspInit>:

void TIM7_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM7_CLK_ENABLE();
 8010b4c:	4b16      	ldr	r3, [pc, #88]	; (8010ba8 <TIM7_GEN_PWM_MspInit+0x5c>)

	/* Peripheral DMA init*/
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 8010b4e:	4917      	ldr	r1, [pc, #92]	; (8010bac <TIM7_GEN_PWM_MspInit+0x60>)
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010b50:	69da      	ldr	r2, [r3, #28]
{
 8010b52:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010b54:	f042 0220 	orr.w	r2, r2, #32
 8010b58:	61da      	str	r2, [r3, #28]
 8010b5a:	69db      	ldr	r3, [r3, #28]
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 8010b5c:	4c14      	ldr	r4, [pc, #80]	; (8010bb0 <TIM7_GEN_PWM_MspInit+0x64>)
{
 8010b5e:	b082      	sub	sp, #8
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010b60:	f003 0320 	and.w	r3, r3, #32
{
 8010b64:	4605      	mov	r5, r0
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010b66:	9301      	str	r3, [sp, #4]
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 8010b68:	6021      	str	r1, [r4, #0]
	hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
	hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8010b6a:	2200      	movs	r2, #0
	hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010b6c:	2110      	movs	r1, #16
	hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 8010b6e:	2380      	movs	r3, #128	; 0x80
	hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010b70:	f44f 7080 	mov.w	r0, #256	; 0x100
	hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010b74:	6061      	str	r1, [r4, #4]
	hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8010b76:	60a2      	str	r2, [r4, #8]
	hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010b78:	f44f 6180 	mov.w	r1, #1024	; 0x400
	hdma_tim7_up.Init.Mode = DMA_CIRCULAR;
 8010b7c:	2220      	movs	r2, #32
	hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 8010b7e:	60e3      	str	r3, [r4, #12]
	hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010b80:	6120      	str	r0, [r4, #16]
	hdma_tim7_up.Init.Priority = DMA_PRIORITY_HIGH;
 8010b82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim7_up);
 8010b86:	4620      	mov	r0, r4
	hdma_tim7_up.Init.Mode = DMA_CIRCULAR;
 8010b88:	e9c4 1205 	strd	r1, r2, [r4, #20]
	hdma_tim7_up.Init.Priority = DMA_PRIORITY_HIGH;
 8010b8c:	61e3      	str	r3, [r4, #28]
	__HAL_RCC_TIM7_CLK_ENABLE();
 8010b8e:	9e01      	ldr	r6, [sp, #4]
	HAL_DMA_Init(&hdma_tim7_up);
 8010b90:	f7f6 facc 	bl	800712c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8010b94:	4b07      	ldr	r3, [pc, #28]	; (8010bb4 <TIM7_GEN_PWM_MspInit+0x68>)
 8010b96:	681a      	ldr	r2, [r3, #0]
 8010b98:	68d3      	ldr	r3, [r2, #12]
 8010b9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010b9e:	60d3      	str	r3, [r2, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim7_up);
 8010ba0:	622c      	str	r4, [r5, #32]
 8010ba2:	6265      	str	r5, [r4, #36]	; 0x24
}
 8010ba4:	b002      	add	sp, #8
 8010ba6:	bd70      	pop	{r4, r5, r6, pc}
 8010ba8:	40021000 	.word	0x40021000
 8010bac:	40020044 	.word	0x40020044
 8010bb0:	2000eb8c 	.word	0x2000eb8c
 8010bb4:	2000ecd4 	.word	0x2000ecd4

08010bb8 <TIM1_GEN_PWM_MspDeinit>:

void TIM1_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM1_CLK_DISABLE();
 8010bb8:	4a02      	ldr	r2, [pc, #8]	; (8010bc4 <TIM1_GEN_PWM_MspDeinit+0xc>)
 8010bba:	6993      	ldr	r3, [r2, #24]
 8010bbc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010bc0:	6193      	str	r3, [r2, #24]
}
 8010bc2:	4770      	bx	lr
 8010bc4:	40021000 	.word	0x40021000

08010bc8 <TIM3_GEN_PWM_MspDeinit>:

void TIM3_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM3_CLK_DISABLE();
 8010bc8:	4a02      	ldr	r2, [pc, #8]	; (8010bd4 <TIM3_GEN_PWM_MspDeinit+0xc>)
 8010bca:	69d3      	ldr	r3, [r2, #28]
 8010bcc:	f023 0302 	bic.w	r3, r3, #2
 8010bd0:	61d3      	str	r3, [r2, #28]
}
 8010bd2:	4770      	bx	lr
 8010bd4:	40021000 	.word	0x40021000

08010bd8 <TIM6_GEN_PWM_MspDeinit>:

void TIM6_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM6_CLK_DISABLE();
 8010bd8:	4a03      	ldr	r2, [pc, #12]	; (8010be8 <TIM6_GEN_PWM_MspDeinit+0x10>)
	/* Peripheral DMA DeInit*/
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 8010bda:	6a00      	ldr	r0, [r0, #32]
	__HAL_RCC_TIM6_CLK_DISABLE();
 8010bdc:	69d3      	ldr	r3, [r2, #28]
 8010bde:	f023 0310 	bic.w	r3, r3, #16
 8010be2:	61d3      	str	r3, [r2, #28]
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 8010be4:	f7f6 bb70 	b.w	80072c8 <HAL_DMA_DeInit>
 8010be8:	40021000 	.word	0x40021000

08010bec <TIM7_GEN_PWM_MspDeinit>:
}

void TIM7_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM7_CLK_DISABLE();
 8010bec:	4a03      	ldr	r2, [pc, #12]	; (8010bfc <TIM7_GEN_PWM_MspDeinit+0x10>)
	/* Peripheral DMA DeInit*/
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 8010bee:	6a00      	ldr	r0, [r0, #32]
	__HAL_RCC_TIM7_CLK_DISABLE();
 8010bf0:	69d3      	ldr	r3, [r2, #28]
 8010bf2:	f023 0320 	bic.w	r3, r3, #32
 8010bf6:	61d3      	str	r3, [r2, #28]
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 8010bf8:	f7f6 bb66 	b.w	80072c8 <HAL_DMA_DeInit>
 8010bfc:	40021000 	.word	0x40021000

08010c00 <TIM_Reconfig_gen>:
 * @param  samplingFreq: required frequency of the timer
 * @param  chan: channel number 0 - 1
 * @param  *realFreq: pointer to calculated real frequency
 * @retval status
 */
uint8_t TIM_Reconfig_gen(uint32_t samplingFreq,uint8_t chan,uint32_t* realFreq){
 8010c00:	b570      	push	{r4, r5, r6, lr}
 8010c02:	b082      	sub	sp, #8
 8010c04:	460c      	mov	r4, r1
 8010c06:	4605      	mov	r5, r0
 8010c08:	4616      	mov	r6, r2
	/* RCC_PERIPHCLK_TIM6 and TIM7 defines missing in order to use with HAL_RCCEx_GetPeriphCLKFreq fun */
	uint32_t periphClock = HAL_RCC_GetPCLK1Freq()*2;
 8010c0a:	f7f7 fcbb 	bl	8008584 <HAL_RCC_GetPCLK1Freq>
 8010c0e:	0041      	lsls	r1, r0, #1
	if(chan==0){
 8010c10:	b124      	cbz	r4, 8010c1c <TIM_Reconfig_gen+0x1c>
		return TIM_Reconfig(&htim6,periphClock,samplingFreq,realFreq,true);
	}else if(chan==1){
 8010c12:	2c01      	cmp	r4, #1
 8010c14:	d00b      	beq.n	8010c2e <TIM_Reconfig_gen+0x2e>
		return TIM_Reconfig(&htim7,periphClock,samplingFreq,realFreq,true);
	}else{
		return 0;
 8010c16:	2000      	movs	r0, #0
	}
}
 8010c18:	b002      	add	sp, #8
 8010c1a:	bd70      	pop	{r4, r5, r6, pc}
		return TIM_Reconfig(&htim6,periphClock,samplingFreq,realFreq,true);
 8010c1c:	2001      	movs	r0, #1
 8010c1e:	9000      	str	r0, [sp, #0]
 8010c20:	4633      	mov	r3, r6
 8010c22:	462a      	mov	r2, r5
 8010c24:	4806      	ldr	r0, [pc, #24]	; (8010c40 <TIM_Reconfig_gen+0x40>)
 8010c26:	f7fe fccf 	bl	800f5c8 <TIM_Reconfig>
}
 8010c2a:	b002      	add	sp, #8
 8010c2c:	bd70      	pop	{r4, r5, r6, pc}
		return TIM_Reconfig(&htim7,periphClock,samplingFreq,realFreq,true);
 8010c2e:	9400      	str	r4, [sp, #0]
 8010c30:	4633      	mov	r3, r6
 8010c32:	462a      	mov	r2, r5
 8010c34:	4803      	ldr	r0, [pc, #12]	; (8010c44 <TIM_Reconfig_gen+0x44>)
 8010c36:	f7fe fcc7 	bl	800f5c8 <TIM_Reconfig>
}
 8010c3a:	b002      	add	sp, #8
 8010c3c:	bd70      	pop	{r4, r5, r6, pc}
 8010c3e:	bf00      	nop
 8010c40:	2000ec54 	.word	0x2000ec54
 8010c44:	2000ecd4 	.word	0x2000ecd4

08010c48 <TIM_Reconfig_GenPwm>:

#ifdef USE_GEN_PWM

double TIM_Reconfig_GenPwm(double reqFreq, uint8_t chan){
 8010c48:	b508      	push	{r3, lr}
 8010c4a:	ed2d 8b02 	vpush	{d8}
 8010c4e:	eeb0 8a40 	vmov.f32	s16, s0
 8010c52:	eef0 8a60 	vmov.f32	s17, s1
	uint32_t periphClock;
	if(chan==0){
 8010c56:	b130      	cbz	r0, 8010c66 <TIM_Reconfig_GenPwm+0x1e>
		/* Whenever TIM peripheral is over-clocked and running from PLL, GetPeriphClock HAL function
		 * does not return the correct value.. */
		periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM1)*2;
				//HAL_RCC_GetPCLK2Freq()*2;
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
	}else if(chan==1){
 8010c58:	2801      	cmp	r0, #1
 8010c5a:	d014      	beq.n	8010c86 <TIM_Reconfig_GenPwm+0x3e>
				//HAL_RCC_GetHCLKFreq();
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
	}else{
		return 0;
	}
}
 8010c5c:	ecbd 8b02 	vpop	{d8}
 8010c60:	ed9f 0b11 	vldr	d0, [pc, #68]	; 8010ca8 <TIM_Reconfig_GenPwm+0x60>
 8010c64:	bd08      	pop	{r3, pc}
		periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM1)*2;
 8010c66:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8010c6a:	f7f7 ff19 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
 8010c6e:	eeb0 0a48 	vmov.f32	s0, s16
 8010c72:	eef0 0a68 	vmov.f32	s1, s17
}
 8010c76:	ecbd 8b02 	vpop	{d8}
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
 8010c7a:	0041      	lsls	r1, r0, #1
}
 8010c7c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
 8010c80:	480b      	ldr	r0, [pc, #44]	; (8010cb0 <TIM_Reconfig_GenPwm+0x68>)
 8010c82:	f7fe bd09 	b.w	800f698 <TIM_ReconfigPrecise>
		periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 8010c86:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8010c8a:	f7f7 ff09 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
 8010c8e:	eeb0 0a48 	vmov.f32	s0, s16
 8010c92:	eef0 0a68 	vmov.f32	s1, s17
}
 8010c96:	ecbd 8b02 	vpop	{d8}
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
 8010c9a:	4601      	mov	r1, r0
}
 8010c9c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
 8010ca0:	4804      	ldr	r0, [pc, #16]	; (8010cb4 <TIM_Reconfig_GenPwm+0x6c>)
 8010ca2:	f7fe bcf9 	b.w	800f698 <TIM_ReconfigPrecise>
 8010ca6:	bf00      	nop
	...
 8010cb0:	2000ec94 	.word	0x2000ec94
 8010cb4:	2000ebd0 	.word	0x2000ebd0

08010cb8 <TIMGenEnable>:
/**
 * @brief  Enable TIM6 & TIM7 that trigger DMA - generating DAC.
 * @param  None
 * @retval None
 */
void TIMGenEnable(void){
 8010cb8:	b508      	push	{r3, lr}
	HAL_TIM_Base_Start(&htim6);
 8010cba:	4804      	ldr	r0, [pc, #16]	; (8010ccc <TIMGenEnable+0x14>)
 8010cbc:	f7f8 fa2e 	bl	800911c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim7);
 8010cc0:	4803      	ldr	r0, [pc, #12]	; (8010cd0 <TIMGenEnable+0x18>)
}
 8010cc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start(&htim7);
 8010cc6:	f7f8 ba29 	b.w	800911c <HAL_TIM_Base_Start>
 8010cca:	bf00      	nop
 8010ccc:	2000ec54 	.word	0x2000ec54
 8010cd0:	2000ecd4 	.word	0x2000ecd4

08010cd4 <TIMGenDisable>:
/**
 * @brief  Disable TIM6 & TIM7 - stop triggering DMA / generating DAC.
 * @param  None
 * @retval None
 */
void TIMGenDisable(void){
 8010cd4:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop(&htim6);
 8010cd6:	4804      	ldr	r0, [pc, #16]	; (8010ce8 <TIMGenDisable+0x14>)
 8010cd8:	f7f8 fa62 	bl	80091a0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim7);
 8010cdc:	4803      	ldr	r0, [pc, #12]	; (8010cec <TIMGenDisable+0x18>)
}
 8010cde:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Stop(&htim7);
 8010ce2:	f7f8 ba5d 	b.w	80091a0 <HAL_TIM_Base_Stop>
 8010ce6:	bf00      	nop
 8010ce8:	2000ec54 	.word	0x2000ec54
 8010cec:	2000ecd4 	.word	0x2000ecd4

08010cf0 <TIMGenInit>:
 * @brief  Initialization of arbitrary DAC generator.
 * @note 	TIM6 & TIM7 & DAC.
 * @param  None
 * @retval None
 */
void TIMGenInit(void){
 8010cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	htim6.Instance = TIM6;
 8010cf4:	4e15      	ldr	r6, [pc, #84]	; (8010d4c <TIMGenInit+0x5c>)
	htim7.Instance = TIM7;
 8010cf6:	4d16      	ldr	r5, [pc, #88]	; (8010d50 <TIMGenInit+0x60>)
void TIMGenInit(void){
 8010cf8:	b084      	sub	sp, #16
	MX_DAC_Init();
 8010cfa:	f7fd ff59 	bl	800ebb0 <MX_DAC_Init>
	htim6.Init.Prescaler = 0;
 8010cfe:	2400      	movs	r4, #0
	htim6.Instance = TIM6;
 8010d00:	4b14      	ldr	r3, [pc, #80]	; (8010d54 <TIMGenInit+0x64>)
 8010d02:	6033      	str	r3, [r6, #0]
	htim6.Init.Period = 0x7FF;
 8010d04:	f240 78ff 	movw	r8, #2047	; 0x7ff
	HAL_TIM_Base_Init(&htim6);
 8010d08:	4630      	mov	r0, r6
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010d0a:	2720      	movs	r7, #32
	htim6.Init.Period = 0x7FF;
 8010d0c:	f8c6 800c 	str.w	r8, [r6, #12]
	htim6.Init.Prescaler = 0;
 8010d10:	6074      	str	r4, [r6, #4]
	htim6.Init.ClockDivision = 0;
 8010d12:	6134      	str	r4, [r6, #16]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010d14:	60b4      	str	r4, [r6, #8]
	HAL_TIM_Base_Init(&htim6);
 8010d16:	f7f8 f8bb 	bl	8008e90 <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8010d1a:	a901      	add	r1, sp, #4
 8010d1c:	4630      	mov	r0, r6
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010d1e:	9403      	str	r4, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010d20:	9701      	str	r7, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8010d22:	f7fa fd41 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	htim7.Instance = TIM7;
 8010d26:	4b0c      	ldr	r3, [pc, #48]	; (8010d58 <TIMGenInit+0x68>)
 8010d28:	602b      	str	r3, [r5, #0]
	HAL_TIM_Base_Init(&htim7);
 8010d2a:	4628      	mov	r0, r5
	htim7.Init.Period = 0x7FF;
 8010d2c:	f8c5 800c 	str.w	r8, [r5, #12]
	htim7.Init.Prescaler = 0;
 8010d30:	606c      	str	r4, [r5, #4]
	htim7.Init.ClockDivision = 0;
 8010d32:	612c      	str	r4, [r5, #16]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010d34:	60ac      	str	r4, [r5, #8]
	HAL_TIM_Base_Init(&htim7);
 8010d36:	f7f8 f8ab 	bl	8008e90 <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 8010d3a:	a901      	add	r1, sp, #4
 8010d3c:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010d3e:	9701      	str	r7, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010d40:	9403      	str	r4, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 8010d42:	f7fa fd31 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	MX_TIM6_Init();
	MX_TIM7_Init();
}
 8010d46:	b004      	add	sp, #16
 8010d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d4c:	2000ec54 	.word	0x2000ec54
 8010d50:	2000ecd4 	.word	0x2000ecd4
 8010d54:	40001000 	.word	0x40001000
 8010d58:	40001400 	.word	0x40001400

08010d5c <TIMGenDacDeinit>:
void TIMGenDacDeinit(void){
	//	HAL_TIM_Base_DeInit(&htim6);
	//	HAL_TIM_Base_DeInit(&htim7);

	/* Reset TIM peripherals */
	__HAL_RCC_TIM6_FORCE_RESET();
 8010d5c:	4b0c      	ldr	r3, [pc, #48]	; (8010d90 <TIMGenDacDeinit+0x34>)
 8010d5e:	691a      	ldr	r2, [r3, #16]
 8010d60:	f042 0210 	orr.w	r2, r2, #16
 8010d64:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM6_RELEASE_RESET();
 8010d66:	691a      	ldr	r2, [r3, #16]
 8010d68:	f022 0210 	bic.w	r2, r2, #16
 8010d6c:	611a      	str	r2, [r3, #16]

	__HAL_RCC_TIM7_FORCE_RESET();
 8010d6e:	691a      	ldr	r2, [r3, #16]
 8010d70:	f042 0220 	orr.w	r2, r2, #32
 8010d74:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM7_RELEASE_RESET();
 8010d76:	691a      	ldr	r2, [r3, #16]
 8010d78:	f022 0220 	bic.w	r2, r2, #32
 8010d7c:	611a      	str	r2, [r3, #16]

	__HAL_RCC_DAC1_FORCE_RESET();
 8010d7e:	691a      	ldr	r2, [r3, #16]
 8010d80:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8010d84:	611a      	str	r2, [r3, #16]
	__HAL_RCC_DAC1_RELEASE_RESET();
 8010d86:	691a      	ldr	r2, [r3, #16]
 8010d88:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8010d8c:	611a      	str	r2, [r3, #16]
}
 8010d8e:	4770      	bx	lr
 8010d90:	40021000 	.word	0x40021000

08010d94 <TIM_DMA_Reconfig>:
 * @brief  Reconfigures the number of PWM Duty Cycle changes in one waveform period.
 * @note		The number of DC cahnges is represented by CNDTR register of DMA peripheral.
 * @param  chan: channel number 0 or 1 (TIM6 or TIM7)
 * @retval None
 */
void TIM_DMA_Reconfig(uint8_t chan){
 8010d94:	b510      	push	{r4, lr}
	if(chan==0){
 8010d96:	b110      	cbz	r0, 8010d9e <TIM_DMA_Reconfig+0xa>
		HAL_DMA_Abort(&hdma_tim6_up);
		HAL_DMA_Start(&hdma_tim6_up, (uint32_t)generator.pChanMem[0], (uint32_t)&(htim1.Instance->CCR2)/*(TIM1->CCR2)*/, generator.oneChanSamples[0]);
	}else if(chan==1){
 8010d98:	2801      	cmp	r0, #1
 8010d9a:	d00e      	beq.n	8010dba <TIM_DMA_Reconfig+0x26>
		HAL_DMA_Abort(&hdma_tim7_up);
		HAL_DMA_Start(&hdma_tim7_up, (uint32_t)generator.pChanMem[1], (uint32_t)&(htim3.Instance->CCR1)/*(TIM3->CCR1)*/, generator.oneChanSamples[1]);
	}
}
 8010d9c:	bd10      	pop	{r4, pc}
		HAL_DMA_Abort(&hdma_tim6_up);
 8010d9e:	480e      	ldr	r0, [pc, #56]	; (8010dd8 <TIM_DMA_Reconfig+0x44>)
 8010da0:	f7f6 fbbc 	bl	800751c <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim6_up, (uint32_t)generator.pChanMem[0], (uint32_t)&(htim1.Instance->CCR2)/*(TIM1->CCR2)*/, generator.oneChanSamples[0]);
 8010da4:	4a0d      	ldr	r2, [pc, #52]	; (8010ddc <TIM_DMA_Reconfig+0x48>)
 8010da6:	4b0e      	ldr	r3, [pc, #56]	; (8010de0 <TIM_DMA_Reconfig+0x4c>)
 8010da8:	6812      	ldr	r2, [r2, #0]
 8010daa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010dac:	480a      	ldr	r0, [pc, #40]	; (8010dd8 <TIM_DMA_Reconfig+0x44>)
 8010dae:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8010db0:	3238      	adds	r2, #56	; 0x38
}
 8010db2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim6_up, (uint32_t)generator.pChanMem[0], (uint32_t)&(htim1.Instance->CCR2)/*(TIM1->CCR2)*/, generator.oneChanSamples[0]);
 8010db6:	f7f6 bb0d 	b.w	80073d4 <HAL_DMA_Start>
		HAL_DMA_Abort(&hdma_tim7_up);
 8010dba:	480a      	ldr	r0, [pc, #40]	; (8010de4 <TIM_DMA_Reconfig+0x50>)
 8010dbc:	f7f6 fbae 	bl	800751c <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim7_up, (uint32_t)generator.pChanMem[1], (uint32_t)&(htim3.Instance->CCR1)/*(TIM3->CCR1)*/, generator.oneChanSamples[1]);
 8010dc0:	4a09      	ldr	r2, [pc, #36]	; (8010de8 <TIM_DMA_Reconfig+0x54>)
 8010dc2:	4b07      	ldr	r3, [pc, #28]	; (8010de0 <TIM_DMA_Reconfig+0x4c>)
 8010dc4:	6812      	ldr	r2, [r2, #0]
 8010dc6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010dc8:	4806      	ldr	r0, [pc, #24]	; (8010de4 <TIM_DMA_Reconfig+0x50>)
 8010dca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010dcc:	3234      	adds	r2, #52	; 0x34
}
 8010dce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim7_up, (uint32_t)generator.pChanMem[1], (uint32_t)&(htim3.Instance->CCR1)/*(TIM3->CCR1)*/, generator.oneChanSamples[1]);
 8010dd2:	f7f6 baff 	b.w	80073d4 <HAL_DMA_Start>
 8010dd6:	bf00      	nop
 8010dd8:	2000ec10 	.word	0x2000ec10
 8010ddc:	2000ec94 	.word	0x2000ec94
 8010de0:	200050a0 	.word	0x200050a0
 8010de4:	2000eb8c 	.word	0x2000eb8c
 8010de8:	2000ebd0 	.word	0x2000ebd0

08010dec <PWMGeneratingEnable>:
 * @brief  Enables/Starts generating of PWM and its simultaneous Duty Cycle changes.
 * @note		The PWM generated by TIM6 (ch2) & TIM7 (ch1). The DMA for DC change triggered by TIM1 (for TIM6) & TIM3 (for TIM7).
 * @param  None
 * @retval None
 */
void PWMGeneratingEnable(void){
 8010dec:	b538      	push	{r3, r4, r5, lr}
	if(generator.numOfChannles==1){
 8010dee:	4b1a      	ldr	r3, [pc, #104]	; (8010e58 <PWMGeneratingEnable+0x6c>)
 8010df0:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8010df4:	2a01      	cmp	r2, #1
 8010df6:	d020      	beq.n	8010e3a <PWMGeneratingEnable+0x4e>
		/* After sole Generator initialization, PWM generator do not enter TIMGenPwmInit()
		function and thus UDE bits are not configured. Must be set here. */
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
		HAL_TIM_Base_Start(&htim6);
	}else if(generator.numOfChannles>1){
 8010df8:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8010dfc:	2b01      	cmp	r3, #1
 8010dfe:	d91b      	bls.n	8010e38 <PWMGeneratingEnable+0x4c>
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010e00:	4d16      	ldr	r5, [pc, #88]	; (8010e5c <PWMGeneratingEnable+0x70>)
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
		HAL_TIM_Base_Start(&htim6);
		__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8010e02:	4c17      	ldr	r4, [pc, #92]	; (8010e60 <PWMGeneratingEnable+0x74>)
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010e04:	682a      	ldr	r2, [r5, #0]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8010e06:	4817      	ldr	r0, [pc, #92]	; (8010e64 <PWMGeneratingEnable+0x78>)
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010e08:	68d3      	ldr	r3, [r2, #12]
 8010e0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010e0e:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8010e10:	2104      	movs	r1, #4
 8010e12:	f7f8 fc99 	bl	8009748 <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim6);
 8010e16:	4628      	mov	r0, r5
 8010e18:	f7f8 f980 	bl	800911c <HAL_TIM_Base_Start>
		__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8010e1c:	6822      	ldr	r2, [r4, #0]
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8010e1e:	4812      	ldr	r0, [pc, #72]	; (8010e68 <PWMGeneratingEnable+0x7c>)
		__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8010e20:	68d3      	ldr	r3, [r2, #12]
 8010e22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010e26:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8010e28:	2100      	movs	r1, #0
 8010e2a:	f7f8 fc8d 	bl	8009748 <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim7);
 8010e2e:	4620      	mov	r0, r4
	}
}
 8010e30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_TIM_Base_Start(&htim7);
 8010e34:	f7f8 b972 	b.w	800911c <HAL_TIM_Base_Start>
}
 8010e38:	bd38      	pop	{r3, r4, r5, pc}
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010e3a:	4c08      	ldr	r4, [pc, #32]	; (8010e5c <PWMGeneratingEnable+0x70>)
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8010e3c:	4809      	ldr	r0, [pc, #36]	; (8010e64 <PWMGeneratingEnable+0x78>)
		__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010e3e:	6822      	ldr	r2, [r4, #0]
 8010e40:	68d3      	ldr	r3, [r2, #12]
 8010e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010e46:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8010e48:	2104      	movs	r1, #4
 8010e4a:	f7f8 fc7d 	bl	8009748 <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim6);
 8010e4e:	4620      	mov	r0, r4
}
 8010e50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_TIM_Base_Start(&htim6);
 8010e54:	f7f8 b962 	b.w	800911c <HAL_TIM_Base_Start>
 8010e58:	200050a0 	.word	0x200050a0
 8010e5c:	2000ec54 	.word	0x2000ec54
 8010e60:	2000ecd4 	.word	0x2000ecd4
 8010e64:	2000ec94 	.word	0x2000ec94
 8010e68:	2000ebd0 	.word	0x2000ebd0

08010e6c <PWMGeneratingDisable>:
 * @brief  Disables/Stops generating of PWM and its simultaneous Duty Cycle changes.
 * @note		The PWM generated by TIM6 (ch2) & TIM7 (ch1). The DMA for DC change triggered by TIM1 (for TIM6) & TIM3 (for TIM7).
 * @param  None
 * @retval None
 */
void PWMGeneratingDisable(void){
 8010e6c:	b508      	push	{r3, lr}
	if(generator.numOfChannles==1){
 8010e6e:	4b11      	ldr	r3, [pc, #68]	; (8010eb4 <PWMGeneratingDisable+0x48>)
 8010e70:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8010e74:	2a01      	cmp	r2, #1
 8010e76:	d014      	beq.n	8010ea2 <PWMGeneratingDisable+0x36>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
		HAL_TIM_Base_Stop(&htim6);
	}else if(generator.numOfChannles>1){
 8010e78:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8010e7c:	2b01      	cmp	r3, #1
 8010e7e:	d90f      	bls.n	8010ea0 <PWMGeneratingDisable+0x34>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8010e80:	2104      	movs	r1, #4
 8010e82:	480d      	ldr	r0, [pc, #52]	; (8010eb8 <PWMGeneratingDisable+0x4c>)
 8010e84:	f7f8 fd1e 	bl	80098c4 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim6);
 8010e88:	480c      	ldr	r0, [pc, #48]	; (8010ebc <PWMGeneratingDisable+0x50>)
 8010e8a:	f7f8 f989 	bl	80091a0 <HAL_TIM_Base_Stop>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8010e8e:	2100      	movs	r1, #0
 8010e90:	480b      	ldr	r0, [pc, #44]	; (8010ec0 <PWMGeneratingDisable+0x54>)
 8010e92:	f7f8 fd17 	bl	80098c4 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim7);
 8010e96:	480b      	ldr	r0, [pc, #44]	; (8010ec4 <PWMGeneratingDisable+0x58>)
	}
}
 8010e98:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Stop(&htim7);
 8010e9c:	f7f8 b980 	b.w	80091a0 <HAL_TIM_Base_Stop>
}
 8010ea0:	bd08      	pop	{r3, pc}
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8010ea2:	2104      	movs	r1, #4
 8010ea4:	4804      	ldr	r0, [pc, #16]	; (8010eb8 <PWMGeneratingDisable+0x4c>)
 8010ea6:	f7f8 fd0d 	bl	80098c4 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim6);
 8010eaa:	4804      	ldr	r0, [pc, #16]	; (8010ebc <PWMGeneratingDisable+0x50>)
}
 8010eac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Stop(&htim6);
 8010eb0:	f7f8 b976 	b.w	80091a0 <HAL_TIM_Base_Stop>
 8010eb4:	200050a0 	.word	0x200050a0
 8010eb8:	2000ec94 	.word	0x2000ec94
 8010ebc:	2000ec54 	.word	0x2000ec54
 8010ec0:	2000ebd0 	.word	0x2000ebd0
 8010ec4:	2000ecd4 	.word	0x2000ecd4

08010ec8 <TIMGenPwmInit>:
 * @brief  Initialization of arbitrary PWM generator.
 * @note		TIM6 & TIM7 (PWM gen.) and TIM1 & TIM3 (DMA for Duty Cycle change).
 * @param  None
 * @retval None
 */
void TIMGenPwmInit(void){
 8010ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	htim1.Instance = TIM1;
 8010ecc:	4d7c      	ldr	r5, [pc, #496]	; (80110c0 <TIMGenPwmInit+0x1f8>)
 8010ece:	4b7d      	ldr	r3, [pc, #500]	; (80110c4 <TIMGenPwmInit+0x1fc>)
 8010ed0:	602b      	str	r3, [r5, #0]
void TIMGenPwmInit(void){
 8010ed2:	b09d      	sub	sp, #116	; 0x74
	htim1.Init.Prescaler = 0;
 8010ed4:	2400      	movs	r4, #0
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8010ed6:	af1c      	add	r7, sp, #112	; 0x70
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8010ed8:	f04f 0a80 	mov.w	sl, #128	; 0x80
	htim1.Init.Period = 1023;
 8010edc:	f240 33ff 	movw	r3, #1023	; 0x3ff
	HAL_TIM_Base_Init(&htim1);
 8010ee0:	4628      	mov	r0, r5
	htim1.Init.Period = 1023;
 8010ee2:	60eb      	str	r3, [r5, #12]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010ee4:	e9c5 4401 	strd	r4, r4, [r5, #4]
	htim1.Init.RepetitionCounter = 0;
 8010ee8:	e9c5 4404 	strd	r4, r4, [r5, #16]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8010eec:	f8c5 a018 	str.w	sl, [r5, #24]
	HAL_TIM_Base_Init(&htim1);
 8010ef0:	f7f7 ffce 	bl	8008e90 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8010ef4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010ef8:	f847 3d58 	str.w	r3, [r7, #-88]!
	HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 8010efc:	4628      	mov	r0, r5
 8010efe:	4639      	mov	r1, r7
 8010f00:	f7f9 f948 	bl	800a194 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim1);
 8010f04:	4628      	mov	r0, r5
 8010f06:	f7f8 fb25 	bl	8009554 <HAL_TIM_PWM_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 8010f0a:	a903      	add	r1, sp, #12
 8010f0c:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8010f0e:	e9cd 4403 	strd	r4, r4, [sp, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010f12:	9405      	str	r4, [sp, #20]
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8010f14:	2660      	movs	r6, #96	; 0x60
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 8010f16:	f7fa fc47 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 8010f1a:	2204      	movs	r2, #4
 8010f1c:	a90a      	add	r1, sp, #40	; 0x28
	sConfigOC.Pulse = 512;
 8010f1e:	f44f 7300 	mov.w	r3, #512	; 0x200
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 8010f22:	4628      	mov	r0, r5
	sConfigOC.Pulse = 512;
 8010f24:	e9cd 630a 	strd	r6, r3, [sp, #40]	; 0x28
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8010f28:	f44f 5b00 	mov.w	fp, #8192	; 0x2000
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8010f2c:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8010f30:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8010f34:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 8010f36:	f7fa fa33 	bl	800b3a0 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 8010f3a:	a911      	add	r1, sp, #68	; 0x44
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8010f3c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 8010f40:	4628      	mov	r0, r5
	htim6.Instance = TIM6;
 8010f42:	4e61      	ldr	r6, [pc, #388]	; (80110c8 <TIMGenPwmInit+0x200>)
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8010f44:	9319      	str	r3, [sp, #100]	; 0x64
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8010f46:	9411      	str	r4, [sp, #68]	; 0x44
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8010f48:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8010f4c:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8010f50:	e9cd 4417 	strd	r4, r4, [sp, #92]	; 0x5c
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8010f54:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8010f58:	f8cd b058 	str.w	fp, [sp, #88]	; 0x58
	HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 8010f5c:	f7fa fca8 	bl	800b8b0 <HAL_TIMEx_ConfigBreakDeadTime>
	HAL_TIM_Base_MspInit(&htim1);
 8010f60:	4628      	mov	r0, r5
 8010f62:	f7fe fa0b 	bl	800f37c <HAL_TIM_Base_MspInit>
	htim6.Instance = TIM6;
 8010f66:	4b59      	ldr	r3, [pc, #356]	; (80110cc <TIMGenPwmInit+0x204>)
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010f68:	f8df 8180 	ldr.w	r8, [pc, #384]	; 80110ec <TIMGenPwmInit+0x224>
	htim6.Instance = TIM6;
 8010f6c:	6033      	str	r3, [r6, #0]
	HAL_TIM_Base_Init(&htim6);
 8010f6e:	4630      	mov	r0, r6
	htim6.Init.Period = 0x7FF;
 8010f70:	f240 73ff 	movw	r3, #2047	; 0x7ff
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010f74:	f04f 0920 	mov.w	r9, #32
	htim6.Init.Period = 0x7FF;
 8010f78:	60f3      	str	r3, [r6, #12]
	htim6.Init.Prescaler = 0;
 8010f7a:	6074      	str	r4, [r6, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010f7c:	60b4      	str	r4, [r6, #8]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8010f7e:	61b4      	str	r4, [r6, #24]
	HAL_TIM_Base_Init(&htim6);
 8010f80:	f7f7 ff86 	bl	8008e90 <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8010f84:	a911      	add	r1, sp, #68	; 0x44
 8010f86:	4630      	mov	r0, r6
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010f88:	9413      	str	r4, [sp, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010f8a:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8010f8e:	f7fa fc0b 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010f92:	f8d8 301c 	ldr.w	r3, [r8, #28]
	hdma_tim6_up.Instance = DMA1_Channel3;
 8010f96:	494e      	ldr	r1, [pc, #312]	; (80110d0 <TIMGenPwmInit+0x208>)
 8010f98:	4d4e      	ldr	r5, [pc, #312]	; (80110d4 <TIMGenPwmInit+0x20c>)
	hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8010f9a:	608c      	str	r4, [r1, #8]
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010f9c:	f043 0310 	orr.w	r3, r3, #16
 8010fa0:	f8c8 301c 	str.w	r3, [r8, #28]
 8010fa4:	f8d8 301c 	ldr.w	r3, [r8, #28]
	hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 8010fa8:	f8c1 a00c 	str.w	sl, [r1, #12]
	__HAL_RCC_TIM6_CLK_ENABLE();
 8010fac:	f003 0310 	and.w	r3, r3, #16
 8010fb0:	9303      	str	r3, [sp, #12]
 8010fb2:	9a03      	ldr	r2, [sp, #12]
	hdma_tim6_up.Instance = DMA1_Channel3;
 8010fb4:	600d      	str	r5, [r1, #0]
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010fb6:	2210      	movs	r2, #16
	hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010fb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010fbc:	604a      	str	r2, [r1, #4]
	HAL_DMA_Init(&hdma_tim6_up);
 8010fbe:	4608      	mov	r0, r1
	hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8010fc0:	f44f 7280 	mov.w	r2, #256	; 0x100
	hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010fc4:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8010fc8:	e9cd 1300 	strd	r1, r3, [sp]
	hdma_tim6_up.Init.Priority = DMA_PRIORITY_HIGH;
 8010fcc:	e9c1 9b06 	strd	r9, fp, [r1, #24]
	HAL_DMA_Init(&hdma_tim6_up);
 8010fd0:	f7f6 f8ac 	bl	800712c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010fd4:	6832      	ldr	r2, [r6, #0]
	htim3.Instance = TIM3;
 8010fd6:	4d40      	ldr	r5, [pc, #256]	; (80110d8 <TIMGenPwmInit+0x210>)
	__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010fd8:	68d0      	ldr	r0, [r2, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);
 8010fda:	9900      	ldr	r1, [sp, #0]
	htim3.Instance = TIM3;
 8010fdc:	f8df e110 	ldr.w	lr, [pc, #272]	; 80110f0 <TIMGenPwmInit+0x228>
 8010fe0:	f8c5 e000 	str.w	lr, [r5]
	__HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8010fe4:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8010fe8:	60d0      	str	r0, [r2, #12]
	htim3.Init.Period = 511;
 8010fea:	f240 1cff 	movw	ip, #511	; 0x1ff
	HAL_TIM_Base_Init(&htim3);
 8010fee:	4628      	mov	r0, r5
	htim3.Init.Period = 511;
 8010ff0:	f8c5 c00c 	str.w	ip, [r5, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);
 8010ff4:	6231      	str	r1, [r6, #32]
 8010ff6:	624e      	str	r6, [r1, #36]	; 0x24
	htim3.Init.Prescaler = 0;
 8010ff8:	606c      	str	r4, [r5, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010ffa:	60ac      	str	r4, [r5, #8]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8010ffc:	612c      	str	r4, [r5, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8010ffe:	f8c5 a018 	str.w	sl, [r5, #24]
	HAL_TIM_Base_Init(&htim3);
 8011002:	f7f7 ff45 	bl	8008e90 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8011006:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 801100a:	a90a      	add	r1, sp, #40	; 0x28
 801100c:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 801100e:	930a      	str	r3, [sp, #40]	; 0x28
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 8011010:	f7f9 f8c0 	bl	800a194 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim3);
 8011014:	4628      	mov	r0, r5
 8011016:	f7f8 fa9d 	bl	8009554 <HAL_TIM_PWM_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 801101a:	4639      	mov	r1, r7
 801101c:	4628      	mov	r0, r5
	htim7.Instance = TIM7;
 801101e:	4f2f      	ldr	r7, [pc, #188]	; (80110dc <TIMGenPwmInit+0x214>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8011020:	9406      	str	r4, [sp, #24]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011022:	9408      	str	r4, [sp, #32]
	HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 8011024:	f7fa fbc0 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.Pulse = 256;
 8011028:	f04f 0c60 	mov.w	ip, #96	; 0x60
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 801102c:	a911      	add	r1, sp, #68	; 0x44
 801102e:	4622      	mov	r2, r4
	sConfigOC.Pulse = 256;
 8011030:	f44f 7380 	mov.w	r3, #256	; 0x100
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 8011034:	4628      	mov	r0, r5
	sConfigOC.Pulse = 256;
 8011036:	e9cd c311 	strd	ip, r3, [sp, #68]	; 0x44
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801103a:	9413      	str	r4, [sp, #76]	; 0x4c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801103c:	9415      	str	r4, [sp, #84]	; 0x54
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 801103e:	f7fa f9af 	bl	800b3a0 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_Base_MspInit(&htim3);
 8011042:	4628      	mov	r0, r5
 8011044:	f7fe f99a 	bl	800f37c <HAL_TIM_Base_MspInit>
	htim7.Instance = TIM7;
 8011048:	4a25      	ldr	r2, [pc, #148]	; (80110e0 <TIMGenPwmInit+0x218>)
 801104a:	603a      	str	r2, [r7, #0]
	htim7.Init.Period = 0x7FF;
 801104c:	f240 73ff 	movw	r3, #2047	; 0x7ff
	HAL_TIM_Base_Init(&htim7);
 8011050:	4638      	mov	r0, r7
	htim7.Init.Period = 0x7FF;
 8011052:	60fb      	str	r3, [r7, #12]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011054:	e9c7 4401 	strd	r4, r4, [r7, #4]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011058:	61bc      	str	r4, [r7, #24]
	HAL_TIM_Base_Init(&htim7);
 801105a:	f7f7 ff19 	bl	8008e90 <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 801105e:	a911      	add	r1, sp, #68	; 0x44
 8011060:	4638      	mov	r0, r7
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8011062:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011066:	9413      	str	r4, [sp, #76]	; 0x4c
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 8011068:	f7fa fb9e 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	__HAL_RCC_TIM7_CLK_ENABLE();
 801106c:	f8d8 201c 	ldr.w	r2, [r8, #28]
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 8011070:	4e1c      	ldr	r6, [pc, #112]	; (80110e4 <TIMGenPwmInit+0x21c>)
 8011072:	491d      	ldr	r1, [pc, #116]	; (80110e8 <TIMGenPwmInit+0x220>)
	__HAL_RCC_TIM7_CLK_ENABLE();
 8011074:	ea42 0209 	orr.w	r2, r2, r9
	hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8011078:	2310      	movs	r3, #16
 801107a:	6073      	str	r3, [r6, #4]
	__HAL_RCC_TIM7_CLK_ENABLE();
 801107c:	f8c8 201c 	str.w	r2, [r8, #28]
 8011080:	f8d8 201c 	ldr.w	r2, [r8, #28]
	hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8011084:	60b4      	str	r4, [r6, #8]
	hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8011086:	f44f 7380 	mov.w	r3, #256	; 0x100
	__HAL_RCC_TIM7_CLK_ENABLE();
 801108a:	ea02 0209 	and.w	r2, r2, r9
	hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 801108e:	6133      	str	r3, [r6, #16]
	hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8011090:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_TIM7_CLK_ENABLE();
 8011092:	920a      	str	r2, [sp, #40]	; 0x28
	HAL_DMA_Init(&hdma_tim7_up);
 8011094:	4630      	mov	r0, r6
	__HAL_RCC_TIM7_CLK_ENABLE();
 8011096:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 8011098:	f8c6 a00c 	str.w	sl, [r6, #12]
	hdma_tim7_up.Init.Mode = DMA_CIRCULAR;
 801109c:	e9c6 3905 	strd	r3, r9, [r6, #20]
	hdma_tim7_up.Init.Priority = DMA_PRIORITY_HIGH;
 80110a0:	f8c6 b01c 	str.w	fp, [r6, #28]
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 80110a4:	6031      	str	r1, [r6, #0]
	HAL_DMA_Init(&hdma_tim7_up);
 80110a6:	f7f6 f841 	bl	800712c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 80110aa:	683a      	ldr	r2, [r7, #0]
 80110ac:	68d3      	ldr	r3, [r2, #12]
 80110ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80110b2:	60d3      	str	r3, [r2, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim7_up);
 80110b4:	623e      	str	r6, [r7, #32]
 80110b6:	6277      	str	r7, [r6, #36]	; 0x24
	MX_TIM1_GEN_PWM_Init();
	MX_TIM6_GEN_PWM_Init();
	MX_TIM3_GEN_PWM_Init();			// PWM generation
	MX_TIM7_GEN_PWM_Init();			// DMA transaction timing
}
 80110b8:	b01d      	add	sp, #116	; 0x74
 80110ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110be:	bf00      	nop
 80110c0:	2000ec94 	.word	0x2000ec94
 80110c4:	40012c00 	.word	0x40012c00
 80110c8:	2000ec54 	.word	0x2000ec54
 80110cc:	40001000 	.word	0x40001000
 80110d0:	2000ec10 	.word	0x2000ec10
 80110d4:	40020030 	.word	0x40020030
 80110d8:	2000ebd0 	.word	0x2000ebd0
 80110dc:	2000ecd4 	.word	0x2000ecd4
 80110e0:	40001400 	.word	0x40001400
 80110e4:	2000eb8c 	.word	0x2000eb8c
 80110e8:	40020044 	.word	0x40020044
 80110ec:	40021000 	.word	0x40021000
 80110f0:	40000400 	.word	0x40000400

080110f4 <TIMGenPwmDeinit>:
 * @param  None
 * @retval None
 */
void TIMGenPwmDeinit(void){
	/* Reset TIM peripherals */
	__HAL_RCC_TIM6_FORCE_RESET();
 80110f4:	4b10      	ldr	r3, [pc, #64]	; (8011138 <TIMGenPwmDeinit+0x44>)
 80110f6:	691a      	ldr	r2, [r3, #16]
 80110f8:	f042 0210 	orr.w	r2, r2, #16
 80110fc:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM6_RELEASE_RESET();
 80110fe:	691a      	ldr	r2, [r3, #16]
 8011100:	f022 0210 	bic.w	r2, r2, #16
 8011104:	611a      	str	r2, [r3, #16]

	__HAL_RCC_TIM7_FORCE_RESET();
 8011106:	691a      	ldr	r2, [r3, #16]
 8011108:	f042 0220 	orr.w	r2, r2, #32
 801110c:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM7_RELEASE_RESET();
 801110e:	691a      	ldr	r2, [r3, #16]
 8011110:	f022 0220 	bic.w	r2, r2, #32
 8011114:	611a      	str	r2, [r3, #16]

	__HAL_RCC_TIM1_FORCE_RESET();
 8011116:	68da      	ldr	r2, [r3, #12]
 8011118:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801111c:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM1_RELEASE_RESET();
 801111e:	68da      	ldr	r2, [r3, #12]
 8011120:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8011124:	60da      	str	r2, [r3, #12]

	__HAL_RCC_TIM3_FORCE_RESET();
 8011126:	691a      	ldr	r2, [r3, #16]
 8011128:	f042 0202 	orr.w	r2, r2, #2
 801112c:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM3_RELEASE_RESET();
 801112e:	691a      	ldr	r2, [r3, #16]
 8011130:	f022 0202 	bic.w	r2, r2, #2
 8011134:	611a      	str	r2, [r3, #16]
}
 8011136:	4770      	bx	lr
 8011138:	40021000 	.word	0x40021000

0801113c <TIM1_LOG_ANLYS_MspInit>:
void TIM1_LOG_ANLYS_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Peripheral clock enable */
	__HAL_RCC_TIM1_CLK_ENABLE();
 801113c:	4b21      	ldr	r3, [pc, #132]	; (80111c4 <TIM1_LOG_ANLYS_MspInit+0x88>)
{
 801113e:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM1_CLK_ENABLE();
 8011140:	699a      	ldr	r2, [r3, #24]
	HAL_NVIC_SetPriority(EXTI9_5_IRQn,9,0);
	HAL_NVIC_SetPriority(EXTI15_10_IRQn,9,0);

	/* TIM1 DMA Init */
	/* TIM1_UP Init */
	hdma_tim1_up.Instance = DMA1_Channel5;
 8011142:	4c21      	ldr	r4, [pc, #132]	; (80111c8 <TIM1_LOG_ANLYS_MspInit+0x8c>)
	__HAL_RCC_TIM1_CLK_ENABLE();
 8011144:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8011148:	619a      	str	r2, [r3, #24]
 801114a:	699b      	ldr	r3, [r3, #24]
{
 801114c:	b086      	sub	sp, #24
	__HAL_RCC_TIM1_CLK_ENABLE();
 801114e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011152:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8011154:	f44f 517f 	mov.w	r1, #16320	; 0x3fc0
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
 8011158:	2500      	movs	r5, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801115a:	2303      	movs	r3, #3
{
 801115c:	4606      	mov	r6, r0
	GPIO_InitStruct.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 801115e:	2201      	movs	r2, #1
	__HAL_RCC_TIM1_CLK_ENABLE();
 8011160:	9800      	ldr	r0, [sp, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8011162:	9101      	str	r1, [sp, #4]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011164:	4819      	ldr	r0, [pc, #100]	; (80111cc <TIM1_LOG_ANLYS_MspInit+0x90>)
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8011166:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011168:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 801116a:	e9cd 5202 	strd	r5, r2, [sp, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801116e:	f7f6 fab9 	bl	80076e4 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI9_5_IRQn,9,0);
 8011172:	462a      	mov	r2, r5
 8011174:	2109      	movs	r1, #9
 8011176:	2017      	movs	r0, #23
 8011178:	f7f5 fd5a 	bl	8006c30 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn,9,0);
 801117c:	462a      	mov	r2, r5
 801117e:	2109      	movs	r1, #9
 8011180:	2028      	movs	r0, #40	; 0x28
 8011182:	f7f5 fd55 	bl	8006c30 <HAL_NVIC_SetPriority>
	hdma_tim1_up.Instance = DMA1_Channel5;
 8011186:	4a12      	ldr	r2, [pc, #72]	; (80111d0 <TIM1_LOG_ANLYS_MspInit+0x94>)
 8011188:	6022      	str	r2, [r4, #0]
	hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
	hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 801118a:	2380      	movs	r3, #128	; 0x80
	hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 801118c:	f44f 7080 	mov.w	r0, #256	; 0x100
	hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8011190:	f44f 6180 	mov.w	r1, #1024	; 0x400
	hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 8011194:	2220      	movs	r2, #32
	hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8011196:	60e3      	str	r3, [r4, #12]
	hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8011198:	6120      	str	r0, [r4, #16]
	hdma_tim1_up.Init.Priority = DMA_PRIORITY_HIGH;
 801119a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim1_up);
 801119e:	4620      	mov	r0, r4
	hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 80111a0:	e9c4 1205 	strd	r1, r2, [r4, #20]
	hdma_tim1_up.Init.Priority = DMA_PRIORITY_HIGH;
 80111a4:	61e3      	str	r3, [r4, #28]
	hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80111a6:	6065      	str	r5, [r4, #4]
	hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80111a8:	60a5      	str	r5, [r4, #8]
	HAL_DMA_Init(&hdma_tim1_up);
 80111aa:	f7f5 ffbf 	bl	800712c <HAL_DMA_Init>
	/* Trigger DMA by TIMer to transfer data from GPIO IDR reg. to memory buffer. */
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DIER_UDE);
 80111ae:	4b09      	ldr	r3, [pc, #36]	; (80111d4 <TIM1_LOG_ANLYS_MspInit+0x98>)
 80111b0:	681a      	ldr	r2, [r3, #0]
 80111b2:	68d3      	ldr	r3, [r2, #12]
 80111b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80111b8:	60d3      	str	r3, [r2, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 80111ba:	6234      	str	r4, [r6, #32]
 80111bc:	6266      	str	r6, [r4, #36]	; 0x24
}
 80111be:	b006      	add	sp, #24
 80111c0:	bd70      	pop	{r4, r5, r6, pc}
 80111c2:	bf00      	nop
 80111c4:	40021000 	.word	0x40021000
 80111c8:	2000ed14 	.word	0x2000ed14
 80111cc:	48000400 	.word	0x48000400
 80111d0:	40020058 	.word	0x40020058
 80111d4:	2000ec94 	.word	0x2000ec94

080111d8 <TIM4_LOG_ANLYS_MspInit>:

void TIM4_LOG_ANLYS_MspInit(TIM_HandleTypeDef* htim_base)
{
	/* Peripheral clock enable */
	__HAL_RCC_TIM4_CLK_ENABLE();
 80111d8:	4b0e      	ldr	r3, [pc, #56]	; (8011214 <TIM4_LOG_ANLYS_MspInit+0x3c>)

	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 80111da:	490f      	ldr	r1, [pc, #60]	; (8011218 <TIM4_LOG_ANLYS_MspInit+0x40>)
	__HAL_RCC_TIM4_CLK_ENABLE();
 80111dc:	69da      	ldr	r2, [r3, #28]
{
 80111de:	b500      	push	{lr}
	__HAL_RCC_TIM4_CLK_ENABLE();
 80111e0:	f042 0204 	orr.w	r2, r2, #4
 80111e4:	61da      	str	r2, [r3, #28]
 80111e6:	69db      	ldr	r3, [r3, #28]
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 80111e8:	680a      	ldr	r2, [r1, #0]
{
 80111ea:	b083      	sub	sp, #12
	__HAL_RCC_TIM4_CLK_ENABLE();
 80111ec:	f003 0304 	and.w	r3, r3, #4
 80111f0:	9301      	str	r3, [sp, #4]
 80111f2:	9b01      	ldr	r3, [sp, #4]
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 80111f4:	68d3      	ldr	r3, [r2, #12]
 80111f6:	f043 0301 	orr.w	r3, r3, #1
 80111fa:	60d3      	str	r3, [r2, #12]

	/* TIM4 interrupt Init */
	HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
 80111fc:	2109      	movs	r1, #9
 80111fe:	2200      	movs	r2, #0
 8011200:	201e      	movs	r0, #30
 8011202:	f7f5 fd15 	bl	8006c30 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8011206:	201e      	movs	r0, #30
}
 8011208:	b003      	add	sp, #12
 801120a:	f85d eb04 	ldr.w	lr, [sp], #4
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 801120e:	f7f5 bd55 	b.w	8006cbc <HAL_NVIC_EnableIRQ>
 8011212:	bf00      	nop
 8011214:	40021000 	.word	0x40021000
 8011218:	2000ea84 	.word	0x2000ea84

0801121c <TIM4_LOG_ANLYS_MspDeinit>:

void TIM4_LOG_ANLYS_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM4_CLK_DISABLE();
 801121c:	4a08      	ldr	r2, [pc, #32]	; (8011240 <TIM4_LOG_ANLYS_MspDeinit+0x24>)
{
 801121e:	b508      	push	{r3, lr}
	__HAL_RCC_TIM4_CLK_DISABLE();
 8011220:	69d3      	ldr	r3, [r2, #28]
 8011222:	f023 0304 	bic.w	r3, r3, #4
 8011226:	61d3      	str	r3, [r2, #28]
	HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8011228:	201e      	movs	r0, #30
 801122a:	f7f5 fd5b 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 801122e:	2017      	movs	r0, #23
 8011230:	f7f5 fd58 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8011234:	2028      	movs	r0, #40	; 0x28
}
 8011236:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 801123a:	f7f5 bd53 	b.w	8006ce4 <HAL_NVIC_DisableIRQ>
 801123e:	bf00      	nop
 8011240:	40021000 	.word	0x40021000

08011244 <TIM1_LOG_ANLYS_MspDeinit>:

void TIM1_LOG_ANLYS_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	/* Peripheral clock disable */
	__HAL_RCC_TIM1_CLK_DISABLE();
 8011244:	4a03      	ldr	r2, [pc, #12]	; (8011254 <TIM1_LOG_ANLYS_MspDeinit+0x10>)
	/* TIM1 DMA DeInit */
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 8011246:	6a00      	ldr	r0, [r0, #32]
	__HAL_RCC_TIM1_CLK_DISABLE();
 8011248:	6993      	ldr	r3, [r2, #24]
 801124a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801124e:	6193      	str	r3, [r2, #24]
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 8011250:	f7f6 b83a 	b.w	80072c8 <HAL_DMA_DeInit>
 8011254:	40021000 	.word	0x40021000

08011258 <LOG_ANLYS_PeriodElapsedCallback>:
 * @note		The time after the trigger occured elapsed and all required data is sampled.
 * @params htim:	TIM handler
 * @retval None
 */
void LOG_ANLYS_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8011258:	b508      	push	{r3, lr}
	//    {
	__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);

	/* Stop timer trigering the DMA for data transfer */
	//HAL_TIM_Base_Stop(&htim1);
	__HAL_TIM_DISABLE(&htim4);
 801125a:	4b15      	ldr	r3, [pc, #84]	; (80112b0 <LOG_ANLYS_PeriodElapsedCallback+0x58>)
	__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801125c:	6802      	ldr	r2, [r0, #0]
	__HAL_TIM_DISABLE(&htim4);
 801125e:	681b      	ldr	r3, [r3, #0]
	__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8011260:	f06f 0101 	mvn.w	r1, #1
 8011264:	6111      	str	r1, [r2, #16]
	__HAL_TIM_DISABLE(&htim4);
 8011266:	6a19      	ldr	r1, [r3, #32]
 8011268:	f241 1211 	movw	r2, #4369	; 0x1111
 801126c:	4211      	tst	r1, r2
 801126e:	d104      	bne.n	801127a <LOG_ANLYS_PeriodElapsedCallback+0x22>
 8011270:	6a19      	ldr	r1, [r3, #32]
 8011272:	f240 4244 	movw	r2, #1092	; 0x444
 8011276:	4211      	tst	r1, r2
 8011278:	d010      	beq.n	801129c <LOG_ANLYS_PeriodElapsedCallback+0x44>
	HAL_DMA_Abort(&hdma_tim1_up);
 801127a:	480e      	ldr	r0, [pc, #56]	; (80112b4 <LOG_ANLYS_PeriodElapsedCallback+0x5c>)
 801127c:	f7f6 f94e 	bl	800751c <HAL_DMA_Abort>
 * @note		Disables all IRQ channels of GPIOs to prevent from triggering.
 * @params None
 * @retval None
 */
void GPIO_DisableIRQ(void){
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 8011280:	4b0d      	ldr	r3, [pc, #52]	; (80112b8 <LOG_ANLYS_PeriodElapsedCallback+0x60>)
 8011282:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 8011286:	615a      	str	r2, [r3, #20]
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8011288:	2017      	movs	r0, #23
 801128a:	f7f5 fd2b 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 801128e:	2028      	movs	r0, #40	; 0x28
 8011290:	f7f5 fd28 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
	if(logAnlys.trigOccur == TRIG_OCCURRED){
 8011294:	4b09      	ldr	r3, [pc, #36]	; (80112bc <LOG_ANLYS_PeriodElapsedCallback+0x64>)
 8011296:	7ddb      	ldrb	r3, [r3, #23]
 8011298:	b12b      	cbz	r3, 80112a6 <LOG_ANLYS_PeriodElapsedCallback+0x4e>
}
 801129a:	bd08      	pop	{r3, pc}
	__HAL_TIM_DISABLE(&htim4);
 801129c:	681a      	ldr	r2, [r3, #0]
 801129e:	f022 0201 	bic.w	r2, r2, #1
 80112a2:	601a      	str	r2, [r3, #0]
 80112a4:	e7e9      	b.n	801127a <LOG_ANLYS_PeriodElapsedCallback+0x22>
}
 80112a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		logAnlysPeriodElapsedCallback();
 80112aa:	f7f3 b871 	b.w	8004390 <logAnlysPeriodElapsedCallback>
 80112ae:	bf00      	nop
 80112b0:	2000ea84 	.word	0x2000ea84
 80112b4:	2000ed14 	.word	0x2000ed14
 80112b8:	40010400 	.word	0x40010400
 80112bc:	20007028 	.word	0x20007028

080112c0 <LOG_ANLYS_TriggerEventOccured>:
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;
 80112c0:	4a03      	ldr	r2, [pc, #12]	; (80112d0 <LOG_ANLYS_TriggerEventOccured+0x10>)
 80112c2:	4b04      	ldr	r3, [pc, #16]	; (80112d4 <LOG_ANLYS_TriggerEventOccured+0x14>)
 80112c4:	6811      	ldr	r1, [r2, #0]
	logAnlys.trigOccur = TRIG_OCCURRED;
 80112c6:	2200      	movs	r2, #0
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;
 80112c8:	6849      	ldr	r1, [r1, #4]
 80112ca:	6019      	str	r1, [r3, #0]
	logAnlys.trigOccur = TRIG_OCCURRED;
 80112cc:	75da      	strb	r2, [r3, #23]
}
 80112ce:	4770      	bx	lr
 80112d0:	2000ed14 	.word	0x2000ed14
 80112d4:	20007028 	.word	0x20007028

080112d8 <TIM_LogAnlys_Init>:
	__HAL_RCC_TIM4_FORCE_RESET();
 80112d8:	4b30      	ldr	r3, [pc, #192]	; (801139c <TIM_LogAnlys_Init+0xc4>)
	htim1.Instance = TIM1;
 80112da:	4931      	ldr	r1, [pc, #196]	; (80113a0 <TIM_LogAnlys_Init+0xc8>)
	__HAL_RCC_TIM4_FORCE_RESET();
 80112dc:	691a      	ldr	r2, [r3, #16]
 80112de:	f042 0204 	orr.w	r2, r2, #4
{
 80112e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	__HAL_RCC_TIM4_FORCE_RESET();
 80112e6:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_RELEASE_RESET();
 80112e8:	691a      	ldr	r2, [r3, #16]
	htim1.State = HAL_TIM_STATE_RESET;
 80112ea:	4d2e      	ldr	r5, [pc, #184]	; (80113a4 <TIM_LogAnlys_Init+0xcc>)
	htim4.State = HAL_TIM_STATE_RESET;
 80112ec:	4e2e      	ldr	r6, [pc, #184]	; (80113a8 <TIM_LogAnlys_Init+0xd0>)
	__HAL_RCC_TIM4_RELEASE_RESET();
 80112ee:	f022 0204 	bic.w	r2, r2, #4
 80112f2:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM1_FORCE_RESET();
 80112f4:	68da      	ldr	r2, [r3, #12]
 80112f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80112fa:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM1_RELEASE_RESET();
 80112fc:	68da      	ldr	r2, [r3, #12]
{
 80112fe:	b08c      	sub	sp, #48	; 0x30
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8011300:	af0c      	add	r7, sp, #48	; 0x30
	__HAL_RCC_TIM1_RELEASE_RESET();
 8011302:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
	htim4.State = HAL_TIM_STATE_RESET;
 8011306:	2400      	movs	r4, #0
	__HAL_RCC_TIM1_RELEASE_RESET();
 8011308:	60da      	str	r2, [r3, #12]
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 801130a:	f44f 5880 	mov.w	r8, #4096	; 0x1000
	htim1.Init.Period = 14399;   //14399
 801130e:	f643 033f 	movw	r3, #14399	; 0x383f
	HAL_TIM_Base_Init(&htim1);
 8011312:	4628      	mov	r0, r5
	htim1.Init.Period = 14399;   //14399
 8011314:	60eb      	str	r3, [r5, #12]
	htim4.State = HAL_TIM_STATE_RESET;
 8011316:	f886 403d 	strb.w	r4, [r6, #61]	; 0x3d
	htim1.Instance = TIM1;
 801131a:	6029      	str	r1, [r5, #0]
	htim1.Init.Prescaler = 0;  //0
 801131c:	606c      	str	r4, [r5, #4]
	htim1.State = HAL_TIM_STATE_RESET;
 801131e:	f885 403d 	strb.w	r4, [r5, #61]	; 0x3d
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011322:	60ac      	str	r4, [r5, #8]
	htim1.Init.RepetitionCounter = 0;
 8011324:	e9c5 4404 	strd	r4, r4, [r5, #16]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011328:	61ac      	str	r4, [r5, #24]
	HAL_TIM_Base_Init(&htim1);
 801132a:	f7f7 fdb1 	bl	8008e90 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 801132e:	f847 8d24 	str.w	r8, [r7, #-36]!
	HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 8011332:	4628      	mov	r0, r5
 8011334:	4639      	mov	r1, r7
 8011336:	f7f8 ff2d 	bl	800a194 <HAL_TIM_ConfigClockSource>
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 801133a:	2204      	movs	r2, #4
 801133c:	2330      	movs	r3, #48	; 0x30
	HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig);
 801133e:	a907      	add	r1, sp, #28
 8011340:	4628      	mov	r0, r5
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8011342:	e9cd 2307 	strd	r2, r3, [sp, #28]
	HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig);
 8011346:	f7f9 f9f1 	bl	800a72c <HAL_TIM_SlaveConfigSynchronization>
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 801134a:	4669      	mov	r1, sp
 801134c:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 801134e:	e9cd 4400 	strd	r4, r4, [sp]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011352:	9402      	str	r4, [sp, #8]
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 8011354:	f7fa fa28 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	htim4.Instance = TIM4;
 8011358:	4914      	ldr	r1, [pc, #80]	; (80113ac <TIM_LogAnlys_Init+0xd4>)
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 801135a:	60b4      	str	r4, [r6, #8]
	htim4.Init.Prescaler = 1199;
 801135c:	f240 42af 	movw	r2, #1199	; 0x4af
	htim4.Init.Period = 59999;
 8011360:	f64e 235f 	movw	r3, #59999	; 0xea5f
	HAL_TIM_Base_Init(&htim4);
 8011364:	4630      	mov	r0, r6
	htim4.Init.Prescaler = 1199;
 8011366:	e9c6 1200 	strd	r1, r2, [r6]
	htim4.Init.Period = 59999;
 801136a:	60f3      	str	r3, [r6, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 801136c:	6134      	str	r4, [r6, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801136e:	61b4      	str	r4, [r6, #24]
	HAL_TIM_Base_Init(&htim4);
 8011370:	f7f7 fd8e 	bl	8008e90 <HAL_TIM_Base_Init>
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 8011374:	a907      	add	r1, sp, #28
 8011376:	4630      	mov	r0, r6
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8011378:	f8cd 801c 	str.w	r8, [sp, #28]
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 801137c:	f7f8 ff0a 	bl	800a194 <HAL_TIM_ConfigClockSource>
	HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE);
 8011380:	4630      	mov	r0, r6
 8011382:	2108      	movs	r1, #8
 8011384:	f7f8 fc78 	bl	8009c78 <HAL_TIM_OnePulse_Init>
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8011388:	2380      	movs	r3, #128	; 0x80
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 801138a:	4639      	mov	r1, r7
 801138c:	4630      	mov	r0, r6
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801138e:	9403      	str	r4, [sp, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8011390:	9305      	str	r3, [sp, #20]
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 8011392:	f7fa fa09 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
}
 8011396:	b00c      	add	sp, #48	; 0x30
 8011398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801139c:	40021000 	.word	0x40021000
 80113a0:	40012c00 	.word	0x40012c00
 80113a4:	2000ec94 	.word	0x2000ec94
 80113a8:	2000ea84 	.word	0x2000ea84
 80113ac:	40000800 	.word	0x40000800

080113b0 <TIM_LogAnlys_Deinit>:
{
 80113b0:	b538      	push	{r3, r4, r5, lr}
	HAL_TIM_Base_DeInit(&htim4);
 80113b2:	4d0f      	ldr	r5, [pc, #60]	; (80113f0 <TIM_LogAnlys_Deinit+0x40>)
	HAL_TIM_Base_DeInit(&htim1);
 80113b4:	4c0f      	ldr	r4, [pc, #60]	; (80113f4 <TIM_LogAnlys_Deinit+0x44>)
	HAL_TIM_Base_DeInit(&htim4);
 80113b6:	4628      	mov	r0, r5
 80113b8:	f7f7 fe60 	bl	800907c <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim1);
 80113bc:	4620      	mov	r0, r4
 80113be:	f7f7 fe5d 	bl	800907c <HAL_TIM_Base_DeInit>
	__HAL_RCC_TIM4_FORCE_RESET();
 80113c2:	4b0d      	ldr	r3, [pc, #52]	; (80113f8 <TIM_LogAnlys_Deinit+0x48>)
 80113c4:	691a      	ldr	r2, [r3, #16]
 80113c6:	f042 0204 	orr.w	r2, r2, #4
 80113ca:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_RELEASE_RESET();
 80113cc:	691a      	ldr	r2, [r3, #16]
 80113ce:	f022 0204 	bic.w	r2, r2, #4
 80113d2:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM1_FORCE_RESET();
 80113d4:	68da      	ldr	r2, [r3, #12]
 80113d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80113da:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM1_RELEASE_RESET();
 80113dc:	68da      	ldr	r2, [r3, #12]
	htim4.State = HAL_TIM_STATE_RESET;
 80113de:	2100      	movs	r1, #0
	__HAL_RCC_TIM1_RELEASE_RESET();
 80113e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80113e4:	60da      	str	r2, [r3, #12]
	htim4.State = HAL_TIM_STATE_RESET;
 80113e6:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
	htim1.State = HAL_TIM_STATE_RESET;
 80113ea:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
}
 80113ee:	bd38      	pop	{r3, r4, r5, pc}
 80113f0:	2000ea84 	.word	0x2000ea84
 80113f4:	2000ec94 	.word	0x2000ec94
 80113f8:	40021000 	.word	0x40021000

080113fc <TIM_LogAnlys_Start>:
{
 80113fc:	b508      	push	{r3, lr}
	HAL_DMA_Start(&hdma_tim1_up, (uint32_t)&(GPIOB->IDR), (uint32_t)logAnlys.bufferMemory, logAnlys.samplesNumber + MAX_ADC_CHANNELS * SCOPE_BUFFER_MARGIN);
 80113fe:	4b07      	ldr	r3, [pc, #28]	; (801141c <TIM_LogAnlys_Start+0x20>)
 8011400:	4907      	ldr	r1, [pc, #28]	; (8011420 <TIM_LogAnlys_Start+0x24>)
 8011402:	68da      	ldr	r2, [r3, #12]
 8011404:	8a1b      	ldrh	r3, [r3, #16]
 8011406:	4807      	ldr	r0, [pc, #28]	; (8011424 <TIM_LogAnlys_Start+0x28>)
 8011408:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 801140c:	f7f5 ffe2 	bl	80073d4 <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim1);
 8011410:	4805      	ldr	r0, [pc, #20]	; (8011428 <TIM_LogAnlys_Start+0x2c>)
}
 8011412:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start(&htim1);
 8011416:	f7f7 be81 	b.w	800911c <HAL_TIM_Base_Start>
 801141a:	bf00      	nop
 801141c:	20007028 	.word	0x20007028
 8011420:	48000410 	.word	0x48000410
 8011424:	2000ed14 	.word	0x2000ed14
 8011428:	2000ec94 	.word	0x2000ec94

0801142c <TIM_LogAnlys_Stop>:
{
 801142c:	b510      	push	{r4, lr}
 * @note		Stop TIM1 and abort DMA.
 * @params None
 * @retval None
 */
void TIM_SamplingStop(void){
	HAL_TIM_Base_Stop(&htim1);
 801142e:	480d      	ldr	r0, [pc, #52]	; (8011464 <TIM_LogAnlys_Stop+0x38>)
	HAL_TIM_Base_Stop(&htim4);
 8011430:	4c0d      	ldr	r4, [pc, #52]	; (8011468 <TIM_LogAnlys_Stop+0x3c>)
	HAL_TIM_Base_Stop(&htim1);
 8011432:	f7f7 feb5 	bl	80091a0 <HAL_TIM_Base_Stop>
	HAL_DMA_Abort(&hdma_tim1_up);
 8011436:	480d      	ldr	r0, [pc, #52]	; (801146c <TIM_LogAnlys_Stop+0x40>)
 8011438:	f7f6 f870 	bl	800751c <HAL_DMA_Abort>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 801143c:	4b0c      	ldr	r3, [pc, #48]	; (8011470 <TIM_LogAnlys_Stop+0x44>)
 801143e:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 8011442:	615a      	str	r2, [r3, #20]
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8011444:	2017      	movs	r0, #23
 8011446:	f7f5 fc4d 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 801144a:	2028      	movs	r0, #40	; 0x28
 801144c:	f7f5 fc4a 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Stop(&htim4);
 8011450:	4620      	mov	r0, r4
 8011452:	f7f7 fea5 	bl	80091a0 <HAL_TIM_Base_Stop>
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8011456:	6821      	ldr	r1, [r4, #0]
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 8011458:	4b06      	ldr	r3, [pc, #24]	; (8011474 <TIM_LogAnlys_Stop+0x48>)
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 801145a:	2000      	movs	r0, #0
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 801145c:	2201      	movs	r2, #1
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 801145e:	6248      	str	r0, [r1, #36]	; 0x24
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 8011460:	75da      	strb	r2, [r3, #23]
}
 8011462:	bd10      	pop	{r4, pc}
 8011464:	2000ec94 	.word	0x2000ec94
 8011468:	2000ea84 	.word	0x2000ea84
 801146c:	2000ed14 	.word	0x2000ed14
 8011470:	40010400 	.word	0x40010400
 8011474:	20007028 	.word	0x20007028

08011478 <TIM_LogAnlys_PostTrigger_Reconfig>:
{
 8011478:	b530      	push	{r4, r5, lr}
 801147a:	ec53 2b10 	vmov	r2, r3, d0
 801147e:	b083      	sub	sp, #12
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 8011480:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
{
 8011484:	e9cd 2300 	strd	r2, r3, [sp]
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 8011488:	f7f7 fb0a 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
	double freq = 1 / posttrigInSec;
 801148c:	e9dd 2300 	ldrd	r2, r3, [sp]
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 8011490:	4605      	mov	r5, r0
	double freq = 1 / posttrigInSec;
 8011492:	4908      	ldr	r1, [pc, #32]	; (80114b4 <TIM_LogAnlys_PostTrigger_Reconfig+0x3c>)
	TIM_ReconfigPrecise(&htim4, periphClock, freq);
 8011494:	4c08      	ldr	r4, [pc, #32]	; (80114b8 <TIM_LogAnlys_PostTrigger_Reconfig+0x40>)
	double freq = 1 / posttrigInSec;
 8011496:	2000      	movs	r0, #0
 8011498:	f7ef f990 	bl	80007bc <__aeabi_ddiv>
	TIM_ReconfigPrecise(&htim4, periphClock, freq);
 801149c:	ec41 0b10 	vmov	d0, r0, r1
 80114a0:	4620      	mov	r0, r4
 80114a2:	4629      	mov	r1, r5
 80114a4:	f7fe f8f8 	bl	800f698 <TIM_ReconfigPrecise>
	HAL_TIM_Base_Stop(&htim4);
 80114a8:	4620      	mov	r0, r4
}
 80114aa:	b003      	add	sp, #12
 80114ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	HAL_TIM_Base_Stop(&htim4);
 80114b0:	f7f7 be76 	b.w	80091a0 <HAL_TIM_Base_Stop>
 80114b4:	3ff00000 	.word	0x3ff00000
 80114b8:	2000ea84 	.word	0x2000ea84

080114bc <TIM_LogAnlys_SamplingFreq_Reconfig>:
{
 80114bc:	b538      	push	{r3, r4, r5, lr}
 80114be:	4605      	mov	r5, r0
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM1)*2;
 80114c0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80114c4:	f7f7 faec 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
 80114c8:	4604      	mov	r4, r0
	logAnlys.samplingFreq = TIM_ReconfigPrecise(&htim1, periphClock, smplFreq);
 80114ca:	4628      	mov	r0, r5
 80114cc:	f7ee ffd2 	bl	8000474 <__aeabi_ui2d>
 80114d0:	ec41 0b10 	vmov	d0, r0, r1
 80114d4:	0061      	lsls	r1, r4, #1
 80114d6:	4805      	ldr	r0, [pc, #20]	; (80114ec <TIM_LogAnlys_SamplingFreq_Reconfig+0x30>)
 80114d8:	f7fe f8de 	bl	800f698 <TIM_ReconfigPrecise>
 80114dc:	ec51 0b10 	vmov	r0, r1, d0
 80114e0:	f7ef fb1a 	bl	8000b18 <__aeabi_d2uiz>
 80114e4:	4b02      	ldr	r3, [pc, #8]	; (80114f0 <TIM_LogAnlys_SamplingFreq_Reconfig+0x34>)
 80114e6:	6058      	str	r0, [r3, #4]
}
 80114e8:	bd38      	pop	{r3, r4, r5, pc}
 80114ea:	bf00      	nop
 80114ec:	2000ec94 	.word	0x2000ec94
 80114f0:	20007028 	.word	0x20007028

080114f4 <TIM_PostTrigger_SoftwareStart>:
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80114f4:	4b04      	ldr	r3, [pc, #16]	; (8011508 <TIM_PostTrigger_SoftwareStart+0x14>)
 80114f6:	681b      	ldr	r3, [r3, #0]
 80114f8:	2200      	movs	r2, #0
 80114fa:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_ENABLE(&htim4);
 80114fc:	681a      	ldr	r2, [r3, #0]
 80114fe:	f042 0201 	orr.w	r2, r2, #1
 8011502:	601a      	str	r2, [r3, #0]
}
 8011504:	4770      	bx	lr
 8011506:	bf00      	nop
 8011508:	2000ea84 	.word	0x2000ea84

0801150c <GPIO_EnableTrigger>:
 * @note		Enable triggers on selected channel after the pretrigger time data was already samples.
 * @params None
 * @retval None
 */
void GPIO_EnableTrigger(void)
{
 801150c:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef   GPIO_InitStructure;
	IRQn_Type ExtiLine;

	//restore default settings
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 801150e:	2017      	movs	r0, #23
{
 8011510:	b087      	sub	sp, #28
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8011512:	f7f5 fbe7 	bl	8006ce4 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8011516:	2028      	movs	r0, #40	; 0x28
 8011518:	f7f5 fbe4 	bl	8006ce4 <HAL_NVIC_DisableIRQ>

	GPIO_InitStructure.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
	EXTI->IMR &= ~(GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);  //when selecting different line the EXTI settings remain the same
 801151c:	4a28      	ldr	r2, [pc, #160]	; (80115c0 <GPIO_EnableTrigger+0xb4>)


	GPIO_InitStructure.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
	GPIO_InitStructure.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 801151e:	4829      	ldr	r0, [pc, #164]	; (80115c4 <GPIO_EnableTrigger+0xb8>)
	GPIO_InitStructure.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8011520:	f44f 537f 	mov.w	r3, #16320	; 0x3fc0
 8011524:	9301      	str	r3, [sp, #4]
	EXTI->IMR &= ~(GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);  //when selecting different line the EXTI settings remain the same
 8011526:	6813      	ldr	r3, [r2, #0]
 8011528:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 801152c:	6013      	str	r3, [r2, #0]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 801152e:	a901      	add	r1, sp, #4
	GPIO_InitStructure.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 8011530:	2201      	movs	r2, #1
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8011532:	2303      	movs	r3, #3
	GPIO_InitStructure.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
 8011534:	2500      	movs	r5, #0
	GPIO_InitStructure.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 8011536:	e9cd 5202 	strd	r5, r2, [sp, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 801153a:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 801153c:	f7f6 f8d2 	bl	80076e4 <HAL_GPIO_Init>


	//init right pin to interrupt
	if(logAnlys.trigEdge == TRIG_EDGE_FALLING){
 8011540:	4a21      	ldr	r2, [pc, #132]	; (80115c8 <GPIO_EnableTrigger+0xbc>)
		GPIO_InitStructure.Mode = GPIO_MODE_IT_FALLING;
	}else {
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8011542:	4b22      	ldr	r3, [pc, #136]	; (80115cc <GPIO_EnableTrigger+0xc0>)
	if(logAnlys.trigEdge == TRIG_EDGE_FALLING){
 8011544:	7d90      	ldrb	r0, [r2, #22]
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8011546:	4922      	ldr	r1, [pc, #136]	; (80115d0 <GPIO_EnableTrigger+0xc4>)
	}

	switch(logAnlys.trigConfig){
 8011548:	7d52      	ldrb	r2, [r2, #21]
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 801154a:	2801      	cmp	r0, #1
 801154c:	bf18      	it	ne
 801154e:	460b      	movne	r3, r1
 8011550:	9302      	str	r3, [sp, #8]
	switch(logAnlys.trigConfig){
 8011552:	2a07      	cmp	r2, #7
 8011554:	d809      	bhi.n	801156a <GPIO_EnableTrigger+0x5e>
 8011556:	e8df f002 	tbb	[pc, r2]
 801155a:	1511      	.short	0x1511
 801155c:	28231e19 	.word	0x28231e19
 8011560:	042d      	.short	0x042d
	case TRIG_CHAN7:
		GPIO_InitStructure.Pin = GPIO_PIN_12;
		ExtiLine = EXTI15_10_IRQn;
		break;
	case TRIG_CHAN8:
		GPIO_InitStructure.Pin = GPIO_PIN_13;
 8011562:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011566:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 8011568:	2428      	movs	r4, #40	; 0x28
		break;
	}

	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 801156a:	a901      	add	r1, sp, #4
 801156c:	4815      	ldr	r0, [pc, #84]	; (80115c4 <GPIO_EnableTrigger+0xb8>)
 801156e:	f7f6 f8b9 	bl	80076e4 <HAL_GPIO_Init>
	HAL_NVIC_EnableIRQ(ExtiLine);
 8011572:	4620      	mov	r0, r4
 8011574:	f7f5 fba2 	bl	8006cbc <HAL_NVIC_EnableIRQ>
}
 8011578:	b007      	add	sp, #28
 801157a:	bd30      	pop	{r4, r5, pc}
		GPIO_InitStructure.Pin = GPIO_PIN_6;
 801157c:	2340      	movs	r3, #64	; 0x40
 801157e:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 8011580:	2417      	movs	r4, #23
		break;
 8011582:	e7f2      	b.n	801156a <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_7;
 8011584:	2380      	movs	r3, #128	; 0x80
 8011586:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 8011588:	2417      	movs	r4, #23
		break;
 801158a:	e7ee      	b.n	801156a <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_8;
 801158c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011590:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 8011592:	2417      	movs	r4, #23
		break;
 8011594:	e7e9      	b.n	801156a <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_9;
 8011596:	f44f 7300 	mov.w	r3, #512	; 0x200
 801159a:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 801159c:	2417      	movs	r4, #23
		break;
 801159e:	e7e4      	b.n	801156a <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_10;
 80115a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80115a4:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 80115a6:	2428      	movs	r4, #40	; 0x28
		break;
 80115a8:	e7df      	b.n	801156a <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_11;
 80115aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80115ae:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 80115b0:	2428      	movs	r4, #40	; 0x28
		break;
 80115b2:	e7da      	b.n	801156a <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_12;
 80115b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80115b8:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 80115ba:	2428      	movs	r4, #40	; 0x28
		break;
 80115bc:	e7d5      	b.n	801156a <GPIO_EnableTrigger+0x5e>
 80115be:	bf00      	nop
 80115c0:	40010400 	.word	0x40010400
 80115c4:	48000400 	.word	0x48000400
 80115c8:	20007028 	.word	0x20007028
 80115cc:	10210000 	.word	0x10210000
 80115d0:	10110000 	.word	0x10110000

080115d4 <MX_TIM15_Init>:
 * @{
 */

/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80115d4:	b530      	push	{r4, r5, lr}
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	htim_scope.Instance = TIM15;
 80115d6:	4c0e      	ldr	r4, [pc, #56]	; (8011610 <MX_TIM15_Init+0x3c>)
 80115d8:	4b0e      	ldr	r3, [pc, #56]	; (8011614 <MX_TIM15_Init+0x40>)
 80115da:	6023      	str	r3, [r4, #0]
{
 80115dc:	b089      	sub	sp, #36	; 0x24
	htim_scope.Init.Prescaler = 0;
 80115de:	2500      	movs	r5, #0
	htim_scope.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim_scope.Init.Period = 0;
	htim_scope.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	HAL_TIM_Base_Init(&htim_scope);
 80115e0:	4620      	mov	r0, r4
	htim_scope.Init.CounterMode = TIM_COUNTERMODE_UP;
 80115e2:	e9c4 5501 	strd	r5, r5, [r4, #4]
	htim_scope.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80115e6:	e9c4 5503 	strd	r5, r5, [r4, #12]
	HAL_TIM_Base_Init(&htim_scope);
 80115ea:	f7f7 fc51 	bl	8008e90 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80115ee:	a908      	add	r1, sp, #32
 80115f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80115f4:	f841 3d10 	str.w	r3, [r1, #-16]!
	HAL_TIM_ConfigClockSource(&htim_scope, &sClockSourceConfig);
 80115f8:	4620      	mov	r0, r4
 80115fa:	f7f8 fdcb 	bl	800a194 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80115fe:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	HAL_TIMEx_MasterConfigSynchronization(&htim_scope, &sMasterConfig);
 8011600:	4620      	mov	r0, r4
 8011602:	a901      	add	r1, sp, #4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011604:	9503      	str	r5, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8011606:	9301      	str	r3, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim_scope, &sMasterConfig);
 8011608:	f7fa f8ce 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>

}
 801160c:	b009      	add	sp, #36	; 0x24
 801160e:	bd30      	pop	{r4, r5, pc}
 8011610:	2000ed9c 	.word	0x2000ed9c
 8011614:	40014000 	.word	0x40014000

08011618 <TIM15_SCOPE_MspInit>:

void TIM15_SCOPE_MspInit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM15_CLK_ENABLE();
 8011618:	4b06      	ldr	r3, [pc, #24]	; (8011634 <TIM15_SCOPE_MspInit+0x1c>)
 801161a:	699a      	ldr	r2, [r3, #24]
 801161c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8011620:	619a      	str	r2, [r3, #24]
 8011622:	699b      	ldr	r3, [r3, #24]
{
 8011624:	b082      	sub	sp, #8
	__HAL_RCC_TIM15_CLK_ENABLE();
 8011626:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801162a:	9301      	str	r3, [sp, #4]
 801162c:	9b01      	ldr	r3, [sp, #4]
}
 801162e:	b002      	add	sp, #8
 8011630:	4770      	bx	lr
 8011632:	bf00      	nop
 8011634:	40021000 	.word	0x40021000

08011638 <TIM15_SCOPE_MspDeinit>:

void TIM15_SCOPE_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM15_CLK_DISABLE();
 8011638:	4a02      	ldr	r2, [pc, #8]	; (8011644 <TIM15_SCOPE_MspDeinit+0xc>)
 801163a:	6993      	ldr	r3, [r2, #24]
 801163c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011640:	6193      	str	r3, [r2, #24]
}
 8011642:	4770      	bx	lr
 8011644:	40021000 	.word	0x40021000

08011648 <TIMScopeEnable>:

/** @defgroup Scope_TIM_Functions Scope TIMers Functions.
 * @{
 */
void TIMScopeEnable(){
	HAL_TIM_Base_Start(&htim_scope);
 8011648:	4801      	ldr	r0, [pc, #4]	; (8011650 <TIMScopeEnable+0x8>)
 801164a:	f7f7 bd67 	b.w	800911c <HAL_TIM_Base_Start>
 801164e:	bf00      	nop
 8011650:	2000ed9c 	.word	0x2000ed9c

08011654 <TIMScopeDisable>:
}

void TIMScopeDisable(){
	HAL_TIM_Base_Stop(&htim_scope);
 8011654:	4801      	ldr	r0, [pc, #4]	; (801165c <TIMScopeDisable+0x8>)
 8011656:	f7f7 bda3 	b.w	80091a0 <HAL_TIM_Base_Stop>
 801165a:	bf00      	nop
 801165c:	2000ed9c 	.word	0x2000ed9c

08011660 <TIM_Reconfig_scope>:
}

uint8_t TIM_Reconfig_scope(uint32_t samplingFreq,uint32_t* realFreq){
 8011660:	b570      	push	{r4, r5, r6, lr}
 8011662:	4605      	mov	r5, r0
 8011664:	b082      	sub	sp, #8
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM15);		//HAL_RCC_GetHCLKFreq();
 8011666:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
uint8_t TIM_Reconfig_scope(uint32_t samplingFreq,uint32_t* realFreq){
 801166a:	460e      	mov	r6, r1
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM15);		//HAL_RCC_GetHCLKFreq();
 801166c:	f7f7 fa18 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
	return TIM_Reconfig(&htim_scope,periphClock,samplingFreq,realFreq, true);
 8011670:	2401      	movs	r4, #1
 8011672:	4601      	mov	r1, r0
 8011674:	4633      	mov	r3, r6
 8011676:	462a      	mov	r2, r5
 8011678:	9400      	str	r4, [sp, #0]
 801167a:	4802      	ldr	r0, [pc, #8]	; (8011684 <TIM_Reconfig_scope+0x24>)
 801167c:	f7fd ffa4 	bl	800f5c8 <TIM_Reconfig>
}
 8011680:	b002      	add	sp, #8
 8011682:	bd70      	pop	{r4, r5, r6, pc}
 8011684:	2000ed9c 	.word	0x2000ed9c

08011688 <getMaxScopeSamplingFreq>:

uint32_t getMaxScopeSamplingFreq(uint8_t ADCRes){
	if(ADCRes==12){
 8011688:	280c      	cmp	r0, #12
 801168a:	d00b      	beq.n	80116a4 <getMaxScopeSamplingFreq+0x1c>
		return MAX_SAMPLING_FREQ_12B;
	}else if(ADCRes==8){
 801168c:	2808      	cmp	r0, #8
 801168e:	d007      	beq.n	80116a0 <getMaxScopeSamplingFreq+0x18>
uint32_t getMaxScopeSamplingFreq(uint8_t ADCRes){
 8011690:	b510      	push	{r4, lr}
 8011692:	4604      	mov	r4, r0
		return MAX_SAMPLING_FREQ_8B;
	}
	return HAL_RCC_GetPCLK2Freq()/(ADCRes+2);
 8011694:	f7f6 ff8e 	bl	80085b4 <HAL_RCC_GetPCLK2Freq>
 8011698:	3402      	adds	r4, #2
 801169a:	fbb0 f0f4 	udiv	r0, r0, r4
}
 801169e:	bd10      	pop	{r4, pc}
		return MAX_SAMPLING_FREQ_8B;
 80116a0:	4801      	ldr	r0, [pc, #4]	; (80116a8 <getMaxScopeSamplingFreq+0x20>)
}
 80116a2:	4770      	bx	lr
		return MAX_SAMPLING_FREQ_12B;
 80116a4:	4801      	ldr	r0, [pc, #4]	; (80116ac <getMaxScopeSamplingFreq+0x24>)
 80116a6:	4770      	bx	lr
 80116a8:	00493e00 	.word	0x00493e00
 80116ac:	003d0900 	.word	0x003d0900

080116b0 <getMaxScopeSamplingFreqInterleaved>:

uint32_t getMaxScopeSamplingFreqInterleaved(uint8_t ADCRes){
	if(ADCRes==12){
 80116b0:	280c      	cmp	r0, #12
 80116b2:	d00b      	beq.n	80116cc <getMaxScopeSamplingFreqInterleaved+0x1c>
		return MAX_INTERLEAVE_FREQ_12B;
	}else if(ADCRes==8){
 80116b4:	2808      	cmp	r0, #8
 80116b6:	d007      	beq.n	80116c8 <getMaxScopeSamplingFreqInterleaved+0x18>
uint32_t getMaxScopeSamplingFreqInterleaved(uint8_t ADCRes){
 80116b8:	b510      	push	{r4, lr}
 80116ba:	4604      	mov	r4, r0
		return MAX_INTERLEAVE_FREQ_8B;
	}
	return HAL_RCC_GetPCLK2Freq()/(ADCRes+2);
 80116bc:	f7f6 ff7a 	bl	80085b4 <HAL_RCC_GetPCLK2Freq>
 80116c0:	3402      	adds	r4, #2
 80116c2:	fbb0 f0f4 	udiv	r0, r0, r4
}
 80116c6:	bd10      	pop	{r4, pc}
		return MAX_INTERLEAVE_FREQ_8B;
 80116c8:	4801      	ldr	r0, [pc, #4]	; (80116d0 <getMaxScopeSamplingFreqInterleaved+0x20>)
}
 80116ca:	4770      	bx	lr
		return MAX_INTERLEAVE_FREQ_12B;
 80116cc:	4801      	ldr	r0, [pc, #4]	; (80116d4 <getMaxScopeSamplingFreqInterleaved+0x24>)
 80116ce:	4770      	bx	lr
 80116d0:	006ddd00 	.word	0x006ddd00
 80116d4:	005b8d80 	.word	0x005b8d80

080116d8 <MX_TIM8_SYNC_PWM_Init>:
 * @brief  TIM8 Configuration.
 * @note   Configures 4 channels for synchronized PWM outputs handled by one timer.
 * @param  None
 * @retval None
 */
static void MX_TIM8_SYNC_PWM_Init(void) {
 80116d8:	b5f0      	push	{r4, r5, r6, r7, lr}
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

	/* TIM8 running on 72 MHz - Run 1 Hz by default. */
	htim8.Instance = TIM8;
 80116da:	4d2f      	ldr	r5, [pc, #188]	; (8011798 <MX_TIM8_SYNC_PWM_Init+0xc0>)
 80116dc:	4b2f      	ldr	r3, [pc, #188]	; (801179c <MX_TIM8_SYNC_PWM_Init+0xc4>)
 80116de:	602b      	str	r3, [r5, #0]
static void MX_TIM8_SYNC_PWM_Init(void) {
 80116e0:	b09b      	sub	sp, #108	; 0x6c
	htim8.Init.Prescaler = 1151; // 1151
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80116e2:	2400      	movs	r4, #0
	htim8.Init.Prescaler = 1151; // 1151
 80116e4:	f240 427f 	movw	r2, #1151	; 0x47f
	htim8.Init.Period = 62499; // 62499
 80116e8:	f24f 4323 	movw	r3, #62499	; 0xf423
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim8.Init.RepetitionCounter = 0;
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
	HAL_TIM_Base_Init(&htim8);
 80116ec:	4628      	mov	r0, r5
	htim8.Init.Prescaler = 1151; // 1151
 80116ee:	606a      	str	r2, [r5, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80116f0:	e9c5 4302 	strd	r4, r3, [r5, #8]
	htim8.Init.RepetitionCounter = 0;
 80116f4:	e9c5 4404 	strd	r4, r4, [r5, #16]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80116f8:	61ac      	str	r4, [r5, #24]
	HAL_TIM_Base_Init(&htim8);
 80116fa:	f7f7 fbc9 	bl	8008e90 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80116fe:	a91a      	add	r1, sp, #104	; 0x68
 8011700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011704:	f841 3d58 	str.w	r3, [r1, #-88]!
	HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig);
 8011708:	4628      	mov	r0, r5
 801170a:	f7f8 fd43 	bl	800a194 <HAL_TIM_ConfigClockSource>
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
	//	sConfigOC.Pulse = 0;
	sConfigOC.Pulse = syncPwm.dataEdgeChan1[1];
 801170e:	4e24      	ldr	r6, [pc, #144]	; (80117a0 <MX_TIM8_SYNC_PWM_Init+0xc8>)
	HAL_TIM_OC_Init(&htim8);
 8011710:	4628      	mov	r0, r5
 8011712:	f7f7 fe23 	bl	800935c <HAL_TIM_OC_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig);
 8011716:	a901      	add	r1, sp, #4
 8011718:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 801171a:	e9cd 4401 	strd	r4, r4, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801171e:	9403      	str	r4, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig);
 8011720:	f7fa f842 	bl	800b7a8 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.Pulse = syncPwm.dataEdgeChan1[1];
 8011724:	8877      	ldrh	r7, [r6, #2]
 8011726:	9709      	str	r7, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 8011728:	4622      	mov	r2, r4
 801172a:	a908      	add	r1, sp, #32
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 801172c:	2330      	movs	r3, #48	; 0x30
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 801172e:	2708      	movs	r7, #8
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 8011730:	4628      	mov	r0, r5
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8011732:	9308      	str	r3, [sp, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8011734:	940a      	str	r4, [sp, #40]	; 0x28
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8011736:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 801173a:	940e      	str	r4, [sp, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 801173c:	970b      	str	r7, [sp, #44]	; 0x2c
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 801173e:	f7f9 fc95 	bl	800b06c <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan2[1];
 8011742:	88f3      	ldrh	r3, [r6, #6]
 8011744:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2);
 8011746:	a908      	add	r1, sp, #32
 8011748:	4628      	mov	r0, r5
 801174a:	2204      	movs	r2, #4
 801174c:	f7f9 fc8e 	bl	800b06c <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan3[1];
 8011750:	8973      	ldrh	r3, [r6, #10]
 8011752:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3);
 8011754:	463a      	mov	r2, r7
 8011756:	a908      	add	r1, sp, #32
 8011758:	4628      	mov	r0, r5
 801175a:	f7f9 fc87 	bl	800b06c <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan4[1];
 801175e:	89f3      	ldrh	r3, [r6, #14]
 8011760:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4);
 8011762:	a908      	add	r1, sp, #32
 8011764:	4628      	mov	r0, r5
 8011766:	220c      	movs	r2, #12
 8011768:	f7f9 fc80 	bl	800b06c <HAL_TIM_OC_ConfigChannel>
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
	sBreakDeadTimeConfig.DeadTime = 0;
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 801176c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	sBreakDeadTimeConfig.BreakFilter = 0;
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8011770:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	sBreakDeadTimeConfig.Break2Filter = 0;
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
	HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig);
 8011774:	4628      	mov	r0, r5
 8011776:	a90f      	add	r1, sp, #60	; 0x3c
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8011778:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
	sBreakDeadTimeConfig.DeadTime = 0;
 801177c:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8011780:	9413      	str	r4, [sp, #76]	; 0x4c
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8011782:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8011786:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 801178a:	9214      	str	r2, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 801178c:	9317      	str	r3, [sp, #92]	; 0x5c
	HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig);
 801178e:	f7fa f88f 	bl	800b8b0 <HAL_TIMEx_ConfigBreakDeadTime>
}
 8011792:	b01b      	add	sp, #108	; 0x6c
 8011794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011796:	bf00      	nop
 8011798:	2000ee20 	.word	0x2000ee20
 801179c:	40013400 	.word	0x40013400
 80117a0:	2000e710 	.word	0x2000e710

080117a4 <TIM8_SYNC_PWM_MspInit>:

void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Peripheral clock enable */
	__HAL_RCC_TIM8_CLK_ENABLE();
 80117a4:	4b4b      	ldr	r3, [pc, #300]	; (80118d4 <TIM8_SYNC_PWM_MspInit+0x130>)
void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
 80117a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__HAL_RCC_TIM8_CLK_ENABLE();
 80117aa:	6999      	ldr	r1, [r3, #24]
	GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

	/* TIM8 DMA Init */
	/* TIM8_CH1 Init */
	hdma_tim8_ch1.Instance = DMA2_Channel3;
 80117ac:	4d4a      	ldr	r5, [pc, #296]	; (80118d8 <TIM8_SYNC_PWM_MspInit+0x134>)
	hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
	hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim8_ch1);
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 80117ae:	f8df b14c 	ldr.w	fp, [pc, #332]	; 80118fc <TIM8_SYNC_PWM_MspInit+0x158>
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC1], hdma_tim8_ch1);

	/* TIM8_CH2 Init */
	hdma_tim8_ch2.Instance = DMA2_Channel5;
 80117b2:	4c4a      	ldr	r4, [pc, #296]	; (80118dc <TIM8_SYNC_PWM_MspInit+0x138>)
	__HAL_RCC_TIM8_CLK_ENABLE();
 80117b4:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 80117b8:	6199      	str	r1, [r3, #24]
 80117ba:	6999      	ldr	r1, [r3, #24]
void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
 80117bc:	b087      	sub	sp, #28
	GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80117be:	2604      	movs	r6, #4
	__HAL_RCC_TIM8_CLK_ENABLE();
 80117c0:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
 80117c4:	4682      	mov	sl, r0
	__HAL_RCC_TIM8_CLK_ENABLE();
 80117c6:	9100      	str	r1, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80117c8:	2202      	movs	r2, #2
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80117ca:	eb0d 0106 	add.w	r1, sp, r6
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80117ce:	2301      	movs	r3, #1
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 80117d0:	f44f 7870 	mov.w	r8, #960	; 0x3c0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80117d4:	2703      	movs	r7, #3
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80117d6:	4842      	ldr	r0, [pc, #264]	; (80118e0 <TIM8_SYNC_PWM_MspInit+0x13c>)
	__HAL_RCC_TIM8_CLK_ENABLE();
 80117d8:	f8dd 9000 	ldr.w	r9, [sp]
	GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80117dc:	9605      	str	r6, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80117de:	e9cd 8201 	strd	r8, r2, [sp, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80117e2:	e9cd 3703 	strd	r3, r7, [sp, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80117e6:	f7f5 ff7d 	bl	80076e4 <HAL_GPIO_Init>
	hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80117ea:	2210      	movs	r2, #16
 80117ec:	2300      	movs	r3, #0
 80117ee:	e9c5 2301 	strd	r2, r3, [r5, #4]
	hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80117f2:	f44f 6780 	mov.w	r7, #1024	; 0x400
	hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80117f6:	f04f 0980 	mov.w	r9, #128	; 0x80
	hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80117fa:	f44f 7880 	mov.w	r8, #256	; 0x100
	hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
 80117fe:	2620      	movs	r6, #32
	hdma_tim8_ch1.Instance = DMA2_Channel3;
 8011800:	4938      	ldr	r1, [pc, #224]	; (80118e4 <TIM8_SYNC_PWM_MspInit+0x140>)
 8011802:	6029      	str	r1, [r5, #0]
	hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8011804:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim8_ch1);
 8011808:	4628      	mov	r0, r5
	hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 801180a:	e9c5 9803 	strd	r9, r8, [r5, #12]
	hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
 801180e:	e9c5 7605 	strd	r7, r6, [r5, #20]
	hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8011812:	61eb      	str	r3, [r5, #28]
	HAL_DMA_Init(&hdma_tim8_ch1);
 8011814:	f7f5 fc8a 	bl	800712c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 8011818:	f8db 0000 	ldr.w	r0, [fp]
 801181c:	68c1      	ldr	r1, [r0, #12]
	hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801181e:	2310      	movs	r3, #16
 8011820:	6063      	str	r3, [r4, #4]
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 8011822:	f441 7100 	orr.w	r1, r1, #512	; 0x200
	hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8011826:	2300      	movs	r3, #0
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 8011828:	60c1      	str	r1, [r0, #12]
	hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 801182a:	60a3      	str	r3, [r4, #8]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC1], hdma_tim8_ch1);
 801182c:	f8ca 5024 	str.w	r5, [sl, #36]	; 0x24
	hdma_tim8_ch2.Instance = DMA2_Channel5;
 8011830:	492d      	ldr	r1, [pc, #180]	; (80118e8 <TIM8_SYNC_PWM_MspInit+0x144>)
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC1], hdma_tim8_ch1);
 8011832:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
	hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
	hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
	hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch2.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 8011836:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim8_ch2);
 801183a:	4620      	mov	r0, r4
	hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 801183c:	e9c4 9803 	strd	r9, r8, [r4, #12]
	hdma_tim8_ch2.Init.Mode = DMA_CIRCULAR;
 8011840:	e9c4 7605 	strd	r7, r6, [r4, #20]
	hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 8011844:	61e3      	str	r3, [r4, #28]
	hdma_tim8_ch2.Instance = DMA2_Channel5;
 8011846:	6021      	str	r1, [r4, #0]
	HAL_DMA_Init(&hdma_tim8_ch2);
 8011848:	f7f5 fc70 	bl	800712c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 801184c:	f8db 0000 	ldr.w	r0, [fp]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], hdma_tim8_ch2);

	/* TIM8_CH3_UP Init */
	hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 8011850:	4d26      	ldr	r5, [pc, #152]	; (80118ec <TIM8_SYNC_PWM_MspInit+0x148>)
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 8011852:	68c1      	ldr	r1, [r0, #12]
	hdma_tim8_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8011854:	2310      	movs	r3, #16
 8011856:	606b      	str	r3, [r5, #4]
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 8011858:	4339      	orrs	r1, r7
	hdma_tim8_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 801185a:	2300      	movs	r3, #0
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 801185c:	60c1      	str	r1, [r0, #12]
	hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 801185e:	4924      	ldr	r1, [pc, #144]	; (80118f0 <TIM8_SYNC_PWM_MspInit+0x14c>)
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], hdma_tim8_ch2);
 8011860:	f8ca 4028 	str.w	r4, [sl, #40]	; 0x28
	hdma_tim8_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 8011864:	e9c5 3902 	strd	r3, r9, [r5, #8]
	hdma_tim8_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
	hdma_tim8_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch3_up.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim8_ch3_up);
 8011868:	4628      	mov	r0, r5
	hdma_tim8_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 801186a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], hdma_tim8_ch2);
 801186e:	f8c4 a024 	str.w	sl, [r4, #36]	; 0x24
	hdma_tim8_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 8011872:	61eb      	str	r3, [r5, #28]
	hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 8011874:	6029      	str	r1, [r5, #0]
	hdma_tim8_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8011876:	e9c5 8704 	strd	r8, r7, [r5, #16]
	hdma_tim8_ch3_up.Init.Mode = DMA_CIRCULAR;
 801187a:	61ae      	str	r6, [r5, #24]
	HAL_DMA_Init(&hdma_tim8_ch3_up);
 801187c:	f7f5 fc56 	bl	800712c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 8011880:	f8db 0000 	ldr.w	r0, [fp]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC3], hdma_tim8_ch3_up);

	/* TIM8_CH4_TRIG_COM Init */
	hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 8011884:	4c1b      	ldr	r4, [pc, #108]	; (80118f4 <TIM8_SYNC_PWM_MspInit+0x150>)
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 8011886:	68c1      	ldr	r1, [r0, #12]
	hdma_tim8_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8011888:	2310      	movs	r3, #16
 801188a:	6063      	str	r3, [r4, #4]
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 801188c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
	hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8011890:	2300      	movs	r3, #0
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 8011892:	60c1      	str	r1, [r0, #12]
	hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8011894:	60a3      	str	r3, [r4, #8]
	hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 8011896:	4918      	ldr	r1, [pc, #96]	; (80118f8 <TIM8_SYNC_PWM_MspInit+0x154>)
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC3], hdma_tim8_ch3_up);
 8011898:	f8ca 502c 	str.w	r5, [sl, #44]	; 0x2c
	hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
	hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
	hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 801189c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim8_ch4_trig_com);
 80118a0:	4620      	mov	r0, r4
	hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 80118a2:	6021      	str	r1, [r4, #0]
	hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 80118a4:	f8c4 900c 	str.w	r9, [r4, #12]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC3], hdma_tim8_ch3_up);
 80118a8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
	hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80118ac:	e9c4 8704 	strd	r8, r7, [r4, #16]
	hdma_tim8_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 80118b0:	61a6      	str	r6, [r4, #24]
	hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 80118b2:	61e3      	str	r3, [r4, #28]
	HAL_DMA_Init(&hdma_tim8_ch4_trig_com);
 80118b4:	f7f5 fc3a 	bl	800712c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC4);
 80118b8:	f8db 1000 	ldr.w	r1, [fp]
 80118bc:	68ca      	ldr	r2, [r1, #12]
 80118be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80118c2:	60ca      	str	r2, [r1, #12]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC4], hdma_tim8_ch4_trig_com);
 80118c4:	f8ca 4030 	str.w	r4, [sl, #48]	; 0x30
 80118c8:	f8c4 a024 	str.w	sl, [r4, #36]	; 0x24
}
 80118cc:	b007      	add	sp, #28
 80118ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118d2:	bf00      	nop
 80118d4:	40021000 	.word	0x40021000
 80118d8:	2000ee60 	.word	0x2000ee60
 80118dc:	2000eddc 	.word	0x2000eddc
 80118e0:	48000800 	.word	0x48000800
 80118e4:	40020430 	.word	0x40020430
 80118e8:	40020458 	.word	0x40020458
 80118ec:	2000eee8 	.word	0x2000eee8
 80118f0:	40020408 	.word	0x40020408
 80118f4:	2000eea4 	.word	0x2000eea4
 80118f8:	4002041c 	.word	0x4002041c
 80118fc:	2000ee20 	.word	0x2000ee20

08011900 <TIM8_SYNC_PWM_MspDeinit>:

void TIM8_SYNC_PWM_MspDeinit(TIM_HandleTypeDef* htim_base) {
	/* Peripheral clock disable */
	__HAL_RCC_TIM8_CLK_DISABLE();
 8011900:	4a0a      	ldr	r2, [pc, #40]	; (801192c <TIM8_SYNC_PWM_MspDeinit+0x2c>)
 8011902:	6993      	ldr	r3, [r2, #24]
void TIM8_SYNC_PWM_MspDeinit(TIM_HandleTypeDef* htim_base) {
 8011904:	b510      	push	{r4, lr}
	__HAL_RCC_TIM8_CLK_DISABLE();
 8011906:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
void TIM8_SYNC_PWM_MspDeinit(TIM_HandleTypeDef* htim_base) {
 801190a:	4604      	mov	r4, r0
	__HAL_RCC_TIM8_CLK_DISABLE();
 801190c:	6193      	str	r3, [r2, #24]

	/* TIM8 DMA DeInit */
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 801190e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8011910:	f7f5 fcda 	bl	80072c8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC2]);
 8011914:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8011916:	f7f5 fcd7 	bl	80072c8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC3]);
 801191a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801191c:	f7f5 fcd4 	bl	80072c8 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC4]);
 8011920:	6b20      	ldr	r0, [r4, #48]	; 0x30
}
 8011922:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC4]);
 8011926:	f7f5 bccf 	b.w	80072c8 <HAL_DMA_DeInit>
 801192a:	bf00      	nop
 801192c:	40021000 	.word	0x40021000

08011930 <TIM_SYNC_PWM_Init>:
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Init(void) {
	//	htim8.State = HAL_TIM_STATE_RESET;
	MX_TIM8_SYNC_PWM_Init();
 8011930:	f7ff bed2 	b.w	80116d8 <MX_TIM8_SYNC_PWM_Init>

08011934 <TIM_SYNC_PWM_Deinit>:
 * @brief  Deinit of Synchronized PWMs.
 * @note		TIM8 peripherla reset.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Deinit(void) {
 8011934:	b508      	push	{r3, lr}
	HAL_TIM_Base_DeInit(&htim8);
 8011936:	4806      	ldr	r0, [pc, #24]	; (8011950 <TIM_SYNC_PWM_Deinit+0x1c>)
 8011938:	f7f7 fba0 	bl	800907c <HAL_TIM_Base_DeInit>

	/* Reset TIM8 preipheral */
	__HAL_RCC_TIM8_FORCE_RESET();
 801193c:	4b05      	ldr	r3, [pc, #20]	; (8011954 <TIM_SYNC_PWM_Deinit+0x20>)
 801193e:	68da      	ldr	r2, [r3, #12]
 8011940:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011944:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM8_RELEASE_RESET();
 8011946:	68da      	ldr	r2, [r3, #12]
 8011948:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 801194c:	60da      	str	r2, [r3, #12]
}
 801194e:	bd08      	pop	{r3, pc}
 8011950:	2000ee20 	.word	0x2000ee20
 8011954:	40021000 	.word	0x40021000

08011958 <TIM_SYNC_PWM_ChannelState>:
 * @param  channel: channel number 1 - 4
 * @param  state: CHAN_ENABLE or CHAN_DISABLE
 * @retval None
 */
void TIM_SYNC_PWM_ChannelState(uint8_t channel, uint8_t state) {
	if (channel == 1) {
 8011958:	2801      	cmp	r0, #1
 801195a:	d017      	beq.n	801198c <TIM_SYNC_PWM_ChannelState+0x34>
		syncPwm.chan1 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
	} else if (channel == 2) {
 801195c:	2802      	cmp	r0, #2
 801195e:	d00c      	beq.n	801197a <TIM_SYNC_PWM_ChannelState+0x22>
		syncPwm.chan2 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
	} else if (channel == 3) {
 8011960:	2803      	cmp	r0, #3
 8011962:	d01c      	beq.n	801199e <TIM_SYNC_PWM_ChannelState+0x46>
		syncPwm.chan3 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
	} else if (channel == 4) {
 8011964:	2804      	cmp	r0, #4
 8011966:	d107      	bne.n	8011978 <TIM_SYNC_PWM_ChannelState+0x20>
		syncPwm.chan4 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 8011968:	f1a1 0101 	sub.w	r1, r1, #1
 801196c:	4b10      	ldr	r3, [pc, #64]	; (80119b0 <TIM_SYNC_PWM_ChannelState+0x58>)
 801196e:	fab1 f181 	clz	r1, r1
 8011972:	0949      	lsrs	r1, r1, #5
 8011974:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
	}
}
 8011978:	4770      	bx	lr
		syncPwm.chan2 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 801197a:	f1a1 0101 	sub.w	r1, r1, #1
 801197e:	4b0c      	ldr	r3, [pc, #48]	; (80119b0 <TIM_SYNC_PWM_ChannelState+0x58>)
 8011980:	fab1 f181 	clz	r1, r1
 8011984:	0949      	lsrs	r1, r1, #5
 8011986:	f883 1022 	strb.w	r1, [r3, #34]	; 0x22
 801198a:	4770      	bx	lr
		syncPwm.chan1 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 801198c:	f1a1 0101 	sub.w	r1, r1, #1
 8011990:	4b07      	ldr	r3, [pc, #28]	; (80119b0 <TIM_SYNC_PWM_ChannelState+0x58>)
 8011992:	fab1 f181 	clz	r1, r1
 8011996:	0949      	lsrs	r1, r1, #5
 8011998:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
 801199c:	4770      	bx	lr
		syncPwm.chan3 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 801199e:	f1a1 0101 	sub.w	r1, r1, #1
 80119a2:	4b03      	ldr	r3, [pc, #12]	; (80119b0 <TIM_SYNC_PWM_ChannelState+0x58>)
 80119a4:	fab1 f181 	clz	r1, r1
 80119a8:	0949      	lsrs	r1, r1, #5
 80119aa:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
 80119ae:	4770      	bx	lr
 80119b0:	2000e710 	.word	0x2000e710

080119b4 <TIM_SYNC_PWM_Start>:
/**
 * @brief  Starts generating synchronized PWM on the selected channels.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Start(void) {
 80119b4:	b570      	push	{r4, r5, r6, lr}
	if (syncPwm.chan1 == CHAN_ENABLE) {
 80119b6:	4c38      	ldr	r4, [pc, #224]	; (8011a98 <TIM_SYNC_PWM_Start+0xe4>)
 80119b8:	4e38      	ldr	r6, [pc, #224]	; (8011a9c <TIM_SYNC_PWM_Start+0xe8>)
 80119ba:	f894 5021 	ldrb.w	r5, [r4, #33]	; 0x21
 80119be:	6832      	ldr	r2, [r6, #0]
 80119c0:	b2ed      	uxtb	r5, r5
 80119c2:	2d01      	cmp	r5, #1
 80119c4:	d053      	beq.n	8011a6e <TIM_SYNC_PWM_Start+0xba>
		HAL_DMA_Start(&hdma_tim8_ch1, (uint32_t) &syncPwm.dataEdgeChan1[0],
				(uint32_t) &(htim8.Instance->CCR1), 2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
	}

	if (syncPwm.chan2 == CHAN_ENABLE) {
 80119c6:	f894 5022 	ldrb.w	r5, [r4, #34]	; 0x22
 80119ca:	b2ed      	uxtb	r5, r5
 80119cc:	2d01      	cmp	r5, #1
 80119ce:	d03a      	beq.n	8011a46 <TIM_SYNC_PWM_Start+0x92>
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t) &syncPwm.dataEdgeChan2[0],
				(uint32_t) &(htim8.Instance->CCR2), 2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
	}

	if (syncPwm.chan3 == CHAN_ENABLE) {
 80119d0:	f894 5023 	ldrb.w	r5, [r4, #35]	; 0x23
 80119d4:	b2ed      	uxtb	r5, r5
 80119d6:	2d01      	cmp	r5, #1
 80119d8:	d021      	beq.n	8011a1e <TIM_SYNC_PWM_Start+0x6a>
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t) &syncPwm.dataEdgeChan3[0],
				(uint32_t) &(htim8.Instance->CCR3), 2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);
	}

	if (syncPwm.chan4 == CHAN_ENABLE) {
 80119da:	f894 5024 	ldrb.w	r5, [r4, #36]	; 0x24
 80119de:	b2ed      	uxtb	r5, r5
 80119e0:	2d01      	cmp	r5, #1
 80119e2:	d008      	beq.n	80119f6 <TIM_SYNC_PWM_Start+0x42>
		HAL_DMA_Start(&hdma_tim8_ch4_trig_com,
				(uint32_t) &syncPwm.dataEdgeChan4[0], (uint32_t) &(htim8.Instance->CCR4), 2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_ENABLE);
	}
	/* Master Output Enable. */
	__HAL_TIM_MOE_ENABLE(&htim8);
 80119e4:	6c53      	ldr	r3, [r2, #68]	; 0x44
	/* Start generating. */
	HAL_TIM_Base_Start(&htim8);
 80119e6:	482d      	ldr	r0, [pc, #180]	; (8011a9c <TIM_SYNC_PWM_Start+0xe8>)
	__HAL_TIM_MOE_ENABLE(&htim8);
 80119e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80119ec:	6453      	str	r3, [r2, #68]	; 0x44
}
 80119ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_TIM_Base_Start(&htim8);
 80119f2:	f7f7 bb93 	b.w	800911c <HAL_TIM_Base_Start>
		htim8.Instance->CCR4 = syncPwm.dataEdgeChan4[1];
 80119f6:	89e3      	ldrh	r3, [r4, #14]
		HAL_DMA_Start(&hdma_tim8_ch4_trig_com,
 80119f8:	4929      	ldr	r1, [pc, #164]	; (8011aa0 <TIM_SYNC_PWM_Start+0xec>)
 80119fa:	482a      	ldr	r0, [pc, #168]	; (8011aa4 <TIM_SYNC_PWM_Start+0xf0>)
		htim8.Instance->CCR4 = syncPwm.dataEdgeChan4[1];
 80119fc:	b29b      	uxth	r3, r3
 80119fe:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC4);
 8011a00:	68d3      	ldr	r3, [r2, #12]
 8011a02:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8011a06:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Start(&hdma_tim8_ch4_trig_com,
 8011a08:	3240      	adds	r2, #64	; 0x40
 8011a0a:	2302      	movs	r3, #2
 8011a0c:	f7f5 fce2 	bl	80073d4 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_ENABLE);
 8011a10:	462a      	mov	r2, r5
 8011a12:	210c      	movs	r1, #12
 8011a14:	6830      	ldr	r0, [r6, #0]
 8011a16:	f7f9 fad9 	bl	800afcc <TIM_CCxChannelCmd>
 8011a1a:	6832      	ldr	r2, [r6, #0]
 8011a1c:	e7e2      	b.n	80119e4 <TIM_SYNC_PWM_Start+0x30>
		htim8.Instance->CCR3 = syncPwm.dataEdgeChan3[1];
 8011a1e:	8963      	ldrh	r3, [r4, #10]
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t) &syncPwm.dataEdgeChan3[0],
 8011a20:	4921      	ldr	r1, [pc, #132]	; (8011aa8 <TIM_SYNC_PWM_Start+0xf4>)
 8011a22:	4822      	ldr	r0, [pc, #136]	; (8011aac <TIM_SYNC_PWM_Start+0xf8>)
		htim8.Instance->CCR3 = syncPwm.dataEdgeChan3[1];
 8011a24:	b29b      	uxth	r3, r3
 8011a26:	63d3      	str	r3, [r2, #60]	; 0x3c
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 8011a28:	68d3      	ldr	r3, [r2, #12]
 8011a2a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011a2e:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t) &syncPwm.dataEdgeChan3[0],
 8011a30:	323c      	adds	r2, #60	; 0x3c
 8011a32:	2302      	movs	r3, #2
 8011a34:	f7f5 fcce 	bl	80073d4 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);
 8011a38:	462a      	mov	r2, r5
 8011a3a:	2108      	movs	r1, #8
 8011a3c:	6830      	ldr	r0, [r6, #0]
 8011a3e:	f7f9 fac5 	bl	800afcc <TIM_CCxChannelCmd>
 8011a42:	6832      	ldr	r2, [r6, #0]
 8011a44:	e7c9      	b.n	80119da <TIM_SYNC_PWM_Start+0x26>
		htim8.Instance->CCR2 = syncPwm.dataEdgeChan2[1];
 8011a46:	88e3      	ldrh	r3, [r4, #6]
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t) &syncPwm.dataEdgeChan2[0],
 8011a48:	4919      	ldr	r1, [pc, #100]	; (8011ab0 <TIM_SYNC_PWM_Start+0xfc>)
 8011a4a:	481a      	ldr	r0, [pc, #104]	; (8011ab4 <TIM_SYNC_PWM_Start+0x100>)
		htim8.Instance->CCR2 = syncPwm.dataEdgeChan2[1];
 8011a4c:	b29b      	uxth	r3, r3
 8011a4e:	6393      	str	r3, [r2, #56]	; 0x38
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 8011a50:	68d3      	ldr	r3, [r2, #12]
 8011a52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8011a56:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t) &syncPwm.dataEdgeChan2[0],
 8011a58:	3238      	adds	r2, #56	; 0x38
 8011a5a:	2302      	movs	r3, #2
 8011a5c:	f7f5 fcba 	bl	80073d4 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8011a60:	462a      	mov	r2, r5
 8011a62:	2104      	movs	r1, #4
 8011a64:	6830      	ldr	r0, [r6, #0]
 8011a66:	f7f9 fab1 	bl	800afcc <TIM_CCxChannelCmd>
 8011a6a:	6832      	ldr	r2, [r6, #0]
 8011a6c:	e7b0      	b.n	80119d0 <TIM_SYNC_PWM_Start+0x1c>
		htim8.Instance->CCR1 = syncPwm.dataEdgeChan1[1];
 8011a6e:	8863      	ldrh	r3, [r4, #2]
		HAL_DMA_Start(&hdma_tim8_ch1, (uint32_t) &syncPwm.dataEdgeChan1[0],
 8011a70:	4811      	ldr	r0, [pc, #68]	; (8011ab8 <TIM_SYNC_PWM_Start+0x104>)
		htim8.Instance->CCR1 = syncPwm.dataEdgeChan1[1];
 8011a72:	b29b      	uxth	r3, r3
 8011a74:	6353      	str	r3, [r2, #52]	; 0x34
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 8011a76:	68d3      	ldr	r3, [r2, #12]
 8011a78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011a7c:	60d3      	str	r3, [r2, #12]
		HAL_DMA_Start(&hdma_tim8_ch1, (uint32_t) &syncPwm.dataEdgeChan1[0],
 8011a7e:	4621      	mov	r1, r4
 8011a80:	3234      	adds	r2, #52	; 0x34
 8011a82:	2302      	movs	r3, #2
 8011a84:	f7f5 fca6 	bl	80073d4 <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8011a88:	462a      	mov	r2, r5
 8011a8a:	2100      	movs	r1, #0
 8011a8c:	6830      	ldr	r0, [r6, #0]
 8011a8e:	f7f9 fa9d 	bl	800afcc <TIM_CCxChannelCmd>
 8011a92:	6832      	ldr	r2, [r6, #0]
 8011a94:	e797      	b.n	80119c6 <TIM_SYNC_PWM_Start+0x12>
 8011a96:	bf00      	nop
 8011a98:	2000e710 	.word	0x2000e710
 8011a9c:	2000ee20 	.word	0x2000ee20
 8011aa0:	2000e71c 	.word	0x2000e71c
 8011aa4:	2000eea4 	.word	0x2000eea4
 8011aa8:	2000e718 	.word	0x2000e718
 8011aac:	2000eee8 	.word	0x2000eee8
 8011ab0:	2000e714 	.word	0x2000e714
 8011ab4:	2000eddc 	.word	0x2000eddc
 8011ab8:	2000ee60 	.word	0x2000ee60

08011abc <TIM_SYNC_PWM_Stop>:
/**
 * @brief  Stops generating synchronized PWM.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Stop(void) {
 8011abc:	b538      	push	{r3, r4, r5, lr}
	/* Disable the peripheral */
	__HAL_TIM_DISABLE(&htim8);
 8011abe:	4d4f      	ldr	r5, [pc, #316]	; (8011bfc <TIM_SYNC_PWM_Stop+0x140>)
 8011ac0:	682b      	ldr	r3, [r5, #0]
 8011ac2:	6a19      	ldr	r1, [r3, #32]
 8011ac4:	f241 1211 	movw	r2, #4369	; 0x1111
 8011ac8:	4211      	tst	r1, r2
 8011aca:	d105      	bne.n	8011ad8 <TIM_SYNC_PWM_Stop+0x1c>
 8011acc:	6a19      	ldr	r1, [r3, #32]
 8011ace:	f240 4244 	movw	r2, #1092	; 0x444
 8011ad2:	4211      	tst	r1, r2
 8011ad4:	f000 808d 	beq.w	8011bf2 <TIM_SYNC_PWM_Stop+0x136>
	/* Master Output Enable Disable */
	__HAL_TIM_MOE_DISABLE(&htim8);
 8011ad8:	6a19      	ldr	r1, [r3, #32]
 8011ada:	f241 1211 	movw	r2, #4369	; 0x1111
 8011ade:	4211      	tst	r1, r2
 8011ae0:	d104      	bne.n	8011aec <TIM_SYNC_PWM_Stop+0x30>
 8011ae2:	6a19      	ldr	r1, [r3, #32]
 8011ae4:	f240 4244 	movw	r2, #1092	; 0x444
 8011ae8:	4211      	tst	r1, r2
 8011aea:	d038      	beq.n	8011b5e <TIM_SYNC_PWM_Stop+0xa2>

	if (syncPwm.chan1 == CHAN_ENABLE) {
 8011aec:	4c44      	ldr	r4, [pc, #272]	; (8011c00 <TIM_SYNC_PWM_Stop+0x144>)
 8011aee:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
 8011af2:	2a01      	cmp	r2, #1
 8011af4:	d03c      	beq.n	8011b70 <TIM_SYNC_PWM_Stop+0xb4>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC1);
		HAL_DMA_Abort(&hdma_tim8_ch1);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
	}

	if (syncPwm.chan2 == CHAN_ENABLE) {
 8011af6:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
 8011afa:	2a01      	cmp	r2, #1
 8011afc:	d049      	beq.n	8011b92 <TIM_SYNC_PWM_Stop+0xd6>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC2);
		HAL_DMA_Abort(&hdma_tim8_ch2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
	}

	if (syncPwm.chan3 == CHAN_ENABLE) {
 8011afe:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8011b02:	2a01      	cmp	r2, #1
 8011b04:	d056      	beq.n	8011bb4 <TIM_SYNC_PWM_Stop+0xf8>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC3);
		HAL_DMA_Abort(&hdma_tim8_ch3_up);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_DISABLE);
	}

	if (syncPwm.chan4 == CHAN_ENABLE) {
 8011b06:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 8011b0a:	2a01      	cmp	r2, #1
 8011b0c:	d063      	beq.n	8011bd6 <TIM_SYNC_PWM_Stop+0x11a>
		HAL_DMA_Abort(&hdma_tim8_ch4_trig_com);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);
	}

	/* Save configuration. */
	syncPwm.timAutoReloadReg = htim8.Instance->ARR; //TIM8->ARR;
 8011b0e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
	syncPwm.timPrescReg = htim8.Instance->PSC;

	/* There are DMA pending requests when stopped. Unfortunately
	 cannot be cleared in another way. */
	__HAL_RCC_TIM8_FORCE_RESET();
 8011b10:	4a3c      	ldr	r2, [pc, #240]	; (8011c04 <TIM_SYNC_PWM_Stop+0x148>)
	syncPwm.timAutoReloadReg = htim8.Instance->ARR; //TIM8->ARR;
 8011b12:	b289      	uxth	r1, r1
 8011b14:	8221      	strh	r1, [r4, #16]
	syncPwm.timPrescReg = htim8.Instance->PSC;
 8011b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011b18:	b29b      	uxth	r3, r3
 8011b1a:	8263      	strh	r3, [r4, #18]
	__HAL_RCC_TIM8_FORCE_RESET();
 8011b1c:	68d3      	ldr	r3, [r2, #12]
 8011b1e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8011b22:	60d3      	str	r3, [r2, #12]
	__HAL_RCC_TIM8_RELEASE_RESET();
 8011b24:	68d3      	ldr	r3, [r2, #12]
 8011b26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8011b2a:	60d3      	str	r3, [r2, #12]

	MX_TIM8_SYNC_PWM_Init();
 8011b2c:	f7ff fdd4 	bl	80116d8 <MX_TIM8_SYNC_PWM_Init>

	/* Set One Pulse Mode after reset if previously enabled. Funny thing is
	 the peripheral does not work if CEN bit is not enabled right after OPM bit.
	 And even funnier is it does not generate a pulse. Bloody hell! */
	if (syncPwm.stepMode == CHAN_ENABLE) {
 8011b30:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
 * @note		Only one period of PWM is generated. Disable continuous mode.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_StepMode_Enable(void) {
	LL_TIM_SetOnePulseMode(htim8.Instance, LL_TIM_ONEPULSEMODE_SINGLE);
 8011b34:	682b      	ldr	r3, [r5, #0]
	if (syncPwm.stepMode == CHAN_ENABLE) {
 8011b36:	b2d2      	uxtb	r2, r2
 8011b38:	2a01      	cmp	r2, #1
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 8011b3a:	bf01      	itttt	eq
 8011b3c:	6819      	ldreq	r1, [r3, #0]
 8011b3e:	f041 0108 	orreq.w	r1, r1, #8
 8011b42:	6019      	streq	r1, [r3, #0]
	syncPwm.stepMode = CHAN_ENABLE;
 8011b44:	f884 2025 	strbeq.w	r2, [r4, #37]	; 0x25
	htim8.Instance->PSC = syncPwm.timPrescReg;
 8011b48:	8a62      	ldrh	r2, [r4, #18]
 8011b4a:	b292      	uxth	r2, r2
 8011b4c:	629a      	str	r2, [r3, #40]	; 0x28
	htim8.Instance->ARR = syncPwm.timAutoReloadReg;
 8011b4e:	8a22      	ldrh	r2, [r4, #16]
 8011b50:	b292      	uxth	r2, r2
 8011b52:	62da      	str	r2, [r3, #44]	; 0x2c
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8011b54:	695a      	ldr	r2, [r3, #20]
 8011b56:	f042 0201 	orr.w	r2, r2, #1
 8011b5a:	615a      	str	r2, [r3, #20]
}
 8011b5c:	bd38      	pop	{r3, r4, r5, pc}
	__HAL_TIM_MOE_DISABLE(&htim8);
 8011b5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
	if (syncPwm.chan1 == CHAN_ENABLE) {
 8011b60:	4c27      	ldr	r4, [pc, #156]	; (8011c00 <TIM_SYNC_PWM_Stop+0x144>)
	__HAL_TIM_MOE_DISABLE(&htim8);
 8011b62:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011b66:	645a      	str	r2, [r3, #68]	; 0x44
	if (syncPwm.chan1 == CHAN_ENABLE) {
 8011b68:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
 8011b6c:	2a01      	cmp	r2, #1
 8011b6e:	d1c2      	bne.n	8011af6 <TIM_SYNC_PWM_Stop+0x3a>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC1);
 8011b70:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch1);
 8011b72:	4825      	ldr	r0, [pc, #148]	; (8011c08 <TIM_SYNC_PWM_Stop+0x14c>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC1);
 8011b74:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8011b78:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch1);
 8011b7a:	f7f5 fccf 	bl	800751c <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8011b7e:	2200      	movs	r2, #0
 8011b80:	4611      	mov	r1, r2
 8011b82:	6828      	ldr	r0, [r5, #0]
 8011b84:	f7f9 fa22 	bl	800afcc <TIM_CCxChannelCmd>
	if (syncPwm.chan2 == CHAN_ENABLE) {
 8011b88:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
 8011b8c:	682b      	ldr	r3, [r5, #0]
 8011b8e:	2a01      	cmp	r2, #1
 8011b90:	d1b5      	bne.n	8011afe <TIM_SYNC_PWM_Stop+0x42>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC2);
 8011b92:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch2);
 8011b94:	481d      	ldr	r0, [pc, #116]	; (8011c0c <TIM_SYNC_PWM_Stop+0x150>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC2);
 8011b96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8011b9a:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch2);
 8011b9c:	f7f5 fcbe 	bl	800751c <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8011ba0:	2200      	movs	r2, #0
 8011ba2:	2104      	movs	r1, #4
 8011ba4:	6828      	ldr	r0, [r5, #0]
 8011ba6:	f7f9 fa11 	bl	800afcc <TIM_CCxChannelCmd>
	if (syncPwm.chan3 == CHAN_ENABLE) {
 8011baa:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8011bae:	682b      	ldr	r3, [r5, #0]
 8011bb0:	2a01      	cmp	r2, #1
 8011bb2:	d1a8      	bne.n	8011b06 <TIM_SYNC_PWM_Stop+0x4a>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC3);
 8011bb4:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch3_up);
 8011bb6:	4816      	ldr	r0, [pc, #88]	; (8011c10 <TIM_SYNC_PWM_Stop+0x154>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC3);
 8011bb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8011bbc:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch3_up);
 8011bbe:	f7f5 fcad 	bl	800751c <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_DISABLE);
 8011bc2:	2200      	movs	r2, #0
 8011bc4:	2108      	movs	r1, #8
 8011bc6:	6828      	ldr	r0, [r5, #0]
 8011bc8:	f7f9 fa00 	bl	800afcc <TIM_CCxChannelCmd>
	if (syncPwm.chan4 == CHAN_ENABLE) {
 8011bcc:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 8011bd0:	682b      	ldr	r3, [r5, #0]
 8011bd2:	2a01      	cmp	r2, #1
 8011bd4:	d19b      	bne.n	8011b0e <TIM_SYNC_PWM_Stop+0x52>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC4);
 8011bd6:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch4_trig_com);
 8011bd8:	480e      	ldr	r0, [pc, #56]	; (8011c14 <TIM_SYNC_PWM_Stop+0x158>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC4);
 8011bda:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8011bde:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch4_trig_com);
 8011be0:	f7f5 fc9c 	bl	800751c <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);
 8011be4:	2200      	movs	r2, #0
 8011be6:	210c      	movs	r1, #12
 8011be8:	6828      	ldr	r0, [r5, #0]
 8011bea:	f7f9 f9ef 	bl	800afcc <TIM_CCxChannelCmd>
 8011bee:	682b      	ldr	r3, [r5, #0]
 8011bf0:	e78d      	b.n	8011b0e <TIM_SYNC_PWM_Stop+0x52>
	__HAL_TIM_DISABLE(&htim8);
 8011bf2:	681a      	ldr	r2, [r3, #0]
 8011bf4:	f022 0201 	bic.w	r2, r2, #1
 8011bf8:	601a      	str	r2, [r3, #0]
 8011bfa:	e76d      	b.n	8011ad8 <TIM_SYNC_PWM_Stop+0x1c>
 8011bfc:	2000ee20 	.word	0x2000ee20
 8011c00:	2000e710 	.word	0x2000e710
 8011c04:	40021000 	.word	0x40021000
 8011c08:	2000ee60 	.word	0x2000ee60
 8011c0c:	2000eddc 	.word	0x2000eddc
 8011c10:	2000eee8 	.word	0x2000eee8
 8011c14:	2000eea4 	.word	0x2000eea4

08011c18 <TIM_SYNC_PWM_DMA_ChanConfig>:
	switch (syncPwm.channelToConfig) {
 8011c18:	4a0a      	ldr	r2, [pc, #40]	; (8011c44 <TIM_SYNC_PWM_DMA_ChanConfig+0x2c>)
 8011c1a:	f892 3020 	ldrb.w	r3, [r2, #32]
 8011c1e:	3b01      	subs	r3, #1
 8011c20:	2b03      	cmp	r3, #3
 8011c22:	d805      	bhi.n	8011c30 <TIM_SYNC_PWM_DMA_ChanConfig+0x18>
 8011c24:	e8df f003 	tbb	[pc, r3]
 8011c28:	0205080b 	.word	0x0205080b
		syncPwm.dataEdgeChan4[0] = ccr2nd;
 8011c2c:	8191      	strh	r1, [r2, #12]
		syncPwm.dataEdgeChan4[1] = ccr1st;
 8011c2e:	81d0      	strh	r0, [r2, #14]
}
 8011c30:	4770      	bx	lr
		syncPwm.dataEdgeChan3[0] = ccr2nd;
 8011c32:	8111      	strh	r1, [r2, #8]
		syncPwm.dataEdgeChan3[1] = ccr1st;
 8011c34:	8150      	strh	r0, [r2, #10]
		break;
 8011c36:	4770      	bx	lr
		syncPwm.dataEdgeChan2[0] = ccr2nd;
 8011c38:	8091      	strh	r1, [r2, #4]
		syncPwm.dataEdgeChan2[1] = ccr1st;
 8011c3a:	80d0      	strh	r0, [r2, #6]
		break;
 8011c3c:	4770      	bx	lr
		syncPwm.dataEdgeChan1[0] = ccr2nd;
 8011c3e:	8011      	strh	r1, [r2, #0]
		syncPwm.dataEdgeChan1[1] = ccr1st;
 8011c40:	8050      	strh	r0, [r2, #2]
		break;
 8011c42:	4770      	bx	lr
 8011c44:	2000e710 	.word	0x2000e710

08011c48 <TIM_SYNC_PWM_StepMode_Enable>:
	LL_TIM_SetOnePulseMode(htim8.Instance, LL_TIM_ONEPULSEMODE_SINGLE);
 8011c48:	4b05      	ldr	r3, [pc, #20]	; (8011c60 <TIM_SYNC_PWM_StepMode_Enable+0x18>)
	syncPwm.stepMode = CHAN_ENABLE;
 8011c4a:	4906      	ldr	r1, [pc, #24]	; (8011c64 <TIM_SYNC_PWM_StepMode_Enable+0x1c>)
	LL_TIM_SetOnePulseMode(htim8.Instance, LL_TIM_ONEPULSEMODE_SINGLE);
 8011c4c:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 8011c4e:	6813      	ldr	r3, [r2, #0]
	syncPwm.stepMode = CHAN_ENABLE;
 8011c50:	2001      	movs	r0, #1
 8011c52:	f043 0308 	orr.w	r3, r3, #8
 8011c56:	6013      	str	r3, [r2, #0]
 8011c58:	f881 0025 	strb.w	r0, [r1, #37]	; 0x25
}
 8011c5c:	4770      	bx	lr
 8011c5e:	bf00      	nop
 8011c60:	2000ee20 	.word	0x2000ee20
 8011c64:	2000e710 	.word	0x2000e710

08011c68 <TIM_SYNC_PWM_StepMode_Disable>:
 * @note		Disable one PWM period generation. Enable continuous mode.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_StepMode_Disable(void) {
	LL_TIM_SetOnePulseMode(htim8.Instance, LL_TIM_ONEPULSEMODE_REPETITIVE);
 8011c68:	4b05      	ldr	r3, [pc, #20]	; (8011c80 <TIM_SYNC_PWM_StepMode_Disable+0x18>)
	syncPwm.stepMode = CHAN_DISABLE;
 8011c6a:	4906      	ldr	r1, [pc, #24]	; (8011c84 <TIM_SYNC_PWM_StepMode_Disable+0x1c>)
	LL_TIM_SetOnePulseMode(htim8.Instance, LL_TIM_ONEPULSEMODE_REPETITIVE);
 8011c6c:	681a      	ldr	r2, [r3, #0]
 8011c6e:	6813      	ldr	r3, [r2, #0]
	syncPwm.stepMode = CHAN_DISABLE;
 8011c70:	2000      	movs	r0, #0
 8011c72:	f023 0308 	bic.w	r3, r3, #8
 8011c76:	6013      	str	r3, [r2, #0]
 8011c78:	f881 0025 	strb.w	r0, [r1, #37]	; 0x25
}
 8011c7c:	4770      	bx	lr
 8011c7e:	bf00      	nop
 8011c80:	2000ee20 	.word	0x2000ee20
 8011c84:	2000e710 	.word	0x2000e710

08011c88 <TIM_Reconfig_SyncPwm>:
 * @brief  Reconfiguration of PWM frequency.
 * @note		ARR & PSC calculated by host.
 * @params arrPsc: ARR and PSC register of TIM8
 * @retval None
 */
double TIM_Reconfig_SyncPwm(double freq) {
 8011c88:	b508      	push	{r3, lr}
 8011c8a:	ed2d 8b02 	vpush	{d8}
 8011c8e:	eeb0 8a40 	vmov.f32	s16, s0
 8011c92:	eef0 8a60 	vmov.f32	s17, s1
	uint32_t periphClock = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM8);  // HAL_RCC_GetHCLKFreq();
 8011c96:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011c9a:	f7f6 ff01 	bl	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq>
	return TIM_ReconfigPrecise(&htim8, periphClock, freq);
 8011c9e:	eeb0 0a48 	vmov.f32	s0, s16
 8011ca2:	eef0 0a68 	vmov.f32	s1, s17
}
 8011ca6:	ecbd 8b02 	vpop	{d8}
	return TIM_ReconfigPrecise(&htim8, periphClock, freq);
 8011caa:	4601      	mov	r1, r0
}
 8011cac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return TIM_ReconfigPrecise(&htim8, periphClock, freq);
 8011cb0:	4801      	ldr	r0, [pc, #4]	; (8011cb8 <TIM_Reconfig_SyncPwm+0x30>)
 8011cb2:	f7fd bcf1 	b.w	800f698 <TIM_ReconfigPrecise>
 8011cb6:	bf00      	nop
 8011cb8:	2000ee20 	.word	0x2000ee20

08011cbc <MX_UART_Init>:
  //HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
  /* DMA1_Channel7_IRQn interrupt configuration */
  //HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
  //HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);

  huart2.Instance = USART2;
 8011cbc:	4b09      	ldr	r3, [pc, #36]	; (8011ce4 <MX_UART_Init+0x28>)
 8011cbe:	4a0a      	ldr	r2, [pc, #40]	; (8011ce8 <MX_UART_Init+0x2c>)
{
 8011cc0:	b410      	push	{r4}
  huart2.Init.BaudRate = UART_SPEED;
 8011cc2:	f44f 2461 	mov.w	r4, #921600	; 0xe1000
  huart2.Instance = USART2;
 8011cc6:	601a      	str	r2, [r3, #0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8011cc8:	210c      	movs	r1, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8011cca:	2200      	movs	r2, #0
  huart2.Init.BaudRate = UART_SPEED;
 8011ccc:	605c      	str	r4, [r3, #4]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  HAL_UART_Init(&huart2);
 8011cce:	4618      	mov	r0, r3

}
 8011cd0:	f85d 4b04 	ldr.w	r4, [sp], #4
  huart2.Init.Mode = UART_MODE_TX_RX;
 8011cd4:	6159      	str	r1, [r3, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8011cd6:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 8011cda:	611a      	str	r2, [r3, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8011cdc:	e9c3 2206 	strd	r2, r2, [r3, #24]
  HAL_UART_Init(&huart2);
 8011ce0:	f7fa b82e 	b.w	800bd40 <HAL_UART_Init>
 8011ce4:	2000efb4 	.word	0x2000efb4
 8011ce8:	40004400 	.word	0x40004400

08011cec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8011cec:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8011cee:	4b17      	ldr	r3, [pc, #92]	; (8011d4c <HAL_UART_MspInit+0x60>)
 8011cf0:	6804      	ldr	r4, [r0, #0]
 8011cf2:	429c      	cmp	r4, r3
{
 8011cf4:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 8011cf6:	d001      	beq.n	8011cfc <HAL_UART_MspInit+0x10>
    //HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);		
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8011cf8:	b006      	add	sp, #24
 8011cfa:	bd70      	pop	{r4, r5, r6, pc}
	  __HAL_RCC_USART2_CLK_ENABLE();
 8011cfc:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX|USART_RX;
 8011d00:	210c      	movs	r1, #12
	  __HAL_RCC_USART2_CLK_ENABLE();
 8011d02:	69da      	ldr	r2, [r3, #28]
 8011d04:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8011d08:	61da      	str	r2, [r3, #28]
 8011d0a:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = USART_TX|USART_RX;
 8011d0c:	9101      	str	r1, [sp, #4]
	  __HAL_RCC_USART2_CLK_ENABLE();
 8011d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011d12:	2002      	movs	r0, #2
	  __HAL_RCC_USART2_CLK_ENABLE();
 8011d14:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8011d16:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8011d18:	2307      	movs	r3, #7
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 8011d1a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011d1c:	9002      	str	r0, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;   // GPIO_PULLUP
 8011d1e:	2501      	movs	r5, #1
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 8011d20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8011d24:	e9cd 5203 	strd	r5, r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8011d28:	9305      	str	r3, [sp, #20]
	  __HAL_RCC_USART2_CLK_ENABLE();
 8011d2a:	9e00      	ldr	r6, [sp, #0]
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 8011d2c:	f7f5 fcda 	bl	80076e4 <HAL_GPIO_Init>
		USART2->CR1 |= USART_CR1_RXNEIE;
 8011d30:	6823      	ldr	r3, [r4, #0]
 8011d32:	f043 0320 	orr.w	r3, r3, #32
 8011d36:	6023      	str	r3, [r4, #0]
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8011d38:	2200      	movs	r2, #0
 8011d3a:	2106      	movs	r1, #6
 8011d3c:	2026      	movs	r0, #38	; 0x26
 8011d3e:	f7f4 ff77 	bl	8006c30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8011d42:	2026      	movs	r0, #38	; 0x26
 8011d44:	f7f4 ffba 	bl	8006cbc <HAL_NVIC_EnableIRQ>
}
 8011d48:	b006      	add	sp, #24
 8011d4a:	bd70      	pop	{r4, r5, r6, pc}
 8011d4c:	40004400 	.word	0x40004400

08011d50 <UARTsendChar>:
  }
} 

/* USER CODE BEGIN 1 */
uint8_t UARTsendChar(char chr){
	while (!(USART2->ISR & USART_ISR_TXE));
 8011d50:	4a03      	ldr	r2, [pc, #12]	; (8011d60 <UARTsendChar+0x10>)
 8011d52:	69d3      	ldr	r3, [r2, #28]
 8011d54:	061b      	lsls	r3, r3, #24
 8011d56:	d5fc      	bpl.n	8011d52 <UARTsendChar+0x2>
	return (USART2->TDR = chr);	
 8011d58:	b283      	uxth	r3, r0
 8011d5a:	8513      	strh	r3, [r2, #40]	; 0x28
}
 8011d5c:	4770      	bx	lr
 8011d5e:	bf00      	nop
 8011d60:	40004400 	.word	0x40004400

08011d64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8011d64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8011d9c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8011d68:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8011d6a:	e003      	b.n	8011d74 <LoopCopyDataInit>

08011d6c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8011d6c:	4b0c      	ldr	r3, [pc, #48]	; (8011da0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8011d6e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8011d70:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8011d72:	3104      	adds	r1, #4

08011d74 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8011d74:	480b      	ldr	r0, [pc, #44]	; (8011da4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8011d76:	4b0c      	ldr	r3, [pc, #48]	; (8011da8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8011d78:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8011d7a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8011d7c:	d3f6      	bcc.n	8011d6c <CopyDataInit>
	ldr	r2, =_sbss
 8011d7e:	4a0b      	ldr	r2, [pc, #44]	; (8011dac <LoopForever+0x12>)
	b	LoopFillZerobss
 8011d80:	e002      	b.n	8011d88 <LoopFillZerobss>

08011d82 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8011d82:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8011d84:	f842 3b04 	str.w	r3, [r2], #4

08011d88 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8011d88:	4b09      	ldr	r3, [pc, #36]	; (8011db0 <LoopForever+0x16>)
	cmp	r2, r3
 8011d8a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8011d8c:	d3f9      	bcc.n	8011d82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8011d8e:	f7fd fabd 	bl	800f30c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8011d92:	f000 f817 	bl	8011dc4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8011d96:	f7fd f88b 	bl	800eeb0 <main>

08011d9a <LoopForever>:

LoopForever:
    b LoopForever
 8011d9a:	e7fe      	b.n	8011d9a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8011d9c:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8011da0:	080156a0 	.word	0x080156a0
	ldr	r0, =_sdata
 8011da4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8011da8:	200001ec 	.word	0x200001ec
	ldr	r2, =_sbss
 8011dac:	200001f0 	.word	0x200001f0
	ldr	r3, = _ebss
 8011db0:	2000f028 	.word	0x2000f028

08011db4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8011db4:	e7fe      	b.n	8011db4 <ADC1_2_IRQHandler>
	...

08011db8 <__errno>:
 8011db8:	4b01      	ldr	r3, [pc, #4]	; (8011dc0 <__errno+0x8>)
 8011dba:	6818      	ldr	r0, [r3, #0]
 8011dbc:	4770      	bx	lr
 8011dbe:	bf00      	nop
 8011dc0:	20000018 	.word	0x20000018

08011dc4 <__libc_init_array>:
 8011dc4:	b570      	push	{r4, r5, r6, lr}
 8011dc6:	4e0d      	ldr	r6, [pc, #52]	; (8011dfc <__libc_init_array+0x38>)
 8011dc8:	4c0d      	ldr	r4, [pc, #52]	; (8011e00 <__libc_init_array+0x3c>)
 8011dca:	1ba4      	subs	r4, r4, r6
 8011dcc:	10a4      	asrs	r4, r4, #2
 8011dce:	2500      	movs	r5, #0
 8011dd0:	42a5      	cmp	r5, r4
 8011dd2:	d109      	bne.n	8011de8 <__libc_init_array+0x24>
 8011dd4:	4e0b      	ldr	r6, [pc, #44]	; (8011e04 <__libc_init_array+0x40>)
 8011dd6:	4c0c      	ldr	r4, [pc, #48]	; (8011e08 <__libc_init_array+0x44>)
 8011dd8:	f002 fe54 	bl	8014a84 <_init>
 8011ddc:	1ba4      	subs	r4, r4, r6
 8011dde:	10a4      	asrs	r4, r4, #2
 8011de0:	2500      	movs	r5, #0
 8011de2:	42a5      	cmp	r5, r4
 8011de4:	d105      	bne.n	8011df2 <__libc_init_array+0x2e>
 8011de6:	bd70      	pop	{r4, r5, r6, pc}
 8011de8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011dec:	4798      	blx	r3
 8011dee:	3501      	adds	r5, #1
 8011df0:	e7ee      	b.n	8011dd0 <__libc_init_array+0xc>
 8011df2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011df6:	4798      	blx	r3
 8011df8:	3501      	adds	r5, #1
 8011dfa:	e7f2      	b.n	8011de2 <__libc_init_array+0x1e>
 8011dfc:	08015698 	.word	0x08015698
 8011e00:	08015698 	.word	0x08015698
 8011e04:	08015698 	.word	0x08015698
 8011e08:	0801569c 	.word	0x0801569c

08011e0c <memcpy>:
 8011e0c:	b510      	push	{r4, lr}
 8011e0e:	1e43      	subs	r3, r0, #1
 8011e10:	440a      	add	r2, r1
 8011e12:	4291      	cmp	r1, r2
 8011e14:	d100      	bne.n	8011e18 <memcpy+0xc>
 8011e16:	bd10      	pop	{r4, pc}
 8011e18:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011e1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011e20:	e7f7      	b.n	8011e12 <memcpy+0x6>

08011e22 <memset>:
 8011e22:	4402      	add	r2, r0
 8011e24:	4603      	mov	r3, r0
 8011e26:	4293      	cmp	r3, r2
 8011e28:	d100      	bne.n	8011e2c <memset+0xa>
 8011e2a:	4770      	bx	lr
 8011e2c:	f803 1b01 	strb.w	r1, [r3], #1
 8011e30:	e7f9      	b.n	8011e26 <memset+0x4>
	...

08011e34 <_malloc_r>:
 8011e34:	b570      	push	{r4, r5, r6, lr}
 8011e36:	1ccd      	adds	r5, r1, #3
 8011e38:	f025 0503 	bic.w	r5, r5, #3
 8011e3c:	3508      	adds	r5, #8
 8011e3e:	2d0c      	cmp	r5, #12
 8011e40:	bf38      	it	cc
 8011e42:	250c      	movcc	r5, #12
 8011e44:	2d00      	cmp	r5, #0
 8011e46:	4606      	mov	r6, r0
 8011e48:	db01      	blt.n	8011e4e <_malloc_r+0x1a>
 8011e4a:	42a9      	cmp	r1, r5
 8011e4c:	d903      	bls.n	8011e56 <_malloc_r+0x22>
 8011e4e:	230c      	movs	r3, #12
 8011e50:	6033      	str	r3, [r6, #0]
 8011e52:	2000      	movs	r0, #0
 8011e54:	bd70      	pop	{r4, r5, r6, pc}
 8011e56:	f001 fa65 	bl	8013324 <__malloc_lock>
 8011e5a:	4a21      	ldr	r2, [pc, #132]	; (8011ee0 <_malloc_r+0xac>)
 8011e5c:	6814      	ldr	r4, [r2, #0]
 8011e5e:	4621      	mov	r1, r4
 8011e60:	b991      	cbnz	r1, 8011e88 <_malloc_r+0x54>
 8011e62:	4c20      	ldr	r4, [pc, #128]	; (8011ee4 <_malloc_r+0xb0>)
 8011e64:	6823      	ldr	r3, [r4, #0]
 8011e66:	b91b      	cbnz	r3, 8011e70 <_malloc_r+0x3c>
 8011e68:	4630      	mov	r0, r6
 8011e6a:	f000 fbef 	bl	801264c <_sbrk_r>
 8011e6e:	6020      	str	r0, [r4, #0]
 8011e70:	4629      	mov	r1, r5
 8011e72:	4630      	mov	r0, r6
 8011e74:	f000 fbea 	bl	801264c <_sbrk_r>
 8011e78:	1c43      	adds	r3, r0, #1
 8011e7a:	d124      	bne.n	8011ec6 <_malloc_r+0x92>
 8011e7c:	230c      	movs	r3, #12
 8011e7e:	6033      	str	r3, [r6, #0]
 8011e80:	4630      	mov	r0, r6
 8011e82:	f001 fa50 	bl	8013326 <__malloc_unlock>
 8011e86:	e7e4      	b.n	8011e52 <_malloc_r+0x1e>
 8011e88:	680b      	ldr	r3, [r1, #0]
 8011e8a:	1b5b      	subs	r3, r3, r5
 8011e8c:	d418      	bmi.n	8011ec0 <_malloc_r+0x8c>
 8011e8e:	2b0b      	cmp	r3, #11
 8011e90:	d90f      	bls.n	8011eb2 <_malloc_r+0x7e>
 8011e92:	600b      	str	r3, [r1, #0]
 8011e94:	50cd      	str	r5, [r1, r3]
 8011e96:	18cc      	adds	r4, r1, r3
 8011e98:	4630      	mov	r0, r6
 8011e9a:	f001 fa44 	bl	8013326 <__malloc_unlock>
 8011e9e:	f104 000b 	add.w	r0, r4, #11
 8011ea2:	1d23      	adds	r3, r4, #4
 8011ea4:	f020 0007 	bic.w	r0, r0, #7
 8011ea8:	1ac3      	subs	r3, r0, r3
 8011eaa:	d0d3      	beq.n	8011e54 <_malloc_r+0x20>
 8011eac:	425a      	negs	r2, r3
 8011eae:	50e2      	str	r2, [r4, r3]
 8011eb0:	e7d0      	b.n	8011e54 <_malloc_r+0x20>
 8011eb2:	428c      	cmp	r4, r1
 8011eb4:	684b      	ldr	r3, [r1, #4]
 8011eb6:	bf16      	itet	ne
 8011eb8:	6063      	strne	r3, [r4, #4]
 8011eba:	6013      	streq	r3, [r2, #0]
 8011ebc:	460c      	movne	r4, r1
 8011ebe:	e7eb      	b.n	8011e98 <_malloc_r+0x64>
 8011ec0:	460c      	mov	r4, r1
 8011ec2:	6849      	ldr	r1, [r1, #4]
 8011ec4:	e7cc      	b.n	8011e60 <_malloc_r+0x2c>
 8011ec6:	1cc4      	adds	r4, r0, #3
 8011ec8:	f024 0403 	bic.w	r4, r4, #3
 8011ecc:	42a0      	cmp	r0, r4
 8011ece:	d005      	beq.n	8011edc <_malloc_r+0xa8>
 8011ed0:	1a21      	subs	r1, r4, r0
 8011ed2:	4630      	mov	r0, r6
 8011ed4:	f000 fbba 	bl	801264c <_sbrk_r>
 8011ed8:	3001      	adds	r0, #1
 8011eda:	d0cf      	beq.n	8011e7c <_malloc_r+0x48>
 8011edc:	6025      	str	r5, [r4, #0]
 8011ede:	e7db      	b.n	8011e98 <_malloc_r+0x64>
 8011ee0:	20004ca8 	.word	0x20004ca8
 8011ee4:	20004cac 	.word	0x20004cac

08011ee8 <__cvt>:
 8011ee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011eec:	ec55 4b10 	vmov	r4, r5, d0
 8011ef0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8011ef2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011ef6:	2d00      	cmp	r5, #0
 8011ef8:	460e      	mov	r6, r1
 8011efa:	4691      	mov	r9, r2
 8011efc:	4619      	mov	r1, r3
 8011efe:	bfb8      	it	lt
 8011f00:	4622      	movlt	r2, r4
 8011f02:	462b      	mov	r3, r5
 8011f04:	f027 0720 	bic.w	r7, r7, #32
 8011f08:	bfbb      	ittet	lt
 8011f0a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011f0e:	461d      	movlt	r5, r3
 8011f10:	2300      	movge	r3, #0
 8011f12:	232d      	movlt	r3, #45	; 0x2d
 8011f14:	bfb8      	it	lt
 8011f16:	4614      	movlt	r4, r2
 8011f18:	2f46      	cmp	r7, #70	; 0x46
 8011f1a:	700b      	strb	r3, [r1, #0]
 8011f1c:	d004      	beq.n	8011f28 <__cvt+0x40>
 8011f1e:	2f45      	cmp	r7, #69	; 0x45
 8011f20:	d100      	bne.n	8011f24 <__cvt+0x3c>
 8011f22:	3601      	adds	r6, #1
 8011f24:	2102      	movs	r1, #2
 8011f26:	e000      	b.n	8011f2a <__cvt+0x42>
 8011f28:	2103      	movs	r1, #3
 8011f2a:	ab03      	add	r3, sp, #12
 8011f2c:	9301      	str	r3, [sp, #4]
 8011f2e:	ab02      	add	r3, sp, #8
 8011f30:	9300      	str	r3, [sp, #0]
 8011f32:	4632      	mov	r2, r6
 8011f34:	4653      	mov	r3, sl
 8011f36:	ec45 4b10 	vmov	d0, r4, r5
 8011f3a:	f000 fc25 	bl	8012788 <_dtoa_r>
 8011f3e:	2f47      	cmp	r7, #71	; 0x47
 8011f40:	4680      	mov	r8, r0
 8011f42:	d102      	bne.n	8011f4a <__cvt+0x62>
 8011f44:	f019 0f01 	tst.w	r9, #1
 8011f48:	d026      	beq.n	8011f98 <__cvt+0xb0>
 8011f4a:	2f46      	cmp	r7, #70	; 0x46
 8011f4c:	eb08 0906 	add.w	r9, r8, r6
 8011f50:	d111      	bne.n	8011f76 <__cvt+0x8e>
 8011f52:	f898 3000 	ldrb.w	r3, [r8]
 8011f56:	2b30      	cmp	r3, #48	; 0x30
 8011f58:	d10a      	bne.n	8011f70 <__cvt+0x88>
 8011f5a:	2200      	movs	r2, #0
 8011f5c:	2300      	movs	r3, #0
 8011f5e:	4620      	mov	r0, r4
 8011f60:	4629      	mov	r1, r5
 8011f62:	f7ee fd69 	bl	8000a38 <__aeabi_dcmpeq>
 8011f66:	b918      	cbnz	r0, 8011f70 <__cvt+0x88>
 8011f68:	f1c6 0601 	rsb	r6, r6, #1
 8011f6c:	f8ca 6000 	str.w	r6, [sl]
 8011f70:	f8da 3000 	ldr.w	r3, [sl]
 8011f74:	4499      	add	r9, r3
 8011f76:	2200      	movs	r2, #0
 8011f78:	2300      	movs	r3, #0
 8011f7a:	4620      	mov	r0, r4
 8011f7c:	4629      	mov	r1, r5
 8011f7e:	f7ee fd5b 	bl	8000a38 <__aeabi_dcmpeq>
 8011f82:	b938      	cbnz	r0, 8011f94 <__cvt+0xac>
 8011f84:	2230      	movs	r2, #48	; 0x30
 8011f86:	9b03      	ldr	r3, [sp, #12]
 8011f88:	454b      	cmp	r3, r9
 8011f8a:	d205      	bcs.n	8011f98 <__cvt+0xb0>
 8011f8c:	1c59      	adds	r1, r3, #1
 8011f8e:	9103      	str	r1, [sp, #12]
 8011f90:	701a      	strb	r2, [r3, #0]
 8011f92:	e7f8      	b.n	8011f86 <__cvt+0x9e>
 8011f94:	f8cd 900c 	str.w	r9, [sp, #12]
 8011f98:	9b03      	ldr	r3, [sp, #12]
 8011f9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011f9c:	eba3 0308 	sub.w	r3, r3, r8
 8011fa0:	4640      	mov	r0, r8
 8011fa2:	6013      	str	r3, [r2, #0]
 8011fa4:	b004      	add	sp, #16
 8011fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08011faa <__exponent>:
 8011faa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011fac:	2900      	cmp	r1, #0
 8011fae:	4604      	mov	r4, r0
 8011fb0:	bfba      	itte	lt
 8011fb2:	4249      	neglt	r1, r1
 8011fb4:	232d      	movlt	r3, #45	; 0x2d
 8011fb6:	232b      	movge	r3, #43	; 0x2b
 8011fb8:	2909      	cmp	r1, #9
 8011fba:	f804 2b02 	strb.w	r2, [r4], #2
 8011fbe:	7043      	strb	r3, [r0, #1]
 8011fc0:	dd20      	ble.n	8012004 <__exponent+0x5a>
 8011fc2:	f10d 0307 	add.w	r3, sp, #7
 8011fc6:	461f      	mov	r7, r3
 8011fc8:	260a      	movs	r6, #10
 8011fca:	fb91 f5f6 	sdiv	r5, r1, r6
 8011fce:	fb06 1115 	mls	r1, r6, r5, r1
 8011fd2:	3130      	adds	r1, #48	; 0x30
 8011fd4:	2d09      	cmp	r5, #9
 8011fd6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011fda:	f103 32ff 	add.w	r2, r3, #4294967295
 8011fde:	4629      	mov	r1, r5
 8011fe0:	dc09      	bgt.n	8011ff6 <__exponent+0x4c>
 8011fe2:	3130      	adds	r1, #48	; 0x30
 8011fe4:	3b02      	subs	r3, #2
 8011fe6:	f802 1c01 	strb.w	r1, [r2, #-1]
 8011fea:	42bb      	cmp	r3, r7
 8011fec:	4622      	mov	r2, r4
 8011fee:	d304      	bcc.n	8011ffa <__exponent+0x50>
 8011ff0:	1a10      	subs	r0, r2, r0
 8011ff2:	b003      	add	sp, #12
 8011ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ff6:	4613      	mov	r3, r2
 8011ff8:	e7e7      	b.n	8011fca <__exponent+0x20>
 8011ffa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011ffe:	f804 2b01 	strb.w	r2, [r4], #1
 8012002:	e7f2      	b.n	8011fea <__exponent+0x40>
 8012004:	2330      	movs	r3, #48	; 0x30
 8012006:	4419      	add	r1, r3
 8012008:	7083      	strb	r3, [r0, #2]
 801200a:	1d02      	adds	r2, r0, #4
 801200c:	70c1      	strb	r1, [r0, #3]
 801200e:	e7ef      	b.n	8011ff0 <__exponent+0x46>

08012010 <_printf_float>:
 8012010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012014:	b08d      	sub	sp, #52	; 0x34
 8012016:	460c      	mov	r4, r1
 8012018:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801201c:	4616      	mov	r6, r2
 801201e:	461f      	mov	r7, r3
 8012020:	4605      	mov	r5, r0
 8012022:	f001 f969 	bl	80132f8 <_localeconv_r>
 8012026:	6803      	ldr	r3, [r0, #0]
 8012028:	9304      	str	r3, [sp, #16]
 801202a:	4618      	mov	r0, r3
 801202c:	f7ee f8d8 	bl	80001e0 <strlen>
 8012030:	2300      	movs	r3, #0
 8012032:	930a      	str	r3, [sp, #40]	; 0x28
 8012034:	f8d8 3000 	ldr.w	r3, [r8]
 8012038:	9005      	str	r0, [sp, #20]
 801203a:	3307      	adds	r3, #7
 801203c:	f023 0307 	bic.w	r3, r3, #7
 8012040:	f103 0208 	add.w	r2, r3, #8
 8012044:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012048:	f8d4 b000 	ldr.w	fp, [r4]
 801204c:	f8c8 2000 	str.w	r2, [r8]
 8012050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012054:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012058:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801205c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012060:	9307      	str	r3, [sp, #28]
 8012062:	f8cd 8018 	str.w	r8, [sp, #24]
 8012066:	f04f 32ff 	mov.w	r2, #4294967295
 801206a:	4ba7      	ldr	r3, [pc, #668]	; (8012308 <_printf_float+0x2f8>)
 801206c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012070:	f7ee fd14 	bl	8000a9c <__aeabi_dcmpun>
 8012074:	bb70      	cbnz	r0, 80120d4 <_printf_float+0xc4>
 8012076:	f04f 32ff 	mov.w	r2, #4294967295
 801207a:	4ba3      	ldr	r3, [pc, #652]	; (8012308 <_printf_float+0x2f8>)
 801207c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012080:	f7ee fcee 	bl	8000a60 <__aeabi_dcmple>
 8012084:	bb30      	cbnz	r0, 80120d4 <_printf_float+0xc4>
 8012086:	2200      	movs	r2, #0
 8012088:	2300      	movs	r3, #0
 801208a:	4640      	mov	r0, r8
 801208c:	4649      	mov	r1, r9
 801208e:	f7ee fcdd 	bl	8000a4c <__aeabi_dcmplt>
 8012092:	b110      	cbz	r0, 801209a <_printf_float+0x8a>
 8012094:	232d      	movs	r3, #45	; 0x2d
 8012096:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801209a:	4a9c      	ldr	r2, [pc, #624]	; (801230c <_printf_float+0x2fc>)
 801209c:	4b9c      	ldr	r3, [pc, #624]	; (8012310 <_printf_float+0x300>)
 801209e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80120a2:	bf8c      	ite	hi
 80120a4:	4690      	movhi	r8, r2
 80120a6:	4698      	movls	r8, r3
 80120a8:	2303      	movs	r3, #3
 80120aa:	f02b 0204 	bic.w	r2, fp, #4
 80120ae:	6123      	str	r3, [r4, #16]
 80120b0:	6022      	str	r2, [r4, #0]
 80120b2:	f04f 0900 	mov.w	r9, #0
 80120b6:	9700      	str	r7, [sp, #0]
 80120b8:	4633      	mov	r3, r6
 80120ba:	aa0b      	add	r2, sp, #44	; 0x2c
 80120bc:	4621      	mov	r1, r4
 80120be:	4628      	mov	r0, r5
 80120c0:	f000 f9e6 	bl	8012490 <_printf_common>
 80120c4:	3001      	adds	r0, #1
 80120c6:	f040 808d 	bne.w	80121e4 <_printf_float+0x1d4>
 80120ca:	f04f 30ff 	mov.w	r0, #4294967295
 80120ce:	b00d      	add	sp, #52	; 0x34
 80120d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120d4:	4642      	mov	r2, r8
 80120d6:	464b      	mov	r3, r9
 80120d8:	4640      	mov	r0, r8
 80120da:	4649      	mov	r1, r9
 80120dc:	f7ee fcde 	bl	8000a9c <__aeabi_dcmpun>
 80120e0:	b110      	cbz	r0, 80120e8 <_printf_float+0xd8>
 80120e2:	4a8c      	ldr	r2, [pc, #560]	; (8012314 <_printf_float+0x304>)
 80120e4:	4b8c      	ldr	r3, [pc, #560]	; (8012318 <_printf_float+0x308>)
 80120e6:	e7da      	b.n	801209e <_printf_float+0x8e>
 80120e8:	6861      	ldr	r1, [r4, #4]
 80120ea:	1c4b      	adds	r3, r1, #1
 80120ec:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80120f0:	a80a      	add	r0, sp, #40	; 0x28
 80120f2:	d13e      	bne.n	8012172 <_printf_float+0x162>
 80120f4:	2306      	movs	r3, #6
 80120f6:	6063      	str	r3, [r4, #4]
 80120f8:	2300      	movs	r3, #0
 80120fa:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80120fe:	ab09      	add	r3, sp, #36	; 0x24
 8012100:	9300      	str	r3, [sp, #0]
 8012102:	ec49 8b10 	vmov	d0, r8, r9
 8012106:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801210a:	6022      	str	r2, [r4, #0]
 801210c:	f8cd a004 	str.w	sl, [sp, #4]
 8012110:	6861      	ldr	r1, [r4, #4]
 8012112:	4628      	mov	r0, r5
 8012114:	f7ff fee8 	bl	8011ee8 <__cvt>
 8012118:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 801211c:	2b47      	cmp	r3, #71	; 0x47
 801211e:	4680      	mov	r8, r0
 8012120:	d109      	bne.n	8012136 <_printf_float+0x126>
 8012122:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012124:	1cd8      	adds	r0, r3, #3
 8012126:	db02      	blt.n	801212e <_printf_float+0x11e>
 8012128:	6862      	ldr	r2, [r4, #4]
 801212a:	4293      	cmp	r3, r2
 801212c:	dd47      	ble.n	80121be <_printf_float+0x1ae>
 801212e:	f1aa 0a02 	sub.w	sl, sl, #2
 8012132:	fa5f fa8a 	uxtb.w	sl, sl
 8012136:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801213a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801213c:	d824      	bhi.n	8012188 <_printf_float+0x178>
 801213e:	3901      	subs	r1, #1
 8012140:	4652      	mov	r2, sl
 8012142:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012146:	9109      	str	r1, [sp, #36]	; 0x24
 8012148:	f7ff ff2f 	bl	8011faa <__exponent>
 801214c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801214e:	1813      	adds	r3, r2, r0
 8012150:	2a01      	cmp	r2, #1
 8012152:	4681      	mov	r9, r0
 8012154:	6123      	str	r3, [r4, #16]
 8012156:	dc02      	bgt.n	801215e <_printf_float+0x14e>
 8012158:	6822      	ldr	r2, [r4, #0]
 801215a:	07d1      	lsls	r1, r2, #31
 801215c:	d501      	bpl.n	8012162 <_printf_float+0x152>
 801215e:	3301      	adds	r3, #1
 8012160:	6123      	str	r3, [r4, #16]
 8012162:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012166:	2b00      	cmp	r3, #0
 8012168:	d0a5      	beq.n	80120b6 <_printf_float+0xa6>
 801216a:	232d      	movs	r3, #45	; 0x2d
 801216c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012170:	e7a1      	b.n	80120b6 <_printf_float+0xa6>
 8012172:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8012176:	f000 8177 	beq.w	8012468 <_printf_float+0x458>
 801217a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801217e:	d1bb      	bne.n	80120f8 <_printf_float+0xe8>
 8012180:	2900      	cmp	r1, #0
 8012182:	d1b9      	bne.n	80120f8 <_printf_float+0xe8>
 8012184:	2301      	movs	r3, #1
 8012186:	e7b6      	b.n	80120f6 <_printf_float+0xe6>
 8012188:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 801218c:	d119      	bne.n	80121c2 <_printf_float+0x1b2>
 801218e:	2900      	cmp	r1, #0
 8012190:	6863      	ldr	r3, [r4, #4]
 8012192:	dd0c      	ble.n	80121ae <_printf_float+0x19e>
 8012194:	6121      	str	r1, [r4, #16]
 8012196:	b913      	cbnz	r3, 801219e <_printf_float+0x18e>
 8012198:	6822      	ldr	r2, [r4, #0]
 801219a:	07d2      	lsls	r2, r2, #31
 801219c:	d502      	bpl.n	80121a4 <_printf_float+0x194>
 801219e:	3301      	adds	r3, #1
 80121a0:	440b      	add	r3, r1
 80121a2:	6123      	str	r3, [r4, #16]
 80121a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80121a6:	65a3      	str	r3, [r4, #88]	; 0x58
 80121a8:	f04f 0900 	mov.w	r9, #0
 80121ac:	e7d9      	b.n	8012162 <_printf_float+0x152>
 80121ae:	b913      	cbnz	r3, 80121b6 <_printf_float+0x1a6>
 80121b0:	6822      	ldr	r2, [r4, #0]
 80121b2:	07d0      	lsls	r0, r2, #31
 80121b4:	d501      	bpl.n	80121ba <_printf_float+0x1aa>
 80121b6:	3302      	adds	r3, #2
 80121b8:	e7f3      	b.n	80121a2 <_printf_float+0x192>
 80121ba:	2301      	movs	r3, #1
 80121bc:	e7f1      	b.n	80121a2 <_printf_float+0x192>
 80121be:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80121c2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80121c6:	4293      	cmp	r3, r2
 80121c8:	db05      	blt.n	80121d6 <_printf_float+0x1c6>
 80121ca:	6822      	ldr	r2, [r4, #0]
 80121cc:	6123      	str	r3, [r4, #16]
 80121ce:	07d1      	lsls	r1, r2, #31
 80121d0:	d5e8      	bpl.n	80121a4 <_printf_float+0x194>
 80121d2:	3301      	adds	r3, #1
 80121d4:	e7e5      	b.n	80121a2 <_printf_float+0x192>
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	bfd4      	ite	le
 80121da:	f1c3 0302 	rsble	r3, r3, #2
 80121de:	2301      	movgt	r3, #1
 80121e0:	4413      	add	r3, r2
 80121e2:	e7de      	b.n	80121a2 <_printf_float+0x192>
 80121e4:	6823      	ldr	r3, [r4, #0]
 80121e6:	055a      	lsls	r2, r3, #21
 80121e8:	d407      	bmi.n	80121fa <_printf_float+0x1ea>
 80121ea:	6923      	ldr	r3, [r4, #16]
 80121ec:	4642      	mov	r2, r8
 80121ee:	4631      	mov	r1, r6
 80121f0:	4628      	mov	r0, r5
 80121f2:	47b8      	blx	r7
 80121f4:	3001      	adds	r0, #1
 80121f6:	d12b      	bne.n	8012250 <_printf_float+0x240>
 80121f8:	e767      	b.n	80120ca <_printf_float+0xba>
 80121fa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80121fe:	f240 80dc 	bls.w	80123ba <_printf_float+0x3aa>
 8012202:	2200      	movs	r2, #0
 8012204:	2300      	movs	r3, #0
 8012206:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801220a:	f7ee fc15 	bl	8000a38 <__aeabi_dcmpeq>
 801220e:	2800      	cmp	r0, #0
 8012210:	d033      	beq.n	801227a <_printf_float+0x26a>
 8012212:	2301      	movs	r3, #1
 8012214:	4a41      	ldr	r2, [pc, #260]	; (801231c <_printf_float+0x30c>)
 8012216:	4631      	mov	r1, r6
 8012218:	4628      	mov	r0, r5
 801221a:	47b8      	blx	r7
 801221c:	3001      	adds	r0, #1
 801221e:	f43f af54 	beq.w	80120ca <_printf_float+0xba>
 8012222:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012226:	429a      	cmp	r2, r3
 8012228:	db02      	blt.n	8012230 <_printf_float+0x220>
 801222a:	6823      	ldr	r3, [r4, #0]
 801222c:	07d8      	lsls	r0, r3, #31
 801222e:	d50f      	bpl.n	8012250 <_printf_float+0x240>
 8012230:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012234:	4631      	mov	r1, r6
 8012236:	4628      	mov	r0, r5
 8012238:	47b8      	blx	r7
 801223a:	3001      	adds	r0, #1
 801223c:	f43f af45 	beq.w	80120ca <_printf_float+0xba>
 8012240:	f04f 0800 	mov.w	r8, #0
 8012244:	f104 091a 	add.w	r9, r4, #26
 8012248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801224a:	3b01      	subs	r3, #1
 801224c:	4543      	cmp	r3, r8
 801224e:	dc09      	bgt.n	8012264 <_printf_float+0x254>
 8012250:	6823      	ldr	r3, [r4, #0]
 8012252:	079b      	lsls	r3, r3, #30
 8012254:	f100 8103 	bmi.w	801245e <_printf_float+0x44e>
 8012258:	68e0      	ldr	r0, [r4, #12]
 801225a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801225c:	4298      	cmp	r0, r3
 801225e:	bfb8      	it	lt
 8012260:	4618      	movlt	r0, r3
 8012262:	e734      	b.n	80120ce <_printf_float+0xbe>
 8012264:	2301      	movs	r3, #1
 8012266:	464a      	mov	r2, r9
 8012268:	4631      	mov	r1, r6
 801226a:	4628      	mov	r0, r5
 801226c:	47b8      	blx	r7
 801226e:	3001      	adds	r0, #1
 8012270:	f43f af2b 	beq.w	80120ca <_printf_float+0xba>
 8012274:	f108 0801 	add.w	r8, r8, #1
 8012278:	e7e6      	b.n	8012248 <_printf_float+0x238>
 801227a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801227c:	2b00      	cmp	r3, #0
 801227e:	dc2b      	bgt.n	80122d8 <_printf_float+0x2c8>
 8012280:	2301      	movs	r3, #1
 8012282:	4a26      	ldr	r2, [pc, #152]	; (801231c <_printf_float+0x30c>)
 8012284:	4631      	mov	r1, r6
 8012286:	4628      	mov	r0, r5
 8012288:	47b8      	blx	r7
 801228a:	3001      	adds	r0, #1
 801228c:	f43f af1d 	beq.w	80120ca <_printf_float+0xba>
 8012290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012292:	b923      	cbnz	r3, 801229e <_printf_float+0x28e>
 8012294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012296:	b913      	cbnz	r3, 801229e <_printf_float+0x28e>
 8012298:	6823      	ldr	r3, [r4, #0]
 801229a:	07d9      	lsls	r1, r3, #31
 801229c:	d5d8      	bpl.n	8012250 <_printf_float+0x240>
 801229e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80122a2:	4631      	mov	r1, r6
 80122a4:	4628      	mov	r0, r5
 80122a6:	47b8      	blx	r7
 80122a8:	3001      	adds	r0, #1
 80122aa:	f43f af0e 	beq.w	80120ca <_printf_float+0xba>
 80122ae:	f04f 0900 	mov.w	r9, #0
 80122b2:	f104 0a1a 	add.w	sl, r4, #26
 80122b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122b8:	425b      	negs	r3, r3
 80122ba:	454b      	cmp	r3, r9
 80122bc:	dc01      	bgt.n	80122c2 <_printf_float+0x2b2>
 80122be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80122c0:	e794      	b.n	80121ec <_printf_float+0x1dc>
 80122c2:	2301      	movs	r3, #1
 80122c4:	4652      	mov	r2, sl
 80122c6:	4631      	mov	r1, r6
 80122c8:	4628      	mov	r0, r5
 80122ca:	47b8      	blx	r7
 80122cc:	3001      	adds	r0, #1
 80122ce:	f43f aefc 	beq.w	80120ca <_printf_float+0xba>
 80122d2:	f109 0901 	add.w	r9, r9, #1
 80122d6:	e7ee      	b.n	80122b6 <_printf_float+0x2a6>
 80122d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80122da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80122dc:	429a      	cmp	r2, r3
 80122de:	bfa8      	it	ge
 80122e0:	461a      	movge	r2, r3
 80122e2:	2a00      	cmp	r2, #0
 80122e4:	4691      	mov	r9, r2
 80122e6:	dd07      	ble.n	80122f8 <_printf_float+0x2e8>
 80122e8:	4613      	mov	r3, r2
 80122ea:	4631      	mov	r1, r6
 80122ec:	4642      	mov	r2, r8
 80122ee:	4628      	mov	r0, r5
 80122f0:	47b8      	blx	r7
 80122f2:	3001      	adds	r0, #1
 80122f4:	f43f aee9 	beq.w	80120ca <_printf_float+0xba>
 80122f8:	f104 031a 	add.w	r3, r4, #26
 80122fc:	f04f 0b00 	mov.w	fp, #0
 8012300:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012304:	9306      	str	r3, [sp, #24]
 8012306:	e015      	b.n	8012334 <_printf_float+0x324>
 8012308:	7fefffff 	.word	0x7fefffff
 801230c:	0801542c 	.word	0x0801542c
 8012310:	08015428 	.word	0x08015428
 8012314:	08015434 	.word	0x08015434
 8012318:	08015430 	.word	0x08015430
 801231c:	08015438 	.word	0x08015438
 8012320:	2301      	movs	r3, #1
 8012322:	9a06      	ldr	r2, [sp, #24]
 8012324:	4631      	mov	r1, r6
 8012326:	4628      	mov	r0, r5
 8012328:	47b8      	blx	r7
 801232a:	3001      	adds	r0, #1
 801232c:	f43f aecd 	beq.w	80120ca <_printf_float+0xba>
 8012330:	f10b 0b01 	add.w	fp, fp, #1
 8012334:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8012338:	ebaa 0309 	sub.w	r3, sl, r9
 801233c:	455b      	cmp	r3, fp
 801233e:	dcef      	bgt.n	8012320 <_printf_float+0x310>
 8012340:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012344:	429a      	cmp	r2, r3
 8012346:	44d0      	add	r8, sl
 8012348:	db15      	blt.n	8012376 <_printf_float+0x366>
 801234a:	6823      	ldr	r3, [r4, #0]
 801234c:	07da      	lsls	r2, r3, #31
 801234e:	d412      	bmi.n	8012376 <_printf_float+0x366>
 8012350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012352:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012354:	eba3 020a 	sub.w	r2, r3, sl
 8012358:	eba3 0a01 	sub.w	sl, r3, r1
 801235c:	4592      	cmp	sl, r2
 801235e:	bfa8      	it	ge
 8012360:	4692      	movge	sl, r2
 8012362:	f1ba 0f00 	cmp.w	sl, #0
 8012366:	dc0e      	bgt.n	8012386 <_printf_float+0x376>
 8012368:	f04f 0800 	mov.w	r8, #0
 801236c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012370:	f104 091a 	add.w	r9, r4, #26
 8012374:	e019      	b.n	80123aa <_printf_float+0x39a>
 8012376:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801237a:	4631      	mov	r1, r6
 801237c:	4628      	mov	r0, r5
 801237e:	47b8      	blx	r7
 8012380:	3001      	adds	r0, #1
 8012382:	d1e5      	bne.n	8012350 <_printf_float+0x340>
 8012384:	e6a1      	b.n	80120ca <_printf_float+0xba>
 8012386:	4653      	mov	r3, sl
 8012388:	4642      	mov	r2, r8
 801238a:	4631      	mov	r1, r6
 801238c:	4628      	mov	r0, r5
 801238e:	47b8      	blx	r7
 8012390:	3001      	adds	r0, #1
 8012392:	d1e9      	bne.n	8012368 <_printf_float+0x358>
 8012394:	e699      	b.n	80120ca <_printf_float+0xba>
 8012396:	2301      	movs	r3, #1
 8012398:	464a      	mov	r2, r9
 801239a:	4631      	mov	r1, r6
 801239c:	4628      	mov	r0, r5
 801239e:	47b8      	blx	r7
 80123a0:	3001      	adds	r0, #1
 80123a2:	f43f ae92 	beq.w	80120ca <_printf_float+0xba>
 80123a6:	f108 0801 	add.w	r8, r8, #1
 80123aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80123ae:	1a9b      	subs	r3, r3, r2
 80123b0:	eba3 030a 	sub.w	r3, r3, sl
 80123b4:	4543      	cmp	r3, r8
 80123b6:	dcee      	bgt.n	8012396 <_printf_float+0x386>
 80123b8:	e74a      	b.n	8012250 <_printf_float+0x240>
 80123ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80123bc:	2a01      	cmp	r2, #1
 80123be:	dc01      	bgt.n	80123c4 <_printf_float+0x3b4>
 80123c0:	07db      	lsls	r3, r3, #31
 80123c2:	d53a      	bpl.n	801243a <_printf_float+0x42a>
 80123c4:	2301      	movs	r3, #1
 80123c6:	4642      	mov	r2, r8
 80123c8:	4631      	mov	r1, r6
 80123ca:	4628      	mov	r0, r5
 80123cc:	47b8      	blx	r7
 80123ce:	3001      	adds	r0, #1
 80123d0:	f43f ae7b 	beq.w	80120ca <_printf_float+0xba>
 80123d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80123d8:	4631      	mov	r1, r6
 80123da:	4628      	mov	r0, r5
 80123dc:	47b8      	blx	r7
 80123de:	3001      	adds	r0, #1
 80123e0:	f108 0801 	add.w	r8, r8, #1
 80123e4:	f43f ae71 	beq.w	80120ca <_printf_float+0xba>
 80123e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80123ea:	2200      	movs	r2, #0
 80123ec:	f103 3aff 	add.w	sl, r3, #4294967295
 80123f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80123f4:	2300      	movs	r3, #0
 80123f6:	f7ee fb1f 	bl	8000a38 <__aeabi_dcmpeq>
 80123fa:	b9c8      	cbnz	r0, 8012430 <_printf_float+0x420>
 80123fc:	4653      	mov	r3, sl
 80123fe:	4642      	mov	r2, r8
 8012400:	4631      	mov	r1, r6
 8012402:	4628      	mov	r0, r5
 8012404:	47b8      	blx	r7
 8012406:	3001      	adds	r0, #1
 8012408:	d10e      	bne.n	8012428 <_printf_float+0x418>
 801240a:	e65e      	b.n	80120ca <_printf_float+0xba>
 801240c:	2301      	movs	r3, #1
 801240e:	4652      	mov	r2, sl
 8012410:	4631      	mov	r1, r6
 8012412:	4628      	mov	r0, r5
 8012414:	47b8      	blx	r7
 8012416:	3001      	adds	r0, #1
 8012418:	f43f ae57 	beq.w	80120ca <_printf_float+0xba>
 801241c:	f108 0801 	add.w	r8, r8, #1
 8012420:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012422:	3b01      	subs	r3, #1
 8012424:	4543      	cmp	r3, r8
 8012426:	dcf1      	bgt.n	801240c <_printf_float+0x3fc>
 8012428:	464b      	mov	r3, r9
 801242a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801242e:	e6de      	b.n	80121ee <_printf_float+0x1de>
 8012430:	f04f 0800 	mov.w	r8, #0
 8012434:	f104 0a1a 	add.w	sl, r4, #26
 8012438:	e7f2      	b.n	8012420 <_printf_float+0x410>
 801243a:	2301      	movs	r3, #1
 801243c:	e7df      	b.n	80123fe <_printf_float+0x3ee>
 801243e:	2301      	movs	r3, #1
 8012440:	464a      	mov	r2, r9
 8012442:	4631      	mov	r1, r6
 8012444:	4628      	mov	r0, r5
 8012446:	47b8      	blx	r7
 8012448:	3001      	adds	r0, #1
 801244a:	f43f ae3e 	beq.w	80120ca <_printf_float+0xba>
 801244e:	f108 0801 	add.w	r8, r8, #1
 8012452:	68e3      	ldr	r3, [r4, #12]
 8012454:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012456:	1a9b      	subs	r3, r3, r2
 8012458:	4543      	cmp	r3, r8
 801245a:	dcf0      	bgt.n	801243e <_printf_float+0x42e>
 801245c:	e6fc      	b.n	8012258 <_printf_float+0x248>
 801245e:	f04f 0800 	mov.w	r8, #0
 8012462:	f104 0919 	add.w	r9, r4, #25
 8012466:	e7f4      	b.n	8012452 <_printf_float+0x442>
 8012468:	2900      	cmp	r1, #0
 801246a:	f43f ae8b 	beq.w	8012184 <_printf_float+0x174>
 801246e:	2300      	movs	r3, #0
 8012470:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012474:	ab09      	add	r3, sp, #36	; 0x24
 8012476:	9300      	str	r3, [sp, #0]
 8012478:	ec49 8b10 	vmov	d0, r8, r9
 801247c:	6022      	str	r2, [r4, #0]
 801247e:	f8cd a004 	str.w	sl, [sp, #4]
 8012482:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012486:	4628      	mov	r0, r5
 8012488:	f7ff fd2e 	bl	8011ee8 <__cvt>
 801248c:	4680      	mov	r8, r0
 801248e:	e648      	b.n	8012122 <_printf_float+0x112>

08012490 <_printf_common>:
 8012490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012494:	4691      	mov	r9, r2
 8012496:	461f      	mov	r7, r3
 8012498:	688a      	ldr	r2, [r1, #8]
 801249a:	690b      	ldr	r3, [r1, #16]
 801249c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80124a0:	4293      	cmp	r3, r2
 80124a2:	bfb8      	it	lt
 80124a4:	4613      	movlt	r3, r2
 80124a6:	f8c9 3000 	str.w	r3, [r9]
 80124aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80124ae:	4606      	mov	r6, r0
 80124b0:	460c      	mov	r4, r1
 80124b2:	b112      	cbz	r2, 80124ba <_printf_common+0x2a>
 80124b4:	3301      	adds	r3, #1
 80124b6:	f8c9 3000 	str.w	r3, [r9]
 80124ba:	6823      	ldr	r3, [r4, #0]
 80124bc:	0699      	lsls	r1, r3, #26
 80124be:	bf42      	ittt	mi
 80124c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80124c4:	3302      	addmi	r3, #2
 80124c6:	f8c9 3000 	strmi.w	r3, [r9]
 80124ca:	6825      	ldr	r5, [r4, #0]
 80124cc:	f015 0506 	ands.w	r5, r5, #6
 80124d0:	d107      	bne.n	80124e2 <_printf_common+0x52>
 80124d2:	f104 0a19 	add.w	sl, r4, #25
 80124d6:	68e3      	ldr	r3, [r4, #12]
 80124d8:	f8d9 2000 	ldr.w	r2, [r9]
 80124dc:	1a9b      	subs	r3, r3, r2
 80124de:	42ab      	cmp	r3, r5
 80124e0:	dc28      	bgt.n	8012534 <_printf_common+0xa4>
 80124e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80124e6:	6822      	ldr	r2, [r4, #0]
 80124e8:	3300      	adds	r3, #0
 80124ea:	bf18      	it	ne
 80124ec:	2301      	movne	r3, #1
 80124ee:	0692      	lsls	r2, r2, #26
 80124f0:	d42d      	bmi.n	801254e <_printf_common+0xbe>
 80124f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80124f6:	4639      	mov	r1, r7
 80124f8:	4630      	mov	r0, r6
 80124fa:	47c0      	blx	r8
 80124fc:	3001      	adds	r0, #1
 80124fe:	d020      	beq.n	8012542 <_printf_common+0xb2>
 8012500:	6823      	ldr	r3, [r4, #0]
 8012502:	68e5      	ldr	r5, [r4, #12]
 8012504:	f8d9 2000 	ldr.w	r2, [r9]
 8012508:	f003 0306 	and.w	r3, r3, #6
 801250c:	2b04      	cmp	r3, #4
 801250e:	bf08      	it	eq
 8012510:	1aad      	subeq	r5, r5, r2
 8012512:	68a3      	ldr	r3, [r4, #8]
 8012514:	6922      	ldr	r2, [r4, #16]
 8012516:	bf0c      	ite	eq
 8012518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801251c:	2500      	movne	r5, #0
 801251e:	4293      	cmp	r3, r2
 8012520:	bfc4      	itt	gt
 8012522:	1a9b      	subgt	r3, r3, r2
 8012524:	18ed      	addgt	r5, r5, r3
 8012526:	f04f 0900 	mov.w	r9, #0
 801252a:	341a      	adds	r4, #26
 801252c:	454d      	cmp	r5, r9
 801252e:	d11a      	bne.n	8012566 <_printf_common+0xd6>
 8012530:	2000      	movs	r0, #0
 8012532:	e008      	b.n	8012546 <_printf_common+0xb6>
 8012534:	2301      	movs	r3, #1
 8012536:	4652      	mov	r2, sl
 8012538:	4639      	mov	r1, r7
 801253a:	4630      	mov	r0, r6
 801253c:	47c0      	blx	r8
 801253e:	3001      	adds	r0, #1
 8012540:	d103      	bne.n	801254a <_printf_common+0xba>
 8012542:	f04f 30ff 	mov.w	r0, #4294967295
 8012546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801254a:	3501      	adds	r5, #1
 801254c:	e7c3      	b.n	80124d6 <_printf_common+0x46>
 801254e:	18e1      	adds	r1, r4, r3
 8012550:	1c5a      	adds	r2, r3, #1
 8012552:	2030      	movs	r0, #48	; 0x30
 8012554:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012558:	4422      	add	r2, r4
 801255a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801255e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012562:	3302      	adds	r3, #2
 8012564:	e7c5      	b.n	80124f2 <_printf_common+0x62>
 8012566:	2301      	movs	r3, #1
 8012568:	4622      	mov	r2, r4
 801256a:	4639      	mov	r1, r7
 801256c:	4630      	mov	r0, r6
 801256e:	47c0      	blx	r8
 8012570:	3001      	adds	r0, #1
 8012572:	d0e6      	beq.n	8012542 <_printf_common+0xb2>
 8012574:	f109 0901 	add.w	r9, r9, #1
 8012578:	e7d8      	b.n	801252c <_printf_common+0x9c>

0801257a <cleanup_glue>:
 801257a:	b538      	push	{r3, r4, r5, lr}
 801257c:	460c      	mov	r4, r1
 801257e:	6809      	ldr	r1, [r1, #0]
 8012580:	4605      	mov	r5, r0
 8012582:	b109      	cbz	r1, 8012588 <cleanup_glue+0xe>
 8012584:	f7ff fff9 	bl	801257a <cleanup_glue>
 8012588:	4621      	mov	r1, r4
 801258a:	4628      	mov	r0, r5
 801258c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012590:	f001 b9b4 	b.w	80138fc <_free_r>

08012594 <_reclaim_reent>:
 8012594:	4b2c      	ldr	r3, [pc, #176]	; (8012648 <_reclaim_reent+0xb4>)
 8012596:	681b      	ldr	r3, [r3, #0]
 8012598:	4283      	cmp	r3, r0
 801259a:	b570      	push	{r4, r5, r6, lr}
 801259c:	4604      	mov	r4, r0
 801259e:	d051      	beq.n	8012644 <_reclaim_reent+0xb0>
 80125a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80125a2:	b143      	cbz	r3, 80125b6 <_reclaim_reent+0x22>
 80125a4:	68db      	ldr	r3, [r3, #12]
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d14a      	bne.n	8012640 <_reclaim_reent+0xac>
 80125aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80125ac:	6819      	ldr	r1, [r3, #0]
 80125ae:	b111      	cbz	r1, 80125b6 <_reclaim_reent+0x22>
 80125b0:	4620      	mov	r0, r4
 80125b2:	f001 f9a3 	bl	80138fc <_free_r>
 80125b6:	6961      	ldr	r1, [r4, #20]
 80125b8:	b111      	cbz	r1, 80125c0 <_reclaim_reent+0x2c>
 80125ba:	4620      	mov	r0, r4
 80125bc:	f001 f99e 	bl	80138fc <_free_r>
 80125c0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80125c2:	b111      	cbz	r1, 80125ca <_reclaim_reent+0x36>
 80125c4:	4620      	mov	r0, r4
 80125c6:	f001 f999 	bl	80138fc <_free_r>
 80125ca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80125cc:	b111      	cbz	r1, 80125d4 <_reclaim_reent+0x40>
 80125ce:	4620      	mov	r0, r4
 80125d0:	f001 f994 	bl	80138fc <_free_r>
 80125d4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80125d6:	b111      	cbz	r1, 80125de <_reclaim_reent+0x4a>
 80125d8:	4620      	mov	r0, r4
 80125da:	f001 f98f 	bl	80138fc <_free_r>
 80125de:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80125e0:	b111      	cbz	r1, 80125e8 <_reclaim_reent+0x54>
 80125e2:	4620      	mov	r0, r4
 80125e4:	f001 f98a 	bl	80138fc <_free_r>
 80125e8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80125ea:	b111      	cbz	r1, 80125f2 <_reclaim_reent+0x5e>
 80125ec:	4620      	mov	r0, r4
 80125ee:	f001 f985 	bl	80138fc <_free_r>
 80125f2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80125f4:	b111      	cbz	r1, 80125fc <_reclaim_reent+0x68>
 80125f6:	4620      	mov	r0, r4
 80125f8:	f001 f980 	bl	80138fc <_free_r>
 80125fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80125fe:	b111      	cbz	r1, 8012606 <_reclaim_reent+0x72>
 8012600:	4620      	mov	r0, r4
 8012602:	f001 f97b 	bl	80138fc <_free_r>
 8012606:	69a3      	ldr	r3, [r4, #24]
 8012608:	b1e3      	cbz	r3, 8012644 <_reclaim_reent+0xb0>
 801260a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801260c:	4620      	mov	r0, r4
 801260e:	4798      	blx	r3
 8012610:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8012612:	b1b9      	cbz	r1, 8012644 <_reclaim_reent+0xb0>
 8012614:	4620      	mov	r0, r4
 8012616:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801261a:	f7ff bfae 	b.w	801257a <cleanup_glue>
 801261e:	5949      	ldr	r1, [r1, r5]
 8012620:	b941      	cbnz	r1, 8012634 <_reclaim_reent+0xa0>
 8012622:	3504      	adds	r5, #4
 8012624:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012626:	2d80      	cmp	r5, #128	; 0x80
 8012628:	68d9      	ldr	r1, [r3, #12]
 801262a:	d1f8      	bne.n	801261e <_reclaim_reent+0x8a>
 801262c:	4620      	mov	r0, r4
 801262e:	f001 f965 	bl	80138fc <_free_r>
 8012632:	e7ba      	b.n	80125aa <_reclaim_reent+0x16>
 8012634:	680e      	ldr	r6, [r1, #0]
 8012636:	4620      	mov	r0, r4
 8012638:	f001 f960 	bl	80138fc <_free_r>
 801263c:	4631      	mov	r1, r6
 801263e:	e7ef      	b.n	8012620 <_reclaim_reent+0x8c>
 8012640:	2500      	movs	r5, #0
 8012642:	e7ef      	b.n	8012624 <_reclaim_reent+0x90>
 8012644:	bd70      	pop	{r4, r5, r6, pc}
 8012646:	bf00      	nop
 8012648:	20000018 	.word	0x20000018

0801264c <_sbrk_r>:
 801264c:	b538      	push	{r3, r4, r5, lr}
 801264e:	4c06      	ldr	r4, [pc, #24]	; (8012668 <_sbrk_r+0x1c>)
 8012650:	2300      	movs	r3, #0
 8012652:	4605      	mov	r5, r0
 8012654:	4608      	mov	r0, r1
 8012656:	6023      	str	r3, [r4, #0]
 8012658:	f7fc fe3a 	bl	800f2d0 <_sbrk>
 801265c:	1c43      	adds	r3, r0, #1
 801265e:	d102      	bne.n	8012666 <_sbrk_r+0x1a>
 8012660:	6823      	ldr	r3, [r4, #0]
 8012662:	b103      	cbz	r3, 8012666 <_sbrk_r+0x1a>
 8012664:	602b      	str	r3, [r5, #0]
 8012666:	bd38      	pop	{r3, r4, r5, pc}
 8012668:	2000f024 	.word	0x2000f024

0801266c <quorem>:
 801266c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012670:	6903      	ldr	r3, [r0, #16]
 8012672:	690c      	ldr	r4, [r1, #16]
 8012674:	42a3      	cmp	r3, r4
 8012676:	4680      	mov	r8, r0
 8012678:	f2c0 8082 	blt.w	8012780 <quorem+0x114>
 801267c:	3c01      	subs	r4, #1
 801267e:	f101 0714 	add.w	r7, r1, #20
 8012682:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8012686:	f100 0614 	add.w	r6, r0, #20
 801268a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801268e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8012692:	eb06 030c 	add.w	r3, r6, ip
 8012696:	3501      	adds	r5, #1
 8012698:	eb07 090c 	add.w	r9, r7, ip
 801269c:	9301      	str	r3, [sp, #4]
 801269e:	fbb0 f5f5 	udiv	r5, r0, r5
 80126a2:	b395      	cbz	r5, 801270a <quorem+0x9e>
 80126a4:	f04f 0a00 	mov.w	sl, #0
 80126a8:	4638      	mov	r0, r7
 80126aa:	46b6      	mov	lr, r6
 80126ac:	46d3      	mov	fp, sl
 80126ae:	f850 2b04 	ldr.w	r2, [r0], #4
 80126b2:	b293      	uxth	r3, r2
 80126b4:	fb05 a303 	mla	r3, r5, r3, sl
 80126b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80126bc:	b29b      	uxth	r3, r3
 80126be:	ebab 0303 	sub.w	r3, fp, r3
 80126c2:	0c12      	lsrs	r2, r2, #16
 80126c4:	f8de b000 	ldr.w	fp, [lr]
 80126c8:	fb05 a202 	mla	r2, r5, r2, sl
 80126cc:	fa13 f38b 	uxtah	r3, r3, fp
 80126d0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80126d4:	fa1f fb82 	uxth.w	fp, r2
 80126d8:	f8de 2000 	ldr.w	r2, [lr]
 80126dc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80126e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80126e4:	b29b      	uxth	r3, r3
 80126e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80126ea:	4581      	cmp	r9, r0
 80126ec:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80126f0:	f84e 3b04 	str.w	r3, [lr], #4
 80126f4:	d2db      	bcs.n	80126ae <quorem+0x42>
 80126f6:	f856 300c 	ldr.w	r3, [r6, ip]
 80126fa:	b933      	cbnz	r3, 801270a <quorem+0x9e>
 80126fc:	9b01      	ldr	r3, [sp, #4]
 80126fe:	3b04      	subs	r3, #4
 8012700:	429e      	cmp	r6, r3
 8012702:	461a      	mov	r2, r3
 8012704:	d330      	bcc.n	8012768 <quorem+0xfc>
 8012706:	f8c8 4010 	str.w	r4, [r8, #16]
 801270a:	4640      	mov	r0, r8
 801270c:	f001 f822 	bl	8013754 <__mcmp>
 8012710:	2800      	cmp	r0, #0
 8012712:	db25      	blt.n	8012760 <quorem+0xf4>
 8012714:	3501      	adds	r5, #1
 8012716:	4630      	mov	r0, r6
 8012718:	f04f 0c00 	mov.w	ip, #0
 801271c:	f857 2b04 	ldr.w	r2, [r7], #4
 8012720:	f8d0 e000 	ldr.w	lr, [r0]
 8012724:	b293      	uxth	r3, r2
 8012726:	ebac 0303 	sub.w	r3, ip, r3
 801272a:	0c12      	lsrs	r2, r2, #16
 801272c:	fa13 f38e 	uxtah	r3, r3, lr
 8012730:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012734:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012738:	b29b      	uxth	r3, r3
 801273a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801273e:	45b9      	cmp	r9, r7
 8012740:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012744:	f840 3b04 	str.w	r3, [r0], #4
 8012748:	d2e8      	bcs.n	801271c <quorem+0xb0>
 801274a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801274e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8012752:	b92a      	cbnz	r2, 8012760 <quorem+0xf4>
 8012754:	3b04      	subs	r3, #4
 8012756:	429e      	cmp	r6, r3
 8012758:	461a      	mov	r2, r3
 801275a:	d30b      	bcc.n	8012774 <quorem+0x108>
 801275c:	f8c8 4010 	str.w	r4, [r8, #16]
 8012760:	4628      	mov	r0, r5
 8012762:	b003      	add	sp, #12
 8012764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012768:	6812      	ldr	r2, [r2, #0]
 801276a:	3b04      	subs	r3, #4
 801276c:	2a00      	cmp	r2, #0
 801276e:	d1ca      	bne.n	8012706 <quorem+0x9a>
 8012770:	3c01      	subs	r4, #1
 8012772:	e7c5      	b.n	8012700 <quorem+0x94>
 8012774:	6812      	ldr	r2, [r2, #0]
 8012776:	3b04      	subs	r3, #4
 8012778:	2a00      	cmp	r2, #0
 801277a:	d1ef      	bne.n	801275c <quorem+0xf0>
 801277c:	3c01      	subs	r4, #1
 801277e:	e7ea      	b.n	8012756 <quorem+0xea>
 8012780:	2000      	movs	r0, #0
 8012782:	e7ee      	b.n	8012762 <quorem+0xf6>
 8012784:	0000      	movs	r0, r0
	...

08012788 <_dtoa_r>:
 8012788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801278c:	ec57 6b10 	vmov	r6, r7, d0
 8012790:	b097      	sub	sp, #92	; 0x5c
 8012792:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012794:	9106      	str	r1, [sp, #24]
 8012796:	4604      	mov	r4, r0
 8012798:	920b      	str	r2, [sp, #44]	; 0x2c
 801279a:	9312      	str	r3, [sp, #72]	; 0x48
 801279c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80127a0:	e9cd 6700 	strd	r6, r7, [sp]
 80127a4:	b93d      	cbnz	r5, 80127b6 <_dtoa_r+0x2e>
 80127a6:	2010      	movs	r0, #16
 80127a8:	f000 fdb4 	bl	8013314 <malloc>
 80127ac:	6260      	str	r0, [r4, #36]	; 0x24
 80127ae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80127b2:	6005      	str	r5, [r0, #0]
 80127b4:	60c5      	str	r5, [r0, #12]
 80127b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80127b8:	6819      	ldr	r1, [r3, #0]
 80127ba:	b151      	cbz	r1, 80127d2 <_dtoa_r+0x4a>
 80127bc:	685a      	ldr	r2, [r3, #4]
 80127be:	604a      	str	r2, [r1, #4]
 80127c0:	2301      	movs	r3, #1
 80127c2:	4093      	lsls	r3, r2
 80127c4:	608b      	str	r3, [r1, #8]
 80127c6:	4620      	mov	r0, r4
 80127c8:	f000 fde2 	bl	8013390 <_Bfree>
 80127cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80127ce:	2200      	movs	r2, #0
 80127d0:	601a      	str	r2, [r3, #0]
 80127d2:	1e3b      	subs	r3, r7, #0
 80127d4:	bfbb      	ittet	lt
 80127d6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80127da:	9301      	strlt	r3, [sp, #4]
 80127dc:	2300      	movge	r3, #0
 80127de:	2201      	movlt	r2, #1
 80127e0:	bfac      	ite	ge
 80127e2:	f8c8 3000 	strge.w	r3, [r8]
 80127e6:	f8c8 2000 	strlt.w	r2, [r8]
 80127ea:	4baf      	ldr	r3, [pc, #700]	; (8012aa8 <_dtoa_r+0x320>)
 80127ec:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80127f0:	ea33 0308 	bics.w	r3, r3, r8
 80127f4:	d114      	bne.n	8012820 <_dtoa_r+0x98>
 80127f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80127f8:	f242 730f 	movw	r3, #9999	; 0x270f
 80127fc:	6013      	str	r3, [r2, #0]
 80127fe:	9b00      	ldr	r3, [sp, #0]
 8012800:	b923      	cbnz	r3, 801280c <_dtoa_r+0x84>
 8012802:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8012806:	2800      	cmp	r0, #0
 8012808:	f000 8542 	beq.w	8013290 <_dtoa_r+0xb08>
 801280c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801280e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8012abc <_dtoa_r+0x334>
 8012812:	2b00      	cmp	r3, #0
 8012814:	f000 8544 	beq.w	80132a0 <_dtoa_r+0xb18>
 8012818:	f10b 0303 	add.w	r3, fp, #3
 801281c:	f000 bd3e 	b.w	801329c <_dtoa_r+0xb14>
 8012820:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012824:	2200      	movs	r2, #0
 8012826:	2300      	movs	r3, #0
 8012828:	4630      	mov	r0, r6
 801282a:	4639      	mov	r1, r7
 801282c:	f7ee f904 	bl	8000a38 <__aeabi_dcmpeq>
 8012830:	4681      	mov	r9, r0
 8012832:	b168      	cbz	r0, 8012850 <_dtoa_r+0xc8>
 8012834:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012836:	2301      	movs	r3, #1
 8012838:	6013      	str	r3, [r2, #0]
 801283a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801283c:	2b00      	cmp	r3, #0
 801283e:	f000 8524 	beq.w	801328a <_dtoa_r+0xb02>
 8012842:	4b9a      	ldr	r3, [pc, #616]	; (8012aac <_dtoa_r+0x324>)
 8012844:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012846:	f103 3bff 	add.w	fp, r3, #4294967295
 801284a:	6013      	str	r3, [r2, #0]
 801284c:	f000 bd28 	b.w	80132a0 <_dtoa_r+0xb18>
 8012850:	aa14      	add	r2, sp, #80	; 0x50
 8012852:	a915      	add	r1, sp, #84	; 0x54
 8012854:	ec47 6b10 	vmov	d0, r6, r7
 8012858:	4620      	mov	r0, r4
 801285a:	f000 fff2 	bl	8013842 <__d2b>
 801285e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8012862:	9004      	str	r0, [sp, #16]
 8012864:	2d00      	cmp	r5, #0
 8012866:	d07c      	beq.n	8012962 <_dtoa_r+0x1da>
 8012868:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801286c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8012870:	46b2      	mov	sl, r6
 8012872:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8012876:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801287a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801287e:	2200      	movs	r2, #0
 8012880:	4b8b      	ldr	r3, [pc, #556]	; (8012ab0 <_dtoa_r+0x328>)
 8012882:	4650      	mov	r0, sl
 8012884:	4659      	mov	r1, fp
 8012886:	f7ed fcb7 	bl	80001f8 <__aeabi_dsub>
 801288a:	a381      	add	r3, pc, #516	; (adr r3, 8012a90 <_dtoa_r+0x308>)
 801288c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012890:	f7ed fe6a 	bl	8000568 <__aeabi_dmul>
 8012894:	a380      	add	r3, pc, #512	; (adr r3, 8012a98 <_dtoa_r+0x310>)
 8012896:	e9d3 2300 	ldrd	r2, r3, [r3]
 801289a:	f7ed fcaf 	bl	80001fc <__adddf3>
 801289e:	4606      	mov	r6, r0
 80128a0:	4628      	mov	r0, r5
 80128a2:	460f      	mov	r7, r1
 80128a4:	f7ed fdf6 	bl	8000494 <__aeabi_i2d>
 80128a8:	a37d      	add	r3, pc, #500	; (adr r3, 8012aa0 <_dtoa_r+0x318>)
 80128aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ae:	f7ed fe5b 	bl	8000568 <__aeabi_dmul>
 80128b2:	4602      	mov	r2, r0
 80128b4:	460b      	mov	r3, r1
 80128b6:	4630      	mov	r0, r6
 80128b8:	4639      	mov	r1, r7
 80128ba:	f7ed fc9f 	bl	80001fc <__adddf3>
 80128be:	4606      	mov	r6, r0
 80128c0:	460f      	mov	r7, r1
 80128c2:	f7ee f901 	bl	8000ac8 <__aeabi_d2iz>
 80128c6:	2200      	movs	r2, #0
 80128c8:	4682      	mov	sl, r0
 80128ca:	2300      	movs	r3, #0
 80128cc:	4630      	mov	r0, r6
 80128ce:	4639      	mov	r1, r7
 80128d0:	f7ee f8bc 	bl	8000a4c <__aeabi_dcmplt>
 80128d4:	b148      	cbz	r0, 80128ea <_dtoa_r+0x162>
 80128d6:	4650      	mov	r0, sl
 80128d8:	f7ed fddc 	bl	8000494 <__aeabi_i2d>
 80128dc:	4632      	mov	r2, r6
 80128de:	463b      	mov	r3, r7
 80128e0:	f7ee f8aa 	bl	8000a38 <__aeabi_dcmpeq>
 80128e4:	b908      	cbnz	r0, 80128ea <_dtoa_r+0x162>
 80128e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80128ea:	f1ba 0f16 	cmp.w	sl, #22
 80128ee:	d859      	bhi.n	80129a4 <_dtoa_r+0x21c>
 80128f0:	4970      	ldr	r1, [pc, #448]	; (8012ab4 <_dtoa_r+0x32c>)
 80128f2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80128f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80128fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80128fe:	f7ee f8c3 	bl	8000a88 <__aeabi_dcmpgt>
 8012902:	2800      	cmp	r0, #0
 8012904:	d050      	beq.n	80129a8 <_dtoa_r+0x220>
 8012906:	f10a 3aff 	add.w	sl, sl, #4294967295
 801290a:	2300      	movs	r3, #0
 801290c:	930f      	str	r3, [sp, #60]	; 0x3c
 801290e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012910:	1b5d      	subs	r5, r3, r5
 8012912:	f1b5 0801 	subs.w	r8, r5, #1
 8012916:	bf49      	itett	mi
 8012918:	f1c5 0301 	rsbmi	r3, r5, #1
 801291c:	2300      	movpl	r3, #0
 801291e:	9305      	strmi	r3, [sp, #20]
 8012920:	f04f 0800 	movmi.w	r8, #0
 8012924:	bf58      	it	pl
 8012926:	9305      	strpl	r3, [sp, #20]
 8012928:	f1ba 0f00 	cmp.w	sl, #0
 801292c:	db3e      	blt.n	80129ac <_dtoa_r+0x224>
 801292e:	2300      	movs	r3, #0
 8012930:	44d0      	add	r8, sl
 8012932:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8012936:	9307      	str	r3, [sp, #28]
 8012938:	9b06      	ldr	r3, [sp, #24]
 801293a:	2b09      	cmp	r3, #9
 801293c:	f200 8090 	bhi.w	8012a60 <_dtoa_r+0x2d8>
 8012940:	2b05      	cmp	r3, #5
 8012942:	bfc4      	itt	gt
 8012944:	3b04      	subgt	r3, #4
 8012946:	9306      	strgt	r3, [sp, #24]
 8012948:	9b06      	ldr	r3, [sp, #24]
 801294a:	f1a3 0302 	sub.w	r3, r3, #2
 801294e:	bfcc      	ite	gt
 8012950:	2500      	movgt	r5, #0
 8012952:	2501      	movle	r5, #1
 8012954:	2b03      	cmp	r3, #3
 8012956:	f200 808f 	bhi.w	8012a78 <_dtoa_r+0x2f0>
 801295a:	e8df f003 	tbb	[pc, r3]
 801295e:	7f7d      	.short	0x7f7d
 8012960:	7131      	.short	0x7131
 8012962:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8012966:	441d      	add	r5, r3
 8012968:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801296c:	2820      	cmp	r0, #32
 801296e:	dd13      	ble.n	8012998 <_dtoa_r+0x210>
 8012970:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8012974:	9b00      	ldr	r3, [sp, #0]
 8012976:	fa08 f800 	lsl.w	r8, r8, r0
 801297a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801297e:	fa23 f000 	lsr.w	r0, r3, r0
 8012982:	ea48 0000 	orr.w	r0, r8, r0
 8012986:	f7ed fd75 	bl	8000474 <__aeabi_ui2d>
 801298a:	2301      	movs	r3, #1
 801298c:	4682      	mov	sl, r0
 801298e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8012992:	3d01      	subs	r5, #1
 8012994:	9313      	str	r3, [sp, #76]	; 0x4c
 8012996:	e772      	b.n	801287e <_dtoa_r+0xf6>
 8012998:	9b00      	ldr	r3, [sp, #0]
 801299a:	f1c0 0020 	rsb	r0, r0, #32
 801299e:	fa03 f000 	lsl.w	r0, r3, r0
 80129a2:	e7f0      	b.n	8012986 <_dtoa_r+0x1fe>
 80129a4:	2301      	movs	r3, #1
 80129a6:	e7b1      	b.n	801290c <_dtoa_r+0x184>
 80129a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80129aa:	e7b0      	b.n	801290e <_dtoa_r+0x186>
 80129ac:	9b05      	ldr	r3, [sp, #20]
 80129ae:	eba3 030a 	sub.w	r3, r3, sl
 80129b2:	9305      	str	r3, [sp, #20]
 80129b4:	f1ca 0300 	rsb	r3, sl, #0
 80129b8:	9307      	str	r3, [sp, #28]
 80129ba:	2300      	movs	r3, #0
 80129bc:	930e      	str	r3, [sp, #56]	; 0x38
 80129be:	e7bb      	b.n	8012938 <_dtoa_r+0x1b0>
 80129c0:	2301      	movs	r3, #1
 80129c2:	930a      	str	r3, [sp, #40]	; 0x28
 80129c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	dd59      	ble.n	8012a7e <_dtoa_r+0x2f6>
 80129ca:	9302      	str	r3, [sp, #8]
 80129cc:	4699      	mov	r9, r3
 80129ce:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80129d0:	2200      	movs	r2, #0
 80129d2:	6072      	str	r2, [r6, #4]
 80129d4:	2204      	movs	r2, #4
 80129d6:	f102 0014 	add.w	r0, r2, #20
 80129da:	4298      	cmp	r0, r3
 80129dc:	6871      	ldr	r1, [r6, #4]
 80129de:	d953      	bls.n	8012a88 <_dtoa_r+0x300>
 80129e0:	4620      	mov	r0, r4
 80129e2:	f000 fca1 	bl	8013328 <_Balloc>
 80129e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80129e8:	6030      	str	r0, [r6, #0]
 80129ea:	f1b9 0f0e 	cmp.w	r9, #14
 80129ee:	f8d3 b000 	ldr.w	fp, [r3]
 80129f2:	f200 80e6 	bhi.w	8012bc2 <_dtoa_r+0x43a>
 80129f6:	2d00      	cmp	r5, #0
 80129f8:	f000 80e3 	beq.w	8012bc2 <_dtoa_r+0x43a>
 80129fc:	ed9d 7b00 	vldr	d7, [sp]
 8012a00:	f1ba 0f00 	cmp.w	sl, #0
 8012a04:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8012a08:	dd74      	ble.n	8012af4 <_dtoa_r+0x36c>
 8012a0a:	4a2a      	ldr	r2, [pc, #168]	; (8012ab4 <_dtoa_r+0x32c>)
 8012a0c:	f00a 030f 	and.w	r3, sl, #15
 8012a10:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012a14:	ed93 7b00 	vldr	d7, [r3]
 8012a18:	ea4f 162a 	mov.w	r6, sl, asr #4
 8012a1c:	06f0      	lsls	r0, r6, #27
 8012a1e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8012a22:	d565      	bpl.n	8012af0 <_dtoa_r+0x368>
 8012a24:	4b24      	ldr	r3, [pc, #144]	; (8012ab8 <_dtoa_r+0x330>)
 8012a26:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012a2a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012a2e:	f7ed fec5 	bl	80007bc <__aeabi_ddiv>
 8012a32:	e9cd 0100 	strd	r0, r1, [sp]
 8012a36:	f006 060f 	and.w	r6, r6, #15
 8012a3a:	2503      	movs	r5, #3
 8012a3c:	4f1e      	ldr	r7, [pc, #120]	; (8012ab8 <_dtoa_r+0x330>)
 8012a3e:	e04c      	b.n	8012ada <_dtoa_r+0x352>
 8012a40:	2301      	movs	r3, #1
 8012a42:	930a      	str	r3, [sp, #40]	; 0x28
 8012a44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012a46:	4453      	add	r3, sl
 8012a48:	f103 0901 	add.w	r9, r3, #1
 8012a4c:	9302      	str	r3, [sp, #8]
 8012a4e:	464b      	mov	r3, r9
 8012a50:	2b01      	cmp	r3, #1
 8012a52:	bfb8      	it	lt
 8012a54:	2301      	movlt	r3, #1
 8012a56:	e7ba      	b.n	80129ce <_dtoa_r+0x246>
 8012a58:	2300      	movs	r3, #0
 8012a5a:	e7b2      	b.n	80129c2 <_dtoa_r+0x23a>
 8012a5c:	2300      	movs	r3, #0
 8012a5e:	e7f0      	b.n	8012a42 <_dtoa_r+0x2ba>
 8012a60:	2501      	movs	r5, #1
 8012a62:	2300      	movs	r3, #0
 8012a64:	9306      	str	r3, [sp, #24]
 8012a66:	950a      	str	r5, [sp, #40]	; 0x28
 8012a68:	f04f 33ff 	mov.w	r3, #4294967295
 8012a6c:	9302      	str	r3, [sp, #8]
 8012a6e:	4699      	mov	r9, r3
 8012a70:	2200      	movs	r2, #0
 8012a72:	2312      	movs	r3, #18
 8012a74:	920b      	str	r2, [sp, #44]	; 0x2c
 8012a76:	e7aa      	b.n	80129ce <_dtoa_r+0x246>
 8012a78:	2301      	movs	r3, #1
 8012a7a:	930a      	str	r3, [sp, #40]	; 0x28
 8012a7c:	e7f4      	b.n	8012a68 <_dtoa_r+0x2e0>
 8012a7e:	2301      	movs	r3, #1
 8012a80:	9302      	str	r3, [sp, #8]
 8012a82:	4699      	mov	r9, r3
 8012a84:	461a      	mov	r2, r3
 8012a86:	e7f5      	b.n	8012a74 <_dtoa_r+0x2ec>
 8012a88:	3101      	adds	r1, #1
 8012a8a:	6071      	str	r1, [r6, #4]
 8012a8c:	0052      	lsls	r2, r2, #1
 8012a8e:	e7a2      	b.n	80129d6 <_dtoa_r+0x24e>
 8012a90:	636f4361 	.word	0x636f4361
 8012a94:	3fd287a7 	.word	0x3fd287a7
 8012a98:	8b60c8b3 	.word	0x8b60c8b3
 8012a9c:	3fc68a28 	.word	0x3fc68a28
 8012aa0:	509f79fb 	.word	0x509f79fb
 8012aa4:	3fd34413 	.word	0x3fd34413
 8012aa8:	7ff00000 	.word	0x7ff00000
 8012aac:	08015439 	.word	0x08015439
 8012ab0:	3ff80000 	.word	0x3ff80000
 8012ab4:	08015470 	.word	0x08015470
 8012ab8:	08015448 	.word	0x08015448
 8012abc:	08015443 	.word	0x08015443
 8012ac0:	07f1      	lsls	r1, r6, #31
 8012ac2:	d508      	bpl.n	8012ad6 <_dtoa_r+0x34e>
 8012ac4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012ac8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012acc:	f7ed fd4c 	bl	8000568 <__aeabi_dmul>
 8012ad0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012ad4:	3501      	adds	r5, #1
 8012ad6:	1076      	asrs	r6, r6, #1
 8012ad8:	3708      	adds	r7, #8
 8012ada:	2e00      	cmp	r6, #0
 8012adc:	d1f0      	bne.n	8012ac0 <_dtoa_r+0x338>
 8012ade:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012ae2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012ae6:	f7ed fe69 	bl	80007bc <__aeabi_ddiv>
 8012aea:	e9cd 0100 	strd	r0, r1, [sp]
 8012aee:	e01a      	b.n	8012b26 <_dtoa_r+0x39e>
 8012af0:	2502      	movs	r5, #2
 8012af2:	e7a3      	b.n	8012a3c <_dtoa_r+0x2b4>
 8012af4:	f000 80a0 	beq.w	8012c38 <_dtoa_r+0x4b0>
 8012af8:	f1ca 0600 	rsb	r6, sl, #0
 8012afc:	4b9f      	ldr	r3, [pc, #636]	; (8012d7c <_dtoa_r+0x5f4>)
 8012afe:	4fa0      	ldr	r7, [pc, #640]	; (8012d80 <_dtoa_r+0x5f8>)
 8012b00:	f006 020f 	and.w	r2, r6, #15
 8012b04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012b10:	f7ed fd2a 	bl	8000568 <__aeabi_dmul>
 8012b14:	e9cd 0100 	strd	r0, r1, [sp]
 8012b18:	1136      	asrs	r6, r6, #4
 8012b1a:	2300      	movs	r3, #0
 8012b1c:	2502      	movs	r5, #2
 8012b1e:	2e00      	cmp	r6, #0
 8012b20:	d17f      	bne.n	8012c22 <_dtoa_r+0x49a>
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d1e1      	bne.n	8012aea <_dtoa_r+0x362>
 8012b26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	f000 8087 	beq.w	8012c3c <_dtoa_r+0x4b4>
 8012b2e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012b32:	2200      	movs	r2, #0
 8012b34:	4b93      	ldr	r3, [pc, #588]	; (8012d84 <_dtoa_r+0x5fc>)
 8012b36:	4630      	mov	r0, r6
 8012b38:	4639      	mov	r1, r7
 8012b3a:	f7ed ff87 	bl	8000a4c <__aeabi_dcmplt>
 8012b3e:	2800      	cmp	r0, #0
 8012b40:	d07c      	beq.n	8012c3c <_dtoa_r+0x4b4>
 8012b42:	f1b9 0f00 	cmp.w	r9, #0
 8012b46:	d079      	beq.n	8012c3c <_dtoa_r+0x4b4>
 8012b48:	9b02      	ldr	r3, [sp, #8]
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	dd35      	ble.n	8012bba <_dtoa_r+0x432>
 8012b4e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8012b52:	9308      	str	r3, [sp, #32]
 8012b54:	4639      	mov	r1, r7
 8012b56:	2200      	movs	r2, #0
 8012b58:	4b8b      	ldr	r3, [pc, #556]	; (8012d88 <_dtoa_r+0x600>)
 8012b5a:	4630      	mov	r0, r6
 8012b5c:	f7ed fd04 	bl	8000568 <__aeabi_dmul>
 8012b60:	e9cd 0100 	strd	r0, r1, [sp]
 8012b64:	9f02      	ldr	r7, [sp, #8]
 8012b66:	3501      	adds	r5, #1
 8012b68:	4628      	mov	r0, r5
 8012b6a:	f7ed fc93 	bl	8000494 <__aeabi_i2d>
 8012b6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012b72:	f7ed fcf9 	bl	8000568 <__aeabi_dmul>
 8012b76:	2200      	movs	r2, #0
 8012b78:	4b84      	ldr	r3, [pc, #528]	; (8012d8c <_dtoa_r+0x604>)
 8012b7a:	f7ed fb3f 	bl	80001fc <__adddf3>
 8012b7e:	4605      	mov	r5, r0
 8012b80:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8012b84:	2f00      	cmp	r7, #0
 8012b86:	d15d      	bne.n	8012c44 <_dtoa_r+0x4bc>
 8012b88:	2200      	movs	r2, #0
 8012b8a:	4b81      	ldr	r3, [pc, #516]	; (8012d90 <_dtoa_r+0x608>)
 8012b8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012b90:	f7ed fb32 	bl	80001f8 <__aeabi_dsub>
 8012b94:	462a      	mov	r2, r5
 8012b96:	4633      	mov	r3, r6
 8012b98:	e9cd 0100 	strd	r0, r1, [sp]
 8012b9c:	f7ed ff74 	bl	8000a88 <__aeabi_dcmpgt>
 8012ba0:	2800      	cmp	r0, #0
 8012ba2:	f040 8288 	bne.w	80130b6 <_dtoa_r+0x92e>
 8012ba6:	462a      	mov	r2, r5
 8012ba8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012bac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012bb0:	f7ed ff4c 	bl	8000a4c <__aeabi_dcmplt>
 8012bb4:	2800      	cmp	r0, #0
 8012bb6:	f040 827c 	bne.w	80130b2 <_dtoa_r+0x92a>
 8012bba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012bbe:	e9cd 2300 	strd	r2, r3, [sp]
 8012bc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	f2c0 8150 	blt.w	8012e6a <_dtoa_r+0x6e2>
 8012bca:	f1ba 0f0e 	cmp.w	sl, #14
 8012bce:	f300 814c 	bgt.w	8012e6a <_dtoa_r+0x6e2>
 8012bd2:	4b6a      	ldr	r3, [pc, #424]	; (8012d7c <_dtoa_r+0x5f4>)
 8012bd4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012bd8:	ed93 7b00 	vldr	d7, [r3]
 8012bdc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012be4:	f280 80d8 	bge.w	8012d98 <_dtoa_r+0x610>
 8012be8:	f1b9 0f00 	cmp.w	r9, #0
 8012bec:	f300 80d4 	bgt.w	8012d98 <_dtoa_r+0x610>
 8012bf0:	f040 825e 	bne.w	80130b0 <_dtoa_r+0x928>
 8012bf4:	2200      	movs	r2, #0
 8012bf6:	4b66      	ldr	r3, [pc, #408]	; (8012d90 <_dtoa_r+0x608>)
 8012bf8:	ec51 0b17 	vmov	r0, r1, d7
 8012bfc:	f7ed fcb4 	bl	8000568 <__aeabi_dmul>
 8012c00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012c04:	f7ed ff36 	bl	8000a74 <__aeabi_dcmpge>
 8012c08:	464f      	mov	r7, r9
 8012c0a:	464e      	mov	r6, r9
 8012c0c:	2800      	cmp	r0, #0
 8012c0e:	f040 8234 	bne.w	801307a <_dtoa_r+0x8f2>
 8012c12:	2331      	movs	r3, #49	; 0x31
 8012c14:	f10b 0501 	add.w	r5, fp, #1
 8012c18:	f88b 3000 	strb.w	r3, [fp]
 8012c1c:	f10a 0a01 	add.w	sl, sl, #1
 8012c20:	e22f      	b.n	8013082 <_dtoa_r+0x8fa>
 8012c22:	07f2      	lsls	r2, r6, #31
 8012c24:	d505      	bpl.n	8012c32 <_dtoa_r+0x4aa>
 8012c26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012c2a:	f7ed fc9d 	bl	8000568 <__aeabi_dmul>
 8012c2e:	3501      	adds	r5, #1
 8012c30:	2301      	movs	r3, #1
 8012c32:	1076      	asrs	r6, r6, #1
 8012c34:	3708      	adds	r7, #8
 8012c36:	e772      	b.n	8012b1e <_dtoa_r+0x396>
 8012c38:	2502      	movs	r5, #2
 8012c3a:	e774      	b.n	8012b26 <_dtoa_r+0x39e>
 8012c3c:	f8cd a020 	str.w	sl, [sp, #32]
 8012c40:	464f      	mov	r7, r9
 8012c42:	e791      	b.n	8012b68 <_dtoa_r+0x3e0>
 8012c44:	4b4d      	ldr	r3, [pc, #308]	; (8012d7c <_dtoa_r+0x5f4>)
 8012c46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012c4a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8012c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c50:	2b00      	cmp	r3, #0
 8012c52:	d047      	beq.n	8012ce4 <_dtoa_r+0x55c>
 8012c54:	4602      	mov	r2, r0
 8012c56:	460b      	mov	r3, r1
 8012c58:	2000      	movs	r0, #0
 8012c5a:	494e      	ldr	r1, [pc, #312]	; (8012d94 <_dtoa_r+0x60c>)
 8012c5c:	f7ed fdae 	bl	80007bc <__aeabi_ddiv>
 8012c60:	462a      	mov	r2, r5
 8012c62:	4633      	mov	r3, r6
 8012c64:	f7ed fac8 	bl	80001f8 <__aeabi_dsub>
 8012c68:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012c6c:	465d      	mov	r5, fp
 8012c6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c72:	f7ed ff29 	bl	8000ac8 <__aeabi_d2iz>
 8012c76:	4606      	mov	r6, r0
 8012c78:	f7ed fc0c 	bl	8000494 <__aeabi_i2d>
 8012c7c:	4602      	mov	r2, r0
 8012c7e:	460b      	mov	r3, r1
 8012c80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c84:	f7ed fab8 	bl	80001f8 <__aeabi_dsub>
 8012c88:	3630      	adds	r6, #48	; 0x30
 8012c8a:	f805 6b01 	strb.w	r6, [r5], #1
 8012c8e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012c92:	e9cd 0100 	strd	r0, r1, [sp]
 8012c96:	f7ed fed9 	bl	8000a4c <__aeabi_dcmplt>
 8012c9a:	2800      	cmp	r0, #0
 8012c9c:	d163      	bne.n	8012d66 <_dtoa_r+0x5de>
 8012c9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012ca2:	2000      	movs	r0, #0
 8012ca4:	4937      	ldr	r1, [pc, #220]	; (8012d84 <_dtoa_r+0x5fc>)
 8012ca6:	f7ed faa7 	bl	80001f8 <__aeabi_dsub>
 8012caa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012cae:	f7ed fecd 	bl	8000a4c <__aeabi_dcmplt>
 8012cb2:	2800      	cmp	r0, #0
 8012cb4:	f040 80b7 	bne.w	8012e26 <_dtoa_r+0x69e>
 8012cb8:	eba5 030b 	sub.w	r3, r5, fp
 8012cbc:	429f      	cmp	r7, r3
 8012cbe:	f77f af7c 	ble.w	8012bba <_dtoa_r+0x432>
 8012cc2:	2200      	movs	r2, #0
 8012cc4:	4b30      	ldr	r3, [pc, #192]	; (8012d88 <_dtoa_r+0x600>)
 8012cc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012cca:	f7ed fc4d 	bl	8000568 <__aeabi_dmul>
 8012cce:	2200      	movs	r2, #0
 8012cd0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012cd4:	4b2c      	ldr	r3, [pc, #176]	; (8012d88 <_dtoa_r+0x600>)
 8012cd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012cda:	f7ed fc45 	bl	8000568 <__aeabi_dmul>
 8012cde:	e9cd 0100 	strd	r0, r1, [sp]
 8012ce2:	e7c4      	b.n	8012c6e <_dtoa_r+0x4e6>
 8012ce4:	462a      	mov	r2, r5
 8012ce6:	4633      	mov	r3, r6
 8012ce8:	f7ed fc3e 	bl	8000568 <__aeabi_dmul>
 8012cec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012cf0:	eb0b 0507 	add.w	r5, fp, r7
 8012cf4:	465e      	mov	r6, fp
 8012cf6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012cfa:	f7ed fee5 	bl	8000ac8 <__aeabi_d2iz>
 8012cfe:	4607      	mov	r7, r0
 8012d00:	f7ed fbc8 	bl	8000494 <__aeabi_i2d>
 8012d04:	3730      	adds	r7, #48	; 0x30
 8012d06:	4602      	mov	r2, r0
 8012d08:	460b      	mov	r3, r1
 8012d0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012d0e:	f7ed fa73 	bl	80001f8 <__aeabi_dsub>
 8012d12:	f806 7b01 	strb.w	r7, [r6], #1
 8012d16:	42ae      	cmp	r6, r5
 8012d18:	e9cd 0100 	strd	r0, r1, [sp]
 8012d1c:	f04f 0200 	mov.w	r2, #0
 8012d20:	d126      	bne.n	8012d70 <_dtoa_r+0x5e8>
 8012d22:	4b1c      	ldr	r3, [pc, #112]	; (8012d94 <_dtoa_r+0x60c>)
 8012d24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012d28:	f7ed fa68 	bl	80001fc <__adddf3>
 8012d2c:	4602      	mov	r2, r0
 8012d2e:	460b      	mov	r3, r1
 8012d30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012d34:	f7ed fea8 	bl	8000a88 <__aeabi_dcmpgt>
 8012d38:	2800      	cmp	r0, #0
 8012d3a:	d174      	bne.n	8012e26 <_dtoa_r+0x69e>
 8012d3c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012d40:	2000      	movs	r0, #0
 8012d42:	4914      	ldr	r1, [pc, #80]	; (8012d94 <_dtoa_r+0x60c>)
 8012d44:	f7ed fa58 	bl	80001f8 <__aeabi_dsub>
 8012d48:	4602      	mov	r2, r0
 8012d4a:	460b      	mov	r3, r1
 8012d4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012d50:	f7ed fe7c 	bl	8000a4c <__aeabi_dcmplt>
 8012d54:	2800      	cmp	r0, #0
 8012d56:	f43f af30 	beq.w	8012bba <_dtoa_r+0x432>
 8012d5a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012d5e:	2b30      	cmp	r3, #48	; 0x30
 8012d60:	f105 32ff 	add.w	r2, r5, #4294967295
 8012d64:	d002      	beq.n	8012d6c <_dtoa_r+0x5e4>
 8012d66:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012d6a:	e04a      	b.n	8012e02 <_dtoa_r+0x67a>
 8012d6c:	4615      	mov	r5, r2
 8012d6e:	e7f4      	b.n	8012d5a <_dtoa_r+0x5d2>
 8012d70:	4b05      	ldr	r3, [pc, #20]	; (8012d88 <_dtoa_r+0x600>)
 8012d72:	f7ed fbf9 	bl	8000568 <__aeabi_dmul>
 8012d76:	e9cd 0100 	strd	r0, r1, [sp]
 8012d7a:	e7bc      	b.n	8012cf6 <_dtoa_r+0x56e>
 8012d7c:	08015470 	.word	0x08015470
 8012d80:	08015448 	.word	0x08015448
 8012d84:	3ff00000 	.word	0x3ff00000
 8012d88:	40240000 	.word	0x40240000
 8012d8c:	401c0000 	.word	0x401c0000
 8012d90:	40140000 	.word	0x40140000
 8012d94:	3fe00000 	.word	0x3fe00000
 8012d98:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012d9c:	465d      	mov	r5, fp
 8012d9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012da2:	4630      	mov	r0, r6
 8012da4:	4639      	mov	r1, r7
 8012da6:	f7ed fd09 	bl	80007bc <__aeabi_ddiv>
 8012daa:	f7ed fe8d 	bl	8000ac8 <__aeabi_d2iz>
 8012dae:	4680      	mov	r8, r0
 8012db0:	f7ed fb70 	bl	8000494 <__aeabi_i2d>
 8012db4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012db8:	f7ed fbd6 	bl	8000568 <__aeabi_dmul>
 8012dbc:	4602      	mov	r2, r0
 8012dbe:	460b      	mov	r3, r1
 8012dc0:	4630      	mov	r0, r6
 8012dc2:	4639      	mov	r1, r7
 8012dc4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8012dc8:	f7ed fa16 	bl	80001f8 <__aeabi_dsub>
 8012dcc:	f805 6b01 	strb.w	r6, [r5], #1
 8012dd0:	eba5 060b 	sub.w	r6, r5, fp
 8012dd4:	45b1      	cmp	r9, r6
 8012dd6:	4602      	mov	r2, r0
 8012dd8:	460b      	mov	r3, r1
 8012dda:	d139      	bne.n	8012e50 <_dtoa_r+0x6c8>
 8012ddc:	f7ed fa0e 	bl	80001fc <__adddf3>
 8012de0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012de4:	4606      	mov	r6, r0
 8012de6:	460f      	mov	r7, r1
 8012de8:	f7ed fe4e 	bl	8000a88 <__aeabi_dcmpgt>
 8012dec:	b9c8      	cbnz	r0, 8012e22 <_dtoa_r+0x69a>
 8012dee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012df2:	4630      	mov	r0, r6
 8012df4:	4639      	mov	r1, r7
 8012df6:	f7ed fe1f 	bl	8000a38 <__aeabi_dcmpeq>
 8012dfa:	b110      	cbz	r0, 8012e02 <_dtoa_r+0x67a>
 8012dfc:	f018 0f01 	tst.w	r8, #1
 8012e00:	d10f      	bne.n	8012e22 <_dtoa_r+0x69a>
 8012e02:	9904      	ldr	r1, [sp, #16]
 8012e04:	4620      	mov	r0, r4
 8012e06:	f000 fac3 	bl	8013390 <_Bfree>
 8012e0a:	2300      	movs	r3, #0
 8012e0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012e0e:	702b      	strb	r3, [r5, #0]
 8012e10:	f10a 0301 	add.w	r3, sl, #1
 8012e14:	6013      	str	r3, [r2, #0]
 8012e16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	f000 8241 	beq.w	80132a0 <_dtoa_r+0xb18>
 8012e1e:	601d      	str	r5, [r3, #0]
 8012e20:	e23e      	b.n	80132a0 <_dtoa_r+0xb18>
 8012e22:	f8cd a020 	str.w	sl, [sp, #32]
 8012e26:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012e2a:	2a39      	cmp	r2, #57	; 0x39
 8012e2c:	f105 33ff 	add.w	r3, r5, #4294967295
 8012e30:	d108      	bne.n	8012e44 <_dtoa_r+0x6bc>
 8012e32:	459b      	cmp	fp, r3
 8012e34:	d10a      	bne.n	8012e4c <_dtoa_r+0x6c4>
 8012e36:	9b08      	ldr	r3, [sp, #32]
 8012e38:	3301      	adds	r3, #1
 8012e3a:	9308      	str	r3, [sp, #32]
 8012e3c:	2330      	movs	r3, #48	; 0x30
 8012e3e:	f88b 3000 	strb.w	r3, [fp]
 8012e42:	465b      	mov	r3, fp
 8012e44:	781a      	ldrb	r2, [r3, #0]
 8012e46:	3201      	adds	r2, #1
 8012e48:	701a      	strb	r2, [r3, #0]
 8012e4a:	e78c      	b.n	8012d66 <_dtoa_r+0x5de>
 8012e4c:	461d      	mov	r5, r3
 8012e4e:	e7ea      	b.n	8012e26 <_dtoa_r+0x69e>
 8012e50:	2200      	movs	r2, #0
 8012e52:	4b9b      	ldr	r3, [pc, #620]	; (80130c0 <_dtoa_r+0x938>)
 8012e54:	f7ed fb88 	bl	8000568 <__aeabi_dmul>
 8012e58:	2200      	movs	r2, #0
 8012e5a:	2300      	movs	r3, #0
 8012e5c:	4606      	mov	r6, r0
 8012e5e:	460f      	mov	r7, r1
 8012e60:	f7ed fdea 	bl	8000a38 <__aeabi_dcmpeq>
 8012e64:	2800      	cmp	r0, #0
 8012e66:	d09a      	beq.n	8012d9e <_dtoa_r+0x616>
 8012e68:	e7cb      	b.n	8012e02 <_dtoa_r+0x67a>
 8012e6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012e6c:	2a00      	cmp	r2, #0
 8012e6e:	f000 808b 	beq.w	8012f88 <_dtoa_r+0x800>
 8012e72:	9a06      	ldr	r2, [sp, #24]
 8012e74:	2a01      	cmp	r2, #1
 8012e76:	dc6e      	bgt.n	8012f56 <_dtoa_r+0x7ce>
 8012e78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012e7a:	2a00      	cmp	r2, #0
 8012e7c:	d067      	beq.n	8012f4e <_dtoa_r+0x7c6>
 8012e7e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012e82:	9f07      	ldr	r7, [sp, #28]
 8012e84:	9d05      	ldr	r5, [sp, #20]
 8012e86:	9a05      	ldr	r2, [sp, #20]
 8012e88:	2101      	movs	r1, #1
 8012e8a:	441a      	add	r2, r3
 8012e8c:	4620      	mov	r0, r4
 8012e8e:	9205      	str	r2, [sp, #20]
 8012e90:	4498      	add	r8, r3
 8012e92:	f000 fb1d 	bl	80134d0 <__i2b>
 8012e96:	4606      	mov	r6, r0
 8012e98:	2d00      	cmp	r5, #0
 8012e9a:	dd0c      	ble.n	8012eb6 <_dtoa_r+0x72e>
 8012e9c:	f1b8 0f00 	cmp.w	r8, #0
 8012ea0:	dd09      	ble.n	8012eb6 <_dtoa_r+0x72e>
 8012ea2:	4545      	cmp	r5, r8
 8012ea4:	9a05      	ldr	r2, [sp, #20]
 8012ea6:	462b      	mov	r3, r5
 8012ea8:	bfa8      	it	ge
 8012eaa:	4643      	movge	r3, r8
 8012eac:	1ad2      	subs	r2, r2, r3
 8012eae:	9205      	str	r2, [sp, #20]
 8012eb0:	1aed      	subs	r5, r5, r3
 8012eb2:	eba8 0803 	sub.w	r8, r8, r3
 8012eb6:	9b07      	ldr	r3, [sp, #28]
 8012eb8:	b1eb      	cbz	r3, 8012ef6 <_dtoa_r+0x76e>
 8012eba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	d067      	beq.n	8012f90 <_dtoa_r+0x808>
 8012ec0:	b18f      	cbz	r7, 8012ee6 <_dtoa_r+0x75e>
 8012ec2:	4631      	mov	r1, r6
 8012ec4:	463a      	mov	r2, r7
 8012ec6:	4620      	mov	r0, r4
 8012ec8:	f000 fba2 	bl	8013610 <__pow5mult>
 8012ecc:	9a04      	ldr	r2, [sp, #16]
 8012ece:	4601      	mov	r1, r0
 8012ed0:	4606      	mov	r6, r0
 8012ed2:	4620      	mov	r0, r4
 8012ed4:	f000 fb05 	bl	80134e2 <__multiply>
 8012ed8:	9904      	ldr	r1, [sp, #16]
 8012eda:	9008      	str	r0, [sp, #32]
 8012edc:	4620      	mov	r0, r4
 8012ede:	f000 fa57 	bl	8013390 <_Bfree>
 8012ee2:	9b08      	ldr	r3, [sp, #32]
 8012ee4:	9304      	str	r3, [sp, #16]
 8012ee6:	9b07      	ldr	r3, [sp, #28]
 8012ee8:	1bda      	subs	r2, r3, r7
 8012eea:	d004      	beq.n	8012ef6 <_dtoa_r+0x76e>
 8012eec:	9904      	ldr	r1, [sp, #16]
 8012eee:	4620      	mov	r0, r4
 8012ef0:	f000 fb8e 	bl	8013610 <__pow5mult>
 8012ef4:	9004      	str	r0, [sp, #16]
 8012ef6:	2101      	movs	r1, #1
 8012ef8:	4620      	mov	r0, r4
 8012efa:	f000 fae9 	bl	80134d0 <__i2b>
 8012efe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012f00:	4607      	mov	r7, r0
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	f000 81d0 	beq.w	80132a8 <_dtoa_r+0xb20>
 8012f08:	461a      	mov	r2, r3
 8012f0a:	4601      	mov	r1, r0
 8012f0c:	4620      	mov	r0, r4
 8012f0e:	f000 fb7f 	bl	8013610 <__pow5mult>
 8012f12:	9b06      	ldr	r3, [sp, #24]
 8012f14:	2b01      	cmp	r3, #1
 8012f16:	4607      	mov	r7, r0
 8012f18:	dc40      	bgt.n	8012f9c <_dtoa_r+0x814>
 8012f1a:	9b00      	ldr	r3, [sp, #0]
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d139      	bne.n	8012f94 <_dtoa_r+0x80c>
 8012f20:	9b01      	ldr	r3, [sp, #4]
 8012f22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d136      	bne.n	8012f98 <_dtoa_r+0x810>
 8012f2a:	9b01      	ldr	r3, [sp, #4]
 8012f2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012f30:	0d1b      	lsrs	r3, r3, #20
 8012f32:	051b      	lsls	r3, r3, #20
 8012f34:	b12b      	cbz	r3, 8012f42 <_dtoa_r+0x7ba>
 8012f36:	9b05      	ldr	r3, [sp, #20]
 8012f38:	3301      	adds	r3, #1
 8012f3a:	9305      	str	r3, [sp, #20]
 8012f3c:	f108 0801 	add.w	r8, r8, #1
 8012f40:	2301      	movs	r3, #1
 8012f42:	9307      	str	r3, [sp, #28]
 8012f44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	d12a      	bne.n	8012fa0 <_dtoa_r+0x818>
 8012f4a:	2001      	movs	r0, #1
 8012f4c:	e030      	b.n	8012fb0 <_dtoa_r+0x828>
 8012f4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012f50:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012f54:	e795      	b.n	8012e82 <_dtoa_r+0x6fa>
 8012f56:	9b07      	ldr	r3, [sp, #28]
 8012f58:	f109 37ff 	add.w	r7, r9, #4294967295
 8012f5c:	42bb      	cmp	r3, r7
 8012f5e:	bfbf      	itttt	lt
 8012f60:	9b07      	ldrlt	r3, [sp, #28]
 8012f62:	9707      	strlt	r7, [sp, #28]
 8012f64:	1afa      	sublt	r2, r7, r3
 8012f66:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8012f68:	bfbb      	ittet	lt
 8012f6a:	189b      	addlt	r3, r3, r2
 8012f6c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8012f6e:	1bdf      	subge	r7, r3, r7
 8012f70:	2700      	movlt	r7, #0
 8012f72:	f1b9 0f00 	cmp.w	r9, #0
 8012f76:	bfb5      	itete	lt
 8012f78:	9b05      	ldrlt	r3, [sp, #20]
 8012f7a:	9d05      	ldrge	r5, [sp, #20]
 8012f7c:	eba3 0509 	sublt.w	r5, r3, r9
 8012f80:	464b      	movge	r3, r9
 8012f82:	bfb8      	it	lt
 8012f84:	2300      	movlt	r3, #0
 8012f86:	e77e      	b.n	8012e86 <_dtoa_r+0x6fe>
 8012f88:	9f07      	ldr	r7, [sp, #28]
 8012f8a:	9d05      	ldr	r5, [sp, #20]
 8012f8c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8012f8e:	e783      	b.n	8012e98 <_dtoa_r+0x710>
 8012f90:	9a07      	ldr	r2, [sp, #28]
 8012f92:	e7ab      	b.n	8012eec <_dtoa_r+0x764>
 8012f94:	2300      	movs	r3, #0
 8012f96:	e7d4      	b.n	8012f42 <_dtoa_r+0x7ba>
 8012f98:	9b00      	ldr	r3, [sp, #0]
 8012f9a:	e7d2      	b.n	8012f42 <_dtoa_r+0x7ba>
 8012f9c:	2300      	movs	r3, #0
 8012f9e:	9307      	str	r3, [sp, #28]
 8012fa0:	693b      	ldr	r3, [r7, #16]
 8012fa2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8012fa6:	6918      	ldr	r0, [r3, #16]
 8012fa8:	f000 fa44 	bl	8013434 <__hi0bits>
 8012fac:	f1c0 0020 	rsb	r0, r0, #32
 8012fb0:	4440      	add	r0, r8
 8012fb2:	f010 001f 	ands.w	r0, r0, #31
 8012fb6:	d047      	beq.n	8013048 <_dtoa_r+0x8c0>
 8012fb8:	f1c0 0320 	rsb	r3, r0, #32
 8012fbc:	2b04      	cmp	r3, #4
 8012fbe:	dd3b      	ble.n	8013038 <_dtoa_r+0x8b0>
 8012fc0:	9b05      	ldr	r3, [sp, #20]
 8012fc2:	f1c0 001c 	rsb	r0, r0, #28
 8012fc6:	4403      	add	r3, r0
 8012fc8:	9305      	str	r3, [sp, #20]
 8012fca:	4405      	add	r5, r0
 8012fcc:	4480      	add	r8, r0
 8012fce:	9b05      	ldr	r3, [sp, #20]
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	dd05      	ble.n	8012fe0 <_dtoa_r+0x858>
 8012fd4:	461a      	mov	r2, r3
 8012fd6:	9904      	ldr	r1, [sp, #16]
 8012fd8:	4620      	mov	r0, r4
 8012fda:	f000 fb67 	bl	80136ac <__lshift>
 8012fde:	9004      	str	r0, [sp, #16]
 8012fe0:	f1b8 0f00 	cmp.w	r8, #0
 8012fe4:	dd05      	ble.n	8012ff2 <_dtoa_r+0x86a>
 8012fe6:	4639      	mov	r1, r7
 8012fe8:	4642      	mov	r2, r8
 8012fea:	4620      	mov	r0, r4
 8012fec:	f000 fb5e 	bl	80136ac <__lshift>
 8012ff0:	4607      	mov	r7, r0
 8012ff2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012ff4:	b353      	cbz	r3, 801304c <_dtoa_r+0x8c4>
 8012ff6:	4639      	mov	r1, r7
 8012ff8:	9804      	ldr	r0, [sp, #16]
 8012ffa:	f000 fbab 	bl	8013754 <__mcmp>
 8012ffe:	2800      	cmp	r0, #0
 8013000:	da24      	bge.n	801304c <_dtoa_r+0x8c4>
 8013002:	2300      	movs	r3, #0
 8013004:	220a      	movs	r2, #10
 8013006:	9904      	ldr	r1, [sp, #16]
 8013008:	4620      	mov	r0, r4
 801300a:	f000 f9d8 	bl	80133be <__multadd>
 801300e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013010:	9004      	str	r0, [sp, #16]
 8013012:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013016:	2b00      	cmp	r3, #0
 8013018:	f000 814d 	beq.w	80132b6 <_dtoa_r+0xb2e>
 801301c:	2300      	movs	r3, #0
 801301e:	4631      	mov	r1, r6
 8013020:	220a      	movs	r2, #10
 8013022:	4620      	mov	r0, r4
 8013024:	f000 f9cb 	bl	80133be <__multadd>
 8013028:	9b02      	ldr	r3, [sp, #8]
 801302a:	2b00      	cmp	r3, #0
 801302c:	4606      	mov	r6, r0
 801302e:	dc4f      	bgt.n	80130d0 <_dtoa_r+0x948>
 8013030:	9b06      	ldr	r3, [sp, #24]
 8013032:	2b02      	cmp	r3, #2
 8013034:	dd4c      	ble.n	80130d0 <_dtoa_r+0x948>
 8013036:	e011      	b.n	801305c <_dtoa_r+0x8d4>
 8013038:	d0c9      	beq.n	8012fce <_dtoa_r+0x846>
 801303a:	9a05      	ldr	r2, [sp, #20]
 801303c:	331c      	adds	r3, #28
 801303e:	441a      	add	r2, r3
 8013040:	9205      	str	r2, [sp, #20]
 8013042:	441d      	add	r5, r3
 8013044:	4498      	add	r8, r3
 8013046:	e7c2      	b.n	8012fce <_dtoa_r+0x846>
 8013048:	4603      	mov	r3, r0
 801304a:	e7f6      	b.n	801303a <_dtoa_r+0x8b2>
 801304c:	f1b9 0f00 	cmp.w	r9, #0
 8013050:	dc38      	bgt.n	80130c4 <_dtoa_r+0x93c>
 8013052:	9b06      	ldr	r3, [sp, #24]
 8013054:	2b02      	cmp	r3, #2
 8013056:	dd35      	ble.n	80130c4 <_dtoa_r+0x93c>
 8013058:	f8cd 9008 	str.w	r9, [sp, #8]
 801305c:	9b02      	ldr	r3, [sp, #8]
 801305e:	b963      	cbnz	r3, 801307a <_dtoa_r+0x8f2>
 8013060:	4639      	mov	r1, r7
 8013062:	2205      	movs	r2, #5
 8013064:	4620      	mov	r0, r4
 8013066:	f000 f9aa 	bl	80133be <__multadd>
 801306a:	4601      	mov	r1, r0
 801306c:	4607      	mov	r7, r0
 801306e:	9804      	ldr	r0, [sp, #16]
 8013070:	f000 fb70 	bl	8013754 <__mcmp>
 8013074:	2800      	cmp	r0, #0
 8013076:	f73f adcc 	bgt.w	8012c12 <_dtoa_r+0x48a>
 801307a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801307c:	465d      	mov	r5, fp
 801307e:	ea6f 0a03 	mvn.w	sl, r3
 8013082:	f04f 0900 	mov.w	r9, #0
 8013086:	4639      	mov	r1, r7
 8013088:	4620      	mov	r0, r4
 801308a:	f000 f981 	bl	8013390 <_Bfree>
 801308e:	2e00      	cmp	r6, #0
 8013090:	f43f aeb7 	beq.w	8012e02 <_dtoa_r+0x67a>
 8013094:	f1b9 0f00 	cmp.w	r9, #0
 8013098:	d005      	beq.n	80130a6 <_dtoa_r+0x91e>
 801309a:	45b1      	cmp	r9, r6
 801309c:	d003      	beq.n	80130a6 <_dtoa_r+0x91e>
 801309e:	4649      	mov	r1, r9
 80130a0:	4620      	mov	r0, r4
 80130a2:	f000 f975 	bl	8013390 <_Bfree>
 80130a6:	4631      	mov	r1, r6
 80130a8:	4620      	mov	r0, r4
 80130aa:	f000 f971 	bl	8013390 <_Bfree>
 80130ae:	e6a8      	b.n	8012e02 <_dtoa_r+0x67a>
 80130b0:	2700      	movs	r7, #0
 80130b2:	463e      	mov	r6, r7
 80130b4:	e7e1      	b.n	801307a <_dtoa_r+0x8f2>
 80130b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80130ba:	463e      	mov	r6, r7
 80130bc:	e5a9      	b.n	8012c12 <_dtoa_r+0x48a>
 80130be:	bf00      	nop
 80130c0:	40240000 	.word	0x40240000
 80130c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80130c6:	f8cd 9008 	str.w	r9, [sp, #8]
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	f000 80fa 	beq.w	80132c4 <_dtoa_r+0xb3c>
 80130d0:	2d00      	cmp	r5, #0
 80130d2:	dd05      	ble.n	80130e0 <_dtoa_r+0x958>
 80130d4:	4631      	mov	r1, r6
 80130d6:	462a      	mov	r2, r5
 80130d8:	4620      	mov	r0, r4
 80130da:	f000 fae7 	bl	80136ac <__lshift>
 80130de:	4606      	mov	r6, r0
 80130e0:	9b07      	ldr	r3, [sp, #28]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d04c      	beq.n	8013180 <_dtoa_r+0x9f8>
 80130e6:	6871      	ldr	r1, [r6, #4]
 80130e8:	4620      	mov	r0, r4
 80130ea:	f000 f91d 	bl	8013328 <_Balloc>
 80130ee:	6932      	ldr	r2, [r6, #16]
 80130f0:	3202      	adds	r2, #2
 80130f2:	4605      	mov	r5, r0
 80130f4:	0092      	lsls	r2, r2, #2
 80130f6:	f106 010c 	add.w	r1, r6, #12
 80130fa:	300c      	adds	r0, #12
 80130fc:	f7fe fe86 	bl	8011e0c <memcpy>
 8013100:	2201      	movs	r2, #1
 8013102:	4629      	mov	r1, r5
 8013104:	4620      	mov	r0, r4
 8013106:	f000 fad1 	bl	80136ac <__lshift>
 801310a:	9b00      	ldr	r3, [sp, #0]
 801310c:	f8cd b014 	str.w	fp, [sp, #20]
 8013110:	f003 0301 	and.w	r3, r3, #1
 8013114:	46b1      	mov	r9, r6
 8013116:	9307      	str	r3, [sp, #28]
 8013118:	4606      	mov	r6, r0
 801311a:	4639      	mov	r1, r7
 801311c:	9804      	ldr	r0, [sp, #16]
 801311e:	f7ff faa5 	bl	801266c <quorem>
 8013122:	4649      	mov	r1, r9
 8013124:	4605      	mov	r5, r0
 8013126:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801312a:	9804      	ldr	r0, [sp, #16]
 801312c:	f000 fb12 	bl	8013754 <__mcmp>
 8013130:	4632      	mov	r2, r6
 8013132:	9000      	str	r0, [sp, #0]
 8013134:	4639      	mov	r1, r7
 8013136:	4620      	mov	r0, r4
 8013138:	f000 fb26 	bl	8013788 <__mdiff>
 801313c:	68c3      	ldr	r3, [r0, #12]
 801313e:	4602      	mov	r2, r0
 8013140:	bb03      	cbnz	r3, 8013184 <_dtoa_r+0x9fc>
 8013142:	4601      	mov	r1, r0
 8013144:	9008      	str	r0, [sp, #32]
 8013146:	9804      	ldr	r0, [sp, #16]
 8013148:	f000 fb04 	bl	8013754 <__mcmp>
 801314c:	9a08      	ldr	r2, [sp, #32]
 801314e:	4603      	mov	r3, r0
 8013150:	4611      	mov	r1, r2
 8013152:	4620      	mov	r0, r4
 8013154:	9308      	str	r3, [sp, #32]
 8013156:	f000 f91b 	bl	8013390 <_Bfree>
 801315a:	9b08      	ldr	r3, [sp, #32]
 801315c:	b9a3      	cbnz	r3, 8013188 <_dtoa_r+0xa00>
 801315e:	9a06      	ldr	r2, [sp, #24]
 8013160:	b992      	cbnz	r2, 8013188 <_dtoa_r+0xa00>
 8013162:	9a07      	ldr	r2, [sp, #28]
 8013164:	b982      	cbnz	r2, 8013188 <_dtoa_r+0xa00>
 8013166:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801316a:	d029      	beq.n	80131c0 <_dtoa_r+0xa38>
 801316c:	9b00      	ldr	r3, [sp, #0]
 801316e:	2b00      	cmp	r3, #0
 8013170:	dd01      	ble.n	8013176 <_dtoa_r+0x9ee>
 8013172:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8013176:	9b05      	ldr	r3, [sp, #20]
 8013178:	1c5d      	adds	r5, r3, #1
 801317a:	f883 8000 	strb.w	r8, [r3]
 801317e:	e782      	b.n	8013086 <_dtoa_r+0x8fe>
 8013180:	4630      	mov	r0, r6
 8013182:	e7c2      	b.n	801310a <_dtoa_r+0x982>
 8013184:	2301      	movs	r3, #1
 8013186:	e7e3      	b.n	8013150 <_dtoa_r+0x9c8>
 8013188:	9a00      	ldr	r2, [sp, #0]
 801318a:	2a00      	cmp	r2, #0
 801318c:	db04      	blt.n	8013198 <_dtoa_r+0xa10>
 801318e:	d125      	bne.n	80131dc <_dtoa_r+0xa54>
 8013190:	9a06      	ldr	r2, [sp, #24]
 8013192:	bb1a      	cbnz	r2, 80131dc <_dtoa_r+0xa54>
 8013194:	9a07      	ldr	r2, [sp, #28]
 8013196:	bb0a      	cbnz	r2, 80131dc <_dtoa_r+0xa54>
 8013198:	2b00      	cmp	r3, #0
 801319a:	ddec      	ble.n	8013176 <_dtoa_r+0x9ee>
 801319c:	2201      	movs	r2, #1
 801319e:	9904      	ldr	r1, [sp, #16]
 80131a0:	4620      	mov	r0, r4
 80131a2:	f000 fa83 	bl	80136ac <__lshift>
 80131a6:	4639      	mov	r1, r7
 80131a8:	9004      	str	r0, [sp, #16]
 80131aa:	f000 fad3 	bl	8013754 <__mcmp>
 80131ae:	2800      	cmp	r0, #0
 80131b0:	dc03      	bgt.n	80131ba <_dtoa_r+0xa32>
 80131b2:	d1e0      	bne.n	8013176 <_dtoa_r+0x9ee>
 80131b4:	f018 0f01 	tst.w	r8, #1
 80131b8:	d0dd      	beq.n	8013176 <_dtoa_r+0x9ee>
 80131ba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80131be:	d1d8      	bne.n	8013172 <_dtoa_r+0x9ea>
 80131c0:	9b05      	ldr	r3, [sp, #20]
 80131c2:	9a05      	ldr	r2, [sp, #20]
 80131c4:	1c5d      	adds	r5, r3, #1
 80131c6:	2339      	movs	r3, #57	; 0x39
 80131c8:	7013      	strb	r3, [r2, #0]
 80131ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80131ce:	2b39      	cmp	r3, #57	; 0x39
 80131d0:	f105 32ff 	add.w	r2, r5, #4294967295
 80131d4:	d04f      	beq.n	8013276 <_dtoa_r+0xaee>
 80131d6:	3301      	adds	r3, #1
 80131d8:	7013      	strb	r3, [r2, #0]
 80131da:	e754      	b.n	8013086 <_dtoa_r+0x8fe>
 80131dc:	9a05      	ldr	r2, [sp, #20]
 80131de:	2b00      	cmp	r3, #0
 80131e0:	f102 0501 	add.w	r5, r2, #1
 80131e4:	dd06      	ble.n	80131f4 <_dtoa_r+0xa6c>
 80131e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80131ea:	d0e9      	beq.n	80131c0 <_dtoa_r+0xa38>
 80131ec:	f108 0801 	add.w	r8, r8, #1
 80131f0:	9b05      	ldr	r3, [sp, #20]
 80131f2:	e7c2      	b.n	801317a <_dtoa_r+0x9f2>
 80131f4:	9a02      	ldr	r2, [sp, #8]
 80131f6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80131fa:	eba5 030b 	sub.w	r3, r5, fp
 80131fe:	4293      	cmp	r3, r2
 8013200:	d021      	beq.n	8013246 <_dtoa_r+0xabe>
 8013202:	2300      	movs	r3, #0
 8013204:	220a      	movs	r2, #10
 8013206:	9904      	ldr	r1, [sp, #16]
 8013208:	4620      	mov	r0, r4
 801320a:	f000 f8d8 	bl	80133be <__multadd>
 801320e:	45b1      	cmp	r9, r6
 8013210:	9004      	str	r0, [sp, #16]
 8013212:	f04f 0300 	mov.w	r3, #0
 8013216:	f04f 020a 	mov.w	r2, #10
 801321a:	4649      	mov	r1, r9
 801321c:	4620      	mov	r0, r4
 801321e:	d105      	bne.n	801322c <_dtoa_r+0xaa4>
 8013220:	f000 f8cd 	bl	80133be <__multadd>
 8013224:	4681      	mov	r9, r0
 8013226:	4606      	mov	r6, r0
 8013228:	9505      	str	r5, [sp, #20]
 801322a:	e776      	b.n	801311a <_dtoa_r+0x992>
 801322c:	f000 f8c7 	bl	80133be <__multadd>
 8013230:	4631      	mov	r1, r6
 8013232:	4681      	mov	r9, r0
 8013234:	2300      	movs	r3, #0
 8013236:	220a      	movs	r2, #10
 8013238:	4620      	mov	r0, r4
 801323a:	f000 f8c0 	bl	80133be <__multadd>
 801323e:	4606      	mov	r6, r0
 8013240:	e7f2      	b.n	8013228 <_dtoa_r+0xaa0>
 8013242:	f04f 0900 	mov.w	r9, #0
 8013246:	2201      	movs	r2, #1
 8013248:	9904      	ldr	r1, [sp, #16]
 801324a:	4620      	mov	r0, r4
 801324c:	f000 fa2e 	bl	80136ac <__lshift>
 8013250:	4639      	mov	r1, r7
 8013252:	9004      	str	r0, [sp, #16]
 8013254:	f000 fa7e 	bl	8013754 <__mcmp>
 8013258:	2800      	cmp	r0, #0
 801325a:	dcb6      	bgt.n	80131ca <_dtoa_r+0xa42>
 801325c:	d102      	bne.n	8013264 <_dtoa_r+0xadc>
 801325e:	f018 0f01 	tst.w	r8, #1
 8013262:	d1b2      	bne.n	80131ca <_dtoa_r+0xa42>
 8013264:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013268:	2b30      	cmp	r3, #48	; 0x30
 801326a:	f105 32ff 	add.w	r2, r5, #4294967295
 801326e:	f47f af0a 	bne.w	8013086 <_dtoa_r+0x8fe>
 8013272:	4615      	mov	r5, r2
 8013274:	e7f6      	b.n	8013264 <_dtoa_r+0xadc>
 8013276:	4593      	cmp	fp, r2
 8013278:	d105      	bne.n	8013286 <_dtoa_r+0xafe>
 801327a:	2331      	movs	r3, #49	; 0x31
 801327c:	f10a 0a01 	add.w	sl, sl, #1
 8013280:	f88b 3000 	strb.w	r3, [fp]
 8013284:	e6ff      	b.n	8013086 <_dtoa_r+0x8fe>
 8013286:	4615      	mov	r5, r2
 8013288:	e79f      	b.n	80131ca <_dtoa_r+0xa42>
 801328a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80132f0 <_dtoa_r+0xb68>
 801328e:	e007      	b.n	80132a0 <_dtoa_r+0xb18>
 8013290:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013292:	f8df b060 	ldr.w	fp, [pc, #96]	; 80132f4 <_dtoa_r+0xb6c>
 8013296:	b11b      	cbz	r3, 80132a0 <_dtoa_r+0xb18>
 8013298:	f10b 0308 	add.w	r3, fp, #8
 801329c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801329e:	6013      	str	r3, [r2, #0]
 80132a0:	4658      	mov	r0, fp
 80132a2:	b017      	add	sp, #92	; 0x5c
 80132a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132a8:	9b06      	ldr	r3, [sp, #24]
 80132aa:	2b01      	cmp	r3, #1
 80132ac:	f77f ae35 	ble.w	8012f1a <_dtoa_r+0x792>
 80132b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80132b2:	9307      	str	r3, [sp, #28]
 80132b4:	e649      	b.n	8012f4a <_dtoa_r+0x7c2>
 80132b6:	9b02      	ldr	r3, [sp, #8]
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	dc03      	bgt.n	80132c4 <_dtoa_r+0xb3c>
 80132bc:	9b06      	ldr	r3, [sp, #24]
 80132be:	2b02      	cmp	r3, #2
 80132c0:	f73f aecc 	bgt.w	801305c <_dtoa_r+0x8d4>
 80132c4:	465d      	mov	r5, fp
 80132c6:	4639      	mov	r1, r7
 80132c8:	9804      	ldr	r0, [sp, #16]
 80132ca:	f7ff f9cf 	bl	801266c <quorem>
 80132ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80132d2:	f805 8b01 	strb.w	r8, [r5], #1
 80132d6:	9a02      	ldr	r2, [sp, #8]
 80132d8:	eba5 030b 	sub.w	r3, r5, fp
 80132dc:	429a      	cmp	r2, r3
 80132de:	ddb0      	ble.n	8013242 <_dtoa_r+0xaba>
 80132e0:	2300      	movs	r3, #0
 80132e2:	220a      	movs	r2, #10
 80132e4:	9904      	ldr	r1, [sp, #16]
 80132e6:	4620      	mov	r0, r4
 80132e8:	f000 f869 	bl	80133be <__multadd>
 80132ec:	9004      	str	r0, [sp, #16]
 80132ee:	e7ea      	b.n	80132c6 <_dtoa_r+0xb3e>
 80132f0:	08015438 	.word	0x08015438
 80132f4:	0801543a 	.word	0x0801543a

080132f8 <_localeconv_r>:
 80132f8:	4b04      	ldr	r3, [pc, #16]	; (801330c <_localeconv_r+0x14>)
 80132fa:	681b      	ldr	r3, [r3, #0]
 80132fc:	6a18      	ldr	r0, [r3, #32]
 80132fe:	4b04      	ldr	r3, [pc, #16]	; (8013310 <_localeconv_r+0x18>)
 8013300:	2800      	cmp	r0, #0
 8013302:	bf08      	it	eq
 8013304:	4618      	moveq	r0, r3
 8013306:	30f0      	adds	r0, #240	; 0xf0
 8013308:	4770      	bx	lr
 801330a:	bf00      	nop
 801330c:	20000018 	.word	0x20000018
 8013310:	2000007c 	.word	0x2000007c

08013314 <malloc>:
 8013314:	4b02      	ldr	r3, [pc, #8]	; (8013320 <malloc+0xc>)
 8013316:	4601      	mov	r1, r0
 8013318:	6818      	ldr	r0, [r3, #0]
 801331a:	f7fe bd8b 	b.w	8011e34 <_malloc_r>
 801331e:	bf00      	nop
 8013320:	20000018 	.word	0x20000018

08013324 <__malloc_lock>:
 8013324:	4770      	bx	lr

08013326 <__malloc_unlock>:
 8013326:	4770      	bx	lr

08013328 <_Balloc>:
 8013328:	b570      	push	{r4, r5, r6, lr}
 801332a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801332c:	4604      	mov	r4, r0
 801332e:	460e      	mov	r6, r1
 8013330:	b93d      	cbnz	r5, 8013342 <_Balloc+0x1a>
 8013332:	2010      	movs	r0, #16
 8013334:	f7ff ffee 	bl	8013314 <malloc>
 8013338:	6260      	str	r0, [r4, #36]	; 0x24
 801333a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801333e:	6005      	str	r5, [r0, #0]
 8013340:	60c5      	str	r5, [r0, #12]
 8013342:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8013344:	68eb      	ldr	r3, [r5, #12]
 8013346:	b183      	cbz	r3, 801336a <_Balloc+0x42>
 8013348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801334a:	68db      	ldr	r3, [r3, #12]
 801334c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8013350:	b9b8      	cbnz	r0, 8013382 <_Balloc+0x5a>
 8013352:	2101      	movs	r1, #1
 8013354:	fa01 f506 	lsl.w	r5, r1, r6
 8013358:	1d6a      	adds	r2, r5, #5
 801335a:	0092      	lsls	r2, r2, #2
 801335c:	4620      	mov	r0, r4
 801335e:	f000 fabf 	bl	80138e0 <_calloc_r>
 8013362:	b160      	cbz	r0, 801337e <_Balloc+0x56>
 8013364:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8013368:	e00e      	b.n	8013388 <_Balloc+0x60>
 801336a:	2221      	movs	r2, #33	; 0x21
 801336c:	2104      	movs	r1, #4
 801336e:	4620      	mov	r0, r4
 8013370:	f000 fab6 	bl	80138e0 <_calloc_r>
 8013374:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013376:	60e8      	str	r0, [r5, #12]
 8013378:	68db      	ldr	r3, [r3, #12]
 801337a:	2b00      	cmp	r3, #0
 801337c:	d1e4      	bne.n	8013348 <_Balloc+0x20>
 801337e:	2000      	movs	r0, #0
 8013380:	bd70      	pop	{r4, r5, r6, pc}
 8013382:	6802      	ldr	r2, [r0, #0]
 8013384:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8013388:	2300      	movs	r3, #0
 801338a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801338e:	e7f7      	b.n	8013380 <_Balloc+0x58>

08013390 <_Bfree>:
 8013390:	b570      	push	{r4, r5, r6, lr}
 8013392:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8013394:	4606      	mov	r6, r0
 8013396:	460d      	mov	r5, r1
 8013398:	b93c      	cbnz	r4, 80133aa <_Bfree+0x1a>
 801339a:	2010      	movs	r0, #16
 801339c:	f7ff ffba 	bl	8013314 <malloc>
 80133a0:	6270      	str	r0, [r6, #36]	; 0x24
 80133a2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80133a6:	6004      	str	r4, [r0, #0]
 80133a8:	60c4      	str	r4, [r0, #12]
 80133aa:	b13d      	cbz	r5, 80133bc <_Bfree+0x2c>
 80133ac:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80133ae:	686a      	ldr	r2, [r5, #4]
 80133b0:	68db      	ldr	r3, [r3, #12]
 80133b2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80133b6:	6029      	str	r1, [r5, #0]
 80133b8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80133bc:	bd70      	pop	{r4, r5, r6, pc}

080133be <__multadd>:
 80133be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80133c2:	690d      	ldr	r5, [r1, #16]
 80133c4:	461f      	mov	r7, r3
 80133c6:	4606      	mov	r6, r0
 80133c8:	460c      	mov	r4, r1
 80133ca:	f101 0c14 	add.w	ip, r1, #20
 80133ce:	2300      	movs	r3, #0
 80133d0:	f8dc 0000 	ldr.w	r0, [ip]
 80133d4:	b281      	uxth	r1, r0
 80133d6:	fb02 7101 	mla	r1, r2, r1, r7
 80133da:	0c0f      	lsrs	r7, r1, #16
 80133dc:	0c00      	lsrs	r0, r0, #16
 80133de:	fb02 7000 	mla	r0, r2, r0, r7
 80133e2:	b289      	uxth	r1, r1
 80133e4:	3301      	adds	r3, #1
 80133e6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80133ea:	429d      	cmp	r5, r3
 80133ec:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80133f0:	f84c 1b04 	str.w	r1, [ip], #4
 80133f4:	dcec      	bgt.n	80133d0 <__multadd+0x12>
 80133f6:	b1d7      	cbz	r7, 801342e <__multadd+0x70>
 80133f8:	68a3      	ldr	r3, [r4, #8]
 80133fa:	42ab      	cmp	r3, r5
 80133fc:	dc12      	bgt.n	8013424 <__multadd+0x66>
 80133fe:	6861      	ldr	r1, [r4, #4]
 8013400:	4630      	mov	r0, r6
 8013402:	3101      	adds	r1, #1
 8013404:	f7ff ff90 	bl	8013328 <_Balloc>
 8013408:	6922      	ldr	r2, [r4, #16]
 801340a:	3202      	adds	r2, #2
 801340c:	f104 010c 	add.w	r1, r4, #12
 8013410:	4680      	mov	r8, r0
 8013412:	0092      	lsls	r2, r2, #2
 8013414:	300c      	adds	r0, #12
 8013416:	f7fe fcf9 	bl	8011e0c <memcpy>
 801341a:	4621      	mov	r1, r4
 801341c:	4630      	mov	r0, r6
 801341e:	f7ff ffb7 	bl	8013390 <_Bfree>
 8013422:	4644      	mov	r4, r8
 8013424:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013428:	3501      	adds	r5, #1
 801342a:	615f      	str	r7, [r3, #20]
 801342c:	6125      	str	r5, [r4, #16]
 801342e:	4620      	mov	r0, r4
 8013430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013434 <__hi0bits>:
 8013434:	0c02      	lsrs	r2, r0, #16
 8013436:	0412      	lsls	r2, r2, #16
 8013438:	4603      	mov	r3, r0
 801343a:	b9b2      	cbnz	r2, 801346a <__hi0bits+0x36>
 801343c:	0403      	lsls	r3, r0, #16
 801343e:	2010      	movs	r0, #16
 8013440:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8013444:	bf04      	itt	eq
 8013446:	021b      	lsleq	r3, r3, #8
 8013448:	3008      	addeq	r0, #8
 801344a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801344e:	bf04      	itt	eq
 8013450:	011b      	lsleq	r3, r3, #4
 8013452:	3004      	addeq	r0, #4
 8013454:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8013458:	bf04      	itt	eq
 801345a:	009b      	lsleq	r3, r3, #2
 801345c:	3002      	addeq	r0, #2
 801345e:	2b00      	cmp	r3, #0
 8013460:	db06      	blt.n	8013470 <__hi0bits+0x3c>
 8013462:	005b      	lsls	r3, r3, #1
 8013464:	d503      	bpl.n	801346e <__hi0bits+0x3a>
 8013466:	3001      	adds	r0, #1
 8013468:	4770      	bx	lr
 801346a:	2000      	movs	r0, #0
 801346c:	e7e8      	b.n	8013440 <__hi0bits+0xc>
 801346e:	2020      	movs	r0, #32
 8013470:	4770      	bx	lr

08013472 <__lo0bits>:
 8013472:	6803      	ldr	r3, [r0, #0]
 8013474:	f013 0207 	ands.w	r2, r3, #7
 8013478:	4601      	mov	r1, r0
 801347a:	d00b      	beq.n	8013494 <__lo0bits+0x22>
 801347c:	07da      	lsls	r2, r3, #31
 801347e:	d423      	bmi.n	80134c8 <__lo0bits+0x56>
 8013480:	0798      	lsls	r0, r3, #30
 8013482:	bf49      	itett	mi
 8013484:	085b      	lsrmi	r3, r3, #1
 8013486:	089b      	lsrpl	r3, r3, #2
 8013488:	2001      	movmi	r0, #1
 801348a:	600b      	strmi	r3, [r1, #0]
 801348c:	bf5c      	itt	pl
 801348e:	600b      	strpl	r3, [r1, #0]
 8013490:	2002      	movpl	r0, #2
 8013492:	4770      	bx	lr
 8013494:	b298      	uxth	r0, r3
 8013496:	b9a8      	cbnz	r0, 80134c4 <__lo0bits+0x52>
 8013498:	0c1b      	lsrs	r3, r3, #16
 801349a:	2010      	movs	r0, #16
 801349c:	f013 0fff 	tst.w	r3, #255	; 0xff
 80134a0:	bf04      	itt	eq
 80134a2:	0a1b      	lsreq	r3, r3, #8
 80134a4:	3008      	addeq	r0, #8
 80134a6:	071a      	lsls	r2, r3, #28
 80134a8:	bf04      	itt	eq
 80134aa:	091b      	lsreq	r3, r3, #4
 80134ac:	3004      	addeq	r0, #4
 80134ae:	079a      	lsls	r2, r3, #30
 80134b0:	bf04      	itt	eq
 80134b2:	089b      	lsreq	r3, r3, #2
 80134b4:	3002      	addeq	r0, #2
 80134b6:	07da      	lsls	r2, r3, #31
 80134b8:	d402      	bmi.n	80134c0 <__lo0bits+0x4e>
 80134ba:	085b      	lsrs	r3, r3, #1
 80134bc:	d006      	beq.n	80134cc <__lo0bits+0x5a>
 80134be:	3001      	adds	r0, #1
 80134c0:	600b      	str	r3, [r1, #0]
 80134c2:	4770      	bx	lr
 80134c4:	4610      	mov	r0, r2
 80134c6:	e7e9      	b.n	801349c <__lo0bits+0x2a>
 80134c8:	2000      	movs	r0, #0
 80134ca:	4770      	bx	lr
 80134cc:	2020      	movs	r0, #32
 80134ce:	4770      	bx	lr

080134d0 <__i2b>:
 80134d0:	b510      	push	{r4, lr}
 80134d2:	460c      	mov	r4, r1
 80134d4:	2101      	movs	r1, #1
 80134d6:	f7ff ff27 	bl	8013328 <_Balloc>
 80134da:	2201      	movs	r2, #1
 80134dc:	6144      	str	r4, [r0, #20]
 80134de:	6102      	str	r2, [r0, #16]
 80134e0:	bd10      	pop	{r4, pc}

080134e2 <__multiply>:
 80134e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134e6:	4614      	mov	r4, r2
 80134e8:	690a      	ldr	r2, [r1, #16]
 80134ea:	6923      	ldr	r3, [r4, #16]
 80134ec:	429a      	cmp	r2, r3
 80134ee:	bfb8      	it	lt
 80134f0:	460b      	movlt	r3, r1
 80134f2:	4688      	mov	r8, r1
 80134f4:	bfbc      	itt	lt
 80134f6:	46a0      	movlt	r8, r4
 80134f8:	461c      	movlt	r4, r3
 80134fa:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80134fe:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8013502:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013506:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801350a:	eb07 0609 	add.w	r6, r7, r9
 801350e:	42b3      	cmp	r3, r6
 8013510:	bfb8      	it	lt
 8013512:	3101      	addlt	r1, #1
 8013514:	f7ff ff08 	bl	8013328 <_Balloc>
 8013518:	f100 0514 	add.w	r5, r0, #20
 801351c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8013520:	462b      	mov	r3, r5
 8013522:	2200      	movs	r2, #0
 8013524:	4573      	cmp	r3, lr
 8013526:	d316      	bcc.n	8013556 <__multiply+0x74>
 8013528:	f104 0214 	add.w	r2, r4, #20
 801352c:	f108 0114 	add.w	r1, r8, #20
 8013530:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8013534:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8013538:	9300      	str	r3, [sp, #0]
 801353a:	9b00      	ldr	r3, [sp, #0]
 801353c:	9201      	str	r2, [sp, #4]
 801353e:	4293      	cmp	r3, r2
 8013540:	d80c      	bhi.n	801355c <__multiply+0x7a>
 8013542:	2e00      	cmp	r6, #0
 8013544:	dd03      	ble.n	801354e <__multiply+0x6c>
 8013546:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801354a:	2b00      	cmp	r3, #0
 801354c:	d05d      	beq.n	801360a <__multiply+0x128>
 801354e:	6106      	str	r6, [r0, #16]
 8013550:	b003      	add	sp, #12
 8013552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013556:	f843 2b04 	str.w	r2, [r3], #4
 801355a:	e7e3      	b.n	8013524 <__multiply+0x42>
 801355c:	f8b2 b000 	ldrh.w	fp, [r2]
 8013560:	f1bb 0f00 	cmp.w	fp, #0
 8013564:	d023      	beq.n	80135ae <__multiply+0xcc>
 8013566:	4689      	mov	r9, r1
 8013568:	46ac      	mov	ip, r5
 801356a:	f04f 0800 	mov.w	r8, #0
 801356e:	f859 4b04 	ldr.w	r4, [r9], #4
 8013572:	f8dc a000 	ldr.w	sl, [ip]
 8013576:	b2a3      	uxth	r3, r4
 8013578:	fa1f fa8a 	uxth.w	sl, sl
 801357c:	fb0b a303 	mla	r3, fp, r3, sl
 8013580:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8013584:	f8dc 4000 	ldr.w	r4, [ip]
 8013588:	4443      	add	r3, r8
 801358a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801358e:	fb0b 840a 	mla	r4, fp, sl, r8
 8013592:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8013596:	46e2      	mov	sl, ip
 8013598:	b29b      	uxth	r3, r3
 801359a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801359e:	454f      	cmp	r7, r9
 80135a0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80135a4:	f84a 3b04 	str.w	r3, [sl], #4
 80135a8:	d82b      	bhi.n	8013602 <__multiply+0x120>
 80135aa:	f8cc 8004 	str.w	r8, [ip, #4]
 80135ae:	9b01      	ldr	r3, [sp, #4]
 80135b0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80135b4:	3204      	adds	r2, #4
 80135b6:	f1ba 0f00 	cmp.w	sl, #0
 80135ba:	d020      	beq.n	80135fe <__multiply+0x11c>
 80135bc:	682b      	ldr	r3, [r5, #0]
 80135be:	4689      	mov	r9, r1
 80135c0:	46a8      	mov	r8, r5
 80135c2:	f04f 0b00 	mov.w	fp, #0
 80135c6:	f8b9 c000 	ldrh.w	ip, [r9]
 80135ca:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80135ce:	fb0a 440c 	mla	r4, sl, ip, r4
 80135d2:	445c      	add	r4, fp
 80135d4:	46c4      	mov	ip, r8
 80135d6:	b29b      	uxth	r3, r3
 80135d8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80135dc:	f84c 3b04 	str.w	r3, [ip], #4
 80135e0:	f859 3b04 	ldr.w	r3, [r9], #4
 80135e4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80135e8:	0c1b      	lsrs	r3, r3, #16
 80135ea:	fb0a b303 	mla	r3, sl, r3, fp
 80135ee:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80135f2:	454f      	cmp	r7, r9
 80135f4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80135f8:	d805      	bhi.n	8013606 <__multiply+0x124>
 80135fa:	f8c8 3004 	str.w	r3, [r8, #4]
 80135fe:	3504      	adds	r5, #4
 8013600:	e79b      	b.n	801353a <__multiply+0x58>
 8013602:	46d4      	mov	ip, sl
 8013604:	e7b3      	b.n	801356e <__multiply+0x8c>
 8013606:	46e0      	mov	r8, ip
 8013608:	e7dd      	b.n	80135c6 <__multiply+0xe4>
 801360a:	3e01      	subs	r6, #1
 801360c:	e799      	b.n	8013542 <__multiply+0x60>
	...

08013610 <__pow5mult>:
 8013610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013614:	4615      	mov	r5, r2
 8013616:	f012 0203 	ands.w	r2, r2, #3
 801361a:	4606      	mov	r6, r0
 801361c:	460f      	mov	r7, r1
 801361e:	d007      	beq.n	8013630 <__pow5mult+0x20>
 8013620:	3a01      	subs	r2, #1
 8013622:	4c21      	ldr	r4, [pc, #132]	; (80136a8 <__pow5mult+0x98>)
 8013624:	2300      	movs	r3, #0
 8013626:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801362a:	f7ff fec8 	bl	80133be <__multadd>
 801362e:	4607      	mov	r7, r0
 8013630:	10ad      	asrs	r5, r5, #2
 8013632:	d035      	beq.n	80136a0 <__pow5mult+0x90>
 8013634:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013636:	b93c      	cbnz	r4, 8013648 <__pow5mult+0x38>
 8013638:	2010      	movs	r0, #16
 801363a:	f7ff fe6b 	bl	8013314 <malloc>
 801363e:	6270      	str	r0, [r6, #36]	; 0x24
 8013640:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013644:	6004      	str	r4, [r0, #0]
 8013646:	60c4      	str	r4, [r0, #12]
 8013648:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801364c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013650:	b94c      	cbnz	r4, 8013666 <__pow5mult+0x56>
 8013652:	f240 2171 	movw	r1, #625	; 0x271
 8013656:	4630      	mov	r0, r6
 8013658:	f7ff ff3a 	bl	80134d0 <__i2b>
 801365c:	2300      	movs	r3, #0
 801365e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013662:	4604      	mov	r4, r0
 8013664:	6003      	str	r3, [r0, #0]
 8013666:	f04f 0800 	mov.w	r8, #0
 801366a:	07eb      	lsls	r3, r5, #31
 801366c:	d50a      	bpl.n	8013684 <__pow5mult+0x74>
 801366e:	4639      	mov	r1, r7
 8013670:	4622      	mov	r2, r4
 8013672:	4630      	mov	r0, r6
 8013674:	f7ff ff35 	bl	80134e2 <__multiply>
 8013678:	4639      	mov	r1, r7
 801367a:	4681      	mov	r9, r0
 801367c:	4630      	mov	r0, r6
 801367e:	f7ff fe87 	bl	8013390 <_Bfree>
 8013682:	464f      	mov	r7, r9
 8013684:	106d      	asrs	r5, r5, #1
 8013686:	d00b      	beq.n	80136a0 <__pow5mult+0x90>
 8013688:	6820      	ldr	r0, [r4, #0]
 801368a:	b938      	cbnz	r0, 801369c <__pow5mult+0x8c>
 801368c:	4622      	mov	r2, r4
 801368e:	4621      	mov	r1, r4
 8013690:	4630      	mov	r0, r6
 8013692:	f7ff ff26 	bl	80134e2 <__multiply>
 8013696:	6020      	str	r0, [r4, #0]
 8013698:	f8c0 8000 	str.w	r8, [r0]
 801369c:	4604      	mov	r4, r0
 801369e:	e7e4      	b.n	801366a <__pow5mult+0x5a>
 80136a0:	4638      	mov	r0, r7
 80136a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80136a6:	bf00      	nop
 80136a8:	08015538 	.word	0x08015538

080136ac <__lshift>:
 80136ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136b0:	460c      	mov	r4, r1
 80136b2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80136b6:	6923      	ldr	r3, [r4, #16]
 80136b8:	6849      	ldr	r1, [r1, #4]
 80136ba:	eb0a 0903 	add.w	r9, sl, r3
 80136be:	68a3      	ldr	r3, [r4, #8]
 80136c0:	4607      	mov	r7, r0
 80136c2:	4616      	mov	r6, r2
 80136c4:	f109 0501 	add.w	r5, r9, #1
 80136c8:	42ab      	cmp	r3, r5
 80136ca:	db32      	blt.n	8013732 <__lshift+0x86>
 80136cc:	4638      	mov	r0, r7
 80136ce:	f7ff fe2b 	bl	8013328 <_Balloc>
 80136d2:	2300      	movs	r3, #0
 80136d4:	4680      	mov	r8, r0
 80136d6:	f100 0114 	add.w	r1, r0, #20
 80136da:	461a      	mov	r2, r3
 80136dc:	4553      	cmp	r3, sl
 80136de:	db2b      	blt.n	8013738 <__lshift+0x8c>
 80136e0:	6920      	ldr	r0, [r4, #16]
 80136e2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80136e6:	f104 0314 	add.w	r3, r4, #20
 80136ea:	f016 021f 	ands.w	r2, r6, #31
 80136ee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80136f2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80136f6:	d025      	beq.n	8013744 <__lshift+0x98>
 80136f8:	f1c2 0e20 	rsb	lr, r2, #32
 80136fc:	2000      	movs	r0, #0
 80136fe:	681e      	ldr	r6, [r3, #0]
 8013700:	468a      	mov	sl, r1
 8013702:	4096      	lsls	r6, r2
 8013704:	4330      	orrs	r0, r6
 8013706:	f84a 0b04 	str.w	r0, [sl], #4
 801370a:	f853 0b04 	ldr.w	r0, [r3], #4
 801370e:	459c      	cmp	ip, r3
 8013710:	fa20 f00e 	lsr.w	r0, r0, lr
 8013714:	d814      	bhi.n	8013740 <__lshift+0x94>
 8013716:	6048      	str	r0, [r1, #4]
 8013718:	b108      	cbz	r0, 801371e <__lshift+0x72>
 801371a:	f109 0502 	add.w	r5, r9, #2
 801371e:	3d01      	subs	r5, #1
 8013720:	4638      	mov	r0, r7
 8013722:	f8c8 5010 	str.w	r5, [r8, #16]
 8013726:	4621      	mov	r1, r4
 8013728:	f7ff fe32 	bl	8013390 <_Bfree>
 801372c:	4640      	mov	r0, r8
 801372e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013732:	3101      	adds	r1, #1
 8013734:	005b      	lsls	r3, r3, #1
 8013736:	e7c7      	b.n	80136c8 <__lshift+0x1c>
 8013738:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801373c:	3301      	adds	r3, #1
 801373e:	e7cd      	b.n	80136dc <__lshift+0x30>
 8013740:	4651      	mov	r1, sl
 8013742:	e7dc      	b.n	80136fe <__lshift+0x52>
 8013744:	3904      	subs	r1, #4
 8013746:	f853 2b04 	ldr.w	r2, [r3], #4
 801374a:	f841 2f04 	str.w	r2, [r1, #4]!
 801374e:	459c      	cmp	ip, r3
 8013750:	d8f9      	bhi.n	8013746 <__lshift+0x9a>
 8013752:	e7e4      	b.n	801371e <__lshift+0x72>

08013754 <__mcmp>:
 8013754:	6903      	ldr	r3, [r0, #16]
 8013756:	690a      	ldr	r2, [r1, #16]
 8013758:	1a9b      	subs	r3, r3, r2
 801375a:	b530      	push	{r4, r5, lr}
 801375c:	d10c      	bne.n	8013778 <__mcmp+0x24>
 801375e:	0092      	lsls	r2, r2, #2
 8013760:	3014      	adds	r0, #20
 8013762:	3114      	adds	r1, #20
 8013764:	1884      	adds	r4, r0, r2
 8013766:	4411      	add	r1, r2
 8013768:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801376c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013770:	4295      	cmp	r5, r2
 8013772:	d003      	beq.n	801377c <__mcmp+0x28>
 8013774:	d305      	bcc.n	8013782 <__mcmp+0x2e>
 8013776:	2301      	movs	r3, #1
 8013778:	4618      	mov	r0, r3
 801377a:	bd30      	pop	{r4, r5, pc}
 801377c:	42a0      	cmp	r0, r4
 801377e:	d3f3      	bcc.n	8013768 <__mcmp+0x14>
 8013780:	e7fa      	b.n	8013778 <__mcmp+0x24>
 8013782:	f04f 33ff 	mov.w	r3, #4294967295
 8013786:	e7f7      	b.n	8013778 <__mcmp+0x24>

08013788 <__mdiff>:
 8013788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801378c:	460d      	mov	r5, r1
 801378e:	4607      	mov	r7, r0
 8013790:	4611      	mov	r1, r2
 8013792:	4628      	mov	r0, r5
 8013794:	4614      	mov	r4, r2
 8013796:	f7ff ffdd 	bl	8013754 <__mcmp>
 801379a:	1e06      	subs	r6, r0, #0
 801379c:	d108      	bne.n	80137b0 <__mdiff+0x28>
 801379e:	4631      	mov	r1, r6
 80137a0:	4638      	mov	r0, r7
 80137a2:	f7ff fdc1 	bl	8013328 <_Balloc>
 80137a6:	2301      	movs	r3, #1
 80137a8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80137ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80137b0:	bfa4      	itt	ge
 80137b2:	4623      	movge	r3, r4
 80137b4:	462c      	movge	r4, r5
 80137b6:	4638      	mov	r0, r7
 80137b8:	6861      	ldr	r1, [r4, #4]
 80137ba:	bfa6      	itte	ge
 80137bc:	461d      	movge	r5, r3
 80137be:	2600      	movge	r6, #0
 80137c0:	2601      	movlt	r6, #1
 80137c2:	f7ff fdb1 	bl	8013328 <_Balloc>
 80137c6:	692b      	ldr	r3, [r5, #16]
 80137c8:	60c6      	str	r6, [r0, #12]
 80137ca:	6926      	ldr	r6, [r4, #16]
 80137cc:	f105 0914 	add.w	r9, r5, #20
 80137d0:	f104 0214 	add.w	r2, r4, #20
 80137d4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80137d8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80137dc:	f100 0514 	add.w	r5, r0, #20
 80137e0:	f04f 0e00 	mov.w	lr, #0
 80137e4:	f852 ab04 	ldr.w	sl, [r2], #4
 80137e8:	f859 4b04 	ldr.w	r4, [r9], #4
 80137ec:	fa1e f18a 	uxtah	r1, lr, sl
 80137f0:	b2a3      	uxth	r3, r4
 80137f2:	1ac9      	subs	r1, r1, r3
 80137f4:	0c23      	lsrs	r3, r4, #16
 80137f6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80137fa:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80137fe:	b289      	uxth	r1, r1
 8013800:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8013804:	45c8      	cmp	r8, r9
 8013806:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801380a:	4694      	mov	ip, r2
 801380c:	f845 3b04 	str.w	r3, [r5], #4
 8013810:	d8e8      	bhi.n	80137e4 <__mdiff+0x5c>
 8013812:	45bc      	cmp	ip, r7
 8013814:	d304      	bcc.n	8013820 <__mdiff+0x98>
 8013816:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801381a:	b183      	cbz	r3, 801383e <__mdiff+0xb6>
 801381c:	6106      	str	r6, [r0, #16]
 801381e:	e7c5      	b.n	80137ac <__mdiff+0x24>
 8013820:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013824:	fa1e f381 	uxtah	r3, lr, r1
 8013828:	141a      	asrs	r2, r3, #16
 801382a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801382e:	b29b      	uxth	r3, r3
 8013830:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013834:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8013838:	f845 3b04 	str.w	r3, [r5], #4
 801383c:	e7e9      	b.n	8013812 <__mdiff+0x8a>
 801383e:	3e01      	subs	r6, #1
 8013840:	e7e9      	b.n	8013816 <__mdiff+0x8e>

08013842 <__d2b>:
 8013842:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013846:	460e      	mov	r6, r1
 8013848:	2101      	movs	r1, #1
 801384a:	ec59 8b10 	vmov	r8, r9, d0
 801384e:	4615      	mov	r5, r2
 8013850:	f7ff fd6a 	bl	8013328 <_Balloc>
 8013854:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8013858:	4607      	mov	r7, r0
 801385a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801385e:	bb34      	cbnz	r4, 80138ae <__d2b+0x6c>
 8013860:	9301      	str	r3, [sp, #4]
 8013862:	f1b8 0300 	subs.w	r3, r8, #0
 8013866:	d027      	beq.n	80138b8 <__d2b+0x76>
 8013868:	a802      	add	r0, sp, #8
 801386a:	f840 3d08 	str.w	r3, [r0, #-8]!
 801386e:	f7ff fe00 	bl	8013472 <__lo0bits>
 8013872:	9900      	ldr	r1, [sp, #0]
 8013874:	b1f0      	cbz	r0, 80138b4 <__d2b+0x72>
 8013876:	9a01      	ldr	r2, [sp, #4]
 8013878:	f1c0 0320 	rsb	r3, r0, #32
 801387c:	fa02 f303 	lsl.w	r3, r2, r3
 8013880:	430b      	orrs	r3, r1
 8013882:	40c2      	lsrs	r2, r0
 8013884:	617b      	str	r3, [r7, #20]
 8013886:	9201      	str	r2, [sp, #4]
 8013888:	9b01      	ldr	r3, [sp, #4]
 801388a:	61bb      	str	r3, [r7, #24]
 801388c:	2b00      	cmp	r3, #0
 801388e:	bf14      	ite	ne
 8013890:	2102      	movne	r1, #2
 8013892:	2101      	moveq	r1, #1
 8013894:	6139      	str	r1, [r7, #16]
 8013896:	b1c4      	cbz	r4, 80138ca <__d2b+0x88>
 8013898:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801389c:	4404      	add	r4, r0
 801389e:	6034      	str	r4, [r6, #0]
 80138a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80138a4:	6028      	str	r0, [r5, #0]
 80138a6:	4638      	mov	r0, r7
 80138a8:	b003      	add	sp, #12
 80138aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80138ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80138b2:	e7d5      	b.n	8013860 <__d2b+0x1e>
 80138b4:	6179      	str	r1, [r7, #20]
 80138b6:	e7e7      	b.n	8013888 <__d2b+0x46>
 80138b8:	a801      	add	r0, sp, #4
 80138ba:	f7ff fdda 	bl	8013472 <__lo0bits>
 80138be:	9b01      	ldr	r3, [sp, #4]
 80138c0:	617b      	str	r3, [r7, #20]
 80138c2:	2101      	movs	r1, #1
 80138c4:	6139      	str	r1, [r7, #16]
 80138c6:	3020      	adds	r0, #32
 80138c8:	e7e5      	b.n	8013896 <__d2b+0x54>
 80138ca:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80138ce:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80138d2:	6030      	str	r0, [r6, #0]
 80138d4:	6918      	ldr	r0, [r3, #16]
 80138d6:	f7ff fdad 	bl	8013434 <__hi0bits>
 80138da:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80138de:	e7e1      	b.n	80138a4 <__d2b+0x62>

080138e0 <_calloc_r>:
 80138e0:	b538      	push	{r3, r4, r5, lr}
 80138e2:	fb02 f401 	mul.w	r4, r2, r1
 80138e6:	4621      	mov	r1, r4
 80138e8:	f7fe faa4 	bl	8011e34 <_malloc_r>
 80138ec:	4605      	mov	r5, r0
 80138ee:	b118      	cbz	r0, 80138f8 <_calloc_r+0x18>
 80138f0:	4622      	mov	r2, r4
 80138f2:	2100      	movs	r1, #0
 80138f4:	f7fe fa95 	bl	8011e22 <memset>
 80138f8:	4628      	mov	r0, r5
 80138fa:	bd38      	pop	{r3, r4, r5, pc}

080138fc <_free_r>:
 80138fc:	b538      	push	{r3, r4, r5, lr}
 80138fe:	4605      	mov	r5, r0
 8013900:	2900      	cmp	r1, #0
 8013902:	d045      	beq.n	8013990 <_free_r+0x94>
 8013904:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013908:	1f0c      	subs	r4, r1, #4
 801390a:	2b00      	cmp	r3, #0
 801390c:	bfb8      	it	lt
 801390e:	18e4      	addlt	r4, r4, r3
 8013910:	f7ff fd08 	bl	8013324 <__malloc_lock>
 8013914:	4a1f      	ldr	r2, [pc, #124]	; (8013994 <_free_r+0x98>)
 8013916:	6813      	ldr	r3, [r2, #0]
 8013918:	4610      	mov	r0, r2
 801391a:	b933      	cbnz	r3, 801392a <_free_r+0x2e>
 801391c:	6063      	str	r3, [r4, #4]
 801391e:	6014      	str	r4, [r2, #0]
 8013920:	4628      	mov	r0, r5
 8013922:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013926:	f7ff bcfe 	b.w	8013326 <__malloc_unlock>
 801392a:	42a3      	cmp	r3, r4
 801392c:	d90c      	bls.n	8013948 <_free_r+0x4c>
 801392e:	6821      	ldr	r1, [r4, #0]
 8013930:	1862      	adds	r2, r4, r1
 8013932:	4293      	cmp	r3, r2
 8013934:	bf04      	itt	eq
 8013936:	681a      	ldreq	r2, [r3, #0]
 8013938:	685b      	ldreq	r3, [r3, #4]
 801393a:	6063      	str	r3, [r4, #4]
 801393c:	bf04      	itt	eq
 801393e:	1852      	addeq	r2, r2, r1
 8013940:	6022      	streq	r2, [r4, #0]
 8013942:	6004      	str	r4, [r0, #0]
 8013944:	e7ec      	b.n	8013920 <_free_r+0x24>
 8013946:	4613      	mov	r3, r2
 8013948:	685a      	ldr	r2, [r3, #4]
 801394a:	b10a      	cbz	r2, 8013950 <_free_r+0x54>
 801394c:	42a2      	cmp	r2, r4
 801394e:	d9fa      	bls.n	8013946 <_free_r+0x4a>
 8013950:	6819      	ldr	r1, [r3, #0]
 8013952:	1858      	adds	r0, r3, r1
 8013954:	42a0      	cmp	r0, r4
 8013956:	d10b      	bne.n	8013970 <_free_r+0x74>
 8013958:	6820      	ldr	r0, [r4, #0]
 801395a:	4401      	add	r1, r0
 801395c:	1858      	adds	r0, r3, r1
 801395e:	4282      	cmp	r2, r0
 8013960:	6019      	str	r1, [r3, #0]
 8013962:	d1dd      	bne.n	8013920 <_free_r+0x24>
 8013964:	6810      	ldr	r0, [r2, #0]
 8013966:	6852      	ldr	r2, [r2, #4]
 8013968:	605a      	str	r2, [r3, #4]
 801396a:	4401      	add	r1, r0
 801396c:	6019      	str	r1, [r3, #0]
 801396e:	e7d7      	b.n	8013920 <_free_r+0x24>
 8013970:	d902      	bls.n	8013978 <_free_r+0x7c>
 8013972:	230c      	movs	r3, #12
 8013974:	602b      	str	r3, [r5, #0]
 8013976:	e7d3      	b.n	8013920 <_free_r+0x24>
 8013978:	6820      	ldr	r0, [r4, #0]
 801397a:	1821      	adds	r1, r4, r0
 801397c:	428a      	cmp	r2, r1
 801397e:	bf04      	itt	eq
 8013980:	6811      	ldreq	r1, [r2, #0]
 8013982:	6852      	ldreq	r2, [r2, #4]
 8013984:	6062      	str	r2, [r4, #4]
 8013986:	bf04      	itt	eq
 8013988:	1809      	addeq	r1, r1, r0
 801398a:	6021      	streq	r1, [r4, #0]
 801398c:	605c      	str	r4, [r3, #4]
 801398e:	e7c7      	b.n	8013920 <_free_r+0x24>
 8013990:	bd38      	pop	{r3, r4, r5, pc}
 8013992:	bf00      	nop
 8013994:	20004ca8 	.word	0x20004ca8

08013998 <__ascii_mbtowc>:
 8013998:	b082      	sub	sp, #8
 801399a:	b901      	cbnz	r1, 801399e <__ascii_mbtowc+0x6>
 801399c:	a901      	add	r1, sp, #4
 801399e:	b142      	cbz	r2, 80139b2 <__ascii_mbtowc+0x1a>
 80139a0:	b14b      	cbz	r3, 80139b6 <__ascii_mbtowc+0x1e>
 80139a2:	7813      	ldrb	r3, [r2, #0]
 80139a4:	600b      	str	r3, [r1, #0]
 80139a6:	7812      	ldrb	r2, [r2, #0]
 80139a8:	1c10      	adds	r0, r2, #0
 80139aa:	bf18      	it	ne
 80139ac:	2001      	movne	r0, #1
 80139ae:	b002      	add	sp, #8
 80139b0:	4770      	bx	lr
 80139b2:	4610      	mov	r0, r2
 80139b4:	e7fb      	b.n	80139ae <__ascii_mbtowc+0x16>
 80139b6:	f06f 0001 	mvn.w	r0, #1
 80139ba:	e7f8      	b.n	80139ae <__ascii_mbtowc+0x16>

080139bc <__ascii_wctomb>:
 80139bc:	b149      	cbz	r1, 80139d2 <__ascii_wctomb+0x16>
 80139be:	2aff      	cmp	r2, #255	; 0xff
 80139c0:	bf85      	ittet	hi
 80139c2:	238a      	movhi	r3, #138	; 0x8a
 80139c4:	6003      	strhi	r3, [r0, #0]
 80139c6:	700a      	strbls	r2, [r1, #0]
 80139c8:	f04f 30ff 	movhi.w	r0, #4294967295
 80139cc:	bf98      	it	ls
 80139ce:	2001      	movls	r0, #1
 80139d0:	4770      	bx	lr
 80139d2:	4608      	mov	r0, r1
 80139d4:	4770      	bx	lr
	...

080139d8 <pow>:
 80139d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139dc:	ed2d 8b04 	vpush	{d8-d9}
 80139e0:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8013cb4 <pow+0x2dc>
 80139e4:	b08d      	sub	sp, #52	; 0x34
 80139e6:	ec57 6b10 	vmov	r6, r7, d0
 80139ea:	ec55 4b11 	vmov	r4, r5, d1
 80139ee:	f000 f963 	bl	8013cb8 <__ieee754_pow>
 80139f2:	f999 3000 	ldrsb.w	r3, [r9]
 80139f6:	9300      	str	r3, [sp, #0]
 80139f8:	3301      	adds	r3, #1
 80139fa:	eeb0 8a40 	vmov.f32	s16, s0
 80139fe:	eef0 8a60 	vmov.f32	s17, s1
 8013a02:	46c8      	mov	r8, r9
 8013a04:	d05f      	beq.n	8013ac6 <pow+0xee>
 8013a06:	4622      	mov	r2, r4
 8013a08:	462b      	mov	r3, r5
 8013a0a:	4620      	mov	r0, r4
 8013a0c:	4629      	mov	r1, r5
 8013a0e:	f7ed f845 	bl	8000a9c <__aeabi_dcmpun>
 8013a12:	4683      	mov	fp, r0
 8013a14:	2800      	cmp	r0, #0
 8013a16:	d156      	bne.n	8013ac6 <pow+0xee>
 8013a18:	4632      	mov	r2, r6
 8013a1a:	463b      	mov	r3, r7
 8013a1c:	4630      	mov	r0, r6
 8013a1e:	4639      	mov	r1, r7
 8013a20:	f7ed f83c 	bl	8000a9c <__aeabi_dcmpun>
 8013a24:	9001      	str	r0, [sp, #4]
 8013a26:	b1e8      	cbz	r0, 8013a64 <pow+0x8c>
 8013a28:	2200      	movs	r2, #0
 8013a2a:	2300      	movs	r3, #0
 8013a2c:	4620      	mov	r0, r4
 8013a2e:	4629      	mov	r1, r5
 8013a30:	f7ed f802 	bl	8000a38 <__aeabi_dcmpeq>
 8013a34:	2800      	cmp	r0, #0
 8013a36:	d046      	beq.n	8013ac6 <pow+0xee>
 8013a38:	2301      	movs	r3, #1
 8013a3a:	9302      	str	r3, [sp, #8]
 8013a3c:	4b96      	ldr	r3, [pc, #600]	; (8013c98 <pow+0x2c0>)
 8013a3e:	9303      	str	r3, [sp, #12]
 8013a40:	4b96      	ldr	r3, [pc, #600]	; (8013c9c <pow+0x2c4>)
 8013a42:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8013a46:	2200      	movs	r2, #0
 8013a48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013a4c:	9b00      	ldr	r3, [sp, #0]
 8013a4e:	2b02      	cmp	r3, #2
 8013a50:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013a54:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013a58:	d033      	beq.n	8013ac2 <pow+0xea>
 8013a5a:	a802      	add	r0, sp, #8
 8013a5c:	f000 fefb 	bl	8014856 <matherr>
 8013a60:	bb48      	cbnz	r0, 8013ab6 <pow+0xde>
 8013a62:	e05d      	b.n	8013b20 <pow+0x148>
 8013a64:	f04f 0a00 	mov.w	sl, #0
 8013a68:	f04f 0b00 	mov.w	fp, #0
 8013a6c:	4652      	mov	r2, sl
 8013a6e:	465b      	mov	r3, fp
 8013a70:	4630      	mov	r0, r6
 8013a72:	4639      	mov	r1, r7
 8013a74:	f7ec ffe0 	bl	8000a38 <__aeabi_dcmpeq>
 8013a78:	ec4b ab19 	vmov	d9, sl, fp
 8013a7c:	2800      	cmp	r0, #0
 8013a7e:	d054      	beq.n	8013b2a <pow+0x152>
 8013a80:	4652      	mov	r2, sl
 8013a82:	465b      	mov	r3, fp
 8013a84:	4620      	mov	r0, r4
 8013a86:	4629      	mov	r1, r5
 8013a88:	f7ec ffd6 	bl	8000a38 <__aeabi_dcmpeq>
 8013a8c:	4680      	mov	r8, r0
 8013a8e:	b318      	cbz	r0, 8013ad8 <pow+0x100>
 8013a90:	2301      	movs	r3, #1
 8013a92:	9302      	str	r3, [sp, #8]
 8013a94:	4b80      	ldr	r3, [pc, #512]	; (8013c98 <pow+0x2c0>)
 8013a96:	9303      	str	r3, [sp, #12]
 8013a98:	9b01      	ldr	r3, [sp, #4]
 8013a9a:	930a      	str	r3, [sp, #40]	; 0x28
 8013a9c:	9b00      	ldr	r3, [sp, #0]
 8013a9e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013aa2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013aa6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d0d5      	beq.n	8013a5a <pow+0x82>
 8013aae:	4b7b      	ldr	r3, [pc, #492]	; (8013c9c <pow+0x2c4>)
 8013ab0:	2200      	movs	r2, #0
 8013ab2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013ab6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013ab8:	b11b      	cbz	r3, 8013ac2 <pow+0xea>
 8013aba:	f7fe f97d 	bl	8011db8 <__errno>
 8013abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013ac0:	6003      	str	r3, [r0, #0]
 8013ac2:	ed9d 8b08 	vldr	d8, [sp, #32]
 8013ac6:	eeb0 0a48 	vmov.f32	s0, s16
 8013aca:	eef0 0a68 	vmov.f32	s1, s17
 8013ace:	b00d      	add	sp, #52	; 0x34
 8013ad0:	ecbd 8b04 	vpop	{d8-d9}
 8013ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ad8:	ec45 4b10 	vmov	d0, r4, r5
 8013adc:	f000 feb3 	bl	8014846 <finite>
 8013ae0:	2800      	cmp	r0, #0
 8013ae2:	d0f0      	beq.n	8013ac6 <pow+0xee>
 8013ae4:	4652      	mov	r2, sl
 8013ae6:	465b      	mov	r3, fp
 8013ae8:	4620      	mov	r0, r4
 8013aea:	4629      	mov	r1, r5
 8013aec:	f7ec ffae 	bl	8000a4c <__aeabi_dcmplt>
 8013af0:	2800      	cmp	r0, #0
 8013af2:	d0e8      	beq.n	8013ac6 <pow+0xee>
 8013af4:	2301      	movs	r3, #1
 8013af6:	9302      	str	r3, [sp, #8]
 8013af8:	4b67      	ldr	r3, [pc, #412]	; (8013c98 <pow+0x2c0>)
 8013afa:	9303      	str	r3, [sp, #12]
 8013afc:	f999 3000 	ldrsb.w	r3, [r9]
 8013b00:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8013b04:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013b08:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013b0c:	b913      	cbnz	r3, 8013b14 <pow+0x13c>
 8013b0e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8013b12:	e7a2      	b.n	8013a5a <pow+0x82>
 8013b14:	4962      	ldr	r1, [pc, #392]	; (8013ca0 <pow+0x2c8>)
 8013b16:	2000      	movs	r0, #0
 8013b18:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013b1c:	2b02      	cmp	r3, #2
 8013b1e:	d19c      	bne.n	8013a5a <pow+0x82>
 8013b20:	f7fe f94a 	bl	8011db8 <__errno>
 8013b24:	2321      	movs	r3, #33	; 0x21
 8013b26:	6003      	str	r3, [r0, #0]
 8013b28:	e7c5      	b.n	8013ab6 <pow+0xde>
 8013b2a:	eeb0 0a48 	vmov.f32	s0, s16
 8013b2e:	eef0 0a68 	vmov.f32	s1, s17
 8013b32:	f000 fe88 	bl	8014846 <finite>
 8013b36:	9000      	str	r0, [sp, #0]
 8013b38:	2800      	cmp	r0, #0
 8013b3a:	f040 8081 	bne.w	8013c40 <pow+0x268>
 8013b3e:	ec47 6b10 	vmov	d0, r6, r7
 8013b42:	f000 fe80 	bl	8014846 <finite>
 8013b46:	2800      	cmp	r0, #0
 8013b48:	d07a      	beq.n	8013c40 <pow+0x268>
 8013b4a:	ec45 4b10 	vmov	d0, r4, r5
 8013b4e:	f000 fe7a 	bl	8014846 <finite>
 8013b52:	2800      	cmp	r0, #0
 8013b54:	d074      	beq.n	8013c40 <pow+0x268>
 8013b56:	ec53 2b18 	vmov	r2, r3, d8
 8013b5a:	ee18 0a10 	vmov	r0, s16
 8013b5e:	4619      	mov	r1, r3
 8013b60:	f7ec ff9c 	bl	8000a9c <__aeabi_dcmpun>
 8013b64:	f999 9000 	ldrsb.w	r9, [r9]
 8013b68:	4b4b      	ldr	r3, [pc, #300]	; (8013c98 <pow+0x2c0>)
 8013b6a:	b1b0      	cbz	r0, 8013b9a <pow+0x1c2>
 8013b6c:	2201      	movs	r2, #1
 8013b6e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013b72:	9b00      	ldr	r3, [sp, #0]
 8013b74:	930a      	str	r3, [sp, #40]	; 0x28
 8013b76:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013b7a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013b7e:	f1b9 0f00 	cmp.w	r9, #0
 8013b82:	d0c4      	beq.n	8013b0e <pow+0x136>
 8013b84:	4652      	mov	r2, sl
 8013b86:	465b      	mov	r3, fp
 8013b88:	4650      	mov	r0, sl
 8013b8a:	4659      	mov	r1, fp
 8013b8c:	f7ec fe16 	bl	80007bc <__aeabi_ddiv>
 8013b90:	f1b9 0f02 	cmp.w	r9, #2
 8013b94:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013b98:	e7c1      	b.n	8013b1e <pow+0x146>
 8013b9a:	2203      	movs	r2, #3
 8013b9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013ba0:	900a      	str	r0, [sp, #40]	; 0x28
 8013ba2:	4629      	mov	r1, r5
 8013ba4:	4620      	mov	r0, r4
 8013ba6:	2200      	movs	r2, #0
 8013ba8:	4b3e      	ldr	r3, [pc, #248]	; (8013ca4 <pow+0x2cc>)
 8013baa:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013bae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013bb2:	f7ec fcd9 	bl	8000568 <__aeabi_dmul>
 8013bb6:	4604      	mov	r4, r0
 8013bb8:	460d      	mov	r5, r1
 8013bba:	f1b9 0f00 	cmp.w	r9, #0
 8013bbe:	d124      	bne.n	8013c0a <pow+0x232>
 8013bc0:	4b39      	ldr	r3, [pc, #228]	; (8013ca8 <pow+0x2d0>)
 8013bc2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8013bc6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013bca:	4630      	mov	r0, r6
 8013bcc:	4652      	mov	r2, sl
 8013bce:	465b      	mov	r3, fp
 8013bd0:	4639      	mov	r1, r7
 8013bd2:	f7ec ff3b 	bl	8000a4c <__aeabi_dcmplt>
 8013bd6:	2800      	cmp	r0, #0
 8013bd8:	d056      	beq.n	8013c88 <pow+0x2b0>
 8013bda:	ec45 4b10 	vmov	d0, r4, r5
 8013bde:	f000 fe47 	bl	8014870 <rint>
 8013be2:	4622      	mov	r2, r4
 8013be4:	462b      	mov	r3, r5
 8013be6:	ec51 0b10 	vmov	r0, r1, d0
 8013bea:	f7ec ff25 	bl	8000a38 <__aeabi_dcmpeq>
 8013bee:	b920      	cbnz	r0, 8013bfa <pow+0x222>
 8013bf0:	4b2e      	ldr	r3, [pc, #184]	; (8013cac <pow+0x2d4>)
 8013bf2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8013bf6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013bfa:	f998 3000 	ldrsb.w	r3, [r8]
 8013bfe:	2b02      	cmp	r3, #2
 8013c00:	d142      	bne.n	8013c88 <pow+0x2b0>
 8013c02:	f7fe f8d9 	bl	8011db8 <__errno>
 8013c06:	2322      	movs	r3, #34	; 0x22
 8013c08:	e78d      	b.n	8013b26 <pow+0x14e>
 8013c0a:	4b29      	ldr	r3, [pc, #164]	; (8013cb0 <pow+0x2d8>)
 8013c0c:	2200      	movs	r2, #0
 8013c0e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013c12:	4630      	mov	r0, r6
 8013c14:	4652      	mov	r2, sl
 8013c16:	465b      	mov	r3, fp
 8013c18:	4639      	mov	r1, r7
 8013c1a:	f7ec ff17 	bl	8000a4c <__aeabi_dcmplt>
 8013c1e:	2800      	cmp	r0, #0
 8013c20:	d0eb      	beq.n	8013bfa <pow+0x222>
 8013c22:	ec45 4b10 	vmov	d0, r4, r5
 8013c26:	f000 fe23 	bl	8014870 <rint>
 8013c2a:	4622      	mov	r2, r4
 8013c2c:	462b      	mov	r3, r5
 8013c2e:	ec51 0b10 	vmov	r0, r1, d0
 8013c32:	f7ec ff01 	bl	8000a38 <__aeabi_dcmpeq>
 8013c36:	2800      	cmp	r0, #0
 8013c38:	d1df      	bne.n	8013bfa <pow+0x222>
 8013c3a:	2200      	movs	r2, #0
 8013c3c:	4b18      	ldr	r3, [pc, #96]	; (8013ca0 <pow+0x2c8>)
 8013c3e:	e7da      	b.n	8013bf6 <pow+0x21e>
 8013c40:	2200      	movs	r2, #0
 8013c42:	2300      	movs	r3, #0
 8013c44:	ec51 0b18 	vmov	r0, r1, d8
 8013c48:	f7ec fef6 	bl	8000a38 <__aeabi_dcmpeq>
 8013c4c:	2800      	cmp	r0, #0
 8013c4e:	f43f af3a 	beq.w	8013ac6 <pow+0xee>
 8013c52:	ec47 6b10 	vmov	d0, r6, r7
 8013c56:	f000 fdf6 	bl	8014846 <finite>
 8013c5a:	2800      	cmp	r0, #0
 8013c5c:	f43f af33 	beq.w	8013ac6 <pow+0xee>
 8013c60:	ec45 4b10 	vmov	d0, r4, r5
 8013c64:	f000 fdef 	bl	8014846 <finite>
 8013c68:	2800      	cmp	r0, #0
 8013c6a:	f43f af2c 	beq.w	8013ac6 <pow+0xee>
 8013c6e:	2304      	movs	r3, #4
 8013c70:	9302      	str	r3, [sp, #8]
 8013c72:	4b09      	ldr	r3, [pc, #36]	; (8013c98 <pow+0x2c0>)
 8013c74:	9303      	str	r3, [sp, #12]
 8013c76:	2300      	movs	r3, #0
 8013c78:	930a      	str	r3, [sp, #40]	; 0x28
 8013c7a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013c7e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8013c82:	ed8d 9b08 	vstr	d9, [sp, #32]
 8013c86:	e7b8      	b.n	8013bfa <pow+0x222>
 8013c88:	a802      	add	r0, sp, #8
 8013c8a:	f000 fde4 	bl	8014856 <matherr>
 8013c8e:	2800      	cmp	r0, #0
 8013c90:	f47f af11 	bne.w	8013ab6 <pow+0xde>
 8013c94:	e7b5      	b.n	8013c02 <pow+0x22a>
 8013c96:	bf00      	nop
 8013c98:	0801564f 	.word	0x0801564f
 8013c9c:	3ff00000 	.word	0x3ff00000
 8013ca0:	fff00000 	.word	0xfff00000
 8013ca4:	3fe00000 	.word	0x3fe00000
 8013ca8:	47efffff 	.word	0x47efffff
 8013cac:	c7efffff 	.word	0xc7efffff
 8013cb0:	7ff00000 	.word	0x7ff00000
 8013cb4:	200001e8 	.word	0x200001e8

08013cb8 <__ieee754_pow>:
 8013cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cbc:	b091      	sub	sp, #68	; 0x44
 8013cbe:	ed8d 1b00 	vstr	d1, [sp]
 8013cc2:	e9dd 2900 	ldrd	r2, r9, [sp]
 8013cc6:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8013cca:	ea58 0302 	orrs.w	r3, r8, r2
 8013cce:	ec57 6b10 	vmov	r6, r7, d0
 8013cd2:	f000 84be 	beq.w	8014652 <__ieee754_pow+0x99a>
 8013cd6:	4b7a      	ldr	r3, [pc, #488]	; (8013ec0 <__ieee754_pow+0x208>)
 8013cd8:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8013cdc:	429c      	cmp	r4, r3
 8013cde:	463d      	mov	r5, r7
 8013ce0:	ee10 aa10 	vmov	sl, s0
 8013ce4:	dc09      	bgt.n	8013cfa <__ieee754_pow+0x42>
 8013ce6:	d103      	bne.n	8013cf0 <__ieee754_pow+0x38>
 8013ce8:	b93e      	cbnz	r6, 8013cfa <__ieee754_pow+0x42>
 8013cea:	45a0      	cmp	r8, r4
 8013cec:	dc0d      	bgt.n	8013d0a <__ieee754_pow+0x52>
 8013cee:	e001      	b.n	8013cf4 <__ieee754_pow+0x3c>
 8013cf0:	4598      	cmp	r8, r3
 8013cf2:	dc02      	bgt.n	8013cfa <__ieee754_pow+0x42>
 8013cf4:	4598      	cmp	r8, r3
 8013cf6:	d10e      	bne.n	8013d16 <__ieee754_pow+0x5e>
 8013cf8:	b16a      	cbz	r2, 8013d16 <__ieee754_pow+0x5e>
 8013cfa:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013cfe:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013d02:	ea54 030a 	orrs.w	r3, r4, sl
 8013d06:	f000 84a4 	beq.w	8014652 <__ieee754_pow+0x99a>
 8013d0a:	486e      	ldr	r0, [pc, #440]	; (8013ec4 <__ieee754_pow+0x20c>)
 8013d0c:	b011      	add	sp, #68	; 0x44
 8013d0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d12:	f000 bda5 	b.w	8014860 <nan>
 8013d16:	2d00      	cmp	r5, #0
 8013d18:	da53      	bge.n	8013dc2 <__ieee754_pow+0x10a>
 8013d1a:	4b6b      	ldr	r3, [pc, #428]	; (8013ec8 <__ieee754_pow+0x210>)
 8013d1c:	4598      	cmp	r8, r3
 8013d1e:	dc4d      	bgt.n	8013dbc <__ieee754_pow+0x104>
 8013d20:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8013d24:	4598      	cmp	r8, r3
 8013d26:	dd4c      	ble.n	8013dc2 <__ieee754_pow+0x10a>
 8013d28:	ea4f 5328 	mov.w	r3, r8, asr #20
 8013d2c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013d30:	2b14      	cmp	r3, #20
 8013d32:	dd26      	ble.n	8013d82 <__ieee754_pow+0xca>
 8013d34:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8013d38:	fa22 f103 	lsr.w	r1, r2, r3
 8013d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8013d40:	4293      	cmp	r3, r2
 8013d42:	d13e      	bne.n	8013dc2 <__ieee754_pow+0x10a>
 8013d44:	f001 0101 	and.w	r1, r1, #1
 8013d48:	f1c1 0b02 	rsb	fp, r1, #2
 8013d4c:	2a00      	cmp	r2, #0
 8013d4e:	d15b      	bne.n	8013e08 <__ieee754_pow+0x150>
 8013d50:	4b5b      	ldr	r3, [pc, #364]	; (8013ec0 <__ieee754_pow+0x208>)
 8013d52:	4598      	cmp	r8, r3
 8013d54:	d124      	bne.n	8013da0 <__ieee754_pow+0xe8>
 8013d56:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8013d5a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8013d5e:	ea53 030a 	orrs.w	r3, r3, sl
 8013d62:	f000 8476 	beq.w	8014652 <__ieee754_pow+0x99a>
 8013d66:	4b59      	ldr	r3, [pc, #356]	; (8013ecc <__ieee754_pow+0x214>)
 8013d68:	429c      	cmp	r4, r3
 8013d6a:	dd2d      	ble.n	8013dc8 <__ieee754_pow+0x110>
 8013d6c:	f1b9 0f00 	cmp.w	r9, #0
 8013d70:	f280 8473 	bge.w	801465a <__ieee754_pow+0x9a2>
 8013d74:	2000      	movs	r0, #0
 8013d76:	2100      	movs	r1, #0
 8013d78:	ec41 0b10 	vmov	d0, r0, r1
 8013d7c:	b011      	add	sp, #68	; 0x44
 8013d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d82:	2a00      	cmp	r2, #0
 8013d84:	d13e      	bne.n	8013e04 <__ieee754_pow+0x14c>
 8013d86:	f1c3 0314 	rsb	r3, r3, #20
 8013d8a:	fa48 f103 	asr.w	r1, r8, r3
 8013d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8013d92:	4543      	cmp	r3, r8
 8013d94:	f040 8469 	bne.w	801466a <__ieee754_pow+0x9b2>
 8013d98:	f001 0101 	and.w	r1, r1, #1
 8013d9c:	f1c1 0b02 	rsb	fp, r1, #2
 8013da0:	4b4b      	ldr	r3, [pc, #300]	; (8013ed0 <__ieee754_pow+0x218>)
 8013da2:	4598      	cmp	r8, r3
 8013da4:	d118      	bne.n	8013dd8 <__ieee754_pow+0x120>
 8013da6:	f1b9 0f00 	cmp.w	r9, #0
 8013daa:	f280 845a 	bge.w	8014662 <__ieee754_pow+0x9aa>
 8013dae:	4948      	ldr	r1, [pc, #288]	; (8013ed0 <__ieee754_pow+0x218>)
 8013db0:	4632      	mov	r2, r6
 8013db2:	463b      	mov	r3, r7
 8013db4:	2000      	movs	r0, #0
 8013db6:	f7ec fd01 	bl	80007bc <__aeabi_ddiv>
 8013dba:	e7dd      	b.n	8013d78 <__ieee754_pow+0xc0>
 8013dbc:	f04f 0b02 	mov.w	fp, #2
 8013dc0:	e7c4      	b.n	8013d4c <__ieee754_pow+0x94>
 8013dc2:	f04f 0b00 	mov.w	fp, #0
 8013dc6:	e7c1      	b.n	8013d4c <__ieee754_pow+0x94>
 8013dc8:	f1b9 0f00 	cmp.w	r9, #0
 8013dcc:	dad2      	bge.n	8013d74 <__ieee754_pow+0xbc>
 8013dce:	e9dd 0300 	ldrd	r0, r3, [sp]
 8013dd2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8013dd6:	e7cf      	b.n	8013d78 <__ieee754_pow+0xc0>
 8013dd8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8013ddc:	d106      	bne.n	8013dec <__ieee754_pow+0x134>
 8013dde:	4632      	mov	r2, r6
 8013de0:	463b      	mov	r3, r7
 8013de2:	4610      	mov	r0, r2
 8013de4:	4619      	mov	r1, r3
 8013de6:	f7ec fbbf 	bl	8000568 <__aeabi_dmul>
 8013dea:	e7c5      	b.n	8013d78 <__ieee754_pow+0xc0>
 8013dec:	4b39      	ldr	r3, [pc, #228]	; (8013ed4 <__ieee754_pow+0x21c>)
 8013dee:	4599      	cmp	r9, r3
 8013df0:	d10a      	bne.n	8013e08 <__ieee754_pow+0x150>
 8013df2:	2d00      	cmp	r5, #0
 8013df4:	db08      	blt.n	8013e08 <__ieee754_pow+0x150>
 8013df6:	ec47 6b10 	vmov	d0, r6, r7
 8013dfa:	b011      	add	sp, #68	; 0x44
 8013dfc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e00:	f000 bc68 	b.w	80146d4 <__ieee754_sqrt>
 8013e04:	f04f 0b00 	mov.w	fp, #0
 8013e08:	ec47 6b10 	vmov	d0, r6, r7
 8013e0c:	f000 fd12 	bl	8014834 <fabs>
 8013e10:	ec51 0b10 	vmov	r0, r1, d0
 8013e14:	f1ba 0f00 	cmp.w	sl, #0
 8013e18:	d127      	bne.n	8013e6a <__ieee754_pow+0x1b2>
 8013e1a:	b124      	cbz	r4, 8013e26 <__ieee754_pow+0x16e>
 8013e1c:	4b2c      	ldr	r3, [pc, #176]	; (8013ed0 <__ieee754_pow+0x218>)
 8013e1e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8013e22:	429a      	cmp	r2, r3
 8013e24:	d121      	bne.n	8013e6a <__ieee754_pow+0x1b2>
 8013e26:	f1b9 0f00 	cmp.w	r9, #0
 8013e2a:	da05      	bge.n	8013e38 <__ieee754_pow+0x180>
 8013e2c:	4602      	mov	r2, r0
 8013e2e:	460b      	mov	r3, r1
 8013e30:	2000      	movs	r0, #0
 8013e32:	4927      	ldr	r1, [pc, #156]	; (8013ed0 <__ieee754_pow+0x218>)
 8013e34:	f7ec fcc2 	bl	80007bc <__aeabi_ddiv>
 8013e38:	2d00      	cmp	r5, #0
 8013e3a:	da9d      	bge.n	8013d78 <__ieee754_pow+0xc0>
 8013e3c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013e40:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013e44:	ea54 030b 	orrs.w	r3, r4, fp
 8013e48:	d108      	bne.n	8013e5c <__ieee754_pow+0x1a4>
 8013e4a:	4602      	mov	r2, r0
 8013e4c:	460b      	mov	r3, r1
 8013e4e:	4610      	mov	r0, r2
 8013e50:	4619      	mov	r1, r3
 8013e52:	f7ec f9d1 	bl	80001f8 <__aeabi_dsub>
 8013e56:	4602      	mov	r2, r0
 8013e58:	460b      	mov	r3, r1
 8013e5a:	e7ac      	b.n	8013db6 <__ieee754_pow+0xfe>
 8013e5c:	f1bb 0f01 	cmp.w	fp, #1
 8013e60:	d18a      	bne.n	8013d78 <__ieee754_pow+0xc0>
 8013e62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013e66:	4619      	mov	r1, r3
 8013e68:	e786      	b.n	8013d78 <__ieee754_pow+0xc0>
 8013e6a:	0fed      	lsrs	r5, r5, #31
 8013e6c:	1e6b      	subs	r3, r5, #1
 8013e6e:	930d      	str	r3, [sp, #52]	; 0x34
 8013e70:	ea5b 0303 	orrs.w	r3, fp, r3
 8013e74:	d102      	bne.n	8013e7c <__ieee754_pow+0x1c4>
 8013e76:	4632      	mov	r2, r6
 8013e78:	463b      	mov	r3, r7
 8013e7a:	e7e8      	b.n	8013e4e <__ieee754_pow+0x196>
 8013e7c:	4b16      	ldr	r3, [pc, #88]	; (8013ed8 <__ieee754_pow+0x220>)
 8013e7e:	4598      	cmp	r8, r3
 8013e80:	f340 80fe 	ble.w	8014080 <__ieee754_pow+0x3c8>
 8013e84:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8013e88:	4598      	cmp	r8, r3
 8013e8a:	dd0a      	ble.n	8013ea2 <__ieee754_pow+0x1ea>
 8013e8c:	4b0f      	ldr	r3, [pc, #60]	; (8013ecc <__ieee754_pow+0x214>)
 8013e8e:	429c      	cmp	r4, r3
 8013e90:	dc0d      	bgt.n	8013eae <__ieee754_pow+0x1f6>
 8013e92:	f1b9 0f00 	cmp.w	r9, #0
 8013e96:	f6bf af6d 	bge.w	8013d74 <__ieee754_pow+0xbc>
 8013e9a:	a307      	add	r3, pc, #28	; (adr r3, 8013eb8 <__ieee754_pow+0x200>)
 8013e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ea0:	e79f      	b.n	8013de2 <__ieee754_pow+0x12a>
 8013ea2:	4b0e      	ldr	r3, [pc, #56]	; (8013edc <__ieee754_pow+0x224>)
 8013ea4:	429c      	cmp	r4, r3
 8013ea6:	ddf4      	ble.n	8013e92 <__ieee754_pow+0x1da>
 8013ea8:	4b09      	ldr	r3, [pc, #36]	; (8013ed0 <__ieee754_pow+0x218>)
 8013eaa:	429c      	cmp	r4, r3
 8013eac:	dd18      	ble.n	8013ee0 <__ieee754_pow+0x228>
 8013eae:	f1b9 0f00 	cmp.w	r9, #0
 8013eb2:	dcf2      	bgt.n	8013e9a <__ieee754_pow+0x1e2>
 8013eb4:	e75e      	b.n	8013d74 <__ieee754_pow+0xbc>
 8013eb6:	bf00      	nop
 8013eb8:	8800759c 	.word	0x8800759c
 8013ebc:	7e37e43c 	.word	0x7e37e43c
 8013ec0:	7ff00000 	.word	0x7ff00000
 8013ec4:	0801554d 	.word	0x0801554d
 8013ec8:	433fffff 	.word	0x433fffff
 8013ecc:	3fefffff 	.word	0x3fefffff
 8013ed0:	3ff00000 	.word	0x3ff00000
 8013ed4:	3fe00000 	.word	0x3fe00000
 8013ed8:	41e00000 	.word	0x41e00000
 8013edc:	3feffffe 	.word	0x3feffffe
 8013ee0:	2200      	movs	r2, #0
 8013ee2:	4b63      	ldr	r3, [pc, #396]	; (8014070 <__ieee754_pow+0x3b8>)
 8013ee4:	f7ec f988 	bl	80001f8 <__aeabi_dsub>
 8013ee8:	a355      	add	r3, pc, #340	; (adr r3, 8014040 <__ieee754_pow+0x388>)
 8013eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013eee:	4604      	mov	r4, r0
 8013ef0:	460d      	mov	r5, r1
 8013ef2:	f7ec fb39 	bl	8000568 <__aeabi_dmul>
 8013ef6:	a354      	add	r3, pc, #336	; (adr r3, 8014048 <__ieee754_pow+0x390>)
 8013ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013efc:	4606      	mov	r6, r0
 8013efe:	460f      	mov	r7, r1
 8013f00:	4620      	mov	r0, r4
 8013f02:	4629      	mov	r1, r5
 8013f04:	f7ec fb30 	bl	8000568 <__aeabi_dmul>
 8013f08:	2200      	movs	r2, #0
 8013f0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013f0e:	4b59      	ldr	r3, [pc, #356]	; (8014074 <__ieee754_pow+0x3bc>)
 8013f10:	4620      	mov	r0, r4
 8013f12:	4629      	mov	r1, r5
 8013f14:	f7ec fb28 	bl	8000568 <__aeabi_dmul>
 8013f18:	4602      	mov	r2, r0
 8013f1a:	460b      	mov	r3, r1
 8013f1c:	a14c      	add	r1, pc, #304	; (adr r1, 8014050 <__ieee754_pow+0x398>)
 8013f1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013f22:	f7ec f969 	bl	80001f8 <__aeabi_dsub>
 8013f26:	4622      	mov	r2, r4
 8013f28:	462b      	mov	r3, r5
 8013f2a:	f7ec fb1d 	bl	8000568 <__aeabi_dmul>
 8013f2e:	4602      	mov	r2, r0
 8013f30:	460b      	mov	r3, r1
 8013f32:	2000      	movs	r0, #0
 8013f34:	4950      	ldr	r1, [pc, #320]	; (8014078 <__ieee754_pow+0x3c0>)
 8013f36:	f7ec f95f 	bl	80001f8 <__aeabi_dsub>
 8013f3a:	4622      	mov	r2, r4
 8013f3c:	462b      	mov	r3, r5
 8013f3e:	4680      	mov	r8, r0
 8013f40:	4689      	mov	r9, r1
 8013f42:	4620      	mov	r0, r4
 8013f44:	4629      	mov	r1, r5
 8013f46:	f7ec fb0f 	bl	8000568 <__aeabi_dmul>
 8013f4a:	4602      	mov	r2, r0
 8013f4c:	460b      	mov	r3, r1
 8013f4e:	4640      	mov	r0, r8
 8013f50:	4649      	mov	r1, r9
 8013f52:	f7ec fb09 	bl	8000568 <__aeabi_dmul>
 8013f56:	a340      	add	r3, pc, #256	; (adr r3, 8014058 <__ieee754_pow+0x3a0>)
 8013f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f5c:	f7ec fb04 	bl	8000568 <__aeabi_dmul>
 8013f60:	4602      	mov	r2, r0
 8013f62:	460b      	mov	r3, r1
 8013f64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013f68:	f7ec f946 	bl	80001f8 <__aeabi_dsub>
 8013f6c:	4602      	mov	r2, r0
 8013f6e:	460b      	mov	r3, r1
 8013f70:	4604      	mov	r4, r0
 8013f72:	460d      	mov	r5, r1
 8013f74:	4630      	mov	r0, r6
 8013f76:	4639      	mov	r1, r7
 8013f78:	f7ec f940 	bl	80001fc <__adddf3>
 8013f7c:	2000      	movs	r0, #0
 8013f7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013f82:	4632      	mov	r2, r6
 8013f84:	463b      	mov	r3, r7
 8013f86:	f7ec f937 	bl	80001f8 <__aeabi_dsub>
 8013f8a:	4602      	mov	r2, r0
 8013f8c:	460b      	mov	r3, r1
 8013f8e:	4620      	mov	r0, r4
 8013f90:	4629      	mov	r1, r5
 8013f92:	f7ec f931 	bl	80001f8 <__aeabi_dsub>
 8013f96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013f98:	f10b 33ff 	add.w	r3, fp, #4294967295
 8013f9c:	4313      	orrs	r3, r2
 8013f9e:	4606      	mov	r6, r0
 8013fa0:	460f      	mov	r7, r1
 8013fa2:	f040 81eb 	bne.w	801437c <__ieee754_pow+0x6c4>
 8013fa6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8014060 <__ieee754_pow+0x3a8>
 8013faa:	e9dd 4500 	ldrd	r4, r5, [sp]
 8013fae:	2400      	movs	r4, #0
 8013fb0:	4622      	mov	r2, r4
 8013fb2:	462b      	mov	r3, r5
 8013fb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013fb8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013fbc:	f7ec f91c 	bl	80001f8 <__aeabi_dsub>
 8013fc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013fc4:	f7ec fad0 	bl	8000568 <__aeabi_dmul>
 8013fc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013fcc:	4680      	mov	r8, r0
 8013fce:	4689      	mov	r9, r1
 8013fd0:	4630      	mov	r0, r6
 8013fd2:	4639      	mov	r1, r7
 8013fd4:	f7ec fac8 	bl	8000568 <__aeabi_dmul>
 8013fd8:	4602      	mov	r2, r0
 8013fda:	460b      	mov	r3, r1
 8013fdc:	4640      	mov	r0, r8
 8013fde:	4649      	mov	r1, r9
 8013fe0:	f7ec f90c 	bl	80001fc <__adddf3>
 8013fe4:	4622      	mov	r2, r4
 8013fe6:	462b      	mov	r3, r5
 8013fe8:	4680      	mov	r8, r0
 8013fea:	4689      	mov	r9, r1
 8013fec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013ff0:	f7ec faba 	bl	8000568 <__aeabi_dmul>
 8013ff4:	460b      	mov	r3, r1
 8013ff6:	4604      	mov	r4, r0
 8013ff8:	460d      	mov	r5, r1
 8013ffa:	4602      	mov	r2, r0
 8013ffc:	4649      	mov	r1, r9
 8013ffe:	4640      	mov	r0, r8
 8014000:	e9cd 4500 	strd	r4, r5, [sp]
 8014004:	f7ec f8fa 	bl	80001fc <__adddf3>
 8014008:	4b1c      	ldr	r3, [pc, #112]	; (801407c <__ieee754_pow+0x3c4>)
 801400a:	4299      	cmp	r1, r3
 801400c:	4606      	mov	r6, r0
 801400e:	460f      	mov	r7, r1
 8014010:	468b      	mov	fp, r1
 8014012:	f340 82f7 	ble.w	8014604 <__ieee754_pow+0x94c>
 8014016:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801401a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801401e:	4303      	orrs	r3, r0
 8014020:	f000 81ea 	beq.w	80143f8 <__ieee754_pow+0x740>
 8014024:	a310      	add	r3, pc, #64	; (adr r3, 8014068 <__ieee754_pow+0x3b0>)
 8014026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801402a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801402e:	f7ec fa9b 	bl	8000568 <__aeabi_dmul>
 8014032:	a30d      	add	r3, pc, #52	; (adr r3, 8014068 <__ieee754_pow+0x3b0>)
 8014034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014038:	e6d5      	b.n	8013de6 <__ieee754_pow+0x12e>
 801403a:	bf00      	nop
 801403c:	f3af 8000 	nop.w
 8014040:	60000000 	.word	0x60000000
 8014044:	3ff71547 	.word	0x3ff71547
 8014048:	f85ddf44 	.word	0xf85ddf44
 801404c:	3e54ae0b 	.word	0x3e54ae0b
 8014050:	55555555 	.word	0x55555555
 8014054:	3fd55555 	.word	0x3fd55555
 8014058:	652b82fe 	.word	0x652b82fe
 801405c:	3ff71547 	.word	0x3ff71547
 8014060:	00000000 	.word	0x00000000
 8014064:	bff00000 	.word	0xbff00000
 8014068:	8800759c 	.word	0x8800759c
 801406c:	7e37e43c 	.word	0x7e37e43c
 8014070:	3ff00000 	.word	0x3ff00000
 8014074:	3fd00000 	.word	0x3fd00000
 8014078:	3fe00000 	.word	0x3fe00000
 801407c:	408fffff 	.word	0x408fffff
 8014080:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8014084:	f04f 0200 	mov.w	r2, #0
 8014088:	da05      	bge.n	8014096 <__ieee754_pow+0x3de>
 801408a:	4bd3      	ldr	r3, [pc, #844]	; (80143d8 <__ieee754_pow+0x720>)
 801408c:	f7ec fa6c 	bl	8000568 <__aeabi_dmul>
 8014090:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8014094:	460c      	mov	r4, r1
 8014096:	1523      	asrs	r3, r4, #20
 8014098:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801409c:	4413      	add	r3, r2
 801409e:	9309      	str	r3, [sp, #36]	; 0x24
 80140a0:	4bce      	ldr	r3, [pc, #824]	; (80143dc <__ieee754_pow+0x724>)
 80140a2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80140a6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80140aa:	429c      	cmp	r4, r3
 80140ac:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80140b0:	dd08      	ble.n	80140c4 <__ieee754_pow+0x40c>
 80140b2:	4bcb      	ldr	r3, [pc, #812]	; (80143e0 <__ieee754_pow+0x728>)
 80140b4:	429c      	cmp	r4, r3
 80140b6:	f340 815e 	ble.w	8014376 <__ieee754_pow+0x6be>
 80140ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80140bc:	3301      	adds	r3, #1
 80140be:	9309      	str	r3, [sp, #36]	; 0x24
 80140c0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80140c4:	f04f 0a00 	mov.w	sl, #0
 80140c8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80140cc:	930c      	str	r3, [sp, #48]	; 0x30
 80140ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80140d0:	4bc4      	ldr	r3, [pc, #784]	; (80143e4 <__ieee754_pow+0x72c>)
 80140d2:	4413      	add	r3, r2
 80140d4:	ed93 7b00 	vldr	d7, [r3]
 80140d8:	4629      	mov	r1, r5
 80140da:	ec53 2b17 	vmov	r2, r3, d7
 80140de:	ed8d 7b06 	vstr	d7, [sp, #24]
 80140e2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80140e6:	f7ec f887 	bl	80001f8 <__aeabi_dsub>
 80140ea:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80140ee:	4606      	mov	r6, r0
 80140f0:	460f      	mov	r7, r1
 80140f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80140f6:	f7ec f881 	bl	80001fc <__adddf3>
 80140fa:	4602      	mov	r2, r0
 80140fc:	460b      	mov	r3, r1
 80140fe:	2000      	movs	r0, #0
 8014100:	49b9      	ldr	r1, [pc, #740]	; (80143e8 <__ieee754_pow+0x730>)
 8014102:	f7ec fb5b 	bl	80007bc <__aeabi_ddiv>
 8014106:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 801410a:	4602      	mov	r2, r0
 801410c:	460b      	mov	r3, r1
 801410e:	4630      	mov	r0, r6
 8014110:	4639      	mov	r1, r7
 8014112:	f7ec fa29 	bl	8000568 <__aeabi_dmul>
 8014116:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801411a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 801411e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8014122:	2300      	movs	r3, #0
 8014124:	9302      	str	r3, [sp, #8]
 8014126:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801412a:	106d      	asrs	r5, r5, #1
 801412c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8014130:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8014134:	2200      	movs	r2, #0
 8014136:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801413a:	4640      	mov	r0, r8
 801413c:	4649      	mov	r1, r9
 801413e:	4614      	mov	r4, r2
 8014140:	461d      	mov	r5, r3
 8014142:	f7ec fa11 	bl	8000568 <__aeabi_dmul>
 8014146:	4602      	mov	r2, r0
 8014148:	460b      	mov	r3, r1
 801414a:	4630      	mov	r0, r6
 801414c:	4639      	mov	r1, r7
 801414e:	f7ec f853 	bl	80001f8 <__aeabi_dsub>
 8014152:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014156:	4606      	mov	r6, r0
 8014158:	460f      	mov	r7, r1
 801415a:	4620      	mov	r0, r4
 801415c:	4629      	mov	r1, r5
 801415e:	f7ec f84b 	bl	80001f8 <__aeabi_dsub>
 8014162:	4602      	mov	r2, r0
 8014164:	460b      	mov	r3, r1
 8014166:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801416a:	f7ec f845 	bl	80001f8 <__aeabi_dsub>
 801416e:	4642      	mov	r2, r8
 8014170:	464b      	mov	r3, r9
 8014172:	f7ec f9f9 	bl	8000568 <__aeabi_dmul>
 8014176:	4602      	mov	r2, r0
 8014178:	460b      	mov	r3, r1
 801417a:	4630      	mov	r0, r6
 801417c:	4639      	mov	r1, r7
 801417e:	f7ec f83b 	bl	80001f8 <__aeabi_dsub>
 8014182:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8014186:	f7ec f9ef 	bl	8000568 <__aeabi_dmul>
 801418a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801418e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014192:	4610      	mov	r0, r2
 8014194:	4619      	mov	r1, r3
 8014196:	f7ec f9e7 	bl	8000568 <__aeabi_dmul>
 801419a:	a37b      	add	r3, pc, #492	; (adr r3, 8014388 <__ieee754_pow+0x6d0>)
 801419c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141a0:	4604      	mov	r4, r0
 80141a2:	460d      	mov	r5, r1
 80141a4:	f7ec f9e0 	bl	8000568 <__aeabi_dmul>
 80141a8:	a379      	add	r3, pc, #484	; (adr r3, 8014390 <__ieee754_pow+0x6d8>)
 80141aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141ae:	f7ec f825 	bl	80001fc <__adddf3>
 80141b2:	4622      	mov	r2, r4
 80141b4:	462b      	mov	r3, r5
 80141b6:	f7ec f9d7 	bl	8000568 <__aeabi_dmul>
 80141ba:	a377      	add	r3, pc, #476	; (adr r3, 8014398 <__ieee754_pow+0x6e0>)
 80141bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141c0:	f7ec f81c 	bl	80001fc <__adddf3>
 80141c4:	4622      	mov	r2, r4
 80141c6:	462b      	mov	r3, r5
 80141c8:	f7ec f9ce 	bl	8000568 <__aeabi_dmul>
 80141cc:	a374      	add	r3, pc, #464	; (adr r3, 80143a0 <__ieee754_pow+0x6e8>)
 80141ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141d2:	f7ec f813 	bl	80001fc <__adddf3>
 80141d6:	4622      	mov	r2, r4
 80141d8:	462b      	mov	r3, r5
 80141da:	f7ec f9c5 	bl	8000568 <__aeabi_dmul>
 80141de:	a372      	add	r3, pc, #456	; (adr r3, 80143a8 <__ieee754_pow+0x6f0>)
 80141e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141e4:	f7ec f80a 	bl	80001fc <__adddf3>
 80141e8:	4622      	mov	r2, r4
 80141ea:	462b      	mov	r3, r5
 80141ec:	f7ec f9bc 	bl	8000568 <__aeabi_dmul>
 80141f0:	a36f      	add	r3, pc, #444	; (adr r3, 80143b0 <__ieee754_pow+0x6f8>)
 80141f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141f6:	f7ec f801 	bl	80001fc <__adddf3>
 80141fa:	4622      	mov	r2, r4
 80141fc:	4606      	mov	r6, r0
 80141fe:	460f      	mov	r7, r1
 8014200:	462b      	mov	r3, r5
 8014202:	4620      	mov	r0, r4
 8014204:	4629      	mov	r1, r5
 8014206:	f7ec f9af 	bl	8000568 <__aeabi_dmul>
 801420a:	4602      	mov	r2, r0
 801420c:	460b      	mov	r3, r1
 801420e:	4630      	mov	r0, r6
 8014210:	4639      	mov	r1, r7
 8014212:	f7ec f9a9 	bl	8000568 <__aeabi_dmul>
 8014216:	4642      	mov	r2, r8
 8014218:	4604      	mov	r4, r0
 801421a:	460d      	mov	r5, r1
 801421c:	464b      	mov	r3, r9
 801421e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014222:	f7eb ffeb 	bl	80001fc <__adddf3>
 8014226:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801422a:	f7ec f99d 	bl	8000568 <__aeabi_dmul>
 801422e:	4622      	mov	r2, r4
 8014230:	462b      	mov	r3, r5
 8014232:	f7eb ffe3 	bl	80001fc <__adddf3>
 8014236:	4642      	mov	r2, r8
 8014238:	4606      	mov	r6, r0
 801423a:	460f      	mov	r7, r1
 801423c:	464b      	mov	r3, r9
 801423e:	4640      	mov	r0, r8
 8014240:	4649      	mov	r1, r9
 8014242:	f7ec f991 	bl	8000568 <__aeabi_dmul>
 8014246:	2200      	movs	r2, #0
 8014248:	4b68      	ldr	r3, [pc, #416]	; (80143ec <__ieee754_pow+0x734>)
 801424a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801424e:	f7eb ffd5 	bl	80001fc <__adddf3>
 8014252:	4632      	mov	r2, r6
 8014254:	463b      	mov	r3, r7
 8014256:	f7eb ffd1 	bl	80001fc <__adddf3>
 801425a:	9802      	ldr	r0, [sp, #8]
 801425c:	460d      	mov	r5, r1
 801425e:	4604      	mov	r4, r0
 8014260:	4602      	mov	r2, r0
 8014262:	460b      	mov	r3, r1
 8014264:	4640      	mov	r0, r8
 8014266:	4649      	mov	r1, r9
 8014268:	f7ec f97e 	bl	8000568 <__aeabi_dmul>
 801426c:	2200      	movs	r2, #0
 801426e:	4680      	mov	r8, r0
 8014270:	4689      	mov	r9, r1
 8014272:	4b5e      	ldr	r3, [pc, #376]	; (80143ec <__ieee754_pow+0x734>)
 8014274:	4620      	mov	r0, r4
 8014276:	4629      	mov	r1, r5
 8014278:	f7eb ffbe 	bl	80001f8 <__aeabi_dsub>
 801427c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014280:	f7eb ffba 	bl	80001f8 <__aeabi_dsub>
 8014284:	4602      	mov	r2, r0
 8014286:	460b      	mov	r3, r1
 8014288:	4630      	mov	r0, r6
 801428a:	4639      	mov	r1, r7
 801428c:	f7eb ffb4 	bl	80001f8 <__aeabi_dsub>
 8014290:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014294:	f7ec f968 	bl	8000568 <__aeabi_dmul>
 8014298:	4622      	mov	r2, r4
 801429a:	4606      	mov	r6, r0
 801429c:	460f      	mov	r7, r1
 801429e:	462b      	mov	r3, r5
 80142a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80142a4:	f7ec f960 	bl	8000568 <__aeabi_dmul>
 80142a8:	4602      	mov	r2, r0
 80142aa:	460b      	mov	r3, r1
 80142ac:	4630      	mov	r0, r6
 80142ae:	4639      	mov	r1, r7
 80142b0:	f7eb ffa4 	bl	80001fc <__adddf3>
 80142b4:	4606      	mov	r6, r0
 80142b6:	460f      	mov	r7, r1
 80142b8:	4602      	mov	r2, r0
 80142ba:	460b      	mov	r3, r1
 80142bc:	4640      	mov	r0, r8
 80142be:	4649      	mov	r1, r9
 80142c0:	f7eb ff9c 	bl	80001fc <__adddf3>
 80142c4:	9802      	ldr	r0, [sp, #8]
 80142c6:	a33c      	add	r3, pc, #240	; (adr r3, 80143b8 <__ieee754_pow+0x700>)
 80142c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142cc:	4604      	mov	r4, r0
 80142ce:	460d      	mov	r5, r1
 80142d0:	f7ec f94a 	bl	8000568 <__aeabi_dmul>
 80142d4:	4642      	mov	r2, r8
 80142d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80142da:	464b      	mov	r3, r9
 80142dc:	4620      	mov	r0, r4
 80142de:	4629      	mov	r1, r5
 80142e0:	f7eb ff8a 	bl	80001f8 <__aeabi_dsub>
 80142e4:	4602      	mov	r2, r0
 80142e6:	460b      	mov	r3, r1
 80142e8:	4630      	mov	r0, r6
 80142ea:	4639      	mov	r1, r7
 80142ec:	f7eb ff84 	bl	80001f8 <__aeabi_dsub>
 80142f0:	a333      	add	r3, pc, #204	; (adr r3, 80143c0 <__ieee754_pow+0x708>)
 80142f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142f6:	f7ec f937 	bl	8000568 <__aeabi_dmul>
 80142fa:	a333      	add	r3, pc, #204	; (adr r3, 80143c8 <__ieee754_pow+0x710>)
 80142fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014300:	4606      	mov	r6, r0
 8014302:	460f      	mov	r7, r1
 8014304:	4620      	mov	r0, r4
 8014306:	4629      	mov	r1, r5
 8014308:	f7ec f92e 	bl	8000568 <__aeabi_dmul>
 801430c:	4602      	mov	r2, r0
 801430e:	460b      	mov	r3, r1
 8014310:	4630      	mov	r0, r6
 8014312:	4639      	mov	r1, r7
 8014314:	f7eb ff72 	bl	80001fc <__adddf3>
 8014318:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801431a:	4b35      	ldr	r3, [pc, #212]	; (80143f0 <__ieee754_pow+0x738>)
 801431c:	4413      	add	r3, r2
 801431e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014322:	f7eb ff6b 	bl	80001fc <__adddf3>
 8014326:	4604      	mov	r4, r0
 8014328:	9809      	ldr	r0, [sp, #36]	; 0x24
 801432a:	460d      	mov	r5, r1
 801432c:	f7ec f8b2 	bl	8000494 <__aeabi_i2d>
 8014330:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014332:	4b30      	ldr	r3, [pc, #192]	; (80143f4 <__ieee754_pow+0x73c>)
 8014334:	4413      	add	r3, r2
 8014336:	e9d3 8900 	ldrd	r8, r9, [r3]
 801433a:	4606      	mov	r6, r0
 801433c:	460f      	mov	r7, r1
 801433e:	4622      	mov	r2, r4
 8014340:	462b      	mov	r3, r5
 8014342:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014346:	f7eb ff59 	bl	80001fc <__adddf3>
 801434a:	4642      	mov	r2, r8
 801434c:	464b      	mov	r3, r9
 801434e:	f7eb ff55 	bl	80001fc <__adddf3>
 8014352:	4632      	mov	r2, r6
 8014354:	463b      	mov	r3, r7
 8014356:	f7eb ff51 	bl	80001fc <__adddf3>
 801435a:	9802      	ldr	r0, [sp, #8]
 801435c:	4632      	mov	r2, r6
 801435e:	463b      	mov	r3, r7
 8014360:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014364:	f7eb ff48 	bl	80001f8 <__aeabi_dsub>
 8014368:	4642      	mov	r2, r8
 801436a:	464b      	mov	r3, r9
 801436c:	f7eb ff44 	bl	80001f8 <__aeabi_dsub>
 8014370:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014374:	e607      	b.n	8013f86 <__ieee754_pow+0x2ce>
 8014376:	f04f 0a01 	mov.w	sl, #1
 801437a:	e6a5      	b.n	80140c8 <__ieee754_pow+0x410>
 801437c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80143d0 <__ieee754_pow+0x718>
 8014380:	e613      	b.n	8013faa <__ieee754_pow+0x2f2>
 8014382:	bf00      	nop
 8014384:	f3af 8000 	nop.w
 8014388:	4a454eef 	.word	0x4a454eef
 801438c:	3fca7e28 	.word	0x3fca7e28
 8014390:	93c9db65 	.word	0x93c9db65
 8014394:	3fcd864a 	.word	0x3fcd864a
 8014398:	a91d4101 	.word	0xa91d4101
 801439c:	3fd17460 	.word	0x3fd17460
 80143a0:	518f264d 	.word	0x518f264d
 80143a4:	3fd55555 	.word	0x3fd55555
 80143a8:	db6fabff 	.word	0xdb6fabff
 80143ac:	3fdb6db6 	.word	0x3fdb6db6
 80143b0:	33333303 	.word	0x33333303
 80143b4:	3fe33333 	.word	0x3fe33333
 80143b8:	e0000000 	.word	0xe0000000
 80143bc:	3feec709 	.word	0x3feec709
 80143c0:	dc3a03fd 	.word	0xdc3a03fd
 80143c4:	3feec709 	.word	0x3feec709
 80143c8:	145b01f5 	.word	0x145b01f5
 80143cc:	be3e2fe0 	.word	0xbe3e2fe0
 80143d0:	00000000 	.word	0x00000000
 80143d4:	3ff00000 	.word	0x3ff00000
 80143d8:	43400000 	.word	0x43400000
 80143dc:	0003988e 	.word	0x0003988e
 80143e0:	000bb679 	.word	0x000bb679
 80143e4:	08015658 	.word	0x08015658
 80143e8:	3ff00000 	.word	0x3ff00000
 80143ec:	40080000 	.word	0x40080000
 80143f0:	08015678 	.word	0x08015678
 80143f4:	08015668 	.word	0x08015668
 80143f8:	a3b4      	add	r3, pc, #720	; (adr r3, 80146cc <__ieee754_pow+0xa14>)
 80143fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143fe:	4640      	mov	r0, r8
 8014400:	4649      	mov	r1, r9
 8014402:	f7eb fefb 	bl	80001fc <__adddf3>
 8014406:	4622      	mov	r2, r4
 8014408:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801440c:	462b      	mov	r3, r5
 801440e:	4630      	mov	r0, r6
 8014410:	4639      	mov	r1, r7
 8014412:	f7eb fef1 	bl	80001f8 <__aeabi_dsub>
 8014416:	4602      	mov	r2, r0
 8014418:	460b      	mov	r3, r1
 801441a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801441e:	f7ec fb33 	bl	8000a88 <__aeabi_dcmpgt>
 8014422:	2800      	cmp	r0, #0
 8014424:	f47f adfe 	bne.w	8014024 <__ieee754_pow+0x36c>
 8014428:	4aa3      	ldr	r2, [pc, #652]	; (80146b8 <__ieee754_pow+0xa00>)
 801442a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801442e:	4293      	cmp	r3, r2
 8014430:	f340 810a 	ble.w	8014648 <__ieee754_pow+0x990>
 8014434:	151b      	asrs	r3, r3, #20
 8014436:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801443a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801443e:	fa4a f303 	asr.w	r3, sl, r3
 8014442:	445b      	add	r3, fp
 8014444:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8014448:	4e9c      	ldr	r6, [pc, #624]	; (80146bc <__ieee754_pow+0xa04>)
 801444a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801444e:	4116      	asrs	r6, r2
 8014450:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8014454:	2000      	movs	r0, #0
 8014456:	ea23 0106 	bic.w	r1, r3, r6
 801445a:	f1c2 0214 	rsb	r2, r2, #20
 801445e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8014462:	fa4a fa02 	asr.w	sl, sl, r2
 8014466:	f1bb 0f00 	cmp.w	fp, #0
 801446a:	4602      	mov	r2, r0
 801446c:	460b      	mov	r3, r1
 801446e:	4620      	mov	r0, r4
 8014470:	4629      	mov	r1, r5
 8014472:	bfb8      	it	lt
 8014474:	f1ca 0a00 	rsblt	sl, sl, #0
 8014478:	f7eb febe 	bl	80001f8 <__aeabi_dsub>
 801447c:	e9cd 0100 	strd	r0, r1, [sp]
 8014480:	4642      	mov	r2, r8
 8014482:	464b      	mov	r3, r9
 8014484:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014488:	f7eb feb8 	bl	80001fc <__adddf3>
 801448c:	2000      	movs	r0, #0
 801448e:	a378      	add	r3, pc, #480	; (adr r3, 8014670 <__ieee754_pow+0x9b8>)
 8014490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014494:	4604      	mov	r4, r0
 8014496:	460d      	mov	r5, r1
 8014498:	f7ec f866 	bl	8000568 <__aeabi_dmul>
 801449c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80144a0:	4606      	mov	r6, r0
 80144a2:	460f      	mov	r7, r1
 80144a4:	4620      	mov	r0, r4
 80144a6:	4629      	mov	r1, r5
 80144a8:	f7eb fea6 	bl	80001f8 <__aeabi_dsub>
 80144ac:	4602      	mov	r2, r0
 80144ae:	460b      	mov	r3, r1
 80144b0:	4640      	mov	r0, r8
 80144b2:	4649      	mov	r1, r9
 80144b4:	f7eb fea0 	bl	80001f8 <__aeabi_dsub>
 80144b8:	a36f      	add	r3, pc, #444	; (adr r3, 8014678 <__ieee754_pow+0x9c0>)
 80144ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144be:	f7ec f853 	bl	8000568 <__aeabi_dmul>
 80144c2:	a36f      	add	r3, pc, #444	; (adr r3, 8014680 <__ieee754_pow+0x9c8>)
 80144c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144c8:	4680      	mov	r8, r0
 80144ca:	4689      	mov	r9, r1
 80144cc:	4620      	mov	r0, r4
 80144ce:	4629      	mov	r1, r5
 80144d0:	f7ec f84a 	bl	8000568 <__aeabi_dmul>
 80144d4:	4602      	mov	r2, r0
 80144d6:	460b      	mov	r3, r1
 80144d8:	4640      	mov	r0, r8
 80144da:	4649      	mov	r1, r9
 80144dc:	f7eb fe8e 	bl	80001fc <__adddf3>
 80144e0:	4604      	mov	r4, r0
 80144e2:	460d      	mov	r5, r1
 80144e4:	4602      	mov	r2, r0
 80144e6:	460b      	mov	r3, r1
 80144e8:	4630      	mov	r0, r6
 80144ea:	4639      	mov	r1, r7
 80144ec:	f7eb fe86 	bl	80001fc <__adddf3>
 80144f0:	4632      	mov	r2, r6
 80144f2:	463b      	mov	r3, r7
 80144f4:	4680      	mov	r8, r0
 80144f6:	4689      	mov	r9, r1
 80144f8:	f7eb fe7e 	bl	80001f8 <__aeabi_dsub>
 80144fc:	4602      	mov	r2, r0
 80144fe:	460b      	mov	r3, r1
 8014500:	4620      	mov	r0, r4
 8014502:	4629      	mov	r1, r5
 8014504:	f7eb fe78 	bl	80001f8 <__aeabi_dsub>
 8014508:	4642      	mov	r2, r8
 801450a:	4606      	mov	r6, r0
 801450c:	460f      	mov	r7, r1
 801450e:	464b      	mov	r3, r9
 8014510:	4640      	mov	r0, r8
 8014512:	4649      	mov	r1, r9
 8014514:	f7ec f828 	bl	8000568 <__aeabi_dmul>
 8014518:	a35b      	add	r3, pc, #364	; (adr r3, 8014688 <__ieee754_pow+0x9d0>)
 801451a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801451e:	4604      	mov	r4, r0
 8014520:	460d      	mov	r5, r1
 8014522:	f7ec f821 	bl	8000568 <__aeabi_dmul>
 8014526:	a35a      	add	r3, pc, #360	; (adr r3, 8014690 <__ieee754_pow+0x9d8>)
 8014528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801452c:	f7eb fe64 	bl	80001f8 <__aeabi_dsub>
 8014530:	4622      	mov	r2, r4
 8014532:	462b      	mov	r3, r5
 8014534:	f7ec f818 	bl	8000568 <__aeabi_dmul>
 8014538:	a357      	add	r3, pc, #348	; (adr r3, 8014698 <__ieee754_pow+0x9e0>)
 801453a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801453e:	f7eb fe5d 	bl	80001fc <__adddf3>
 8014542:	4622      	mov	r2, r4
 8014544:	462b      	mov	r3, r5
 8014546:	f7ec f80f 	bl	8000568 <__aeabi_dmul>
 801454a:	a355      	add	r3, pc, #340	; (adr r3, 80146a0 <__ieee754_pow+0x9e8>)
 801454c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014550:	f7eb fe52 	bl	80001f8 <__aeabi_dsub>
 8014554:	4622      	mov	r2, r4
 8014556:	462b      	mov	r3, r5
 8014558:	f7ec f806 	bl	8000568 <__aeabi_dmul>
 801455c:	a352      	add	r3, pc, #328	; (adr r3, 80146a8 <__ieee754_pow+0x9f0>)
 801455e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014562:	f7eb fe4b 	bl	80001fc <__adddf3>
 8014566:	4622      	mov	r2, r4
 8014568:	462b      	mov	r3, r5
 801456a:	f7eb fffd 	bl	8000568 <__aeabi_dmul>
 801456e:	4602      	mov	r2, r0
 8014570:	460b      	mov	r3, r1
 8014572:	4640      	mov	r0, r8
 8014574:	4649      	mov	r1, r9
 8014576:	f7eb fe3f 	bl	80001f8 <__aeabi_dsub>
 801457a:	4604      	mov	r4, r0
 801457c:	460d      	mov	r5, r1
 801457e:	4602      	mov	r2, r0
 8014580:	460b      	mov	r3, r1
 8014582:	4640      	mov	r0, r8
 8014584:	4649      	mov	r1, r9
 8014586:	f7eb ffef 	bl	8000568 <__aeabi_dmul>
 801458a:	2200      	movs	r2, #0
 801458c:	e9cd 0100 	strd	r0, r1, [sp]
 8014590:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014594:	4620      	mov	r0, r4
 8014596:	4629      	mov	r1, r5
 8014598:	f7eb fe2e 	bl	80001f8 <__aeabi_dsub>
 801459c:	4602      	mov	r2, r0
 801459e:	460b      	mov	r3, r1
 80145a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80145a4:	f7ec f90a 	bl	80007bc <__aeabi_ddiv>
 80145a8:	4632      	mov	r2, r6
 80145aa:	4604      	mov	r4, r0
 80145ac:	460d      	mov	r5, r1
 80145ae:	463b      	mov	r3, r7
 80145b0:	4640      	mov	r0, r8
 80145b2:	4649      	mov	r1, r9
 80145b4:	f7eb ffd8 	bl	8000568 <__aeabi_dmul>
 80145b8:	4632      	mov	r2, r6
 80145ba:	463b      	mov	r3, r7
 80145bc:	f7eb fe1e 	bl	80001fc <__adddf3>
 80145c0:	4602      	mov	r2, r0
 80145c2:	460b      	mov	r3, r1
 80145c4:	4620      	mov	r0, r4
 80145c6:	4629      	mov	r1, r5
 80145c8:	f7eb fe16 	bl	80001f8 <__aeabi_dsub>
 80145cc:	4642      	mov	r2, r8
 80145ce:	464b      	mov	r3, r9
 80145d0:	f7eb fe12 	bl	80001f8 <__aeabi_dsub>
 80145d4:	4602      	mov	r2, r0
 80145d6:	460b      	mov	r3, r1
 80145d8:	2000      	movs	r0, #0
 80145da:	4939      	ldr	r1, [pc, #228]	; (80146c0 <__ieee754_pow+0xa08>)
 80145dc:	f7eb fe0c 	bl	80001f8 <__aeabi_dsub>
 80145e0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80145e4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80145e8:	4602      	mov	r2, r0
 80145ea:	460b      	mov	r3, r1
 80145ec:	da2f      	bge.n	801464e <__ieee754_pow+0x996>
 80145ee:	4650      	mov	r0, sl
 80145f0:	ec43 2b10 	vmov	d0, r2, r3
 80145f4:	f000 f9c0 	bl	8014978 <scalbn>
 80145f8:	ec51 0b10 	vmov	r0, r1, d0
 80145fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014600:	f7ff bbf1 	b.w	8013de6 <__ieee754_pow+0x12e>
 8014604:	4b2f      	ldr	r3, [pc, #188]	; (80146c4 <__ieee754_pow+0xa0c>)
 8014606:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801460a:	429e      	cmp	r6, r3
 801460c:	f77f af0c 	ble.w	8014428 <__ieee754_pow+0x770>
 8014610:	4b2d      	ldr	r3, [pc, #180]	; (80146c8 <__ieee754_pow+0xa10>)
 8014612:	440b      	add	r3, r1
 8014614:	4303      	orrs	r3, r0
 8014616:	d00b      	beq.n	8014630 <__ieee754_pow+0x978>
 8014618:	a325      	add	r3, pc, #148	; (adr r3, 80146b0 <__ieee754_pow+0x9f8>)
 801461a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801461e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014622:	f7eb ffa1 	bl	8000568 <__aeabi_dmul>
 8014626:	a322      	add	r3, pc, #136	; (adr r3, 80146b0 <__ieee754_pow+0x9f8>)
 8014628:	e9d3 2300 	ldrd	r2, r3, [r3]
 801462c:	f7ff bbdb 	b.w	8013de6 <__ieee754_pow+0x12e>
 8014630:	4622      	mov	r2, r4
 8014632:	462b      	mov	r3, r5
 8014634:	f7eb fde0 	bl	80001f8 <__aeabi_dsub>
 8014638:	4642      	mov	r2, r8
 801463a:	464b      	mov	r3, r9
 801463c:	f7ec fa1a 	bl	8000a74 <__aeabi_dcmpge>
 8014640:	2800      	cmp	r0, #0
 8014642:	f43f aef1 	beq.w	8014428 <__ieee754_pow+0x770>
 8014646:	e7e7      	b.n	8014618 <__ieee754_pow+0x960>
 8014648:	f04f 0a00 	mov.w	sl, #0
 801464c:	e718      	b.n	8014480 <__ieee754_pow+0x7c8>
 801464e:	4621      	mov	r1, r4
 8014650:	e7d4      	b.n	80145fc <__ieee754_pow+0x944>
 8014652:	2000      	movs	r0, #0
 8014654:	491a      	ldr	r1, [pc, #104]	; (80146c0 <__ieee754_pow+0xa08>)
 8014656:	f7ff bb8f 	b.w	8013d78 <__ieee754_pow+0xc0>
 801465a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801465e:	f7ff bb8b 	b.w	8013d78 <__ieee754_pow+0xc0>
 8014662:	4630      	mov	r0, r6
 8014664:	4639      	mov	r1, r7
 8014666:	f7ff bb87 	b.w	8013d78 <__ieee754_pow+0xc0>
 801466a:	4693      	mov	fp, r2
 801466c:	f7ff bb98 	b.w	8013da0 <__ieee754_pow+0xe8>
 8014670:	00000000 	.word	0x00000000
 8014674:	3fe62e43 	.word	0x3fe62e43
 8014678:	fefa39ef 	.word	0xfefa39ef
 801467c:	3fe62e42 	.word	0x3fe62e42
 8014680:	0ca86c39 	.word	0x0ca86c39
 8014684:	be205c61 	.word	0xbe205c61
 8014688:	72bea4d0 	.word	0x72bea4d0
 801468c:	3e663769 	.word	0x3e663769
 8014690:	c5d26bf1 	.word	0xc5d26bf1
 8014694:	3ebbbd41 	.word	0x3ebbbd41
 8014698:	af25de2c 	.word	0xaf25de2c
 801469c:	3f11566a 	.word	0x3f11566a
 80146a0:	16bebd93 	.word	0x16bebd93
 80146a4:	3f66c16c 	.word	0x3f66c16c
 80146a8:	5555553e 	.word	0x5555553e
 80146ac:	3fc55555 	.word	0x3fc55555
 80146b0:	c2f8f359 	.word	0xc2f8f359
 80146b4:	01a56e1f 	.word	0x01a56e1f
 80146b8:	3fe00000 	.word	0x3fe00000
 80146bc:	000fffff 	.word	0x000fffff
 80146c0:	3ff00000 	.word	0x3ff00000
 80146c4:	4090cbff 	.word	0x4090cbff
 80146c8:	3f6f3400 	.word	0x3f6f3400
 80146cc:	652b82fe 	.word	0x652b82fe
 80146d0:	3c971547 	.word	0x3c971547

080146d4 <__ieee754_sqrt>:
 80146d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146d8:	4955      	ldr	r1, [pc, #340]	; (8014830 <__ieee754_sqrt+0x15c>)
 80146da:	ec55 4b10 	vmov	r4, r5, d0
 80146de:	43a9      	bics	r1, r5
 80146e0:	462b      	mov	r3, r5
 80146e2:	462a      	mov	r2, r5
 80146e4:	d112      	bne.n	801470c <__ieee754_sqrt+0x38>
 80146e6:	ee10 2a10 	vmov	r2, s0
 80146ea:	ee10 0a10 	vmov	r0, s0
 80146ee:	4629      	mov	r1, r5
 80146f0:	f7eb ff3a 	bl	8000568 <__aeabi_dmul>
 80146f4:	4602      	mov	r2, r0
 80146f6:	460b      	mov	r3, r1
 80146f8:	4620      	mov	r0, r4
 80146fa:	4629      	mov	r1, r5
 80146fc:	f7eb fd7e 	bl	80001fc <__adddf3>
 8014700:	4604      	mov	r4, r0
 8014702:	460d      	mov	r5, r1
 8014704:	ec45 4b10 	vmov	d0, r4, r5
 8014708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801470c:	2d00      	cmp	r5, #0
 801470e:	ee10 0a10 	vmov	r0, s0
 8014712:	4621      	mov	r1, r4
 8014714:	dc0f      	bgt.n	8014736 <__ieee754_sqrt+0x62>
 8014716:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801471a:	4330      	orrs	r0, r6
 801471c:	d0f2      	beq.n	8014704 <__ieee754_sqrt+0x30>
 801471e:	b155      	cbz	r5, 8014736 <__ieee754_sqrt+0x62>
 8014720:	ee10 2a10 	vmov	r2, s0
 8014724:	4620      	mov	r0, r4
 8014726:	4629      	mov	r1, r5
 8014728:	f7eb fd66 	bl	80001f8 <__aeabi_dsub>
 801472c:	4602      	mov	r2, r0
 801472e:	460b      	mov	r3, r1
 8014730:	f7ec f844 	bl	80007bc <__aeabi_ddiv>
 8014734:	e7e4      	b.n	8014700 <__ieee754_sqrt+0x2c>
 8014736:	151b      	asrs	r3, r3, #20
 8014738:	d073      	beq.n	8014822 <__ieee754_sqrt+0x14e>
 801473a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801473e:	07dd      	lsls	r5, r3, #31
 8014740:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8014744:	bf48      	it	mi
 8014746:	0fc8      	lsrmi	r0, r1, #31
 8014748:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801474c:	bf44      	itt	mi
 801474e:	0049      	lslmi	r1, r1, #1
 8014750:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8014754:	2500      	movs	r5, #0
 8014756:	1058      	asrs	r0, r3, #1
 8014758:	0fcb      	lsrs	r3, r1, #31
 801475a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801475e:	0049      	lsls	r1, r1, #1
 8014760:	2316      	movs	r3, #22
 8014762:	462c      	mov	r4, r5
 8014764:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8014768:	19a7      	adds	r7, r4, r6
 801476a:	4297      	cmp	r7, r2
 801476c:	bfde      	ittt	le
 801476e:	19bc      	addle	r4, r7, r6
 8014770:	1bd2      	suble	r2, r2, r7
 8014772:	19ad      	addle	r5, r5, r6
 8014774:	0fcf      	lsrs	r7, r1, #31
 8014776:	3b01      	subs	r3, #1
 8014778:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 801477c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014780:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8014784:	d1f0      	bne.n	8014768 <__ieee754_sqrt+0x94>
 8014786:	f04f 0c20 	mov.w	ip, #32
 801478a:	469e      	mov	lr, r3
 801478c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8014790:	42a2      	cmp	r2, r4
 8014792:	eb06 070e 	add.w	r7, r6, lr
 8014796:	dc02      	bgt.n	801479e <__ieee754_sqrt+0xca>
 8014798:	d112      	bne.n	80147c0 <__ieee754_sqrt+0xec>
 801479a:	428f      	cmp	r7, r1
 801479c:	d810      	bhi.n	80147c0 <__ieee754_sqrt+0xec>
 801479e:	2f00      	cmp	r7, #0
 80147a0:	eb07 0e06 	add.w	lr, r7, r6
 80147a4:	da42      	bge.n	801482c <__ieee754_sqrt+0x158>
 80147a6:	f1be 0f00 	cmp.w	lr, #0
 80147aa:	db3f      	blt.n	801482c <__ieee754_sqrt+0x158>
 80147ac:	f104 0801 	add.w	r8, r4, #1
 80147b0:	1b12      	subs	r2, r2, r4
 80147b2:	428f      	cmp	r7, r1
 80147b4:	bf88      	it	hi
 80147b6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80147ba:	1bc9      	subs	r1, r1, r7
 80147bc:	4433      	add	r3, r6
 80147be:	4644      	mov	r4, r8
 80147c0:	0052      	lsls	r2, r2, #1
 80147c2:	f1bc 0c01 	subs.w	ip, ip, #1
 80147c6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80147ca:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80147ce:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80147d2:	d1dd      	bne.n	8014790 <__ieee754_sqrt+0xbc>
 80147d4:	430a      	orrs	r2, r1
 80147d6:	d006      	beq.n	80147e6 <__ieee754_sqrt+0x112>
 80147d8:	1c5c      	adds	r4, r3, #1
 80147da:	bf13      	iteet	ne
 80147dc:	3301      	addne	r3, #1
 80147de:	3501      	addeq	r5, #1
 80147e0:	4663      	moveq	r3, ip
 80147e2:	f023 0301 	bicne.w	r3, r3, #1
 80147e6:	106a      	asrs	r2, r5, #1
 80147e8:	085b      	lsrs	r3, r3, #1
 80147ea:	07e9      	lsls	r1, r5, #31
 80147ec:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80147f0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80147f4:	bf48      	it	mi
 80147f6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80147fa:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80147fe:	461c      	mov	r4, r3
 8014800:	e780      	b.n	8014704 <__ieee754_sqrt+0x30>
 8014802:	0aca      	lsrs	r2, r1, #11
 8014804:	3815      	subs	r0, #21
 8014806:	0549      	lsls	r1, r1, #21
 8014808:	2a00      	cmp	r2, #0
 801480a:	d0fa      	beq.n	8014802 <__ieee754_sqrt+0x12e>
 801480c:	02d6      	lsls	r6, r2, #11
 801480e:	d50a      	bpl.n	8014826 <__ieee754_sqrt+0x152>
 8014810:	f1c3 0420 	rsb	r4, r3, #32
 8014814:	fa21 f404 	lsr.w	r4, r1, r4
 8014818:	1e5d      	subs	r5, r3, #1
 801481a:	4099      	lsls	r1, r3
 801481c:	4322      	orrs	r2, r4
 801481e:	1b43      	subs	r3, r0, r5
 8014820:	e78b      	b.n	801473a <__ieee754_sqrt+0x66>
 8014822:	4618      	mov	r0, r3
 8014824:	e7f0      	b.n	8014808 <__ieee754_sqrt+0x134>
 8014826:	0052      	lsls	r2, r2, #1
 8014828:	3301      	adds	r3, #1
 801482a:	e7ef      	b.n	801480c <__ieee754_sqrt+0x138>
 801482c:	46a0      	mov	r8, r4
 801482e:	e7bf      	b.n	80147b0 <__ieee754_sqrt+0xdc>
 8014830:	7ff00000 	.word	0x7ff00000

08014834 <fabs>:
 8014834:	ec51 0b10 	vmov	r0, r1, d0
 8014838:	ee10 2a10 	vmov	r2, s0
 801483c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014840:	ec43 2b10 	vmov	d0, r2, r3
 8014844:	4770      	bx	lr

08014846 <finite>:
 8014846:	ee10 3a90 	vmov	r3, s1
 801484a:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 801484e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8014852:	0fc0      	lsrs	r0, r0, #31
 8014854:	4770      	bx	lr

08014856 <matherr>:
 8014856:	2000      	movs	r0, #0
 8014858:	4770      	bx	lr
 801485a:	0000      	movs	r0, r0
 801485c:	0000      	movs	r0, r0
	...

08014860 <nan>:
 8014860:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014868 <nan+0x8>
 8014864:	4770      	bx	lr
 8014866:	bf00      	nop
 8014868:	00000000 	.word	0x00000000
 801486c:	7ff80000 	.word	0x7ff80000

08014870 <rint>:
 8014870:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014872:	ec51 0b10 	vmov	r0, r1, d0
 8014876:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801487a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801487e:	2e13      	cmp	r6, #19
 8014880:	460b      	mov	r3, r1
 8014882:	ee10 4a10 	vmov	r4, s0
 8014886:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801488a:	dc56      	bgt.n	801493a <rint+0xca>
 801488c:	2e00      	cmp	r6, #0
 801488e:	da2b      	bge.n	80148e8 <rint+0x78>
 8014890:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8014894:	4302      	orrs	r2, r0
 8014896:	d023      	beq.n	80148e0 <rint+0x70>
 8014898:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801489c:	4302      	orrs	r2, r0
 801489e:	4254      	negs	r4, r2
 80148a0:	4314      	orrs	r4, r2
 80148a2:	0c4b      	lsrs	r3, r1, #17
 80148a4:	0b24      	lsrs	r4, r4, #12
 80148a6:	045b      	lsls	r3, r3, #17
 80148a8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80148ac:	ea44 0103 	orr.w	r1, r4, r3
 80148b0:	460b      	mov	r3, r1
 80148b2:	492f      	ldr	r1, [pc, #188]	; (8014970 <rint+0x100>)
 80148b4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 80148b8:	e9d1 6700 	ldrd	r6, r7, [r1]
 80148bc:	4602      	mov	r2, r0
 80148be:	4639      	mov	r1, r7
 80148c0:	4630      	mov	r0, r6
 80148c2:	f7eb fc9b 	bl	80001fc <__adddf3>
 80148c6:	e9cd 0100 	strd	r0, r1, [sp]
 80148ca:	463b      	mov	r3, r7
 80148cc:	4632      	mov	r2, r6
 80148ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80148d2:	f7eb fc91 	bl	80001f8 <__aeabi_dsub>
 80148d6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80148da:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80148de:	4639      	mov	r1, r7
 80148e0:	ec41 0b10 	vmov	d0, r0, r1
 80148e4:	b003      	add	sp, #12
 80148e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80148e8:	4a22      	ldr	r2, [pc, #136]	; (8014974 <rint+0x104>)
 80148ea:	4132      	asrs	r2, r6
 80148ec:	ea01 0702 	and.w	r7, r1, r2
 80148f0:	4307      	orrs	r7, r0
 80148f2:	d0f5      	beq.n	80148e0 <rint+0x70>
 80148f4:	0852      	lsrs	r2, r2, #1
 80148f6:	4011      	ands	r1, r2
 80148f8:	430c      	orrs	r4, r1
 80148fa:	d00b      	beq.n	8014914 <rint+0xa4>
 80148fc:	ea23 0202 	bic.w	r2, r3, r2
 8014900:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8014904:	2e13      	cmp	r6, #19
 8014906:	fa43 f306 	asr.w	r3, r3, r6
 801490a:	bf0c      	ite	eq
 801490c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8014910:	2400      	movne	r4, #0
 8014912:	4313      	orrs	r3, r2
 8014914:	4916      	ldr	r1, [pc, #88]	; (8014970 <rint+0x100>)
 8014916:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801491a:	4622      	mov	r2, r4
 801491c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014920:	4620      	mov	r0, r4
 8014922:	4629      	mov	r1, r5
 8014924:	f7eb fc6a 	bl	80001fc <__adddf3>
 8014928:	e9cd 0100 	strd	r0, r1, [sp]
 801492c:	4622      	mov	r2, r4
 801492e:	462b      	mov	r3, r5
 8014930:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014934:	f7eb fc60 	bl	80001f8 <__aeabi_dsub>
 8014938:	e7d2      	b.n	80148e0 <rint+0x70>
 801493a:	2e33      	cmp	r6, #51	; 0x33
 801493c:	dd07      	ble.n	801494e <rint+0xde>
 801493e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8014942:	d1cd      	bne.n	80148e0 <rint+0x70>
 8014944:	ee10 2a10 	vmov	r2, s0
 8014948:	f7eb fc58 	bl	80001fc <__adddf3>
 801494c:	e7c8      	b.n	80148e0 <rint+0x70>
 801494e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8014952:	f04f 32ff 	mov.w	r2, #4294967295
 8014956:	40f2      	lsrs	r2, r6
 8014958:	4210      	tst	r0, r2
 801495a:	d0c1      	beq.n	80148e0 <rint+0x70>
 801495c:	0852      	lsrs	r2, r2, #1
 801495e:	4210      	tst	r0, r2
 8014960:	bf1f      	itttt	ne
 8014962:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8014966:	ea20 0202 	bicne.w	r2, r0, r2
 801496a:	4134      	asrne	r4, r6
 801496c:	4314      	orrne	r4, r2
 801496e:	e7d1      	b.n	8014914 <rint+0xa4>
 8014970:	08015688 	.word	0x08015688
 8014974:	000fffff 	.word	0x000fffff

08014978 <scalbn>:
 8014978:	b570      	push	{r4, r5, r6, lr}
 801497a:	ec55 4b10 	vmov	r4, r5, d0
 801497e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8014982:	4606      	mov	r6, r0
 8014984:	462b      	mov	r3, r5
 8014986:	b9aa      	cbnz	r2, 80149b4 <scalbn+0x3c>
 8014988:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801498c:	4323      	orrs	r3, r4
 801498e:	d03b      	beq.n	8014a08 <scalbn+0x90>
 8014990:	4b31      	ldr	r3, [pc, #196]	; (8014a58 <scalbn+0xe0>)
 8014992:	4629      	mov	r1, r5
 8014994:	2200      	movs	r2, #0
 8014996:	ee10 0a10 	vmov	r0, s0
 801499a:	f7eb fde5 	bl	8000568 <__aeabi_dmul>
 801499e:	4b2f      	ldr	r3, [pc, #188]	; (8014a5c <scalbn+0xe4>)
 80149a0:	429e      	cmp	r6, r3
 80149a2:	4604      	mov	r4, r0
 80149a4:	460d      	mov	r5, r1
 80149a6:	da12      	bge.n	80149ce <scalbn+0x56>
 80149a8:	a327      	add	r3, pc, #156	; (adr r3, 8014a48 <scalbn+0xd0>)
 80149aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149ae:	f7eb fddb 	bl	8000568 <__aeabi_dmul>
 80149b2:	e009      	b.n	80149c8 <scalbn+0x50>
 80149b4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80149b8:	428a      	cmp	r2, r1
 80149ba:	d10c      	bne.n	80149d6 <scalbn+0x5e>
 80149bc:	ee10 2a10 	vmov	r2, s0
 80149c0:	4620      	mov	r0, r4
 80149c2:	4629      	mov	r1, r5
 80149c4:	f7eb fc1a 	bl	80001fc <__adddf3>
 80149c8:	4604      	mov	r4, r0
 80149ca:	460d      	mov	r5, r1
 80149cc:	e01c      	b.n	8014a08 <scalbn+0x90>
 80149ce:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80149d2:	460b      	mov	r3, r1
 80149d4:	3a36      	subs	r2, #54	; 0x36
 80149d6:	4432      	add	r2, r6
 80149d8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80149dc:	428a      	cmp	r2, r1
 80149de:	dd0b      	ble.n	80149f8 <scalbn+0x80>
 80149e0:	ec45 4b11 	vmov	d1, r4, r5
 80149e4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8014a50 <scalbn+0xd8>
 80149e8:	f000 f83c 	bl	8014a64 <copysign>
 80149ec:	a318      	add	r3, pc, #96	; (adr r3, 8014a50 <scalbn+0xd8>)
 80149ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149f2:	ec51 0b10 	vmov	r0, r1, d0
 80149f6:	e7da      	b.n	80149ae <scalbn+0x36>
 80149f8:	2a00      	cmp	r2, #0
 80149fa:	dd08      	ble.n	8014a0e <scalbn+0x96>
 80149fc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014a00:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014a04:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014a08:	ec45 4b10 	vmov	d0, r4, r5
 8014a0c:	bd70      	pop	{r4, r5, r6, pc}
 8014a0e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014a12:	da0d      	bge.n	8014a30 <scalbn+0xb8>
 8014a14:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014a18:	429e      	cmp	r6, r3
 8014a1a:	ec45 4b11 	vmov	d1, r4, r5
 8014a1e:	dce1      	bgt.n	80149e4 <scalbn+0x6c>
 8014a20:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8014a48 <scalbn+0xd0>
 8014a24:	f000 f81e 	bl	8014a64 <copysign>
 8014a28:	a307      	add	r3, pc, #28	; (adr r3, 8014a48 <scalbn+0xd0>)
 8014a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a2e:	e7e0      	b.n	80149f2 <scalbn+0x7a>
 8014a30:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014a34:	3236      	adds	r2, #54	; 0x36
 8014a36:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014a3a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014a3e:	4620      	mov	r0, r4
 8014a40:	4629      	mov	r1, r5
 8014a42:	2200      	movs	r2, #0
 8014a44:	4b06      	ldr	r3, [pc, #24]	; (8014a60 <scalbn+0xe8>)
 8014a46:	e7b2      	b.n	80149ae <scalbn+0x36>
 8014a48:	c2f8f359 	.word	0xc2f8f359
 8014a4c:	01a56e1f 	.word	0x01a56e1f
 8014a50:	8800759c 	.word	0x8800759c
 8014a54:	7e37e43c 	.word	0x7e37e43c
 8014a58:	43500000 	.word	0x43500000
 8014a5c:	ffff3cb0 	.word	0xffff3cb0
 8014a60:	3c900000 	.word	0x3c900000

08014a64 <copysign>:
 8014a64:	ec51 0b10 	vmov	r0, r1, d0
 8014a68:	ee11 0a90 	vmov	r0, s3
 8014a6c:	ee10 2a10 	vmov	r2, s0
 8014a70:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8014a74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8014a78:	ea41 0300 	orr.w	r3, r1, r0
 8014a7c:	ec43 2b10 	vmov	d0, r2, r3
 8014a80:	4770      	bx	lr
	...

08014a84 <_init>:
 8014a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a86:	bf00      	nop
 8014a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a8a:	bc08      	pop	{r3}
 8014a8c:	469e      	mov	lr, r3
 8014a8e:	4770      	bx	lr

08014a90 <_fini>:
 8014a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a92:	bf00      	nop
 8014a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a96:	bc08      	pop	{r3}
 8014a98:	469e      	mov	lr, r3
 8014a9a:	4770      	bx	lr
