---
ENTRYTYPE: inproceedings
added: 2019-07-02
authors:
- Vojin Zivojnovic
- Stefan Pees
- Heinrich Meyr
booktitle: VLSI Signal Processing, IX
doi: 10.1109/VLSISP.1996.558311
keywords: digital signal processing chips;digital simulation;pipeline processing;specification languages;ASAP sequencer;Gantt charts;HW/SW co-design;HW/SW
  codesign;L-charts;LISA;TI-TMS320C54x signal processor;behavioral pipeline modeling;bit-accurate processor models;coarse ISA models;cosimulation environment;cycle/phase-accurate
  processor models;generic machine model;instruction set simulators;machine description language;pipeline controller;pipeline flushes;reservation tables;resource
  constraints;standard pipeline description;Application software;Computer architecture;Digital signal processing;Hardware;Hazards;Instruction sets;Paper
  technology;Pipelines;Signal processing;Software design
layout: paper
month: October
pages: 127-136
read: false
readings: []
title: LISA â€“ machine description language and generic machine model for HW/SW co-design
year: 1996
notes:
- ISA specification
- LISA
---
{% include links.html %}
