// Seed: 3777789867
module module_0 (
    output uwire id_0,
    input  uwire id_1
    , id_5,
    output uwire id_2,
    output wor   id_3
);
  assign id_2 = id_5;
  module_2();
  wire id_6;
  assign id_5 = id_1;
  bufif0 (id_0, id_1, id_5);
  assign id_0 = 1;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7
);
  module_0(
      id_7, id_5, id_4, id_0
  );
endmodule
module module_2;
  wire id_2;
endmodule
