// Seed: 2427256643
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  id_4(
      .id_0(1), .id_1(1), .id_2(1), .id_3(~id_1), .id_4(1), .id_5(id_3)
  );
  assign id_1 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri1 id_5
);
  logic [7:0] id_7;
  wire id_8 = id_7[1];
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
