INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Desktop/ECE437SP2020/lab3/project_1.sim/sim_1/impl/timing/xsim/lab3_TestBench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_example
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Desktop/ECE437SP2020/lab3/lab3_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_TestBench
