Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  8 23:47:56 2025
| Host         : DESKTOP-227SA2M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s50
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           31 |
| No           | No                    | Yes                    |              61 |           31 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            5 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_wiz/inst/clk_out1 | vga/vc                               | reset_rtl_0_IBUF                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG         | button_sync[2]/counter[0]_i_2__0_n_0 | button_sync[2]/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG         | button_sync[3]/counter[0]_i_2_n_0    | button_sync[3]/counter[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG         | button_sync[0]/counter[0]_i_2__2_n_0 | button_sync[0]/counter[0]_i_1__2_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG         | button_sync[1]/counter[0]_i_2__1_n_0 | button_sync[1]/counter[0]_i_1__1_n_0 |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                      | reset_rtl_0_IBUF                     |               12 |             19 |         1.58 |
|  clk_IBUF_BUFG         |                                      |                                      |               10 |             21 |         2.10 |
|  clk_wiz/inst/clk_out1 |                                      | vga_to_hdmi/inst/encr/AR[0]          |               19 |             42 |         2.21 |
|  clk_wiz/inst/clk_out1 |                                      |                                      |               24 |             74 |         3.08 |
+------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+


