Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/ --output-directory=C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/de2_70/ --report-file=bsf:C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/de2_70.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C70F896C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/de2_70.qsys
Progress: Loading QSYS/de2_70.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/ --output-directory=C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/de2_70/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/de2_70.sopcinfo --report-file=html:C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/de2_70.html --report-file=qip:C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/de2_70/synthesis/de2_70.qip --report-file=cmp:C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/de2_70.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C70F896C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/de2_70.qsys --language=VHDL
Progress: Loading QSYS/de2_70.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de2_70: Generating de2_70 "de2_70" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 15 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 35 connections
Info: merlin_domain_transform: After transform: 18 modules, 93 connections
Info: merlin_router_transform: After transform: 23 modules, 113 connections
Info: merlin_traffic_limiter_transform: After transform: 25 modules, 123 connections
Info: reset_adaptation_transform: After transform: 26 modules, 98 connections
Info: merlin_network_to_switch_transform: After transform: 35 modules, 118 connections
Info: limiter_update_transform: After transform: 35 modules, 120 connections
Info: merlin_mm_transform: After transform: 35 modules, 120 connections
Info: merlin_interrupt_mapper_transform: After transform: 36 modules, 123 connections
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: de2_70: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios: Starting RTL generation for module 'de2_70_nios'
Info: nios:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=de2_70_nios --dir=C:/Users/FRANCI~1/AppData/Local/Temp/alt7611_1429250901917993929.dir/0001_nios_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/FRANCI~1/AppData/Local/Temp/alt7611_1429250901917993929.dir/0001_nios_gen//de2_70_nios_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios: # 2018.03.21 09:20:08 (*) Starting Nios II generation
Info: nios: # 2018.03.21 09:20:08 (*)   Checking for plaintext license.
Info: nios: # 2018.03.21 09:20:12 (*)   Plaintext license not found.
Info: nios: # 2018.03.21 09:20:12 (*)   Checking for encrypted license (non-evaluation).
Info: nios: # 2018.03.21 09:20:12 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios: # 2018.03.21 09:20:12 (*)   Elaborating CPU configuration settings
Info: nios: # 2018.03.21 09:20:12 (*)   Creating all objects for CPU
Info: nios: # 2018.03.21 09:20:12 (*)     Testbench
Info: nios: # 2018.03.21 09:20:13 (*)     Instruction decoding
Info: nios: # 2018.03.21 09:20:13 (*)       Instruction fields
Info: nios: # 2018.03.21 09:20:13 (*)       Instruction decodes
Info: nios: # 2018.03.21 09:20:13 (*)       Signals for RTL simulation waveforms
Info: nios: # 2018.03.21 09:20:13 (*)       Instruction controls
Info: nios: # 2018.03.21 09:20:13 (*)     Pipeline frontend
Info: nios: # 2018.03.21 09:20:13 (*)     Pipeline backend
Info: nios: # 2018.03.21 09:20:15 (*)   Generating RTL from CPU objects
Info: nios: # 2018.03.21 09:20:18 (*)   Creating encrypted RTL
Info: nios: # 2018.03.21 09:20:19 (*) Done Nios II generation
Info: nios: Done RTL generation for module 'de2_70_nios'
Info: nios: "de2_70" instantiated altera_nios2_qsys "nios"
Info: onchip_memory: Starting RTL generation for module 'de2_70_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2_70_onchip_memory --dir=C:/Users/FRANCI~1/AppData/Local/Temp/alt7611_1429250901917993929.dir/0002_onchip_memory_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/FRANCI~1/AppData/Local/Temp/alt7611_1429250901917993929.dir/0002_onchip_memory_gen//de2_70_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'de2_70_onchip_memory'
Info: onchip_memory: "de2_70" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: jtag_uart: Starting RTL generation for module 'de2_70_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de2_70_jtag_uart --dir=C:/Users/FRANCI~1/AppData/Local/Temp/alt7611_1429250901917993929.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/FRANCI~1/AppData/Local/Temp/alt7611_1429250901917993929.dir/0003_jtag_uart_gen//de2_70_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'de2_70_jtag_uart'
Info: jtag_uart: "de2_70" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios_instruction_master_translator: "de2_70" instantiated altera_merlin_master_translator "nios_instruction_master_translator"
Info: nios_jtag_debug_module_translator: "de2_70" instantiated altera_merlin_slave_translator "nios_jtag_debug_module_translator"
Info: nios_instruction_master_translator_avalon_universal_master_0_agent: "de2_70" instantiated altera_merlin_master_agent "nios_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios_jtag_debug_module_translator_avalon_universal_slave_0_agent: "de2_70" instantiated altera_merlin_slave_agent "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "de2_70" instantiated altera_avalon_sc_fifo "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "de2_70" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "de2_70" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "de2_70" instantiated altera_merlin_router "id_router"
Info: id_router_002: "de2_70" instantiated altera_merlin_router "id_router_002"
Info: limiter: "de2_70" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "de2_70" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "de2_70" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "de2_70" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "de2_70" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "de2_70" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "de2_70" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "de2_70" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "de2_70" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/Francisco/Desktop/DE2_70_QSYS/DE2_70/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "de2_70" instantiated altera_irq_mapper "irq_mapper"
Info: de2_70: Done de2_70" with 23 modules, 69 files, 1493730 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
