# do CPU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:08 on Jun 30,2025
# vlog -work work CPU.vo 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 11:24:08 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:08 on Jun 30,2025
# vlog -work work Waveform.vwf.vt 
# -- Compiling module CPU_vlg_vec_tst
# 
# Top level modules:
# 	CPU_vlg_vec_tst
# End time: 11:24:08 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CPU_vlg_vec_tst 
# Start time: 11:24:08 on Jun 30,2025
# Loading work.CPU_vlg_vec_tst
# Loading work.CPU
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# after#25
# ** Note: $finish    : Waveform.vwf.vt(72)
#    Time: 1 us  Iteration: 0  Instance: /CPU_vlg_vec_tst
# End time: 11:24:08 on Jun 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
