{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 08:26:38 2022 " "Info: Processing started: Mon May 23 08:26:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB7 -c LAB7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB7 -c LAB7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Reg8bit:R1\|Reg\[3\] register Accumulator:Acc\|Reg\[5\] 156.2 MHz 6.402 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 156.2 MHz between source register \"Reg8bit:R1\|Reg\[3\]\" and destination register \"Accumulator:Acc\|Reg\[5\]\" (period= 6.402 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.141 ns + Longest register register " "Info: + Longest register to register delay is 6.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8bit:R1\|Reg\[3\] 1 REG LC_X20_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y7_N1; Fanout = 1; REG Node = 'Reg8bit:R1\|Reg\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg8bit:R1|Reg[3] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.114 ns) 0.869 ns Dbus\[3\]~22 2 COMB LC_X19_Y7_N5 2 " "Info: 2: + IC(0.755 ns) + CELL(0.114 ns) = 0.869 ns; Loc. = LC_X19_Y7_N5; Fanout = 2; COMB Node = 'Dbus\[3\]~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { Reg8bit:R1|Reg[3] Dbus[3]~22 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.292 ns) 1.941 ns Dbus\[3\]~23 3 COMB LC_X20_Y7_N1 6 " "Info: 3: + IC(0.780 ns) + CELL(0.292 ns) = 1.941 ns; Loc. = LC_X20_Y7_N1; Fanout = 6; COMB Node = 'Dbus\[3\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { Dbus[3]~22 Dbus[3]~23 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.564 ns) 3.775 ns Accumulator:Acc\|Add0~28 4 COMB LC_X21_Y6_N3 2 " "Info: 4: + IC(1.270 ns) + CELL(0.564 ns) = 3.775 ns; Loc. = LC_X21_Y6_N3; Fanout = 2; COMB Node = 'Accumulator:Acc\|Add0~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { Dbus[3]~23 Accumulator:Acc|Add0~28 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 3.953 ns Accumulator:Acc\|Add0~30 5 COMB LC_X21_Y6_N4 3 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 3.953 ns; Loc. = LC_X21_Y6_N4; Fanout = 3; COMB Node = 'Accumulator:Acc\|Add0~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Accumulator:Acc|Add0~28 Accumulator:Acc|Add0~30 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 4.574 ns Accumulator:Acc\|Add0~31 6 COMB LC_X21_Y6_N5 1 " "Info: 6: + IC(0.000 ns) + CELL(0.621 ns) = 4.574 ns; Loc. = LC_X21_Y6_N5; Fanout = 1; COMB Node = 'Accumulator:Acc\|Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Accumulator:Acc|Add0~30 Accumulator:Acc|Add0~31 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.309 ns) 6.141 ns Accumulator:Acc\|Reg\[5\] 7 REG LC_X21_Y7_N1 5 " "Info: 7: + IC(1.258 ns) + CELL(0.309 ns) = 6.141 ns; Loc. = LC_X21_Y7_N1; Fanout = 5; REG Node = 'Accumulator:Acc\|Reg\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Accumulator:Acc|Add0~31 Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.078 ns ( 33.84 % ) " "Info: Total cell delay = 2.078 ns ( 33.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.063 ns ( 66.16 % ) " "Info: Total interconnect delay = 4.063 ns ( 66.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.141 ns" { Reg8bit:R1|Reg[3] Dbus[3]~22 Dbus[3]~23 Accumulator:Acc|Add0~28 Accumulator:Acc|Add0~30 Accumulator:Acc|Add0~31 Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.141 ns" { Reg8bit:R1|Reg[3] {} Dbus[3]~22 {} Dbus[3]~23 {} Accumulator:Acc|Add0~28 {} Accumulator:Acc|Add0~30 {} Accumulator:Acc|Add0~31 {} Accumulator:Acc|Reg[5] {} } { 0.000ns 0.755ns 0.780ns 1.270ns 0.000ns 0.000ns 1.258ns } { 0.000ns 0.114ns 0.292ns 0.564ns 0.178ns 0.621ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.782 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Accumulator:Acc\|Reg\[5\] 2 REG LC_X21_Y7_N1 5 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X21_Y7_N1; Fanout = 5; REG Node = 'Accumulator:Acc\|Reg\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clock Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|Reg[5] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Reg8bit:R1\|Reg\[3\] 2 REG LC_X20_Y7_N1 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X20_Y7_N1; Fanout = 1; REG Node = 'Reg8bit:R1\|Reg\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clock Reg8bit:R1|Reg[3] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Reg8bit:R1|Reg[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Reg8bit:R1|Reg[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|Reg[5] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Reg8bit:R1|Reg[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Reg8bit:R1|Reg[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.141 ns" { Reg8bit:R1|Reg[3] Dbus[3]~22 Dbus[3]~23 Accumulator:Acc|Add0~28 Accumulator:Acc|Add0~30 Accumulator:Acc|Add0~31 Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.141 ns" { Reg8bit:R1|Reg[3] {} Dbus[3]~22 {} Dbus[3]~23 {} Accumulator:Acc|Add0~28 {} Accumulator:Acc|Add0~30 {} Accumulator:Acc|Add0~31 {} Accumulator:Acc|Reg[5] {} } { 0.000ns 0.755ns 0.780ns 1.270ns 0.000ns 0.000ns 1.258ns } { 0.000ns 0.114ns 0.292ns 0.564ns 0.178ns 0.621ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|Reg[5] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Reg8bit:R1|Reg[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Reg8bit:R1|Reg[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Accumulator:Acc\|Reg\[5\] RnW1 Clock 13.104 ns register " "Info: tsu for register \"Accumulator:Acc\|Reg\[5\]\" (data pin = \"RnW1\", clock pin = \"Clock\") is 13.104 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.849 ns + Longest pin register " "Info: + Longest pin to register delay is 15.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RnW1 1 PIN PIN_35 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_35; Fanout = 9; PIN Node = 'RnW1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW1 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.351 ns) + CELL(0.590 ns) 10.410 ns Dbus~13 2 COMB LC_X21_Y7_N5 24 " "Info: 2: + IC(8.351 ns) + CELL(0.590 ns) = 10.410 ns; Loc. = LC_X21_Y7_N5; Fanout = 24; COMB Node = 'Dbus~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.941 ns" { RnW1 Dbus~13 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.442 ns) 11.649 ns Dbus\[3\]~23 3 COMB LC_X20_Y7_N1 6 " "Info: 3: + IC(0.797 ns) + CELL(0.442 ns) = 11.649 ns; Loc. = LC_X20_Y7_N1; Fanout = 6; COMB Node = 'Dbus\[3\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Dbus~13 Dbus[3]~23 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.564 ns) 13.483 ns Accumulator:Acc\|Add0~28 4 COMB LC_X21_Y6_N3 2 " "Info: 4: + IC(1.270 ns) + CELL(0.564 ns) = 13.483 ns; Loc. = LC_X21_Y6_N3; Fanout = 2; COMB Node = 'Accumulator:Acc\|Add0~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { Dbus[3]~23 Accumulator:Acc|Add0~28 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 13.661 ns Accumulator:Acc\|Add0~30 5 COMB LC_X21_Y6_N4 3 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 13.661 ns; Loc. = LC_X21_Y6_N4; Fanout = 3; COMB Node = 'Accumulator:Acc\|Add0~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Accumulator:Acc|Add0~28 Accumulator:Acc|Add0~30 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 14.282 ns Accumulator:Acc\|Add0~31 6 COMB LC_X21_Y6_N5 1 " "Info: 6: + IC(0.000 ns) + CELL(0.621 ns) = 14.282 ns; Loc. = LC_X21_Y6_N5; Fanout = 1; COMB Node = 'Accumulator:Acc\|Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Accumulator:Acc|Add0~30 Accumulator:Acc|Add0~31 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.309 ns) 15.849 ns Accumulator:Acc\|Reg\[5\] 7 REG LC_X21_Y7_N1 5 " "Info: 7: + IC(1.258 ns) + CELL(0.309 ns) = 15.849 ns; Loc. = LC_X21_Y7_N1; Fanout = 5; REG Node = 'Accumulator:Acc\|Reg\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Accumulator:Acc|Add0~31 Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.173 ns ( 26.33 % ) " "Info: Total cell delay = 4.173 ns ( 26.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.676 ns ( 73.67 % ) " "Info: Total interconnect delay = 11.676 ns ( 73.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.849 ns" { RnW1 Dbus~13 Dbus[3]~23 Accumulator:Acc|Add0~28 Accumulator:Acc|Add0~30 Accumulator:Acc|Add0~31 Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.849 ns" { RnW1 {} RnW1~out0 {} Dbus~13 {} Dbus[3]~23 {} Accumulator:Acc|Add0~28 {} Accumulator:Acc|Add0~30 {} Accumulator:Acc|Add0~31 {} Accumulator:Acc|Reg[5] {} } { 0.000ns 0.000ns 8.351ns 0.797ns 1.270ns 0.000ns 0.000ns 1.258ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.564ns 0.178ns 0.621ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Accumulator:Acc\|Reg\[5\] 2 REG LC_X21_Y7_N1 5 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X21_Y7_N1; Fanout = 5; REG Node = 'Accumulator:Acc\|Reg\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clock Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|Reg[5] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.849 ns" { RnW1 Dbus~13 Dbus[3]~23 Accumulator:Acc|Add0~28 Accumulator:Acc|Add0~30 Accumulator:Acc|Add0~31 Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.849 ns" { RnW1 {} RnW1~out0 {} Dbus~13 {} Dbus[3]~23 {} Accumulator:Acc|Add0~28 {} Accumulator:Acc|Add0~30 {} Accumulator:Acc|Add0~31 {} Accumulator:Acc|Reg[5] {} } { 0.000ns 0.000ns 8.351ns 0.797ns 1.270ns 0.000ns 0.000ns 1.258ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.564ns 0.178ns 0.621ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|Reg[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|Reg[5] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock DioExt\[7\] Accumulator:Acc\|Reg\[7\] 11.408 ns register " "Info: tco from clock \"Clock\" to destination pin \"DioExt\[7\]\" through register \"Accumulator:Acc\|Reg\[7\]\" is 11.408 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.782 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Accumulator:Acc\|Reg\[7\] 2 REG LC_X21_Y6_N8 3 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X21_Y6_N8; Fanout = 3; REG Node = 'Accumulator:Acc\|Reg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clock Accumulator:Acc|Reg[7] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|Reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|Reg[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.402 ns + Longest register pin " "Info: + Longest register to pin delay is 8.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Accumulator:Acc\|Reg\[7\] 1 REG LC_X21_Y6_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y6_N8; Fanout = 3; REG Node = 'Accumulator:Acc\|Reg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Accumulator:Acc|Reg[7] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.114 ns) 1.369 ns Dbus\[7\]~33 2 COMB LC_X21_Y7_N2 2 " "Info: 2: + IC(1.255 ns) + CELL(0.114 ns) = 1.369 ns; Loc. = LC_X21_Y7_N2; Fanout = 2; COMB Node = 'Dbus\[7\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { Accumulator:Acc|Reg[7] Dbus[7]~33 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.114 ns) 3.041 ns Dbus\[7\]~35 3 COMB LC_X20_Y3_N2 4 " "Info: 3: + IC(1.558 ns) + CELL(0.114 ns) = 3.041 ns; Loc. = LC_X20_Y3_N2; Fanout = 4; COMB Node = 'Dbus\[7\]~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { Dbus[7]~33 Dbus[7]~35 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.237 ns) + CELL(2.124 ns) 8.402 ns DioExt\[7\] 4 PIN PIN_36 0 " "Info: 4: + IC(3.237 ns) + CELL(2.124 ns) = 8.402 ns; Loc. = PIN_36; Fanout = 0; PIN Node = 'DioExt\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { Dbus[7]~35 DioExt[7] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.352 ns ( 27.99 % ) " "Info: Total cell delay = 2.352 ns ( 27.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.050 ns ( 72.01 % ) " "Info: Total interconnect delay = 6.050 ns ( 72.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.402 ns" { Accumulator:Acc|Reg[7] Dbus[7]~33 Dbus[7]~35 DioExt[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.402 ns" { Accumulator:Acc|Reg[7] {} Dbus[7]~33 {} Dbus[7]~35 {} DioExt[7] {} } { 0.000ns 1.255ns 1.558ns 3.237ns } { 0.000ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|Reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|Reg[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.402 ns" { Accumulator:Acc|Reg[7] Dbus[7]~33 Dbus[7]~35 DioExt[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.402 ns" { Accumulator:Acc|Reg[7] {} Dbus[7]~33 {} Dbus[7]~35 {} DioExt[7] {} } { 0.000ns 1.255ns 1.558ns 3.237ns } { 0.000ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RnW1 DioExt\[7\] 17.697 ns Longest " "Info: Longest tpd from source pin \"RnW1\" to destination pin \"DioExt\[7\]\" is 17.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RnW1 1 PIN PIN_35 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_35; Fanout = 9; PIN Node = 'RnW1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW1 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.351 ns) + CELL(0.590 ns) 10.410 ns Dbus~13 2 COMB LC_X21_Y7_N5 24 " "Info: 2: + IC(8.351 ns) + CELL(0.590 ns) = 10.410 ns; Loc. = LC_X21_Y7_N5; Fanout = 24; COMB Node = 'Dbus~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.941 ns" { RnW1 Dbus~13 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.590 ns) 12.336 ns Dbus\[7\]~35 3 COMB LC_X20_Y3_N2 4 " "Info: 3: + IC(1.336 ns) + CELL(0.590 ns) = 12.336 ns; Loc. = LC_X20_Y3_N2; Fanout = 4; COMB Node = 'Dbus\[7\]~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { Dbus~13 Dbus[7]~35 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.237 ns) + CELL(2.124 ns) 17.697 ns DioExt\[7\] 4 PIN PIN_36 0 " "Info: 4: + IC(3.237 ns) + CELL(2.124 ns) = 17.697 ns; Loc. = PIN_36; Fanout = 0; PIN Node = 'DioExt\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { Dbus[7]~35 DioExt[7] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.773 ns ( 26.97 % ) " "Info: Total cell delay = 4.773 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.924 ns ( 73.03 % ) " "Info: Total interconnect delay = 12.924 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.697 ns" { RnW1 Dbus~13 Dbus[7]~35 DioExt[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.697 ns" { RnW1 {} RnW1~out0 {} Dbus~13 {} Dbus[7]~35 {} DioExt[7] {} } { 0.000ns 0.000ns 8.351ns 1.336ns 3.237ns } { 0.000ns 1.469ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Accumulator:Acc\|Reg\[1\] Sel4 Clock -1.771 ns register " "Info: th for register \"Accumulator:Acc\|Reg\[1\]\" (data pin = \"Sel4\", clock pin = \"Clock\") is -1.771 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Accumulator:Acc\|Reg\[1\] 2 REG LC_X21_Y7_N3 5 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X21_Y7_N3; Fanout = 5; REG Node = 'Accumulator:Acc\|Reg\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clock Accumulator:Acc|Reg[1] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|Reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|Reg[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.568 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Sel4 1 PIN PIN_16 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 8; PIN Node = 'Sel4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel4 } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.607 ns) 4.568 ns Accumulator:Acc\|Reg\[1\] 2 REG LC_X21_Y7_N3 5 " "Info: 2: + IC(2.492 ns) + CELL(0.607 ns) = 4.568 ns; Loc. = LC_X21_Y7_N3; Fanout = 5; REG Node = 'Accumulator:Acc\|Reg\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { Sel4 Accumulator:Acc|Reg[1] } "NODE_NAME" } } { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 45.45 % ) " "Info: Total cell delay = 2.076 ns ( 45.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.492 ns ( 54.55 % ) " "Info: Total interconnect delay = 2.492 ns ( 54.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.568 ns" { Sel4 Accumulator:Acc|Reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.568 ns" { Sel4 {} Sel4~out0 {} Accumulator:Acc|Reg[1] {} } { 0.000ns 0.000ns 2.492ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|Reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|Reg[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.568 ns" { Sel4 Accumulator:Acc|Reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.568 ns" { Sel4 {} Sel4~out0 {} Accumulator:Acc|Reg[1] {} } { 0.000ns 0.000ns 2.492ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 08:26:39 2022 " "Info: Processing ended: Mon May 23 08:26:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
