static void cs4398_write(struct oxygen *chip, u8 reg, u8 value)\r\n{\r\nstruct xonar_cs43xx *data = chip->model_data;\r\noxygen_write_i2c(chip, I2C_DEVICE_CS4398, reg, value);\r\nif (reg < ARRAY_SIZE(data->cs4398_regs))\r\ndata->cs4398_regs[reg] = value;\r\n}\r\nstatic void cs4398_write_cached(struct oxygen *chip, u8 reg, u8 value)\r\n{\r\nstruct xonar_cs43xx *data = chip->model_data;\r\nif (value != data->cs4398_regs[reg])\r\ncs4398_write(chip, reg, value);\r\n}\r\nstatic void cs4362a_write(struct oxygen *chip, u8 reg, u8 value)\r\n{\r\nstruct xonar_cs43xx *data = chip->model_data;\r\noxygen_write_i2c(chip, I2C_DEVICE_CS4362A, reg, value);\r\nif (reg < ARRAY_SIZE(data->cs4362a_regs))\r\ndata->cs4362a_regs[reg] = value;\r\n}\r\nstatic void cs4362a_write_cached(struct oxygen *chip, u8 reg, u8 value)\r\n{\r\nstruct xonar_cs43xx *data = chip->model_data;\r\nif (value != data->cs4362a_regs[reg])\r\ncs4362a_write(chip, reg, value);\r\n}\r\nstatic void cs43xx_registers_init(struct oxygen *chip)\r\n{\r\nstruct xonar_cs43xx *data = chip->model_data;\r\nunsigned int i;\r\ncs4398_write(chip, 8, CS4398_CPEN | CS4398_PDN);\r\ncs4362a_write(chip, 0x01, CS4362A_PDN | CS4362A_CPEN);\r\ncs4398_write(chip, 2, data->cs4398_regs[2]);\r\ncs4398_write(chip, 3, CS4398_ATAPI_B_R | CS4398_ATAPI_A_L);\r\ncs4398_write(chip, 4, data->cs4398_regs[4]);\r\ncs4398_write(chip, 5, data->cs4398_regs[5]);\r\ncs4398_write(chip, 6, data->cs4398_regs[6]);\r\ncs4398_write(chip, 7, data->cs4398_regs[7]);\r\ncs4362a_write(chip, 0x02, CS4362A_DIF_LJUST);\r\ncs4362a_write(chip, 0x03, CS4362A_MUTEC_6 | CS4362A_AMUTE |\r\nCS4362A_RMP_UP | CS4362A_ZERO_CROSS | CS4362A_SOFT_RAMP);\r\ncs4362a_write(chip, 0x04, data->cs4362a_regs[0x04]);\r\ncs4362a_write(chip, 0x05, 0);\r\nfor (i = 6; i <= 14; ++i)\r\ncs4362a_write(chip, i, data->cs4362a_regs[i]);\r\ncs4398_write(chip, 8, CS4398_CPEN);\r\ncs4362a_write(chip, 0x01, CS4362A_CPEN);\r\n}\r\nstatic void xonar_d1_init(struct oxygen *chip)\r\n{\r\nstruct xonar_cs43xx *data = chip->model_data;\r\ndata->generic.anti_pop_delay = 800;\r\ndata->generic.output_enable_bit = GPIO_D1_OUTPUT_ENABLE;\r\ndata->cs4398_regs[2] =\r\nCS4398_FM_SINGLE | CS4398_DEM_NONE | CS4398_DIF_LJUST;\r\ndata->cs4398_regs[4] = CS4398_MUTEP_LOW |\r\nCS4398_MUTE_B | CS4398_MUTE_A | CS4398_PAMUTE;\r\ndata->cs4398_regs[5] = 60 * 2;\r\ndata->cs4398_regs[6] = 60 * 2;\r\ndata->cs4398_regs[7] = CS4398_RMP_DN | CS4398_RMP_UP |\r\nCS4398_ZERO_CROSS | CS4398_SOFT_RAMP;\r\ndata->cs4362a_regs[4] = CS4362A_RMP_DN | CS4362A_DEM_NONE;\r\ndata->cs4362a_regs[6] = CS4362A_FM_SINGLE |\r\nCS4362A_ATAPI_B_R | CS4362A_ATAPI_A_L;\r\ndata->cs4362a_regs[7] = 60 | CS4362A_MUTE;\r\ndata->cs4362a_regs[8] = 60 | CS4362A_MUTE;\r\ndata->cs4362a_regs[9] = data->cs4362a_regs[6];\r\ndata->cs4362a_regs[10] = 60 | CS4362A_MUTE;\r\ndata->cs4362a_regs[11] = 60 | CS4362A_MUTE;\r\ndata->cs4362a_regs[12] = data->cs4362a_regs[6];\r\ndata->cs4362a_regs[13] = 60 | CS4362A_MUTE;\r\ndata->cs4362a_regs[14] = 60 | CS4362A_MUTE;\r\noxygen_write16(chip, OXYGEN_2WIRE_BUS_STATUS,\r\nOXYGEN_2WIRE_LENGTH_8 |\r\nOXYGEN_2WIRE_INTERRUPT_MASK |\r\nOXYGEN_2WIRE_SPEED_FAST);\r\ncs43xx_registers_init(chip);\r\noxygen_set_bits16(chip, OXYGEN_GPIO_CONTROL,\r\nGPIO_D1_FRONT_PANEL |\r\nGPIO_D1_MAGIC |\r\nGPIO_D1_INPUT_ROUTE);\r\noxygen_clear_bits16(chip, OXYGEN_GPIO_DATA,\r\nGPIO_D1_FRONT_PANEL | GPIO_D1_INPUT_ROUTE);\r\nxonar_init_cs53x1(chip);\r\nxonar_enable_output(chip);\r\nsnd_component_add(chip->card, "CS4398");\r\nsnd_component_add(chip->card, "CS4362A");\r\nsnd_component_add(chip->card, "CS5361");\r\n}\r\nstatic void xonar_dx_init(struct oxygen *chip)\r\n{\r\nstruct xonar_cs43xx *data = chip->model_data;\r\ndata->generic.ext_power_reg = OXYGEN_GPI_DATA;\r\ndata->generic.ext_power_int_reg = OXYGEN_GPI_INTERRUPT_MASK;\r\ndata->generic.ext_power_bit = GPI_EXT_POWER;\r\nxonar_init_ext_power(chip);\r\nxonar_d1_init(chip);\r\n}\r\nstatic void xonar_d1_cleanup(struct oxygen *chip)\r\n{\r\nxonar_disable_output(chip);\r\ncs4362a_write(chip, 0x01, CS4362A_PDN | CS4362A_CPEN);\r\noxygen_clear_bits8(chip, OXYGEN_FUNCTION, OXYGEN_FUNCTION_RESET_CODEC);\r\n}\r\nstatic void xonar_d1_suspend(struct oxygen *chip)\r\n{\r\nxonar_d1_cleanup(chip);\r\n}\r\nstatic void xonar_d1_resume(struct oxygen *chip)\r\n{\r\noxygen_set_bits8(chip, OXYGEN_FUNCTION, OXYGEN_FUNCTION_RESET_CODEC);\r\nmsleep(1);\r\ncs43xx_registers_init(chip);\r\nxonar_enable_output(chip);\r\n}\r\nstatic void set_cs43xx_params(struct oxygen *chip,\r\nstruct snd_pcm_hw_params *params)\r\n{\r\nstruct xonar_cs43xx *data = chip->model_data;\r\nu8 cs4398_fm, cs4362a_fm;\r\nif (params_rate(params) <= 50000) {\r\ncs4398_fm = CS4398_FM_SINGLE;\r\ncs4362a_fm = CS4362A_FM_SINGLE;\r\n} else if (params_rate(params) <= 100000) {\r\ncs4398_fm = CS4398_FM_DOUBLE;\r\ncs4362a_fm = CS4362A_FM_DOUBLE;\r\n} else {\r\ncs4398_fm = CS4398_FM_QUAD;\r\ncs4362a_fm = CS4362A_FM_QUAD;\r\n}\r\ncs4398_fm |= CS4398_DEM_NONE | CS4398_DIF_LJUST;\r\ncs4398_write_cached(chip, 2, cs4398_fm);\r\ncs4362a_fm |= data->cs4362a_regs[6] & ~CS4362A_FM_MASK;\r\ncs4362a_write_cached(chip, 6, cs4362a_fm);\r\ncs4362a_write_cached(chip, 12, cs4362a_fm);\r\ncs4362a_fm &= CS4362A_FM_MASK;\r\ncs4362a_fm |= data->cs4362a_regs[9] & ~CS4362A_FM_MASK;\r\ncs4362a_write_cached(chip, 9, cs4362a_fm);\r\n}\r\nstatic void update_cs4362a_volumes(struct oxygen *chip)\r\n{\r\nunsigned int i;\r\nu8 mute;\r\nmute = chip->dac_mute ? CS4362A_MUTE : 0;\r\nfor (i = 0; i < 6; ++i)\r\ncs4362a_write_cached(chip, 7 + i + i / 2,\r\n(127 - chip->dac_volume[2 + i]) | mute);\r\n}\r\nstatic void update_cs43xx_volume(struct oxygen *chip)\r\n{\r\ncs4398_write_cached(chip, 5, (127 - chip->dac_volume[0]) * 2);\r\ncs4398_write_cached(chip, 6, (127 - chip->dac_volume[1]) * 2);\r\nupdate_cs4362a_volumes(chip);\r\n}\r\nstatic void update_cs43xx_mute(struct oxygen *chip)\r\n{\r\nu8 reg;\r\nreg = CS4398_MUTEP_LOW | CS4398_PAMUTE;\r\nif (chip->dac_mute)\r\nreg |= CS4398_MUTE_B | CS4398_MUTE_A;\r\ncs4398_write_cached(chip, 4, reg);\r\nupdate_cs4362a_volumes(chip);\r\n}\r\nstatic void update_cs43xx_center_lfe_mix(struct oxygen *chip, bool mixed)\r\n{\r\nstruct xonar_cs43xx *data = chip->model_data;\r\nu8 reg;\r\nreg = data->cs4362a_regs[9] & ~CS4362A_ATAPI_MASK;\r\nif (mixed)\r\nreg |= CS4362A_ATAPI_B_LR | CS4362A_ATAPI_A_LR;\r\nelse\r\nreg |= CS4362A_ATAPI_B_R | CS4362A_ATAPI_A_L;\r\ncs4362a_write_cached(chip, 9, reg);\r\n}\r\nstatic int rolloff_info(struct snd_kcontrol *ctl,\r\nstruct snd_ctl_elem_info *info)\r\n{\r\nstatic const char *const names[2] = {\r\n"Fast Roll-off", "Slow Roll-off"\r\n};\r\nreturn snd_ctl_enum_info(info, 1, 2, names);\r\n}\r\nstatic int rolloff_get(struct snd_kcontrol *ctl,\r\nstruct snd_ctl_elem_value *value)\r\n{\r\nstruct oxygen *chip = ctl->private_data;\r\nstruct xonar_cs43xx *data = chip->model_data;\r\nvalue->value.enumerated.item[0] =\r\n(data->cs4398_regs[7] & CS4398_FILT_SEL) != 0;\r\nreturn 0;\r\n}\r\nstatic int rolloff_put(struct snd_kcontrol *ctl,\r\nstruct snd_ctl_elem_value *value)\r\n{\r\nstruct oxygen *chip = ctl->private_data;\r\nstruct xonar_cs43xx *data = chip->model_data;\r\nint changed;\r\nu8 reg;\r\nmutex_lock(&chip->mutex);\r\nreg = data->cs4398_regs[7];\r\nif (value->value.enumerated.item[0])\r\nreg |= CS4398_FILT_SEL;\r\nelse\r\nreg &= ~CS4398_FILT_SEL;\r\nchanged = reg != data->cs4398_regs[7];\r\nif (changed) {\r\ncs4398_write(chip, 7, reg);\r\nif (reg & CS4398_FILT_SEL)\r\nreg = data->cs4362a_regs[0x04] | CS4362A_FILT_SEL;\r\nelse\r\nreg = data->cs4362a_regs[0x04] & ~CS4362A_FILT_SEL;\r\ncs4362a_write(chip, 0x04, reg);\r\n}\r\nmutex_unlock(&chip->mutex);\r\nreturn changed;\r\n}\r\nstatic void xonar_d1_line_mic_ac97_switch(struct oxygen *chip,\r\nunsigned int reg, unsigned int mute)\r\n{\r\nif (reg == AC97_LINE) {\r\nspin_lock_irq(&chip->reg_lock);\r\noxygen_write16_masked(chip, OXYGEN_GPIO_DATA,\r\nmute ? GPIO_D1_INPUT_ROUTE : 0,\r\nGPIO_D1_INPUT_ROUTE);\r\nspin_unlock_irq(&chip->reg_lock);\r\n}\r\n}\r\nstatic int xonar_d1_mixer_init(struct oxygen *chip)\r\n{\r\nint err;\r\nerr = snd_ctl_add(chip->card, snd_ctl_new1(&front_panel_switch, chip));\r\nif (err < 0)\r\nreturn err;\r\nerr = snd_ctl_add(chip->card, snd_ctl_new1(&rolloff_control, chip));\r\nif (err < 0)\r\nreturn err;\r\nreturn 0;\r\n}\r\nstatic void dump_cs4362a_registers(struct xonar_cs43xx *data,\r\nstruct snd_info_buffer *buffer)\r\n{\r\nunsigned int i;\r\nsnd_iprintf(buffer, "\nCS4362A:");\r\nfor (i = 1; i <= 14; ++i)\r\nsnd_iprintf(buffer, " %02x", data->cs4362a_regs[i]);\r\nsnd_iprintf(buffer, "\n");\r\n}\r\nstatic void dump_d1_registers(struct oxygen *chip,\r\nstruct snd_info_buffer *buffer)\r\n{\r\nstruct xonar_cs43xx *data = chip->model_data;\r\nunsigned int i;\r\nsnd_iprintf(buffer, "\nCS4398: 7?");\r\nfor (i = 2; i < 8; ++i)\r\nsnd_iprintf(buffer, " %02x", data->cs4398_regs[i]);\r\nsnd_iprintf(buffer, "\n");\r\ndump_cs4362a_registers(data, buffer);\r\n}\r\nint __devinit get_xonar_cs43xx_model(struct oxygen *chip,\r\nconst struct pci_device_id *id)\r\n{\r\nswitch (id->subdevice) {\r\ncase 0x834f:\r\nchip->model = model_xonar_d1;\r\nchip->model.shortname = "Xonar D1";\r\nbreak;\r\ncase 0x8275:\r\ncase 0x8327:\r\nchip->model = model_xonar_d1;\r\nchip->model.shortname = "Xonar DX";\r\nchip->model.init = xonar_dx_init;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}
