// Seed: 603057984
module module_0;
  tri id_1 = -1, id_2;
  tri id_3;
  wire id_4, id_5;
  wire id_6, id_7;
  assign id_3 = -1;
  wire id_8, id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_5 = 1;
  tri1 id_6;
  always begin : LABEL_0
    id_4 <= 1;
  end
  assign id_3 = id_1;
  always id_4 <= #id_5 'd0;
  tri1 id_7, id_8, id_9;
  wire id_10;
  assign id_6 = id_8 << id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_11;
endmodule
