# # File gsaved with Nlview version 6.3.8  2013-12-19 bk=1.2992 VDI=34 GEI=35
# 
preplace inst nios_mcu.onchip_ram -pg 1 -lvl 3 -y 130
preplace inst nios_mcu.nios_cpu.clock_bridge -pg 1
preplace inst nios_mcu.nios_cpu -pg 1 -lvl 2 -y 160
preplace inst nios_mcu.nios_cpu.cpu -pg 1
preplace inst nios_mcu.clk_0 -pg 1 -lvl 1 -y 200
preplace inst nios_mcu.pio_0 -pg 1 -lvl 3 -y 270
preplace inst nios_mcu.jtag_uart_0 -pg 1 -lvl 3 -y 30
preplace inst nios_mcu.nios_cpu.reset_bridge -pg 1
preplace inst nios_mcu.AvalonAnemo_0 -pg 1 -lvl 3 -y 370
preplace inst nios_mcu -pg 1 -lvl 1 -y 40 -regy -20
preplace netloc EXPORT<net_container>nios_mcu</net_container>(SLAVE)nios_mcu.pio_0_external_connection,(SLAVE)pio_0.external_connection) 1 0 3 NJ 300 NJ 300 NJ
preplace netloc FAN_OUT<net_container>nios_mcu</net_container>(SLAVE)pio_0.clk,(SLAVE)onchip_ram.clk1,(SLAVE)onchip_ram.clk2,(SLAVE)jtag_uart_0.clk,(MASTER)clk_0.clk,(SLAVE)nios_cpu.clk,(SLAVE)AvalonAnemo_0.clock) 1 1 2 400 100 800
preplace netloc INTERCONNECT<net_container>nios_mcu</net_container>(MASTER)nios_cpu.data_master,(SLAVE)jtag_uart_0.avalon_jtag_slave,(SLAVE)pio_0.s1,(MASTER)nios_cpu.instruction_master,(SLAVE)onchip_ram.s2,(SLAVE)AvalonAnemo_0.avalon_slave_0,(SLAVE)onchip_ram.s1,(SLAVE)nios_cpu.debug_mem_slave) 1 1 2 420 120 780
preplace netloc EXPORT<net_container>nios_mcu</net_container>(SLAVE)nios_mcu.clk,(SLAVE)clk_0.clk_in) 1 0 1 NJ
preplace netloc EXPORT<net_container>nios_mcu</net_container>(SLAVE)clk_0.clk_in_reset,(SLAVE)nios_mcu.reset) 1 0 1 NJ
preplace netloc POINT_TO_POINT<net_container>nios_mcu</net_container>(SLAVE)jtag_uart_0.irq,(MASTER)nios_cpu.irq) 1 2 1 840
preplace netloc FAN_OUT<net_container>nios_mcu</net_container>(SLAVE)jtag_uart_0.reset,(MASTER)clk_0.clk_reset,(SLAVE)nios_cpu.reset,(SLAVE)pio_0.reset,(SLAVE)AvalonAnemo_0.reset,(SLAVE)onchip_ram.reset2,(SLAVE)onchip_ram.reset1) 1 1 2 380 80 820
levelinfo -pg 1 0 170 1030
levelinfo -hier nios_mcu 180 210 540 870 1020
