#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 30 00:29:54 2021
# Process ID: 18264
# Current directory: D:/Programming/Vivado/graphics_card/graphics_card.runs/synth_1
# Command line: vivado.exe -log graphic_card.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source graphic_card.tcl
# Log file: D:/Programming/Vivado/graphics_card/graphics_card.runs/synth_1/graphic_card.vds
# Journal file: D:/Programming/Vivado/graphics_card/graphics_card.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source graphic_card.tcl -notrace
Command: synth_design -top graphic_card -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16612
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1016.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'graphic_card' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/graphic_card.vhd:17]
INFO: [Synth 8-3491] module 't_flip_flop' declared at 'C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/TFF.vhd:6' bound to instance 'FR_D1' of component 't_flip_flop' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/graphic_card.vhd:60]
INFO: [Synth 8-638] synthesizing module 't_flip_flop' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/TFF.vhd:15]
INFO: [Synth 8-256] done synthesizing module 't_flip_flop' (1#1) [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/TFF.vhd:15]
INFO: [Synth 8-3491] module 't_flip_flop' declared at 'C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/TFF.vhd:6' bound to instance 'FR_D2' of component 't_flip_flop' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/graphic_card.vhd:61]
INFO: [Synth 8-3491] module 'controller_vga' declared at 'C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/controller.vhd:6' bound to instance 'CNTRL' of component 'controller_vga' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/graphic_card.vhd:62]
INFO: [Synth 8-638] synthesizing module 'controller_vga' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/controller.vhd:17]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/ten_bit_counter.vhd:6' bound to instance 'COUNTER_H' of component 'counter' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/ten_bit_counter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/ten_bit_counter.vhd:14]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/ten_bit_counter.vhd:6' bound to instance 'COUNTER_V' of component 'counter' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/controller.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'controller_vga' (3#1) [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/controller.vhd:17]
INFO: [Synth 8-3491] module 'image_source' declared at 'C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/image_source.vhd:5' bound to instance 'IMG_S' of component 'image_source' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/graphic_card.vhd:63]
INFO: [Synth 8-638] synthesizing module 'image_source' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/image_source.vhd:19]
INFO: [Synth 8-3491] module 'image_graph' declared at 'C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/img_graph.vhd:5' bound to instance 'PIX_MAP' of component 'image_graph' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/image_source.vhd:68]
INFO: [Synth 8-638] synthesizing module 'image_graph' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/img_graph.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'image_graph' (4#1) [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/img_graph.vhd:15]
INFO: [Synth 8-3491] module 'mpg' declared at 'D:/Programming/Vivado/graphics_card/graphics_card.srcs/sources_1/new/MPG.vhd:6' bound to instance 'DEB' of component 'mpg' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/image_source.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mpg' [D:/Programming/Vivado/graphics_card/graphics_card.srcs/sources_1/new/MPG.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mpg' (5#1) [D:/Programming/Vivado/graphics_card/graphics_card.srcs/sources_1/new/MPG.vhd:12]
INFO: [Synth 8-3491] module 'rev_counter' declared at 'C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/reversible_counter.vhd:6' bound to instance 'C_X' of component 'rev_counter' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/image_source.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rev_counter' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/reversible_counter.vhd:17]
WARNING: [Synth 8-614] signal 'initial_px' is read in the process but is not in the sensitivity list [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/reversible_counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'rev_counter' (6#1) [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/reversible_counter.vhd:17]
INFO: [Synth 8-3491] module 'rev_counter' declared at 'C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/reversible_counter.vhd:6' bound to instance 'C_Y' of component 'rev_counter' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/image_source.vhd:75]
INFO: [Synth 8-3491] module 'ten_bit_a' declared at 'C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/ten_bit_a.vhd:6' bound to instance 'ADD_X' of component 'ten_bit_a' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/image_source.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ten_bit_a' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/ten_bit_a.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'ten_bit_a' (7#1) [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/ten_bit_a.vhd:14]
INFO: [Synth 8-3491] module 'ten_bit_a' declared at 'C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/ten_bit_a.vhd:6' bound to instance 'ADD_Y' of component 'ten_bit_a' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/image_source.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'image_source' (8#1) [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/image_source.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'graphic_card' (9#1) [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/graphic_card.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1016.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Programming/Vivado/graphics_card/graphics_card.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Programming/Vivado/graphics_card/graphics_card.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Programming/Vivado/graphics_card/graphics_card.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/graphic_card_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/graphic_card_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1071.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1071.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1071.113 ; gain = 54.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1071.113 ; gain = 54.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1071.113 ; gain = 54.227
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'rgb_reg' [C:/Users/tpodi/OneDrive/Desktop/vga/controllerVGA/VGA/src/img_graph.vhd:327]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1071.113 ; gain = 54.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 1     
	  64 Input   59 Bit        Muxes := 1     
	  64 Input   50 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 16    
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1071.113 ; gain = 54.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+--------------------------+---------------+----------------+
|Module Name  | RTL Object               | Depth x Width | Implemented As | 
+-------------+--------------------------+---------------+----------------+
|image_graph  | INVADER[0]               | 64x6          | LUT            | 
|image_graph  | HEART[0]                 | 64x32         | LUT            | 
|graphic_card | IMG_S/PIX_MAP/INVADER[0] | 64x6          | LUT            | 
|graphic_card | IMG_S/PIX_MAP/HEART[0]   | 64x32         | LUT            | 
+-------------+--------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1071.113 ; gain = 54.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1071.621 ; gain = 54.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1080.680 ; gain = 63.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1081.551 ; gain = 64.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1081.551 ; gain = 64.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1081.551 ; gain = 64.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1081.551 ; gain = 64.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1081.551 ; gain = 64.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1081.551 ; gain = 64.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     5|
|4     |LUT2   |    31|
|5     |LUT3   |    13|
|6     |LUT4   |    29|
|7     |LUT5   |    65|
|8     |LUT6   |   174|
|9     |MUXF7  |    30|
|10    |MUXF8  |    11|
|11    |FDCE   |    16|
|12    |FDPE   |     6|
|13    |FDRE   |    48|
|14    |IBUF   |    10|
|15    |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1081.551 ; gain = 64.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1081.551 ; gain = 10.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1081.551 ; gain = 64.664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1093.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1093.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1093.641 ; gain = 76.754
INFO: [Common 17-1381] The checkpoint 'D:/Programming/Vivado/graphics_card/graphics_card.runs/synth_1/graphic_card.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file graphic_card_utilization_synth.rpt -pb graphic_card_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 30 00:30:30 2021...
