u32 omap2_cm_read_mod_reg(s16 module, u16 idx)\r\n{\r\nreturn __raw_readl(cm_base + module + idx);\r\n}\r\nvoid omap2_cm_write_mod_reg(u32 val, s16 module, u16 idx)\r\n{\r\n__raw_writel(val, cm_base + module + idx);\r\n}\r\nu32 omap2_cm_rmw_mod_reg_bits(u32 mask, u32 bits, s16 module, s16 idx)\r\n{\r\nu32 v;\r\nv = omap2_cm_read_mod_reg(module, idx);\r\nv &= ~mask;\r\nv |= bits;\r\nomap2_cm_write_mod_reg(v, module, idx);\r\nreturn v;\r\n}\r\nu32 omap2_cm_set_mod_reg_bits(u32 bits, s16 module, s16 idx)\r\n{\r\nreturn omap2_cm_rmw_mod_reg_bits(bits, bits, module, idx);\r\n}\r\nu32 omap2_cm_clear_mod_reg_bits(u32 bits, s16 module, s16 idx)\r\n{\r\nreturn omap2_cm_rmw_mod_reg_bits(bits, 0x0, module, idx);\r\n}\r\nstatic void _write_clktrctrl(u8 c, s16 module, u32 mask)\r\n{\r\nu32 v;\r\nv = omap2_cm_read_mod_reg(module, OMAP2_CM_CLKSTCTRL);\r\nv &= ~mask;\r\nv |= c << __ffs(mask);\r\nomap2_cm_write_mod_reg(v, module, OMAP2_CM_CLKSTCTRL);\r\n}\r\nbool omap2_cm_is_clkdm_in_hwsup(s16 module, u32 mask)\r\n{\r\nu32 v;\r\nbool ret = 0;\r\nBUG_ON(!cpu_is_omap24xx() && !cpu_is_omap34xx());\r\nv = omap2_cm_read_mod_reg(module, OMAP2_CM_CLKSTCTRL);\r\nv &= mask;\r\nv >>= __ffs(mask);\r\nif (cpu_is_omap24xx())\r\nret = (v == OMAP24XX_CLKSTCTRL_ENABLE_AUTO) ? 1 : 0;\r\nelse\r\nret = (v == OMAP34XX_CLKSTCTRL_ENABLE_AUTO) ? 1 : 0;\r\nreturn ret;\r\n}\r\nvoid omap2xxx_cm_clkdm_enable_hwsup(s16 module, u32 mask)\r\n{\r\n_write_clktrctrl(OMAP24XX_CLKSTCTRL_ENABLE_AUTO, module, mask);\r\n}\r\nvoid omap2xxx_cm_clkdm_disable_hwsup(s16 module, u32 mask)\r\n{\r\n_write_clktrctrl(OMAP24XX_CLKSTCTRL_DISABLE_AUTO, module, mask);\r\n}\r\nvoid omap3xxx_cm_clkdm_enable_hwsup(s16 module, u32 mask)\r\n{\r\n_write_clktrctrl(OMAP34XX_CLKSTCTRL_ENABLE_AUTO, module, mask);\r\n}\r\nvoid omap3xxx_cm_clkdm_disable_hwsup(s16 module, u32 mask)\r\n{\r\n_write_clktrctrl(OMAP34XX_CLKSTCTRL_DISABLE_AUTO, module, mask);\r\n}\r\nvoid omap3xxx_cm_clkdm_force_sleep(s16 module, u32 mask)\r\n{\r\n_write_clktrctrl(OMAP34XX_CLKSTCTRL_FORCE_SLEEP, module, mask);\r\n}\r\nvoid omap3xxx_cm_clkdm_force_wakeup(s16 module, u32 mask)\r\n{\r\n_write_clktrctrl(OMAP34XX_CLKSTCTRL_FORCE_WAKEUP, module, mask);\r\n}\r\nstatic void _omap2xxx_set_dpll_autoidle(u8 m)\r\n{\r\nu32 v;\r\nv = omap2_cm_read_mod_reg(PLL_MOD, CM_AUTOIDLE);\r\nv &= ~OMAP24XX_AUTO_DPLL_MASK;\r\nv |= m << OMAP24XX_AUTO_DPLL_SHIFT;\r\nomap2_cm_write_mod_reg(v, PLL_MOD, CM_AUTOIDLE);\r\n}\r\nvoid omap2xxx_cm_set_dpll_disable_autoidle(void)\r\n{\r\n_omap2xxx_set_dpll_autoidle(OMAP2XXX_DPLL_AUTOIDLE_LOW_POWER_STOP);\r\n}\r\nvoid omap2xxx_cm_set_dpll_auto_low_power_stop(void)\r\n{\r\n_omap2xxx_set_dpll_autoidle(DPLL_AUTOIDLE_DISABLE);\r\n}\r\nstatic void _omap2xxx_set_apll_autoidle(u8 m, u32 mask)\r\n{\r\nu32 v;\r\nv = omap2_cm_read_mod_reg(PLL_MOD, CM_AUTOIDLE);\r\nv &= ~mask;\r\nv |= m << __ffs(mask);\r\nomap2_cm_write_mod_reg(v, PLL_MOD, CM_AUTOIDLE);\r\n}\r\nvoid omap2xxx_cm_set_apll54_disable_autoidle(void)\r\n{\r\n_omap2xxx_set_apll_autoidle(OMAP2XXX_APLL_AUTOIDLE_LOW_POWER_STOP,\r\nOMAP24XX_AUTO_54M_MASK);\r\n}\r\nvoid omap2xxx_cm_set_apll54_auto_low_power_stop(void)\r\n{\r\n_omap2xxx_set_apll_autoidle(OMAP2XXX_APLL_AUTOIDLE_DISABLE,\r\nOMAP24XX_AUTO_54M_MASK);\r\n}\r\nvoid omap2xxx_cm_set_apll96_disable_autoidle(void)\r\n{\r\n_omap2xxx_set_apll_autoidle(OMAP2XXX_APLL_AUTOIDLE_LOW_POWER_STOP,\r\nOMAP24XX_AUTO_96M_MASK);\r\n}\r\nvoid omap2xxx_cm_set_apll96_auto_low_power_stop(void)\r\n{\r\n_omap2xxx_set_apll_autoidle(OMAP2XXX_APLL_AUTOIDLE_DISABLE,\r\nOMAP24XX_AUTO_96M_MASK);\r\n}\r\nint omap2_cm_wait_module_ready(s16 prcm_mod, u8 idlest_id, u8 idlest_shift)\r\n{\r\nint ena = 0, i = 0;\r\nu8 cm_idlest_reg;\r\nu32 mask;\r\nif (!idlest_id || (idlest_id > ARRAY_SIZE(cm_idlest_offs)))\r\nreturn -EINVAL;\r\ncm_idlest_reg = cm_idlest_offs[idlest_id - 1];\r\nmask = 1 << idlest_shift;\r\nif (cpu_is_omap24xx())\r\nena = mask;\r\nelse if (cpu_is_omap34xx())\r\nena = 0;\r\nelse\r\nBUG();\r\nomap_test_timeout(((omap2_cm_read_mod_reg(prcm_mod, cm_idlest_reg) & mask) == ena),\r\nMAX_MODULE_READY_TIME, i);\r\nreturn (i < MAX_MODULE_READY_TIME) ? 0 : -EBUSY;\r\n}\r\nvoid omap3_cm_save_context(void)\r\n{\r\ncm_context.iva2_cm_clksel1 =\r\nomap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, CM_CLKSEL1);\r\ncm_context.iva2_cm_clksel2 =\r\nomap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, CM_CLKSEL2);\r\ncm_context.cm_sysconfig = __raw_readl(OMAP3430_CM_SYSCONFIG);\r\ncm_context.sgx_cm_clksel =\r\nomap2_cm_read_mod_reg(OMAP3430ES2_SGX_MOD, CM_CLKSEL);\r\ncm_context.dss_cm_clksel =\r\nomap2_cm_read_mod_reg(OMAP3430_DSS_MOD, CM_CLKSEL);\r\ncm_context.cam_cm_clksel =\r\nomap2_cm_read_mod_reg(OMAP3430_CAM_MOD, CM_CLKSEL);\r\ncm_context.per_cm_clksel =\r\nomap2_cm_read_mod_reg(OMAP3430_PER_MOD, CM_CLKSEL);\r\ncm_context.emu_cm_clksel =\r\nomap2_cm_read_mod_reg(OMAP3430_EMU_MOD, CM_CLKSEL1);\r\ncm_context.emu_cm_clkstctrl =\r\nomap2_cm_read_mod_reg(OMAP3430_EMU_MOD, OMAP2_CM_CLKSTCTRL);\r\ncm_context.pll_cm_autoidle =\r\nomap2_cm_read_mod_reg(PLL_MOD, CM_AUTOIDLE);\r\ncm_context.pll_cm_autoidle2 =\r\nomap2_cm_read_mod_reg(PLL_MOD, CM_AUTOIDLE2);\r\ncm_context.pll_cm_clksel4 =\r\nomap2_cm_read_mod_reg(PLL_MOD, OMAP3430ES2_CM_CLKSEL4);\r\ncm_context.pll_cm_clksel5 =\r\nomap2_cm_read_mod_reg(PLL_MOD, OMAP3430ES2_CM_CLKSEL5);\r\ncm_context.pll_cm_clken2 =\r\nomap2_cm_read_mod_reg(PLL_MOD, OMAP3430ES2_CM_CLKEN2);\r\ncm_context.cm_polctrl = __raw_readl(OMAP3430_CM_POLCTRL);\r\ncm_context.iva2_cm_fclken =\r\nomap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, CM_FCLKEN);\r\ncm_context.iva2_cm_clken_pll =\r\nomap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, OMAP3430_CM_CLKEN_PLL);\r\ncm_context.core_cm_fclken1 =\r\nomap2_cm_read_mod_reg(CORE_MOD, CM_FCLKEN1);\r\ncm_context.core_cm_fclken3 =\r\nomap2_cm_read_mod_reg(CORE_MOD, OMAP3430ES2_CM_FCLKEN3);\r\ncm_context.sgx_cm_fclken =\r\nomap2_cm_read_mod_reg(OMAP3430ES2_SGX_MOD, CM_FCLKEN);\r\ncm_context.wkup_cm_fclken =\r\nomap2_cm_read_mod_reg(WKUP_MOD, CM_FCLKEN);\r\ncm_context.dss_cm_fclken =\r\nomap2_cm_read_mod_reg(OMAP3430_DSS_MOD, CM_FCLKEN);\r\ncm_context.cam_cm_fclken =\r\nomap2_cm_read_mod_reg(OMAP3430_CAM_MOD, CM_FCLKEN);\r\ncm_context.per_cm_fclken =\r\nomap2_cm_read_mod_reg(OMAP3430_PER_MOD, CM_FCLKEN);\r\ncm_context.usbhost_cm_fclken =\r\nomap2_cm_read_mod_reg(OMAP3430ES2_USBHOST_MOD, CM_FCLKEN);\r\ncm_context.core_cm_iclken1 =\r\nomap2_cm_read_mod_reg(CORE_MOD, CM_ICLKEN1);\r\ncm_context.core_cm_iclken2 =\r\nomap2_cm_read_mod_reg(CORE_MOD, CM_ICLKEN2);\r\ncm_context.core_cm_iclken3 =\r\nomap2_cm_read_mod_reg(CORE_MOD, CM_ICLKEN3);\r\ncm_context.sgx_cm_iclken =\r\nomap2_cm_read_mod_reg(OMAP3430ES2_SGX_MOD, CM_ICLKEN);\r\ncm_context.wkup_cm_iclken =\r\nomap2_cm_read_mod_reg(WKUP_MOD, CM_ICLKEN);\r\ncm_context.dss_cm_iclken =\r\nomap2_cm_read_mod_reg(OMAP3430_DSS_MOD, CM_ICLKEN);\r\ncm_context.cam_cm_iclken =\r\nomap2_cm_read_mod_reg(OMAP3430_CAM_MOD, CM_ICLKEN);\r\ncm_context.per_cm_iclken =\r\nomap2_cm_read_mod_reg(OMAP3430_PER_MOD, CM_ICLKEN);\r\ncm_context.usbhost_cm_iclken =\r\nomap2_cm_read_mod_reg(OMAP3430ES2_USBHOST_MOD, CM_ICLKEN);\r\ncm_context.iva2_cm_autoidle2 =\r\nomap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, CM_AUTOIDLE2);\r\ncm_context.mpu_cm_autoidle2 =\r\nomap2_cm_read_mod_reg(MPU_MOD, CM_AUTOIDLE2);\r\ncm_context.iva2_cm_clkstctrl =\r\nomap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, OMAP2_CM_CLKSTCTRL);\r\ncm_context.mpu_cm_clkstctrl =\r\nomap2_cm_read_mod_reg(MPU_MOD, OMAP2_CM_CLKSTCTRL);\r\ncm_context.core_cm_clkstctrl =\r\nomap2_cm_read_mod_reg(CORE_MOD, OMAP2_CM_CLKSTCTRL);\r\ncm_context.sgx_cm_clkstctrl =\r\nomap2_cm_read_mod_reg(OMAP3430ES2_SGX_MOD, OMAP2_CM_CLKSTCTRL);\r\ncm_context.dss_cm_clkstctrl =\r\nomap2_cm_read_mod_reg(OMAP3430_DSS_MOD, OMAP2_CM_CLKSTCTRL);\r\ncm_context.cam_cm_clkstctrl =\r\nomap2_cm_read_mod_reg(OMAP3430_CAM_MOD, OMAP2_CM_CLKSTCTRL);\r\ncm_context.per_cm_clkstctrl =\r\nomap2_cm_read_mod_reg(OMAP3430_PER_MOD, OMAP2_CM_CLKSTCTRL);\r\ncm_context.neon_cm_clkstctrl =\r\nomap2_cm_read_mod_reg(OMAP3430_NEON_MOD, OMAP2_CM_CLKSTCTRL);\r\ncm_context.usbhost_cm_clkstctrl =\r\nomap2_cm_read_mod_reg(OMAP3430ES2_USBHOST_MOD,\r\nOMAP2_CM_CLKSTCTRL);\r\ncm_context.core_cm_autoidle1 =\r\nomap2_cm_read_mod_reg(CORE_MOD, CM_AUTOIDLE1);\r\ncm_context.core_cm_autoidle2 =\r\nomap2_cm_read_mod_reg(CORE_MOD, CM_AUTOIDLE2);\r\ncm_context.core_cm_autoidle3 =\r\nomap2_cm_read_mod_reg(CORE_MOD, CM_AUTOIDLE3);\r\ncm_context.wkup_cm_autoidle =\r\nomap2_cm_read_mod_reg(WKUP_MOD, CM_AUTOIDLE);\r\ncm_context.dss_cm_autoidle =\r\nomap2_cm_read_mod_reg(OMAP3430_DSS_MOD, CM_AUTOIDLE);\r\ncm_context.cam_cm_autoidle =\r\nomap2_cm_read_mod_reg(OMAP3430_CAM_MOD, CM_AUTOIDLE);\r\ncm_context.per_cm_autoidle =\r\nomap2_cm_read_mod_reg(OMAP3430_PER_MOD, CM_AUTOIDLE);\r\ncm_context.usbhost_cm_autoidle =\r\nomap2_cm_read_mod_reg(OMAP3430ES2_USBHOST_MOD, CM_AUTOIDLE);\r\ncm_context.sgx_cm_sleepdep =\r\nomap2_cm_read_mod_reg(OMAP3430ES2_SGX_MOD,\r\nOMAP3430_CM_SLEEPDEP);\r\ncm_context.dss_cm_sleepdep =\r\nomap2_cm_read_mod_reg(OMAP3430_DSS_MOD, OMAP3430_CM_SLEEPDEP);\r\ncm_context.cam_cm_sleepdep =\r\nomap2_cm_read_mod_reg(OMAP3430_CAM_MOD, OMAP3430_CM_SLEEPDEP);\r\ncm_context.per_cm_sleepdep =\r\nomap2_cm_read_mod_reg(OMAP3430_PER_MOD, OMAP3430_CM_SLEEPDEP);\r\ncm_context.usbhost_cm_sleepdep =\r\nomap2_cm_read_mod_reg(OMAP3430ES2_USBHOST_MOD,\r\nOMAP3430_CM_SLEEPDEP);\r\ncm_context.cm_clkout_ctrl =\r\nomap2_cm_read_mod_reg(OMAP3430_CCR_MOD,\r\nOMAP3_CM_CLKOUT_CTRL_OFFSET);\r\n}\r\nvoid omap3_cm_restore_context(void)\r\n{\r\nomap2_cm_write_mod_reg(cm_context.iva2_cm_clksel1, OMAP3430_IVA2_MOD,\r\nCM_CLKSEL1);\r\nomap2_cm_write_mod_reg(cm_context.iva2_cm_clksel2, OMAP3430_IVA2_MOD,\r\nCM_CLKSEL2);\r\n__raw_writel(cm_context.cm_sysconfig, OMAP3430_CM_SYSCONFIG);\r\nomap2_cm_write_mod_reg(cm_context.sgx_cm_clksel, OMAP3430ES2_SGX_MOD,\r\nCM_CLKSEL);\r\nomap2_cm_write_mod_reg(cm_context.dss_cm_clksel, OMAP3430_DSS_MOD,\r\nCM_CLKSEL);\r\nomap2_cm_write_mod_reg(cm_context.cam_cm_clksel, OMAP3430_CAM_MOD,\r\nCM_CLKSEL);\r\nomap2_cm_write_mod_reg(cm_context.per_cm_clksel, OMAP3430_PER_MOD,\r\nCM_CLKSEL);\r\nomap2_cm_write_mod_reg(cm_context.emu_cm_clksel, OMAP3430_EMU_MOD,\r\nCM_CLKSEL1);\r\nomap2_cm_write_mod_reg(cm_context.emu_cm_clkstctrl, OMAP3430_EMU_MOD,\r\nOMAP2_CM_CLKSTCTRL);\r\nomap2_cm_write_mod_reg(cm_context.pll_cm_autoidle, PLL_MOD,\r\nCM_AUTOIDLE);\r\nomap2_cm_write_mod_reg(cm_context.pll_cm_autoidle2, PLL_MOD,\r\nCM_AUTOIDLE2);\r\nomap2_cm_write_mod_reg(cm_context.pll_cm_clksel4, PLL_MOD,\r\nOMAP3430ES2_CM_CLKSEL4);\r\nomap2_cm_write_mod_reg(cm_context.pll_cm_clksel5, PLL_MOD,\r\nOMAP3430ES2_CM_CLKSEL5);\r\nomap2_cm_write_mod_reg(cm_context.pll_cm_clken2, PLL_MOD,\r\nOMAP3430ES2_CM_CLKEN2);\r\n__raw_writel(cm_context.cm_polctrl, OMAP3430_CM_POLCTRL);\r\nomap2_cm_write_mod_reg(cm_context.iva2_cm_fclken, OMAP3430_IVA2_MOD,\r\nCM_FCLKEN);\r\nomap2_cm_write_mod_reg(cm_context.iva2_cm_clken_pll, OMAP3430_IVA2_MOD,\r\nOMAP3430_CM_CLKEN_PLL);\r\nomap2_cm_write_mod_reg(cm_context.core_cm_fclken1, CORE_MOD,\r\nCM_FCLKEN1);\r\nomap2_cm_write_mod_reg(cm_context.core_cm_fclken3, CORE_MOD,\r\nOMAP3430ES2_CM_FCLKEN3);\r\nomap2_cm_write_mod_reg(cm_context.sgx_cm_fclken, OMAP3430ES2_SGX_MOD,\r\nCM_FCLKEN);\r\nomap2_cm_write_mod_reg(cm_context.wkup_cm_fclken, WKUP_MOD, CM_FCLKEN);\r\nomap2_cm_write_mod_reg(cm_context.dss_cm_fclken, OMAP3430_DSS_MOD,\r\nCM_FCLKEN);\r\nomap2_cm_write_mod_reg(cm_context.cam_cm_fclken, OMAP3430_CAM_MOD,\r\nCM_FCLKEN);\r\nomap2_cm_write_mod_reg(cm_context.per_cm_fclken, OMAP3430_PER_MOD,\r\nCM_FCLKEN);\r\nomap2_cm_write_mod_reg(cm_context.usbhost_cm_fclken,\r\nOMAP3430ES2_USBHOST_MOD, CM_FCLKEN);\r\nomap2_cm_write_mod_reg(cm_context.core_cm_iclken1, CORE_MOD,\r\nCM_ICLKEN1);\r\nomap2_cm_write_mod_reg(cm_context.core_cm_iclken2, CORE_MOD,\r\nCM_ICLKEN2);\r\nomap2_cm_write_mod_reg(cm_context.core_cm_iclken3, CORE_MOD,\r\nCM_ICLKEN3);\r\nomap2_cm_write_mod_reg(cm_context.sgx_cm_iclken, OMAP3430ES2_SGX_MOD,\r\nCM_ICLKEN);\r\nomap2_cm_write_mod_reg(cm_context.wkup_cm_iclken, WKUP_MOD, CM_ICLKEN);\r\nomap2_cm_write_mod_reg(cm_context.dss_cm_iclken, OMAP3430_DSS_MOD,\r\nCM_ICLKEN);\r\nomap2_cm_write_mod_reg(cm_context.cam_cm_iclken, OMAP3430_CAM_MOD,\r\nCM_ICLKEN);\r\nomap2_cm_write_mod_reg(cm_context.per_cm_iclken, OMAP3430_PER_MOD,\r\nCM_ICLKEN);\r\nomap2_cm_write_mod_reg(cm_context.usbhost_cm_iclken,\r\nOMAP3430ES2_USBHOST_MOD, CM_ICLKEN);\r\nomap2_cm_write_mod_reg(cm_context.iva2_cm_autoidle2, OMAP3430_IVA2_MOD,\r\nCM_AUTOIDLE2);\r\nomap2_cm_write_mod_reg(cm_context.mpu_cm_autoidle2, MPU_MOD,\r\nCM_AUTOIDLE2);\r\nomap2_cm_write_mod_reg(cm_context.iva2_cm_clkstctrl, OMAP3430_IVA2_MOD,\r\nOMAP2_CM_CLKSTCTRL);\r\nomap2_cm_write_mod_reg(cm_context.mpu_cm_clkstctrl, MPU_MOD,\r\nOMAP2_CM_CLKSTCTRL);\r\nomap2_cm_write_mod_reg(cm_context.core_cm_clkstctrl, CORE_MOD,\r\nOMAP2_CM_CLKSTCTRL);\r\nomap2_cm_write_mod_reg(cm_context.sgx_cm_clkstctrl, OMAP3430ES2_SGX_MOD,\r\nOMAP2_CM_CLKSTCTRL);\r\nomap2_cm_write_mod_reg(cm_context.dss_cm_clkstctrl, OMAP3430_DSS_MOD,\r\nOMAP2_CM_CLKSTCTRL);\r\nomap2_cm_write_mod_reg(cm_context.cam_cm_clkstctrl, OMAP3430_CAM_MOD,\r\nOMAP2_CM_CLKSTCTRL);\r\nomap2_cm_write_mod_reg(cm_context.per_cm_clkstctrl, OMAP3430_PER_MOD,\r\nOMAP2_CM_CLKSTCTRL);\r\nomap2_cm_write_mod_reg(cm_context.neon_cm_clkstctrl, OMAP3430_NEON_MOD,\r\nOMAP2_CM_CLKSTCTRL);\r\nomap2_cm_write_mod_reg(cm_context.usbhost_cm_clkstctrl,\r\nOMAP3430ES2_USBHOST_MOD, OMAP2_CM_CLKSTCTRL);\r\nomap2_cm_write_mod_reg(cm_context.core_cm_autoidle1, CORE_MOD,\r\nCM_AUTOIDLE1);\r\nomap2_cm_write_mod_reg(cm_context.core_cm_autoidle2, CORE_MOD,\r\nCM_AUTOIDLE2);\r\nomap2_cm_write_mod_reg(cm_context.core_cm_autoidle3, CORE_MOD,\r\nCM_AUTOIDLE3);\r\nomap2_cm_write_mod_reg(cm_context.wkup_cm_autoidle, WKUP_MOD,\r\nCM_AUTOIDLE);\r\nomap2_cm_write_mod_reg(cm_context.dss_cm_autoidle, OMAP3430_DSS_MOD,\r\nCM_AUTOIDLE);\r\nomap2_cm_write_mod_reg(cm_context.cam_cm_autoidle, OMAP3430_CAM_MOD,\r\nCM_AUTOIDLE);\r\nomap2_cm_write_mod_reg(cm_context.per_cm_autoidle, OMAP3430_PER_MOD,\r\nCM_AUTOIDLE);\r\nomap2_cm_write_mod_reg(cm_context.usbhost_cm_autoidle,\r\nOMAP3430ES2_USBHOST_MOD, CM_AUTOIDLE);\r\nomap2_cm_write_mod_reg(cm_context.sgx_cm_sleepdep, OMAP3430ES2_SGX_MOD,\r\nOMAP3430_CM_SLEEPDEP);\r\nomap2_cm_write_mod_reg(cm_context.dss_cm_sleepdep, OMAP3430_DSS_MOD,\r\nOMAP3430_CM_SLEEPDEP);\r\nomap2_cm_write_mod_reg(cm_context.cam_cm_sleepdep, OMAP3430_CAM_MOD,\r\nOMAP3430_CM_SLEEPDEP);\r\nomap2_cm_write_mod_reg(cm_context.per_cm_sleepdep, OMAP3430_PER_MOD,\r\nOMAP3430_CM_SLEEPDEP);\r\nomap2_cm_write_mod_reg(cm_context.usbhost_cm_sleepdep,\r\nOMAP3430ES2_USBHOST_MOD, OMAP3430_CM_SLEEPDEP);\r\nomap2_cm_write_mod_reg(cm_context.cm_clkout_ctrl, OMAP3430_CCR_MOD,\r\nOMAP3_CM_CLKOUT_CTRL_OFFSET);\r\n}
