#####################################################################################
# 1. SETUP SECTION
#####################################################################################
# 
# set VSIM_RTL 1
# 1
# 
# Create libraries and map paths to names
# 
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# vmap work work
# QuestaSim-64 vmap 2022.4_1 Lib Mapping Utility 2022.11 Nov 11 2022
# vmap work work 
# Modifying modelsim.ini
# 
# source input/0_setup_design.tcl 
# input/ctrdivn_test.sv input/ctrdivn_tb.sv
# 
#####################################################################################
# 2. COMPILATION (ANALYSIS)
#####################################################################################
# 
# Compile RTL model and testbench to 'work'
# 
# if { [info exists RTL_FILES ] } {
#     eval vlog -work work ${RTL_FILES}
# }
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 12:20:58 on Jul 28,2024
# vlog -reportprogress 300 -work work input/ctrdivn.sv 
# -- Compiling module ctrdivn
# 
# Top level modules:
# 	ctrdivn
# End time: 12:20:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# eval vlog -timescale 1ns/1ps -work work ${TESTBENCH_FILES}
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 12:20:58 on Jul 28,2024
# vlog -reportprogress 300 -timescale 1ns/1ps -work work input/ctrdivn_test.sv input/ctrdivn_tb.sv 
# -- Compiling program ctrdivn_test
# -- Compiling module ctrdivn_tb
# 
# Top level modules:
# 	ctrdivn_tb
# End time: 12:20:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vdir -l
# Library vendor : Model Technology
# Maximum unnamed designs : 3
# MODULE ctrdivn
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 12:20:58 2024
#     Debug Symbol file exists
#     DU Coverage Signature: 2kg6z<Dg@UVANFYEa>VGg0
#     Verilog version: QNaa?D2j@10oRaJ@CQW=Q0
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab7_ctrdivn/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/ctrdivn.sv
#     Source file: input/ctrdivn.sv
#     Start location: input/ctrdivn.sv:1:33
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# OPTIMIZED DESIGN ctrdivn_opt
#     Compile time: Sun Jul 28 12:16:35 2024
#     Version string: 0nEDa;:3]^gHH:9z:52OA3
#     Top-level model: work ctrdivn_tb fast 0
#     Compile options: -work work +acc -debugdb
#     Compile defaults: CvgOpt=0
#     Short name: ctrdivn_opt
#     Opcode format: 2022.4_1; VCOM/VLOG SE-64 Object version 75
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab7_ctrdivn/workdir
# MODULE ctrdivn_tb
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 12:20:58 2024
#     Debug Symbol file exists
#     DU Coverage Signature: Ni9Zh0@YUeDgG??bZ3@V71
#     Verilog version: <I3jDXS19fk^TYefQi0eO1
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab7_ctrdivn/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/ctrdivn_tb.sv
#     Source file: input/ctrdivn_tb.sv
#     Start location: input/ctrdivn_tb.sv:1:30
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# PROGRAM ctrdivn_test
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 12:20:58 2024
#     Debug Symbol file exists
#     DU Coverage Signature: [9ngN98YBh5a@PMbjCYm90
#     Verilog version: 24Y6Bk6?OP6bPLiXJ7mRc1
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab7_ctrdivn/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/ctrdivn_test.sv
#     Source file: input/ctrdivn_test.sv
#     Start location: input/ctrdivn_test.sv:1:0
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# 
#####################################################################################
# 3. ELABORATION
#####################################################################################
# 
# Code optimization
# vopt -work work +acc -debugdb ${DESIGN_NAME}_tb -o ${DESIGN_NAME}_opt
# QuestaSim-64 vopt 2022.4_1 Compiler 2022.11 Nov 11 2022
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 12:20:58 on Jul 28,2024
# vopt -reportprogress 300 -work work "+acc" -debugdb ctrdivn_tb -o ctrdivn_opt 
# 
# Top level modules:
# 	ctrdivn_tb
# 
# Analyzing design...
# -- Loading module ctrdivn_tb
# -- Loading module ctrdivn
# -- Loading program ctrdivn_test
# Incremental compilation check found no design-units have changed.
# Optimized design name is ctrdivn_opt
# End time: 12:20:58 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# Elaboration
# vsim +nowarnTSCALE -t 1ps -msgmode both -debugdb -fsmdebug ${DESIGN_NAME}_opt
# vsim "+nowarnTSCALE" -t 1ps -msgmode both -debugdb -fsmdebug ctrdivn_opt 
# Start time: 12:20:59 on Jul 28,2024
# Loading sv_std.std
# Loading work.ctrdivn_tb(fast)
# Loading work.ctrdivn(fast)
# Loading work.ctrdivn_test(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 
# Set up data logging (log all data)
# add log -r /*
# 
# Setup and configure Wave window
# source input/vsim_waves.tcl
# 
# Start switching activity recording
# power add -r /${DESIGN_NAME}_tb/DUT/*
# power on -r /${DESIGN_NAME}_tb/DUT/*
# 
#####################################################################################
# 4. SIMULATION
#####################################################################################
# 
# Simulate
# run -all
# ** Note: $finish    : input/ctrdivn_test.sv(28)
#    Time: 455 ns  Iteration: 3  Instance: /ctrdivn_tb/TEST
# End time: 12:21:05 on Jul 28,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
