// Seed: 3317205249
module module_0 (
    input supply0 id_0,
    input wor id_1
    , id_3
);
  supply1 id_4 = -1, id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    input supply1 id_8,
    input supply1 id_9,
    output tri id_10
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  wire id_13;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_0.id_5 = 0;
  input wire id_1;
  wire id_5;
endmodule
