

================================================================
== Vitis HLS Report for 'STDCpt_2048_3_double_s'
================================================================
* Date:           Thu Jul  6 01:41:52 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51456|    51456|  0.515 ms|  0.515 ms|  51456|  51456|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108             |STDCpt_2048_3_double_Pipeline_loop_2             |     2050|     2050|  20.500 us|  20.500 us|   2050|   2050|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1    |    14340|    14340|   0.143 ms|   0.143 ms|  14340|  14340|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111  |    14340|    14340|   0.143 ms|   0.143 ms|  14340|  14340|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1    |     2196|     2196|  21.960 us|  21.960 us|   2196|   2196|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112  |     2196|     2196|  21.960 us|  21.960 us|   2196|   2196|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1    |    14340|    14340|   0.143 ms|   0.143 ms|  14340|  14340|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113  |    14340|    14340|   0.143 ms|   0.143 ms|  14340|  14340|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1    |     2050|     2050|  20.500 us|  20.500 us|   2050|   2050|       no|
        |grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214             |STDCpt_2048_3_double_Pipeline_loop_3             |     2050|     2050|  20.500 us|  20.500 us|   2050|   2050|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       30|   73|   16846|  13034|    -|
|Memory           |       48|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1052|    -|
|Register         |        -|    -|     357|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       78|   73|   17203|  14092|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       27|   33|      16|     26|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+------+-----+
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1    |        0|   0|    215|   140|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111  |        0|   0|    215|   140|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1    |        0|   0|    215|   140|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113  |        0|   0|    215|   140|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1    |        0|   0|    640|    94|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112  |        0|   0|    640|    94|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1    |        0|   0|     14|    51|    0|
    |grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108             |STDCpt_2048_3_double_Pipeline_loop_2             |        0|   0|     27|    84|    0|
    |grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214             |STDCpt_2048_3_double_Pipeline_loop_3             |        0|   0|     15|    84|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U156                     |dadddsub_64ns_64ns_64_7_full_dsp_1               |        0|   3|    630|  1141|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U157                     |dadddsub_64ns_64ns_64_7_full_dsp_1               |        0|   3|    630|  1141|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U152                          |dmul_64ns_64ns_64_7_max_dsp_1                    |        0|  11|    342|   586|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U153                          |dmul_64ns_64ns_64_7_max_dsp_1                    |        0|  11|    342|   586|    0|
    |dsqrt_64ns_64ns_64_57_no_dsp_1_U154                         |dsqrt_64ns_64ns_64_57_no_dsp_1                   |        0|   0|      0|     0|    0|
    |dsqrt_64ns_64ns_64_57_no_dsp_1_U155                         |dsqrt_64ns_64ns_64_57_no_dsp_1                   |        0|   0|      0|     0|    0|
    |grp_pow_generic_double_s_fu_332                             |pow_generic_double_s                             |       30|  45|  12706|  8613|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+------+-----+
    |Total                                                       |                                                 |       30|  73|  16846| 13034|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                  Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |RRi_U               |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |RRo_U               |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |RIi_U               |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |RIo_U               |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |deviation_list_R_U  |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |deviation_list_I_U  |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    +--------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                          |       48|  0|   0|    0| 12288|  384|     6|       786432|
    +--------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   6|           3|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |                              Name                              | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |RIi_address0                                                    |   20|          4|   11|         44|
    |RIi_ce0                                                         |   20|          4|    1|          4|
    |RIi_we0                                                         |    9|          2|    1|          2|
    |RIo_address0                                                    |   14|          3|   11|         33|
    |RIo_ce0                                                         |   14|          3|    1|          3|
    |RIo_we0                                                         |    9|          2|    1|          2|
    |RRi_address0                                                    |   20|          4|   11|         44|
    |RRi_ce0                                                         |   20|          4|    1|          4|
    |RRi_we0                                                         |    9|          2|    1|          2|
    |RRo_address0                                                    |   14|          3|   11|         33|
    |RRo_ce0                                                         |   14|          3|    1|          3|
    |RRo_we0                                                         |    9|          2|    1|          2|
    |ap_NS_fsm                                                       |  462|         92|    1|         92|
    |ap_done                                                         |    9|          2|    1|          2|
    |deviation_list_I_address0                                       |   14|          3|   11|         33|
    |deviation_list_I_ce0                                            |   14|          3|    1|          3|
    |deviation_list_I_we0                                            |    9|          2|    1|          2|
    |deviation_list_R_address0                                       |   14|          3|   11|         33|
    |deviation_list_R_ce0                                            |   14|          3|    1|          3|
    |deviation_list_R_we0                                            |    9|          2|    1|          2|
    |grp_fu_224_p0                                                   |   25|          5|   64|        320|
    |grp_fu_224_p1                                                   |   14|          3|   64|        192|
    |grp_fu_231_p0                                                   |   14|          3|   64|        192|
    |grp_fu_231_p1                                                   |   14|          3|   64|        192|
    |grp_fu_238_ce                                                   |   14|          3|    1|          3|
    |grp_fu_238_p0                                                   |   14|          3|   64|        192|
    |grp_fu_238_p1                                                   |   20|          4|   64|        256|
    |grp_fu_324_ce                                                   |   14|          3|    1|          3|
    |grp_fu_324_opcode                                               |   14|          3|    2|          6|
    |grp_fu_324_p0                                                   |   14|          3|   64|        192|
    |grp_fu_324_p1                                                   |   14|          3|   64|        192|
    |grp_fu_328_ce                                                   |   25|          5|    1|          5|
    |grp_fu_328_opcode                                               |   25|          5|    2|         10|
    |grp_fu_328_p0                                                   |   25|          5|   64|        320|
    |grp_fu_328_p1                                                   |   25|          5|   64|        320|
    |grp_pow_generic_double_s_fu_332_ap_start                        |   14|          3|    1|          3|
    |grp_pow_generic_double_s_fu_332_base_r                          |   14|          3|   64|        192|
    |stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read      |    9|          2|    1|          2|
    |stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read  |    9|          2|    1|          2|
    |stream_STD_Computation_std_I_o_Brd_STD_I_in_write               |    9|          2|    1|          2|
    |stream_STD_Computation_std_R_o_Brd_STD_R_in_write               |    9|          2|    1|          2|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                           | 1052|        216|  796|       2944|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  91|   0|   91|          0|
    |ap_done_reg                                                              |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start_reg    |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start_reg  |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start_reg    |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start_reg  |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start_reg    |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start_reg    |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start_reg             |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start_reg             |   1|   0|    1|          0|
    |reg_248                                                                  |  64|   0|   64|          0|
    |reg_256                                                                  |  64|   0|   64|          0|
    |tmp_7_i_reg_314                                                          |  64|   0|   64|          0|
    |tmp_8_i_reg_319                                                          |  64|   0|   64|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 357|   0|  357|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_continue                                                        |   in|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout     |   in|   64|     ap_fifo|  stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n  |   in|    1|     ap_fifo|  stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read     |  out|    1|     ap_fifo|  stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout         |   in|   64|     ap_fifo|      stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i|       pointer|
|stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n      |   in|    1|     ap_fifo|      stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i|       pointer|
|stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read         |  out|    1|     ap_fifo|      stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_din                    |  out|   64|     ap_fifo|                stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n                 |   in|    1|     ap_fifo|                stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_write                  |  out|    1|     ap_fifo|                stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_STD_Computation_std_I_o_Brd_STD_I_in_din                    |  out|   64|     ap_fifo|                stream_STD_Computation_std_I_o_Brd_STD_I_in|       pointer|
|stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n                 |   in|    1|     ap_fifo|                stream_STD_Computation_std_I_o_Brd_STD_I_in|       pointer|
|stream_STD_Computation_std_I_o_Brd_STD_I_in_write                  |  out|    1|     ap_fifo|                stream_STD_Computation_std_I_o_Brd_STD_I_in|       pointer|
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

