

================================================================
== Vitis HLS Report for 'acd_inversion_Pipeline_calc_T'
================================================================
* Date:           Sun Nov 23 17:35:43 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        OMP_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  22.00 ns|  9.140 ns|     5.94 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.220 us|  0.220 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- calc_T  |        8|        8|         2|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_239 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_240 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_241 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_242 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_243 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_244 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_245 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_246 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_247 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_248 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_249 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_250 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_251 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_252 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_253 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_254 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_255 = alloca i32 1"   --->   Operation 23 'alloca' 'empty_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_256 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_257 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_258 = alloca i32 1"   --->   Operation 26 'alloca' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_259 = alloca i32 1"   --->   Operation 27 'alloca' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_260 = alloca i32 1"   --->   Operation 28 'alloca' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_261 = alloca i32 1"   --->   Operation 29 'alloca' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_262 = alloca i32 1"   --->   Operation 30 'alloca' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_263 = alloca i32 1"   --->   Operation 31 'alloca' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_264 = alloca i32 1"   --->   Operation 32 'alloca' 'empty_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_265 = alloca i32 1"   --->   Operation 33 'alloca' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_266 = alloca i32 1"   --->   Operation 34 'alloca' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_267 = alloca i32 1"   --->   Operation 35 'alloca' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_268 = alloca i32 1"   --->   Operation 36 'alloca' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_269 = alloca i32 1"   --->   Operation 37 'alloca' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_270 = alloca i32 1"   --->   Operation 38 'alloca' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_271 = alloca i32 1"   --->   Operation 39 'alloca' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_272 = alloca i32 1"   --->   Operation 40 'alloca' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_273 = alloca i32 1"   --->   Operation 41 'alloca' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_274 = alloca i32 1"   --->   Operation 42 'alloca' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_275 = alloca i32 1"   --->   Operation 43 'alloca' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_276 = alloca i32 1"   --->   Operation 44 'alloca' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_277 = alloca i32 1"   --->   Operation 45 'alloca' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_278 = alloca i32 1"   --->   Operation 46 'alloca' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_279 = alloca i32 1"   --->   Operation 47 'alloca' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_280 = alloca i32 1"   --->   Operation 48 'alloca' 'empty_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_281 = alloca i32 1"   --->   Operation 49 'alloca' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_282 = alloca i32 1"   --->   Operation 50 'alloca' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_283 = alloca i32 1"   --->   Operation 51 'alloca' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_284 = alloca i32 1"   --->   Operation 52 'alloca' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_285 = alloca i32 1"   --->   Operation 53 'alloca' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_286 = alloca i32 1"   --->   Operation 54 'alloca' 'empty_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_287 = alloca i32 1"   --->   Operation 55 'alloca' 'empty_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_288 = alloca i32 1"   --->   Operation 56 'alloca' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_289 = alloca i32 1"   --->   Operation 57 'alloca' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_290 = alloca i32 1"   --->   Operation 58 'alloca' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_291 = alloca i32 1"   --->   Operation 59 'alloca' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_292 = alloca i32 1"   --->   Operation 60 'alloca' 'empty_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_293 = alloca i32 1"   --->   Operation 61 'alloca' 'empty_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_294 = alloca i32 1"   --->   Operation 62 'alloca' 'empty_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_295 = alloca i32 1"   --->   Operation 63 'alloca' 'empty_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_296 = alloca i32 1"   --->   Operation 64 'alloca' 'empty_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_297 = alloca i32 1"   --->   Operation 65 'alloca' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_298 = alloca i32 1"   --->   Operation 66 'alloca' 'empty_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty_299 = alloca i32 1"   --->   Operation 67 'alloca' 'empty_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_300 = alloca i32 1"   --->   Operation 68 'alloca' 'empty_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_301 = alloca i32 1"   --->   Operation 69 'alloca' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%L_inv_6_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_6_load_7"   --->   Operation 70 'read' 'L_inv_6_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%L_inv_5_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_5_load_7"   --->   Operation 71 'read' 'L_inv_5_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%L_inv_4_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_4_load_7"   --->   Operation 72 'read' 'L_inv_4_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%L_inv_3_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_3_load_7"   --->   Operation 73 'read' 'L_inv_3_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%L_inv_2_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_2_load_7"   --->   Operation 74 'read' 'L_inv_2_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%L_inv_1_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_1_load_7"   --->   Operation 75 'read' 'L_inv_1_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%L_inv_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_load_7"   --->   Operation 76 'read' 'L_inv_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_020250_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_020250_reload"   --->   Operation 77 'read' 'mux_case_020250_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%L_inv_6_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_6_load_6"   --->   Operation 78 'read' 'L_inv_6_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%L_inv_5_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_5_load_6"   --->   Operation 79 'read' 'L_inv_5_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%L_inv_4_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_4_load_6"   --->   Operation 80 'read' 'L_inv_4_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%L_inv_3_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_3_load_6"   --->   Operation 81 'read' 'L_inv_3_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%L_inv_2_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_2_load_6"   --->   Operation 82 'read' 'L_inv_2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%L_inv_1_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_1_load_6"   --->   Operation 83 'read' 'L_inv_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%L_inv_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_load_6"   --->   Operation 84 'read' 'L_inv_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_018647_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_018647_reload"   --->   Operation 85 'read' 'mux_case_018647_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%L_inv_6_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_6_load_5"   --->   Operation 86 'read' 'L_inv_6_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%L_inv_5_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_5_load_5"   --->   Operation 87 'read' 'L_inv_5_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%L_inv_4_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_4_load_5"   --->   Operation 88 'read' 'L_inv_4_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%L_inv_3_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_3_load_5"   --->   Operation 89 'read' 'L_inv_3_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%L_inv_2_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_2_load_5"   --->   Operation 90 'read' 'L_inv_2_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%L_inv_1_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_1_load_5"   --->   Operation 91 'read' 'L_inv_1_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%L_inv_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_load_5"   --->   Operation 92 'read' 'L_inv_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mux_case_017044_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_017044_reload"   --->   Operation 93 'read' 'mux_case_017044_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%L_inv_6_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_6_load_4"   --->   Operation 94 'read' 'L_inv_6_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%L_inv_5_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_5_load_4"   --->   Operation 95 'read' 'L_inv_5_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%L_inv_4_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_4_load_4"   --->   Operation 96 'read' 'L_inv_4_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%L_inv_3_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_3_load_4"   --->   Operation 97 'read' 'L_inv_3_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%L_inv_2_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_2_load_4"   --->   Operation 98 'read' 'L_inv_2_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%L_inv_1_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_1_load_4"   --->   Operation 99 'read' 'L_inv_1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%L_inv_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_load_4"   --->   Operation 100 'read' 'L_inv_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mux_case_015441_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_015441_reload"   --->   Operation 101 'read' 'mux_case_015441_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%L_inv_6_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_6_load_3"   --->   Operation 102 'read' 'L_inv_6_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%L_inv_5_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_5_load_3"   --->   Operation 103 'read' 'L_inv_5_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%L_inv_4_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_4_load_3"   --->   Operation 104 'read' 'L_inv_4_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%L_inv_3_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_3_load_3"   --->   Operation 105 'read' 'L_inv_3_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%L_inv_2_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_2_load_3"   --->   Operation 106 'read' 'L_inv_2_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%L_inv_1_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_1_load_3"   --->   Operation 107 'read' 'L_inv_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%L_inv_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_load_3"   --->   Operation 108 'read' 'L_inv_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mux_case_013838_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_013838_reload"   --->   Operation 109 'read' 'mux_case_013838_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%L_inv_6_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_6_load_2"   --->   Operation 110 'read' 'L_inv_6_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%L_inv_5_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_5_load_2"   --->   Operation 111 'read' 'L_inv_5_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%L_inv_4_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_4_load_2"   --->   Operation 112 'read' 'L_inv_4_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%L_inv_3_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_3_load_2"   --->   Operation 113 'read' 'L_inv_3_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%L_inv_2_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_2_load_2"   --->   Operation 114 'read' 'L_inv_2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%L_inv_1_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_1_load_2"   --->   Operation 115 'read' 'L_inv_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%L_inv_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_load_2"   --->   Operation 116 'read' 'L_inv_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mux_case_012235_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_012235_reload"   --->   Operation 117 'read' 'mux_case_012235_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%L_inv_6_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_6_load_1"   --->   Operation 118 'read' 'L_inv_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%L_inv_5_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_5_load_1"   --->   Operation 119 'read' 'L_inv_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%L_inv_4_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_4_load_1"   --->   Operation 120 'read' 'L_inv_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%L_inv_3_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_3_load_1"   --->   Operation 121 'read' 'L_inv_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%L_inv_2_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_2_load_1"   --->   Operation 122 'read' 'L_inv_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%L_inv_1_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_1_load_1"   --->   Operation 123 'read' 'L_inv_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%L_inv_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_load_1"   --->   Operation 124 'read' 'L_inv_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mux_case_010632_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_010632_reload"   --->   Operation 125 'read' 'mux_case_010632_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%L_inv_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_6_load"   --->   Operation 126 'read' 'L_inv_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%L_inv_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_5_load"   --->   Operation 127 'read' 'L_inv_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%L_inv_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_4_load"   --->   Operation 128 'read' 'L_inv_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%L_inv_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_3_load"   --->   Operation 129 'read' 'L_inv_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%L_inv_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_2_load"   --->   Operation 130 'read' 'L_inv_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%L_inv_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_1_load"   --->   Operation 131 'read' 'L_inv_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%L_inv_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_inv_load"   --->   Operation 132 'read' 'L_inv_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mux_case_09029_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_09029_reload"   --->   Operation 133 'read' 'mux_case_09029_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%D_inv_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_inv_7_reload"   --->   Operation 134 'read' 'D_inv_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%D_inv_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_inv_6_reload"   --->   Operation 135 'read' 'D_inv_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%D_inv_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_inv_5_reload"   --->   Operation 136 'read' 'D_inv_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%D_inv_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_inv_4_reload"   --->   Operation 137 'read' 'D_inv_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%D_inv_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_inv_3_reload"   --->   Operation 138 'read' 'D_inv_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%D_inv_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_inv_2_reload"   --->   Operation 139 'read' 'D_inv_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%D_inv_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_inv_1_reload"   --->   Operation 140 'read' 'D_inv_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%D_inv_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_inv_reload"   --->   Operation 141 'read' 'D_inv_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc171"   --->   Operation 143 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%i_10 = load i4 %i" [src_omp.cpp:162]   --->   Operation 144 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.79ns)   --->   "%icmp_ln162 = icmp_eq  i4 %i_10, i4 8" [src_omp.cpp:162]   --->   Operation 145 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.79ns)   --->   "%add_ln162 = add i4 %i_10, i4 1" [src_omp.cpp:162]   --->   Operation 146 'add' 'add_ln162' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %for.inc171.split, void %for.inc202.7.preheader.exitStub" [src_omp.cpp:162]   --->   Operation 147 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i4 %i_10" [src_omp.cpp:162]   --->   Operation 148 'trunc' 'trunc_ln162' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.72ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %D_inv_reload_read, i32 %D_inv_1_reload_read, i32 %D_inv_2_reload_read, i32 %D_inv_3_reload_read, i32 %D_inv_4_reload_read, i32 %D_inv_5_reload_read, i32 %D_inv_6_reload_read, i32 %D_inv_7_reload_read, i3 %trunc_ln162" [src_omp.cpp:165]   --->   Operation 149 'mux' 'tmp_8' <Predicate = (!icmp_ln162)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.72ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %mux_case_09029_reload_read, i32 %L_inv_load_read, i32 %L_inv_1_load_read, i32 %L_inv_2_load_read, i32 %L_inv_3_load_read, i32 %L_inv_4_load_read, i32 %L_inv_5_load_read, i32 %L_inv_6_load_read, i3 %trunc_ln162" [src_omp.cpp:165]   --->   Operation 150 'mux' 'tmp_9' <Predicate = (!icmp_ln162)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.31ns)   --->   Input mux for Operation 151 '%mul4 = fmul i32 %tmp_8, i32 %tmp_9'
ST_1 : Operation 151 [2/2] (7.10ns)   --->   "%mul4 = fmul i32 %tmp_8, i32 %tmp_9" [src_omp.cpp:165]   --->   Operation 151 'fmul' 'mul4' <Predicate = (!icmp_ln162)> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.72ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %mux_case_010632_reload_read, i32 %L_inv_load_1_read, i32 %L_inv_1_load_1_read, i32 %L_inv_2_load_1_read, i32 %L_inv_3_load_1_read, i32 %L_inv_4_load_1_read, i32 %L_inv_5_load_1_read, i32 %L_inv_6_load_1_read, i3 %trunc_ln162" [src_omp.cpp:165]   --->   Operation 152 'mux' 'tmp_1' <Predicate = (!icmp_ln162)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.31ns)   --->   Input mux for Operation 153 '%mul166_1 = fmul i32 %tmp_8, i32 %tmp_1'
ST_1 : Operation 153 [2/2] (7.10ns)   --->   "%mul166_1 = fmul i32 %tmp_8, i32 %tmp_1" [src_omp.cpp:165]   --->   Operation 153 'fmul' 'mul166_1' <Predicate = (!icmp_ln162)> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.72ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %mux_case_012235_reload_read, i32 %L_inv_load_2_read, i32 %L_inv_1_load_2_read, i32 %L_inv_2_load_2_read, i32 %L_inv_3_load_2_read, i32 %L_inv_4_load_2_read, i32 %L_inv_5_load_2_read, i32 %L_inv_6_load_2_read, i3 %trunc_ln162" [src_omp.cpp:165]   --->   Operation 154 'mux' 'tmp_2' <Predicate = (!icmp_ln162)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.31ns)   --->   Input mux for Operation 155 '%mul166_2 = fmul i32 %tmp_8, i32 %tmp_2'
ST_1 : Operation 155 [2/2] (7.10ns)   --->   "%mul166_2 = fmul i32 %tmp_8, i32 %tmp_2" [src_omp.cpp:165]   --->   Operation 155 'fmul' 'mul166_2' <Predicate = (!icmp_ln162)> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.72ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %mux_case_013838_reload_read, i32 %L_inv_load_3_read, i32 %L_inv_1_load_3_read, i32 %L_inv_2_load_3_read, i32 %L_inv_3_load_3_read, i32 %L_inv_4_load_3_read, i32 %L_inv_5_load_3_read, i32 %L_inv_6_load_3_read, i3 %trunc_ln162" [src_omp.cpp:165]   --->   Operation 156 'mux' 'tmp_3' <Predicate = (!icmp_ln162)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.31ns)   --->   Input mux for Operation 157 '%mul166_3 = fmul i32 %tmp_8, i32 %tmp_3'
ST_1 : Operation 157 [2/2] (7.10ns)   --->   "%mul166_3 = fmul i32 %tmp_8, i32 %tmp_3" [src_omp.cpp:165]   --->   Operation 157 'fmul' 'mul166_3' <Predicate = (!icmp_ln162)> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.72ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %mux_case_015441_reload_read, i32 %L_inv_load_4_read, i32 %L_inv_1_load_4_read, i32 %L_inv_2_load_4_read, i32 %L_inv_3_load_4_read, i32 %L_inv_4_load_4_read, i32 %L_inv_5_load_4_read, i32 %L_inv_6_load_4_read, i3 %trunc_ln162" [src_omp.cpp:165]   --->   Operation 158 'mux' 'tmp_s' <Predicate = (!icmp_ln162)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.31ns)   --->   Input mux for Operation 159 '%mul166_4 = fmul i32 %tmp_8, i32 %tmp_s'
ST_1 : Operation 159 [2/2] (7.10ns)   --->   "%mul166_4 = fmul i32 %tmp_8, i32 %tmp_s" [src_omp.cpp:165]   --->   Operation 159 'fmul' 'mul166_4' <Predicate = (!icmp_ln162)> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.72ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %mux_case_017044_reload_read, i32 %L_inv_load_5_read, i32 %L_inv_1_load_5_read, i32 %L_inv_2_load_5_read, i32 %L_inv_3_load_5_read, i32 %L_inv_4_load_5_read, i32 %L_inv_5_load_5_read, i32 %L_inv_6_load_5_read, i3 %trunc_ln162" [src_omp.cpp:165]   --->   Operation 160 'mux' 'tmp_4' <Predicate = (!icmp_ln162)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.31ns)   --->   Input mux for Operation 161 '%mul166_5 = fmul i32 %tmp_8, i32 %tmp_4'
ST_1 : Operation 161 [2/2] (7.10ns)   --->   "%mul166_5 = fmul i32 %tmp_8, i32 %tmp_4" [src_omp.cpp:165]   --->   Operation 161 'fmul' 'mul166_5' <Predicate = (!icmp_ln162)> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.72ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %mux_case_018647_reload_read, i32 %L_inv_load_6_read, i32 %L_inv_1_load_6_read, i32 %L_inv_2_load_6_read, i32 %L_inv_3_load_6_read, i32 %L_inv_4_load_6_read, i32 %L_inv_5_load_6_read, i32 %L_inv_6_load_6_read, i3 %trunc_ln162" [src_omp.cpp:165]   --->   Operation 162 'mux' 'tmp_5' <Predicate = (!icmp_ln162)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.31ns)   --->   Input mux for Operation 163 '%mul166_6 = fmul i32 %tmp_8, i32 %tmp_5'
ST_1 : Operation 163 [2/2] (7.10ns)   --->   "%mul166_6 = fmul i32 %tmp_8, i32 %tmp_5" [src_omp.cpp:165]   --->   Operation 163 'fmul' 'mul166_6' <Predicate = (!icmp_ln162)> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.72ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %mux_case_020250_reload_read, i32 %L_inv_load_7_read, i32 %L_inv_1_load_7_read, i32 %L_inv_2_load_7_read, i32 %L_inv_3_load_7_read, i32 %L_inv_4_load_7_read, i32 %L_inv_5_load_7_read, i32 %L_inv_6_load_7_read, i3 %trunc_ln162" [src_omp.cpp:165]   --->   Operation 164 'mux' 'tmp_6' <Predicate = (!icmp_ln162)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.31ns)   --->   Input mux for Operation 165 '%mul166_7 = fmul i32 %tmp_8, i32 %tmp_6'
ST_1 : Operation 165 [2/2] (7.10ns)   --->   "%mul166_7 = fmul i32 %tmp_8, i32 %tmp_6" [src_omp.cpp:165]   --->   Operation 165 'fmul' 'mul166_7' <Predicate = (!icmp_ln162)> <Delay = 7.10> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.73ns)   --->   "%switch_ln165 = switch i3 %trunc_ln162, void %arrayidx1705.7.case.7, i3 0, void %for.inc171.split.arrayidx1705.7.exit_crit_edge142, i3 1, void %arrayidx1705.7.case.1, i3 2, void %arrayidx1705.7.case.2, i3 3, void %arrayidx1705.7.case.3, i3 4, void %arrayidx1705.7.case.4, i3 5, void %arrayidx1705.7.case.5, i3 6, void %for.inc171.split.arrayidx1705.7.exit_crit_edge" [src_omp.cpp:165]   --->   Operation 166 'switch' 'switch_ln165' <Predicate = (!icmp_ln162)> <Delay = 0.73>
ST_1 : Operation 167 [1/1] (0.42ns)   --->   "%store_ln162 = store i4 %add_ln162, i4 %i" [src_omp.cpp:162]   --->   Operation 167 'store' 'store_ln162' <Predicate = (!icmp_ln162)> <Delay = 0.42>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln162 = br void %for.inc171" [src_omp.cpp:162]   --->   Operation 168 'br' 'br_ln162' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%p_load199 = load i32 %empty"   --->   Operation 252 'load' 'p_load199' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%p_load198 = load i32 %empty_239"   --->   Operation 253 'load' 'p_load198' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%p_load197 = load i32 %empty_240"   --->   Operation 254 'load' 'p_load197' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%p_load196 = load i32 %empty_241"   --->   Operation 255 'load' 'p_load196' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%p_load195 = load i32 %empty_242"   --->   Operation 256 'load' 'p_load195' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%p_load194 = load i32 %empty_243"   --->   Operation 257 'load' 'p_load194' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%p_load193 = load i32 %empty_244"   --->   Operation 258 'load' 'p_load193' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%p_load192 = load i32 %empty_245"   --->   Operation 259 'load' 'p_load192' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%p_load191 = load i32 %empty_246"   --->   Operation 260 'load' 'p_load191' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%p_load190 = load i32 %empty_247"   --->   Operation 261 'load' 'p_load190' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%p_load189 = load i32 %empty_248"   --->   Operation 262 'load' 'p_load189' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%p_load188 = load i32 %empty_249"   --->   Operation 263 'load' 'p_load188' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%p_load187 = load i32 %empty_250"   --->   Operation 264 'load' 'p_load187' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%p_load186 = load i32 %empty_251"   --->   Operation 265 'load' 'p_load186' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%p_load185 = load i32 %empty_252"   --->   Operation 266 'load' 'p_load185' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%p_load184 = load i32 %empty_253"   --->   Operation 267 'load' 'p_load184' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%p_load183 = load i32 %empty_254"   --->   Operation 268 'load' 'p_load183' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%p_load182 = load i32 %empty_255"   --->   Operation 269 'load' 'p_load182' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%p_load181 = load i32 %empty_256"   --->   Operation 270 'load' 'p_load181' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%p_load180 = load i32 %empty_257"   --->   Operation 271 'load' 'p_load180' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%p_load179 = load i32 %empty_258"   --->   Operation 272 'load' 'p_load179' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%p_load178 = load i32 %empty_259"   --->   Operation 273 'load' 'p_load178' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%p_load177 = load i32 %empty_260"   --->   Operation 274 'load' 'p_load177' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%p_load176 = load i32 %empty_261"   --->   Operation 275 'load' 'p_load176' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%p_load175 = load i32 %empty_262"   --->   Operation 276 'load' 'p_load175' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%p_load174 = load i32 %empty_263"   --->   Operation 277 'load' 'p_load174' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%p_load173 = load i32 %empty_264"   --->   Operation 278 'load' 'p_load173' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%p_load172 = load i32 %empty_265"   --->   Operation 279 'load' 'p_load172' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%p_load171 = load i32 %empty_266"   --->   Operation 280 'load' 'p_load171' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%p_load170 = load i32 %empty_267"   --->   Operation 281 'load' 'p_load170' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%p_load169 = load i32 %empty_268"   --->   Operation 282 'load' 'p_load169' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%p_load168 = load i32 %empty_269"   --->   Operation 283 'load' 'p_load168' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%p_load167 = load i32 %empty_270"   --->   Operation 284 'load' 'p_load167' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%p_load166 = load i32 %empty_271"   --->   Operation 285 'load' 'p_load166' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%p_load165 = load i32 %empty_272"   --->   Operation 286 'load' 'p_load165' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_load164 = load i32 %empty_273"   --->   Operation 287 'load' 'p_load164' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_load163 = load i32 %empty_274"   --->   Operation 288 'load' 'p_load163' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%p_load162 = load i32 %empty_275"   --->   Operation 289 'load' 'p_load162' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%p_load161 = load i32 %empty_276"   --->   Operation 290 'load' 'p_load161' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%p_load160 = load i32 %empty_277"   --->   Operation 291 'load' 'p_load160' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%p_load159 = load i32 %empty_278"   --->   Operation 292 'load' 'p_load159' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%p_load158 = load i32 %empty_279"   --->   Operation 293 'load' 'p_load158' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_load157 = load i32 %empty_280"   --->   Operation 294 'load' 'p_load157' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%p_load156 = load i32 %empty_281"   --->   Operation 295 'load' 'p_load156' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%p_load155 = load i32 %empty_282"   --->   Operation 296 'load' 'p_load155' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%p_load154 = load i32 %empty_283"   --->   Operation 297 'load' 'p_load154' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%p_load153 = load i32 %empty_284"   --->   Operation 298 'load' 'p_load153' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%p_load152 = load i32 %empty_285"   --->   Operation 299 'load' 'p_load152' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%p_load151 = load i32 %empty_286"   --->   Operation 300 'load' 'p_load151' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%p_load150 = load i32 %empty_287"   --->   Operation 301 'load' 'p_load150' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%p_load149 = load i32 %empty_288"   --->   Operation 302 'load' 'p_load149' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%p_load148 = load i32 %empty_289"   --->   Operation 303 'load' 'p_load148' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%p_load147 = load i32 %empty_290"   --->   Operation 304 'load' 'p_load147' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%p_load146 = load i32 %empty_291"   --->   Operation 305 'load' 'p_load146' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%p_load145 = load i32 %empty_292"   --->   Operation 306 'load' 'p_load145' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%p_load144 = load i32 %empty_293"   --->   Operation 307 'load' 'p_load144' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%p_load143 = load i32 %empty_294"   --->   Operation 308 'load' 'p_load143' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%p_load141 = load i32 %empty_295"   --->   Operation 309 'load' 'p_load141' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%p_load140 = load i32 %empty_296"   --->   Operation 310 'load' 'p_load140' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%p_load139 = load i32 %empty_297"   --->   Operation 311 'load' 'p_load139' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%p_load138 = load i32 %empty_298"   --->   Operation 312 'load' 'p_load138' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%p_load137 = load i32 %empty_299"   --->   Operation 313 'load' 'p_load137' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%p_load136 = load i32 %empty_300"   --->   Operation 314 'load' 'p_load136' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_301"   --->   Operation 315 'load' 'p_load' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load"   --->   Operation 316 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out1, i32 %p_load136"   --->   Operation 317 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out2, i32 %p_load137"   --->   Operation 318 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out3, i32 %p_load138"   --->   Operation 319 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out4, i32 %p_load139"   --->   Operation 320 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out5, i32 %p_load140"   --->   Operation 321 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out6, i32 %p_load141"   --->   Operation 322 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out7, i32 %p_load143"   --->   Operation 323 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out8, i32 %p_load144"   --->   Operation 324 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out9, i32 %p_load145"   --->   Operation 325 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out10, i32 %p_load146"   --->   Operation 326 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out11, i32 %p_load147"   --->   Operation 327 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out12, i32 %p_load148"   --->   Operation 328 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out13, i32 %p_load149"   --->   Operation 329 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out14, i32 %p_load150"   --->   Operation 330 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out15, i32 %p_load151"   --->   Operation 331 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out16, i32 %p_load152"   --->   Operation 332 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out17, i32 %p_load153"   --->   Operation 333 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out18, i32 %p_load154"   --->   Operation 334 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out19, i32 %p_load155"   --->   Operation 335 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out20, i32 %p_load156"   --->   Operation 336 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out21, i32 %p_load157"   --->   Operation 337 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out22, i32 %p_load158"   --->   Operation 338 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out23, i32 %p_load159"   --->   Operation 339 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out24, i32 %p_load160"   --->   Operation 340 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out25, i32 %p_load161"   --->   Operation 341 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out26, i32 %p_load162"   --->   Operation 342 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out27, i32 %p_load163"   --->   Operation 343 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out28, i32 %p_load164"   --->   Operation 344 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out29, i32 %p_load165"   --->   Operation 345 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out30, i32 %p_load166"   --->   Operation 346 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out31, i32 %p_load167"   --->   Operation 347 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out32, i32 %p_load168"   --->   Operation 348 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out33, i32 %p_load169"   --->   Operation 349 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out34, i32 %p_load170"   --->   Operation 350 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out35, i32 %p_load171"   --->   Operation 351 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out36, i32 %p_load172"   --->   Operation 352 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out37, i32 %p_load173"   --->   Operation 353 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out38, i32 %p_load174"   --->   Operation 354 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out39, i32 %p_load175"   --->   Operation 355 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out40, i32 %p_load176"   --->   Operation 356 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out41, i32 %p_load177"   --->   Operation 357 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out42, i32 %p_load178"   --->   Operation 358 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out43, i32 %p_load179"   --->   Operation 359 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out44, i32 %p_load180"   --->   Operation 360 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out45, i32 %p_load181"   --->   Operation 361 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out46, i32 %p_load182"   --->   Operation 362 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out47, i32 %p_load183"   --->   Operation 363 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out48, i32 %p_load184"   --->   Operation 364 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out49, i32 %p_load185"   --->   Operation 365 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out50, i32 %p_load186"   --->   Operation 366 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out51, i32 %p_load187"   --->   Operation 367 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out52, i32 %p_load188"   --->   Operation 368 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out53, i32 %p_load189"   --->   Operation 369 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out54, i32 %p_load190"   --->   Operation 370 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out55, i32 %p_load191"   --->   Operation 371 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out56, i32 %p_load192"   --->   Operation 372 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out57, i32 %p_load193"   --->   Operation 373 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out58, i32 %p_load194"   --->   Operation 374 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out59, i32 %p_load195"   --->   Operation 375 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out60, i32 %p_load196"   --->   Operation 376 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out61, i32 %p_load197"   --->   Operation 377 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out62, i32 %p_load198"   --->   Operation 378 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out63, i32 %p_load199"   --->   Operation 379 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 380 'ret' 'ret_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.41>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [src_omp.cpp:163]   --->   Operation 169 'specpipeline' 'specpipeline_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%speclooptripcount_ln162 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src_omp.cpp:162]   --->   Operation 170 'speclooptripcount' 'speclooptripcount_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src_omp.cpp:162]   --->   Operation 171 'specloopname' 'specloopname_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/2] (8.41ns)   --->   "%mul4 = fmul i32 %tmp_8, i32 %tmp_9" [src_omp.cpp:165]   --->   Operation 172 'fmul' 'mul4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/2] (8.41ns)   --->   "%mul166_1 = fmul i32 %tmp_8, i32 %tmp_1" [src_omp.cpp:165]   --->   Operation 173 'fmul' 'mul166_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/2] (8.41ns)   --->   "%mul166_2 = fmul i32 %tmp_8, i32 %tmp_2" [src_omp.cpp:165]   --->   Operation 174 'fmul' 'mul166_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/2] (8.41ns)   --->   "%mul166_3 = fmul i32 %tmp_8, i32 %tmp_3" [src_omp.cpp:165]   --->   Operation 175 'fmul' 'mul166_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/2] (8.41ns)   --->   "%mul166_4 = fmul i32 %tmp_8, i32 %tmp_s" [src_omp.cpp:165]   --->   Operation 176 'fmul' 'mul166_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/2] (8.41ns)   --->   "%mul166_5 = fmul i32 %tmp_8, i32 %tmp_4" [src_omp.cpp:165]   --->   Operation 177 'fmul' 'mul166_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/2] (8.41ns)   --->   "%mul166_6 = fmul i32 %tmp_8, i32 %tmp_5" [src_omp.cpp:165]   --->   Operation 178 'fmul' 'mul166_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/2] (8.41ns)   --->   "%mul166_7 = fmul i32 %tmp_8, i32 %tmp_6" [src_omp.cpp:165]   --->   Operation 179 'fmul' 'mul166_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_7, i32 %empty_300" [src_omp.cpp:165]   --->   Operation 180 'store' 'store_ln165' <Predicate = (trunc_ln162 == 6)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_6, i32 %empty_292" [src_omp.cpp:165]   --->   Operation 181 'store' 'store_ln165' <Predicate = (trunc_ln162 == 6)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_5, i32 %empty_284" [src_omp.cpp:165]   --->   Operation 182 'store' 'store_ln165' <Predicate = (trunc_ln162 == 6)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_4, i32 %empty_276" [src_omp.cpp:165]   --->   Operation 183 'store' 'store_ln165' <Predicate = (trunc_ln162 == 6)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_3, i32 %empty_268" [src_omp.cpp:165]   --->   Operation 184 'store' 'store_ln165' <Predicate = (trunc_ln162 == 6)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_2, i32 %empty_260" [src_omp.cpp:165]   --->   Operation 185 'store' 'store_ln165' <Predicate = (trunc_ln162 == 6)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_1, i32 %empty_252" [src_omp.cpp:165]   --->   Operation 186 'store' 'store_ln165' <Predicate = (trunc_ln162 == 6)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul4, i32 %empty_244" [src_omp.cpp:165]   --->   Operation 187 'store' 'store_ln165' <Predicate = (trunc_ln162 == 6)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1705.7.exit" [src_omp.cpp:165]   --->   Operation 188 'br' 'br_ln165' <Predicate = (trunc_ln162 == 6)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_7, i32 %empty_299" [src_omp.cpp:165]   --->   Operation 189 'store' 'store_ln165' <Predicate = (trunc_ln162 == 5)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_6, i32 %empty_291" [src_omp.cpp:165]   --->   Operation 190 'store' 'store_ln165' <Predicate = (trunc_ln162 == 5)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_5, i32 %empty_283" [src_omp.cpp:165]   --->   Operation 191 'store' 'store_ln165' <Predicate = (trunc_ln162 == 5)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_4, i32 %empty_275" [src_omp.cpp:165]   --->   Operation 192 'store' 'store_ln165' <Predicate = (trunc_ln162 == 5)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_3, i32 %empty_267" [src_omp.cpp:165]   --->   Operation 193 'store' 'store_ln165' <Predicate = (trunc_ln162 == 5)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_2, i32 %empty_259" [src_omp.cpp:165]   --->   Operation 194 'store' 'store_ln165' <Predicate = (trunc_ln162 == 5)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_1, i32 %empty_251" [src_omp.cpp:165]   --->   Operation 195 'store' 'store_ln165' <Predicate = (trunc_ln162 == 5)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul4, i32 %empty_243" [src_omp.cpp:165]   --->   Operation 196 'store' 'store_ln165' <Predicate = (trunc_ln162 == 5)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1705.7.exit" [src_omp.cpp:165]   --->   Operation 197 'br' 'br_ln165' <Predicate = (trunc_ln162 == 5)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_7, i32 %empty_298" [src_omp.cpp:165]   --->   Operation 198 'store' 'store_ln165' <Predicate = (trunc_ln162 == 4)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_6, i32 %empty_290" [src_omp.cpp:165]   --->   Operation 199 'store' 'store_ln165' <Predicate = (trunc_ln162 == 4)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_5, i32 %empty_282" [src_omp.cpp:165]   --->   Operation 200 'store' 'store_ln165' <Predicate = (trunc_ln162 == 4)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_4, i32 %empty_274" [src_omp.cpp:165]   --->   Operation 201 'store' 'store_ln165' <Predicate = (trunc_ln162 == 4)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_3, i32 %empty_266" [src_omp.cpp:165]   --->   Operation 202 'store' 'store_ln165' <Predicate = (trunc_ln162 == 4)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_2, i32 %empty_258" [src_omp.cpp:165]   --->   Operation 203 'store' 'store_ln165' <Predicate = (trunc_ln162 == 4)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_1, i32 %empty_250" [src_omp.cpp:165]   --->   Operation 204 'store' 'store_ln165' <Predicate = (trunc_ln162 == 4)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul4, i32 %empty_242" [src_omp.cpp:165]   --->   Operation 205 'store' 'store_ln165' <Predicate = (trunc_ln162 == 4)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1705.7.exit" [src_omp.cpp:165]   --->   Operation 206 'br' 'br_ln165' <Predicate = (trunc_ln162 == 4)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_7, i32 %empty_297" [src_omp.cpp:165]   --->   Operation 207 'store' 'store_ln165' <Predicate = (trunc_ln162 == 3)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_6, i32 %empty_289" [src_omp.cpp:165]   --->   Operation 208 'store' 'store_ln165' <Predicate = (trunc_ln162 == 3)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_5, i32 %empty_281" [src_omp.cpp:165]   --->   Operation 209 'store' 'store_ln165' <Predicate = (trunc_ln162 == 3)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_4, i32 %empty_273" [src_omp.cpp:165]   --->   Operation 210 'store' 'store_ln165' <Predicate = (trunc_ln162 == 3)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_3, i32 %empty_265" [src_omp.cpp:165]   --->   Operation 211 'store' 'store_ln165' <Predicate = (trunc_ln162 == 3)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_2, i32 %empty_257" [src_omp.cpp:165]   --->   Operation 212 'store' 'store_ln165' <Predicate = (trunc_ln162 == 3)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_1, i32 %empty_249" [src_omp.cpp:165]   --->   Operation 213 'store' 'store_ln165' <Predicate = (trunc_ln162 == 3)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul4, i32 %empty_241" [src_omp.cpp:165]   --->   Operation 214 'store' 'store_ln165' <Predicate = (trunc_ln162 == 3)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1705.7.exit" [src_omp.cpp:165]   --->   Operation 215 'br' 'br_ln165' <Predicate = (trunc_ln162 == 3)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_7, i32 %empty_296" [src_omp.cpp:165]   --->   Operation 216 'store' 'store_ln165' <Predicate = (trunc_ln162 == 2)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_6, i32 %empty_288" [src_omp.cpp:165]   --->   Operation 217 'store' 'store_ln165' <Predicate = (trunc_ln162 == 2)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_5, i32 %empty_280" [src_omp.cpp:165]   --->   Operation 218 'store' 'store_ln165' <Predicate = (trunc_ln162 == 2)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_4, i32 %empty_272" [src_omp.cpp:165]   --->   Operation 219 'store' 'store_ln165' <Predicate = (trunc_ln162 == 2)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_3, i32 %empty_264" [src_omp.cpp:165]   --->   Operation 220 'store' 'store_ln165' <Predicate = (trunc_ln162 == 2)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_2, i32 %empty_256" [src_omp.cpp:165]   --->   Operation 221 'store' 'store_ln165' <Predicate = (trunc_ln162 == 2)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_1, i32 %empty_248" [src_omp.cpp:165]   --->   Operation 222 'store' 'store_ln165' <Predicate = (trunc_ln162 == 2)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul4, i32 %empty_240" [src_omp.cpp:165]   --->   Operation 223 'store' 'store_ln165' <Predicate = (trunc_ln162 == 2)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1705.7.exit" [src_omp.cpp:165]   --->   Operation 224 'br' 'br_ln165' <Predicate = (trunc_ln162 == 2)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_7, i32 %empty_295" [src_omp.cpp:165]   --->   Operation 225 'store' 'store_ln165' <Predicate = (trunc_ln162 == 1)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_6, i32 %empty_287" [src_omp.cpp:165]   --->   Operation 226 'store' 'store_ln165' <Predicate = (trunc_ln162 == 1)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_5, i32 %empty_279" [src_omp.cpp:165]   --->   Operation 227 'store' 'store_ln165' <Predicate = (trunc_ln162 == 1)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_4, i32 %empty_271" [src_omp.cpp:165]   --->   Operation 228 'store' 'store_ln165' <Predicate = (trunc_ln162 == 1)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_3, i32 %empty_263" [src_omp.cpp:165]   --->   Operation 229 'store' 'store_ln165' <Predicate = (trunc_ln162 == 1)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_2, i32 %empty_255" [src_omp.cpp:165]   --->   Operation 230 'store' 'store_ln165' <Predicate = (trunc_ln162 == 1)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_1, i32 %empty_247" [src_omp.cpp:165]   --->   Operation 231 'store' 'store_ln165' <Predicate = (trunc_ln162 == 1)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul4, i32 %empty_239" [src_omp.cpp:165]   --->   Operation 232 'store' 'store_ln165' <Predicate = (trunc_ln162 == 1)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1705.7.exit" [src_omp.cpp:165]   --->   Operation 233 'br' 'br_ln165' <Predicate = (trunc_ln162 == 1)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_7, i32 %empty_294" [src_omp.cpp:165]   --->   Operation 234 'store' 'store_ln165' <Predicate = (trunc_ln162 == 0)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_6, i32 %empty_286" [src_omp.cpp:165]   --->   Operation 235 'store' 'store_ln165' <Predicate = (trunc_ln162 == 0)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_5, i32 %empty_278" [src_omp.cpp:165]   --->   Operation 236 'store' 'store_ln165' <Predicate = (trunc_ln162 == 0)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_4, i32 %empty_270" [src_omp.cpp:165]   --->   Operation 237 'store' 'store_ln165' <Predicate = (trunc_ln162 == 0)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_3, i32 %empty_262" [src_omp.cpp:165]   --->   Operation 238 'store' 'store_ln165' <Predicate = (trunc_ln162 == 0)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_2, i32 %empty_254" [src_omp.cpp:165]   --->   Operation 239 'store' 'store_ln165' <Predicate = (trunc_ln162 == 0)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_1, i32 %empty_246" [src_omp.cpp:165]   --->   Operation 240 'store' 'store_ln165' <Predicate = (trunc_ln162 == 0)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul4, i32 %empty" [src_omp.cpp:165]   --->   Operation 241 'store' 'store_ln165' <Predicate = (trunc_ln162 == 0)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1705.7.exit" [src_omp.cpp:165]   --->   Operation 242 'br' 'br_ln165' <Predicate = (trunc_ln162 == 0)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_7, i32 %empty_301" [src_omp.cpp:165]   --->   Operation 243 'store' 'store_ln165' <Predicate = (trunc_ln162 == 7)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_6, i32 %empty_293" [src_omp.cpp:165]   --->   Operation 244 'store' 'store_ln165' <Predicate = (trunc_ln162 == 7)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_5, i32 %empty_285" [src_omp.cpp:165]   --->   Operation 245 'store' 'store_ln165' <Predicate = (trunc_ln162 == 7)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_4, i32 %empty_277" [src_omp.cpp:165]   --->   Operation 246 'store' 'store_ln165' <Predicate = (trunc_ln162 == 7)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_3, i32 %empty_269" [src_omp.cpp:165]   --->   Operation 247 'store' 'store_ln165' <Predicate = (trunc_ln162 == 7)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_2, i32 %empty_261" [src_omp.cpp:165]   --->   Operation 248 'store' 'store_ln165' <Predicate = (trunc_ln162 == 7)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul166_1, i32 %empty_253" [src_omp.cpp:165]   --->   Operation 249 'store' 'store_ln165' <Predicate = (trunc_ln162 == 7)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %mul4, i32 %empty_245" [src_omp.cpp:165]   --->   Operation 250 'store' 'store_ln165' <Predicate = (trunc_ln162 == 7)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1705.7.exit" [src_omp.cpp:165]   --->   Operation 251 'br' 'br_ln165' <Predicate = (trunc_ln162 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 22.000ns, clock uncertainty: 5.940ns.

 <State 1>: 9.140ns
The critical path consists of the following:
	'alloca' operation ('i') [137]  (0.000 ns)
	'load' operation ('i', src_omp.cpp:162) on local variable 'i' [277]  (0.000 ns)
	'mux' operation ('tmp_8', src_omp.cpp:165) [286]  (0.721 ns)
	multiplexor before operation 'fmul' with delay (1.318 ns)
'fmul' operation ('mul4', src_omp.cpp:165) [288]  (7.101 ns)

 <State 2>: 8.419ns
The critical path consists of the following:
	'fmul' operation ('mul166_7', src_omp.cpp:165) [302]  (8.419 ns)
	'store' operation ('store_ln165', src_omp.cpp:165) of variable 'mul166_7', src_omp.cpp:165 on local variable 'empty_300' [305]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
