#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5607475863e0 .scope module, "microprocessor_tb" "microprocessor_tb" 2 2;
 .timescale -9 -12;
v0x5607475aed70_0 .var "clk", 0 0;
v0x5607475aee10_0 .var "instruction", 31 0;
v0x5607475aeed0_0 .var "rst", 0 0;
S_0x560747572e50 .scope module, "u_microprocessor0" "microprocessor" 2 9, 3 1 0, S_0x5607475863e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instruction";
v0x5607475adbe0_0 .net "alu_out_address", 31 0, L_0x5607475c1bd0;  1 drivers
v0x5607475adcc0_0 .net "clk", 0 0, v0x5607475aed70_0;  1 drivers
v0x5607475add60_0 .net "data_mem_request", 0 0, v0x5607475a47b0_0;  1 drivers
v0x5607475ade90_0 .net "data_mem_valid", 0 0, v0x5607475ac120_0;  1 drivers
v0x5607475adfc0_0 .net "data_mem_we_re", 0 0, v0x5607475a4c10_0;  1 drivers
v0x5607475ae0f0_0 .net "instruc_mask_singal", 3 0, v0x5607475a2a10_0;  1 drivers
v0x5607475ae220_0 .net "instruc_mem_valid", 0 0, v0x5607475ad930_0;  1 drivers
v0x5607475ae2c0_0 .net "instruction", 31 0, v0x5607475aee10_0;  1 drivers
v0x5607475ae360_0 .net "instruction_data", 31 0, v0x5607475ace10_0;  1 drivers
v0x5607475ae540_0 .net "instruction_mem_request", 0 0, v0x5607475a2e30_0;  1 drivers
v0x5607475ae670_0 .net "instruction_mem_we_re", 0 0, v0x5607475a3030_0;  1 drivers
v0x5607475ae7a0_0 .net "load_data_out", 31 0, v0x5607475ab600_0;  1 drivers
v0x5607475ae860_0 .net "load_signal", 0 0, L_0x5607475c1d40;  1 drivers
v0x5607475ae900_0 .net "mask", 3 0, L_0x5607475c1c40;  1 drivers
v0x5607475ae9c0_0 .net "pc_address", 31 0, v0x5607475a1b80_0;  1 drivers
v0x5607475aea80_0 .net "rst", 0 0, v0x5607475aeed0_0;  1 drivers
v0x5607475aeb20_0 .net "store_data", 31 0, v0x5607475a3cc0_0;  1 drivers
L_0x5607475aef70 .part v0x5607475a1b80_0, 2, 8;
L_0x5607475c23a0 .part L_0x5607475c1bd0, 2, 8;
S_0x560747573230 .scope module, "u_core" "core" 3 39, 4 1 0, S_0x560747572e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "data_mem_valid";
    .port_info 3 /INPUT 1 "instruc_mem_valid";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /INPUT 32 "load_data_in";
    .port_info 6 /OUTPUT 1 "load_signal";
    .port_info 7 /OUTPUT 1 "instruction_mem_we_re";
    .port_info 8 /OUTPUT 1 "instruction_mem_request";
    .port_info 9 /OUTPUT 1 "data_mem_we_re";
    .port_info 10 /OUTPUT 1 "data_mem_request";
    .port_info 11 /OUTPUT 4 "mask_singal";
    .port_info 12 /OUTPUT 4 "instruc_mask_singal";
    .port_info 13 /OUTPUT 32 "store_data_out";
    .port_info 14 /OUTPUT 32 "alu_out_address";
    .port_info 15 /OUTPUT 32 "pc_address";
L_0x5607475c1bd0 .functor BUFZ 32, v0x56074759e090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5607475c1c40 .functor BUFZ 4, v0x5607475a3eb0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5607475c1d40 .functor BUFZ 1, v0x56074759e4a0_0, C4<0>, C4<0>, C4<0>;
v0x5607475a7890_0 .net "alu_control_decode", 3 0, v0x560747594f60_0;  1 drivers
v0x5607475a7970_0 .net "alu_control_execute", 3 0, L_0x5607475c0ca0;  1 drivers
v0x5607475a7a30_0 .net "alu_out_address", 31 0, L_0x5607475c1bd0;  alias, 1 drivers
v0x5607475a7af0_0 .net "alu_res_execute", 31 0, v0x5607475a0200_0;  1 drivers
v0x5607475a7bb0_0 .net "alu_res_memstage", 31 0, v0x56074759e090_0;  1 drivers
v0x5607475a7c70_0 .net "alu_res_wb", 31 0, L_0x5607475c1eb0;  1 drivers
v0x5607475a7d30_0 .net "branch_result_decode", 0 0, v0x560747594570_0;  1 drivers
v0x5607475a7dd0_0 .net "branch_result_execute", 0 0, L_0x5607475c0b00;  1 drivers
v0x5607475a7e70_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x5607475a7fa0_0 .net "data_mem_request", 0 0, v0x5607475a47b0_0;  alias, 1 drivers
v0x5607475a8040_0 .net "data_mem_valid", 0 0, v0x5607475ac120_0;  alias, 1 drivers
v0x5607475a80e0_0 .net "data_mem_we_re", 0 0, v0x5607475a4c10_0;  alias, 1 drivers
v0x5607475a8180_0 .net "instruc_mask_singal", 3 0, v0x5607475a2a10_0;  alias, 1 drivers
v0x5607475a8220_0 .net "instruc_mem_valid", 0 0, v0x5607475ad930_0;  alias, 1 drivers
v0x5607475a82c0_0 .net "instruction", 31 0, v0x5607475ace10_0;  alias, 1 drivers
v0x5607475a8360_0 .net "instruction_decode", 31 0, v0x5607475a0d90_0;  1 drivers
v0x5607475a8490_0 .net "instruction_execute", 31 0, L_0x5607475c10b0;  1 drivers
v0x5607475a8640_0 .net "instruction_fetch", 31 0, v0x5607475a27e0_0;  1 drivers
v0x5607475a8730_0 .net "instruction_mem_request", 0 0, v0x5607475a2e30_0;  alias, 1 drivers
v0x5607475a87d0_0 .net "instruction_mem_we_re", 0 0, v0x5607475a3030_0;  alias, 1 drivers
v0x5607475a8870_0 .net "instruction_memstage", 31 0, v0x56074759e1f0_0;  1 drivers
v0x5607475a8960_0 .net "load_data_in", 31 0, v0x5607475ab600_0;  alias, 1 drivers
v0x5607475a8a50_0 .net "load_decode", 0 0, v0x560747594df0_0;  1 drivers
v0x5607475a8af0_0 .net "load_execute", 0 0, L_0x5607475c0920;  1 drivers
v0x5607475a8c20_0 .net "load_memstage", 0 0, v0x56074759e4a0_0;  1 drivers
v0x5607475a8cc0_0 .net "load_signal", 0 0, L_0x5607475c1d40;  alias, 1 drivers
v0x5607475a8d80_0 .net "mask", 3 0, v0x5607475a3eb0_0;  1 drivers
v0x5607475a8e40_0 .net "mask_singal", 3 0, L_0x5607475c1c40;  alias, 1 drivers
v0x5607475a8f20_0 .net "mem_to_reg_decode", 1 0, v0x560747595880_0;  1 drivers
v0x5607475a9070_0 .net "mem_to_reg_execute", 1 0, L_0x5607475c0c30;  1 drivers
v0x5607475a9130_0 .net "mem_to_reg_memstage", 1 0, L_0x5607475c14b0;  1 drivers
v0x5607475a91f0_0 .net "mem_to_reg_wb", 1 0, L_0x5607475c1db0;  1 drivers
v0x5607475a92b0_0 .net "next_address_execute", 31 0, v0x56074759fca0_0;  1 drivers
v0x5607475a9580_0 .net "next_address_memstage", 31 0, L_0x5607475c1900;  1 drivers
v0x5607475a9690_0 .net "next_address_wb", 31 0, L_0x5607475c1fe0;  1 drivers
v0x5607475a9750_0 .net "next_sel_decode", 0 0, v0x560747595940_0;  1 drivers
v0x5607475a9880_0 .net "next_sel_execute", 0 0, L_0x5607475c0a00;  1 drivers
v0x5607475a9920_0 .net "op_b_decode", 31 0, L_0x5607475bf750;  1 drivers
v0x5607475a99e0_0 .net "op_b_execute", 31 0, L_0x5607475c1010;  1 drivers
v0x5607475a9af0_0 .net "op_b_memstage", 31 0, L_0x5607475c1550;  1 drivers
v0x5607475a9bb0_0 .net "opa_mux_out_decode", 31 0, L_0x5607475c0500;  1 drivers
v0x5607475a9c70_0 .net "opa_mux_out_execute", 31 0, L_0x5607475c0de0;  1 drivers
v0x5607475a9d30_0 .net "opb_mux_out_decode", 31 0, L_0x5607475c06c0;  1 drivers
v0x5607475a9df0_0 .net "opb_mux_out_execute", 31 0, L_0x5607475c0ee0;  1 drivers
v0x5607475a9eb0_0 .net "pc_address", 31 0, v0x5607475a1b80_0;  alias, 1 drivers
v0x5607475a9fc0_0 .net "pre_pc_addr_decode", 31 0, v0x5607475a0ff0_0;  1 drivers
v0x5607475aa110_0 .net "pre_pc_addr_execute", 31 0, L_0x5607475c11b0;  1 drivers
v0x5607475aa260_0 .net "pre_pc_addr_fetch", 31 0, L_0x560747553aa0;  1 drivers
v0x5607475aa320_0 .net "pre_pc_addr_memstage", 31 0, L_0x5607475c17e0;  1 drivers
v0x5607475aa3e0_0 .net "rd_wb_data", 31 0, v0x5607475a6f90_0;  1 drivers
v0x5607475aa480_0 .net "rd_wbdata_write", 31 0, L_0x5607475c2270;  1 drivers
v0x5607475aa540_0 .net "rst", 0 0, v0x5607475aeed0_0;  alias, 1 drivers
v0x5607475aa5e0_0 .net "store_data_out", 31 0, v0x5607475a3cc0_0;  alias, 1 drivers
v0x5607475aa6a0_0 .net "store_decode", 0 0, v0x560747594e90_0;  1 drivers
v0x5607475aa7d0_0 .net "store_execute", 0 0, L_0x5607475c0990;  1 drivers
v0x5607475aa870_0 .net "store_memstage", 0 0, L_0x5607475c1380;  1 drivers
v0x5607475aa910_0 .net "wrap_load_memstage", 31 0, v0x5607475a40f0_0;  1 drivers
v0x5607475aa9d0_0 .net "wrap_load_wb", 31 0, L_0x5607475c2110;  1 drivers
S_0x560747552cf0 .scope module, "u_decodepipeline" "decode_pipe" 4 85, 5 1 0, S_0x560747573230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_in";
    .port_info 2 /INPUT 1 "store_in";
    .port_info 3 /INPUT 1 "next_sel_in";
    .port_info 4 /INPUT 1 "branch_result_in";
    .port_info 5 /INPUT 4 "alu_control_in";
    .port_info 6 /INPUT 2 "mem_to_reg_in";
    .port_info 7 /INPUT 32 "opa_mux_in";
    .port_info 8 /INPUT 32 "opb_mux_in";
    .port_info 9 /INPUT 32 "opb_data_in";
    .port_info 10 /INPUT 32 "pre_address_in";
    .port_info 11 /INPUT 32 "instruction_in";
    .port_info 12 /OUTPUT 1 "load";
    .port_info 13 /OUTPUT 1 "store";
    .port_info 14 /OUTPUT 1 "next_sel";
    .port_info 15 /OUTPUT 1 "branch_result";
    .port_info 16 /OUTPUT 4 "alu_control";
    .port_info 17 /OUTPUT 2 "mem_to_reg";
    .port_info 18 /OUTPUT 32 "opa_mux_out";
    .port_info 19 /OUTPUT 32 "opb_mux_out";
    .port_info 20 /OUTPUT 32 "opb_data_out";
    .port_info 21 /OUTPUT 32 "pre_address_out";
    .port_info 22 /OUTPUT 32 "instruction_out";
L_0x5607475c0920 .functor BUFZ 1, v0x560747592720_0, C4<0>, C4<0>, C4<0>;
L_0x5607475c0990 .functor BUFZ 1, v0x5607475938c0_0, C4<0>, C4<0>, C4<0>;
L_0x5607475c0a00 .functor BUFZ 1, v0x560747592d80_0, C4<0>, C4<0>, C4<0>;
L_0x5607475c0b00 .functor BUFZ 1, v0x560747553bc0_0, C4<0>, C4<0>, C4<0>;
L_0x5607475c0c30 .functor BUFZ 2, v0x560747592960_0, C4<00>, C4<00>, C4<00>;
L_0x5607475c0ca0 .functor BUFZ 4, v0x560747589f80_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5607475c0de0 .functor BUFZ 32, v0x560747592e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5607475c0ee0 .functor BUFZ 32, v0x560747593380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5607475c1010 .functor BUFZ 32, v0x5607475930e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5607475c10b0 .functor BUFZ 32, v0x560747592480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5607475c11b0 .functor BUFZ 32, v0x560747593620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560747589f80_0 .var "alu_con", 3 0;
v0x560747588000_0 .net "alu_control", 3 0, L_0x5607475c0ca0;  alias, 1 drivers
v0x560747586ae0_0 .net "alu_control_in", 3 0, v0x560747594f60_0;  alias, 1 drivers
v0x560747553bc0_0 .var "branch_res", 0 0;
v0x560747553cc0_0 .net "branch_result", 0 0, L_0x5607475c0b00;  alias, 1 drivers
v0x5607475564f0_0 .net "branch_result_in", 0 0, v0x560747594570_0;  alias, 1 drivers
v0x56074757b350_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x560747592480_0 .var "instruction", 31 0;
v0x560747592560_0 .net "instruction_in", 31 0, v0x5607475a0d90_0;  alias, 1 drivers
v0x560747592640_0 .net "instruction_out", 31 0, L_0x5607475c10b0;  alias, 1 drivers
v0x560747592720_0 .var "l", 0 0;
v0x5607475927e0_0 .net "load", 0 0, L_0x5607475c0920;  alias, 1 drivers
v0x5607475928a0_0 .net "load_in", 0 0, v0x560747594df0_0;  alias, 1 drivers
v0x560747592960_0 .var "mem_reg", 1 0;
v0x560747592a40_0 .net "mem_to_reg", 1 0, L_0x5607475c0c30;  alias, 1 drivers
v0x560747592b20_0 .net "mem_to_reg_in", 1 0, v0x560747595880_0;  alias, 1 drivers
v0x560747592c00_0 .net "next_sel", 0 0, L_0x5607475c0a00;  alias, 1 drivers
v0x560747592cc0_0 .net "next_sel_in", 0 0, v0x560747595940_0;  alias, 1 drivers
v0x560747592d80_0 .var "nextsel", 0 0;
v0x560747592e40_0 .var "opa_mux", 31 0;
v0x560747592f20_0 .net "opa_mux_in", 31 0, L_0x5607475c0500;  alias, 1 drivers
v0x560747593000_0 .net "opa_mux_out", 31 0, L_0x5607475c0de0;  alias, 1 drivers
v0x5607475930e0_0 .var "opb_data", 31 0;
v0x5607475931c0_0 .net "opb_data_in", 31 0, L_0x5607475bf750;  alias, 1 drivers
v0x5607475932a0_0 .net "opb_data_out", 31 0, L_0x5607475c1010;  alias, 1 drivers
v0x560747593380_0 .var "opb_mux", 31 0;
v0x560747593460_0 .net "opb_mux_in", 31 0, L_0x5607475c06c0;  alias, 1 drivers
v0x560747593540_0 .net "opb_mux_out", 31 0, L_0x5607475c0ee0;  alias, 1 drivers
v0x560747593620_0 .var "pre_address", 31 0;
v0x560747593700_0 .net "pre_address_in", 31 0, v0x5607475a0ff0_0;  alias, 1 drivers
v0x5607475937e0_0 .net "pre_address_out", 31 0, L_0x5607475c11b0;  alias, 1 drivers
v0x5607475938c0_0 .var "s", 0 0;
v0x560747593980_0 .net "store", 0 0, L_0x5607475c0990;  alias, 1 drivers
v0x560747593c50_0 .net "store_in", 0 0, v0x560747594e90_0;  alias, 1 drivers
E_0x560747473710 .event posedge, v0x56074757b350_0;
S_0x5607475858d0 .scope module, "u_decodestage" "decode" 4 67, 6 1 0, S_0x560747573230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "pc_address";
    .port_info 4 /INOUT 32 "rd_wb_data";
    .port_info 5 /OUTPUT 1 "load";
    .port_info 6 /OUTPUT 1 "store";
    .port_info 7 /OUTPUT 1 "next_sel";
    .port_info 8 /OUTPUT 1 "branch_result";
    .port_info 9 /OUTPUT 4 "alu_control";
    .port_info 10 /OUTPUT 2 "mem_to_reg";
    .port_info 11 /OUTPUT 32 "opa_mux_out";
    .port_info 12 /OUTPUT 32 "opb_mux_out";
    .port_info 13 /OUTPUT 32 "opb_data";
L_0x5607475bf750 .functor BUFZ 32, L_0x5607475c0070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56074759c270_0 .net "alu_control", 3 0, v0x560747594f60_0;  alias, 1 drivers
v0x56074759c350_0 .net "branch", 0 0, v0x560747594d30_0;  1 drivers
v0x56074759c410_0 .net "branch_result", 0 0, v0x560747594570_0;  alias, 1 drivers
v0x56074759c4b0_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x56074759c5a0_0 .net "i_immo", 31 0, v0x5607475982c0_0;  1 drivers
v0x56074759c6e0_0 .net "imm_mux_out", 31 0, v0x5607475992d0_0;  1 drivers
v0x56074759c7d0_0 .net "imm_sel", 2 0, v0x5607475953e0_0;  1 drivers
v0x56074759c890_0 .net "instruction", 31 0, v0x5607475a0d90_0;  alias, 1 drivers
v0x56074759c9a0_0 .net "load", 0 0, v0x560747594df0_0;  alias, 1 drivers
v0x56074759ca40_0 .net "mem_to_reg", 1 0, v0x560747595880_0;  alias, 1 drivers
v0x56074759cb00_0 .net "next_sel", 0 0, v0x560747595940_0;  alias, 1 drivers
v0x56074759cba0_0 .net "op_a", 31 0, L_0x5607475bf8b0;  1 drivers
v0x56074759cc60_0 .net "op_b", 31 0, L_0x5607475c0070;  1 drivers
v0x56074759cd20_0 .net "opa_mux_out", 31 0, L_0x5607475c0500;  alias, 1 drivers
v0x56074759cde0_0 .net "opb_data", 31 0, L_0x5607475bf750;  alias, 1 drivers
v0x56074759cea0_0 .net "opb_mux_out", 31 0, L_0x5607475c06c0;  alias, 1 drivers
v0x56074759cf90_0 .net "operand_a", 0 0, v0x560747595a10_0;  1 drivers
v0x56074759d140_0 .net "operand_b", 0 0, v0x560747595ab0_0;  1 drivers
v0x56074759d1e0_0 .net "pc_address", 31 0, v0x5607475a0ff0_0;  alias, 1 drivers
v0x56074759d2f0_0 .net "rd_wb_data", 31 0, L_0x5607475c2270;  alias, 1 drivers
v0x56074759d3b0_0 .net "reg_write", 0 0, v0x560747595c10_0;  1 drivers
v0x56074759d450_0 .net "rst", 0 0, v0x5607475aeed0_0;  alias, 1 drivers
v0x56074759d4f0_0 .net "s_immo", 31 0, v0x560747598480_0;  1 drivers
v0x56074759d5e0_0 .net "sb_immo", 31 0, v0x560747598520_0;  1 drivers
v0x56074759d6d0_0 .net "store", 0 0, v0x560747594e90_0;  alias, 1 drivers
v0x56074759d770_0 .net "u_immo", 31 0, v0x560747598600_0;  1 drivers
v0x56074759d880_0 .net "uj_immo", 31 0, v0x560747598730_0;  1 drivers
L_0x5607475bf040 .part v0x5607475a0d90_0, 0, 7;
L_0x5607475bf0e0 .part v0x5607475a0d90_0, 12, 3;
L_0x5607475bf180 .part v0x5607475a0d90_0, 30, 1;
L_0x5607475c02b0 .part v0x5607475a0d90_0, 15, 5;
L_0x5607475c0380 .part v0x5607475a0d90_0, 20, 5;
L_0x5607475c0420 .part v0x5607475a0d90_0, 7, 5;
L_0x5607475c0880 .part v0x5607475a0d90_0, 12, 3;
S_0x560747585c20 .scope module, "u_branch0" "branch" 6 101, 7 1 0, S_0x5607475858d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "op_a";
    .port_info 1 /INPUT 32 "op_b";
    .port_info 2 /INPUT 3 "fun3";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 1 "result";
v0x560747594210_0 .net "en", 0 0, v0x560747594d30_0;  alias, 1 drivers
v0x5607475942f0_0 .net "fun3", 2 0, L_0x5607475c0880;  1 drivers
v0x5607475943d0_0 .net "op_a", 31 0, L_0x5607475bf8b0;  alias, 1 drivers
v0x560747594490_0 .net "op_b", 31 0, L_0x5607475c0070;  alias, 1 drivers
v0x560747594570_0 .var "result", 0 0;
E_0x560747473a90 .event edge, v0x560747594210_0, v0x5607475942f0_0, v0x5607475943d0_0, v0x560747594490_0;
S_0x560747586000 .scope module, "u_cu0" "controlunit" 6 29, 8 1 0, S_0x5607475858d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "fun3";
    .port_info 2 /INPUT 1 "fun7";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 3 "imm_sel";
    .port_info 5 /OUTPUT 1 "operand_b";
    .port_info 6 /OUTPUT 1 "operand_a";
    .port_info 7 /OUTPUT 2 "mem_to_reg";
    .port_info 8 /OUTPUT 1 "Load";
    .port_info 9 /OUTPUT 1 "Store";
    .port_info 10 /OUTPUT 1 "Branch";
    .port_info 11 /OUTPUT 1 "mem_en";
    .port_info 12 /OUTPUT 1 "next_sel";
    .port_info 13 /OUTPUT 4 "alu_control";
v0x560747596bc0_0 .net "Branch", 0 0, v0x560747594d30_0;  alias, 1 drivers
v0x560747596c80_0 .net "Load", 0 0, v0x560747594df0_0;  alias, 1 drivers
v0x560747596d90_0 .net "Store", 0 0, v0x560747594e90_0;  alias, 1 drivers
v0x560747596e80_0 .net "alu_control", 3 0, v0x560747594f60_0;  alias, 1 drivers
v0x560747596f70_0 .net "auipc", 0 0, v0x560747596320_0;  1 drivers
v0x5607475970b0_0 .net "branch", 0 0, v0x560747596410_0;  1 drivers
v0x5607475971a0_0 .net "fun3", 2 0, L_0x5607475bf0e0;  1 drivers
v0x560747597240_0 .net "fun7", 0 0, L_0x5607475bf180;  1 drivers
v0x5607475972e0_0 .net "i_type", 0 0, v0x5607475964e0_0;  1 drivers
v0x560747597380_0 .net "imm_sel", 2 0, v0x5607475953e0_0;  alias, 1 drivers
v0x560747597420_0 .net "jal", 0 0, v0x5607475965e0_0;  1 drivers
v0x560747597510_0 .net "jalr", 0 0, v0x5607475966b0_0;  1 drivers
v0x560747597600_0 .net "load", 0 0, v0x5607475967a0_0;  1 drivers
v0x5607475976f0_0 .net "lui", 0 0, v0x560747596870_0;  1 drivers
v0x5607475977e0_0 .net "mem_en", 0 0, v0x5607475957c0_0;  1 drivers
v0x560747597880_0 .net "mem_to_reg", 1 0, v0x560747595880_0;  alias, 1 drivers
v0x560747597970_0 .net "next_sel", 0 0, v0x560747595940_0;  alias, 1 drivers
v0x560747597a60_0 .net "opcode", 6 0, L_0x5607475bf040;  1 drivers
v0x560747597b00_0 .net "operand_a", 0 0, v0x560747595a10_0;  alias, 1 drivers
v0x560747597ba0_0 .net "operand_b", 0 0, v0x560747595ab0_0;  alias, 1 drivers
v0x560747597c40_0 .net "r_type", 0 0, v0x5607475969e0_0;  1 drivers
v0x560747597d30_0 .net "reg_write", 0 0, v0x560747595c10_0;  alias, 1 drivers
v0x560747597dd0_0 .net "store", 0 0, v0x560747596ab0_0;  1 drivers
S_0x5607475948b0 .scope module, "u_controldec0" "control_decoder" 8 42, 9 1 0, S_0x560747586000;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "fun3";
    .port_info 1 /INPUT 1 "fun7";
    .port_info 2 /INPUT 1 "i_type";
    .port_info 3 /INPUT 1 "r_type";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 1 "store";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "jal";
    .port_info 8 /INPUT 1 "jalr";
    .port_info 9 /INPUT 1 "lui";
    .port_info 10 /INPUT 1 "auipc";
    .port_info 11 /OUTPUT 1 "Load";
    .port_info 12 /OUTPUT 1 "Store";
    .port_info 13 /OUTPUT 2 "mem_to_reg";
    .port_info 14 /OUTPUT 1 "reg_write";
    .port_info 15 /OUTPUT 1 "mem_en";
    .port_info 16 /OUTPUT 1 "operand_b";
    .port_info 17 /OUTPUT 1 "operand_a";
    .port_info 18 /OUTPUT 3 "imm_sel";
    .port_info 19 /OUTPUT 1 "Branch";
    .port_info 20 /OUTPUT 1 "next_sel";
    .port_info 21 /OUTPUT 4 "alu_control";
v0x560747594d30_0 .var "Branch", 0 0;
v0x560747594df0_0 .var "Load", 0 0;
v0x560747594e90_0 .var "Store", 0 0;
v0x560747594f60_0 .var "alu_control", 3 0;
v0x560747595030_0 .net "auipc", 0 0, v0x560747596320_0;  alias, 1 drivers
v0x560747595120_0 .net "branch", 0 0, v0x560747596410_0;  alias, 1 drivers
v0x5607475951c0_0 .net "fun3", 2 0, L_0x5607475bf0e0;  alias, 1 drivers
v0x560747595260_0 .net "fun7", 0 0, L_0x5607475bf180;  alias, 1 drivers
v0x560747595320_0 .net "i_type", 0 0, v0x5607475964e0_0;  alias, 1 drivers
v0x5607475953e0_0 .var "imm_sel", 2 0;
v0x5607475954c0_0 .net "jal", 0 0, v0x5607475965e0_0;  alias, 1 drivers
v0x560747595580_0 .net "jalr", 0 0, v0x5607475966b0_0;  alias, 1 drivers
v0x560747595640_0 .net "load", 0 0, v0x5607475967a0_0;  alias, 1 drivers
v0x560747595700_0 .net "lui", 0 0, v0x560747596870_0;  alias, 1 drivers
v0x5607475957c0_0 .var "mem_en", 0 0;
v0x560747595880_0 .var "mem_to_reg", 1 0;
v0x560747595940_0 .var "next_sel", 0 0;
v0x560747595a10_0 .var "operand_a", 0 0;
v0x560747595ab0_0 .var "operand_b", 0 0;
v0x560747595b50_0 .net "r_type", 0 0, v0x5607475969e0_0;  alias, 1 drivers
v0x560747595c10_0 .var "reg_write", 0 0;
v0x560747595cd0_0 .net "store", 0 0, v0x560747596ab0_0;  alias, 1 drivers
E_0x56074745be70/0 .event edge, v0x560747595b50_0, v0x560747595320_0, v0x560747595640_0, v0x5607475954c0_0;
E_0x56074745be70/1 .event edge, v0x560747595120_0, v0x560747595030_0, v0x560747595cd0_0, v0x560747595580_0;
E_0x56074745be70/2 .event edge, v0x560747595700_0, v0x5607475951c0_0, v0x560747595260_0;
E_0x56074745be70 .event/or E_0x56074745be70/0, E_0x56074745be70/1, E_0x56074745be70/2;
S_0x560747596050 .scope module, "u_typedec0" "type_decoder" 8 29, 10 1 0, S_0x560747586000;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "r_type";
    .port_info 2 /OUTPUT 1 "i_type";
    .port_info 3 /OUTPUT 1 "load";
    .port_info 4 /OUTPUT 1 "store";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "jal";
    .port_info 7 /OUTPUT 1 "jalr";
    .port_info 8 /OUTPUT 1 "lui";
    .port_info 9 /OUTPUT 1 "auipc";
v0x560747596320_0 .var "auipc", 0 0;
v0x560747596410_0 .var "branch", 0 0;
v0x5607475964e0_0 .var "i_type", 0 0;
v0x5607475965e0_0 .var "jal", 0 0;
v0x5607475966b0_0 .var "jalr", 0 0;
v0x5607475967a0_0 .var "load", 0 0;
v0x560747596870_0 .var "lui", 0 0;
v0x560747596940_0 .net "opcode", 6 0, L_0x5607475bf040;  alias, 1 drivers
v0x5607475969e0_0 .var "r_type", 0 0;
v0x560747596ab0_0 .var "store", 0 0;
E_0x56074758ba30 .event edge, v0x560747596940_0;
S_0x560747598020 .scope module, "u_imm_gen0" "immediategen" 6 47, 11 1 0, S_0x5607475858d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "i_imme";
    .port_info 2 /OUTPUT 32 "s_imme";
    .port_info 3 /OUTPUT 32 "sb_imme";
    .port_info 4 /OUTPUT 32 "uj_imme";
    .port_info 5 /OUTPUT 32 "u_imme";
v0x5607475982c0_0 .var "i_imme", 31 0;
v0x5607475983c0_0 .net "instr", 31 0, v0x5607475a0d90_0;  alias, 1 drivers
v0x560747598480_0 .var "s_imme", 31 0;
v0x560747598520_0 .var "sb_imme", 31 0;
v0x560747598600_0 .var "u_imme", 31 0;
v0x560747598730_0 .var "uj_imme", 31 0;
E_0x56074758bc90 .event edge, v0x560747592560_0;
S_0x560747598910 .scope module, "u_mux0" "mux3_8" 6 57, 12 1 0, S_0x5607475858d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 32 "e";
    .port_info 5 /INPUT 32 "f";
    .port_info 6 /INPUT 32 "g";
    .port_info 7 /INPUT 32 "h";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v0x560747598c60_0 .net "a", 31 0, v0x5607475982c0_0;  alias, 1 drivers
v0x560747598d40_0 .net "b", 31 0, v0x560747598480_0;  alias, 1 drivers
v0x560747598de0_0 .net "c", 31 0, v0x560747598520_0;  alias, 1 drivers
v0x560747598eb0_0 .net "d", 31 0, v0x560747598730_0;  alias, 1 drivers
v0x560747598f80_0 .net "e", 31 0, v0x560747598600_0;  alias, 1 drivers
o0x7f20c1ba0a58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560747599070_0 .net "f", 31 0, o0x7f20c1ba0a58;  0 drivers
o0x7f20c1ba0a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560747599110_0 .net "g", 31 0, o0x7f20c1ba0a88;  0 drivers
o0x7f20c1ba0ab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5607475991f0_0 .net "h", 31 0, o0x7f20c1ba0ab8;  0 drivers
v0x5607475992d0_0 .var "out", 31 0;
v0x5607475993b0_0 .net "sel", 2 0, v0x5607475953e0_0;  alias, 1 drivers
E_0x56074758bc50/0 .event edge, v0x5607475953e0_0, v0x5607475982c0_0, v0x560747598480_0, v0x560747598520_0;
E_0x56074758bc50/1 .event edge, v0x560747598730_0, v0x560747598600_0, v0x560747599070_0, v0x560747599110_0;
E_0x56074758bc50/2 .event edge, v0x5607475991f0_0;
E_0x56074758bc50 .event/or E_0x56074758bc50/0, E_0x56074758bc50/1, E_0x56074758bc50/2;
S_0x5607475995b0 .scope module, "u_mux1" "mux" 6 84, 13 1 0, S_0x5607475858d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5607475997e0_0 .net "a", 31 0, L_0x5607475bf8b0;  alias, 1 drivers
v0x5607475998c0_0 .net "b", 31 0, v0x5607475a0ff0_0;  alias, 1 drivers
v0x560747599990_0 .net "out", 31 0, L_0x5607475c0500;  alias, 1 drivers
v0x560747599a90_0 .net "sel", 0 0, v0x560747595a10_0;  alias, 1 drivers
L_0x5607475c0500 .functor MUXZ 32, L_0x5607475bf8b0, v0x5607475a0ff0_0, v0x560747595a10_0, C4<>;
S_0x560747599bc0 .scope module, "u_mux2" "mux" 6 93, 13 1 0, S_0x5607475858d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x560747599da0_0 .net "a", 31 0, L_0x5607475c0070;  alias, 1 drivers
v0x560747599eb0_0 .net "b", 31 0, v0x5607475992d0_0;  alias, 1 drivers
v0x560747599f80_0 .net "out", 31 0, L_0x5607475c06c0;  alias, 1 drivers
v0x56074759a080_0 .net "sel", 0 0, v0x560747595ab0_0;  alias, 1 drivers
L_0x5607475c06c0 .functor MUXZ 32, L_0x5607475c0070, v0x5607475992d0_0, v0x560747595ab0_0, C4<>;
S_0x56074759a1b0 .scope module, "u_regfile0" "registerfile" 6 68, 14 1 0, S_0x5607475858d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "data";
    .port_info 7 /OUTPUT 32 "op_a";
    .port_info 8 /OUTPUT 32 "op_b";
v0x56074759a540_0 .net *"_ivl_0", 31 0, L_0x5607475bf330;  1 drivers
v0x56074759a640_0 .net *"_ivl_10", 6 0, L_0x5607475bf510;  1 drivers
L_0x7f20c1b56138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56074759a720_0 .net *"_ivl_13", 1 0, L_0x7f20c1b56138;  1 drivers
L_0x7f20c1b56180 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x56074759a7e0_0 .net/2u *"_ivl_14", 6 0, L_0x7f20c1b56180;  1 drivers
v0x56074759a8c0_0 .net *"_ivl_16", 6 0, L_0x5607475bf6b0;  1 drivers
L_0x7f20c1b561c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56074759a9f0_0 .net/2u *"_ivl_18", 31 0, L_0x7f20c1b561c8;  1 drivers
v0x56074759aad0_0 .net *"_ivl_22", 31 0, L_0x5607475bfa30;  1 drivers
L_0x7f20c1b56210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56074759abb0_0 .net *"_ivl_25", 26 0, L_0x7f20c1b56210;  1 drivers
L_0x7f20c1b56258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56074759ac90_0 .net/2u *"_ivl_26", 31 0, L_0x7f20c1b56258;  1 drivers
v0x56074759ad70_0 .net *"_ivl_28", 0 0, L_0x5607475bfbb0;  1 drivers
L_0x7f20c1b560a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56074759ae30_0 .net *"_ivl_3", 26 0, L_0x7f20c1b560a8;  1 drivers
v0x56074759af10_0 .net *"_ivl_30", 31 0, L_0x5607475bfcf0;  1 drivers
v0x56074759aff0_0 .net *"_ivl_32", 6 0, L_0x5607475bfd90;  1 drivers
L_0x7f20c1b562a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56074759b0d0_0 .net *"_ivl_35", 1 0, L_0x7f20c1b562a0;  1 drivers
L_0x7f20c1b562e8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x56074759b1b0_0 .net/2u *"_ivl_36", 6 0, L_0x7f20c1b562e8;  1 drivers
v0x56074759b290_0 .net *"_ivl_38", 6 0, L_0x5607475bfee0;  1 drivers
L_0x7f20c1b560f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56074759b370_0 .net/2u *"_ivl_4", 31 0, L_0x7f20c1b560f0;  1 drivers
L_0x7f20c1b56330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56074759b560_0 .net/2u *"_ivl_40", 31 0, L_0x7f20c1b56330;  1 drivers
v0x56074759b640_0 .net *"_ivl_6", 0 0, L_0x5607475bf3d0;  1 drivers
v0x56074759b700_0 .net *"_ivl_8", 31 0, L_0x5607475bf470;  1 drivers
v0x56074759b7e0_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x56074759b880_0 .net "data", 31 0, L_0x5607475c2270;  alias, 1 drivers
v0x56074759b940_0 .net "en", 0 0, v0x560747595c10_0;  alias, 1 drivers
v0x56074759b9e0_0 .var/i "i", 31 0;
v0x56074759bac0_0 .net "op_a", 31 0, L_0x5607475bf8b0;  alias, 1 drivers
v0x56074759bbd0_0 .net "op_b", 31 0, L_0x5607475c0070;  alias, 1 drivers
v0x56074759bce0_0 .net "rd", 4 0, L_0x5607475c0420;  1 drivers
v0x56074759bdc0 .array "register", 1 31, 31 0;
v0x56074759be80_0 .net "rs1", 4 0, L_0x5607475c02b0;  1 drivers
v0x56074759bf60_0 .net "rs2", 4 0, L_0x5607475c0380;  1 drivers
v0x56074759c040_0 .net "rst", 0 0, v0x5607475aeed0_0;  alias, 1 drivers
E_0x56074759a4c0/0 .event negedge, v0x56074759c040_0;
E_0x56074759a4c0/1 .event posedge, v0x56074757b350_0;
E_0x56074759a4c0 .event/or E_0x56074759a4c0/0, E_0x56074759a4c0/1;
L_0x5607475bf330 .concat [ 5 27 0 0], L_0x5607475c02b0, L_0x7f20c1b560a8;
L_0x5607475bf3d0 .cmp/ne 32, L_0x5607475bf330, L_0x7f20c1b560f0;
L_0x5607475bf470 .array/port v0x56074759bdc0, L_0x5607475bf6b0;
L_0x5607475bf510 .concat [ 5 2 0 0], L_0x5607475c02b0, L_0x7f20c1b56138;
L_0x5607475bf6b0 .arith/sub 7, L_0x5607475bf510, L_0x7f20c1b56180;
L_0x5607475bf8b0 .functor MUXZ 32, L_0x7f20c1b561c8, L_0x5607475bf470, L_0x5607475bf3d0, C4<>;
L_0x5607475bfa30 .concat [ 5 27 0 0], L_0x5607475c0380, L_0x7f20c1b56210;
L_0x5607475bfbb0 .cmp/ne 32, L_0x5607475bfa30, L_0x7f20c1b56258;
L_0x5607475bfcf0 .array/port v0x56074759bdc0, L_0x5607475bfee0;
L_0x5607475bfd90 .concat [ 5 2 0 0], L_0x5607475c0380, L_0x7f20c1b562a0;
L_0x5607475bfee0 .arith/sub 7, L_0x5607475bfd90, L_0x7f20c1b562e8;
L_0x5607475c0070 .functor MUXZ 32, L_0x7f20c1b56330, L_0x5607475bfcf0, L_0x5607475bfbb0, C4<>;
S_0x56074759db50 .scope module, "u_executepipeline" "execute_pipe" 4 123, 15 1 0, S_0x560747573230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_in";
    .port_info 2 /INPUT 1 "store_in";
    .port_info 3 /INPUT 32 "opb_datain";
    .port_info 4 /INPUT 32 "alu_res";
    .port_info 5 /INPUT 2 "mem_reg_in";
    .port_info 6 /INPUT 32 "next_sel_addr";
    .port_info 7 /INPUT 32 "pre_address_in";
    .port_info 8 /INPUT 32 "instruction_in";
    .port_info 9 /OUTPUT 1 "load_out";
    .port_info 10 /OUTPUT 1 "store_out";
    .port_info 11 /OUTPUT 32 "opb_dataout";
    .port_info 12 /OUTPUT 32 "alu_res_out";
    .port_info 13 /OUTPUT 2 "mem_reg_out";
    .port_info 14 /OUTPUT 32 "next_sel_address";
    .port_info 15 /OUTPUT 32 "pre_address_out";
    .port_info 16 /OUTPUT 32 "instruction_out";
L_0x5607475c1380 .functor BUFZ 1, v0x56074759f200_0, C4<0>, C4<0>, C4<0>;
L_0x5607475c14b0 .functor BUFZ 2, v0x56074759e730_0, C4<00>, C4<00>, C4<00>;
L_0x5607475c1550 .functor BUFZ 32, v0x56074759ec30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5607475c17e0 .functor BUFZ 32, v0x56074759efa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5607475c1900 .functor BUFZ 32, v0x56074759eb50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56074759ded0_0 .net "alu_res", 31 0, v0x5607475a0200_0;  alias, 1 drivers
v0x56074759dfb0_0 .net "alu_res_out", 31 0, v0x56074759e090_0;  alias, 1 drivers
v0x56074759e090_0 .var "alu_result", 31 0;
v0x56074759e150_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x56074759e1f0_0 .var "instruction", 31 0;
v0x56074759e320_0 .net "instruction_in", 31 0, L_0x5607475c10b0;  alias, 1 drivers
v0x56074759e3e0_0 .net "instruction_out", 31 0, v0x56074759e1f0_0;  alias, 1 drivers
v0x56074759e4a0_0 .var "load", 0 0;
v0x56074759e560_0 .net "load_in", 0 0, L_0x5607475c0920;  alias, 1 drivers
v0x56074759e690_0 .net "load_out", 0 0, v0x56074759e4a0_0;  alias, 1 drivers
v0x56074759e730_0 .var "mem_reg", 1 0;
v0x56074759e810_0 .net "mem_reg_in", 1 0, L_0x5607475c0c30;  alias, 1 drivers
v0x56074759e8d0_0 .net "mem_reg_out", 1 0, L_0x5607475c14b0;  alias, 1 drivers
v0x56074759e990_0 .net "next_sel_addr", 31 0, v0x56074759fca0_0;  alias, 1 drivers
v0x56074759ea70_0 .net "next_sel_address", 31 0, L_0x5607475c1900;  alias, 1 drivers
v0x56074759eb50_0 .var "nextsel_addr", 31 0;
v0x56074759ec30_0 .var "opb_data", 31 0;
v0x56074759ee20_0 .net "opb_datain", 31 0, L_0x5607475c1010;  alias, 1 drivers
v0x56074759eee0_0 .net "opb_dataout", 31 0, L_0x5607475c1550;  alias, 1 drivers
v0x56074759efa0_0 .var "pre_address", 31 0;
v0x56074759f080_0 .net "pre_address_in", 31 0, L_0x5607475c11b0;  alias, 1 drivers
v0x56074759f140_0 .net "pre_address_out", 31 0, L_0x5607475c17e0;  alias, 1 drivers
v0x56074759f200_0 .var "store", 0 0;
v0x56074759f2c0_0 .net "store_in", 0 0, L_0x5607475c0990;  alias, 1 drivers
v0x56074759f360_0 .net "store_out", 0 0, L_0x5607475c1380;  alias, 1 drivers
S_0x56074759f620 .scope module, "u_executestage" "execute" 4 113, 16 1 0, S_0x560747573230;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /INPUT 32 "pc_address";
    .port_info 4 /OUTPUT 32 "alu_res_out";
    .port_info 5 /OUTPUT 32 "next_sel_address";
v0x5607475a0340_0 .net "a_i", 31 0, L_0x5607475c0de0;  alias, 1 drivers
v0x5607475a0470_0 .net "alu_control", 3 0, L_0x5607475c0ca0;  alias, 1 drivers
v0x5607475a0580_0 .net "alu_res_out", 31 0, v0x5607475a0200_0;  alias, 1 drivers
v0x5607475a0670_0 .net "b_i", 31 0, L_0x5607475c0ee0;  alias, 1 drivers
v0x5607475a0780_0 .net "next_sel_address", 31 0, v0x56074759fca0_0;  alias, 1 drivers
v0x5607475a08e0_0 .net "pc_address", 31 0, L_0x5607475c11b0;  alias, 1 drivers
S_0x56074759f890 .scope module, "u_adder0" "adder" 16 20, 17 1 0, S_0x56074759f620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "adder_out";
v0x56074759fb70_0 .net "a", 31 0, L_0x5607475c11b0;  alias, 1 drivers
v0x56074759fca0_0 .var "adder_out", 31 0;
E_0x56074759faf0 .event edge, v0x5607475937e0_0;
S_0x56074759fda0 .scope module, "u_alu0" "alu" 16 12, 18 1 0, S_0x56074759f620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /INPUT 4 "op_i";
    .port_info 3 /OUTPUT 32 "res_o";
v0x56074759ffe0_0 .net "a_i", 31 0, L_0x5607475c0de0;  alias, 1 drivers
v0x5607475a00c0_0 .net "b_i", 31 0, L_0x5607475c0ee0;  alias, 1 drivers
v0x5607475a0160_0 .net "op_i", 3 0, L_0x5607475c0ca0;  alias, 1 drivers
v0x5607475a0200_0 .var "res_o", 31 0;
E_0x56074759ff80 .event edge, v0x560747588000_0, v0x560747593000_0, v0x560747593540_0;
S_0x5607475a0aa0 .scope module, "u_fetchpipeline" "fetch_pipe" 4 58, 19 1 0, S_0x560747573230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pre_address_pc";
    .port_info 2 /INPUT 32 "instruction_fetch";
    .port_info 3 /OUTPUT 32 "pre_address_out";
    .port_info 4 /OUTPUT 32 "instruction";
v0x5607475a0cd0_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x5607475a0d90_0 .var "instruc", 31 0;
v0x5607475a0e70_0 .net "instruction", 31 0, v0x5607475a0d90_0;  alias, 1 drivers
v0x5607475a0f10_0 .net "instruction_fetch", 31 0, v0x5607475a27e0_0;  alias, 1 drivers
v0x5607475a0ff0_0 .var "pre_address", 31 0;
v0x5607475a10d0_0 .net "pre_address_out", 31 0, v0x5607475a0ff0_0;  alias, 1 drivers
v0x5607475a1190_0 .net "pre_address_pc", 31 0, L_0x560747553aa0;  alias, 1 drivers
S_0x5607475a1310 .scope module, "u_fetchstage" "fetch" 4 39, 20 1 0, S_0x560747573230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "next_sel";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 1 "branch_reselt";
    .port_info 6 /INPUT 32 "next_address";
    .port_info 7 /INPUT 32 "address_in";
    .port_info 8 /INPUT 32 "instruction_fetch";
    .port_info 9 /OUTPUT 1 "we_re";
    .port_info 10 /OUTPUT 1 "request";
    .port_info 11 /OUTPUT 4 "mask";
    .port_info 12 /OUTPUT 32 "address_out";
    .port_info 13 /OUTPUT 32 "instruction";
    .port_info 14 /OUTPUT 32 "pre_address_pc";
L_0x7f20c1b56060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5607475a2490_0 .net "address_in", 31 0, L_0x7f20c1b56060;  1 drivers
v0x5607475a2590_0 .net "address_out", 31 0, v0x5607475a1b80_0;  alias, 1 drivers
v0x5607475a2650_0 .net "branch_reselt", 0 0, L_0x5607475c0b00;  alias, 1 drivers
v0x5607475a2740_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x5607475a27e0_0 .var "instruction", 31 0;
v0x5607475a28d0_0 .net "instruction_fetch", 31 0, v0x5607475ace10_0;  alias, 1 drivers
v0x5607475a2970_0 .net "load", 0 0, L_0x5607475c0920;  alias, 1 drivers
v0x5607475a2a10_0 .var "mask", 3 0;
v0x5607475a2af0_0 .net "next_address", 31 0, v0x5607475a0200_0;  alias, 1 drivers
v0x5607475a2cd0_0 .net "next_sel", 0 0, L_0x5607475c0a00;  alias, 1 drivers
v0x5607475a2d70_0 .net "pre_address_pc", 31 0, L_0x560747553aa0;  alias, 1 drivers
v0x5607475a2e30_0 .var "request", 0 0;
v0x5607475a2ef0_0 .net "rst", 0 0, v0x5607475aeed0_0;  alias, 1 drivers
v0x5607475a2f90_0 .net "valid", 0 0, v0x5607475ac120_0;  alias, 1 drivers
v0x5607475a3030_0 .var "we_re", 0 0;
E_0x56074759f7b0 .event edge, v0x5607475a28d0_0;
E_0x5607475a1720 .event edge, v0x5607475927e0_0, v0x5607475a1da0_0;
S_0x5607475a1780 .scope module, "u_pc0" "pc" 20 21, 21 1 0, S_0x5607475a1310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "next_sel";
    .port_info 4 /INPUT 1 "dmem_valid";
    .port_info 5 /INPUT 1 "branch_reselt";
    .port_info 6 /INPUT 32 "next_address";
    .port_info 7 /INPUT 32 "address_in";
    .port_info 8 /OUTPUT 32 "address_out";
    .port_info 9 /OUTPUT 32 "pre_address_pc";
L_0x560747553aa0 .functor BUFZ 32, v0x5607475a20c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f20c1b56018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5607475a1a80_0 .net "address_in", 31 0, L_0x7f20c1b56018;  1 drivers
v0x5607475a1b80_0 .var "address_out", 31 0;
v0x5607475a1c60_0 .net "branch_reselt", 0 0, L_0x5607475c0b00;  alias, 1 drivers
v0x5607475a1d00_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x5607475a1da0_0 .net "dmem_valid", 0 0, v0x5607475ac120_0;  alias, 1 drivers
v0x5607475a1e90_0 .net "load", 0 0, L_0x5607475c0920;  alias, 1 drivers
v0x5607475a1f80_0 .net "next_address", 31 0, v0x5607475a0200_0;  alias, 1 drivers
v0x5607475a2020_0 .net "next_sel", 0 0, L_0x5607475c0a00;  alias, 1 drivers
v0x5607475a20c0_0 .var "pre_address", 31 0;
v0x5607475a2210_0 .net "pre_address_pc", 31 0, L_0x560747553aa0;  alias, 1 drivers
v0x5607475a22d0_0 .net "rst", 0 0, v0x5607475aeed0_0;  alias, 1 drivers
S_0x5607475a3330 .scope module, "u_memorystage" "memory_stage" 4 144, 22 1 0, S_0x560747573230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "store";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 32 "op_b";
    .port_info 5 /INPUT 32 "alu_out_address";
    .port_info 6 /INPUT 32 "instruction";
    .port_info 7 /INPUT 32 "wrap_load_in";
    .port_info 8 /OUTPUT 1 "we_re";
    .port_info 9 /OUTPUT 1 "request";
    .port_info 10 /OUTPUT 4 "mask";
    .port_info 11 /OUTPUT 32 "store_data_out";
    .port_info 12 /OUTPUT 32 "wrap_load_out";
v0x5607475a4380_0 .net "alu_out_address", 31 0, v0x56074759e090_0;  alias, 1 drivers
v0x5607475a4460_0 .net "instruction", 31 0, v0x56074759e1f0_0;  alias, 1 drivers
v0x5607475a4500_0 .net "load", 0 0, v0x56074759e4a0_0;  alias, 1 drivers
v0x5607475a45d0_0 .net "mask", 3 0, v0x5607475a3eb0_0;  alias, 1 drivers
v0x5607475a4670_0 .net "op_b", 31 0, L_0x5607475c1550;  alias, 1 drivers
v0x5607475a47b0_0 .var "request", 0 0;
v0x5607475a4850_0 .net "rst", 0 0, v0x5607475aeed0_0;  alias, 1 drivers
v0x5607475a4980_0 .net "store", 0 0, L_0x5607475c1380;  alias, 1 drivers
v0x5607475a4a20_0 .net "store_data_out", 31 0, v0x5607475a3cc0_0;  alias, 1 drivers
v0x5607475a4b70_0 .net "valid", 0 0, v0x5607475ad930_0;  alias, 1 drivers
v0x5607475a4c10_0 .var "we_re", 0 0;
v0x5607475a4cd0_0 .net "wrap_load_in", 31 0, v0x5607475ab600_0;  alias, 1 drivers
v0x5607475a4d90_0 .net "wrap_load_out", 31 0, v0x5607475a40f0_0;  alias, 1 drivers
E_0x5607475a3650 .event edge, v0x5607475a4b70_0, v0x56074759e690_0, v0x56074759f360_0;
L_0x5607475c19a0 .part v0x56074759e090_0, 0, 2;
L_0x5607475c1a70 .part v0x56074759e1f0_0, 12, 3;
S_0x5607475a36d0 .scope module, "u_wrap_mem0" "wrappermem" 22 19, 23 1 0, S_0x5607475a3330;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /INPUT 2 "byteadd";
    .port_info 2 /INPUT 3 "fun3";
    .port_info 3 /INPUT 1 "mem_en";
    .port_info 4 /INPUT 1 "Load";
    .port_info 5 /INPUT 32 "wrap_load_in";
    .port_info 6 /OUTPUT 4 "masking";
    .port_info 7 /OUTPUT 32 "data_o";
    .port_info 8 /OUTPUT 32 "wrap_load_out";
v0x5607475a3aa0_0 .net "Load", 0 0, v0x56074759e4a0_0;  alias, 1 drivers
v0x5607475a3b60_0 .net "byteadd", 1 0, L_0x5607475c19a0;  1 drivers
v0x5607475a3c20_0 .net "data_i", 31 0, L_0x5607475c1550;  alias, 1 drivers
v0x5607475a3cc0_0 .var "data_o", 31 0;
v0x5607475a3d80_0 .net "fun3", 2 0, L_0x5607475c1a70;  1 drivers
v0x5607475a3eb0_0 .var "masking", 3 0;
v0x5607475a3f90_0 .net "mem_en", 0 0, L_0x5607475c1380;  alias, 1 drivers
v0x5607475a4030_0 .net "wrap_load_in", 31 0, v0x5607475ab600_0;  alias, 1 drivers
v0x5607475a40f0_0 .var "wrap_load_out", 31 0;
E_0x5607475a3a00/0 .event edge, v0x56074759f360_0, v0x5607475a3d80_0, v0x5607475a3b60_0, v0x56074759eee0_0;
E_0x5607475a3a00/1 .event edge, v0x56074759e690_0, v0x5607475a4030_0;
E_0x5607475a3a00 .event/or E_0x5607475a3a00/0, E_0x5607475a3a00/1;
S_0x5607475a4fb0 .scope module, "u_memstagepipeline" "memory_pipe" 4 165, 24 1 0, S_0x560747573230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "mem_reg_in";
    .port_info 2 /INPUT 32 "wrap_load_in";
    .port_info 3 /INPUT 32 "alu_res";
    .port_info 4 /INPUT 32 "next_sel_addr";
    .port_info 5 /OUTPUT 32 "alu_res_out";
    .port_info 6 /OUTPUT 2 "mem_reg_out";
    .port_info 7 /OUTPUT 32 "next_sel_address";
    .port_info 8 /OUTPUT 32 "wrap_load_out";
L_0x5607475c1db0 .functor BUFZ 2, v0x5607475a55e0_0, C4<00>, C4<00>, C4<00>;
L_0x5607475c1eb0 .functor BUFZ 32, v0x5607475a5480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5607475c1fe0 .functor BUFZ 32, v0x5607475a5ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5607475c2110 .functor BUFZ 32, v0x5607475a5bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5607475a5270_0 .net "alu_res", 31 0, v0x56074759e090_0;  alias, 1 drivers
v0x5607475a53a0_0 .net "alu_res_out", 31 0, L_0x5607475c1eb0;  alias, 1 drivers
v0x5607475a5480_0 .var "alu_result", 31 0;
v0x5607475a5540_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x5607475a55e0_0 .var "mem_reg", 1 0;
v0x5607475a5710_0 .net "mem_reg_in", 1 0, L_0x5607475c14b0;  alias, 1 drivers
v0x5607475a57d0_0 .net "mem_reg_out", 1 0, L_0x5607475c1db0;  alias, 1 drivers
v0x5607475a5890_0 .net "next_sel_addr", 31 0, L_0x5607475c1900;  alias, 1 drivers
v0x5607475a5980_0 .net "next_sel_address", 31 0, L_0x5607475c1fe0;  alias, 1 drivers
v0x5607475a5ad0_0 .var "nextsel_addr", 31 0;
v0x5607475a5bb0_0 .var "wrap_load", 31 0;
v0x5607475a5c90_0 .net "wrap_load_in", 31 0, v0x5607475a40f0_0;  alias, 1 drivers
v0x5607475a5d50_0 .net "wrap_load_out", 31 0, L_0x5607475c2110;  alias, 1 drivers
S_0x5607475a5fa0 .scope module, "u_wbpipeline" "writeback_pipe" 4 187, 25 1 0, S_0x560747573230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "rd_sel_mux_in";
    .port_info 2 /OUTPUT 32 "rd_sel_mux_out";
L_0x5607475c2270 .functor BUFZ 32, v0x5607475a63b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5607475a61e0_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x5607475a63b0_0 .var "rd_data_sel", 31 0;
v0x5607475a6490_0 .net "rd_sel_mux_in", 31 0, v0x5607475a6f90_0;  alias, 1 drivers
v0x5607475a6550_0 .net "rd_sel_mux_out", 31 0, L_0x5607475c2270;  alias, 1 drivers
S_0x5607475a66e0 .scope module, "u_wbstage" "write_back" 4 178, 26 1 0, S_0x560747573230;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "mem_to_reg";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 32 "data_mem_out";
    .port_info 3 /INPUT 32 "next_sel_address";
    .port_info 4 /OUTPUT 32 "rd_sel_mux_out";
v0x5607475a7250_0 .net "alu_out", 31 0, L_0x5607475c1eb0;  alias, 1 drivers
v0x5607475a7380_0 .net "data_mem_out", 31 0, L_0x5607475c2110;  alias, 1 drivers
v0x5607475a7490_0 .net "mem_to_reg", 1 0, L_0x5607475c1db0;  alias, 1 drivers
v0x5607475a7580_0 .net "next_sel_address", 31 0, L_0x5607475c1fe0;  alias, 1 drivers
v0x5607475a7690_0 .net "rd_sel_mux_out", 31 0, v0x5607475a6f90_0;  alias, 1 drivers
S_0x5607475a68c0 .scope module, "u_mux2" "mux2_4" 26 11, 27 1 0, S_0x5607475a66e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
v0x5607475a6c10_0 .net "a", 31 0, L_0x5607475c1eb0;  alias, 1 drivers
v0x5607475a6d20_0 .net "b", 31 0, L_0x5607475c2110;  alias, 1 drivers
v0x5607475a6df0_0 .net "c", 31 0, L_0x5607475c1fe0;  alias, 1 drivers
o0x7f20c1ba3278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5607475a6ef0_0 .net "d", 31 0, o0x7f20c1ba3278;  0 drivers
v0x5607475a6f90_0 .var "out", 31 0;
v0x5607475a70a0_0 .net "sel", 1 0, L_0x5607475c1db0;  alias, 1 drivers
E_0x5607475a6b80/0 .event edge, v0x5607475a57d0_0, v0x5607475a53a0_0, v0x5607475a5d50_0, v0x5607475a5980_0;
E_0x5607475a6b80/1 .event edge, v0x5607475a6ef0_0;
E_0x5607475a6b80 .event/or E_0x5607475a6b80/0, E_0x5607475a6b80/1;
S_0x5607475aad20 .scope module, "u_data_memory" "data_mem_top" 3 60, 28 1 0, S_0x560747572e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we_re";
    .port_info 3 /INPUT 1 "request";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 4 "mask";
    .port_info 6 /INPUT 8 "address";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 1 "valid";
    .port_info 9 /OUTPUT 32 "data_out";
P_0x5607475aaed0 .param/l "INIT_MEM" 0 28 2, +C4<00000000000000000000000000000000>;
v0x5607475abb50_0 .net "address", 7 0, L_0x5607475c23a0;  1 drivers
v0x5607475abc30_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x5607475abcd0_0 .net "data_in", 31 0, v0x5607475a3cc0_0;  alias, 1 drivers
v0x5607475abd70_0 .net "data_out", 31 0, v0x5607475ab600_0;  alias, 1 drivers
v0x5607475abea0_0 .net "load", 0 0, L_0x5607475c1d40;  alias, 1 drivers
v0x5607475abf40_0 .net "mask", 3 0, L_0x5607475c1c40;  alias, 1 drivers
v0x5607475abfe0_0 .net "request", 0 0, v0x5607475a47b0_0;  alias, 1 drivers
v0x5607475ac080_0 .net "rst", 0 0, v0x5607475aeed0_0;  alias, 1 drivers
v0x5607475ac120_0 .var "valid", 0 0;
v0x5607475ac250_0 .net "we_re", 0 0, v0x5607475a4c10_0;  alias, 1 drivers
S_0x5607475ab070 .scope module, "u_memory" "memory" 28 28, 29 1 0, S_0x5607475aad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we_re";
    .port_info 2 /INPUT 1 "request";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 4 "mask";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x5607475ab250 .param/l "INIT_MEM" 0 29 2, +C4<00000000000000000000000000000000>;
v0x5607475ab3a0_0 .net "address", 7 0, L_0x5607475c23a0;  alias, 1 drivers
v0x5607475ab4a0_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x5607475ab560_0 .net "data_in", 31 0, v0x5607475a3cc0_0;  alias, 1 drivers
v0x5607475ab600_0 .var "data_out", 31 0;
v0x5607475ab6a0_0 .net "mask", 3 0, L_0x5607475c1c40;  alias, 1 drivers
v0x5607475ab7b0 .array "mem", 255 0, 31 0;
v0x5607475ab850_0 .net "request", 0 0, v0x5607475a47b0_0;  alias, 1 drivers
v0x5607475ab940_0 .net "we_re", 0 0, v0x5607475a4c10_0;  alias, 1 drivers
S_0x5607475ac490 .scope module, "u_instruction_memory" "instruc_mem_top" 3 26, 30 1 0, S_0x560747572e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we_re";
    .port_info 3 /INPUT 1 "request";
    .port_info 4 /INPUT 4 "mask";
    .port_info 5 /INPUT 8 "address";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 1 "valid";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5607475ac620 .param/l "INIT_MEM" 0 30 2, +C4<00000000000000000000000000000001>;
v0x5607475ad440_0 .net "address", 7 0, L_0x5607475aef70;  1 drivers
v0x5607475ad520_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x5607475ad5c0_0 .net "data_in", 31 0, v0x5607475aee10_0;  alias, 1 drivers
v0x5607475ad660_0 .net "data_out", 31 0, v0x5607475ace10_0;  alias, 1 drivers
v0x5607475ad700_0 .net "mask", 3 0, v0x5607475a2a10_0;  alias, 1 drivers
v0x5607475ad7f0_0 .net "request", 0 0, v0x5607475a2e30_0;  alias, 1 drivers
v0x5607475ad890_0 .net "rst", 0 0, v0x5607475aeed0_0;  alias, 1 drivers
v0x5607475ad930_0 .var "valid", 0 0;
v0x5607475ada20_0 .net "we_re", 0 0, v0x5607475a3030_0;  alias, 1 drivers
S_0x5607475ac880 .scope module, "u_memory" "memory" 30 27, 29 1 0, S_0x5607475ac490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we_re";
    .port_info 2 /INPUT 1 "request";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 4 "mask";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x5607475aca60 .param/l "INIT_MEM" 0 29 2, +C4<00000000000000000000000000000001>;
v0x5607475acbb0_0 .net "address", 7 0, L_0x5607475aef70;  alias, 1 drivers
v0x5607475accb0_0 .net "clk", 0 0, v0x5607475aed70_0;  alias, 1 drivers
v0x5607475acd70_0 .net "data_in", 31 0, v0x5607475aee10_0;  alias, 1 drivers
v0x5607475ace10_0 .var "data_out", 31 0;
v0x5607475acf20_0 .net "mask", 3 0, v0x5607475a2a10_0;  alias, 1 drivers
v0x5607475ad080 .array "mem", 255 0, 31 0;
v0x5607475ad140_0 .net "request", 0 0, v0x5607475a2e30_0;  alias, 1 drivers
v0x5607475ad230_0 .net "we_re", 0 0, v0x5607475a3030_0;  alias, 1 drivers
    .scope S_0x5607475ac880;
T_0 ;
    %vpi_call 29 18 "$readmemh", "tb/instr.mem", v0x5607475ad080 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5607475ac880;
T_1 ;
    %wait E_0x560747473710;
    %load/vec4 v0x5607475ad140_0;
    %load/vec4 v0x5607475ad230_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5607475acf20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5607475acd70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5607475acbb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607475ad080, 0, 4;
T_1.2 ;
    %load/vec4 v0x5607475acf20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5607475acd70_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5607475acbb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607475ad080, 4, 5;
T_1.4 ;
    %load/vec4 v0x5607475acf20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x5607475acd70_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5607475acbb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607475ad080, 4, 5;
T_1.6 ;
    %load/vec4 v0x5607475acf20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x5607475acd70_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5607475acbb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607475ad080, 4, 5;
T_1.8 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5607475ad140_0;
    %load/vec4 v0x5607475ad230_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x5607475acbb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5607475ad080, 4;
    %assign/vec4 v0x5607475ace10_0, 0;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5607475ac490;
T_2 ;
    %wait E_0x56074759a4c0;
    %load/vec4 v0x5607475ad890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607475ad930_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5607475ad7f0_0;
    %assign/vec4 v0x5607475ad930_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5607475a1780;
T_3 ;
    %wait E_0x56074759a4c0;
    %load/vec4 v0x5607475a22d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5607475a1b80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5607475a2020_0;
    %load/vec4 v0x5607475a1c60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5607475a1f80_0;
    %assign/vec4 v0x5607475a1b80_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5607475a1e90_0;
    %load/vec4 v0x5607475a1da0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5607475a1b80_0;
    %assign/vec4 v0x5607475a1b80_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5607475a1b80_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5607475a1b80_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x5607475a1b80_0;
    %assign/vec4 v0x5607475a20c0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5607475a1310;
T_4 ;
    %wait E_0x5607475a1720;
    %load/vec4 v0x5607475a2970_0;
    %load/vec4 v0x5607475a2f90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5607475a2a10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475a3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475a2e30_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5607475a2a10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475a3030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607475a2e30_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5607475a1310;
T_5 ;
    %wait E_0x56074759f7b0;
    %load/vec4 v0x5607475a28d0_0;
    %store/vec4 v0x5607475a27e0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5607475a0aa0;
T_6 ;
    %wait E_0x560747473710;
    %load/vec4 v0x5607475a1190_0;
    %assign/vec4 v0x5607475a0ff0_0, 0;
    %load/vec4 v0x5607475a0f10_0;
    %assign/vec4 v0x5607475a0d90_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560747596050;
T_7 ;
    %wait E_0x56074758ba30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475969e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475964e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560747596ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475967a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560747596410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560747596320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475965e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475966b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560747596870_0, 0, 1;
    %load/vec4 v0x560747596940_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475969e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475964e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560747596ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475967a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560747596410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560747596320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475965e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475966b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560747596870_0, 0, 1;
    %jmp T_7.10;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607475969e0_0, 0, 1;
    %jmp T_7.10;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607475964e0_0, 0, 1;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560747596ab0_0, 0, 1;
    %jmp T_7.10;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607475967a0_0, 0, 1;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560747596410_0, 0, 1;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560747596320_0, 0, 1;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607475965e0_0, 0, 1;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607475966b0_0, 0, 1;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560747596870_0, 0, 1;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5607475948b0;
T_8 ;
    %wait E_0x56074745be70;
    %load/vec4 v0x560747595b50_0;
    %load/vec4 v0x560747595320_0;
    %or;
    %load/vec4 v0x560747595640_0;
    %or;
    %load/vec4 v0x5607475954c0_0;
    %or;
    %store/vec4 v0x560747595c10_0, 0, 1;
    %load/vec4 v0x560747595120_0;
    %load/vec4 v0x5607475954c0_0;
    %or;
    %load/vec4 v0x560747595030_0;
    %or;
    %store/vec4 v0x560747595a10_0, 0, 1;
    %load/vec4 v0x560747595320_0;
    %load/vec4 v0x560747595640_0;
    %or;
    %load/vec4 v0x560747595cd0_0;
    %or;
    %load/vec4 v0x560747595120_0;
    %or;
    %load/vec4 v0x5607475954c0_0;
    %or;
    %load/vec4 v0x560747595580_0;
    %or;
    %load/vec4 v0x560747595700_0;
    %or;
    %load/vec4 v0x560747595030_0;
    %or;
    %store/vec4 v0x560747595ab0_0, 0, 1;
    %load/vec4 v0x560747595640_0;
    %store/vec4 v0x560747594df0_0, 0, 1;
    %load/vec4 v0x560747595cd0_0;
    %store/vec4 v0x560747594e90_0, 0, 1;
    %load/vec4 v0x560747595640_0;
    %pad/u 2;
    %store/vec4 v0x560747595880_0, 0, 2;
    %load/vec4 v0x560747595120_0;
    %store/vec4 v0x560747594d30_0, 0, 1;
    %load/vec4 v0x5607475954c0_0;
    %load/vec4 v0x560747595580_0;
    %or;
    %store/vec4 v0x560747595940_0, 0, 1;
    %load/vec4 v0x560747595cd0_0;
    %store/vec4 v0x5607475957c0_0, 0, 1;
    %load/vec4 v0x560747595b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560747595880_0, 0, 2;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
T_8.20 ;
T_8.19 ;
T_8.17 ;
T_8.15 ;
T_8.13 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560747595320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5607475953e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560747595880_0, 0, 2;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.27;
T_8.26 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.28, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.29;
T_8.28 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.31;
T_8.30 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.32, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.33;
T_8.32 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.34, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.35;
T_8.34 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.36, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.37;
T_8.36 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.38, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.39;
T_8.38 ;
    %load/vec4 v0x5607475951c0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560747595260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.40, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
T_8.40 ;
T_8.39 ;
T_8.37 ;
T_8.35 ;
T_8.33 ;
T_8.31 ;
T_8.29 ;
T_8.27 ;
T_8.25 ;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v0x560747595cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.42, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5607475953e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560747595880_0, 0, 2;
    %load/vec4 v0x5607475951c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.44, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.45;
T_8.44 ;
    %load/vec4 v0x5607475951c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.46, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.47;
T_8.46 ;
    %load/vec4 v0x5607475951c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.48, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
T_8.48 ;
T_8.47 ;
T_8.45 ;
    %jmp T_8.43;
T_8.42 ;
    %load/vec4 v0x560747595640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.50, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5607475953e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560747595880_0, 0, 2;
    %load/vec4 v0x5607475951c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.52, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.53;
T_8.52 ;
    %load/vec4 v0x5607475951c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.54, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.55;
T_8.54 ;
    %load/vec4 v0x5607475951c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.56, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.57;
T_8.56 ;
    %load/vec4 v0x5607475951c0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_8.58, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.59;
T_8.58 ;
    %load/vec4 v0x5607475951c0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.60, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.61;
T_8.60 ;
    %load/vec4 v0x5607475951c0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.62, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
T_8.62 ;
T_8.61 ;
T_8.59 ;
T_8.57 ;
T_8.55 ;
T_8.53 ;
    %jmp T_8.51;
T_8.50 ;
    %load/vec4 v0x560747595120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.64, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560747595880_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5607475953e0_0, 0, 3;
    %jmp T_8.65;
T_8.64 ;
    %load/vec4 v0x5607475954c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.66, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560747595880_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5607475953e0_0, 0, 3;
T_8.66 ;
T_8.65 ;
T_8.51 ;
T_8.43 ;
T_8.23 ;
T_8.1 ;
    %load/vec4 v0x560747595580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.68, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560747595880_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5607475953e0_0, 0, 3;
    %jmp T_8.69;
T_8.68 ;
    %load/vec4 v0x560747595700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.70, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560747595880_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5607475953e0_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %jmp T_8.71;
T_8.70 ;
    %load/vec4 v0x560747595030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.72, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560747595880_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560747594f60_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5607475953e0_0, 0, 3;
T_8.72 ;
T_8.71 ;
T_8.69 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560747598020;
T_9 ;
    %wait E_0x56074758bc90;
    %load/vec4 v0x5607475983c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5607475983c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475982c0_0, 0, 32;
    %load/vec4 v0x5607475983c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5607475983c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607475983c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560747598480_0, 0, 32;
    %load/vec4 v0x5607475983c0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5607475983c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607475983c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607475983c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607475983c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x560747598520_0, 0, 32;
    %load/vec4 v0x5607475983c0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5607475983c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607475983c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607475983c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607475983c0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x560747598730_0, 0, 32;
    %load/vec4 v0x5607475983c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x560747598600_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560747598910;
T_10 ;
    %wait E_0x56074758bc50;
    %load/vec4 v0x5607475993b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x560747598c60_0;
    %store/vec4 v0x5607475992d0_0, 0, 32;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x560747598d40_0;
    %store/vec4 v0x5607475992d0_0, 0, 32;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x560747598de0_0;
    %store/vec4 v0x5607475992d0_0, 0, 32;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x560747598eb0_0;
    %store/vec4 v0x5607475992d0_0, 0, 32;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x560747598f80_0;
    %store/vec4 v0x5607475992d0_0, 0, 32;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x560747599070_0;
    %store/vec4 v0x5607475992d0_0, 0, 32;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x560747599110_0;
    %store/vec4 v0x5607475992d0_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x5607475991f0_0;
    %store/vec4 v0x5607475992d0_0, 0, 32;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56074759a1b0;
T_11 ;
    %wait E_0x56074759a4c0;
    %load/vec4 v0x56074759c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56074759b9e0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x56074759b9e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56074759b9e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56074759bdc0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56074759b9e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56074759b9e0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x56074759b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x56074759b880_0;
    %load/vec4 v0x56074759bce0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56074759bdc0, 0, 4;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x560747585c20;
T_12 ;
    %wait E_0x560747473a90;
    %load/vec4 v0x560747594210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x5607475942f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v0x5607475943d0_0;
    %load/vec4 v0x560747594490_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_12.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.10, 8;
T_12.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.10, 8;
 ; End of false expr.
    %blend;
T_12.10;
    %pad/s 1;
    %store/vec4 v0x560747594570_0, 0, 1;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v0x5607475943d0_0;
    %load/vec4 v0x560747594490_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_12.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.12, 8;
T_12.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.12, 8;
 ; End of false expr.
    %blend;
T_12.12;
    %pad/s 1;
    %store/vec4 v0x560747594570_0, 0, 1;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0x5607475943d0_0;
    %load/vec4 v0x560747594490_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_12.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.14, 8;
T_12.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.14, 8;
 ; End of false expr.
    %blend;
T_12.14;
    %pad/s 1;
    %store/vec4 v0x560747594570_0, 0, 1;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x560747594490_0;
    %load/vec4 v0x5607475943d0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_12.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.16, 8;
T_12.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.16, 8;
 ; End of false expr.
    %blend;
T_12.16;
    %pad/s 1;
    %store/vec4 v0x560747594570_0, 0, 1;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x5607475943d0_0;
    %load/vec4 v0x560747594490_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %pad/s 1;
    %store/vec4 v0x560747594570_0, 0, 1;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x560747594490_0;
    %load/vec4 v0x5607475943d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %pad/s 1;
    %store/vec4 v0x560747594570_0, 0, 1;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560747594570_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x560747552cf0;
T_13 ;
    %wait E_0x560747473710;
    %load/vec4 v0x5607475928a0_0;
    %assign/vec4 v0x560747592720_0, 0;
    %load/vec4 v0x560747593c50_0;
    %assign/vec4 v0x5607475938c0_0, 0;
    %load/vec4 v0x560747592cc0_0;
    %assign/vec4 v0x560747592d80_0, 0;
    %load/vec4 v0x5607475564f0_0;
    %assign/vec4 v0x560747553bc0_0, 0;
    %load/vec4 v0x560747592b20_0;
    %assign/vec4 v0x560747592960_0, 0;
    %load/vec4 v0x560747586ae0_0;
    %assign/vec4 v0x560747589f80_0, 0;
    %load/vec4 v0x560747592f20_0;
    %assign/vec4 v0x560747592e40_0, 0;
    %load/vec4 v0x560747593460_0;
    %assign/vec4 v0x560747593380_0, 0;
    %load/vec4 v0x5607475931c0_0;
    %assign/vec4 v0x5607475930e0_0, 0;
    %load/vec4 v0x560747593700_0;
    %assign/vec4 v0x560747593620_0, 0;
    %load/vec4 v0x560747592560_0;
    %assign/vec4 v0x560747592480_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56074759fda0;
T_14 ;
    %wait E_0x56074759ff80;
    %load/vec4 v0x5607475a0160_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x56074759ffe0_0;
    %load/vec4 v0x5607475a00c0_0;
    %add;
    %store/vec4 v0x5607475a0200_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5607475a0160_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x56074759ffe0_0;
    %load/vec4 v0x5607475a00c0_0;
    %sub;
    %store/vec4 v0x5607475a0200_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5607475a0160_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x56074759ffe0_0;
    %ix/getv 4, v0x5607475a00c0_0;
    %shiftl 4;
    %store/vec4 v0x5607475a0200_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5607475a0160_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x56074759ffe0_0;
    %load/vec4 v0x5607475a00c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5607475a0200_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x5607475a0160_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x56074759ffe0_0;
    %load/vec4 v0x5607475a00c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5607475a0200_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x5607475a0160_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_14.10, 4;
    %load/vec4 v0x56074759ffe0_0;
    %load/vec4 v0x5607475a00c0_0;
    %xor;
    %store/vec4 v0x5607475a0200_0, 0, 32;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x5607475a0160_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_14.12, 4;
    %load/vec4 v0x56074759ffe0_0;
    %ix/getv 4, v0x5607475a00c0_0;
    %shiftr 4;
    %store/vec4 v0x5607475a0200_0, 0, 32;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0x5607475a0160_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_14.14, 4;
    %load/vec4 v0x56074759ffe0_0;
    %ix/getv 4, v0x5607475a00c0_0;
    %shiftr 4;
    %store/vec4 v0x5607475a0200_0, 0, 32;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x5607475a0160_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_14.16, 4;
    %load/vec4 v0x56074759ffe0_0;
    %load/vec4 v0x5607475a00c0_0;
    %or;
    %store/vec4 v0x5607475a0200_0, 0, 32;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v0x5607475a0160_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_14.18, 4;
    %load/vec4 v0x56074759ffe0_0;
    %load/vec4 v0x5607475a00c0_0;
    %and;
    %store/vec4 v0x5607475a0200_0, 0, 32;
    %jmp T_14.19;
T_14.18 ;
    %load/vec4 v0x5607475a0160_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_14.20, 4;
    %load/vec4 v0x5607475a00c0_0;
    %store/vec4 v0x5607475a0200_0, 0, 32;
    %jmp T_14.21;
T_14.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607475a0200_0, 0, 32;
T_14.21 ;
T_14.19 ;
T_14.17 ;
T_14.15 ;
T_14.13 ;
T_14.11 ;
T_14.9 ;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56074759f890;
T_15 ;
    %wait E_0x56074759faf0;
    %load/vec4 v0x56074759fb70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x56074759fca0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56074759db50;
T_16 ;
    %wait E_0x560747473710;
    %load/vec4 v0x56074759e560_0;
    %assign/vec4 v0x56074759e4a0_0, 0;
    %load/vec4 v0x56074759f2c0_0;
    %assign/vec4 v0x56074759f200_0, 0;
    %load/vec4 v0x56074759e810_0;
    %assign/vec4 v0x56074759e730_0, 0;
    %load/vec4 v0x56074759ee20_0;
    %assign/vec4 v0x56074759ec30_0, 0;
    %load/vec4 v0x56074759f080_0;
    %assign/vec4 v0x56074759efa0_0, 0;
    %load/vec4 v0x56074759e320_0;
    %assign/vec4 v0x56074759e1f0_0, 0;
    %load/vec4 v0x56074759ded0_0;
    %assign/vec4 v0x56074759e090_0, 0;
    %load/vec4 v0x56074759e990_0;
    %assign/vec4 v0x56074759eb50_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5607475a36d0;
T_17 ;
    %wait E_0x5607475a3a00;
    %load/vec4 v0x5607475a3f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5607475a3eb0_0, 0, 4;
    %load/vec4 v0x5607475a3d80_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x5607475a3b60_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5607475a3eb0_0, 0, 4;
    %load/vec4 v0x5607475a3c20_0;
    %store/vec4 v0x5607475a3cc0_0, 0, 32;
    %jmp T_17.8;
T_17.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5607475a3eb0_0, 0, 4;
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a3cc0_0, 0, 32;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5607475a3eb0_0, 0, 4;
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a3cc0_0, 0, 32;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5607475a3eb0_0, 0, 4;
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a3cc0_0, 0, 32;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
T_17.2 ;
    %load/vec4 v0x5607475a3d80_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_17.9, 4;
    %load/vec4 v0x5607475a3b60_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %jmp T_17.14;
T_17.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5607475a3eb0_0, 0, 4;
    %load/vec4 v0x5607475a3c20_0;
    %store/vec4 v0x5607475a3cc0_0, 0, 32;
    %jmp T_17.14;
T_17.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5607475a3eb0_0, 0, 4;
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a3cc0_0, 0, 32;
    %jmp T_17.14;
T_17.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5607475a3eb0_0, 0, 4;
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5607475a3c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a3cc0_0, 0, 32;
    %jmp T_17.14;
T_17.14 ;
    %pop/vec4 1;
T_17.9 ;
    %load/vec4 v0x5607475a3d80_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_17.15, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5607475a3eb0_0, 0, 4;
    %load/vec4 v0x5607475a3c20_0;
    %store/vec4 v0x5607475a3cc0_0, 0, 32;
T_17.15 ;
T_17.0 ;
    %load/vec4 v0x5607475a3aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.17, 8;
    %load/vec4 v0x5607475a3d80_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.19, 4;
    %load/vec4 v0x5607475a3b60_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %jmp T_17.25;
T_17.21 ;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.25;
T_17.22 ;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.25;
T_17.23 ;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.25;
T_17.24 ;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.25;
T_17.25 ;
    %pop/vec4 1;
T_17.19 ;
    %load/vec4 v0x5607475a3d80_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_17.26, 4;
    %load/vec4 v0x5607475a3b60_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.30, 6;
    %jmp T_17.31;
T_17.28 ;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.31;
T_17.29 ;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 1, 23, 6;
    %replicate 16;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.31;
T_17.30 ;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.31;
T_17.31 ;
    %pop/vec4 1;
T_17.26 ;
    %load/vec4 v0x5607475a3d80_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_17.32, 4;
    %load/vec4 v0x5607475a4030_0;
    %store/vec4 v0x5607475a40f0_0, 0, 32;
T_17.32 ;
    %load/vec4 v0x5607475a3d80_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_17.34, 4;
    %load/vec4 v0x5607475a3b60_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.39, 6;
    %jmp T_17.40;
T_17.36 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.40;
T_17.37 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.40;
T_17.38 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.40;
T_17.39 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.40;
T_17.40 ;
    %pop/vec4 1;
T_17.34 ;
    %load/vec4 v0x5607475a3d80_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_17.41, 4;
    %load/vec4 v0x5607475a3b60_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.44, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.45, 6;
    %jmp T_17.46;
T_17.43 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.46;
T_17.44 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.46;
T_17.45 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5607475a4030_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5607475a40f0_0, 0, 32;
    %jmp T_17.46;
T_17.46 ;
    %pop/vec4 1;
T_17.41 ;
    %load/vec4 v0x5607475a3d80_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_17.47, 4;
    %load/vec4 v0x5607475a4030_0;
    %store/vec4 v0x5607475a40f0_0, 0, 32;
T_17.47 ;
T_17.17 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5607475a3330;
T_18 ;
    %wait E_0x5607475a3650;
    %load/vec4 v0x5607475a4b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475a47b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475a4c10_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5607475a4500_0;
    %load/vec4 v0x5607475a4980_0;
    %or;
    %store/vec4 v0x5607475a47b0_0, 0, 1;
    %load/vec4 v0x5607475a4980_0;
    %store/vec4 v0x5607475a4c10_0, 0, 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5607475a4fb0;
T_19 ;
    %wait E_0x560747473710;
    %load/vec4 v0x5607475a5710_0;
    %assign/vec4 v0x5607475a55e0_0, 0;
    %load/vec4 v0x5607475a5270_0;
    %assign/vec4 v0x5607475a5480_0, 0;
    %load/vec4 v0x5607475a5890_0;
    %assign/vec4 v0x5607475a5ad0_0, 0;
    %load/vec4 v0x5607475a5c90_0;
    %assign/vec4 v0x5607475a5bb0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5607475a68c0;
T_20 ;
    %wait E_0x5607475a6b80;
    %load/vec4 v0x5607475a70a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x5607475a6c10_0;
    %store/vec4 v0x5607475a6f90_0, 0, 32;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x5607475a6d20_0;
    %store/vec4 v0x5607475a6f90_0, 0, 32;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x5607475a6df0_0;
    %store/vec4 v0x5607475a6f90_0, 0, 32;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x5607475a6ef0_0;
    %store/vec4 v0x5607475a6f90_0, 0, 32;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5607475a5fa0;
T_21 ;
    %wait E_0x560747473710;
    %load/vec4 v0x5607475a6490_0;
    %assign/vec4 v0x5607475a63b0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5607475ab070;
T_22 ;
    %end;
    .thread T_22;
    .scope S_0x5607475ab070;
T_23 ;
    %wait E_0x560747473710;
    %load/vec4 v0x5607475ab850_0;
    %load/vec4 v0x5607475ab940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5607475ab6a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5607475ab560_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5607475ab3a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607475ab7b0, 0, 4;
T_23.2 ;
    %load/vec4 v0x5607475ab6a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x5607475ab560_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5607475ab3a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607475ab7b0, 4, 5;
T_23.4 ;
    %load/vec4 v0x5607475ab6a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x5607475ab560_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5607475ab3a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607475ab7b0, 4, 5;
T_23.6 ;
    %load/vec4 v0x5607475ab6a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x5607475ab560_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5607475ab3a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607475ab7b0, 4, 5;
T_23.8 ;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5607475ab850_0;
    %load/vec4 v0x5607475ab940_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x5607475ab3a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5607475ab7b0, 4;
    %assign/vec4 v0x5607475ab600_0, 0;
T_23.10 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5607475aad20;
T_24 ;
    %wait E_0x56074759a4c0;
    %load/vec4 v0x5607475ac080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607475ac120_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5607475abea0_0;
    %assign/vec4 v0x5607475ac120_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5607475863e0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475aed70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607475aeed0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607475aeed0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607475aeed0_0, 0, 1;
    %delay 120000, 0;
    %delay 80000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x5607475863e0;
T_26 ;
    %vpi_call 2 30 "$dumpfile", "temp/microprocessor.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5607475863e0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x5607475863e0;
T_27 ;
    %delay 5000, 0;
    %load/vec4 v0x5607475aed70_0;
    %inv;
    %store/vec4 v0x5607475aed70_0, 0, 1;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/tb/Microprocessor_tb.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/Microprocessor.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/Core.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/decode_pipe.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/Decode.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/branch.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/control_unit.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/control_decoder.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/type_decoder.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/immediate_gen.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/mux3_8.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/mux1_2.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/register_file.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/execute_pipe.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/Execute.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/adder.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/alu.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/fetch_pipe.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/Fetch.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/program_counter.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/Memory.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/wrapper_memory.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/memory_pipe.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/writeback_pipe.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/Write_back.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/mux2_4.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/data_memory_top.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/memory.v";
    "/home/zeeshan/projects/RV32I_Single_Cycle/Pipelined_Processor/src/instruc_mem_top.v";
