INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myFIFO
