
focTemplate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001244c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  08012630  08012630  00013630  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012b48  08012b48  00014258  2**0
                  CONTENTS
  4 .ARM          00000008  08012b48  08012b48  00013b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012b50  08012b50  00014258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012b50  08012b50  00013b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012b54  08012b54  00013b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000258  20000000  08012b58  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000874  20000258  08012db0  00014258  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000acc  08012db0  00014acc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014258  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027e17  00000000  00000000  00014288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f38  00000000  00000000  0003c09f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002030  00000000  00000000  00041fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001872  00000000  00000000  00044008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002967f  00000000  00000000  0004587a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f7c1  00000000  00000000  0006eef9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eef92  00000000  00000000  0009e6ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018d64c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000099fc  00000000  00000000  0018d690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0019708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000258 	.word	0x20000258
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012614 	.word	0x08012614

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000025c 	.word	0x2000025c
 800021c:	08012614 	.word	0x08012614

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b09a      	sub	sp, #104	@ 0x68
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800104a:	2220      	movs	r2, #32
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f00e fbda 	bl	800f808 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001054:	463b      	mov	r3, r7
 8001056:	223c      	movs	r2, #60	@ 0x3c
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f00e fbd4 	bl	800f808 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001060:	4b4d      	ldr	r3, [pc, #308]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001062:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001066:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001068:	4b4b      	ldr	r3, [pc, #300]	@ (8001198 <MX_ADC1_Init+0x164>)
 800106a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800106e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001070:	4b49      	ldr	r3, [pc, #292]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001076:	4b48      	ldr	r3, [pc, #288]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800107c:	4b46      	ldr	r3, [pc, #280]	@ (8001198 <MX_ADC1_Init+0x164>)
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001082:	4b45      	ldr	r3, [pc, #276]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001084:	2201      	movs	r2, #1
 8001086:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001088:	4b43      	ldr	r3, [pc, #268]	@ (8001198 <MX_ADC1_Init+0x164>)
 800108a:	2204      	movs	r2, #4
 800108c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800108e:	4b42      	ldr	r3, [pc, #264]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001090:	2200      	movs	r2, #0
 8001092:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001094:	4b40      	ldr	r3, [pc, #256]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001096:	2200      	movs	r2, #0
 8001098:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800109a:	4b3f      	ldr	r3, [pc, #252]	@ (8001198 <MX_ADC1_Init+0x164>)
 800109c:	2201      	movs	r2, #1
 800109e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b4:	4b38      	ldr	r3, [pc, #224]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010bc:	4b36      	ldr	r3, [pc, #216]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010be:	2200      	movs	r2, #0
 80010c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010c2:	4b35      	ldr	r3, [pc, #212]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ca:	4833      	ldr	r0, [pc, #204]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010cc:	f001 fdc2 	bl	8002c54 <HAL_ADC_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80010d6:	f000 fcbe 	bl	8001a56 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010da:	2300      	movs	r3, #0
 80010dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010de:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010e2:	4619      	mov	r1, r3
 80010e4:	482c      	ldr	r0, [pc, #176]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010e6:	f003 ffb5 	bl	8005054 <HAL_ADCEx_MultiModeConfigChannel>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 80010f0:	f000 fcb1 	bl	8001a56 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80010f4:	4b29      	ldr	r3, [pc, #164]	@ (800119c <MX_ADC1_Init+0x168>)
 80010f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f8:	2306      	movs	r3, #6
 80010fa:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010fc:	2300      	movs	r3, #0
 80010fe:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001100:	237f      	movs	r3, #127	@ 0x7f
 8001102:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001104:	2304      	movs	r3, #4
 8001106:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800110c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001110:	4619      	mov	r1, r3
 8001112:	4821      	ldr	r0, [pc, #132]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001114:	f002 fa24 	bl	8003560 <HAL_ADC_ConfigChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 800111e:	f000 fc9a 	bl	8001a56 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001122:	4b1f      	ldr	r3, [pc, #124]	@ (80011a0 <MX_ADC1_Init+0x16c>)
 8001124:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001126:	2309      	movs	r3, #9
 8001128:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800112a:	2301      	movs	r3, #1
 800112c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800112e:	237f      	movs	r3, #127	@ 0x7f
 8001130:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001132:	2304      	movs	r3, #4
 8001134:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 800113a:	2302      	movs	r3, #2
 800113c:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800113e:	2300      	movs	r3, #0
 8001140:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001144:	2300      	movs	r3, #0
 8001146:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8001150:	2384      	movs	r3, #132	@ 0x84
 8001152:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001154:	2380      	movs	r3, #128	@ 0x80
 8001156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001158:	2300      	movs	r3, #0
 800115a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	480d      	ldr	r0, [pc, #52]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001164:	f003 fa96 	bl	8004694 <HAL_ADCEx_InjectedConfigChannel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
 800116e:	f000 fc72 	bl	8001a56 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8001172:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <MX_ADC1_Init+0x170>)
 8001174:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001176:	f240 130f 	movw	r3, #271	@ 0x10f
 800117a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	4619      	mov	r1, r3
 8001180:	4805      	ldr	r0, [pc, #20]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001182:	f003 fa87 	bl	8004694 <HAL_ADCEx_InjectedConfigChannel>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 800118c:	f000 fc63 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	3768      	adds	r7, #104	@ 0x68
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000274 	.word	0x20000274
 800119c:	2e300800 	.word	0x2e300800
 80011a0:	0c900008 	.word	0x0c900008
 80011a4:	32601000 	.word	0x32601000

080011a8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b098      	sub	sp, #96	@ 0x60
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80011ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b2:	223c      	movs	r2, #60	@ 0x3c
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f00e fb26 	bl	800f808 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	2220      	movs	r2, #32
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f00e fb20 	bl	800f808 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011c8:	4b3f      	ldr	r3, [pc, #252]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011ca:	4a40      	ldr	r2, [pc, #256]	@ (80012cc <MX_ADC2_Init+0x124>)
 80011cc:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80011ce:	4b3e      	ldr	r3, [pc, #248]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011d0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80011d4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80011d6:	4b3c      	ldr	r3, [pc, #240]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011d8:	2200      	movs	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011dc:	4b3a      	ldr	r3, [pc, #232]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011de:	2200      	movs	r2, #0
 80011e0:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80011e2:	4b39      	ldr	r3, [pc, #228]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011e8:	4b37      	ldr	r3, [pc, #220]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ee:	4b36      	ldr	r3, [pc, #216]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011f0:	2204      	movs	r2, #4
 80011f2:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80011f4:	4b34      	ldr	r3, [pc, #208]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011fa:	4b33      	ldr	r3, [pc, #204]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001200:	4b31      	ldr	r3, [pc, #196]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001202:	2201      	movs	r2, #1
 8001204:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001206:	4b30      	ldr	r3, [pc, #192]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001208:	2200      	movs	r2, #0
 800120a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800120e:	4b2e      	ldr	r3, [pc, #184]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001210:	2200      	movs	r2, #0
 8001212:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001214:	4b2c      	ldr	r3, [pc, #176]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001216:	2200      	movs	r2, #0
 8001218:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800121a:	4b2b      	ldr	r3, [pc, #172]	@ (80012c8 <MX_ADC2_Init+0x120>)
 800121c:	2200      	movs	r2, #0
 800121e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001222:	4b29      	ldr	r3, [pc, #164]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001224:	2200      	movs	r2, #0
 8001226:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001228:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <MX_ADC2_Init+0x120>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001230:	4825      	ldr	r0, [pc, #148]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001232:	f001 fd0f 	bl	8002c54 <HAL_ADC_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_ADC2_Init+0x98>
  {
    Error_Handler();
 800123c:	f000 fc0b 	bl	8001a56 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001240:	4b23      	ldr	r3, [pc, #140]	@ (80012d0 <MX_ADC2_Init+0x128>)
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001244:	2309      	movs	r3, #9
 8001246:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001248:	2301      	movs	r3, #1
 800124a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800124c:	237f      	movs	r3, #127	@ 0x7f
 800124e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001250:	2304      	movs	r3, #4
 8001252:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigInjected.InjectedOffset = 0;
 8001254:	2300      	movs	r3, #0
 8001256:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigInjected.InjectedNbrOfConversion = 1;
 8001258:	2301      	movs	r3, #1
 800125a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001262:	2300      	movs	r3, #0
 8001264:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001268:	2300      	movs	r3, #0
 800126a:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 800126e:	2384      	movs	r3, #132	@ 0x84
 8001270:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001272:	2380      	movs	r3, #128	@ 0x80
 8001274:	653b      	str	r3, [r7, #80]	@ 0x50
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001276:	2300      	movs	r3, #0
 8001278:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800127c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001280:	4619      	mov	r1, r3
 8001282:	4811      	ldr	r0, [pc, #68]	@ (80012c8 <MX_ADC2_Init+0x120>)
 8001284:	f003 fa06 	bl	8004694 <HAL_ADCEx_InjectedConfigChannel>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_ADC2_Init+0xea>
  {
    Error_Handler();
 800128e:	f000 fbe2 	bl	8001a56 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001292:	4b10      	ldr	r3, [pc, #64]	@ (80012d4 <MX_ADC2_Init+0x12c>)
 8001294:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001296:	2306      	movs	r3, #6
 8001298:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800129e:	237f      	movs	r3, #127	@ 0x7f
 80012a0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012a2:	2304      	movs	r3, #4
 80012a4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80012aa:	1d3b      	adds	r3, r7, #4
 80012ac:	4619      	mov	r1, r3
 80012ae:	4806      	ldr	r0, [pc, #24]	@ (80012c8 <MX_ADC2_Init+0x120>)
 80012b0:	f002 f956 	bl	8003560 <HAL_ADC_ConfigChannel>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_ADC2_Init+0x116>
  {
    Error_Handler();
 80012ba:	f000 fbcc 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	3760      	adds	r7, #96	@ 0x60
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	200002e0 	.word	0x200002e0
 80012cc:	50000100 	.word	0x50000100
 80012d0:	0c900008 	.word	0x0c900008
 80012d4:	04300002 	.word	0x04300002

080012d8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b09e      	sub	sp, #120	@ 0x78
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f0:	f107 0320 	add.w	r3, r7, #32
 80012f4:	2244      	movs	r2, #68	@ 0x44
 80012f6:	2100      	movs	r1, #0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f00e fa85 	bl	800f808 <memset>
  if(adcHandle->Instance==ADC1)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001306:	d15f      	bne.n	80013c8 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001308:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800130c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800130e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001312:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001314:	f107 0320 	add.w	r3, r7, #32
 8001318:	4618      	mov	r0, r3
 800131a:	f006 fa63 	bl	80077e4 <HAL_RCCEx_PeriphCLKConfig>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001324:	f000 fb97 	bl	8001a56 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001328:	4b4f      	ldr	r3, [pc, #316]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	3301      	adds	r3, #1
 800132e:	4a4e      	ldr	r2, [pc, #312]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 8001330:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001332:	4b4d      	ldr	r3, [pc, #308]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d10b      	bne.n	8001352 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800133a:	4b4c      	ldr	r3, [pc, #304]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	4a4b      	ldr	r2, [pc, #300]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001340:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001346:	4b49      	ldr	r3, [pc, #292]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800134e:	61fb      	str	r3, [r7, #28]
 8001350:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001352:	4b46      	ldr	r3, [pc, #280]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001356:	4a45      	ldr	r2, [pc, #276]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135e:	4b43      	ldr	r3, [pc, #268]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	61bb      	str	r3, [r7, #24]
 8001368:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	4b40      	ldr	r3, [pc, #256]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136e:	4a3f      	ldr	r2, [pc, #252]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001370:	f043 0302 	orr.w	r3, r3, #2
 8001374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001376:	4b3d      	ldr	r3, [pc, #244]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	617b      	str	r3, [r7, #20]
 8001380:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    PB1     ------> ADC1_IN12
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001382:	2304      	movs	r3, #4
 8001384:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001386:	2303      	movs	r3, #3
 8001388:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001392:	4619      	mov	r1, r3
 8001394:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001398:	f005 f98e 	bl	80066b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
 800139c:	f241 0302 	movw	r3, #4098	@ 0x1002
 80013a0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013a2:	2303      	movs	r3, #3
 80013a4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013aa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80013ae:	4619      	mov	r1, r3
 80013b0:	482f      	ldr	r0, [pc, #188]	@ (8001470 <HAL_ADC_MspInit+0x198>)
 80013b2:	f005 f981 	bl	80066b8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2100      	movs	r1, #0
 80013ba:	2012      	movs	r0, #18
 80013bc:	f004 f9f1 	bl	80057a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80013c0:	2012      	movs	r0, #18
 80013c2:	f004 fa08 	bl	80057d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80013c6:	e04a      	b.n	800145e <HAL_ADC_MspInit+0x186>
  else if(adcHandle->Instance==ADC2)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a29      	ldr	r2, [pc, #164]	@ (8001474 <HAL_ADC_MspInit+0x19c>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d145      	bne.n	800145e <HAL_ADC_MspInit+0x186>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80013d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013d6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80013d8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80013dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013de:	f107 0320 	add.w	r3, r7, #32
 80013e2:	4618      	mov	r0, r3
 80013e4:	f006 f9fe 	bl	80077e4 <HAL_RCCEx_PeriphCLKConfig>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <HAL_ADC_MspInit+0x11a>
      Error_Handler();
 80013ee:	f000 fb32 	bl	8001a56 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80013f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	3301      	adds	r3, #1
 80013f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 80013fa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80013fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <HAL_ADC_MspInit+0x190>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d10b      	bne.n	800141c <HAL_ADC_MspInit+0x144>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001404:	4b19      	ldr	r3, [pc, #100]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001408:	4a18      	ldr	r2, [pc, #96]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800140a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800140e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001410:	4b16      	ldr	r3, [pc, #88]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001414:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141c:	4b13      	ldr	r3, [pc, #76]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800141e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001420:	4a12      	ldr	r2, [pc, #72]	@ (800146c <HAL_ADC_MspInit+0x194>)
 8001422:	f043 0301 	orr.w	r3, r3, #1
 8001426:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001428:	4b10      	ldr	r3, [pc, #64]	@ (800146c <HAL_ADC_MspInit+0x194>)
 800142a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142c:	f003 0301 	and.w	r3, r3, #1
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
 8001434:	2341      	movs	r3, #65	@ 0x41
 8001436:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001438:	2303      	movs	r3, #3
 800143a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001440:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001444:	4619      	mov	r1, r3
 8001446:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800144a:	f005 f935 	bl	80066b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800144e:	2200      	movs	r2, #0
 8001450:	2100      	movs	r1, #0
 8001452:	2012      	movs	r0, #18
 8001454:	f004 f9a5 	bl	80057a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001458:	2012      	movs	r0, #18
 800145a:	f004 f9bc 	bl	80057d6 <HAL_NVIC_EnableIRQ>
}
 800145e:	bf00      	nop
 8001460:	3778      	adds	r7, #120	@ 0x78
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	2000034c 	.word	0x2000034c
 800146c:	40021000 	.word	0x40021000
 8001470:	48000400 	.word	0x48000400
 8001474:	50000100 	.word	0x50000100

08001478 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 800147c:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <MX_COMP1_Init+0x44>)
 800147e:	4a10      	ldr	r2, [pc, #64]	@ (80014c0 <MX_COMP1_Init+0x48>)
 8001480:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8001482:	4b0e      	ldr	r3, [pc, #56]	@ (80014bc <MX_COMP1_Init+0x44>)
 8001484:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001488:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 800148a:	4b0c      	ldr	r3, [pc, #48]	@ (80014bc <MX_COMP1_Init+0x44>)
 800148c:	2240      	movs	r2, #64	@ 0x40
 800148e:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001490:	4b0a      	ldr	r3, [pc, #40]	@ (80014bc <MX_COMP1_Init+0x44>)
 8001492:	2200      	movs	r2, #0
 8001494:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001496:	4b09      	ldr	r3, [pc, #36]	@ (80014bc <MX_COMP1_Init+0x44>)
 8001498:	2200      	movs	r2, #0
 800149a:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800149c:	4b07      	ldr	r3, [pc, #28]	@ (80014bc <MX_COMP1_Init+0x44>)
 800149e:	2200      	movs	r2, #0
 80014a0:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 80014a2:	4b06      	ldr	r3, [pc, #24]	@ (80014bc <MX_COMP1_Init+0x44>)
 80014a4:	2211      	movs	r2, #17
 80014a6:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80014a8:	4804      	ldr	r0, [pc, #16]	@ (80014bc <MX_COMP1_Init+0x44>)
 80014aa:	f003 ff35 	bl	8005318 <HAL_COMP_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 80014b4:	f000 facf 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80014b8:	bf00      	nop
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000350 	.word	0x20000350
 80014c0:	40010200 	.word	0x40010200

080014c4 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 030c 	add.w	r3, r7, #12
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a13      	ldr	r2, [pc, #76]	@ (8001530 <HAL_COMP_MspInit+0x6c>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d11f      	bne.n	8001526 <HAL_COMP_MspInit+0x62>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e6:	4b13      	ldr	r3, [pc, #76]	@ (8001534 <HAL_COMP_MspInit+0x70>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	4a12      	ldr	r2, [pc, #72]	@ (8001534 <HAL_COMP_MspInit+0x70>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f2:	4b10      	ldr	r3, [pc, #64]	@ (8001534 <HAL_COMP_MspInit+0x70>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014fe:	2302      	movs	r3, #2
 8001500:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001502:	2303      	movs	r3, #3
 8001504:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150a:	f107 030c 	add.w	r3, r7, #12
 800150e:	4619      	mov	r1, r3
 8001510:	4809      	ldr	r0, [pc, #36]	@ (8001538 <HAL_COMP_MspInit+0x74>)
 8001512:	f005 f8d1 	bl	80066b8 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 1, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	2101      	movs	r1, #1
 800151a:	2040      	movs	r0, #64	@ 0x40
 800151c:	f004 f941 	bl	80057a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8001520:	2040      	movs	r0, #64	@ 0x40
 8001522:	f004 f958 	bl	80057d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8001526:	bf00      	nop
 8001528:	3720      	adds	r7, #32
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40010200 	.word	0x40010200
 8001534:	40021000 	.word	0x40021000
 8001538:	48000400 	.word	0x48000400

0800153c <MX_DAC3_Init>:

DAC_HandleTypeDef hdac3;

/* DAC3 init function */
void MX_DAC3_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08c      	sub	sp, #48	@ 0x30
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001542:	463b      	mov	r3, r7
 8001544:	2230      	movs	r2, #48	@ 0x30
 8001546:	2100      	movs	r1, #0
 8001548:	4618      	mov	r0, r3
 800154a:	f00e f95d 	bl	800f808 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 800154e:	4b16      	ldr	r3, [pc, #88]	@ (80015a8 <MX_DAC3_Init+0x6c>)
 8001550:	4a16      	ldr	r2, [pc, #88]	@ (80015ac <MX_DAC3_Init+0x70>)
 8001552:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8001554:	4814      	ldr	r0, [pc, #80]	@ (80015a8 <MX_DAC3_Init+0x6c>)
 8001556:	f004 f958 	bl	800580a <HAL_DAC_Init>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8001560:	f000 fa79 	bl	8001a56 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001564:	2302      	movs	r3, #2
 8001566:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001568:	2300      	movs	r3, #0
 800156a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800156c:	2300      	movs	r3, #0
 800156e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001578:	2300      	movs	r3, #0
 800157a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800157c:	2302      	movs	r3, #2
 800157e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001580:	2302      	movs	r3, #2
 8001582:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001588:	463b      	mov	r3, r7
 800158a:	2200      	movs	r2, #0
 800158c:	4619      	mov	r1, r3
 800158e:	4806      	ldr	r0, [pc, #24]	@ (80015a8 <MX_DAC3_Init+0x6c>)
 8001590:	f004 f9f8 	bl	8005984 <HAL_DAC_ConfigChannel>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 800159a:	f000 fa5c 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 800159e:	bf00      	nop
 80015a0:	3730      	adds	r7, #48	@ 0x30
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000374 	.word	0x20000374
 80015ac:	50001000 	.word	0x50001000

080015b0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]

  if(dacHandle->Instance==DAC3)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a0a      	ldr	r2, [pc, #40]	@ (80015e8 <HAL_DAC_MspInit+0x38>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d10b      	bne.n	80015da <HAL_DAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* DAC3 clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 80015c2:	4b0a      	ldr	r3, [pc, #40]	@ (80015ec <HAL_DAC_MspInit+0x3c>)
 80015c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c6:	4a09      	ldr	r2, [pc, #36]	@ (80015ec <HAL_DAC_MspInit+0x3c>)
 80015c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ce:	4b07      	ldr	r3, [pc, #28]	@ (80015ec <HAL_DAC_MspInit+0x3c>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }
}
 80015da:	bf00      	nop
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	50001000 	.word	0x50001000
 80015ec:	40021000 	.word	0x40021000

080015f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80015f6:	4b16      	ldr	r3, [pc, #88]	@ (8001650 <MX_DMA_Init+0x60>)
 80015f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015fa:	4a15      	ldr	r2, [pc, #84]	@ (8001650 <MX_DMA_Init+0x60>)
 80015fc:	f043 0304 	orr.w	r3, r3, #4
 8001600:	6493      	str	r3, [r2, #72]	@ 0x48
 8001602:	4b13      	ldr	r3, [pc, #76]	@ (8001650 <MX_DMA_Init+0x60>)
 8001604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001606:	f003 0304 	and.w	r3, r3, #4
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800160e:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <MX_DMA_Init+0x60>)
 8001610:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001612:	4a0f      	ldr	r2, [pc, #60]	@ (8001650 <MX_DMA_Init+0x60>)
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	6493      	str	r3, [r2, #72]	@ 0x48
 800161a:	4b0d      	ldr	r3, [pc, #52]	@ (8001650 <MX_DMA_Init+0x60>)
 800161c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001626:	2200      	movs	r2, #0
 8001628:	2101      	movs	r1, #1
 800162a:	200b      	movs	r0, #11
 800162c:	f004 f8b9 	bl	80057a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001630:	200b      	movs	r0, #11
 8001632:	f004 f8d0 	bl	80057d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8001636:	2200      	movs	r2, #0
 8001638:	2101      	movs	r1, #1
 800163a:	200c      	movs	r0, #12
 800163c:	f004 f8b1 	bl	80057a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001640:	200c      	movs	r0, #12
 8001642:	f004 f8c8 	bl	80057d6 <HAL_NVIC_EnableIRQ>

}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40021000 	.word	0x40021000

08001654 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001658:	4b1f      	ldr	r3, [pc, #124]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800165a:	4a20      	ldr	r2, [pc, #128]	@ (80016dc <MX_FDCAN1_Init+0x88>)
 800165c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800165e:	4b1e      	ldr	r3, [pc, #120]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001660:	2200      	movs	r2, #0
 8001662:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001664:	4b1c      	ldr	r3, [pc, #112]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800166a:	4b1b      	ldr	r3, [pc, #108]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800166c:	2200      	movs	r2, #0
 800166e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001670:	4b19      	ldr	r3, [pc, #100]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001672:	2200      	movs	r2, #0
 8001674:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001676:	4b18      	ldr	r3, [pc, #96]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001678:	2200      	movs	r2, #0
 800167a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800167c:	4b16      	ldr	r3, [pc, #88]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800167e:	2200      	movs	r2, #0
 8001680:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 8001682:	4b15      	ldr	r3, [pc, #84]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001684:	2214      	movs	r2, #20
 8001686:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001688:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800168a:	2201      	movs	r2, #1
 800168c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 10;
 800168e:	4b12      	ldr	r3, [pc, #72]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001690:	220a      	movs	r2, #10
 8001692:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 8001694:	4b10      	ldr	r3, [pc, #64]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 8001696:	2205      	movs	r2, #5
 8001698:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 20;
 800169a:	4b0f      	ldr	r3, [pc, #60]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 800169c:	2214      	movs	r2, #20
 800169e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80016a0:	4b0d      	ldr	r3, [pc, #52]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 10;
 80016a6:	4b0c      	ldr	r3, [pc, #48]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016a8:	220a      	movs	r2, #10
 80016aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 5;
 80016ac:	4b0a      	ldr	r3, [pc, #40]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016ae:	2205      	movs	r2, #5
 80016b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80016b2:	4b09      	ldr	r3, [pc, #36]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016b4:	2201      	movs	r2, #1
 80016b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 80016b8:	4b07      	ldr	r3, [pc, #28]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80016be:	4b06      	ldr	r3, [pc, #24]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80016c4:	4804      	ldr	r0, [pc, #16]	@ (80016d8 <MX_FDCAN1_Init+0x84>)
 80016c6:	f004 fe47 	bl	8006358 <HAL_FDCAN_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80016d0:	f000 f9c1 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20000388 	.word	0x20000388
 80016dc:	40006400 	.word	0x40006400

080016e0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b09a      	sub	sp, #104	@ 0x68
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016f8:	f107 0310 	add.w	r3, r7, #16
 80016fc:	2244      	movs	r2, #68	@ 0x44
 80016fe:	2100      	movs	r1, #0
 8001700:	4618      	mov	r0, r3
 8001702:	f00e f881 	bl	800f808 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a20      	ldr	r2, [pc, #128]	@ (800178c <HAL_FDCAN_MspInit+0xac>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d139      	bne.n	8001784 <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001710:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001714:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001716:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800171a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800171c:	f107 0310 	add.w	r3, r7, #16
 8001720:	4618      	mov	r0, r3
 8001722:	f006 f85f 	bl	80077e4 <HAL_RCCEx_PeriphCLKConfig>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800172c:	f000 f993 	bl	8001a56 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001730:	4b17      	ldr	r3, [pc, #92]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 8001732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001734:	4a16      	ldr	r2, [pc, #88]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 8001736:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800173a:	6593      	str	r3, [r2, #88]	@ 0x58
 800173c:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 800173e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001748:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 800174a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174c:	4a10      	ldr	r2, [pc, #64]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001754:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <HAL_FDCAN_MspInit+0xb0>)
 8001756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001760:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001764:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176e:	2300      	movs	r3, #0
 8001770:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001772:	2309      	movs	r3, #9
 8001774:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001776:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800177a:	4619      	mov	r1, r3
 800177c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001780:	f004 ff9a 	bl	80066b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001784:	bf00      	nop
 8001786:	3768      	adds	r7, #104	@ 0x68
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40006400 	.word	0x40006400
 8001790:	40021000 	.word	0x40021000

08001794 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08a      	sub	sp, #40	@ 0x28
 8001798:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179a:	f107 0314 	add.w	r3, r7, #20
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	609a      	str	r2, [r3, #8]
 80017a6:	60da      	str	r2, [r3, #12]
 80017a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017aa:	4b38      	ldr	r3, [pc, #224]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ae:	4a37      	ldr	r2, [pc, #220]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017b0:	f043 0304 	orr.w	r3, r3, #4
 80017b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b6:	4b35      	ldr	r3, [pc, #212]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	f003 0304 	and.w	r3, r3, #4
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017c2:	4b32      	ldr	r3, [pc, #200]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c6:	4a31      	ldr	r2, [pc, #196]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017c8:	f043 0320 	orr.w	r3, r3, #32
 80017cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ce:	4b2f      	ldr	r3, [pc, #188]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d2:	f003 0320 	and.w	r3, r3, #32
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	4b2c      	ldr	r3, [pc, #176]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017de:	4a2b      	ldr	r2, [pc, #172]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017e6:	4b29      	ldr	r3, [pc, #164]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	60bb      	str	r3, [r7, #8]
 80017f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f2:	4b26      	ldr	r3, [pc, #152]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	4a25      	ldr	r2, [pc, #148]	@ (800188c <MX_GPIO_Init+0xf8>)
 80017f8:	f043 0302 	orr.w	r3, r3, #2
 80017fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017fe:	4b23      	ldr	r3, [pc, #140]	@ (800188c <MX_GPIO_Init+0xf8>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800180a:	2201      	movs	r2, #1
 800180c:	2110      	movs	r1, #16
 800180e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001812:	f005 f8eb 	bl	80069ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	2150      	movs	r1, #80	@ 0x50
 800181a:	481d      	ldr	r0, [pc, #116]	@ (8001890 <MX_GPIO_Init+0xfc>)
 800181c:	f005 f8e6 	bl	80069ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_RESET);
 8001820:	2200      	movs	r2, #0
 8001822:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001826:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800182a:	f005 f8df 	bl	80069ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_11;
 800182e:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8001832:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001834:	2300      	movs	r3, #0
 8001836:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	4619      	mov	r1, r3
 8001842:	4813      	ldr	r0, [pc, #76]	@ (8001890 <MX_GPIO_Init+0xfc>)
 8001844:	f004 ff38 	bl	80066b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|TEST_Pin;
 8001848:	f248 0310 	movw	r3, #32784	@ 0x8010
 800184c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184e:	2301      	movs	r3, #1
 8001850:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001856:	2303      	movs	r3, #3
 8001858:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	4619      	mov	r1, r3
 8001860:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001864:	f004 ff28 	bl	80066b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8001868:	2350      	movs	r3, #80	@ 0x50
 800186a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186c:	2301      	movs	r3, #1
 800186e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001874:	2300      	movs	r3, #0
 8001876:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	4619      	mov	r1, r3
 800187e:	4804      	ldr	r0, [pc, #16]	@ (8001890 <MX_GPIO_Init+0xfc>)
 8001880:	f004 ff1a 	bl	80066b8 <HAL_GPIO_Init>

}
 8001884:	bf00      	nop
 8001886:	3728      	adds	r7, #40	@ 0x28
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40021000 	.word	0x40021000
 8001890:	48000800 	.word	0x48000800

08001894 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001898:	f000 ff05 	bl	80026a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800189c:	f000 f892 	bl	80019c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018a0:	f7ff ff78 	bl	8001794 <MX_GPIO_Init>
  MX_DMA_Init();
 80018a4:	f7ff fea4 	bl	80015f0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80018a8:	f000 fdca 	bl	8002440 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80018ac:	f7ff fbc2 	bl	8001034 <MX_ADC1_Init>
  MX_ADC2_Init();
 80018b0:	f7ff fc7a 	bl	80011a8 <MX_ADC2_Init>
  MX_OPAMP1_Init();
 80018b4:	f000 f8d6 	bl	8001a64 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 80018b8:	f000 f8fc 	bl	8001ab4 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 80018bc:	f000 f922 	bl	8001b04 <MX_OPAMP3_Init>
  MX_TIM1_Init();
 80018c0:	f000 fba2 	bl	8002008 <MX_TIM1_Init>
  MX_COMP1_Init();
 80018c4:	f7ff fdd8 	bl	8001478 <MX_COMP1_Init>
  MX_DAC3_Init();
 80018c8:	f7ff fe38 	bl	800153c <MX_DAC3_Init>
  MX_FDCAN1_Init();
 80018cc:	f7ff fec2 	bl	8001654 <MX_FDCAN1_Init>
  MX_TIM4_Init();
 80018d0:	f000 fc8e 	bl	80021f0 <MX_TIM4_Init>
  MX_SPI1_Init();
 80018d4:	f000 f9b4 	bl	8001c40 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  appInit();
 80018d8:	f00a fa30 	bl	800bd3c <appInit>
  HAL_OPAMP_Start(&hopamp1);
 80018dc:	482e      	ldr	r0, [pc, #184]	@ (8001998 <main+0x104>)
 80018de:	f005 f96d 	bl	8006bbc <HAL_OPAMP_Start>
  HAL_OPAMP_Start(&hopamp2);
 80018e2:	482e      	ldr	r0, [pc, #184]	@ (800199c <main+0x108>)
 80018e4:	f005 f96a 	bl	8006bbc <HAL_OPAMP_Start>
  HAL_OPAMP_Start(&hopamp3);
 80018e8:	482d      	ldr	r0, [pc, #180]	@ (80019a0 <main+0x10c>)
 80018ea:	f005 f967 	bl	8006bbc <HAL_OPAMP_Start>
  // HAL_UART_Receive_IT(&huart3, (uint8_t *)&aRxBuffer, 1);
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 80018ee:	2264      	movs	r2, #100	@ 0x64
 80018f0:	492c      	ldr	r1, [pc, #176]	@ (80019a4 <main+0x110>)
 80018f2:	482d      	ldr	r0, [pc, #180]	@ (80019a8 <main+0x114>)
 80018f4:	f00a f889 	bl	800ba0a <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80018f8:	217f      	movs	r1, #127	@ 0x7f
 80018fa:	482c      	ldr	r0, [pc, #176]	@ (80019ac <main+0x118>)
 80018fc:	f002 fcaa 	bl	8004254 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8001900:	217f      	movs	r1, #127	@ 0x7f
 8001902:	482b      	ldr	r0, [pc, #172]	@ (80019b0 <main+0x11c>)
 8001904:	f002 fca6 	bl	8004254 <HAL_ADCEx_Calibration_Start>
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_JEOC);
 8001908:	4b28      	ldr	r3, [pc, #160]	@ (80019ac <main+0x118>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2220      	movs	r2, #32
 800190e:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_EOC);
 8001910:	4b26      	ldr	r3, [pc, #152]	@ (80019ac <main+0x118>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2204      	movs	r2, #4
 8001916:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_JEOC);
 8001918:	4b25      	ldr	r3, [pc, #148]	@ (80019b0 <main+0x11c>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2220      	movs	r2, #32
 800191e:	601a      	str	r2, [r3, #0]
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8001920:	4822      	ldr	r0, [pc, #136]	@ (80019ac <main+0x118>)
 8001922:	f002 fda9 	bl	8004478 <HAL_ADCEx_InjectedStart_IT>
  HAL_ADCEx_InjectedStart(&hadc2);
 8001926:	4822      	ldr	r0, [pc, #136]	@ (80019b0 <main+0x11c>)
 8001928:	f002 fcf6 	bl	8004318 <HAL_ADCEx_InjectedStart>

  HAL_TIM_Base_Start(&htim1);
 800192c:	4821      	ldr	r0, [pc, #132]	@ (80019b4 <main+0x120>)
 800192e:	f006 fde1 	bl	80084f4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001932:	210c      	movs	r1, #12
 8001934:	481f      	ldr	r0, [pc, #124]	@ (80019b4 <main+0x120>)
 8001936:	f006 fea1 	bl	800867c <HAL_TIM_PWM_Start>

  HAL_DAC_SetValue(&hdac3, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3000);
 800193a:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800193e:	2200      	movs	r2, #0
 8001940:	2100      	movs	r1, #0
 8001942:	481d      	ldr	r0, [pc, #116]	@ (80019b8 <main+0x124>)
 8001944:	f003 fff0 	bl	8005928 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac3, DAC_CHANNEL_1);
 8001948:	2100      	movs	r1, #0
 800194a:	481b      	ldr	r0, [pc, #108]	@ (80019b8 <main+0x124>)
 800194c:	f003 ff80 	bl	8005850 <HAL_DAC_Start>
  //  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
  HAL_COMP_Start(&hcomp1);
 8001950:	481a      	ldr	r0, [pc, #104]	@ (80019bc <main+0x128>)
 8001952:	f003 fdbd 	bl	80054d0 <HAL_COMP_Start>
  HAL_TIMEx_HallSensor_Start_IT(&htim4);
 8001956:	481a      	ldr	r0, [pc, #104]	@ (80019c0 <main+0x12c>)
 8001958:	f007 ffa8 	bl	80098ac <HAL_TIMEx_HallSensor_Start_IT>
  FDCAN_Config();
 800195c:	f00b fe0b 	bl	800d576 <FDCAN_Config>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001960:	2100      	movs	r1, #0
 8001962:	4814      	ldr	r0, [pc, #80]	@ (80019b4 <main+0x120>)
 8001964:	f006 fe8a 	bl	800867c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001968:	2104      	movs	r1, #4
 800196a:	4812      	ldr	r0, [pc, #72]	@ (80019b4 <main+0x120>)
 800196c:	f006 fe86 	bl	800867c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001970:	2108      	movs	r1, #8
 8001972:	4810      	ldr	r0, [pc, #64]	@ (80019b4 <main+0x120>)
 8001974:	f006 fe82 	bl	800867c <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001978:	2100      	movs	r1, #0
 800197a:	480e      	ldr	r0, [pc, #56]	@ (80019b4 <main+0x120>)
 800197c:	f008 f826 	bl	80099cc <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001980:	2104      	movs	r1, #4
 8001982:	480c      	ldr	r0, [pc, #48]	@ (80019b4 <main+0x120>)
 8001984:	f008 f822 	bl	80099cc <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001988:	2108      	movs	r1, #8
 800198a:	480a      	ldr	r0, [pc, #40]	@ (80019b4 <main+0x120>)
 800198c:	f008 f81e 	bl	80099cc <HAL_TIMEx_PWMN_Start>
    //    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData);
    //    HAL_Delay(10);
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    userMain();
 8001990:	f00b fdd8 	bl	800d544 <userMain>
 8001994:	e7fc      	b.n	8001990 <main+0xfc>
 8001996:	bf00      	nop
 8001998:	200003ec 	.word	0x200003ec
 800199c:	20000428 	.word	0x20000428
 80019a0:	20000464 	.word	0x20000464
 80019a4:	2000089c 	.word	0x2000089c
 80019a8:	200005a0 	.word	0x200005a0
 80019ac:	20000274 	.word	0x20000274
 80019b0:	200002e0 	.word	0x200002e0
 80019b4:	20000508 	.word	0x20000508
 80019b8:	20000374 	.word	0x20000374
 80019bc:	20000350 	.word	0x20000350
 80019c0:	20000554 	.word	0x20000554

080019c4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b094      	sub	sp, #80	@ 0x50
 80019c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ca:	f107 0318 	add.w	r3, r7, #24
 80019ce:	2238      	movs	r2, #56	@ 0x38
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f00d ff18 	bl	800f808 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d8:	1d3b      	adds	r3, r7, #4
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	605a      	str	r2, [r3, #4]
 80019e0:	609a      	str	r2, [r3, #8]
 80019e2:	60da      	str	r2, [r3, #12]
 80019e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80019e6:	2000      	movs	r0, #0
 80019e8:	f005 f91a 	bl	8006c20 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019ec:	2301      	movs	r3, #1
 80019ee:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019f4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f6:	2302      	movs	r3, #2
 80019f8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019fa:	2303      	movs	r3, #3
 80019fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 80019fe:	2303      	movs	r3, #3
 8001a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001a02:	2328      	movs	r3, #40	@ 0x28
 8001a04:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a06:	2302      	movs	r3, #2
 8001a08:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a12:	f107 0318 	add.w	r3, r7, #24
 8001a16:	4618      	mov	r0, r3
 8001a18:	f005 f9b6 	bl	8006d88 <HAL_RCC_OscConfig>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001a22:	f000 f818 	bl	8001a56 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a26:	230f      	movs	r3, #15
 8001a28:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a32:	2300      	movs	r3, #0
 8001a34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	2104      	movs	r1, #4
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f005 fcb4 	bl	80073ac <HAL_RCC_ClockConfig>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001a4a:	f000 f804 	bl	8001a56 <Error_Handler>
  }
}
 8001a4e:	bf00      	nop
 8001a50:	3750      	adds	r7, #80	@ 0x50
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001a56:	b480      	push	{r7}
 8001a58:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a5a:	b672      	cpsid	i
}
 8001a5c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a5e:	bf00      	nop
 8001a60:	e7fd      	b.n	8001a5e <Error_Handler+0x8>
	...

08001a64 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp2;
OPAMP_HandleTypeDef hopamp3;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8001a68:	4b10      	ldr	r3, [pc, #64]	@ (8001aac <MX_OPAMP1_Init+0x48>)
 8001a6a:	4a11      	ldr	r2, [pc, #68]	@ (8001ab0 <MX_OPAMP1_Init+0x4c>)
 8001a6c:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8001a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001aac <MX_OPAMP1_Init+0x48>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_STANDALONE_MODE;
 8001a74:	4b0d      	ldr	r3, [pc, #52]	@ (8001aac <MX_OPAMP1_Init+0x48>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  hopamp1.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001aac <MX_OPAMP1_Init+0x48>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	60da      	str	r2, [r3, #12]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001a80:	4b0a      	ldr	r3, [pc, #40]	@ (8001aac <MX_OPAMP1_Init+0x48>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8001a86:	4b09      	ldr	r3, [pc, #36]	@ (8001aac <MX_OPAMP1_Init+0x48>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001a8c:	4b07      	ldr	r3, [pc, #28]	@ (8001aac <MX_OPAMP1_Init+0x48>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	619a      	str	r2, [r3, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001a92:	4b06      	ldr	r3, [pc, #24]	@ (8001aac <MX_OPAMP1_Init+0x48>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8001a98:	4804      	ldr	r0, [pc, #16]	@ (8001aac <MX_OPAMP1_Init+0x48>)
 8001a9a:	f004 ffbf 	bl	8006a1c <HAL_OPAMP_Init>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <MX_OPAMP1_Init+0x44>
  {
    Error_Handler();
 8001aa4:	f7ff ffd7 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8001aa8:	bf00      	nop
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	200003ec 	.word	0x200003ec
 8001ab0:	40010300 	.word	0x40010300

08001ab4 <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8001ab8:	4b10      	ldr	r3, [pc, #64]	@ (8001afc <MX_OPAMP2_Init+0x48>)
 8001aba:	4a11      	ldr	r2, [pc, #68]	@ (8001b00 <MX_OPAMP2_Init+0x4c>)
 8001abc:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8001abe:	4b0f      	ldr	r3, [pc, #60]	@ (8001afc <MX_OPAMP2_Init+0x48>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_STANDALONE_MODE;
 8001ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8001afc <MX_OPAMP2_Init+0x48>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	609a      	str	r2, [r3, #8]
  hopamp2.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8001aca:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <MX_OPAMP2_Init+0x48>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	60da      	str	r2, [r3, #12]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8001afc <MX_OPAMP2_Init+0x48>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 8001ad6:	4b09      	ldr	r3, [pc, #36]	@ (8001afc <MX_OPAMP2_Init+0x48>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001adc:	4b07      	ldr	r3, [pc, #28]	@ (8001afc <MX_OPAMP2_Init+0x48>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	619a      	str	r2, [r3, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001ae2:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <MX_OPAMP2_Init+0x48>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001ae8:	4804      	ldr	r0, [pc, #16]	@ (8001afc <MX_OPAMP2_Init+0x48>)
 8001aea:	f004 ff97 	bl	8006a1c <HAL_OPAMP_Init>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_OPAMP2_Init+0x44>
  {
    Error_Handler();
 8001af4:	f7ff ffaf 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20000428 	.word	0x20000428
 8001b00:	40010304 	.word	0x40010304

08001b04 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8001b08:	4b10      	ldr	r3, [pc, #64]	@ (8001b4c <MX_OPAMP3_Init+0x48>)
 8001b0a:	4a11      	ldr	r2, [pc, #68]	@ (8001b50 <MX_OPAMP3_Init+0x4c>)
 8001b0c:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8001b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b4c <MX_OPAMP3_Init+0x48>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_STANDALONE_MODE;
 8001b14:	4b0d      	ldr	r3, [pc, #52]	@ (8001b4c <MX_OPAMP3_Init+0x48>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	609a      	str	r2, [r3, #8]
  hopamp3.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8001b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <MX_OPAMP3_Init+0x48>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	60da      	str	r2, [r3, #12]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001b20:	4b0a      	ldr	r3, [pc, #40]	@ (8001b4c <MX_OPAMP3_Init+0x48>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = DISABLE;
 8001b26:	4b09      	ldr	r3, [pc, #36]	@ (8001b4c <MX_OPAMP3_Init+0x48>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001b2c:	4b07      	ldr	r3, [pc, #28]	@ (8001b4c <MX_OPAMP3_Init+0x48>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	619a      	str	r2, [r3, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001b32:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <MX_OPAMP3_Init+0x48>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8001b38:	4804      	ldr	r0, [pc, #16]	@ (8001b4c <MX_OPAMP3_Init+0x48>)
 8001b3a:	f004 ff6f 	bl	8006a1c <HAL_OPAMP_Init>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_OPAMP3_Init+0x44>
  {
    Error_Handler();
 8001b44:	f7ff ff87 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8001b48:	bf00      	nop
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	20000464 	.word	0x20000464
 8001b50:	40010308 	.word	0x40010308

08001b54 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08a      	sub	sp, #40	@ 0x28
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a2e      	ldr	r2, [pc, #184]	@ (8001c2c <HAL_OPAMP_MspInit+0xd8>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d119      	bne.n	8001baa <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b76:	4b2e      	ldr	r3, [pc, #184]	@ (8001c30 <HAL_OPAMP_MspInit+0xdc>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7a:	4a2d      	ldr	r2, [pc, #180]	@ (8001c30 <HAL_OPAMP_MspInit+0xdc>)
 8001b7c:	f043 0301 	orr.w	r3, r3, #1
 8001b80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b82:	4b2b      	ldr	r3, [pc, #172]	@ (8001c30 <HAL_OPAMP_MspInit+0xdc>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	613b      	str	r3, [r7, #16]
 8001b8c:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    PA3     ------> OPAMP1_VINM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001b8e:	230e      	movs	r3, #14
 8001b90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b92:	2303      	movs	r3, #3
 8001b94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b96:	2300      	movs	r3, #0
 8001b98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b9a:	f107 0314 	add.w	r3, r7, #20
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ba4:	f004 fd88 	bl	80066b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 8001ba8:	e03b      	b.n	8001c22 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP2)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a21      	ldr	r2, [pc, #132]	@ (8001c34 <HAL_OPAMP_MspInit+0xe0>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d119      	bne.n	8001be8 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001c30 <HAL_OPAMP_MspInit+0xdc>)
 8001bb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8001c30 <HAL_OPAMP_MspInit+0xdc>)
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c30 <HAL_OPAMP_MspInit+0xdc>)
 8001bc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001bcc:	23e0      	movs	r3, #224	@ 0xe0
 8001bce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd8:	f107 0314 	add.w	r3, r7, #20
 8001bdc:	4619      	mov	r1, r3
 8001bde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001be2:	f004 fd69 	bl	80066b8 <HAL_GPIO_Init>
}
 8001be6:	e01c      	b.n	8001c22 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP3)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a12      	ldr	r2, [pc, #72]	@ (8001c38 <HAL_OPAMP_MspInit+0xe4>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d117      	bne.n	8001c22 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c30 <HAL_OPAMP_MspInit+0xdc>)
 8001bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf6:	4a0e      	ldr	r2, [pc, #56]	@ (8001c30 <HAL_OPAMP_MspInit+0xdc>)
 8001bf8:	f043 0302 	orr.w	r3, r3, #2
 8001bfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8001c30 <HAL_OPAMP_MspInit+0xdc>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001c0a:	2307      	movs	r3, #7
 8001c0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c16:	f107 0314 	add.w	r3, r7, #20
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4807      	ldr	r0, [pc, #28]	@ (8001c3c <HAL_OPAMP_MspInit+0xe8>)
 8001c1e:	f004 fd4b 	bl	80066b8 <HAL_GPIO_Init>
}
 8001c22:	bf00      	nop
 8001c24:	3728      	adds	r7, #40	@ 0x28
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40010300 	.word	0x40010300
 8001c30:	40021000 	.word	0x40021000
 8001c34:	40010304 	.word	0x40010304
 8001c38:	40010308 	.word	0x40010308
 8001c3c:	48000400 	.word	0x48000400

08001c40 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001c44:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c46:	4a1c      	ldr	r2, [pc, #112]	@ (8001cb8 <MX_SPI1_Init+0x78>)
 8001c48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c4c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c52:	4b18      	ldr	r3, [pc, #96]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001c58:	4b16      	ldr	r3, [pc, #88]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c5a:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8001c5e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c60:	4b14      	ldr	r3, [pc, #80]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c66:	4b13      	ldr	r3, [pc, #76]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c6c:	4b11      	ldr	r3, [pc, #68]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c72:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c74:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c76:	2218      	movs	r2, #24
 8001c78:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c80:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c86:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001c8c:	4b09      	ldr	r3, [pc, #36]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c8e:	2207      	movs	r2, #7
 8001c90:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c92:	4b08      	ldr	r3, [pc, #32]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001c98:	4b06      	ldr	r3, [pc, #24]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c9e:	4805      	ldr	r0, [pc, #20]	@ (8001cb4 <MX_SPI1_Init+0x74>)
 8001ca0:	f005 ff90 	bl	8007bc4 <HAL_SPI_Init>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001caa:	f7ff fed4 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200004a0 	.word	0x200004a0
 8001cb8:	40013000 	.word	0x40013000

08001cbc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08a      	sub	sp, #40	@ 0x28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a17      	ldr	r2, [pc, #92]	@ (8001d38 <HAL_SPI_MspInit+0x7c>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d127      	bne.n	8001d2e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cde:	4b17      	ldr	r3, [pc, #92]	@ (8001d3c <HAL_SPI_MspInit+0x80>)
 8001ce0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ce2:	4a16      	ldr	r2, [pc, #88]	@ (8001d3c <HAL_SPI_MspInit+0x80>)
 8001ce4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ce8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cea:	4b14      	ldr	r3, [pc, #80]	@ (8001d3c <HAL_SPI_MspInit+0x80>)
 8001cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf6:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <HAL_SPI_MspInit+0x80>)
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cfa:	4a10      	ldr	r2, [pc, #64]	@ (8001d3c <HAL_SPI_MspInit+0x80>)
 8001cfc:	f043 0302 	orr.w	r3, r3, #2
 8001d00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d02:	4b0e      	ldr	r3, [pc, #56]	@ (8001d3c <HAL_SPI_MspInit+0x80>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001d0e:	2338      	movs	r3, #56	@ 0x38
 8001d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d12:	2302      	movs	r3, #2
 8001d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d1e:	2305      	movs	r3, #5
 8001d20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d22:	f107 0314 	add.w	r3, r7, #20
 8001d26:	4619      	mov	r1, r3
 8001d28:	4805      	ldr	r0, [pc, #20]	@ (8001d40 <HAL_SPI_MspInit+0x84>)
 8001d2a:	f004 fcc5 	bl	80066b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001d2e:	bf00      	nop
 8001d30:	3728      	adds	r7, #40	@ 0x28
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40013000 	.word	0x40013000
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	48000400 	.word	0x48000400

08001d44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d88 <HAL_MspInit+0x44>)
 8001d4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d4e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d88 <HAL_MspInit+0x44>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d56:	4b0c      	ldr	r3, [pc, #48]	@ (8001d88 <HAL_MspInit+0x44>)
 8001d58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	607b      	str	r3, [r7, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <HAL_MspInit+0x44>)
 8001d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d66:	4a08      	ldr	r2, [pc, #32]	@ (8001d88 <HAL_MspInit+0x44>)
 8001d68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d6e:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <HAL_MspInit+0x44>)
 8001d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d76:	603b      	str	r3, [r7, #0]
 8001d78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001d7a:	f004 fff5 	bl	8006d68 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40021000 	.word	0x40021000

08001d8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <NMI_Handler+0x4>

08001d94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <HardFault_Handler+0x4>

08001d9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001da0:	bf00      	nop
 8001da2:	e7fd      	b.n	8001da0 <MemManage_Handler+0x4>

08001da4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001da8:	bf00      	nop
 8001daa:	e7fd      	b.n	8001da8 <BusFault_Handler+0x4>

08001dac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <UsageFault_Handler+0x4>

08001db4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001db8:	bf00      	nop
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr

08001dde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001de2:	f000 fcb3 	bl	800274c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
	...

08001dec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001df0:	4802      	ldr	r0, [pc, #8]	@ (8001dfc <DMA1_Channel1_IRQHandler+0x10>)
 8001df2:	f004 f962 	bl	80060ba <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000634 	.word	0x20000634

08001e00 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001e04:	4802      	ldr	r0, [pc, #8]	@ (8001e10 <DMA1_Channel2_IRQHandler+0x10>)
 8001e06:	f004 f958 	bl	80060ba <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20000694 	.word	0x20000694

08001e14 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e18:	4803      	ldr	r0, [pc, #12]	@ (8001e28 <ADC1_2_IRQHandler+0x14>)
 8001e1a:	f001 f969 	bl	80030f0 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001e1e:	4803      	ldr	r0, [pc, #12]	@ (8001e2c <ADC1_2_IRQHandler+0x18>)
 8001e20:	f001 f966 	bl	80030f0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001e24:	bf00      	nop
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	20000274 	.word	0x20000274
 8001e2c:	200002e0 	.word	0x200002e0

08001e30 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e34:	4802      	ldr	r0, [pc, #8]	@ (8001e40 <USART3_IRQHandler+0x10>)
 8001e36:	f008 fa45 	bl	800a2c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	200005a0 	.word	0x200005a0

08001e44 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8001e48:	4802      	ldr	r0, [pc, #8]	@ (8001e54 <COMP1_2_3_IRQHandler+0x10>)
 8001e4a:	f003 fb89 	bl	8005560 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000350 	.word	0x20000350

08001e58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  return 1;
 8001e5c:	2301      	movs	r3, #1
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <_kill>:

int _kill(int pid, int sig)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e72:	f00d fd2d 	bl	800f8d0 <__errno>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2216      	movs	r2, #22
 8001e7a:	601a      	str	r2, [r3, #0]
  return -1;
 8001e7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <_exit>:

void _exit (int status)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e90:	f04f 31ff 	mov.w	r1, #4294967295
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f7ff ffe7 	bl	8001e68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e9a:	bf00      	nop
 8001e9c:	e7fd      	b.n	8001e9a <_exit+0x12>

08001e9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b086      	sub	sp, #24
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	60f8      	str	r0, [r7, #12]
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eaa:	2300      	movs	r3, #0
 8001eac:	617b      	str	r3, [r7, #20]
 8001eae:	e00a      	b.n	8001ec6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001eb0:	f3af 8000 	nop.w
 8001eb4:	4601      	mov	r1, r0
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	1c5a      	adds	r2, r3, #1
 8001eba:	60ba      	str	r2, [r7, #8]
 8001ebc:	b2ca      	uxtb	r2, r1
 8001ebe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	617b      	str	r3, [r7, #20]
 8001ec6:	697a      	ldr	r2, [r7, #20]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	dbf0      	blt.n	8001eb0 <_read+0x12>
  }

  return len;
 8001ece:	687b      	ldr	r3, [r7, #4]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3718      	adds	r7, #24
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	617b      	str	r3, [r7, #20]
 8001ee8:	e009      	b.n	8001efe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	1c5a      	adds	r2, r3, #1
 8001eee:	60ba      	str	r2, [r7, #8]
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	3301      	adds	r3, #1
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	dbf1      	blt.n	8001eea <_write+0x12>
  }
  return len;
 8001f06:	687b      	ldr	r3, [r7, #4]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3718      	adds	r7, #24
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <_close>:

int _close(int file)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f38:	605a      	str	r2, [r3, #4]
  return 0;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <_isatty>:

int _isatty(int file)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f50:	2301      	movs	r3, #1
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b085      	sub	sp, #20
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	60f8      	str	r0, [r7, #12]
 8001f66:	60b9      	str	r1, [r7, #8]
 8001f68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3714      	adds	r7, #20
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f80:	4a14      	ldr	r2, [pc, #80]	@ (8001fd4 <_sbrk+0x5c>)
 8001f82:	4b15      	ldr	r3, [pc, #84]	@ (8001fd8 <_sbrk+0x60>)
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f8c:	4b13      	ldr	r3, [pc, #76]	@ (8001fdc <_sbrk+0x64>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d102      	bne.n	8001f9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f94:	4b11      	ldr	r3, [pc, #68]	@ (8001fdc <_sbrk+0x64>)
 8001f96:	4a12      	ldr	r2, [pc, #72]	@ (8001fe0 <_sbrk+0x68>)
 8001f98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f9a:	4b10      	ldr	r3, [pc, #64]	@ (8001fdc <_sbrk+0x64>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d207      	bcs.n	8001fb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fa8:	f00d fc92 	bl	800f8d0 <__errno>
 8001fac:	4603      	mov	r3, r0
 8001fae:	220c      	movs	r2, #12
 8001fb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb6:	e009      	b.n	8001fcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fb8:	4b08      	ldr	r3, [pc, #32]	@ (8001fdc <_sbrk+0x64>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fbe:	4b07      	ldr	r3, [pc, #28]	@ (8001fdc <_sbrk+0x64>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	4a05      	ldr	r2, [pc, #20]	@ (8001fdc <_sbrk+0x64>)
 8001fc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fca:	68fb      	ldr	r3, [r7, #12]
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20008000 	.word	0x20008000
 8001fd8:	00000400 	.word	0x00000400
 8001fdc:	20000504 	.word	0x20000504
 8001fe0:	20000ad0 	.word	0x20000ad0

08001fe4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001fe8:	4b06      	ldr	r3, [pc, #24]	@ (8002004 <SystemInit+0x20>)
 8001fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fee:	4a05      	ldr	r2, [pc, #20]	@ (8002004 <SystemInit+0x20>)
 8001ff0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ff4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	e000ed00 	.word	0xe000ed00

08002008 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b09e      	sub	sp, #120	@ 0x78
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800200e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	605a      	str	r2, [r3, #4]
 8002018:	609a      	str	r2, [r3, #8]
 800201a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800201c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8002028:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002034:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]
 8002042:	611a      	str	r2, [r3, #16]
 8002044:	615a      	str	r2, [r3, #20]
 8002046:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002048:	463b      	mov	r3, r7
 800204a:	2234      	movs	r2, #52	@ 0x34
 800204c:	2100      	movs	r1, #0
 800204e:	4618      	mov	r0, r3
 8002050:	f00d fbda 	bl	800f808 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002054:	4b64      	ldr	r3, [pc, #400]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 8002056:	4a65      	ldr	r2, [pc, #404]	@ (80021ec <MX_TIM1_Init+0x1e4>)
 8002058:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1-1;
 800205a:	4b63      	ldr	r3, [pc, #396]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 800205c:	2200      	movs	r2, #0
 800205e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002060:	4b61      	ldr	r3, [pc, #388]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 8002062:	2220      	movs	r2, #32
 8002064:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7999;
 8002066:	4b60      	ldr	r3, [pc, #384]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 8002068:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800206c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800206e:	4b5e      	ldr	r3, [pc, #376]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 8002070:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002074:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8002076:	4b5c      	ldr	r3, [pc, #368]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 8002078:	2201      	movs	r2, #1
 800207a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800207c:	4b5a      	ldr	r3, [pc, #360]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 800207e:	2200      	movs	r2, #0
 8002080:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002082:	4859      	ldr	r0, [pc, #356]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 8002084:	f006 f9de 	bl	8008444 <HAL_TIM_Base_Init>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800208e:	f7ff fce2 	bl	8001a56 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002092:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002096:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002098:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800209c:	4619      	mov	r1, r3
 800209e:	4852      	ldr	r0, [pc, #328]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 80020a0:	f006 fd96 	bl	8008bd0 <HAL_TIM_ConfigClockSource>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80020aa:	f7ff fcd4 	bl	8001a56 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80020ae:	484e      	ldr	r0, [pc, #312]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 80020b0:	f006 fa82 	bl	80085b8 <HAL_TIM_PWM_Init>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80020ba:	f7ff fccc 	bl	8001a56 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80020be:	2370      	movs	r3, #112	@ 0x70
 80020c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80020c2:	2300      	movs	r3, #0
 80020c4:	663b      	str	r3, [r7, #96]	@ 0x60
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c6:	2300      	movs	r3, #0
 80020c8:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020ca:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80020ce:	4619      	mov	r1, r3
 80020d0:	4845      	ldr	r0, [pc, #276]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 80020d2:	f007 fd8d 	bl	8009bf0 <HAL_TIMEx_MasterConfigSynchronization>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 80020dc:	f7ff fcbb 	bl	8001a56 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80020e0:	2302      	movs	r3, #2
 80020e2:	653b      	str	r3, [r7, #80]	@ 0x50
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80020e4:	2301      	movs	r3, #1
 80020e6:	657b      	str	r3, [r7, #84]	@ 0x54
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80020e8:	2300      	movs	r3, #0
 80020ea:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80020ec:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80020f0:	461a      	mov	r2, r3
 80020f2:	2101      	movs	r1, #1
 80020f4:	483c      	ldr	r0, [pc, #240]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 80020f6:	f007 fe89 	bl	8009e0c <HAL_TIMEx_ConfigBreakInput>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8002100:	f7ff fca9 	bl	8001a56 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002104:	2360      	movs	r3, #96	@ 0x60
 8002106:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800210c:	2300      	movs	r3, #0
 800210e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002110:	2300      	movs	r3, #0
 8002112:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002114:	2300      	movs	r3, #0
 8002116:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002118:	2300      	movs	r3, #0
 800211a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800211c:	2300      	movs	r3, #0
 800211e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002120:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002124:	2200      	movs	r2, #0
 8002126:	4619      	mov	r1, r3
 8002128:	482f      	ldr	r0, [pc, #188]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 800212a:	f006 fc3d 	bl	80089a8 <HAL_TIM_PWM_ConfigChannel>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8002134:	f7ff fc8f 	bl	8001a56 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002138:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800213c:	2204      	movs	r2, #4
 800213e:	4619      	mov	r1, r3
 8002140:	4829      	ldr	r0, [pc, #164]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 8002142:	f006 fc31 	bl	80089a8 <HAL_TIM_PWM_ConfigChannel>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 800214c:	f7ff fc83 	bl	8001a56 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002150:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002154:	2208      	movs	r2, #8
 8002156:	4619      	mov	r1, r3
 8002158:	4823      	ldr	r0, [pc, #140]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 800215a:	f006 fc25 	bl	80089a8 <HAL_TIM_PWM_ConfigChannel>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 8002164:	f7ff fc77 	bl	8001a56 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002168:	2370      	movs	r3, #112	@ 0x70
 800216a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 7998;
 800216c:	f641 733e 	movw	r3, #7998	@ 0x1f3e
 8002170:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002172:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002176:	220c      	movs	r2, #12
 8002178:	4619      	mov	r1, r3
 800217a:	481b      	ldr	r0, [pc, #108]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 800217c:	f006 fc14 	bl	80089a8 <HAL_TIM_PWM_ConfigChannel>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_TIM1_Init+0x182>
  {
    Error_Handler();
 8002186:	f7ff fc66 	bl	8001a56 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800218a:	2300      	movs	r3, #0
 800218c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800218e:	2300      	movs	r3, #0
 8002190:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002192:	2300      	movs	r3, #0
 8002194:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 120;
 8002196:	2378      	movs	r3, #120	@ 0x78
 8002198:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 800219a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800219e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021a4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 2;
 80021a6:	2302      	movs	r3, #2
 80021a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80021aa:	2300      	movs	r3, #0
 80021ac:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80021ae:	2300      	movs	r3, #0
 80021b0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80021b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021b6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80021bc:	2300      	movs	r3, #0
 80021be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021c0:	2300      	movs	r3, #0
 80021c2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80021c4:	463b      	mov	r3, r7
 80021c6:	4619      	mov	r1, r3
 80021c8:	4807      	ldr	r0, [pc, #28]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 80021ca:	f007 fd93 	bl	8009cf4 <HAL_TIMEx_ConfigBreakDeadTime>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_TIM1_Init+0x1d0>
  {
    Error_Handler();
 80021d4:	f7ff fc3f 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80021d8:	4803      	ldr	r0, [pc, #12]	@ (80021e8 <MX_TIM1_Init+0x1e0>)
 80021da:	f000 f8c9 	bl	8002370 <HAL_TIM_MspPostInit>

}
 80021de:	bf00      	nop
 80021e0:	3778      	adds	r7, #120	@ 0x78
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	20000508 	.word	0x20000508
 80021ec:	40012c00 	.word	0x40012c00

080021f0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08c      	sub	sp, #48	@ 0x30
 80021f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021f6:	f107 0320 	add.w	r3, r7, #32
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	605a      	str	r2, [r3, #4]
 8002200:	609a      	str	r2, [r3, #8]
 8002202:	60da      	str	r2, [r3, #12]
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8002204:	f107 0310 	add.w	r3, r7, #16
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002212:	1d3b      	adds	r3, r7, #4
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800221c:	4b26      	ldr	r3, [pc, #152]	@ (80022b8 <MX_TIM4_Init+0xc8>)
 800221e:	4a27      	ldr	r2, [pc, #156]	@ (80022bc <MX_TIM4_Init+0xcc>)
 8002220:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 8002222:	4b25      	ldr	r3, [pc, #148]	@ (80022b8 <MX_TIM4_Init+0xc8>)
 8002224:	220f      	movs	r2, #15
 8002226:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002228:	4b23      	ldr	r3, [pc, #140]	@ (80022b8 <MX_TIM4_Init+0xc8>)
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800222e:	4b22      	ldr	r3, [pc, #136]	@ (80022b8 <MX_TIM4_Init+0xc8>)
 8002230:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002234:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002236:	4b20      	ldr	r3, [pc, #128]	@ (80022b8 <MX_TIM4_Init+0xc8>)
 8002238:	2200      	movs	r2, #0
 800223a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800223c:	4b1e      	ldr	r3, [pc, #120]	@ (80022b8 <MX_TIM4_Init+0xc8>)
 800223e:	2200      	movs	r2, #0
 8002240:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002242:	481d      	ldr	r0, [pc, #116]	@ (80022b8 <MX_TIM4_Init+0xc8>)
 8002244:	f006 f8fe 	bl	8008444 <HAL_TIM_Base_Init>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 800224e:	f7ff fc02 	bl	8001a56 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002252:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002256:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002258:	f107 0320 	add.w	r3, r7, #32
 800225c:	4619      	mov	r1, r3
 800225e:	4816      	ldr	r0, [pc, #88]	@ (80022b8 <MX_TIM4_Init+0xc8>)
 8002260:	f006 fcb6 	bl	8008bd0 <HAL_TIM_ConfigClockSource>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800226a:	f7ff fbf4 	bl	8001a56 <Error_Handler>
  }
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002272:	2300      	movs	r3, #0
 8002274:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 10;
 8002276:	230a      	movs	r3, #10
 8002278:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 5;
 800227a:	2305      	movs	r3, #5
 800227c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim4, &sConfig) != HAL_OK)
 800227e:	f107 0310 	add.w	r3, r7, #16
 8002282:	4619      	mov	r1, r3
 8002284:	480c      	ldr	r0, [pc, #48]	@ (80022b8 <MX_TIM4_Init+0xc8>)
 8002286:	f007 fa58 	bl	800973a <HAL_TIMEx_HallSensor_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM4_Init+0xa4>
  {
    Error_Handler();
 8002290:	f7ff fbe1 	bl	8001a56 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8002294:	2350      	movs	r3, #80	@ 0x50
 8002296:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002298:	2300      	movs	r3, #0
 800229a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800229c:	1d3b      	adds	r3, r7, #4
 800229e:	4619      	mov	r1, r3
 80022a0:	4805      	ldr	r0, [pc, #20]	@ (80022b8 <MX_TIM4_Init+0xc8>)
 80022a2:	f007 fca5 	bl	8009bf0 <HAL_TIMEx_MasterConfigSynchronization>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 80022ac:	f7ff fbd3 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80022b0:	bf00      	nop
 80022b2:	3730      	adds	r7, #48	@ 0x30
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	20000554 	.word	0x20000554
 80022bc:	40000800 	.word	0x40000800

080022c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08a      	sub	sp, #40	@ 0x28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c8:	f107 0314 	add.w	r3, r7, #20
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]
 80022d6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a20      	ldr	r2, [pc, #128]	@ (8002360 <HAL_TIM_Base_MspInit+0xa0>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d10c      	bne.n	80022fc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022e2:	4b20      	ldr	r3, [pc, #128]	@ (8002364 <HAL_TIM_Base_MspInit+0xa4>)
 80022e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022e6:	4a1f      	ldr	r2, [pc, #124]	@ (8002364 <HAL_TIM_Base_MspInit+0xa4>)
 80022e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80022ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002364 <HAL_TIM_Base_MspInit+0xa4>)
 80022f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022f6:	613b      	str	r3, [r7, #16]
 80022f8:	693b      	ldr	r3, [r7, #16]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80022fa:	e02d      	b.n	8002358 <HAL_TIM_Base_MspInit+0x98>
  else if(tim_baseHandle->Instance==TIM4)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a19      	ldr	r2, [pc, #100]	@ (8002368 <HAL_TIM_Base_MspInit+0xa8>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d128      	bne.n	8002358 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002306:	4b17      	ldr	r3, [pc, #92]	@ (8002364 <HAL_TIM_Base_MspInit+0xa4>)
 8002308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800230a:	4a16      	ldr	r2, [pc, #88]	@ (8002364 <HAL_TIM_Base_MspInit+0xa4>)
 800230c:	f043 0304 	orr.w	r3, r3, #4
 8002310:	6593      	str	r3, [r2, #88]	@ 0x58
 8002312:	4b14      	ldr	r3, [pc, #80]	@ (8002364 <HAL_TIM_Base_MspInit+0xa4>)
 8002314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002316:	f003 0304 	and.w	r3, r3, #4
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800231e:	4b11      	ldr	r3, [pc, #68]	@ (8002364 <HAL_TIM_Base_MspInit+0xa4>)
 8002320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002322:	4a10      	ldr	r2, [pc, #64]	@ (8002364 <HAL_TIM_Base_MspInit+0xa4>)
 8002324:	f043 0302 	orr.w	r3, r3, #2
 8002328:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800232a:	4b0e      	ldr	r3, [pc, #56]	@ (8002364 <HAL_TIM_Base_MspInit+0xa4>)
 800232c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	60bb      	str	r3, [r7, #8]
 8002334:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002336:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800233a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002344:	2300      	movs	r3, #0
 8002346:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002348:	2302      	movs	r3, #2
 800234a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800234c:	f107 0314 	add.w	r3, r7, #20
 8002350:	4619      	mov	r1, r3
 8002352:	4806      	ldr	r0, [pc, #24]	@ (800236c <HAL_TIM_Base_MspInit+0xac>)
 8002354:	f004 f9b0 	bl	80066b8 <HAL_GPIO_Init>
}
 8002358:	bf00      	nop
 800235a:	3728      	adds	r7, #40	@ 0x28
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40012c00 	.word	0x40012c00
 8002364:	40021000 	.word	0x40021000
 8002368:	40000800 	.word	0x40000800
 800236c:	48000400 	.word	0x48000400

08002370 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b08a      	sub	sp, #40	@ 0x28
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002378:	f107 0314 	add.w	r3, r7, #20
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	60da      	str	r2, [r3, #12]
 8002386:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a29      	ldr	r2, [pc, #164]	@ (8002434 <HAL_TIM_MspPostInit+0xc4>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d14b      	bne.n	800242a <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002392:	4b29      	ldr	r3, [pc, #164]	@ (8002438 <HAL_TIM_MspPostInit+0xc8>)
 8002394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002396:	4a28      	ldr	r2, [pc, #160]	@ (8002438 <HAL_TIM_MspPostInit+0xc8>)
 8002398:	f043 0302 	orr.w	r3, r3, #2
 800239c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800239e:	4b26      	ldr	r3, [pc, #152]	@ (8002438 <HAL_TIM_MspPostInit+0xc8>)
 80023a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	613b      	str	r3, [r7, #16]
 80023a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023aa:	4b23      	ldr	r3, [pc, #140]	@ (8002438 <HAL_TIM_MspPostInit+0xc8>)
 80023ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ae:	4a22      	ldr	r2, [pc, #136]	@ (8002438 <HAL_TIM_MspPostInit+0xc8>)
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023b6:	4b20      	ldr	r3, [pc, #128]	@ (8002438 <HAL_TIM_MspPostInit+0xc8>)
 80023b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80023c2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80023c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c8:	2302      	movs	r3, #2
 80023ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023cc:	2300      	movs	r3, #0
 80023ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d0:	2300      	movs	r3, #0
 80023d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80023d4:	2306      	movs	r3, #6
 80023d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d8:	f107 0314 	add.w	r3, r7, #20
 80023dc:	4619      	mov	r1, r3
 80023de:	4817      	ldr	r0, [pc, #92]	@ (800243c <HAL_TIM_MspPostInit+0xcc>)
 80023e0:	f004 f96a 	bl	80066b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ea:	2302      	movs	r3, #2
 80023ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ee:	2300      	movs	r3, #0
 80023f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f2:	2300      	movs	r3, #0
 80023f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80023f6:	2304      	movs	r3, #4
 80023f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023fa:	f107 0314 	add.w	r3, r7, #20
 80023fe:	4619      	mov	r1, r3
 8002400:	480e      	ldr	r0, [pc, #56]	@ (800243c <HAL_TIM_MspPostInit+0xcc>)
 8002402:	f004 f959 	bl	80066b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002406:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800240a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240c:	2302      	movs	r3, #2
 800240e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002414:	2300      	movs	r3, #0
 8002416:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002418:	2306      	movs	r3, #6
 800241a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241c:	f107 0314 	add.w	r3, r7, #20
 8002420:	4619      	mov	r1, r3
 8002422:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002426:	f004 f947 	bl	80066b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800242a:	bf00      	nop
 800242c:	3728      	adds	r7, #40	@ 0x28
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40012c00 	.word	0x40012c00
 8002438:	40021000 	.word	0x40021000
 800243c:	48000400 	.word	0x48000400

08002440 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002444:	4b22      	ldr	r3, [pc, #136]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 8002446:	4a23      	ldr	r2, [pc, #140]	@ (80024d4 <MX_USART3_UART_Init+0x94>)
 8002448:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 800244a:	4b21      	ldr	r3, [pc, #132]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 800244c:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8002450:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002452:	4b1f      	ldr	r3, [pc, #124]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 8002454:	2200      	movs	r2, #0
 8002456:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002458:	4b1d      	ldr	r3, [pc, #116]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 800245a:	2200      	movs	r2, #0
 800245c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800245e:	4b1c      	ldr	r3, [pc, #112]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 8002460:	2200      	movs	r2, #0
 8002462:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002464:	4b1a      	ldr	r3, [pc, #104]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 8002466:	220c      	movs	r2, #12
 8002468:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800246a:	4b19      	ldr	r3, [pc, #100]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 800246c:	2200      	movs	r2, #0
 800246e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002470:	4b17      	ldr	r3, [pc, #92]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 8002472:	2200      	movs	r2, #0
 8002474:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002476:	4b16      	ldr	r3, [pc, #88]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 8002478:	2200      	movs	r2, #0
 800247a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800247c:	4b14      	ldr	r3, [pc, #80]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 800247e:	2200      	movs	r2, #0
 8002480:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002482:	4b13      	ldr	r3, [pc, #76]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 8002484:	2200      	movs	r2, #0
 8002486:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002488:	4811      	ldr	r0, [pc, #68]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 800248a:	f007 fdbc 	bl	800a006 <HAL_UART_Init>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002494:	f7ff fadf 	bl	8001a56 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002498:	2100      	movs	r1, #0
 800249a:	480d      	ldr	r0, [pc, #52]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 800249c:	f009 fa39 	bl	800b912 <HAL_UARTEx_SetTxFifoThreshold>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80024a6:	f7ff fad6 	bl	8001a56 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024aa:	2100      	movs	r1, #0
 80024ac:	4808      	ldr	r0, [pc, #32]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 80024ae:	f009 fa6e 	bl	800b98e <HAL_UARTEx_SetRxFifoThreshold>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80024b8:	f7ff facd 	bl	8001a56 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80024bc:	4804      	ldr	r0, [pc, #16]	@ (80024d0 <MX_USART3_UART_Init+0x90>)
 80024be:	f009 f9ef 	bl	800b8a0 <HAL_UARTEx_DisableFifoMode>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80024c8:	f7ff fac5 	bl	8001a56 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024cc:	bf00      	nop
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	200005a0 	.word	0x200005a0
 80024d4:	40004800 	.word	0x40004800

080024d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b09a      	sub	sp, #104	@ 0x68
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	60da      	str	r2, [r3, #12]
 80024ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024f0:	f107 0310 	add.w	r3, r7, #16
 80024f4:	2244      	movs	r2, #68	@ 0x44
 80024f6:	2100      	movs	r1, #0
 80024f8:	4618      	mov	r0, r3
 80024fa:	f00d f985 	bl	800f808 <memset>
  if(uartHandle->Instance==USART3)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a4d      	ldr	r2, [pc, #308]	@ (8002638 <HAL_UART_MspInit+0x160>)
 8002504:	4293      	cmp	r3, r2
 8002506:	f040 8092 	bne.w	800262e <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800250a:	2304      	movs	r3, #4
 800250c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800250e:	2300      	movs	r3, #0
 8002510:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002512:	f107 0310 	add.w	r3, r7, #16
 8002516:	4618      	mov	r0, r3
 8002518:	f005 f964 	bl	80077e4 <HAL_RCCEx_PeriphCLKConfig>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002522:	f7ff fa98 	bl	8001a56 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002526:	4b45      	ldr	r3, [pc, #276]	@ (800263c <HAL_UART_MspInit+0x164>)
 8002528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800252a:	4a44      	ldr	r2, [pc, #272]	@ (800263c <HAL_UART_MspInit+0x164>)
 800252c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002530:	6593      	str	r3, [r2, #88]	@ 0x58
 8002532:	4b42      	ldr	r3, [pc, #264]	@ (800263c <HAL_UART_MspInit+0x164>)
 8002534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002536:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800253e:	4b3f      	ldr	r3, [pc, #252]	@ (800263c <HAL_UART_MspInit+0x164>)
 8002540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002542:	4a3e      	ldr	r2, [pc, #248]	@ (800263c <HAL_UART_MspInit+0x164>)
 8002544:	f043 0302 	orr.w	r3, r3, #2
 8002548:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800254a:	4b3c      	ldr	r3, [pc, #240]	@ (800263c <HAL_UART_MspInit+0x164>)
 800254c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	60bb      	str	r3, [r7, #8]
 8002554:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002556:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800255a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800255c:	2302      	movs	r3, #2
 800255e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002560:	2300      	movs	r3, #0
 8002562:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002564:	2300      	movs	r3, #0
 8002566:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002568:	2307      	movs	r3, #7
 800256a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800256c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002570:	4619      	mov	r1, r3
 8002572:	4833      	ldr	r0, [pc, #204]	@ (8002640 <HAL_UART_MspInit+0x168>)
 8002574:	f004 f8a0 	bl	80066b8 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel1;
 8002578:	4b32      	ldr	r3, [pc, #200]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 800257a:	4a33      	ldr	r2, [pc, #204]	@ (8002648 <HAL_UART_MspInit+0x170>)
 800257c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800257e:	4b31      	ldr	r3, [pc, #196]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 8002580:	221d      	movs	r2, #29
 8002582:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002584:	4b2f      	ldr	r3, [pc, #188]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 8002586:	2210      	movs	r2, #16
 8002588:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800258a:	4b2e      	ldr	r3, [pc, #184]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 800258c:	2200      	movs	r2, #0
 800258e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002590:	4b2c      	ldr	r3, [pc, #176]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 8002592:	2280      	movs	r2, #128	@ 0x80
 8002594:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002596:	4b2b      	ldr	r3, [pc, #172]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 8002598:	2200      	movs	r2, #0
 800259a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800259c:	4b29      	ldr	r3, [pc, #164]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 800259e:	2200      	movs	r2, #0
 80025a0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80025a2:	4b28      	ldr	r3, [pc, #160]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025a8:	4b26      	ldr	r3, [pc, #152]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80025ae:	4825      	ldr	r0, [pc, #148]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 80025b0:	f003 fba0 	bl	8005cf4 <HAL_DMA_Init>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80025ba:	f7ff fa4c 	bl	8001a56 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a20      	ldr	r2, [pc, #128]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 80025c2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80025c4:	4a1f      	ldr	r2, [pc, #124]	@ (8002644 <HAL_UART_MspInit+0x16c>)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel2;
 80025ca:	4b20      	ldr	r3, [pc, #128]	@ (800264c <HAL_UART_MspInit+0x174>)
 80025cc:	4a20      	ldr	r2, [pc, #128]	@ (8002650 <HAL_UART_MspInit+0x178>)
 80025ce:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80025d0:	4b1e      	ldr	r3, [pc, #120]	@ (800264c <HAL_UART_MspInit+0x174>)
 80025d2:	221c      	movs	r2, #28
 80025d4:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025d6:	4b1d      	ldr	r3, [pc, #116]	@ (800264c <HAL_UART_MspInit+0x174>)
 80025d8:	2200      	movs	r2, #0
 80025da:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025dc:	4b1b      	ldr	r3, [pc, #108]	@ (800264c <HAL_UART_MspInit+0x174>)
 80025de:	2200      	movs	r2, #0
 80025e0:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025e2:	4b1a      	ldr	r3, [pc, #104]	@ (800264c <HAL_UART_MspInit+0x174>)
 80025e4:	2280      	movs	r2, #128	@ 0x80
 80025e6:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025e8:	4b18      	ldr	r3, [pc, #96]	@ (800264c <HAL_UART_MspInit+0x174>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025ee:	4b17      	ldr	r3, [pc, #92]	@ (800264c <HAL_UART_MspInit+0x174>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80025f4:	4b15      	ldr	r3, [pc, #84]	@ (800264c <HAL_UART_MspInit+0x174>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80025fa:	4b14      	ldr	r3, [pc, #80]	@ (800264c <HAL_UART_MspInit+0x174>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002600:	4812      	ldr	r0, [pc, #72]	@ (800264c <HAL_UART_MspInit+0x174>)
 8002602:	f003 fb77 	bl	8005cf4 <HAL_DMA_Init>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 800260c:	f7ff fa23 	bl	8001a56 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a0e      	ldr	r2, [pc, #56]	@ (800264c <HAL_UART_MspInit+0x174>)
 8002614:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002618:	4a0c      	ldr	r2, [pc, #48]	@ (800264c <HAL_UART_MspInit+0x174>)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800261e:	2200      	movs	r2, #0
 8002620:	2101      	movs	r1, #1
 8002622:	2027      	movs	r0, #39	@ 0x27
 8002624:	f003 f8bd 	bl	80057a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002628:	2027      	movs	r0, #39	@ 0x27
 800262a:	f003 f8d4 	bl	80057d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800262e:	bf00      	nop
 8002630:	3768      	adds	r7, #104	@ 0x68
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40004800 	.word	0x40004800
 800263c:	40021000 	.word	0x40021000
 8002640:	48000400 	.word	0x48000400
 8002644:	20000634 	.word	0x20000634
 8002648:	40020008 	.word	0x40020008
 800264c:	20000694 	.word	0x20000694
 8002650:	4002001c 	.word	0x4002001c

08002654 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002654:	480d      	ldr	r0, [pc, #52]	@ (800268c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002656:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002658:	f7ff fcc4 	bl	8001fe4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800265c:	480c      	ldr	r0, [pc, #48]	@ (8002690 <LoopForever+0x6>)
  ldr r1, =_edata
 800265e:	490d      	ldr	r1, [pc, #52]	@ (8002694 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002660:	4a0d      	ldr	r2, [pc, #52]	@ (8002698 <LoopForever+0xe>)
  movs r3, #0
 8002662:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002664:	e002      	b.n	800266c <LoopCopyDataInit>

08002666 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002666:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002668:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800266a:	3304      	adds	r3, #4

0800266c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800266c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800266e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002670:	d3f9      	bcc.n	8002666 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002672:	4a0a      	ldr	r2, [pc, #40]	@ (800269c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002674:	4c0a      	ldr	r4, [pc, #40]	@ (80026a0 <LoopForever+0x16>)
  movs r3, #0
 8002676:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002678:	e001      	b.n	800267e <LoopFillZerobss>

0800267a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800267a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800267c:	3204      	adds	r2, #4

0800267e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800267e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002680:	d3fb      	bcc.n	800267a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002682:	f00d f92b 	bl	800f8dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002686:	f7ff f905 	bl	8001894 <main>

0800268a <LoopForever>:

LoopForever:
    b LoopForever
 800268a:	e7fe      	b.n	800268a <LoopForever>
  ldr   r0, =_estack
 800268c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002690:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002694:	20000258 	.word	0x20000258
  ldr r2, =_sidata
 8002698:	08012b58 	.word	0x08012b58
  ldr r2, =_sbss
 800269c:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 80026a0:	20000acc 	.word	0x20000acc

080026a4 <COMP4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80026a4:	e7fe      	b.n	80026a4 <COMP4_IRQHandler>

080026a6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b082      	sub	sp, #8
 80026aa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026ac:	2300      	movs	r3, #0
 80026ae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026b0:	2003      	movs	r0, #3
 80026b2:	f003 f86b 	bl	800578c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026b6:	200f      	movs	r0, #15
 80026b8:	f000 f80e 	bl	80026d8 <HAL_InitTick>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d002      	beq.n	80026c8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	71fb      	strb	r3, [r7, #7]
 80026c6:	e001      	b.n	80026cc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026c8:	f7ff fb3c 	bl	8001d44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026cc:	79fb      	ldrb	r3, [r7, #7]

}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
	...

080026d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026e0:	2300      	movs	r3, #0
 80026e2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80026e4:	4b16      	ldr	r3, [pc, #88]	@ (8002740 <HAL_InitTick+0x68>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d022      	beq.n	8002732 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80026ec:	4b15      	ldr	r3, [pc, #84]	@ (8002744 <HAL_InitTick+0x6c>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	4b13      	ldr	r3, [pc, #76]	@ (8002740 <HAL_InitTick+0x68>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80026f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80026fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002700:	4618      	mov	r0, r3
 8002702:	f003 f876 	bl	80057f2 <HAL_SYSTICK_Config>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d10f      	bne.n	800272c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2b0f      	cmp	r3, #15
 8002710:	d809      	bhi.n	8002726 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002712:	2200      	movs	r2, #0
 8002714:	6879      	ldr	r1, [r7, #4]
 8002716:	f04f 30ff 	mov.w	r0, #4294967295
 800271a:	f003 f842 	bl	80057a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800271e:	4a0a      	ldr	r2, [pc, #40]	@ (8002748 <HAL_InitTick+0x70>)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6013      	str	r3, [r2, #0]
 8002724:	e007      	b.n	8002736 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	73fb      	strb	r3, [r7, #15]
 800272a:	e004      	b.n	8002736 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	73fb      	strb	r3, [r7, #15]
 8002730:	e001      	b.n	8002736 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002736:	7bfb      	ldrb	r3, [r7, #15]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	20000008 	.word	0x20000008
 8002744:	20000000 	.word	0x20000000
 8002748:	20000004 	.word	0x20000004

0800274c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002750:	4b05      	ldr	r3, [pc, #20]	@ (8002768 <HAL_IncTick+0x1c>)
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	4b05      	ldr	r3, [pc, #20]	@ (800276c <HAL_IncTick+0x20>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4413      	add	r3, r2
 800275a:	4a03      	ldr	r2, [pc, #12]	@ (8002768 <HAL_IncTick+0x1c>)
 800275c:	6013      	str	r3, [r2, #0]
}
 800275e:	bf00      	nop
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	200006f4 	.word	0x200006f4
 800276c:	20000008 	.word	0x20000008

08002770 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  return uwTick;
 8002774:	4b03      	ldr	r3, [pc, #12]	@ (8002784 <HAL_GetTick+0x14>)
 8002776:	681b      	ldr	r3, [r3, #0]
}
 8002778:	4618      	mov	r0, r3
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	200006f4 	.word	0x200006f4

08002788 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	431a      	orrs	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	609a      	str	r2, [r3, #8]
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
 80027b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	431a      	orrs	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	609a      	str	r2, [r3, #8]
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b087      	sub	sp, #28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
 80027fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	3360      	adds	r3, #96	@ 0x60
 8002802:	461a      	mov	r2, r3
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	4413      	add	r3, r2
 800280a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	4b08      	ldr	r3, [pc, #32]	@ (8002834 <LL_ADC_SetOffset+0x44>)
 8002812:	4013      	ands	r3, r2
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	430a      	orrs	r2, r1
 800281e:	4313      	orrs	r3, r2
 8002820:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002828:	bf00      	nop
 800282a:	371c      	adds	r7, #28
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	03fff000 	.word	0x03fff000

08002838 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	3360      	adds	r3, #96	@ 0x60
 8002846:	461a      	mov	r2, r3
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002858:	4618      	mov	r0, r3
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002864:	b480      	push	{r7}
 8002866:	b087      	sub	sp, #28
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	3360      	adds	r3, #96	@ 0x60
 8002874:	461a      	mov	r2, r3
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	4413      	add	r3, r2
 800287c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	431a      	orrs	r2, r3
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800288e:	bf00      	nop
 8002890:	371c      	adds	r7, #28
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800289a:	b480      	push	{r7}
 800289c:	b087      	sub	sp, #28
 800289e:	af00      	add	r7, sp, #0
 80028a0:	60f8      	str	r0, [r7, #12]
 80028a2:	60b9      	str	r1, [r7, #8]
 80028a4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	3360      	adds	r3, #96	@ 0x60
 80028aa:	461a      	mov	r2, r3
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	4413      	add	r3, r2
 80028b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	431a      	orrs	r2, r3
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80028c4:	bf00      	nop
 80028c6:	371c      	adds	r7, #28
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b087      	sub	sp, #28
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	3360      	adds	r3, #96	@ 0x60
 80028e0:	461a      	mov	r2, r3
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	431a      	orrs	r2, r3
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80028fa:	bf00      	nop
 80028fc:	371c      	adds	r7, #28
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr

08002906 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002906:	b480      	push	{r7}
 8002908:	b083      	sub	sp, #12
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
 800290e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	695b      	ldr	r3, [r3, #20]
 8002914:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	615a      	str	r2, [r3, #20]
}
 8002920:	bf00      	nop
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800293c:	2b00      	cmp	r3, #0
 800293e:	d101      	bne.n	8002944 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002940:	2301      	movs	r3, #1
 8002942:	e000      	b.n	8002946 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002952:	b480      	push	{r7}
 8002954:	b087      	sub	sp, #28
 8002956:	af00      	add	r7, sp, #0
 8002958:	60f8      	str	r0, [r7, #12]
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	3330      	adds	r3, #48	@ 0x30
 8002962:	461a      	mov	r2, r3
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	0a1b      	lsrs	r3, r3, #8
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	f003 030c 	and.w	r3, r3, #12
 800296e:	4413      	add	r3, r2
 8002970:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	f003 031f 	and.w	r3, r3, #31
 800297c:	211f      	movs	r1, #31
 800297e:	fa01 f303 	lsl.w	r3, r1, r3
 8002982:	43db      	mvns	r3, r3
 8002984:	401a      	ands	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	0e9b      	lsrs	r3, r3, #26
 800298a:	f003 011f 	and.w	r1, r3, #31
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	f003 031f 	and.w	r3, r3, #31
 8002994:	fa01 f303 	lsl.w	r3, r1, r3
 8002998:	431a      	orrs	r2, r3
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800299e:	bf00      	nop
 80029a0:	371c      	adds	r7, #28
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr

080029aa <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b083      	sub	sp, #12
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029b6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80029be:	2301      	movs	r3, #1
 80029c0:	e000      	b.n	80029c4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b087      	sub	sp, #28
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	3314      	adds	r3, #20
 80029e0:	461a      	mov	r2, r3
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	0e5b      	lsrs	r3, r3, #25
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	4413      	add	r3, r2
 80029ee:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	0d1b      	lsrs	r3, r3, #20
 80029f8:	f003 031f 	and.w	r3, r3, #31
 80029fc:	2107      	movs	r1, #7
 80029fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002a02:	43db      	mvns	r3, r3
 8002a04:	401a      	ands	r2, r3
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	0d1b      	lsrs	r3, r3, #20
 8002a0a:	f003 031f 	and.w	r3, r3, #31
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	fa01 f303 	lsl.w	r3, r1, r3
 8002a14:	431a      	orrs	r2, r3
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002a1a:	bf00      	nop
 8002a1c:	371c      	adds	r7, #28
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
	...

08002a28 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a40:	43db      	mvns	r3, r3
 8002a42:	401a      	ands	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f003 0318 	and.w	r3, r3, #24
 8002a4a:	4908      	ldr	r1, [pc, #32]	@ (8002a6c <LL_ADC_SetChannelSingleDiff+0x44>)
 8002a4c:	40d9      	lsrs	r1, r3
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	400b      	ands	r3, r1
 8002a52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a56:	431a      	orrs	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002a5e:	bf00      	nop
 8002a60:	3714      	adds	r7, #20
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	0007ffff 	.word	0x0007ffff

08002a70 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f003 031f 	and.w	r3, r3, #31
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002ab8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	6093      	str	r3, [r2, #8]
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002adc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ae0:	d101      	bne.n	8002ae6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e000      	b.n	8002ae8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002b04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b08:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b30:	d101      	bne.n	8002b36 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002b36:	2300      	movs	r3, #0
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b58:	f043 0201 	orr.w	r2, r3, #1
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b80:	f043 0202 	orr.w	r2, r3, #2
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f003 0301 	and.w	r3, r3, #1
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d101      	bne.n	8002bac <LL_ADC_IsEnabled+0x18>
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e000      	b.n	8002bae <LL_ADC_IsEnabled+0x1a>
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b083      	sub	sp, #12
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d101      	bne.n	8002bd2 <LL_ADC_IsDisableOngoing+0x18>
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e000      	b.n	8002bd4 <LL_ADC_IsDisableOngoing+0x1a>
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002bf0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bf4:	f043 0204 	orr.w	r2, r3, #4
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f003 0304 	and.w	r3, r3, #4
 8002c18:	2b04      	cmp	r3, #4
 8002c1a:	d101      	bne.n	8002c20 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e000      	b.n	8002c22 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f003 0308 	and.w	r3, r3, #8
 8002c3e:	2b08      	cmp	r3, #8
 8002c40:	d101      	bne.n	8002c46 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002c42:	2301      	movs	r3, #1
 8002c44:	e000      	b.n	8002c48 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c54:	b590      	push	{r4, r7, lr}
 8002c56:	b089      	sub	sp, #36	@ 0x24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002c60:	2300      	movs	r3, #0
 8002c62:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e167      	b.n	8002f3e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d109      	bne.n	8002c90 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f7fe fb2b 	bl	80012d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7ff ff19 	bl	8002acc <LL_ADC_IsDeepPowerDownEnabled>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d004      	beq.n	8002caa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff feff 	bl	8002aa8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff ff34 	bl	8002b1c <LL_ADC_IsInternalRegulatorEnabled>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d115      	bne.n	8002ce6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff ff18 	bl	8002af4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cc4:	4ba0      	ldr	r3, [pc, #640]	@ (8002f48 <HAL_ADC_Init+0x2f4>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	099b      	lsrs	r3, r3, #6
 8002cca:	4aa0      	ldr	r2, [pc, #640]	@ (8002f4c <HAL_ADC_Init+0x2f8>)
 8002ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd0:	099b      	lsrs	r3, r3, #6
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002cd8:	e002      	b.n	8002ce0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f9      	bne.n	8002cda <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff ff16 	bl	8002b1c <LL_ADC_IsInternalRegulatorEnabled>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10d      	bne.n	8002d12 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfa:	f043 0210 	orr.w	r2, r3, #16
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d06:	f043 0201 	orr.w	r2, r3, #1
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff ff76 	bl	8002c08 <LL_ADC_REG_IsConversionOngoing>
 8002d1c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d22:	f003 0310 	and.w	r3, r3, #16
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	f040 8100 	bne.w	8002f2c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f040 80fc 	bne.w	8002f2c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d38:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002d3c:	f043 0202 	orr.w	r2, r3, #2
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff ff23 	bl	8002b94 <LL_ADC_IsEnabled>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d111      	bne.n	8002d78 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d54:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002d58:	f7ff ff1c 	bl	8002b94 <LL_ADC_IsEnabled>
 8002d5c:	4604      	mov	r4, r0
 8002d5e:	487c      	ldr	r0, [pc, #496]	@ (8002f50 <HAL_ADC_Init+0x2fc>)
 8002d60:	f7ff ff18 	bl	8002b94 <LL_ADC_IsEnabled>
 8002d64:	4603      	mov	r3, r0
 8002d66:	4323      	orrs	r3, r4
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d105      	bne.n	8002d78 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	4619      	mov	r1, r3
 8002d72:	4878      	ldr	r0, [pc, #480]	@ (8002f54 <HAL_ADC_Init+0x300>)
 8002d74:	f7ff fd08 	bl	8002788 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	7f5b      	ldrb	r3, [r3, #29]
 8002d7c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d82:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002d88:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002d8e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d96:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d106      	bne.n	8002db4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002daa:	3b01      	subs	r3, #1
 8002dac:	045b      	lsls	r3, r3, #17
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d009      	beq.n	8002dd0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002dca:	69ba      	ldr	r2, [r7, #24]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	4b60      	ldr	r3, [pc, #384]	@ (8002f58 <HAL_ADC_Init+0x304>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6812      	ldr	r2, [r2, #0]
 8002dde:	69b9      	ldr	r1, [r7, #24]
 8002de0:	430b      	orrs	r3, r1
 8002de2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	430a      	orrs	r2, r1
 8002df8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff ff15 	bl	8002c2e <LL_ADC_INJ_IsConversionOngoing>
 8002e04:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d16d      	bne.n	8002ee8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d16a      	bne.n	8002ee8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e16:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e1e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e20:	4313      	orrs	r3, r2
 8002e22:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e2e:	f023 0302 	bic.w	r3, r3, #2
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	6812      	ldr	r2, [r2, #0]
 8002e36:	69b9      	ldr	r1, [r7, #24]
 8002e38:	430b      	orrs	r3, r1
 8002e3a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d017      	beq.n	8002e74 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	691a      	ldr	r2, [r3, #16]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002e52:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002e5c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002e60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6911      	ldr	r1, [r2, #16]
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6812      	ldr	r2, [r2, #0]
 8002e6c:	430b      	orrs	r3, r1
 8002e6e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002e72:	e013      	b.n	8002e9c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	691a      	ldr	r2, [r3, #16]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002e82:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6812      	ldr	r2, [r2, #0]
 8002e90:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002e94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e98:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d118      	bne.n	8002ed8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002eb0:	f023 0304 	bic.w	r3, r3, #4
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002ebc:	4311      	orrs	r1, r2
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ec2:	4311      	orrs	r1, r2
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	431a      	orrs	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f042 0201 	orr.w	r2, r2, #1
 8002ed4:	611a      	str	r2, [r3, #16]
 8002ed6:	e007      	b.n	8002ee8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	691a      	ldr	r2, [r3, #16]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f022 0201 	bic.w	r2, r2, #1
 8002ee6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d10c      	bne.n	8002f0a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef6:	f023 010f 	bic.w	r1, r3, #15
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a1b      	ldr	r3, [r3, #32]
 8002efe:	1e5a      	subs	r2, r3, #1
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f08:	e007      	b.n	8002f1a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 020f 	bic.w	r2, r2, #15
 8002f18:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f1e:	f023 0303 	bic.w	r3, r3, #3
 8002f22:	f043 0201 	orr.w	r2, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f2a:	e007      	b.n	8002f3c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f30:	f043 0210 	orr.w	r2, r3, #16
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f3c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3724      	adds	r7, #36	@ 0x24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd90      	pop	{r4, r7, pc}
 8002f46:	bf00      	nop
 8002f48:	20000000 	.word	0x20000000
 8002f4c:	053e2d63 	.word	0x053e2d63
 8002f50:	50000100 	.word	0x50000100
 8002f54:	50000300 	.word	0x50000300
 8002f58:	fff04007 	.word	0xfff04007

08002f5c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f64:	4859      	ldr	r0, [pc, #356]	@ (80030cc <HAL_ADC_Start+0x170>)
 8002f66:	f7ff fd83 	bl	8002a70 <LL_ADC_GetMultimode>
 8002f6a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7ff fe49 	bl	8002c08 <LL_ADC_REG_IsConversionOngoing>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	f040 809f 	bne.w	80030bc <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d101      	bne.n	8002f8c <HAL_ADC_Start+0x30>
 8002f88:	2302      	movs	r3, #2
 8002f8a:	e09a      	b.n	80030c2 <HAL_ADC_Start+0x166>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 fed3 	bl	8003d40 <ADC_Enable>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f9e:	7dfb      	ldrb	r3, [r7, #23]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	f040 8086 	bne.w	80030b2 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002faa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002fae:	f023 0301 	bic.w	r3, r3, #1
 8002fb2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a44      	ldr	r2, [pc, #272]	@ (80030d0 <HAL_ADC_Start+0x174>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d002      	beq.n	8002fca <HAL_ADC_Start+0x6e>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	e001      	b.n	8002fce <HAL_ADC_Start+0x72>
 8002fca:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	6812      	ldr	r2, [r2, #0]
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d002      	beq.n	8002fdc <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d105      	bne.n	8002fe8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ff0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ff4:	d106      	bne.n	8003004 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ffa:	f023 0206 	bic.w	r2, r3, #6
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	661a      	str	r2, [r3, #96]	@ 0x60
 8003002:	e002      	b.n	800300a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	221c      	movs	r2, #28
 8003010:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a2c      	ldr	r2, [pc, #176]	@ (80030d0 <HAL_ADC_Start+0x174>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d002      	beq.n	800302a <HAL_ADC_Start+0xce>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	e001      	b.n	800302e <HAL_ADC_Start+0xd2>
 800302a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	6812      	ldr	r2, [r2, #0]
 8003032:	4293      	cmp	r3, r2
 8003034:	d008      	beq.n	8003048 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d005      	beq.n	8003048 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	2b05      	cmp	r3, #5
 8003040:	d002      	beq.n	8003048 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	2b09      	cmp	r3, #9
 8003046:	d114      	bne.n	8003072 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d007      	beq.n	8003066 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800305a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800305e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff fdb8 	bl	8002be0 <LL_ADC_REG_StartConversion>
 8003070:	e026      	b.n	80030c0 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003076:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a13      	ldr	r2, [pc, #76]	@ (80030d0 <HAL_ADC_Start+0x174>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d002      	beq.n	800308e <HAL_ADC_Start+0x132>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	e001      	b.n	8003092 <HAL_ADC_Start+0x136>
 800308e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003092:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00f      	beq.n	80030c0 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030a8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030b0:	e006      	b.n	80030c0 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80030ba:	e001      	b.n	80030c0 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80030bc:	2302      	movs	r3, #2
 80030be:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80030c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3718      	adds	r7, #24
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	50000300 	.word	0x50000300
 80030d0:	50000100 	.word	0x50000100

080030d4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
	...

080030f0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b08a      	sub	sp, #40	@ 0x28
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80030f8:	2300      	movs	r3, #0
 80030fa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800310c:	4883      	ldr	r0, [pc, #524]	@ (800331c <HAL_ADC_IRQHandler+0x22c>)
 800310e:	f7ff fcaf 	bl	8002a70 <LL_ADC_GetMultimode>
 8003112:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d017      	beq.n	800314e <HAL_ADC_IRQHandler+0x5e>
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	f003 0302 	and.w	r3, r3, #2
 8003124:	2b00      	cmp	r3, #0
 8003126:	d012      	beq.n	800314e <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800312c:	f003 0310 	and.w	r3, r3, #16
 8003130:	2b00      	cmp	r3, #0
 8003132:	d105      	bne.n	8003140 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003138:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f001 fa9d 	bl	8004680 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2202      	movs	r2, #2
 800314c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	f003 0304 	and.w	r3, r3, #4
 8003154:	2b00      	cmp	r3, #0
 8003156:	d004      	beq.n	8003162 <HAL_ADC_IRQHandler+0x72>
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	f003 0304 	and.w	r3, r3, #4
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10a      	bne.n	8003178 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 8085 	beq.w	8003278 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	f003 0308 	and.w	r3, r3, #8
 8003174:	2b00      	cmp	r3, #0
 8003176:	d07f      	beq.n	8003278 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317c:	f003 0310 	and.w	r3, r3, #16
 8003180:	2b00      	cmp	r3, #0
 8003182:	d105      	bne.n	8003190 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003188:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff fbc9 	bl	800292c <LL_ADC_REG_IsTriggerSourceSWStart>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d064      	beq.n	800326a <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a5e      	ldr	r2, [pc, #376]	@ (8003320 <HAL_ADC_IRQHandler+0x230>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d002      	beq.n	80031b0 <HAL_ADC_IRQHandler+0xc0>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	e001      	b.n	80031b4 <HAL_ADC_IRQHandler+0xc4>
 80031b0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	6812      	ldr	r2, [r2, #0]
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d008      	beq.n	80031ce <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d005      	beq.n	80031ce <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	2b05      	cmp	r3, #5
 80031c6:	d002      	beq.n	80031ce <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	2b09      	cmp	r3, #9
 80031cc:	d104      	bne.n	80031d8 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	623b      	str	r3, [r7, #32]
 80031d6:	e00d      	b.n	80031f4 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a50      	ldr	r2, [pc, #320]	@ (8003320 <HAL_ADC_IRQHandler+0x230>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d002      	beq.n	80031e8 <HAL_ADC_IRQHandler+0xf8>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	e001      	b.n	80031ec <HAL_ADC_IRQHandler+0xfc>
 80031e8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80031ec:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80031f4:	6a3b      	ldr	r3, [r7, #32]
 80031f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d135      	bne.n	800326a <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0308 	and.w	r3, r3, #8
 8003208:	2b08      	cmp	r3, #8
 800320a:	d12e      	bne.n	800326a <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4618      	mov	r0, r3
 8003212:	f7ff fcf9 	bl	8002c08 <LL_ADC_REG_IsConversionOngoing>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d11a      	bne.n	8003252 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f022 020c 	bic.w	r2, r2, #12
 800322a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003230:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800323c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d112      	bne.n	800326a <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003248:	f043 0201 	orr.w	r2, r3, #1
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003250:	e00b      	b.n	800326a <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003256:	f043 0210 	orr.w	r2, r3, #16
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003262:	f043 0201 	orr.w	r2, r3, #1
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f000 f95a 	bl	8003524 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	220c      	movs	r2, #12
 8003276:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	f003 0320 	and.w	r3, r3, #32
 800327e:	2b00      	cmp	r3, #0
 8003280:	d004      	beq.n	800328c <HAL_ADC_IRQHandler+0x19c>
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	f003 0320 	and.w	r3, r3, #32
 8003288:	2b00      	cmp	r3, #0
 800328a:	d10b      	bne.n	80032a4 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 809e 	beq.w	80033d4 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f000 8098 	beq.w	80033d4 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a8:	f003 0310 	and.w	r3, r3, #16
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d105      	bne.n	80032bc <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7ff fb72 	bl	80029aa <LL_ADC_INJ_IsTriggerSourceSWStart>
 80032c6:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7ff fb2d 	bl	800292c <LL_ADC_REG_IsTriggerSourceSWStart>
 80032d2:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a11      	ldr	r2, [pc, #68]	@ (8003320 <HAL_ADC_IRQHandler+0x230>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d002      	beq.n	80032e4 <HAL_ADC_IRQHandler+0x1f4>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	e001      	b.n	80032e8 <HAL_ADC_IRQHandler+0x1f8>
 80032e4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	6812      	ldr	r2, [r2, #0]
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d008      	beq.n	8003302 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d005      	beq.n	8003302 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	2b06      	cmp	r3, #6
 80032fa:	d002      	beq.n	8003302 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	2b07      	cmp	r3, #7
 8003300:	d104      	bne.n	800330c <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	623b      	str	r3, [r7, #32]
 800330a:	e011      	b.n	8003330 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a03      	ldr	r2, [pc, #12]	@ (8003320 <HAL_ADC_IRQHandler+0x230>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d006      	beq.n	8003324 <HAL_ADC_IRQHandler+0x234>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	e005      	b.n	8003328 <HAL_ADC_IRQHandler+0x238>
 800331c:	50000300 	.word	0x50000300
 8003320:	50000100 	.word	0x50000100
 8003324:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003328:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d047      	beq.n	80033c6 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003336:	6a3b      	ldr	r3, [r7, #32]
 8003338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d007      	beq.n	8003350 <HAL_ADC_IRQHandler+0x260>
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d03f      	beq.n	80033c6 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003346:	6a3b      	ldr	r3, [r7, #32]
 8003348:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800334c:	2b00      	cmp	r3, #0
 800334e:	d13a      	bne.n	80033c6 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800335a:	2b40      	cmp	r3, #64	@ 0x40
 800335c:	d133      	bne.n	80033c6 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800335e:	6a3b      	ldr	r3, [r7, #32]
 8003360:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d12e      	bne.n	80033c6 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff fc5e 	bl	8002c2e <LL_ADC_INJ_IsConversionOngoing>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d11a      	bne.n	80033ae <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003386:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003398:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800339c:	2b00      	cmp	r3, #0
 800339e:	d112      	bne.n	80033c6 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a4:	f043 0201 	orr.w	r2, r3, #1
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80033ac:	e00b      	b.n	80033c6 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b2:	f043 0210 	orr.w	r2, r3, #16
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033be:	f043 0201 	orr.w	r2, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f008 fe18 	bl	800bffc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2260      	movs	r2, #96	@ 0x60
 80033d2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d011      	beq.n	8003402 <HAL_ADC_IRQHandler+0x312>
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00c      	beq.n	8003402 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 f89f 	bl	8003538 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2280      	movs	r2, #128	@ 0x80
 8003400:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003408:	2b00      	cmp	r3, #0
 800340a:	d012      	beq.n	8003432 <HAL_ADC_IRQHandler+0x342>
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00d      	beq.n	8003432 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800341a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f001 f918 	bl	8004658 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003430:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003438:	2b00      	cmp	r3, #0
 800343a:	d012      	beq.n	8003462 <HAL_ADC_IRQHandler+0x372>
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00d      	beq.n	8003462 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800344a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f001 f90a 	bl	800466c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003460:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	f003 0310 	and.w	r3, r3, #16
 8003468:	2b00      	cmp	r3, #0
 800346a:	d036      	beq.n	80034da <HAL_ADC_IRQHandler+0x3ea>
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	f003 0310 	and.w	r3, r3, #16
 8003472:	2b00      	cmp	r3, #0
 8003474:	d031      	beq.n	80034da <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800347a:	2b00      	cmp	r3, #0
 800347c:	d102      	bne.n	8003484 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 800347e:	2301      	movs	r3, #1
 8003480:	627b      	str	r3, [r7, #36]	@ 0x24
 8003482:	e014      	b.n	80034ae <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d008      	beq.n	800349c <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800348a:	4825      	ldr	r0, [pc, #148]	@ (8003520 <HAL_ADC_IRQHandler+0x430>)
 800348c:	f7ff fafe 	bl	8002a8c <LL_ADC_GetMultiDMATransfer>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00b      	beq.n	80034ae <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8003496:	2301      	movs	r3, #1
 8003498:	627b      	str	r3, [r7, #36]	@ 0x24
 800349a:	e008      	b.n	80034ae <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80034aa:	2301      	movs	r3, #1
 80034ac:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80034ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d10e      	bne.n	80034d2 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034c4:	f043 0202 	orr.w	r2, r3, #2
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f000 f83d 	bl	800354c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2210      	movs	r2, #16
 80034d8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d018      	beq.n	8003516 <HAL_ADC_IRQHandler+0x426>
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d013      	beq.n	8003516 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034fe:	f043 0208 	orr.w	r2, r3, #8
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800350e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f001 f897 	bl	8004644 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003516:	bf00      	nop
 8003518:	3728      	adds	r7, #40	@ 0x28
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	50000300 	.word	0x50000300

08003524 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b0b6      	sub	sp, #216	@ 0xd8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800356a:	2300      	movs	r3, #0
 800356c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003570:	2300      	movs	r3, #0
 8003572:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800357a:	2b01      	cmp	r3, #1
 800357c:	d101      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x22>
 800357e:	2302      	movs	r3, #2
 8003580:	e3c8      	b.n	8003d14 <HAL_ADC_ConfigChannel+0x7b4>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4618      	mov	r0, r3
 8003590:	f7ff fb3a 	bl	8002c08 <LL_ADC_REG_IsConversionOngoing>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	f040 83ad 	bne.w	8003cf6 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6818      	ldr	r0, [r3, #0]
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	6859      	ldr	r1, [r3, #4]
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	461a      	mov	r2, r3
 80035aa:	f7ff f9d2 	bl	8002952 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7ff fb28 	bl	8002c08 <LL_ADC_REG_IsConversionOngoing>
 80035b8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff fb34 	bl	8002c2e <LL_ADC_INJ_IsConversionOngoing>
 80035c6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035ca:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f040 81d9 	bne.w	8003986 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80035d8:	2b00      	cmp	r3, #0
 80035da:	f040 81d4 	bne.w	8003986 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80035e6:	d10f      	bne.n	8003608 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6818      	ldr	r0, [r3, #0]
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2200      	movs	r2, #0
 80035f2:	4619      	mov	r1, r3
 80035f4:	f7ff f9ec 	bl	80029d0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003600:	4618      	mov	r0, r3
 8003602:	f7ff f980 	bl	8002906 <LL_ADC_SetSamplingTimeCommonConfig>
 8003606:	e00e      	b.n	8003626 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6818      	ldr	r0, [r3, #0]
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	6819      	ldr	r1, [r3, #0]
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	461a      	mov	r2, r3
 8003616:	f7ff f9db 	bl	80029d0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2100      	movs	r1, #0
 8003620:	4618      	mov	r0, r3
 8003622:	f7ff f970 	bl	8002906 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	695a      	ldr	r2, [r3, #20]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	08db      	lsrs	r3, r3, #3
 8003632:	f003 0303 	and.w	r3, r3, #3
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	2b04      	cmp	r3, #4
 8003646:	d022      	beq.n	800368e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6818      	ldr	r0, [r3, #0]
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	6919      	ldr	r1, [r3, #16]
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003658:	f7ff f8ca 	bl	80027f0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6818      	ldr	r0, [r3, #0]
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	6919      	ldr	r1, [r3, #16]
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	461a      	mov	r2, r3
 800366a:	f7ff f916 	bl	800289a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6818      	ldr	r0, [r3, #0]
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800367a:	2b01      	cmp	r3, #1
 800367c:	d102      	bne.n	8003684 <HAL_ADC_ConfigChannel+0x124>
 800367e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003682:	e000      	b.n	8003686 <HAL_ADC_ConfigChannel+0x126>
 8003684:	2300      	movs	r3, #0
 8003686:	461a      	mov	r2, r3
 8003688:	f7ff f922 	bl	80028d0 <LL_ADC_SetOffsetSaturation>
 800368c:	e17b      	b.n	8003986 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	2100      	movs	r1, #0
 8003694:	4618      	mov	r0, r3
 8003696:	f7ff f8cf 	bl	8002838 <LL_ADC_GetOffsetChannel>
 800369a:	4603      	mov	r3, r0
 800369c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d10a      	bne.n	80036ba <HAL_ADC_ConfigChannel+0x15a>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2100      	movs	r1, #0
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff f8c4 	bl	8002838 <LL_ADC_GetOffsetChannel>
 80036b0:	4603      	mov	r3, r0
 80036b2:	0e9b      	lsrs	r3, r3, #26
 80036b4:	f003 021f 	and.w	r2, r3, #31
 80036b8:	e01e      	b.n	80036f8 <HAL_ADC_ConfigChannel+0x198>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2100      	movs	r1, #0
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7ff f8b9 	bl	8002838 <LL_ADC_GetOffsetChannel>
 80036c6:	4603      	mov	r3, r0
 80036c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80036d0:	fa93 f3a3 	rbit	r3, r3
 80036d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036d8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80036dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80036e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d101      	bne.n	80036ec <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80036e8:	2320      	movs	r3, #32
 80036ea:	e004      	b.n	80036f6 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80036ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036f0:	fab3 f383 	clz	r3, r3
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003700:	2b00      	cmp	r3, #0
 8003702:	d105      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x1b0>
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	0e9b      	lsrs	r3, r3, #26
 800370a:	f003 031f 	and.w	r3, r3, #31
 800370e:	e018      	b.n	8003742 <HAL_ADC_ConfigChannel+0x1e2>
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003718:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800371c:	fa93 f3a3 	rbit	r3, r3
 8003720:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003724:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003728:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800372c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003730:	2b00      	cmp	r3, #0
 8003732:	d101      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003734:	2320      	movs	r3, #32
 8003736:	e004      	b.n	8003742 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003738:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800373c:	fab3 f383 	clz	r3, r3
 8003740:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003742:	429a      	cmp	r2, r3
 8003744:	d106      	bne.n	8003754 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2200      	movs	r2, #0
 800374c:	2100      	movs	r1, #0
 800374e:	4618      	mov	r0, r3
 8003750:	f7ff f888 	bl	8002864 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2101      	movs	r1, #1
 800375a:	4618      	mov	r0, r3
 800375c:	f7ff f86c 	bl	8002838 <LL_ADC_GetOffsetChannel>
 8003760:	4603      	mov	r3, r0
 8003762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10a      	bne.n	8003780 <HAL_ADC_ConfigChannel+0x220>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2101      	movs	r1, #1
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff f861 	bl	8002838 <LL_ADC_GetOffsetChannel>
 8003776:	4603      	mov	r3, r0
 8003778:	0e9b      	lsrs	r3, r3, #26
 800377a:	f003 021f 	and.w	r2, r3, #31
 800377e:	e01e      	b.n	80037be <HAL_ADC_ConfigChannel+0x25e>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2101      	movs	r1, #1
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff f856 	bl	8002838 <LL_ADC_GetOffsetChannel>
 800378c:	4603      	mov	r3, r0
 800378e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003792:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003796:	fa93 f3a3 	rbit	r3, r3
 800379a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800379e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80037a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80037ae:	2320      	movs	r3, #32
 80037b0:	e004      	b.n	80037bc <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80037b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037b6:	fab3 f383 	clz	r3, r3
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d105      	bne.n	80037d6 <HAL_ADC_ConfigChannel+0x276>
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	0e9b      	lsrs	r3, r3, #26
 80037d0:	f003 031f 	and.w	r3, r3, #31
 80037d4:	e018      	b.n	8003808 <HAL_ADC_ConfigChannel+0x2a8>
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037e2:	fa93 f3a3 	rbit	r3, r3
 80037e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80037ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80037f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80037fa:	2320      	movs	r3, #32
 80037fc:	e004      	b.n	8003808 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80037fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003802:	fab3 f383 	clz	r3, r3
 8003806:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003808:	429a      	cmp	r2, r3
 800380a:	d106      	bne.n	800381a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2200      	movs	r2, #0
 8003812:	2101      	movs	r1, #1
 8003814:	4618      	mov	r0, r3
 8003816:	f7ff f825 	bl	8002864 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2102      	movs	r1, #2
 8003820:	4618      	mov	r0, r3
 8003822:	f7ff f809 	bl	8002838 <LL_ADC_GetOffsetChannel>
 8003826:	4603      	mov	r3, r0
 8003828:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800382c:	2b00      	cmp	r3, #0
 800382e:	d10a      	bne.n	8003846 <HAL_ADC_ConfigChannel+0x2e6>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2102      	movs	r1, #2
 8003836:	4618      	mov	r0, r3
 8003838:	f7fe fffe 	bl	8002838 <LL_ADC_GetOffsetChannel>
 800383c:	4603      	mov	r3, r0
 800383e:	0e9b      	lsrs	r3, r3, #26
 8003840:	f003 021f 	and.w	r2, r3, #31
 8003844:	e01e      	b.n	8003884 <HAL_ADC_ConfigChannel+0x324>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2102      	movs	r1, #2
 800384c:	4618      	mov	r0, r3
 800384e:	f7fe fff3 	bl	8002838 <LL_ADC_GetOffsetChannel>
 8003852:	4603      	mov	r3, r0
 8003854:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003858:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800385c:	fa93 f3a3 	rbit	r3, r3
 8003860:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003864:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003868:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800386c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003870:	2b00      	cmp	r3, #0
 8003872:	d101      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003874:	2320      	movs	r3, #32
 8003876:	e004      	b.n	8003882 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003878:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800387c:	fab3 f383 	clz	r3, r3
 8003880:	b2db      	uxtb	r3, r3
 8003882:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800388c:	2b00      	cmp	r3, #0
 800388e:	d105      	bne.n	800389c <HAL_ADC_ConfigChannel+0x33c>
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	0e9b      	lsrs	r3, r3, #26
 8003896:	f003 031f 	and.w	r3, r3, #31
 800389a:	e016      	b.n	80038ca <HAL_ADC_ConfigChannel+0x36a>
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038a8:	fa93 f3a3 	rbit	r3, r3
 80038ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80038ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80038b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d101      	bne.n	80038c0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80038bc:	2320      	movs	r3, #32
 80038be:	e004      	b.n	80038ca <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80038c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038c4:	fab3 f383 	clz	r3, r3
 80038c8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d106      	bne.n	80038dc <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2200      	movs	r2, #0
 80038d4:	2102      	movs	r1, #2
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7fe ffc4 	bl	8002864 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2103      	movs	r1, #3
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fe ffa8 	bl	8002838 <LL_ADC_GetOffsetChannel>
 80038e8:	4603      	mov	r3, r0
 80038ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10a      	bne.n	8003908 <HAL_ADC_ConfigChannel+0x3a8>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2103      	movs	r1, #3
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7fe ff9d 	bl	8002838 <LL_ADC_GetOffsetChannel>
 80038fe:	4603      	mov	r3, r0
 8003900:	0e9b      	lsrs	r3, r3, #26
 8003902:	f003 021f 	and.w	r2, r3, #31
 8003906:	e017      	b.n	8003938 <HAL_ADC_ConfigChannel+0x3d8>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2103      	movs	r1, #3
 800390e:	4618      	mov	r0, r3
 8003910:	f7fe ff92 	bl	8002838 <LL_ADC_GetOffsetChannel>
 8003914:	4603      	mov	r3, r0
 8003916:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003918:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800391a:	fa93 f3a3 	rbit	r3, r3
 800391e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003920:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003922:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003924:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800392a:	2320      	movs	r3, #32
 800392c:	e003      	b.n	8003936 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800392e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003930:	fab3 f383 	clz	r3, r3
 8003934:	b2db      	uxtb	r3, r3
 8003936:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003940:	2b00      	cmp	r3, #0
 8003942:	d105      	bne.n	8003950 <HAL_ADC_ConfigChannel+0x3f0>
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	0e9b      	lsrs	r3, r3, #26
 800394a:	f003 031f 	and.w	r3, r3, #31
 800394e:	e011      	b.n	8003974 <HAL_ADC_ConfigChannel+0x414>
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003956:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003958:	fa93 f3a3 	rbit	r3, r3
 800395c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800395e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003960:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003962:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003964:	2b00      	cmp	r3, #0
 8003966:	d101      	bne.n	800396c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003968:	2320      	movs	r3, #32
 800396a:	e003      	b.n	8003974 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800396c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800396e:	fab3 f383 	clz	r3, r3
 8003972:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003974:	429a      	cmp	r2, r3
 8003976:	d106      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2200      	movs	r2, #0
 800397e:	2103      	movs	r1, #3
 8003980:	4618      	mov	r0, r3
 8003982:	f7fe ff6f 	bl	8002864 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4618      	mov	r0, r3
 800398c:	f7ff f902 	bl	8002b94 <LL_ADC_IsEnabled>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	f040 8140 	bne.w	8003c18 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6818      	ldr	r0, [r3, #0]
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	6819      	ldr	r1, [r3, #0]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	461a      	mov	r2, r3
 80039a6:	f7ff f83f 	bl	8002a28 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	4a8f      	ldr	r2, [pc, #572]	@ (8003bec <HAL_ADC_ConfigChannel+0x68c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	f040 8131 	bne.w	8003c18 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d10b      	bne.n	80039de <HAL_ADC_ConfigChannel+0x47e>
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	0e9b      	lsrs	r3, r3, #26
 80039cc:	3301      	adds	r3, #1
 80039ce:	f003 031f 	and.w	r3, r3, #31
 80039d2:	2b09      	cmp	r3, #9
 80039d4:	bf94      	ite	ls
 80039d6:	2301      	movls	r3, #1
 80039d8:	2300      	movhi	r3, #0
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	e019      	b.n	8003a12 <HAL_ADC_ConfigChannel+0x4b2>
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039e6:	fa93 f3a3 	rbit	r3, r3
 80039ea:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80039ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039ee:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80039f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d101      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80039f6:	2320      	movs	r3, #32
 80039f8:	e003      	b.n	8003a02 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80039fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039fc:	fab3 f383 	clz	r3, r3
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	3301      	adds	r3, #1
 8003a04:	f003 031f 	and.w	r3, r3, #31
 8003a08:	2b09      	cmp	r3, #9
 8003a0a:	bf94      	ite	ls
 8003a0c:	2301      	movls	r3, #1
 8003a0e:	2300      	movhi	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d079      	beq.n	8003b0a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d107      	bne.n	8003a32 <HAL_ADC_ConfigChannel+0x4d2>
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	0e9b      	lsrs	r3, r3, #26
 8003a28:	3301      	adds	r3, #1
 8003a2a:	069b      	lsls	r3, r3, #26
 8003a2c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a30:	e015      	b.n	8003a5e <HAL_ADC_ConfigChannel+0x4fe>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a3a:	fa93 f3a3 	rbit	r3, r3
 8003a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003a40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a42:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003a44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003a4a:	2320      	movs	r3, #32
 8003a4c:	e003      	b.n	8003a56 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003a4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a50:	fab3 f383 	clz	r3, r3
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	3301      	adds	r3, #1
 8003a58:	069b      	lsls	r3, r3, #26
 8003a5a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d109      	bne.n	8003a7e <HAL_ADC_ConfigChannel+0x51e>
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	0e9b      	lsrs	r3, r3, #26
 8003a70:	3301      	adds	r3, #1
 8003a72:	f003 031f 	and.w	r3, r3, #31
 8003a76:	2101      	movs	r1, #1
 8003a78:	fa01 f303 	lsl.w	r3, r1, r3
 8003a7c:	e017      	b.n	8003aae <HAL_ADC_ConfigChannel+0x54e>
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a86:	fa93 f3a3 	rbit	r3, r3
 8003a8a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003a8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003a90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003a96:	2320      	movs	r3, #32
 8003a98:	e003      	b.n	8003aa2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003a9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a9c:	fab3 f383 	clz	r3, r3
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	f003 031f 	and.w	r3, r3, #31
 8003aa8:	2101      	movs	r1, #1
 8003aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8003aae:	ea42 0103 	orr.w	r1, r2, r3
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d10a      	bne.n	8003ad4 <HAL_ADC_ConfigChannel+0x574>
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	0e9b      	lsrs	r3, r3, #26
 8003ac4:	3301      	adds	r3, #1
 8003ac6:	f003 021f 	and.w	r2, r3, #31
 8003aca:	4613      	mov	r3, r2
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	4413      	add	r3, r2
 8003ad0:	051b      	lsls	r3, r3, #20
 8003ad2:	e018      	b.n	8003b06 <HAL_ADC_ConfigChannel+0x5a6>
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003adc:	fa93 f3a3 	rbit	r3, r3
 8003ae0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003ae2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003ae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d101      	bne.n	8003af0 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003aec:	2320      	movs	r3, #32
 8003aee:	e003      	b.n	8003af8 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003af2:	fab3 f383 	clz	r3, r3
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	3301      	adds	r3, #1
 8003afa:	f003 021f 	and.w	r2, r3, #31
 8003afe:	4613      	mov	r3, r2
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	4413      	add	r3, r2
 8003b04:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b06:	430b      	orrs	r3, r1
 8003b08:	e081      	b.n	8003c0e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d107      	bne.n	8003b26 <HAL_ADC_ConfigChannel+0x5c6>
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	0e9b      	lsrs	r3, r3, #26
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	069b      	lsls	r3, r3, #26
 8003b20:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b24:	e015      	b.n	8003b52 <HAL_ADC_ConfigChannel+0x5f2>
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b2e:	fa93 f3a3 	rbit	r3, r3
 8003b32:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b36:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003b3e:	2320      	movs	r3, #32
 8003b40:	e003      	b.n	8003b4a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b44:	fab3 f383 	clz	r3, r3
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	069b      	lsls	r3, r3, #26
 8003b4e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d109      	bne.n	8003b72 <HAL_ADC_ConfigChannel+0x612>
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	0e9b      	lsrs	r3, r3, #26
 8003b64:	3301      	adds	r3, #1
 8003b66:	f003 031f 	and.w	r3, r3, #31
 8003b6a:	2101      	movs	r1, #1
 8003b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b70:	e017      	b.n	8003ba2 <HAL_ADC_ConfigChannel+0x642>
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b78:	6a3b      	ldr	r3, [r7, #32]
 8003b7a:	fa93 f3a3 	rbit	r3, r3
 8003b7e:	61fb      	str	r3, [r7, #28]
  return result;
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d101      	bne.n	8003b8e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003b8a:	2320      	movs	r3, #32
 8003b8c:	e003      	b.n	8003b96 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b90:	fab3 f383 	clz	r3, r3
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	3301      	adds	r3, #1
 8003b98:	f003 031f 	and.w	r3, r3, #31
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003ba2:	ea42 0103 	orr.w	r1, r2, r3
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10d      	bne.n	8003bce <HAL_ADC_ConfigChannel+0x66e>
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	0e9b      	lsrs	r3, r3, #26
 8003bb8:	3301      	adds	r3, #1
 8003bba:	f003 021f 	and.w	r2, r3, #31
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	4413      	add	r3, r2
 8003bc4:	3b1e      	subs	r3, #30
 8003bc6:	051b      	lsls	r3, r3, #20
 8003bc8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003bcc:	e01e      	b.n	8003c0c <HAL_ADC_ConfigChannel+0x6ac>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	fa93 f3a3 	rbit	r3, r3
 8003bda:	613b      	str	r3, [r7, #16]
  return result;
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d104      	bne.n	8003bf0 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003be6:	2320      	movs	r3, #32
 8003be8:	e006      	b.n	8003bf8 <HAL_ADC_ConfigChannel+0x698>
 8003bea:	bf00      	nop
 8003bec:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	fab3 f383 	clz	r3, r3
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	f003 021f 	and.w	r2, r3, #31
 8003bfe:	4613      	mov	r3, r2
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	4413      	add	r3, r2
 8003c04:	3b1e      	subs	r3, #30
 8003c06:	051b      	lsls	r3, r3, #20
 8003c08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c0c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c12:	4619      	mov	r1, r3
 8003c14:	f7fe fedc 	bl	80029d0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d1c <HAL_ADC_ConfigChannel+0x7bc>)
 8003c1e:	4013      	ands	r3, r2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d071      	beq.n	8003d08 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c24:	483e      	ldr	r0, [pc, #248]	@ (8003d20 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c26:	f7fe fdd5 	bl	80027d4 <LL_ADC_GetCommonPathInternalCh>
 8003c2a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a3c      	ldr	r2, [pc, #240]	@ (8003d24 <HAL_ADC_ConfigChannel+0x7c4>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d004      	beq.n	8003c42 <HAL_ADC_ConfigChannel+0x6e2>
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a3a      	ldr	r2, [pc, #232]	@ (8003d28 <HAL_ADC_ConfigChannel+0x7c8>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d127      	bne.n	8003c92 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d121      	bne.n	8003c92 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c56:	d157      	bne.n	8003d08 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c60:	4619      	mov	r1, r3
 8003c62:	482f      	ldr	r0, [pc, #188]	@ (8003d20 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c64:	f7fe fda3 	bl	80027ae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c68:	4b30      	ldr	r3, [pc, #192]	@ (8003d2c <HAL_ADC_ConfigChannel+0x7cc>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	099b      	lsrs	r3, r3, #6
 8003c6e:	4a30      	ldr	r2, [pc, #192]	@ (8003d30 <HAL_ADC_ConfigChannel+0x7d0>)
 8003c70:	fba2 2303 	umull	r2, r3, r2, r3
 8003c74:	099b      	lsrs	r3, r3, #6
 8003c76:	1c5a      	adds	r2, r3, #1
 8003c78:	4613      	mov	r3, r2
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	4413      	add	r3, r2
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003c82:	e002      	b.n	8003c8a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	3b01      	subs	r3, #1
 8003c88:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1f9      	bne.n	8003c84 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c90:	e03a      	b.n	8003d08 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a27      	ldr	r2, [pc, #156]	@ (8003d34 <HAL_ADC_ConfigChannel+0x7d4>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d113      	bne.n	8003cc4 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003c9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ca0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d10d      	bne.n	8003cc4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a22      	ldr	r2, [pc, #136]	@ (8003d38 <HAL_ADC_ConfigChannel+0x7d8>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d02a      	beq.n	8003d08 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cba:	4619      	mov	r1, r3
 8003cbc:	4818      	ldr	r0, [pc, #96]	@ (8003d20 <HAL_ADC_ConfigChannel+0x7c0>)
 8003cbe:	f7fe fd76 	bl	80027ae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cc2:	e021      	b.n	8003d08 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a1c      	ldr	r2, [pc, #112]	@ (8003d3c <HAL_ADC_ConfigChannel+0x7dc>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d11c      	bne.n	8003d08 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003cce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d116      	bne.n	8003d08 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a16      	ldr	r2, [pc, #88]	@ (8003d38 <HAL_ADC_ConfigChannel+0x7d8>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d011      	beq.n	8003d08 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ce4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ce8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003cec:	4619      	mov	r1, r3
 8003cee:	480c      	ldr	r0, [pc, #48]	@ (8003d20 <HAL_ADC_ConfigChannel+0x7c0>)
 8003cf0:	f7fe fd5d 	bl	80027ae <LL_ADC_SetCommonPathInternalCh>
 8003cf4:	e008      	b.n	8003d08 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cfa:	f043 0220 	orr.w	r2, r3, #32
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d10:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	37d8      	adds	r7, #216	@ 0xd8
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	80080000 	.word	0x80080000
 8003d20:	50000300 	.word	0x50000300
 8003d24:	c3210000 	.word	0xc3210000
 8003d28:	90c00010 	.word	0x90c00010
 8003d2c:	20000000 	.word	0x20000000
 8003d30:	053e2d63 	.word	0x053e2d63
 8003d34:	c7520000 	.word	0xc7520000
 8003d38:	50000100 	.word	0x50000100
 8003d3c:	cb840000 	.word	0xcb840000

08003d40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7fe ff1f 	bl	8002b94 <LL_ADC_IsEnabled>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d169      	bne.n	8003e30 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689a      	ldr	r2, [r3, #8]
 8003d62:	4b36      	ldr	r3, [pc, #216]	@ (8003e3c <ADC_Enable+0xfc>)
 8003d64:	4013      	ands	r3, r2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00d      	beq.n	8003d86 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d6e:	f043 0210 	orr.w	r2, r3, #16
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d7a:	f043 0201 	orr.w	r2, r3, #1
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e055      	b.n	8003e32 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fe feda 	bl	8002b44 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003d90:	482b      	ldr	r0, [pc, #172]	@ (8003e40 <ADC_Enable+0x100>)
 8003d92:	f7fe fd1f 	bl	80027d4 <LL_ADC_GetCommonPathInternalCh>
 8003d96:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003d98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d013      	beq.n	8003dc8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003da0:	4b28      	ldr	r3, [pc, #160]	@ (8003e44 <ADC_Enable+0x104>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	099b      	lsrs	r3, r3, #6
 8003da6:	4a28      	ldr	r2, [pc, #160]	@ (8003e48 <ADC_Enable+0x108>)
 8003da8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dac:	099b      	lsrs	r3, r3, #6
 8003dae:	1c5a      	adds	r2, r3, #1
 8003db0:	4613      	mov	r3, r2
 8003db2:	005b      	lsls	r3, r3, #1
 8003db4:	4413      	add	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003dba:	e002      	b.n	8003dc2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1f9      	bne.n	8003dbc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003dc8:	f7fe fcd2 	bl	8002770 <HAL_GetTick>
 8003dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003dce:	e028      	b.n	8003e22 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7fe fedd 	bl	8002b94 <LL_ADC_IsEnabled>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d104      	bne.n	8003dea <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7fe fead 	bl	8002b44 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003dea:	f7fe fcc1 	bl	8002770 <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d914      	bls.n	8003e22 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d00d      	beq.n	8003e22 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e0a:	f043 0210 	orr.w	r2, r3, #16
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e16:	f043 0201 	orr.w	r2, r3, #1
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e007      	b.n	8003e32 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0301 	and.w	r3, r3, #1
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d1cf      	bne.n	8003dd0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e30:	2300      	movs	r3, #0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	8000003f 	.word	0x8000003f
 8003e40:	50000300 	.word	0x50000300
 8003e44:	20000000 	.word	0x20000000
 8003e48:	053e2d63 	.word	0x053e2d63

08003e4c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fe feae 	bl	8002bba <LL_ADC_IsDisableOngoing>
 8003e5e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7fe fe95 	bl	8002b94 <LL_ADC_IsEnabled>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d047      	beq.n	8003f00 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d144      	bne.n	8003f00 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f003 030d 	and.w	r3, r3, #13
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d10c      	bne.n	8003e9e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7fe fe6f 	bl	8002b6c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2203      	movs	r2, #3
 8003e94:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003e96:	f7fe fc6b 	bl	8002770 <HAL_GetTick>
 8003e9a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003e9c:	e029      	b.n	8003ef2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea2:	f043 0210 	orr.w	r2, r3, #16
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eae:	f043 0201 	orr.w	r2, r3, #1
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e023      	b.n	8003f02 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003eba:	f7fe fc59 	bl	8002770 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d914      	bls.n	8003ef2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 0301 	and.w	r3, r3, #1
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00d      	beq.n	8003ef2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eda:	f043 0210 	orr.w	r2, r3, #16
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee6:	f043 0201 	orr.w	r2, r3, #1
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e007      	b.n	8003f02 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1dc      	bne.n	8003eba <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}

08003f0a <LL_ADC_SetCommonPathInternalCh>:
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	b083      	sub	sp, #12
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
 8003f12:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	609a      	str	r2, [r3, #8]
}
 8003f24:	bf00      	nop
 8003f26:	370c      	adds	r7, #12
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <LL_ADC_GetCommonPathInternalCh>:
{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <LL_ADC_SetOffset>:
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b087      	sub	sp, #28
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
 8003f58:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	3360      	adds	r3, #96	@ 0x60
 8003f5e:	461a      	mov	r2, r3
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	4413      	add	r3, r2
 8003f66:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	4b08      	ldr	r3, [pc, #32]	@ (8003f90 <LL_ADC_SetOffset+0x44>)
 8003f6e:	4013      	ands	r3, r2
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	601a      	str	r2, [r3, #0]
}
 8003f84:	bf00      	nop
 8003f86:	371c      	adds	r7, #28
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr
 8003f90:	03fff000 	.word	0x03fff000

08003f94 <LL_ADC_GetOffsetChannel>:
{
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	3360      	adds	r3, #96	@ 0x60
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	4413      	add	r3, r2
 8003faa:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3714      	adds	r7, #20
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <LL_ADC_SetOffsetState>:
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b087      	sub	sp, #28
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	3360      	adds	r3, #96	@ 0x60
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	4413      	add	r3, r2
 8003fd8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	601a      	str	r2, [r3, #0]
}
 8003fea:	bf00      	nop
 8003fec:	371c      	adds	r7, #28
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr

08003ff6 <LL_ADC_SetOffsetSign>:
{
 8003ff6:	b480      	push	{r7}
 8003ff8:	b087      	sub	sp, #28
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	60f8      	str	r0, [r7, #12]
 8003ffe:	60b9      	str	r1, [r7, #8]
 8004000:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	3360      	adds	r3, #96	@ 0x60
 8004006:	461a      	mov	r2, r3
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	4413      	add	r3, r2
 800400e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	431a      	orrs	r2, r3
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	601a      	str	r2, [r3, #0]
}
 8004020:	bf00      	nop
 8004022:	371c      	adds	r7, #28
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <LL_ADC_SetOffsetSaturation>:
{
 800402c:	b480      	push	{r7}
 800402e:	b087      	sub	sp, #28
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	3360      	adds	r3, #96	@ 0x60
 800403c:	461a      	mov	r2, r3
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	4413      	add	r3, r2
 8004044:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	431a      	orrs	r2, r3
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	601a      	str	r2, [r3, #0]
}
 8004056:	bf00      	nop
 8004058:	371c      	adds	r7, #28
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr

08004062 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8004062:	b480      	push	{r7}
 8004064:	b083      	sub	sp, #12
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
 800406a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	695b      	ldr	r3, [r3, #20]
 8004070:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	431a      	orrs	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	615a      	str	r2, [r3, #20]
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <LL_ADC_INJ_GetTrigAuto>:
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8004098:	4618      	mov	r0, r3
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <LL_ADC_SetChannelSamplingTime>:
{
 80040a4:	b480      	push	{r7}
 80040a6:	b087      	sub	sp, #28
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	3314      	adds	r3, #20
 80040b4:	461a      	mov	r2, r3
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	0e5b      	lsrs	r3, r3, #25
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	f003 0304 	and.w	r3, r3, #4
 80040c0:	4413      	add	r3, r2
 80040c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	0d1b      	lsrs	r3, r3, #20
 80040cc:	f003 031f 	and.w	r3, r3, #31
 80040d0:	2107      	movs	r1, #7
 80040d2:	fa01 f303 	lsl.w	r3, r1, r3
 80040d6:	43db      	mvns	r3, r3
 80040d8:	401a      	ands	r2, r3
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	0d1b      	lsrs	r3, r3, #20
 80040de:	f003 031f 	and.w	r3, r3, #31
 80040e2:	6879      	ldr	r1, [r7, #4]
 80040e4:	fa01 f303 	lsl.w	r3, r1, r3
 80040e8:	431a      	orrs	r2, r3
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	601a      	str	r2, [r3, #0]
}
 80040ee:	bf00      	nop
 80040f0:	371c      	adds	r7, #28
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr
	...

080040fc <LL_ADC_SetChannelSingleDiff>:
{
 80040fc:	b480      	push	{r7}
 80040fe:	b085      	sub	sp, #20
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004114:	43db      	mvns	r3, r3
 8004116:	401a      	ands	r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f003 0318 	and.w	r3, r3, #24
 800411e:	4908      	ldr	r1, [pc, #32]	@ (8004140 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004120:	40d9      	lsrs	r1, r3
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	400b      	ands	r3, r1
 8004126:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800412a:	431a      	orrs	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8004132:	bf00      	nop
 8004134:	3714      	adds	r7, #20
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	0007ffff 	.word	0x0007ffff

08004144 <LL_ADC_GetMultimode>:
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f003 031f 	and.w	r3, r3, #31
}
 8004154:	4618      	mov	r0, r3
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <LL_ADC_IsEnabled>:
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	f003 0301 	and.w	r3, r3, #1
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <LL_ADC_IsEnabled+0x18>
 8004174:	2301      	movs	r3, #1
 8004176:	e000      	b.n	800417a <LL_ADC_IsEnabled+0x1a>
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr

08004186 <LL_ADC_StartCalibration>:
{
 8004186:	b480      	push	{r7}
 8004188:	b083      	sub	sp, #12
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
 800418e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004198:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80041a2:	4313      	orrs	r3, r2
 80041a4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	609a      	str	r2, [r3, #8]
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <LL_ADC_IsCalibrationOnGoing>:
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041cc:	d101      	bne.n	80041d2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80041ce:	2301      	movs	r3, #1
 80041d0:	e000      	b.n	80041d4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <LL_ADC_REG_IsConversionOngoing>:
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f003 0304 	and.w	r3, r3, #4
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d101      	bne.n	80041f8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80041f4:	2301      	movs	r3, #1
 80041f6:	e000      	b.n	80041fa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	370c      	adds	r7, #12
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr

08004206 <LL_ADC_INJ_StartConversion>:
{
 8004206:	b480      	push	{r7}
 8004208:	b083      	sub	sp, #12
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004216:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800421a:	f043 0208 	orr.w	r2, r3, #8
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	609a      	str	r2, [r3, #8]
}
 8004222:	bf00      	nop
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr

0800422e <LL_ADC_INJ_IsConversionOngoing>:
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 0308 	and.w	r3, r3, #8
 800423e:	2b08      	cmp	r3, #8
 8004240:	d101      	bne.n	8004246 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004242:	2301      	movs	r3, #1
 8004244:	e000      	b.n	8004248 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800425e:	2300      	movs	r3, #0
 8004260:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004268:	2b01      	cmp	r3, #1
 800426a:	d101      	bne.n	8004270 <HAL_ADCEx_Calibration_Start+0x1c>
 800426c:	2302      	movs	r3, #2
 800426e:	e04d      	b.n	800430c <HAL_ADCEx_Calibration_Start+0xb8>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f7ff fde7 	bl	8003e4c <ADC_Disable>
 800427e:	4603      	mov	r3, r0
 8004280:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004282:	7bfb      	ldrb	r3, [r7, #15]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d136      	bne.n	80042f6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800428c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004290:	f023 0302 	bic.w	r3, r3, #2
 8004294:	f043 0202 	orr.w	r2, r3, #2
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	6839      	ldr	r1, [r7, #0]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7ff ff6f 	bl	8004186 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042a8:	e014      	b.n	80042d4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	3301      	adds	r3, #1
 80042ae:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	4a18      	ldr	r2, [pc, #96]	@ (8004314 <HAL_ADCEx_Calibration_Start+0xc0>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d90d      	bls.n	80042d4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042bc:	f023 0312 	bic.w	r3, r3, #18
 80042c0:	f043 0210 	orr.w	r2, r3, #16
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e01b      	b.n	800430c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4618      	mov	r0, r3
 80042da:	f7ff ff6d 	bl	80041b8 <LL_ADC_IsCalibrationOnGoing>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1e2      	bne.n	80042aa <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042e8:	f023 0303 	bic.w	r3, r3, #3
 80042ec:	f043 0201 	orr.w	r2, r3, #1
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80042f4:	e005      	b.n	8004302 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042fa:	f043 0210 	orr.w	r2, r3, #16
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800430a:	7bfb      	ldrb	r3, [r7, #15]
}
 800430c:	4618      	mov	r0, r3
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	0004de01 	.word	0x0004de01

08004318 <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b086      	sub	sp, #24
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004320:	4853      	ldr	r0, [pc, #332]	@ (8004470 <HAL_ADCEx_InjectedStart+0x158>)
 8004322:	f7ff ff0f 	bl	8004144 <LL_ADC_GetMultimode>
 8004326:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4618      	mov	r0, r3
 800432e:	f7ff ff7e 	bl	800422e <LL_ADC_INJ_IsConversionOngoing>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <HAL_ADCEx_InjectedStart+0x24>
  {
    return HAL_BUSY;
 8004338:	2302      	movs	r3, #2
 800433a:	e094      	b.n	8004466 <HAL_ADCEx_InjectedStart+0x14e>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004346:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800434e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10a      	bne.n	800436c <HAL_ADCEx_InjectedStart+0x54>
        && (tmp_config_injected_queue == 0UL)
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d107      	bne.n	800436c <HAL_ADCEx_InjectedStart+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004360:	f043 0220 	orr.w	r2, r3, #32
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e07c      	b.n	8004466 <HAL_ADCEx_InjectedStart+0x14e>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004372:	2b01      	cmp	r3, #1
 8004374:	d101      	bne.n	800437a <HAL_ADCEx_InjectedStart+0x62>
 8004376:	2302      	movs	r3, #2
 8004378:	e075      	b.n	8004466 <HAL_ADCEx_InjectedStart+0x14e>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7ff fcdc 	bl	8003d40 <ADC_Enable>
 8004388:	4603      	mov	r3, r0
 800438a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800438c:	7bfb      	ldrb	r3, [r7, #15]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d164      	bne.n	800445c <HAL_ADCEx_InjectedStart+0x144>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004396:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800439a:	2b00      	cmp	r3, #0
 800439c:	d006      	beq.n	80043ac <HAL_ADCEx_InjectedStart+0x94>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043a2:	f023 0208 	bic.w	r2, r3, #8
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	661a      	str	r2, [r3, #96]	@ 0x60
 80043aa:	e002      	b.n	80043b2 <HAL_ADCEx_InjectedStart+0x9a>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043b6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80043ba:	f023 0301 	bic.w	r3, r3, #1
 80043be:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a2a      	ldr	r2, [pc, #168]	@ (8004474 <HAL_ADCEx_InjectedStart+0x15c>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d002      	beq.n	80043d6 <HAL_ADCEx_InjectedStart+0xbe>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	e001      	b.n	80043da <HAL_ADCEx_InjectedStart+0xc2>
 80043d6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	6812      	ldr	r2, [r2, #0]
 80043de:	4293      	cmp	r3, r2
 80043e0:	d002      	beq.n	80043e8 <HAL_ADCEx_InjectedStart+0xd0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d105      	bne.n	80043f4 <HAL_ADCEx_InjectedStart+0xdc>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2260      	movs	r2, #96	@ 0x60
 80043fa:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a1a      	ldr	r2, [pc, #104]	@ (8004474 <HAL_ADCEx_InjectedStart+0x15c>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d002      	beq.n	8004414 <HAL_ADCEx_InjectedStart+0xfc>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	e001      	b.n	8004418 <HAL_ADCEx_InjectedStart+0x100>
 8004414:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	6812      	ldr	r2, [r2, #0]
 800441c:	4293      	cmp	r3, r2
 800441e:	d008      	beq.n	8004432 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d005      	beq.n	8004432 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	2b06      	cmp	r3, #6
 800442a:	d002      	beq.n	8004432 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	2b07      	cmp	r3, #7
 8004430:	d10d      	bne.n	800444e <HAL_ADCEx_InjectedStart+0x136>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4618      	mov	r0, r3
 8004438:	f7ff fe26 	bl	8004088 <LL_ADC_INJ_GetTrigAuto>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d110      	bne.n	8004464 <HAL_ADCEx_InjectedStart+0x14c>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4618      	mov	r0, r3
 8004448:	f7ff fedd 	bl	8004206 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800444c:	e00a      	b.n	8004464 <HAL_ADCEx_InjectedStart+0x14c>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004452:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	65da      	str	r2, [r3, #92]	@ 0x5c
 800445a:	e003      	b.n	8004464 <HAL_ADCEx_InjectedStart+0x14c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004464:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004466:	4618      	mov	r0, r3
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	50000300 	.word	0x50000300
 8004474:	50000100 	.word	0x50000100

08004478 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004480:	486e      	ldr	r0, [pc, #440]	@ (800463c <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 8004482:	f7ff fe5f 	bl	8004144 <LL_ADC_GetMultimode>
 8004486:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4618      	mov	r0, r3
 800448e:	f7ff fece 	bl	800422e <LL_ADC_INJ_IsConversionOngoing>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d001      	beq.n	800449c <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 8004498:	2302      	movs	r3, #2
 800449a:	e0ca      	b.n	8004632 <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044a6:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ae:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10a      	bne.n	80044cc <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d107      	bne.n	80044cc <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c0:	f043 0220 	orr.w	r2, r3, #32
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e0b2      	b.n	8004632 <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d101      	bne.n	80044da <HAL_ADCEx_InjectedStart_IT+0x62>
 80044d6:	2302      	movs	r3, #2
 80044d8:	e0ab      	b.n	8004632 <HAL_ADCEx_InjectedStart_IT+0x1ba>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2201      	movs	r2, #1
 80044de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7ff fc2c 	bl	8003d40 <ADC_Enable>
 80044e8:	4603      	mov	r3, r0
 80044ea:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80044ec:	7bfb      	ldrb	r3, [r7, #15]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	f040 809a 	bne.w	8004628 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d006      	beq.n	800450e <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004504:	f023 0208 	bic.w	r2, r3, #8
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	661a      	str	r2, [r3, #96]	@ 0x60
 800450c:	e002      	b.n	8004514 <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004518:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800451c:	f023 0301 	bic.w	r3, r3, #1
 8004520:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a44      	ldr	r2, [pc, #272]	@ (8004640 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d002      	beq.n	8004538 <HAL_ADCEx_InjectedStart_IT+0xc0>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	e001      	b.n	800453c <HAL_ADCEx_InjectedStart_IT+0xc4>
 8004538:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	6812      	ldr	r2, [r2, #0]
 8004540:	4293      	cmp	r3, r2
 8004542:	d002      	beq.n	800454a <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d105      	bne.n	8004556 <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800454e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2260      	movs	r2, #96	@ 0x60
 800455c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d007      	beq.n	8004584 <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	685a      	ldr	r2, [r3, #4]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004582:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	699b      	ldr	r3, [r3, #24]
 8004588:	2b08      	cmp	r3, #8
 800458a:	d110      	bne.n	80045ae <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f022 0220 	bic.w	r2, r2, #32
 800459a:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045aa:	605a      	str	r2, [r3, #4]
          break;
 80045ac:	e010      	b.n	80045d0 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045bc:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	685a      	ldr	r2, [r3, #4]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f042 0220 	orr.w	r2, r2, #32
 80045cc:	605a      	str	r2, [r3, #4]
          break;
 80045ce:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a1a      	ldr	r2, [pc, #104]	@ (8004640 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d002      	beq.n	80045e0 <HAL_ADCEx_InjectedStart_IT+0x168>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	e001      	b.n	80045e4 <HAL_ADCEx_InjectedStart_IT+0x16c>
 80045e0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	6812      	ldr	r2, [r2, #0]
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d008      	beq.n	80045fe <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d005      	beq.n	80045fe <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	2b06      	cmp	r3, #6
 80045f6:	d002      	beq.n	80045fe <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	2b07      	cmp	r3, #7
 80045fc:	d10d      	bne.n	800461a <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4618      	mov	r0, r3
 8004604:	f7ff fd40 	bl	8004088 <LL_ADC_INJ_GetTrigAuto>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d110      	bne.n	8004630 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4618      	mov	r0, r3
 8004614:	f7ff fdf7 	bl	8004206 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004618:	e00a      	b.n	8004630 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800461e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004626:	e003      	b.n	8004630 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004630:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004632:	4618      	mov	r0, r3
 8004634:	3718      	adds	r7, #24
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	50000300 	.word	0x50000300
 8004640:	50000100 	.word	0x50000100

08004644 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800464c:	bf00      	nop
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b0b6      	sub	sp, #216	@ 0xd8
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800469e:	2300      	movs	r3, #0
 80046a0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80046a4:	2300      	movs	r3, #0
 80046a6:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 80046a8:	2300      	movs	r3, #0
 80046aa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d102      	bne.n	80046be <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80046b8:	2302      	movs	r3, #2
 80046ba:	f000 bcb5 	b.w	8005028 <HAL_ADCEx_InjectedConfigChannel+0x994>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2201      	movs	r2, #1
 80046c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d130      	bne.n	8004738 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	2b09      	cmp	r3, #9
 80046dc:	d179      	bne.n	80047d2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d010      	beq.n	8004708 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	0e9b      	lsrs	r3, r3, #26
 80046ec:	025b      	lsls	r3, r3, #9
 80046ee:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f6:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80046fa:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004700:	4313      	orrs	r3, r2
 8004702:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004706:	e007      	b.n	8004718 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	0e9b      	lsrs	r3, r3, #26
 800470e:	025b      	lsls	r3, r3, #9
 8004710:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8004714:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800471e:	4b84      	ldr	r3, [pc, #528]	@ (8004930 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004720:	4013      	ands	r3, r2
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6812      	ldr	r2, [r2, #0]
 8004726:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800472a:	430b      	orrs	r3, r1
 800472c:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004734:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004736:	e04c      	b.n	80047d2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800473c:	2b00      	cmp	r3, #0
 800473e:	d11d      	bne.n	800477c <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	6a1a      	ldr	r2, [r3, #32]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004752:	2b00      	cmp	r3, #0
 8004754:	d00d      	beq.n	8004772 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004760:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8004764:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800476a:	4313      	orrs	r3, r2
 800476c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004770:	e004      	b.n	800477c <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	3b01      	subs	r3, #1
 8004778:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	0e9b      	lsrs	r3, r3, #26
 8004782:	f003 021f 	and.w	r2, r3, #31
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f003 031f 	and.w	r3, r3, #31
 800478e:	fa02 f303 	lsl.w	r3, r2, r3
 8004792:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004796:	4313      	orrs	r3, r2
 8004798:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047a0:	1e5a      	subs	r2, r3, #1
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80047aa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80047ae:	431a      	orrs	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10a      	bne.n	80047d2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80047c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004930 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80047c4:	4013      	ands	r3, r2
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	6812      	ldr	r2, [r2, #0]
 80047ce:	430b      	orrs	r3, r1
 80047d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7ff fd29 	bl	800422e <LL_ADC_INJ_IsConversionOngoing>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d124      	bne.n	800482c <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d112      	bne.n	8004812 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80047fc:	055a      	lsls	r2, r3, #21
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004804:	051b      	lsls	r3, r3, #20
 8004806:	431a      	orrs	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	430a      	orrs	r2, r1
 800480e:	60da      	str	r2, [r3, #12]
 8004810:	e00c      	b.n	800482c <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004822:	055a      	lsls	r2, r3, #21
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	430a      	orrs	r2, r1
 800482a:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4618      	mov	r0, r3
 8004832:	f7ff fcd5 	bl	80041e0 <LL_ADC_REG_IsConversionOngoing>
 8004836:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4618      	mov	r0, r3
 8004840:	f7ff fcf5 	bl	800422e <LL_ADC_INJ_IsConversionOngoing>
 8004844:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004848:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800484c:	2b00      	cmp	r3, #0
 800484e:	f040 822e 	bne.w	8004cae <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004852:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004856:	2b00      	cmp	r3, #0
 8004858:	f040 8229 	bne.w	8004cae <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004860:	2b00      	cmp	r3, #0
 8004862:	d003      	beq.n	800486c <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004868:	2b00      	cmp	r3, #0
 800486a:	d116      	bne.n	800489a <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004872:	2b01      	cmp	r3, #1
 8004874:	d108      	bne.n	8004888 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	68da      	ldr	r2, [r3, #12]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8004884:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004886:	e01f      	b.n	80048c8 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004896:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004898:	e016      	b.n	80048c8 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d109      	bne.n	80048b8 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048a8:	f043 0220 	orr.w	r2, r3, #32
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80048b6:	e007      	b.n	80048c8 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68da      	ldr	r2, [r3, #12]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80048c6:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d110      	bne.n	80048f4 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e4:	430b      	orrs	r3, r1
 80048e6:	431a      	orrs	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f042 0202 	orr.w	r2, r2, #2
 80048f0:	611a      	str	r2, [r3, #16]
 80048f2:	e007      	b.n	8004904 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	691a      	ldr	r2, [r3, #16]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f022 0202 	bic.w	r2, r2, #2
 8004902:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800490c:	d112      	bne.n	8004934 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6818      	ldr	r0, [r3, #0]
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2200      	movs	r2, #0
 8004918:	4619      	mov	r1, r3
 800491a:	f7ff fbc3 	bl	80040a4 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff fb9b 	bl	8004062 <LL_ADC_SetSamplingTimeCommonConfig>
 800492c:	e011      	b.n	8004952 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 800492e:	bf00      	nop
 8004930:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6818      	ldr	r0, [r3, #0]
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004940:	461a      	mov	r2, r3
 8004942:	f7ff fbaf 	bl	80040a4 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2100      	movs	r1, #0
 800494c:	4618      	mov	r0, r3
 800494e:	f7ff fb88 	bl	8004062 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	695a      	ldr	r2, [r3, #20]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	08db      	lsrs	r3, r3, #3
 800495e:	f003 0303 	and.w	r3, r3, #3
 8004962:	005b      	lsls	r3, r3, #1
 8004964:	fa02 f303 	lsl.w	r3, r2, r3
 8004968:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	691b      	ldr	r3, [r3, #16]
 8004970:	2b04      	cmp	r3, #4
 8004972:	d022      	beq.n	80049ba <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6818      	ldr	r0, [r3, #0]
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	6919      	ldr	r1, [r3, #16]
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004984:	f7ff fae2 	bl	8003f4c <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6818      	ldr	r0, [r3, #0]
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	6919      	ldr	r1, [r3, #16]
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	461a      	mov	r2, r3
 8004996:	f7ff fb2e 	bl	8003ff6 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6818      	ldr	r0, [r3, #0]
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d102      	bne.n	80049b0 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80049aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049ae:	e000      	b.n	80049b2 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 80049b0:	2300      	movs	r3, #0
 80049b2:	461a      	mov	r2, r3
 80049b4:	f7ff fb3a 	bl	800402c <LL_ADC_SetOffsetSaturation>
 80049b8:	e179      	b.n	8004cae <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2100      	movs	r1, #0
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7ff fae7 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 80049c6:	4603      	mov	r3, r0
 80049c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d10a      	bne.n	80049e6 <HAL_ADCEx_InjectedConfigChannel+0x352>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2100      	movs	r1, #0
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7ff fadc 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 80049dc:	4603      	mov	r3, r0
 80049de:	0e9b      	lsrs	r3, r3, #26
 80049e0:	f003 021f 	and.w	r2, r3, #31
 80049e4:	e01e      	b.n	8004a24 <HAL_ADCEx_InjectedConfigChannel+0x390>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2100      	movs	r1, #0
 80049ec:	4618      	mov	r0, r3
 80049ee:	f7ff fad1 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 80049f2:	4603      	mov	r3, r0
 80049f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80049fc:	fa93 f3a3 	rbit	r3, r3
 8004a00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8004a04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a08:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8004a0c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d101      	bne.n	8004a18 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8004a14:	2320      	movs	r3, #32
 8004a16:	e004      	b.n	8004a22 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8004a18:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a1c:	fab3 f383 	clz	r3, r3
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d105      	bne.n	8004a3c <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	0e9b      	lsrs	r3, r3, #26
 8004a36:	f003 031f 	and.w	r3, r3, #31
 8004a3a:	e018      	b.n	8004a6e <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a48:	fa93 f3a3 	rbit	r3, r3
 8004a4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004a50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004a54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004a58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8004a60:	2320      	movs	r3, #32
 8004a62:	e004      	b.n	8004a6e <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8004a64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a68:	fab3 f383 	clz	r3, r3
 8004a6c:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d106      	bne.n	8004a80 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2200      	movs	r2, #0
 8004a78:	2100      	movs	r1, #0
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7ff faa0 	bl	8003fc0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2101      	movs	r1, #1
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7ff fa84 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10a      	bne.n	8004aac <HAL_ADCEx_InjectedConfigChannel+0x418>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2101      	movs	r1, #1
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7ff fa79 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	0e9b      	lsrs	r3, r3, #26
 8004aa6:	f003 021f 	and.w	r2, r3, #31
 8004aaa:	e01e      	b.n	8004aea <HAL_ADCEx_InjectedConfigChannel+0x456>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2101      	movs	r1, #1
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7ff fa6e 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004abe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ac2:	fa93 f3a3 	rbit	r3, r3
 8004ac6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004aca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ace:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004ad2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d101      	bne.n	8004ade <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8004ada:	2320      	movs	r3, #32
 8004adc:	e004      	b.n	8004ae8 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8004ade:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004ae2:	fab3 f383 	clz	r3, r3
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d105      	bne.n	8004b02 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	0e9b      	lsrs	r3, r3, #26
 8004afc:	f003 031f 	and.w	r3, r3, #31
 8004b00:	e018      	b.n	8004b34 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b0e:	fa93 f3a3 	rbit	r3, r3
 8004b12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004b16:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004b1a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004b1e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8004b26:	2320      	movs	r3, #32
 8004b28:	e004      	b.n	8004b34 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8004b2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b2e:	fab3 f383 	clz	r3, r3
 8004b32:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d106      	bne.n	8004b46 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	2101      	movs	r1, #1
 8004b40:	4618      	mov	r0, r3
 8004b42:	f7ff fa3d 	bl	8003fc0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2102      	movs	r1, #2
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7ff fa21 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 8004b52:	4603      	mov	r3, r0
 8004b54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d10a      	bne.n	8004b72 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2102      	movs	r1, #2
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7ff fa16 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	0e9b      	lsrs	r3, r3, #26
 8004b6c:	f003 021f 	and.w	r2, r3, #31
 8004b70:	e01e      	b.n	8004bb0 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2102      	movs	r1, #2
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f7ff fa0b 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b84:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b88:	fa93 f3a3 	rbit	r3, r3
 8004b8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004b90:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004b98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d101      	bne.n	8004ba4 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8004ba0:	2320      	movs	r3, #32
 8004ba2:	e004      	b.n	8004bae <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8004ba4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ba8:	fab3 f383 	clz	r3, r3
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d105      	bne.n	8004bc8 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	0e9b      	lsrs	r3, r3, #26
 8004bc2:	f003 031f 	and.w	r3, r3, #31
 8004bc6:	e014      	b.n	8004bf2 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004bd0:	fa93 f3a3 	rbit	r3, r3
 8004bd4:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004bd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bd8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004bdc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d101      	bne.n	8004be8 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8004be4:	2320      	movs	r3, #32
 8004be6:	e004      	b.n	8004bf2 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8004be8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004bec:	fab3 f383 	clz	r3, r3
 8004bf0:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d106      	bne.n	8004c04 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	2102      	movs	r1, #2
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7ff f9de 	bl	8003fc0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2103      	movs	r1, #3
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7ff f9c2 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 8004c10:	4603      	mov	r3, r0
 8004c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d10a      	bne.n	8004c30 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2103      	movs	r1, #3
 8004c20:	4618      	mov	r0, r3
 8004c22:	f7ff f9b7 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 8004c26:	4603      	mov	r3, r0
 8004c28:	0e9b      	lsrs	r3, r3, #26
 8004c2a:	f003 021f 	and.w	r2, r3, #31
 8004c2e:	e017      	b.n	8004c60 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2103      	movs	r1, #3
 8004c36:	4618      	mov	r0, r3
 8004c38:	f7ff f9ac 	bl	8003f94 <LL_ADC_GetOffsetChannel>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c40:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c42:	fa93 f3a3 	rbit	r3, r3
 8004c46:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004c48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c4a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004c4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8004c52:	2320      	movs	r3, #32
 8004c54:	e003      	b.n	8004c5e <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8004c56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c58:	fab3 f383 	clz	r3, r3
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d105      	bne.n	8004c78 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	0e9b      	lsrs	r3, r3, #26
 8004c72:	f003 031f 	and.w	r3, r3, #31
 8004c76:	e011      	b.n	8004c9c <HAL_ADCEx_InjectedConfigChannel+0x608>
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c80:	fa93 f3a3 	rbit	r3, r3
 8004c84:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004c86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c88:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004c8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d101      	bne.n	8004c94 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8004c90:	2320      	movs	r3, #32
 8004c92:	e003      	b.n	8004c9c <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8004c94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c96:	fab3 f383 	clz	r3, r3
 8004c9a:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d106      	bne.n	8004cae <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	2103      	movs	r1, #3
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7ff f989 	bl	8003fc0 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f7ff fa54 	bl	8004160 <LL_ADC_IsEnabled>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f040 8140 	bne.w	8004f40 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6818      	ldr	r0, [r3, #0]
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	6819      	ldr	r1, [r3, #0]
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	461a      	mov	r2, r3
 8004cce:	f7ff fa15 	bl	80040fc <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	4a8f      	ldr	r2, [pc, #572]	@ (8004f14 <HAL_ADCEx_InjectedConfigChannel+0x880>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	f040 8131 	bne.w	8004f40 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10b      	bne.n	8004d06 <HAL_ADCEx_InjectedConfigChannel+0x672>
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	0e9b      	lsrs	r3, r3, #26
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	f003 031f 	and.w	r3, r3, #31
 8004cfa:	2b09      	cmp	r3, #9
 8004cfc:	bf94      	ite	ls
 8004cfe:	2301      	movls	r3, #1
 8004d00:	2300      	movhi	r3, #0
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	e019      	b.n	8004d3a <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d0e:	fa93 f3a3 	rbit	r3, r3
 8004d12:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004d14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d16:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004d18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8004d1e:	2320      	movs	r3, #32
 8004d20:	e003      	b.n	8004d2a <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8004d22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d24:	fab3 f383 	clz	r3, r3
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	f003 031f 	and.w	r3, r3, #31
 8004d30:	2b09      	cmp	r3, #9
 8004d32:	bf94      	ite	ls
 8004d34:	2301      	movls	r3, #1
 8004d36:	2300      	movhi	r3, #0
 8004d38:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d079      	beq.n	8004e32 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d107      	bne.n	8004d5a <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	0e9b      	lsrs	r3, r3, #26
 8004d50:	3301      	adds	r3, #1
 8004d52:	069b      	lsls	r3, r3, #26
 8004d54:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d58:	e015      	b.n	8004d86 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d62:	fa93 f3a3 	rbit	r3, r3
 8004d66:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004d68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d6a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004d6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d101      	bne.n	8004d76 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8004d72:	2320      	movs	r3, #32
 8004d74:	e003      	b.n	8004d7e <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8004d76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d78:	fab3 f383 	clz	r3, r3
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	3301      	adds	r3, #1
 8004d80:	069b      	lsls	r3, r3, #26
 8004d82:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d109      	bne.n	8004da6 <HAL_ADCEx_InjectedConfigChannel+0x712>
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	0e9b      	lsrs	r3, r3, #26
 8004d98:	3301      	adds	r3, #1
 8004d9a:	f003 031f 	and.w	r3, r3, #31
 8004d9e:	2101      	movs	r1, #1
 8004da0:	fa01 f303 	lsl.w	r3, r1, r3
 8004da4:	e017      	b.n	8004dd6 <HAL_ADCEx_InjectedConfigChannel+0x742>
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dae:	fa93 f3a3 	rbit	r3, r3
 8004db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004db6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004db8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8004dbe:	2320      	movs	r3, #32
 8004dc0:	e003      	b.n	8004dca <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8004dc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dc4:	fab3 f383 	clz	r3, r3
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	3301      	adds	r3, #1
 8004dcc:	f003 031f 	and.w	r3, r3, #31
 8004dd0:	2101      	movs	r1, #1
 8004dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8004dd6:	ea42 0103 	orr.w	r1, r2, r3
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10a      	bne.n	8004dfc <HAL_ADCEx_InjectedConfigChannel+0x768>
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	0e9b      	lsrs	r3, r3, #26
 8004dec:	3301      	adds	r3, #1
 8004dee:	f003 021f 	and.w	r2, r3, #31
 8004df2:	4613      	mov	r3, r2
 8004df4:	005b      	lsls	r3, r3, #1
 8004df6:	4413      	add	r3, r2
 8004df8:	051b      	lsls	r3, r3, #20
 8004dfa:	e018      	b.n	8004e2e <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e04:	fa93 f3a3 	rbit	r3, r3
 8004e08:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d101      	bne.n	8004e18 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8004e14:	2320      	movs	r3, #32
 8004e16:	e003      	b.n	8004e20 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8004e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e1a:	fab3 f383 	clz	r3, r3
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	3301      	adds	r3, #1
 8004e22:	f003 021f 	and.w	r2, r3, #31
 8004e26:	4613      	mov	r3, r2
 8004e28:	005b      	lsls	r3, r3, #1
 8004e2a:	4413      	add	r3, r2
 8004e2c:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e2e:	430b      	orrs	r3, r1
 8004e30:	e081      	b.n	8004f36 <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d107      	bne.n	8004e4e <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	0e9b      	lsrs	r3, r3, #26
 8004e44:	3301      	adds	r3, #1
 8004e46:	069b      	lsls	r3, r3, #26
 8004e48:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e4c:	e015      	b.n	8004e7a <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e56:	fa93 f3a3 	rbit	r3, r3
 8004e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d101      	bne.n	8004e6a <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8004e66:	2320      	movs	r3, #32
 8004e68:	e003      	b.n	8004e72 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8004e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e6c:	fab3 f383 	clz	r3, r3
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	3301      	adds	r3, #1
 8004e74:	069b      	lsls	r3, r3, #26
 8004e76:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d109      	bne.n	8004e9a <HAL_ADCEx_InjectedConfigChannel+0x806>
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	0e9b      	lsrs	r3, r3, #26
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	f003 031f 	and.w	r3, r3, #31
 8004e92:	2101      	movs	r1, #1
 8004e94:	fa01 f303 	lsl.w	r3, r1, r3
 8004e98:	e017      	b.n	8004eca <HAL_ADCEx_InjectedConfigChannel+0x836>
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	fa93 f3a3 	rbit	r3, r3
 8004ea6:	61bb      	str	r3, [r7, #24]
  return result;
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004eac:	6a3b      	ldr	r3, [r7, #32]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d101      	bne.n	8004eb6 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8004eb2:	2320      	movs	r3, #32
 8004eb4:	e003      	b.n	8004ebe <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8004eb6:	6a3b      	ldr	r3, [r7, #32]
 8004eb8:	fab3 f383 	clz	r3, r3
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	f003 031f 	and.w	r3, r3, #31
 8004ec4:	2101      	movs	r1, #1
 8004ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8004eca:	ea42 0103 	orr.w	r1, r2, r3
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10d      	bne.n	8004ef6 <HAL_ADCEx_InjectedConfigChannel+0x862>
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	0e9b      	lsrs	r3, r3, #26
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	f003 021f 	and.w	r2, r3, #31
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	4413      	add	r3, r2
 8004eec:	3b1e      	subs	r3, #30
 8004eee:	051b      	lsls	r3, r3, #20
 8004ef0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004ef4:	e01e      	b.n	8004f34 <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	fa93 f3a3 	rbit	r3, r3
 8004f02:	60fb      	str	r3, [r7, #12]
  return result;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d104      	bne.n	8004f18 <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8004f0e:	2320      	movs	r3, #32
 8004f10:	e006      	b.n	8004f20 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8004f12:	bf00      	nop
 8004f14:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	fab3 f383 	clz	r3, r3
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	3301      	adds	r3, #1
 8004f22:	f003 021f 	and.w	r2, r3, #31
 8004f26:	4613      	mov	r3, r2
 8004f28:	005b      	lsls	r3, r3, #1
 8004f2a:	4413      	add	r3, r2
 8004f2c:	3b1e      	subs	r3, #30
 8004f2e:	051b      	lsls	r3, r3, #20
 8004f30:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f34:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	f7ff f8b2 	bl	80040a4 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	4b3a      	ldr	r3, [pc, #232]	@ (8005030 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 8004f46:	4013      	ands	r3, r2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d067      	beq.n	800501c <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f4c:	4839      	ldr	r0, [pc, #228]	@ (8005034 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004f4e:	f7fe ffef 	bl	8003f30 <LL_ADC_GetCommonPathInternalCh>
 8004f52:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a37      	ldr	r2, [pc, #220]	@ (8005038 <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d004      	beq.n	8004f6a <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a35      	ldr	r2, [pc, #212]	@ (800503c <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d127      	bne.n	8004fba <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004f6a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004f6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d121      	bne.n	8004fba <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f7e:	d14d      	bne.n	800501c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004f84:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f88:	4619      	mov	r1, r3
 8004f8a:	482a      	ldr	r0, [pc, #168]	@ (8005034 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004f8c:	f7fe ffbd 	bl	8003f0a <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004f90:	4b2b      	ldr	r3, [pc, #172]	@ (8005040 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	099b      	lsrs	r3, r3, #6
 8004f96:	4a2b      	ldr	r2, [pc, #172]	@ (8005044 <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 8004f98:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9c:	099a      	lsrs	r2, r3, #6
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	005b      	lsls	r3, r3, #1
 8004fa2:	4413      	add	r3, r2
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8004fa8:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004faa:	e002      	b.n	8004fb2 <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	3b01      	subs	r3, #1
 8004fb0:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d1f9      	bne.n	8004fac <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004fb8:	e030      	b.n	800501c <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a22      	ldr	r2, [pc, #136]	@ (8005048 <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d113      	bne.n	8004fec <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004fc4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004fc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10d      	bne.n	8004fec <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a1d      	ldr	r2, [pc, #116]	@ (800504c <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d020      	beq.n	800501c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004fda:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004fde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	4813      	ldr	r0, [pc, #76]	@ (8005034 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004fe6:	f7fe ff90 	bl	8003f0a <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fea:	e017      	b.n	800501c <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a17      	ldr	r2, [pc, #92]	@ (8005050 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d112      	bne.n	800501c <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ff6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004ffa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10c      	bne.n	800501c <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a11      	ldr	r2, [pc, #68]	@ (800504c <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d007      	beq.n	800501c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800500c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005010:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005014:	4619      	mov	r1, r3
 8005016:	4807      	ldr	r0, [pc, #28]	@ (8005034 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8005018:	f7fe ff77 	bl	8003f0a <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005024:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005028:	4618      	mov	r0, r3
 800502a:	37d8      	adds	r7, #216	@ 0xd8
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	80080000 	.word	0x80080000
 8005034:	50000300 	.word	0x50000300
 8005038:	c3210000 	.word	0xc3210000
 800503c:	90c00010 	.word	0x90c00010
 8005040:	20000000 	.word	0x20000000
 8005044:	053e2d63 	.word	0x053e2d63
 8005048:	c7520000 	.word	0xc7520000
 800504c:	50000100 	.word	0x50000100
 8005050:	cb840000 	.word	0xcb840000

08005054 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005054:	b590      	push	{r4, r7, lr}
 8005056:	b0a1      	sub	sp, #132	@ 0x84
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800505e:	2300      	movs	r3, #0
 8005060:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800506a:	2b01      	cmp	r3, #1
 800506c:	d101      	bne.n	8005072 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800506e:	2302      	movs	r3, #2
 8005070:	e08b      	b.n	800518a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800507a:	2300      	movs	r3, #0
 800507c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800507e:	2300      	movs	r3, #0
 8005080:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800508a:	d102      	bne.n	8005092 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800508c:	4b41      	ldr	r3, [pc, #260]	@ (8005194 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800508e:	60bb      	str	r3, [r7, #8]
 8005090:	e001      	b.n	8005096 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005092:	2300      	movs	r3, #0
 8005094:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10b      	bne.n	80050b4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050a0:	f043 0220 	orr.w	r2, r3, #32
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e06a      	b.n	800518a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7ff f892 	bl	80041e0 <LL_ADC_REG_IsConversionOngoing>
 80050bc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7ff f88c 	bl	80041e0 <LL_ADC_REG_IsConversionOngoing>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d14c      	bne.n	8005168 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80050ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d149      	bne.n	8005168 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80050d4:	4b30      	ldr	r3, [pc, #192]	@ (8005198 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80050d6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d028      	beq.n	8005132 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80050e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	6859      	ldr	r1, [r3, #4]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80050f2:	035b      	lsls	r3, r3, #13
 80050f4:	430b      	orrs	r3, r1
 80050f6:	431a      	orrs	r2, r3
 80050f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050fa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050fc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005100:	f7ff f82e 	bl	8004160 <LL_ADC_IsEnabled>
 8005104:	4604      	mov	r4, r0
 8005106:	4823      	ldr	r0, [pc, #140]	@ (8005194 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005108:	f7ff f82a 	bl	8004160 <LL_ADC_IsEnabled>
 800510c:	4603      	mov	r3, r0
 800510e:	4323      	orrs	r3, r4
 8005110:	2b00      	cmp	r3, #0
 8005112:	d133      	bne.n	800517c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005114:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800511c:	f023 030f 	bic.w	r3, r3, #15
 8005120:	683a      	ldr	r2, [r7, #0]
 8005122:	6811      	ldr	r1, [r2, #0]
 8005124:	683a      	ldr	r2, [r7, #0]
 8005126:	6892      	ldr	r2, [r2, #8]
 8005128:	430a      	orrs	r2, r1
 800512a:	431a      	orrs	r2, r3
 800512c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800512e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005130:	e024      	b.n	800517c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005132:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800513a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800513c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800513e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005142:	f7ff f80d 	bl	8004160 <LL_ADC_IsEnabled>
 8005146:	4604      	mov	r4, r0
 8005148:	4812      	ldr	r0, [pc, #72]	@ (8005194 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800514a:	f7ff f809 	bl	8004160 <LL_ADC_IsEnabled>
 800514e:	4603      	mov	r3, r0
 8005150:	4323      	orrs	r3, r4
 8005152:	2b00      	cmp	r3, #0
 8005154:	d112      	bne.n	800517c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005156:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800515e:	f023 030f 	bic.w	r3, r3, #15
 8005162:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005164:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005166:	e009      	b.n	800517c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800516c:	f043 0220 	orr.w	r2, r3, #32
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800517a:	e000      	b.n	800517e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800517c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005186:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800518a:	4618      	mov	r0, r3
 800518c:	3784      	adds	r7, #132	@ 0x84
 800518e:	46bd      	mov	sp, r7
 8005190:	bd90      	pop	{r4, r7, pc}
 8005192:	bf00      	nop
 8005194:	50000100 	.word	0x50000100
 8005198:	50000300 	.word	0x50000300

0800519c <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80051a4:	4b05      	ldr	r3, [pc, #20]	@ (80051bc <LL_EXTI_EnableIT_0_31+0x20>)
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	4904      	ldr	r1, [pc, #16]	@ (80051bc <LL_EXTI_EnableIT_0_31+0x20>)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	600b      	str	r3, [r1, #0]
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr
 80051bc:	40010400 	.word	0x40010400

080051c0 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80051c8:	4b06      	ldr	r3, [pc, #24]	@ (80051e4 <LL_EXTI_DisableIT_0_31+0x24>)
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	43db      	mvns	r3, r3
 80051d0:	4904      	ldr	r1, [pc, #16]	@ (80051e4 <LL_EXTI_DisableIT_0_31+0x24>)
 80051d2:	4013      	ands	r3, r2
 80051d4:	600b      	str	r3, [r1, #0]
}
 80051d6:	bf00      	nop
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	40010400 	.word	0x40010400

080051e8 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80051f0:	4b05      	ldr	r3, [pc, #20]	@ (8005208 <LL_EXTI_EnableEvent_0_31+0x20>)
 80051f2:	685a      	ldr	r2, [r3, #4]
 80051f4:	4904      	ldr	r1, [pc, #16]	@ (8005208 <LL_EXTI_EnableEvent_0_31+0x20>)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	604b      	str	r3, [r1, #4]

}
 80051fc:	bf00      	nop
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr
 8005208:	40010400 	.word	0x40010400

0800520c <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8005214:	4b06      	ldr	r3, [pc, #24]	@ (8005230 <LL_EXTI_DisableEvent_0_31+0x24>)
 8005216:	685a      	ldr	r2, [r3, #4]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	43db      	mvns	r3, r3
 800521c:	4904      	ldr	r1, [pc, #16]	@ (8005230 <LL_EXTI_DisableEvent_0_31+0x24>)
 800521e:	4013      	ands	r3, r2
 8005220:	604b      	str	r3, [r1, #4]
}
 8005222:	bf00      	nop
 8005224:	370c      	adds	r7, #12
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	40010400 	.word	0x40010400

08005234 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800523c:	4b05      	ldr	r3, [pc, #20]	@ (8005254 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800523e:	689a      	ldr	r2, [r3, #8]
 8005240:	4904      	ldr	r1, [pc, #16]	@ (8005254 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4313      	orrs	r3, r2
 8005246:	608b      	str	r3, [r1, #8]

}
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr
 8005254:	40010400 	.word	0x40010400

08005258 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005260:	4b06      	ldr	r3, [pc, #24]	@ (800527c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8005262:	689a      	ldr	r2, [r3, #8]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	43db      	mvns	r3, r3
 8005268:	4904      	ldr	r1, [pc, #16]	@ (800527c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800526a:	4013      	ands	r3, r2
 800526c:	608b      	str	r3, [r1, #8]

}
 800526e:	bf00      	nop
 8005270:	370c      	adds	r7, #12
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop
 800527c:	40010400 	.word	0x40010400

08005280 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8005288:	4b05      	ldr	r3, [pc, #20]	@ (80052a0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800528a:	68da      	ldr	r2, [r3, #12]
 800528c:	4904      	ldr	r1, [pc, #16]	@ (80052a0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4313      	orrs	r3, r2
 8005292:	60cb      	str	r3, [r1, #12]
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr
 80052a0:	40010400 	.word	0x40010400

080052a4 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80052ac:	4b06      	ldr	r3, [pc, #24]	@ (80052c8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80052ae:	68da      	ldr	r2, [r3, #12]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	43db      	mvns	r3, r3
 80052b4:	4904      	ldr	r1, [pc, #16]	@ (80052c8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80052b6:	4013      	ands	r3, r2
 80052b8:	60cb      	str	r3, [r1, #12]
}
 80052ba:	bf00      	nop
 80052bc:	370c      	adds	r7, #12
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	40010400 	.word	0x40010400

080052cc <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80052d4:	4b07      	ldr	r3, [pc, #28]	@ (80052f4 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80052d6:	695a      	ldr	r2, [r3, #20]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	4013      	ands	r3, r2
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d101      	bne.n	80052e6 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 80052e2:	2301      	movs	r3, #1
 80052e4:	e000      	b.n	80052e8 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80052e6:	2300      	movs	r3, #0
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr
 80052f4:	40010400 	.word	0x40010400

080052f8 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005300:	4a04      	ldr	r2, [pc, #16]	@ (8005314 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6153      	str	r3, [r2, #20]
}
 8005306:	bf00      	nop
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
 8005312:	bf00      	nop
 8005314:	40010400 	.word	0x40010400

08005318 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b088      	sub	sp, #32
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8005320:	2300      	movs	r3, #0
 8005322:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005324:	2300      	movs	r3, #0
 8005326:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d102      	bne.n	8005334 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	77fb      	strb	r3, [r7, #31]
 8005332:	e0bc      	b.n	80054ae <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800533e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005342:	d102      	bne.n	800534a <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	77fb      	strb	r3, [r7, #31]
 8005348:	e0b1      	b.n	80054ae <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	7f5b      	ldrb	r3, [r3, #29]
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b00      	cmp	r3, #0
 8005352:	d108      	bne.n	8005366 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f7fc f8af 	bl	80014c4 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005370:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 800538c:	4313      	orrs	r3, r2
 800538e:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	4b48      	ldr	r3, [pc, #288]	@ (80054b8 <HAL_COMP_Init+0x1a0>)
 8005398:	4013      	ands	r3, r2
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	6812      	ldr	r2, [r2, #0]
 800539e:	6979      	ldr	r1, [r7, #20]
 80053a0:	430b      	orrs	r3, r1
 80053a2:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d016      	beq.n	80053e0 <HAL_COMP_Init+0xc8>
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d113      	bne.n	80053e0 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80053b8:	4b40      	ldr	r3, [pc, #256]	@ (80054bc <HAL_COMP_Init+0x1a4>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	099b      	lsrs	r3, r3, #6
 80053be:	4a40      	ldr	r2, [pc, #256]	@ (80054c0 <HAL_COMP_Init+0x1a8>)
 80053c0:	fba2 2303 	umull	r2, r3, r2, r3
 80053c4:	099b      	lsrs	r3, r3, #6
 80053c6:	1c5a      	adds	r2, r3, #1
 80053c8:	4613      	mov	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	4413      	add	r3, r2
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80053d2:	e002      	b.n	80053da <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	3b01      	subs	r3, #1
 80053d8:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d1f9      	bne.n	80053d4 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a37      	ldr	r2, [pc, #220]	@ (80054c4 <HAL_COMP_Init+0x1ac>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d012      	beq.n	8005410 <HAL_COMP_Init+0xf8>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a36      	ldr	r2, [pc, #216]	@ (80054c8 <HAL_COMP_Init+0x1b0>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d00a      	beq.n	800540a <HAL_COMP_Init+0xf2>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a34      	ldr	r2, [pc, #208]	@ (80054cc <HAL_COMP_Init+0x1b4>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d102      	bne.n	8005404 <HAL_COMP_Init+0xec>
 80053fe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8005402:	e007      	b.n	8005414 <HAL_COMP_Init+0xfc>
 8005404:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005408:	e004      	b.n	8005414 <HAL_COMP_Init+0xfc>
 800540a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800540e:	e001      	b.n	8005414 <HAL_COMP_Init+0xfc>
 8005410:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005414:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	699b      	ldr	r3, [r3, #24]
 800541a:	f003 0303 	and.w	r3, r3, #3
 800541e:	2b00      	cmp	r3, #0
 8005420:	d037      	beq.n	8005492 <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	f003 0310 	and.w	r3, r3, #16
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800542e:	6938      	ldr	r0, [r7, #16]
 8005430:	f7ff ff00 	bl	8005234 <LL_EXTI_EnableRisingTrig_0_31>
 8005434:	e002      	b.n	800543c <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8005436:	6938      	ldr	r0, [r7, #16]
 8005438:	f7ff ff0e 	bl	8005258 <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	699b      	ldr	r3, [r3, #24]
 8005440:	f003 0320 	and.w	r3, r3, #32
 8005444:	2b00      	cmp	r3, #0
 8005446:	d003      	beq.n	8005450 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8005448:	6938      	ldr	r0, [r7, #16]
 800544a:	f7ff ff19 	bl	8005280 <LL_EXTI_EnableFallingTrig_0_31>
 800544e:	e002      	b.n	8005456 <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8005450:	6938      	ldr	r0, [r7, #16]
 8005452:	f7ff ff27 	bl	80052a4 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 8005456:	6938      	ldr	r0, [r7, #16]
 8005458:	f7ff ff4e 	bl	80052f8 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	f003 0302 	and.w	r3, r3, #2
 8005464:	2b00      	cmp	r3, #0
 8005466:	d003      	beq.n	8005470 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8005468:	6938      	ldr	r0, [r7, #16]
 800546a:	f7ff febd 	bl	80051e8 <LL_EXTI_EnableEvent_0_31>
 800546e:	e002      	b.n	8005476 <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8005470:	6938      	ldr	r0, [r7, #16]
 8005472:	f7ff fecb 	bl	800520c <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	f003 0301 	and.w	r3, r3, #1
 800547e:	2b00      	cmp	r3, #0
 8005480:	d003      	beq.n	800548a <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 8005482:	6938      	ldr	r0, [r7, #16]
 8005484:	f7ff fe8a 	bl	800519c <LL_EXTI_EnableIT_0_31>
 8005488:	e009      	b.n	800549e <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 800548a:	6938      	ldr	r0, [r7, #16]
 800548c:	f7ff fe98 	bl	80051c0 <LL_EXTI_DisableIT_0_31>
 8005490:	e005      	b.n	800549e <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 8005492:	6938      	ldr	r0, [r7, #16]
 8005494:	f7ff feba 	bl	800520c <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 8005498:	6938      	ldr	r0, [r7, #16]
 800549a:	f7ff fe91 	bl	80051c0 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	7f5b      	ldrb	r3, [r3, #29]
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d102      	bne.n	80054ae <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80054ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3720      	adds	r7, #32
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	ff007e0f 	.word	0xff007e0f
 80054bc:	20000000 	.word	0x20000000
 80054c0:	053e2d63 	.word	0x053e2d63
 80054c4:	40010200 	.word	0x40010200
 80054c8:	40010204 	.word	0x40010204
 80054cc:	40010208 	.word	0x40010208

080054d0 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 80054d8:	2300      	movs	r3, #0
 80054da:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80054dc:	2300      	movs	r3, #0
 80054de:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d102      	bne.n	80054ec <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	73fb      	strb	r3, [r7, #15]
 80054ea:	e02e      	b.n	800554a <HAL_COMP_Start+0x7a>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054fa:	d102      	bne.n	8005502 <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	73fb      	strb	r3, [r7, #15]
 8005500:	e023      	b.n	800554a <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	7f5b      	ldrb	r3, [r3, #29]
 8005506:	b2db      	uxtb	r3, r3
 8005508:	2b01      	cmp	r3, #1
 800550a:	d11c      	bne.n	8005546 <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f042 0201 	orr.w	r2, r2, #1
 800551a:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	775a      	strb	r2, [r3, #29]
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      /* Note: In case of system low frequency (below 1Mhz), short delay      */
      /*       of startup time (few us) is within CPU processing cycles       */
      /*       of following instructions.                                     */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000UL * 2UL)));
 8005522:	4b0d      	ldr	r3, [pc, #52]	@ (8005558 <HAL_COMP_Start+0x88>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a0d      	ldr	r2, [pc, #52]	@ (800555c <HAL_COMP_Start+0x8c>)
 8005528:	fba2 2303 	umull	r2, r3, r2, r3
 800552c:	0cda      	lsrs	r2, r3, #19
 800552e:	4613      	mov	r3, r2
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	4413      	add	r3, r2
 8005534:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005536:	e002      	b.n	800553e <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	3b01      	subs	r3, #1
 800553c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1f9      	bne.n	8005538 <HAL_COMP_Start+0x68>
 8005544:	e001      	b.n	800554a <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800554a:	7bfb      	ldrb	r3, [r7, #15]
}
 800554c:	4618      	mov	r0, r3
 800554e:	3714      	adds	r7, #20
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr
 8005558:	20000000 	.word	0x20000000
 800555c:	431bde83 	.word	0x431bde83

08005560 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a17      	ldr	r2, [pc, #92]	@ (80055cc <HAL_COMP_IRQHandler+0x6c>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d012      	beq.n	8005598 <HAL_COMP_IRQHandler+0x38>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a16      	ldr	r2, [pc, #88]	@ (80055d0 <HAL_COMP_IRQHandler+0x70>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d00a      	beq.n	8005592 <HAL_COMP_IRQHandler+0x32>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a14      	ldr	r2, [pc, #80]	@ (80055d4 <HAL_COMP_IRQHandler+0x74>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d102      	bne.n	800558c <HAL_COMP_IRQHandler+0x2c>
 8005586:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800558a:	e007      	b.n	800559c <HAL_COMP_IRQHandler+0x3c>
 800558c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005590:	e004      	b.n	800559c <HAL_COMP_IRQHandler+0x3c>
 8005592:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005596:	e001      	b.n	800559c <HAL_COMP_IRQHandler+0x3c>
 8005598:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800559c:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 800559e:	2300      	movs	r3, #0
 80055a0:	60fb      	str	r3, [r7, #12]
    {
      tmp_comp_exti_flag_set = 1UL;
    }
  }
#else
  if (LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 80055a2:	68b8      	ldr	r0, [r7, #8]
 80055a4:	f7ff fe92 	bl	80052cc <LL_EXTI_IsActiveFlag_0_31>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d001      	beq.n	80055b2 <HAL_COMP_IRQHandler+0x52>
  {
    tmp_comp_exti_flag_set = 1UL;
 80055ae:	2301      	movs	r3, #1
 80055b0:	60fb      	str	r3, [r7, #12]
  }
#endif /* COMP7 */

  if (tmp_comp_exti_flag_set != 0UL)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d005      	beq.n	80055c4 <HAL_COMP_IRQHandler+0x64>
    else
    {
      LL_EXTI_ClearFlag_0_31(exti_line);
    }
#else
    LL_EXTI_ClearFlag_0_31(exti_line);
 80055b8:	68b8      	ldr	r0, [r7, #8]
 80055ba:	f7ff fe9d 	bl	80052f8 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 f80a 	bl	80055d8 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 80055c4:	bf00      	nop
 80055c6:	3710      	adds	r7, #16
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	40010200 	.word	0x40010200
 80055d0:	40010204 	.word	0x40010204
 80055d4:	40010208 	.word	0x40010208

080055d8 <HAL_COMP_TriggerCallback>:
  * @brief  Comparator trigger callback.
  * @param  hcomp  COMP handle
  * @retval None
  */
__weak void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  UNUSED(hcomp);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_COMP_TriggerCallback should be implemented in the user file
   */
}
 80055e0:	bf00      	nop
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f003 0307 	and.w	r3, r3, #7
 80055fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005630 <__NVIC_SetPriorityGrouping+0x44>)
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005602:	68ba      	ldr	r2, [r7, #8]
 8005604:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005608:	4013      	ands	r3, r2
 800560a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005614:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005618:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800561c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800561e:	4a04      	ldr	r2, [pc, #16]	@ (8005630 <__NVIC_SetPriorityGrouping+0x44>)
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	60d3      	str	r3, [r2, #12]
}
 8005624:	bf00      	nop
 8005626:	3714      	adds	r7, #20
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr
 8005630:	e000ed00 	.word	0xe000ed00

08005634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005634:	b480      	push	{r7}
 8005636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005638:	4b04      	ldr	r3, [pc, #16]	@ (800564c <__NVIC_GetPriorityGrouping+0x18>)
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	0a1b      	lsrs	r3, r3, #8
 800563e:	f003 0307 	and.w	r3, r3, #7
}
 8005642:	4618      	mov	r0, r3
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr
 800564c:	e000ed00 	.word	0xe000ed00

08005650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	4603      	mov	r3, r0
 8005658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800565a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800565e:	2b00      	cmp	r3, #0
 8005660:	db0b      	blt.n	800567a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005662:	79fb      	ldrb	r3, [r7, #7]
 8005664:	f003 021f 	and.w	r2, r3, #31
 8005668:	4907      	ldr	r1, [pc, #28]	@ (8005688 <__NVIC_EnableIRQ+0x38>)
 800566a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800566e:	095b      	lsrs	r3, r3, #5
 8005670:	2001      	movs	r0, #1
 8005672:	fa00 f202 	lsl.w	r2, r0, r2
 8005676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800567a:	bf00      	nop
 800567c:	370c      	adds	r7, #12
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr
 8005686:	bf00      	nop
 8005688:	e000e100 	.word	0xe000e100

0800568c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800568c:	b480      	push	{r7}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	4603      	mov	r3, r0
 8005694:	6039      	str	r1, [r7, #0]
 8005696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800569c:	2b00      	cmp	r3, #0
 800569e:	db0a      	blt.n	80056b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	b2da      	uxtb	r2, r3
 80056a4:	490c      	ldr	r1, [pc, #48]	@ (80056d8 <__NVIC_SetPriority+0x4c>)
 80056a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056aa:	0112      	lsls	r2, r2, #4
 80056ac:	b2d2      	uxtb	r2, r2
 80056ae:	440b      	add	r3, r1
 80056b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056b4:	e00a      	b.n	80056cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	4908      	ldr	r1, [pc, #32]	@ (80056dc <__NVIC_SetPriority+0x50>)
 80056bc:	79fb      	ldrb	r3, [r7, #7]
 80056be:	f003 030f 	and.w	r3, r3, #15
 80056c2:	3b04      	subs	r3, #4
 80056c4:	0112      	lsls	r2, r2, #4
 80056c6:	b2d2      	uxtb	r2, r2
 80056c8:	440b      	add	r3, r1
 80056ca:	761a      	strb	r2, [r3, #24]
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr
 80056d8:	e000e100 	.word	0xe000e100
 80056dc:	e000ed00 	.word	0xe000ed00

080056e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b089      	sub	sp, #36	@ 0x24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	f1c3 0307 	rsb	r3, r3, #7
 80056fa:	2b04      	cmp	r3, #4
 80056fc:	bf28      	it	cs
 80056fe:	2304      	movcs	r3, #4
 8005700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	3304      	adds	r3, #4
 8005706:	2b06      	cmp	r3, #6
 8005708:	d902      	bls.n	8005710 <NVIC_EncodePriority+0x30>
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	3b03      	subs	r3, #3
 800570e:	e000      	b.n	8005712 <NVIC_EncodePriority+0x32>
 8005710:	2300      	movs	r3, #0
 8005712:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005714:	f04f 32ff 	mov.w	r2, #4294967295
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	fa02 f303 	lsl.w	r3, r2, r3
 800571e:	43da      	mvns	r2, r3
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	401a      	ands	r2, r3
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005728:	f04f 31ff 	mov.w	r1, #4294967295
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	fa01 f303 	lsl.w	r3, r1, r3
 8005732:	43d9      	mvns	r1, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005738:	4313      	orrs	r3, r2
         );
}
 800573a:	4618      	mov	r0, r3
 800573c:	3724      	adds	r7, #36	@ 0x24
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
	...

08005748 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	3b01      	subs	r3, #1
 8005754:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005758:	d301      	bcc.n	800575e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800575a:	2301      	movs	r3, #1
 800575c:	e00f      	b.n	800577e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800575e:	4a0a      	ldr	r2, [pc, #40]	@ (8005788 <SysTick_Config+0x40>)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	3b01      	subs	r3, #1
 8005764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005766:	210f      	movs	r1, #15
 8005768:	f04f 30ff 	mov.w	r0, #4294967295
 800576c:	f7ff ff8e 	bl	800568c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005770:	4b05      	ldr	r3, [pc, #20]	@ (8005788 <SysTick_Config+0x40>)
 8005772:	2200      	movs	r2, #0
 8005774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005776:	4b04      	ldr	r3, [pc, #16]	@ (8005788 <SysTick_Config+0x40>)
 8005778:	2207      	movs	r2, #7
 800577a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3708      	adds	r7, #8
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	e000e010 	.word	0xe000e010

0800578c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f7ff ff29 	bl	80055ec <__NVIC_SetPriorityGrouping>
}
 800579a:	bf00      	nop
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b086      	sub	sp, #24
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	4603      	mov	r3, r0
 80057aa:	60b9      	str	r1, [r7, #8]
 80057ac:	607a      	str	r2, [r7, #4]
 80057ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80057b0:	f7ff ff40 	bl	8005634 <__NVIC_GetPriorityGrouping>
 80057b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	68b9      	ldr	r1, [r7, #8]
 80057ba:	6978      	ldr	r0, [r7, #20]
 80057bc:	f7ff ff90 	bl	80056e0 <NVIC_EncodePriority>
 80057c0:	4602      	mov	r2, r0
 80057c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057c6:	4611      	mov	r1, r2
 80057c8:	4618      	mov	r0, r3
 80057ca:	f7ff ff5f 	bl	800568c <__NVIC_SetPriority>
}
 80057ce:	bf00      	nop
 80057d0:	3718      	adds	r7, #24
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}

080057d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b082      	sub	sp, #8
 80057da:	af00      	add	r7, sp, #0
 80057dc:	4603      	mov	r3, r0
 80057de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057e4:	4618      	mov	r0, r3
 80057e6:	f7ff ff33 	bl	8005650 <__NVIC_EnableIRQ>
}
 80057ea:	bf00      	nop
 80057ec:	3708      	adds	r7, #8
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b082      	sub	sp, #8
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f7ff ffa4 	bl	8005748 <SysTick_Config>
 8005800:	4603      	mov	r3, r0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3708      	adds	r7, #8
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}

0800580a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800580a:	b580      	push	{r7, lr}
 800580c:	b082      	sub	sp, #8
 800580e:	af00      	add	r7, sp, #0
 8005810:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d101      	bne.n	800581c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e014      	b.n	8005846 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	791b      	ldrb	r3, [r3, #4]
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d105      	bne.n	8005832 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	f7fb febf 	bl	80015b0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2202      	movs	r2, #2
 8005836:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2201      	movs	r2, #1
 8005842:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3708      	adds	r7, #8
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
	...

08005850 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005850:	b480      	push	{r7}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d101      	bne.n	8005864 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e056      	b.n	8005912 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	795b      	ldrb	r3, [r3, #5]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d101      	bne.n	8005870 <HAL_DAC_Start+0x20>
 800586c:	2302      	movs	r3, #2
 800586e:	e050      	b.n	8005912 <HAL_DAC_Start+0xc2>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2202      	movs	r2, #2
 800587a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	6819      	ldr	r1, [r3, #0]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	f003 0310 	and.w	r3, r3, #16
 8005888:	2201      	movs	r2, #1
 800588a:	409a      	lsls	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	430a      	orrs	r2, r1
 8005892:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005894:	4b22      	ldr	r3, [pc, #136]	@ (8005920 <HAL_DAC_Start+0xd0>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	099b      	lsrs	r3, r3, #6
 800589a:	4a22      	ldr	r2, [pc, #136]	@ (8005924 <HAL_DAC_Start+0xd4>)
 800589c:	fba2 2303 	umull	r2, r3, r2, r3
 80058a0:	099b      	lsrs	r3, r3, #6
 80058a2:	3301      	adds	r3, #1
 80058a4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80058a6:	e002      	b.n	80058ae <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	3b01      	subs	r3, #1
 80058ac:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1f9      	bne.n	80058a8 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10f      	bne.n	80058da <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80058c4:	2b02      	cmp	r3, #2
 80058c6:	d11d      	bne.n	8005904 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f042 0201 	orr.w	r2, r2, #1
 80058d6:	605a      	str	r2, [r3, #4]
 80058d8:	e014      	b.n	8005904 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	f003 0310 	and.w	r3, r3, #16
 80058ea:	2102      	movs	r1, #2
 80058ec:	fa01 f303 	lsl.w	r3, r1, r3
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d107      	bne.n	8005904 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	685a      	ldr	r2, [r3, #4]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f042 0202 	orr.w	r2, r2, #2
 8005902:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005910:	2300      	movs	r3, #0
}
 8005912:	4618      	mov	r0, r3
 8005914:	3714      	adds	r7, #20
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	20000000 	.word	0x20000000
 8005924:	053e2d63 	.word	0x053e2d63

08005928 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005928:	b480      	push	{r7}
 800592a:	b087      	sub	sp, #28
 800592c:	af00      	add	r7, sp, #0
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	607a      	str	r2, [r7, #4]
 8005934:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005936:	2300      	movs	r3, #0
 8005938:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d101      	bne.n	8005944 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e018      	b.n	8005976 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d105      	bne.n	8005962 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4413      	add	r3, r2
 800595c:	3308      	adds	r3, #8
 800595e:	617b      	str	r3, [r7, #20]
 8005960:	e004      	b.n	800596c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005962:	697a      	ldr	r2, [r7, #20]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	4413      	add	r3, r2
 8005968:	3314      	adds	r3, #20
 800596a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	461a      	mov	r2, r3
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	371c      	adds	r7, #28
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
	...

08005984 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b08a      	sub	sp, #40	@ 0x28
 8005988:	af00      	add	r7, sp, #0
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	60b9      	str	r1, [r7, #8]
 800598e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005990:	2300      	movs	r3, #0
 8005992:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d002      	beq.n	80059a0 <HAL_DAC_ConfigChannel+0x1c>
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d101      	bne.n	80059a4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e19e      	b.n	8005ce2 <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	795b      	ldrb	r3, [r3, #5]
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d101      	bne.n	80059b0 <HAL_DAC_ConfigChannel+0x2c>
 80059ac:	2302      	movs	r3, #2
 80059ae:	e198      	b.n	8005ce2 <HAL_DAC_ConfigChannel+0x35e>
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2201      	movs	r2, #1
 80059b4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2202      	movs	r2, #2
 80059ba:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	2b04      	cmp	r3, #4
 80059c2:	d17a      	bne.n	8005aba <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80059c4:	f7fc fed4 	bl	8002770 <HAL_GetTick>
 80059c8:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d13d      	bne.n	8005a4c <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80059d0:	e018      	b.n	8005a04 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80059d2:	f7fc fecd 	bl	8002770 <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d911      	bls.n	8005a04 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00a      	beq.n	8005a04 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	f043 0208 	orr.w	r2, r3, #8
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2203      	movs	r2, #3
 80059fe:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e16e      	b.n	8005ce2 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1df      	bne.n	80059d2 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8005a1c:	e020      	b.n	8005a60 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005a1e:	f7fc fea7 	bl	8002770 <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d90f      	bls.n	8005a4c <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	da0a      	bge.n	8005a4c <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	f043 0208 	orr.w	r2, r3, #8
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2203      	movs	r2, #3
 8005a46:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005a48:	2303      	movs	r3, #3
 8005a4a:	e14a      	b.n	8005ce2 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	dbe3      	blt.n	8005a1e <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a5e:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f003 0310 	and.w	r3, r3, #16
 8005a6c:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005a70:	fa01 f303 	lsl.w	r3, r1, r3
 8005a74:	43db      	mvns	r3, r3
 8005a76:	ea02 0103 	and.w	r1, r2, r3
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f003 0310 	and.w	r3, r3, #16
 8005a84:	409a      	lsls	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f003 0310 	and.w	r3, r3, #16
 8005a9a:	21ff      	movs	r1, #255	@ 0xff
 8005a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	ea02 0103 	and.w	r1, r2, r3
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f003 0310 	and.w	r3, r3, #16
 8005ab0:	409a      	lsls	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	430a      	orrs	r2, r1
 8005ab8:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	69db      	ldr	r3, [r3, #28]
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d11d      	bne.n	8005afe <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f003 0310 	and.w	r3, r3, #16
 8005ad0:	221f      	movs	r2, #31
 8005ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad6:	43db      	mvns	r3, r3
 8005ad8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ada:	4013      	ands	r3, r2
 8005adc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	6a1b      	ldr	r3, [r3, #32]
 8005ae2:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f003 0310 	and.w	r3, r3, #16
 8005aea:	697a      	ldr	r2, [r7, #20]
 8005aec:	fa02 f303 	lsl.w	r3, r2, r3
 8005af0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005af2:	4313      	orrs	r3, r2
 8005af4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005afc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b04:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f003 0310 	and.w	r3, r3, #16
 8005b0c:	2207      	movs	r2, #7
 8005b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b12:	43db      	mvns	r3, r3
 8005b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b16:	4013      	ands	r3, r2
 8005b18:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d102      	bne.n	8005b28 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8005b22:	2300      	movs	r3, #0
 8005b24:	623b      	str	r3, [r7, #32]
 8005b26:	e00f      	b.n	8005b48 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d102      	bne.n	8005b36 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005b30:	2301      	movs	r3, #1
 8005b32:	623b      	str	r3, [r7, #32]
 8005b34:	e008      	b.n	8005b48 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	695b      	ldr	r3, [r3, #20]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d102      	bne.n	8005b44 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	623b      	str	r3, [r7, #32]
 8005b42:	e001      	b.n	8005b48 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005b44:	2300      	movs	r3, #0
 8005b46:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	689a      	ldr	r2, [r3, #8]
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	695b      	ldr	r3, [r3, #20]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	6a3a      	ldr	r2, [r7, #32]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f003 0310 	and.w	r3, r3, #16
 8005b5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b62:	fa02 f303 	lsl.w	r3, r2, r3
 8005b66:	43db      	mvns	r3, r3
 8005b68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	791b      	ldrb	r3, [r3, #4]
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d102      	bne.n	8005b7c <HAL_DAC_ConfigChannel+0x1f8>
 8005b76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b7a:	e000      	b.n	8005b7e <HAL_DAC_ConfigChannel+0x1fa>
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f003 0310 	and.w	r3, r3, #16
 8005b8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b92:	43db      	mvns	r3, r3
 8005b94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b96:	4013      	ands	r3, r2
 8005b98:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	795b      	ldrb	r3, [r3, #5]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d102      	bne.n	8005ba8 <HAL_DAC_ConfigChannel+0x224>
 8005ba2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005ba6:	e000      	b.n	8005baa <HAL_DAC_ConfigChannel+0x226>
 8005ba8:	2300      	movs	r3, #0
 8005baa:	697a      	ldr	r2, [r7, #20]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005bb6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d114      	bne.n	8005bea <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005bc0:	f001 fd92 	bl	80076e8 <HAL_RCC_GetHCLKFreq>
 8005bc4:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	4a48      	ldr	r2, [pc, #288]	@ (8005cec <HAL_DAC_ConfigChannel+0x368>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d904      	bls.n	8005bd8 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bd6:	e00f      	b.n	8005bf8 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	4a45      	ldr	r2, [pc, #276]	@ (8005cf0 <HAL_DAC_ConfigChannel+0x36c>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d90a      	bls.n	8005bf6 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005be6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005be8:	e006      	b.n	8005bf8 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bf4:	e000      	b.n	8005bf8 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005bf6:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f003 0310 	and.w	r3, r3, #16
 8005bfe:	697a      	ldr	r2, [r7, #20]
 8005c00:	fa02 f303 	lsl.w	r3, r2, r3
 8005c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c06:	4313      	orrs	r3, r2
 8005c08:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	6819      	ldr	r1, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f003 0310 	and.w	r3, r3, #16
 8005c1e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005c22:	fa02 f303 	lsl.w	r3, r2, r3
 8005c26:	43da      	mvns	r2, r3
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	400a      	ands	r2, r1
 8005c2e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f003 0310 	and.w	r3, r3, #16
 8005c3e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005c42:	fa02 f303 	lsl.w	r3, r2, r3
 8005c46:	43db      	mvns	r3, r3
 8005c48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f003 0310 	and.w	r3, r3, #16
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c62:	4313      	orrs	r3, r2
 8005c64:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c6c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	6819      	ldr	r1, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f003 0310 	and.w	r3, r3, #16
 8005c7a:	22c0      	movs	r2, #192	@ 0xc0
 8005c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c80:	43da      	mvns	r2, r3
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	400a      	ands	r2, r1
 8005c88:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	089b      	lsrs	r3, r3, #2
 8005c90:	f003 030f 	and.w	r3, r3, #15
 8005c94:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	089b      	lsrs	r3, r3, #2
 8005c9c:	021b      	lsls	r3, r3, #8
 8005c9e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005ca2:	697a      	ldr	r2, [r7, #20]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f003 0310 	and.w	r3, r3, #16
 8005cb4:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8005cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8005cbc:	43db      	mvns	r3, r3
 8005cbe:	ea02 0103 	and.w	r1, r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f003 0310 	and.w	r3, r3, #16
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	409a      	lsls	r2, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005ce0:	7ffb      	ldrb	r3, [r7, #31]
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3728      	adds	r7, #40	@ 0x28
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	09896800 	.word	0x09896800
 8005cf0:	04c4b400 	.word	0x04c4b400

08005cf4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d101      	bne.n	8005d06 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e08d      	b.n	8005e22 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	4b47      	ldr	r3, [pc, #284]	@ (8005e2c <HAL_DMA_Init+0x138>)
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d80f      	bhi.n	8005d32 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	461a      	mov	r2, r3
 8005d18:	4b45      	ldr	r3, [pc, #276]	@ (8005e30 <HAL_DMA_Init+0x13c>)
 8005d1a:	4413      	add	r3, r2
 8005d1c:	4a45      	ldr	r2, [pc, #276]	@ (8005e34 <HAL_DMA_Init+0x140>)
 8005d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d22:	091b      	lsrs	r3, r3, #4
 8005d24:	009a      	lsls	r2, r3, #2
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a42      	ldr	r2, [pc, #264]	@ (8005e38 <HAL_DMA_Init+0x144>)
 8005d2e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005d30:	e00e      	b.n	8005d50 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	461a      	mov	r2, r3
 8005d38:	4b40      	ldr	r3, [pc, #256]	@ (8005e3c <HAL_DMA_Init+0x148>)
 8005d3a:	4413      	add	r3, r2
 8005d3c:	4a3d      	ldr	r2, [pc, #244]	@ (8005e34 <HAL_DMA_Init+0x140>)
 8005d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d42:	091b      	lsrs	r3, r3, #4
 8005d44:	009a      	lsls	r2, r3, #2
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a3c      	ldr	r2, [pc, #240]	@ (8005e40 <HAL_DMA_Init+0x14c>)
 8005d4e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2202      	movs	r2, #2
 8005d54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005d66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d6a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005d74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	699b      	ldr	r3, [r3, #24]
 8005d86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 fa76 	bl	8006294 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005db0:	d102      	bne.n	8005db8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	685a      	ldr	r2, [r3, #4]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dc0:	b2d2      	uxtb	r2, r2
 8005dc2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005dcc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d010      	beq.n	8005df8 <HAL_DMA_Init+0x104>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	2b04      	cmp	r3, #4
 8005ddc:	d80c      	bhi.n	8005df8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 fa96 	bl	8006310 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005de8:	2200      	movs	r2, #0
 8005dea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005df4:	605a      	str	r2, [r3, #4]
 8005df6:	e008      	b.n	8005e0a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005e20:	2300      	movs	r3, #0
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3710      	adds	r7, #16
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}
 8005e2a:	bf00      	nop
 8005e2c:	40020407 	.word	0x40020407
 8005e30:	bffdfff8 	.word	0xbffdfff8
 8005e34:	cccccccd 	.word	0xcccccccd
 8005e38:	40020000 	.word	0x40020000
 8005e3c:	bffdfbf8 	.word	0xbffdfbf8
 8005e40:	40020400 	.word	0x40020400

08005e44 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b086      	sub	sp, #24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
 8005e50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e52:	2300      	movs	r3, #0
 8005e54:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d101      	bne.n	8005e64 <HAL_DMA_Start_IT+0x20>
 8005e60:	2302      	movs	r3, #2
 8005e62:	e066      	b.n	8005f32 <HAL_DMA_Start_IT+0xee>
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d155      	bne.n	8005f24 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2200      	movs	r2, #0
 8005e84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 0201 	bic.w	r2, r2, #1
 8005e94:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	68b9      	ldr	r1, [r7, #8]
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f000 f9bb 	bl	8006218 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d008      	beq.n	8005ebc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f042 020e 	orr.w	r2, r2, #14
 8005eb8:	601a      	str	r2, [r3, #0]
 8005eba:	e00f      	b.n	8005edc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f022 0204 	bic.w	r2, r2, #4
 8005eca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f042 020a 	orr.w	r2, r2, #10
 8005eda:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d007      	beq.n	8005efa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ef4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ef8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d007      	beq.n	8005f12 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f10:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f042 0201 	orr.w	r2, r2, #1
 8005f20:	601a      	str	r2, [r3, #0]
 8005f22:	e005      	b.n	8005f30 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005f2c:	2302      	movs	r3, #2
 8005f2e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005f30:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3718      	adds	r7, #24
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005f3a:	b480      	push	{r7}
 8005f3c:	b085      	sub	sp, #20
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f42:	2300      	movs	r3, #0
 8005f44:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d005      	beq.n	8005f5e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2204      	movs	r2, #4
 8005f56:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	73fb      	strb	r3, [r7, #15]
 8005f5c:	e037      	b.n	8005fce <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f022 020e 	bic.w	r2, r2, #14
 8005f6c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f7c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f022 0201 	bic.w	r2, r2, #1
 8005f8c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f92:	f003 021f 	and.w	r2, r3, #31
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f9a:	2101      	movs	r1, #1
 8005f9c:	fa01 f202 	lsl.w	r2, r1, r2
 8005fa0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005faa:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d00c      	beq.n	8005fce <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fbe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fc2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005fcc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3714      	adds	r7, #20
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	2b02      	cmp	r3, #2
 8006002:	d00d      	beq.n	8006020 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2204      	movs	r2, #4
 8006008:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	73fb      	strb	r3, [r7, #15]
 800601e:	e047      	b.n	80060b0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f022 020e 	bic.w	r2, r2, #14
 800602e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f022 0201 	bic.w	r2, r2, #1
 800603e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800604a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800604e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006054:	f003 021f 	and.w	r2, r3, #31
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605c:	2101      	movs	r1, #1
 800605e:	fa01 f202 	lsl.w	r2, r1, r2
 8006062:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800606c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00c      	beq.n	8006090 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006080:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006084:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800608e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d003      	beq.n	80060b0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	4798      	blx	r3
    }
  }
  return status;
 80060b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3710      	adds	r7, #16
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}

080060ba <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80060ba:	b580      	push	{r7, lr}
 80060bc:	b084      	sub	sp, #16
 80060be:	af00      	add	r7, sp, #0
 80060c0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060d6:	f003 031f 	and.w	r3, r3, #31
 80060da:	2204      	movs	r2, #4
 80060dc:	409a      	lsls	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	4013      	ands	r3, r2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d026      	beq.n	8006134 <HAL_DMA_IRQHandler+0x7a>
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	f003 0304 	and.w	r3, r3, #4
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d021      	beq.n	8006134 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 0320 	and.w	r3, r3, #32
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d107      	bne.n	800610e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f022 0204 	bic.w	r2, r2, #4
 800610c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006112:	f003 021f 	and.w	r2, r3, #31
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800611a:	2104      	movs	r1, #4
 800611c:	fa01 f202 	lsl.w	r2, r1, r2
 8006120:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006126:	2b00      	cmp	r3, #0
 8006128:	d071      	beq.n	800620e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006132:	e06c      	b.n	800620e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006138:	f003 031f 	and.w	r3, r3, #31
 800613c:	2202      	movs	r2, #2
 800613e:	409a      	lsls	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	4013      	ands	r3, r2
 8006144:	2b00      	cmp	r3, #0
 8006146:	d02e      	beq.n	80061a6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	f003 0302 	and.w	r3, r3, #2
 800614e:	2b00      	cmp	r3, #0
 8006150:	d029      	beq.n	80061a6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0320 	and.w	r3, r3, #32
 800615c:	2b00      	cmp	r3, #0
 800615e:	d10b      	bne.n	8006178 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f022 020a 	bic.w	r2, r2, #10
 800616e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800617c:	f003 021f 	and.w	r2, r3, #31
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006184:	2102      	movs	r1, #2
 8006186:	fa01 f202 	lsl.w	r2, r1, r2
 800618a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006198:	2b00      	cmp	r3, #0
 800619a:	d038      	beq.n	800620e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80061a4:	e033      	b.n	800620e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061aa:	f003 031f 	and.w	r3, r3, #31
 80061ae:	2208      	movs	r2, #8
 80061b0:	409a      	lsls	r2, r3
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	4013      	ands	r3, r2
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d02a      	beq.n	8006210 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	f003 0308 	and.w	r3, r3, #8
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d025      	beq.n	8006210 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f022 020e 	bic.w	r2, r2, #14
 80061d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061d8:	f003 021f 	and.w	r2, r3, #31
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e0:	2101      	movs	r1, #1
 80061e2:	fa01 f202 	lsl.w	r2, r1, r2
 80061e6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006202:	2b00      	cmp	r3, #0
 8006204:	d004      	beq.n	8006210 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800620e:	bf00      	nop
 8006210:	bf00      	nop
}
 8006212:	3710      	adds	r7, #16
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006218:	b480      	push	{r7}
 800621a:	b085      	sub	sp, #20
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	607a      	str	r2, [r7, #4]
 8006224:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800622a:	68fa      	ldr	r2, [r7, #12]
 800622c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800622e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006234:	2b00      	cmp	r3, #0
 8006236:	d004      	beq.n	8006242 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006240:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006246:	f003 021f 	and.w	r2, r3, #31
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800624e:	2101      	movs	r1, #1
 8006250:	fa01 f202 	lsl.w	r2, r1, r2
 8006254:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	683a      	ldr	r2, [r7, #0]
 800625c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	2b10      	cmp	r3, #16
 8006264:	d108      	bne.n	8006278 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	68ba      	ldr	r2, [r7, #8]
 8006274:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006276:	e007      	b.n	8006288 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68ba      	ldr	r2, [r7, #8]
 800627e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	60da      	str	r2, [r3, #12]
}
 8006288:	bf00      	nop
 800628a:	3714      	adds	r7, #20
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006294:	b480      	push	{r7}
 8006296:	b087      	sub	sp, #28
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	461a      	mov	r2, r3
 80062a2:	4b16      	ldr	r3, [pc, #88]	@ (80062fc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d802      	bhi.n	80062ae <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80062a8:	4b15      	ldr	r3, [pc, #84]	@ (8006300 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80062aa:	617b      	str	r3, [r7, #20]
 80062ac:	e001      	b.n	80062b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80062ae:	4b15      	ldr	r3, [pc, #84]	@ (8006304 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80062b0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	3b08      	subs	r3, #8
 80062be:	4a12      	ldr	r2, [pc, #72]	@ (8006308 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80062c0:	fba2 2303 	umull	r2, r3, r2, r3
 80062c4:	091b      	lsrs	r3, r3, #4
 80062c6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062cc:	089b      	lsrs	r3, r3, #2
 80062ce:	009a      	lsls	r2, r3, #2
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	4413      	add	r3, r2
 80062d4:	461a      	mov	r2, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a0b      	ldr	r2, [pc, #44]	@ (800630c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80062de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f003 031f 	and.w	r3, r3, #31
 80062e6:	2201      	movs	r2, #1
 80062e8:	409a      	lsls	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80062ee:	bf00      	nop
 80062f0:	371c      	adds	r7, #28
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	40020407 	.word	0x40020407
 8006300:	40020800 	.word	0x40020800
 8006304:	40020820 	.word	0x40020820
 8006308:	cccccccd 	.word	0xcccccccd
 800630c:	40020880 	.word	0x40020880

08006310 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	b2db      	uxtb	r3, r3
 800631e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006320:	68fa      	ldr	r2, [r7, #12]
 8006322:	4b0b      	ldr	r3, [pc, #44]	@ (8006350 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006324:	4413      	add	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	461a      	mov	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a08      	ldr	r2, [pc, #32]	@ (8006354 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006332:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	3b01      	subs	r3, #1
 8006338:	f003 031f 	and.w	r3, r3, #31
 800633c:	2201      	movs	r2, #1
 800633e:	409a      	lsls	r2, r3
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006344:	bf00      	nop
 8006346:	3714      	adds	r7, #20
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr
 8006350:	1000823f 	.word	0x1000823f
 8006354:	40020940 	.word	0x40020940

08006358 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d101      	bne.n	800636a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e147      	b.n	80065fa <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006370:	b2db      	uxtb	r3, r3
 8006372:	2b00      	cmp	r3, #0
 8006374:	d106      	bne.n	8006384 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f7fb f9ae 	bl	80016e0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	699a      	ldr	r2, [r3, #24]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f022 0210 	bic.w	r2, r2, #16
 8006392:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006394:	f7fc f9ec 	bl	8002770 <HAL_GetTick>
 8006398:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800639a:	e012      	b.n	80063c2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800639c:	f7fc f9e8 	bl	8002770 <HAL_GetTick>
 80063a0:	4602      	mov	r2, r0
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	2b0a      	cmp	r3, #10
 80063a8:	d90b      	bls.n	80063c2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063ae:	f043 0201 	orr.w	r2, r3, #1
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2203      	movs	r2, #3
 80063ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e11b      	b.n	80065fa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	699b      	ldr	r3, [r3, #24]
 80063c8:	f003 0308 	and.w	r3, r3, #8
 80063cc:	2b08      	cmp	r3, #8
 80063ce:	d0e5      	beq.n	800639c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	699a      	ldr	r2, [r3, #24]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f042 0201 	orr.w	r2, r2, #1
 80063de:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063e0:	f7fc f9c6 	bl	8002770 <HAL_GetTick>
 80063e4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80063e6:	e012      	b.n	800640e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80063e8:	f7fc f9c2 	bl	8002770 <HAL_GetTick>
 80063ec:	4602      	mov	r2, r0
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	1ad3      	subs	r3, r2, r3
 80063f2:	2b0a      	cmp	r3, #10
 80063f4:	d90b      	bls.n	800640e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063fa:	f043 0201 	orr.w	r2, r3, #1
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2203      	movs	r2, #3
 8006406:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e0f5      	b.n	80065fa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	f003 0301 	and.w	r3, r3, #1
 8006418:	2b00      	cmp	r3, #0
 800641a:	d0e5      	beq.n	80063e8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	699a      	ldr	r2, [r3, #24]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f042 0202 	orr.w	r2, r2, #2
 800642a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a74      	ldr	r2, [pc, #464]	@ (8006604 <HAL_FDCAN_Init+0x2ac>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d103      	bne.n	800643e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006436:	4a74      	ldr	r2, [pc, #464]	@ (8006608 <HAL_FDCAN_Init+0x2b0>)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	7c1b      	ldrb	r3, [r3, #16]
 8006442:	2b01      	cmp	r3, #1
 8006444:	d108      	bne.n	8006458 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	699a      	ldr	r2, [r3, #24]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006454:	619a      	str	r2, [r3, #24]
 8006456:	e007      	b.n	8006468 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	699a      	ldr	r2, [r3, #24]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006466:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	7c5b      	ldrb	r3, [r3, #17]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d108      	bne.n	8006482 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	699a      	ldr	r2, [r3, #24]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800647e:	619a      	str	r2, [r3, #24]
 8006480:	e007      	b.n	8006492 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	699a      	ldr	r2, [r3, #24]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006490:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	7c9b      	ldrb	r3, [r3, #18]
 8006496:	2b01      	cmp	r3, #1
 8006498:	d108      	bne.n	80064ac <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	699a      	ldr	r2, [r3, #24]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80064a8:	619a      	str	r2, [r3, #24]
 80064aa:	e007      	b.n	80064bc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699a      	ldr	r2, [r3, #24]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064ba:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	699b      	ldr	r3, [r3, #24]
 80064c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	689a      	ldr	r2, [r3, #8]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	699a      	ldr	r2, [r3, #24]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80064e0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	691a      	ldr	r2, [r3, #16]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f022 0210 	bic.w	r2, r2, #16
 80064f0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d108      	bne.n	800650c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	699a      	ldr	r2, [r3, #24]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f042 0204 	orr.w	r2, r2, #4
 8006508:	619a      	str	r2, [r3, #24]
 800650a:	e02c      	b.n	8006566 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d028      	beq.n	8006566 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	2b02      	cmp	r3, #2
 800651a:	d01c      	beq.n	8006556 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	699a      	ldr	r2, [r3, #24]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800652a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	691a      	ldr	r2, [r3, #16]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f042 0210 	orr.w	r2, r2, #16
 800653a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	2b03      	cmp	r3, #3
 8006542:	d110      	bne.n	8006566 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	699a      	ldr	r2, [r3, #24]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f042 0220 	orr.w	r2, r2, #32
 8006552:	619a      	str	r2, [r3, #24]
 8006554:	e007      	b.n	8006566 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	699a      	ldr	r2, [r3, #24]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f042 0220 	orr.w	r2, r2, #32
 8006564:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	3b01      	subs	r3, #1
 800656c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	69db      	ldr	r3, [r3, #28]
 8006572:	3b01      	subs	r3, #1
 8006574:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006576:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a1b      	ldr	r3, [r3, #32]
 800657c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800657e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	695b      	ldr	r3, [r3, #20]
 8006586:	3b01      	subs	r3, #1
 8006588:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800658e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006590:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800659a:	d115      	bne.n	80065c8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065a0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a6:	3b01      	subs	r3, #1
 80065a8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065aa:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065b0:	3b01      	subs	r3, #1
 80065b2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80065b4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065bc:	3b01      	subs	r3, #1
 80065be:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80065c4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065c6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	430a      	orrs	r2, r1
 80065da:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 f814 	bl	800660c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2200      	movs	r2, #0
 80065ee:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
 8006602:	bf00      	nop
 8006604:	40006400 	.word	0x40006400
 8006608:	40006500 	.word	0x40006500

0800660c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800660c:	b480      	push	{r7}
 800660e:	b085      	sub	sp, #20
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006614:	4b27      	ldr	r3, [pc, #156]	@ (80066b4 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8006616:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	68ba      	ldr	r2, [r7, #8]
 800661c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006626:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800662e:	041a      	lsls	r2, r3, #16
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	430a      	orrs	r2, r1
 8006636:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800664c:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006654:	061a      	lsls	r2, r3, #24
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	430a      	orrs	r2, r1
 800665c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	60fb      	str	r3, [r7, #12]
 800668c:	e005      	b.n	800669a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	3304      	adds	r3, #4
 8006698:	60fb      	str	r3, [r7, #12]
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d3f3      	bcc.n	800668e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80066a6:	bf00      	nop
 80066a8:	bf00      	nop
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr
 80066b4:	4000a400 	.word	0x4000a400

080066b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b087      	sub	sp, #28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80066c2:	2300      	movs	r3, #0
 80066c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80066c6:	e15a      	b.n	800697e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	2101      	movs	r1, #1
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	fa01 f303 	lsl.w	r3, r1, r3
 80066d4:	4013      	ands	r3, r2
 80066d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f000 814c 	beq.w	8006978 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f003 0303 	and.w	r3, r3, #3
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d005      	beq.n	80066f8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d130      	bne.n	800675a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	005b      	lsls	r3, r3, #1
 8006702:	2203      	movs	r2, #3
 8006704:	fa02 f303 	lsl.w	r3, r2, r3
 8006708:	43db      	mvns	r3, r3
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	4013      	ands	r3, r2
 800670e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	68da      	ldr	r2, [r3, #12]
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	005b      	lsls	r3, r3, #1
 8006718:	fa02 f303 	lsl.w	r3, r2, r3
 800671c:	693a      	ldr	r2, [r7, #16]
 800671e:	4313      	orrs	r3, r2
 8006720:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	693a      	ldr	r2, [r7, #16]
 8006726:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800672e:	2201      	movs	r2, #1
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	fa02 f303 	lsl.w	r3, r2, r3
 8006736:	43db      	mvns	r3, r3
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	4013      	ands	r3, r2
 800673c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	091b      	lsrs	r3, r3, #4
 8006744:	f003 0201 	and.w	r2, r3, #1
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	fa02 f303 	lsl.w	r3, r2, r3
 800674e:	693a      	ldr	r2, [r7, #16]
 8006750:	4313      	orrs	r3, r2
 8006752:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	f003 0303 	and.w	r3, r3, #3
 8006762:	2b03      	cmp	r3, #3
 8006764:	d017      	beq.n	8006796 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	005b      	lsls	r3, r3, #1
 8006770:	2203      	movs	r2, #3
 8006772:	fa02 f303 	lsl.w	r3, r2, r3
 8006776:	43db      	mvns	r3, r3
 8006778:	693a      	ldr	r2, [r7, #16]
 800677a:	4013      	ands	r3, r2
 800677c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	689a      	ldr	r2, [r3, #8]
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	005b      	lsls	r3, r3, #1
 8006786:	fa02 f303 	lsl.w	r3, r2, r3
 800678a:	693a      	ldr	r2, [r7, #16]
 800678c:	4313      	orrs	r3, r2
 800678e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	693a      	ldr	r2, [r7, #16]
 8006794:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	f003 0303 	and.w	r3, r3, #3
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d123      	bne.n	80067ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	08da      	lsrs	r2, r3, #3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	3208      	adds	r2, #8
 80067aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	f003 0307 	and.w	r3, r3, #7
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	220f      	movs	r2, #15
 80067ba:	fa02 f303 	lsl.w	r3, r2, r3
 80067be:	43db      	mvns	r3, r3
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	4013      	ands	r3, r2
 80067c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	691a      	ldr	r2, [r3, #16]
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	f003 0307 	and.w	r3, r3, #7
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	fa02 f303 	lsl.w	r3, r2, r3
 80067d6:	693a      	ldr	r2, [r7, #16]
 80067d8:	4313      	orrs	r3, r2
 80067da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	08da      	lsrs	r2, r3, #3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	3208      	adds	r2, #8
 80067e4:	6939      	ldr	r1, [r7, #16]
 80067e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	005b      	lsls	r3, r3, #1
 80067f4:	2203      	movs	r2, #3
 80067f6:	fa02 f303 	lsl.w	r3, r2, r3
 80067fa:	43db      	mvns	r3, r3
 80067fc:	693a      	ldr	r2, [r7, #16]
 80067fe:	4013      	ands	r3, r2
 8006800:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	f003 0203 	and.w	r2, r3, #3
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	005b      	lsls	r3, r3, #1
 800680e:	fa02 f303 	lsl.w	r3, r2, r3
 8006812:	693a      	ldr	r2, [r7, #16]
 8006814:	4313      	orrs	r3, r2
 8006816:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	693a      	ldr	r2, [r7, #16]
 800681c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 80a6 	beq.w	8006978 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800682c:	4b5b      	ldr	r3, [pc, #364]	@ (800699c <HAL_GPIO_Init+0x2e4>)
 800682e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006830:	4a5a      	ldr	r2, [pc, #360]	@ (800699c <HAL_GPIO_Init+0x2e4>)
 8006832:	f043 0301 	orr.w	r3, r3, #1
 8006836:	6613      	str	r3, [r2, #96]	@ 0x60
 8006838:	4b58      	ldr	r3, [pc, #352]	@ (800699c <HAL_GPIO_Init+0x2e4>)
 800683a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800683c:	f003 0301 	and.w	r3, r3, #1
 8006840:	60bb      	str	r3, [r7, #8]
 8006842:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006844:	4a56      	ldr	r2, [pc, #344]	@ (80069a0 <HAL_GPIO_Init+0x2e8>)
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	089b      	lsrs	r3, r3, #2
 800684a:	3302      	adds	r3, #2
 800684c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006850:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	f003 0303 	and.w	r3, r3, #3
 8006858:	009b      	lsls	r3, r3, #2
 800685a:	220f      	movs	r2, #15
 800685c:	fa02 f303 	lsl.w	r3, r2, r3
 8006860:	43db      	mvns	r3, r3
 8006862:	693a      	ldr	r2, [r7, #16]
 8006864:	4013      	ands	r3, r2
 8006866:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800686e:	d01f      	beq.n	80068b0 <HAL_GPIO_Init+0x1f8>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a4c      	ldr	r2, [pc, #304]	@ (80069a4 <HAL_GPIO_Init+0x2ec>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d019      	beq.n	80068ac <HAL_GPIO_Init+0x1f4>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a4b      	ldr	r2, [pc, #300]	@ (80069a8 <HAL_GPIO_Init+0x2f0>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d013      	beq.n	80068a8 <HAL_GPIO_Init+0x1f0>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a4a      	ldr	r2, [pc, #296]	@ (80069ac <HAL_GPIO_Init+0x2f4>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d00d      	beq.n	80068a4 <HAL_GPIO_Init+0x1ec>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4a49      	ldr	r2, [pc, #292]	@ (80069b0 <HAL_GPIO_Init+0x2f8>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d007      	beq.n	80068a0 <HAL_GPIO_Init+0x1e8>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	4a48      	ldr	r2, [pc, #288]	@ (80069b4 <HAL_GPIO_Init+0x2fc>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d101      	bne.n	800689c <HAL_GPIO_Init+0x1e4>
 8006898:	2305      	movs	r3, #5
 800689a:	e00a      	b.n	80068b2 <HAL_GPIO_Init+0x1fa>
 800689c:	2306      	movs	r3, #6
 800689e:	e008      	b.n	80068b2 <HAL_GPIO_Init+0x1fa>
 80068a0:	2304      	movs	r3, #4
 80068a2:	e006      	b.n	80068b2 <HAL_GPIO_Init+0x1fa>
 80068a4:	2303      	movs	r3, #3
 80068a6:	e004      	b.n	80068b2 <HAL_GPIO_Init+0x1fa>
 80068a8:	2302      	movs	r3, #2
 80068aa:	e002      	b.n	80068b2 <HAL_GPIO_Init+0x1fa>
 80068ac:	2301      	movs	r3, #1
 80068ae:	e000      	b.n	80068b2 <HAL_GPIO_Init+0x1fa>
 80068b0:	2300      	movs	r3, #0
 80068b2:	697a      	ldr	r2, [r7, #20]
 80068b4:	f002 0203 	and.w	r2, r2, #3
 80068b8:	0092      	lsls	r2, r2, #2
 80068ba:	4093      	lsls	r3, r2
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	4313      	orrs	r3, r2
 80068c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80068c2:	4937      	ldr	r1, [pc, #220]	@ (80069a0 <HAL_GPIO_Init+0x2e8>)
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	089b      	lsrs	r3, r3, #2
 80068c8:	3302      	adds	r3, #2
 80068ca:	693a      	ldr	r2, [r7, #16]
 80068cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80068d0:	4b39      	ldr	r3, [pc, #228]	@ (80069b8 <HAL_GPIO_Init+0x300>)
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	43db      	mvns	r3, r3
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	4013      	ands	r3, r2
 80068de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d003      	beq.n	80068f4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80068ec:	693a      	ldr	r2, [r7, #16]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	4313      	orrs	r3, r2
 80068f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80068f4:	4a30      	ldr	r2, [pc, #192]	@ (80069b8 <HAL_GPIO_Init+0x300>)
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80068fa:	4b2f      	ldr	r3, [pc, #188]	@ (80069b8 <HAL_GPIO_Init+0x300>)
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	43db      	mvns	r3, r3
 8006904:	693a      	ldr	r2, [r7, #16]
 8006906:	4013      	ands	r3, r2
 8006908:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006916:	693a      	ldr	r2, [r7, #16]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	4313      	orrs	r3, r2
 800691c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800691e:	4a26      	ldr	r2, [pc, #152]	@ (80069b8 <HAL_GPIO_Init+0x300>)
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006924:	4b24      	ldr	r3, [pc, #144]	@ (80069b8 <HAL_GPIO_Init+0x300>)
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	43db      	mvns	r3, r3
 800692e:	693a      	ldr	r2, [r7, #16]
 8006930:	4013      	ands	r3, r2
 8006932:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800693c:	2b00      	cmp	r3, #0
 800693e:	d003      	beq.n	8006948 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	4313      	orrs	r3, r2
 8006946:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006948:	4a1b      	ldr	r2, [pc, #108]	@ (80069b8 <HAL_GPIO_Init+0x300>)
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800694e:	4b1a      	ldr	r3, [pc, #104]	@ (80069b8 <HAL_GPIO_Init+0x300>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	43db      	mvns	r3, r3
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	4013      	ands	r3, r2
 800695c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d003      	beq.n	8006972 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800696a:	693a      	ldr	r2, [r7, #16]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	4313      	orrs	r3, r2
 8006970:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006972:	4a11      	ldr	r2, [pc, #68]	@ (80069b8 <HAL_GPIO_Init+0x300>)
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	3301      	adds	r3, #1
 800697c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	fa22 f303 	lsr.w	r3, r2, r3
 8006988:	2b00      	cmp	r3, #0
 800698a:	f47f ae9d 	bne.w	80066c8 <HAL_GPIO_Init+0x10>
  }
}
 800698e:	bf00      	nop
 8006990:	bf00      	nop
 8006992:	371c      	adds	r7, #28
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr
 800699c:	40021000 	.word	0x40021000
 80069a0:	40010000 	.word	0x40010000
 80069a4:	48000400 	.word	0x48000400
 80069a8:	48000800 	.word	0x48000800
 80069ac:	48000c00 	.word	0x48000c00
 80069b0:	48001000 	.word	0x48001000
 80069b4:	48001400 	.word	0x48001400
 80069b8:	40010400 	.word	0x40010400

080069bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	460b      	mov	r3, r1
 80069c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	691a      	ldr	r2, [r3, #16]
 80069cc:	887b      	ldrh	r3, [r7, #2]
 80069ce:	4013      	ands	r3, r2
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d002      	beq.n	80069da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80069d4:	2301      	movs	r3, #1
 80069d6:	73fb      	strb	r3, [r7, #15]
 80069d8:	e001      	b.n	80069de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80069da:	2300      	movs	r3, #0
 80069dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80069de:	7bfb      	ldrb	r3, [r7, #15]
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3714      	adds	r7, #20
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	460b      	mov	r3, r1
 80069f6:	807b      	strh	r3, [r7, #2]
 80069f8:	4613      	mov	r3, r2
 80069fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80069fc:	787b      	ldrb	r3, [r7, #1]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d003      	beq.n	8006a0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a02:	887a      	ldrh	r2, [r7, #2]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006a08:	e002      	b.n	8006a10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a0a:	887a      	ldrh	r2, [r7, #2]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006a10:	bf00      	nop
 8006a12:	370c      	adds	r7, #12
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr

08006a1c <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a24:	2300      	movs	r3, #0
 8006a26:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d101      	bne.n	8006a32 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e0bb      	b.n	8006baa <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	2b05      	cmp	r3, #5
 8006a3c:	d101      	bne.n	8006a42 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e0b3      	b.n	8006baa <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b02      	cmp	r3, #2
 8006a4c:	d101      	bne.n	8006a52 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e0ab      	b.n	8006baa <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a52:	4b58      	ldr	r3, [pc, #352]	@ (8006bb4 <HAL_OPAMP_Init+0x198>)
 8006a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a56:	4a57      	ldr	r2, [pc, #348]	@ (8006bb4 <HAL_OPAMP_Init+0x198>)
 8006a58:	f043 0301 	orr.w	r3, r3, #1
 8006a5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8006a5e:	4b55      	ldr	r3, [pc, #340]	@ (8006bb4 <HAL_OPAMP_Init+0x198>)
 8006a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a62:	f003 0301 	and.w	r3, r3, #1
 8006a66:	60bb      	str	r3, [r7, #8]
 8006a68:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d103      	bne.n	8006a7e <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f7fb f868 	bl	8001b54 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	2b40      	cmp	r3, #64	@ 0x40
 8006a8a:	d003      	beq.n	8006a94 <HAL_OPAMP_Init+0x78>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	2b60      	cmp	r3, #96	@ 0x60
 8006a92:	d133      	bne.n	8006afc <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f023 0110 	bic.w	r1, r3, #16
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	430a      	orrs	r2, r1
 8006aa8:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	4b41      	ldr	r3, [pc, #260]	@ (8006bb8 <HAL_OPAMP_Init+0x19c>)
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	6851      	ldr	r1, [r2, #4]
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	6892      	ldr	r2, [r2, #8]
 8006abc:	4311      	orrs	r1, r2
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	6912      	ldr	r2, [r2, #16]
 8006ac2:	430a      	orrs	r2, r1
 8006ac4:	6879      	ldr	r1, [r7, #4]
 8006ac6:	7d09      	ldrb	r1, [r1, #20]
 8006ac8:	2901      	cmp	r1, #1
 8006aca:	d102      	bne.n	8006ad2 <HAL_OPAMP_Init+0xb6>
 8006acc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006ad0:	e000      	b.n	8006ad4 <HAL_OPAMP_Init+0xb8>
 8006ad2:	2100      	movs	r1, #0
 8006ad4:	4311      	orrs	r1, r2
 8006ad6:	687a      	ldr	r2, [r7, #4]
 8006ad8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ada:	4311      	orrs	r1, r2
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006ae0:	4311      	orrs	r1, r2
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006ae6:	04d2      	lsls	r2, r2, #19
 8006ae8:	4311      	orrs	r1, r2
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006aee:	0612      	lsls	r2, r2, #24
 8006af0:	4311      	orrs	r1, r2
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	6812      	ldr	r2, [r2, #0]
 8006af6:	430b      	orrs	r3, r1
 8006af8:	6013      	str	r3, [r2, #0]
 8006afa:	e035      	b.n	8006b68 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f023 0110 	bic.w	r1, r3, #16
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	430a      	orrs	r2, r1
 8006b10:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	4b27      	ldr	r3, [pc, #156]	@ (8006bb8 <HAL_OPAMP_Init+0x19c>)
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	6851      	ldr	r1, [r2, #4]
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	6892      	ldr	r2, [r2, #8]
 8006b24:	4311      	orrs	r1, r2
 8006b26:	687a      	ldr	r2, [r7, #4]
 8006b28:	68d2      	ldr	r2, [r2, #12]
 8006b2a:	4311      	orrs	r1, r2
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	6912      	ldr	r2, [r2, #16]
 8006b30:	430a      	orrs	r2, r1
 8006b32:	6879      	ldr	r1, [r7, #4]
 8006b34:	7d09      	ldrb	r1, [r1, #20]
 8006b36:	2901      	cmp	r1, #1
 8006b38:	d102      	bne.n	8006b40 <HAL_OPAMP_Init+0x124>
 8006b3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006b3e:	e000      	b.n	8006b42 <HAL_OPAMP_Init+0x126>
 8006b40:	2100      	movs	r1, #0
 8006b42:	4311      	orrs	r1, r2
 8006b44:	687a      	ldr	r2, [r7, #4]
 8006b46:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006b48:	4311      	orrs	r1, r2
 8006b4a:	687a      	ldr	r2, [r7, #4]
 8006b4c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006b4e:	4311      	orrs	r1, r2
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006b54:	04d2      	lsls	r2, r2, #19
 8006b56:	4311      	orrs	r1, r2
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006b5c:	0612      	lsls	r2, r2, #24
 8006b5e:	4311      	orrs	r1, r2
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	6812      	ldr	r2, [r2, #0]
 8006b64:	430b      	orrs	r3, r1
 8006b66:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	699b      	ldr	r3, [r3, #24]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	db10      	blt.n	8006b94 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	699a      	ldr	r2, [r3, #24]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	69db      	ldr	r3, [r3, #28]
 8006b84:	431a      	orrs	r2, r3
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	431a      	orrs	r2, r3
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	430a      	orrs	r2, r1
 8006b92:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d103      	bne.n	8006ba8 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8006ba8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3710      	adds	r7, #16
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop
 8006bb4:	40021000 	.word	0x40021000
 8006bb8:	e0003e11 	.word	0xe0003e11

08006bbc <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b085      	sub	sp, #20
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d102      	bne.n	8006bd4 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	73fb      	strb	r3, [r7, #15]
 8006bd2:	e01d      	b.n	8006c10 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	2b05      	cmp	r3, #5
 8006bde:	d102      	bne.n	8006be6 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	73fb      	strb	r3, [r7, #15]
 8006be4:	e014      	b.n	8006c10 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d10c      	bne.n	8006c0c <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f042 0201 	orr.w	r2, r2, #1
 8006c00:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2204      	movs	r2, #4
 8006c06:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8006c0a:	e001      	b.n	8006c10 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8006c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3714      	adds	r7, #20
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr
	...

08006c20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d141      	bne.n	8006cb2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006c2e:	4b4b      	ldr	r3, [pc, #300]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006c36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c3a:	d131      	bne.n	8006ca0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006c3c:	4b47      	ldr	r3, [pc, #284]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c42:	4a46      	ldr	r2, [pc, #280]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006c4c:	4b43      	ldr	r3, [pc, #268]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006c54:	4a41      	ldr	r2, [pc, #260]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006c5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006c5c:	4b40      	ldr	r3, [pc, #256]	@ (8006d60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2232      	movs	r2, #50	@ 0x32
 8006c62:	fb02 f303 	mul.w	r3, r2, r3
 8006c66:	4a3f      	ldr	r2, [pc, #252]	@ (8006d64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006c68:	fba2 2303 	umull	r2, r3, r2, r3
 8006c6c:	0c9b      	lsrs	r3, r3, #18
 8006c6e:	3301      	adds	r3, #1
 8006c70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c72:	e002      	b.n	8006c7a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	3b01      	subs	r3, #1
 8006c78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c7a:	4b38      	ldr	r3, [pc, #224]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c86:	d102      	bne.n	8006c8e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d1f2      	bne.n	8006c74 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006c8e:	4b33      	ldr	r3, [pc, #204]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c90:	695b      	ldr	r3, [r3, #20]
 8006c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c9a:	d158      	bne.n	8006d4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	e057      	b.n	8006d50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006ca0:	4b2e      	ldr	r3, [pc, #184]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ca6:	4a2d      	ldr	r2, [pc, #180]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ca8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006cb0:	e04d      	b.n	8006d4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cb8:	d141      	bne.n	8006d3e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006cba:	4b28      	ldr	r3, [pc, #160]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cc6:	d131      	bne.n	8006d2c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006cc8:	4b24      	ldr	r3, [pc, #144]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cce:	4a23      	ldr	r2, [pc, #140]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cd4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006cd8:	4b20      	ldr	r3, [pc, #128]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006ce0:	4a1e      	ldr	r2, [pc, #120]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ce2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006ce6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8006d60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2232      	movs	r2, #50	@ 0x32
 8006cee:	fb02 f303 	mul.w	r3, r2, r3
 8006cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8006d64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf8:	0c9b      	lsrs	r3, r3, #18
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006cfe:	e002      	b.n	8006d06 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	3b01      	subs	r3, #1
 8006d04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d06:	4b15      	ldr	r3, [pc, #84]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d08:	695b      	ldr	r3, [r3, #20]
 8006d0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d12:	d102      	bne.n	8006d1a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d1f2      	bne.n	8006d00 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006d1a:	4b10      	ldr	r3, [pc, #64]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d26:	d112      	bne.n	8006d4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e011      	b.n	8006d50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d32:	4a0a      	ldr	r2, [pc, #40]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006d3c:	e007      	b.n	8006d4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006d3e:	4b07      	ldr	r3, [pc, #28]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006d46:	4a05      	ldr	r2, [pc, #20]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d48:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006d4c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3714      	adds	r7, #20
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr
 8006d5c:	40007000 	.word	0x40007000
 8006d60:	20000000 	.word	0x20000000
 8006d64:	431bde83 	.word	0x431bde83

08006d68 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006d6c:	4b05      	ldr	r3, [pc, #20]	@ (8006d84 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	4a04      	ldr	r2, [pc, #16]	@ (8006d84 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006d72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006d76:	6093      	str	r3, [r2, #8]
}
 8006d78:	bf00      	nop
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr
 8006d82:	bf00      	nop
 8006d84:	40007000 	.word	0x40007000

08006d88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b088      	sub	sp, #32
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d101      	bne.n	8006d9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e2fe      	b.n	8007398 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f003 0301 	and.w	r3, r3, #1
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d075      	beq.n	8006e92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006da6:	4b97      	ldr	r3, [pc, #604]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f003 030c 	and.w	r3, r3, #12
 8006dae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006db0:	4b94      	ldr	r3, [pc, #592]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	f003 0303 	and.w	r3, r3, #3
 8006db8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	2b0c      	cmp	r3, #12
 8006dbe:	d102      	bne.n	8006dc6 <HAL_RCC_OscConfig+0x3e>
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	2b03      	cmp	r3, #3
 8006dc4:	d002      	beq.n	8006dcc <HAL_RCC_OscConfig+0x44>
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	2b08      	cmp	r3, #8
 8006dca:	d10b      	bne.n	8006de4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dcc:	4b8d      	ldr	r3, [pc, #564]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d05b      	beq.n	8006e90 <HAL_RCC_OscConfig+0x108>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d157      	bne.n	8006e90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006de0:	2301      	movs	r3, #1
 8006de2:	e2d9      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dec:	d106      	bne.n	8006dfc <HAL_RCC_OscConfig+0x74>
 8006dee:	4b85      	ldr	r3, [pc, #532]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a84      	ldr	r2, [pc, #528]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006df4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006df8:	6013      	str	r3, [r2, #0]
 8006dfa:	e01d      	b.n	8006e38 <HAL_RCC_OscConfig+0xb0>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006e04:	d10c      	bne.n	8006e20 <HAL_RCC_OscConfig+0x98>
 8006e06:	4b7f      	ldr	r3, [pc, #508]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a7e      	ldr	r2, [pc, #504]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006e0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e10:	6013      	str	r3, [r2, #0]
 8006e12:	4b7c      	ldr	r3, [pc, #496]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a7b      	ldr	r2, [pc, #492]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e1c:	6013      	str	r3, [r2, #0]
 8006e1e:	e00b      	b.n	8006e38 <HAL_RCC_OscConfig+0xb0>
 8006e20:	4b78      	ldr	r3, [pc, #480]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a77      	ldr	r2, [pc, #476]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006e26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e2a:	6013      	str	r3, [r2, #0]
 8006e2c:	4b75      	ldr	r3, [pc, #468]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a74      	ldr	r2, [pc, #464]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006e32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d013      	beq.n	8006e68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e40:	f7fb fc96 	bl	8002770 <HAL_GetTick>
 8006e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e46:	e008      	b.n	8006e5a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e48:	f7fb fc92 	bl	8002770 <HAL_GetTick>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	2b64      	cmp	r3, #100	@ 0x64
 8006e54:	d901      	bls.n	8006e5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e29e      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e5a:	4b6a      	ldr	r3, [pc, #424]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d0f0      	beq.n	8006e48 <HAL_RCC_OscConfig+0xc0>
 8006e66:	e014      	b.n	8006e92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e68:	f7fb fc82 	bl	8002770 <HAL_GetTick>
 8006e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e6e:	e008      	b.n	8006e82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e70:	f7fb fc7e 	bl	8002770 <HAL_GetTick>
 8006e74:	4602      	mov	r2, r0
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	1ad3      	subs	r3, r2, r3
 8006e7a:	2b64      	cmp	r3, #100	@ 0x64
 8006e7c:	d901      	bls.n	8006e82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	e28a      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e82:	4b60      	ldr	r3, [pc, #384]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1f0      	bne.n	8006e70 <HAL_RCC_OscConfig+0xe8>
 8006e8e:	e000      	b.n	8006e92 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f003 0302 	and.w	r3, r3, #2
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d075      	beq.n	8006f8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e9e:	4b59      	ldr	r3, [pc, #356]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	f003 030c 	and.w	r3, r3, #12
 8006ea6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ea8:	4b56      	ldr	r3, [pc, #344]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006eaa:	68db      	ldr	r3, [r3, #12]
 8006eac:	f003 0303 	and.w	r3, r3, #3
 8006eb0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	2b0c      	cmp	r3, #12
 8006eb6:	d102      	bne.n	8006ebe <HAL_RCC_OscConfig+0x136>
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	2b02      	cmp	r3, #2
 8006ebc:	d002      	beq.n	8006ec4 <HAL_RCC_OscConfig+0x13c>
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	2b04      	cmp	r3, #4
 8006ec2:	d11f      	bne.n	8006f04 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ec4:	4b4f      	ldr	r3, [pc, #316]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d005      	beq.n	8006edc <HAL_RCC_OscConfig+0x154>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d101      	bne.n	8006edc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e25d      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006edc:	4b49      	ldr	r3, [pc, #292]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	061b      	lsls	r3, r3, #24
 8006eea:	4946      	ldr	r1, [pc, #280]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006eec:	4313      	orrs	r3, r2
 8006eee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006ef0:	4b45      	ldr	r3, [pc, #276]	@ (8007008 <HAL_RCC_OscConfig+0x280>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7fb fbef 	bl	80026d8 <HAL_InitTick>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d043      	beq.n	8006f88 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	e249      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d023      	beq.n	8006f54 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f0c:	4b3d      	ldr	r3, [pc, #244]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a3c      	ldr	r2, [pc, #240]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006f12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f18:	f7fb fc2a 	bl	8002770 <HAL_GetTick>
 8006f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f1e:	e008      	b.n	8006f32 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f20:	f7fb fc26 	bl	8002770 <HAL_GetTick>
 8006f24:	4602      	mov	r2, r0
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	1ad3      	subs	r3, r2, r3
 8006f2a:	2b02      	cmp	r3, #2
 8006f2c:	d901      	bls.n	8006f32 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e232      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f32:	4b34      	ldr	r3, [pc, #208]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d0f0      	beq.n	8006f20 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f3e:	4b31      	ldr	r3, [pc, #196]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	691b      	ldr	r3, [r3, #16]
 8006f4a:	061b      	lsls	r3, r3, #24
 8006f4c:	492d      	ldr	r1, [pc, #180]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	604b      	str	r3, [r1, #4]
 8006f52:	e01a      	b.n	8006f8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f54:	4b2b      	ldr	r3, [pc, #172]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a2a      	ldr	r2, [pc, #168]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006f5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f60:	f7fb fc06 	bl	8002770 <HAL_GetTick>
 8006f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f66:	e008      	b.n	8006f7a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f68:	f7fb fc02 	bl	8002770 <HAL_GetTick>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d901      	bls.n	8006f7a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e20e      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f7a:	4b22      	ldr	r3, [pc, #136]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d1f0      	bne.n	8006f68 <HAL_RCC_OscConfig+0x1e0>
 8006f86:	e000      	b.n	8006f8a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f88:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 0308 	and.w	r3, r3, #8
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d041      	beq.n	800701a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	695b      	ldr	r3, [r3, #20]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d01c      	beq.n	8006fd8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f9e:	4b19      	ldr	r3, [pc, #100]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006fa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fa4:	4a17      	ldr	r2, [pc, #92]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006fa6:	f043 0301 	orr.w	r3, r3, #1
 8006faa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fae:	f7fb fbdf 	bl	8002770 <HAL_GetTick>
 8006fb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006fb4:	e008      	b.n	8006fc8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fb6:	f7fb fbdb 	bl	8002770 <HAL_GetTick>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	2b02      	cmp	r3, #2
 8006fc2:	d901      	bls.n	8006fc8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	e1e7      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006fca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fce:	f003 0302 	and.w	r3, r3, #2
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d0ef      	beq.n	8006fb6 <HAL_RCC_OscConfig+0x22e>
 8006fd6:	e020      	b.n	800701a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fde:	4a09      	ldr	r2, [pc, #36]	@ (8007004 <HAL_RCC_OscConfig+0x27c>)
 8006fe0:	f023 0301 	bic.w	r3, r3, #1
 8006fe4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fe8:	f7fb fbc2 	bl	8002770 <HAL_GetTick>
 8006fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006fee:	e00d      	b.n	800700c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ff0:	f7fb fbbe 	bl	8002770 <HAL_GetTick>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d906      	bls.n	800700c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006ffe:	2303      	movs	r3, #3
 8007000:	e1ca      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
 8007002:	bf00      	nop
 8007004:	40021000 	.word	0x40021000
 8007008:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800700c:	4b8c      	ldr	r3, [pc, #560]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 800700e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007012:	f003 0302 	and.w	r3, r3, #2
 8007016:	2b00      	cmp	r3, #0
 8007018:	d1ea      	bne.n	8006ff0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f003 0304 	and.w	r3, r3, #4
 8007022:	2b00      	cmp	r3, #0
 8007024:	f000 80a6 	beq.w	8007174 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007028:	2300      	movs	r3, #0
 800702a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800702c:	4b84      	ldr	r3, [pc, #528]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 800702e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007034:	2b00      	cmp	r3, #0
 8007036:	d101      	bne.n	800703c <HAL_RCC_OscConfig+0x2b4>
 8007038:	2301      	movs	r3, #1
 800703a:	e000      	b.n	800703e <HAL_RCC_OscConfig+0x2b6>
 800703c:	2300      	movs	r3, #0
 800703e:	2b00      	cmp	r3, #0
 8007040:	d00d      	beq.n	800705e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007042:	4b7f      	ldr	r3, [pc, #508]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 8007044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007046:	4a7e      	ldr	r2, [pc, #504]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 8007048:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800704c:	6593      	str	r3, [r2, #88]	@ 0x58
 800704e:	4b7c      	ldr	r3, [pc, #496]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 8007050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007052:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007056:	60fb      	str	r3, [r7, #12]
 8007058:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800705a:	2301      	movs	r3, #1
 800705c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800705e:	4b79      	ldr	r3, [pc, #484]	@ (8007244 <HAL_RCC_OscConfig+0x4bc>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007066:	2b00      	cmp	r3, #0
 8007068:	d118      	bne.n	800709c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800706a:	4b76      	ldr	r3, [pc, #472]	@ (8007244 <HAL_RCC_OscConfig+0x4bc>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a75      	ldr	r2, [pc, #468]	@ (8007244 <HAL_RCC_OscConfig+0x4bc>)
 8007070:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007074:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007076:	f7fb fb7b 	bl	8002770 <HAL_GetTick>
 800707a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800707c:	e008      	b.n	8007090 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800707e:	f7fb fb77 	bl	8002770 <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	2b02      	cmp	r3, #2
 800708a:	d901      	bls.n	8007090 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	e183      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007090:	4b6c      	ldr	r3, [pc, #432]	@ (8007244 <HAL_RCC_OscConfig+0x4bc>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007098:	2b00      	cmp	r3, #0
 800709a:	d0f0      	beq.n	800707e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d108      	bne.n	80070b6 <HAL_RCC_OscConfig+0x32e>
 80070a4:	4b66      	ldr	r3, [pc, #408]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80070a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070aa:	4a65      	ldr	r2, [pc, #404]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80070ac:	f043 0301 	orr.w	r3, r3, #1
 80070b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070b4:	e024      	b.n	8007100 <HAL_RCC_OscConfig+0x378>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	2b05      	cmp	r3, #5
 80070bc:	d110      	bne.n	80070e0 <HAL_RCC_OscConfig+0x358>
 80070be:	4b60      	ldr	r3, [pc, #384]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80070c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070c4:	4a5e      	ldr	r2, [pc, #376]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80070c6:	f043 0304 	orr.w	r3, r3, #4
 80070ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070ce:	4b5c      	ldr	r3, [pc, #368]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80070d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d4:	4a5a      	ldr	r2, [pc, #360]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80070d6:	f043 0301 	orr.w	r3, r3, #1
 80070da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070de:	e00f      	b.n	8007100 <HAL_RCC_OscConfig+0x378>
 80070e0:	4b57      	ldr	r3, [pc, #348]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80070e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070e6:	4a56      	ldr	r2, [pc, #344]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80070e8:	f023 0301 	bic.w	r3, r3, #1
 80070ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070f0:	4b53      	ldr	r3, [pc, #332]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80070f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070f6:	4a52      	ldr	r2, [pc, #328]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80070f8:	f023 0304 	bic.w	r3, r3, #4
 80070fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d016      	beq.n	8007136 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007108:	f7fb fb32 	bl	8002770 <HAL_GetTick>
 800710c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800710e:	e00a      	b.n	8007126 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007110:	f7fb fb2e 	bl	8002770 <HAL_GetTick>
 8007114:	4602      	mov	r2, r0
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800711e:	4293      	cmp	r3, r2
 8007120:	d901      	bls.n	8007126 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007122:	2303      	movs	r3, #3
 8007124:	e138      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007126:	4b46      	ldr	r3, [pc, #280]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 8007128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800712c:	f003 0302 	and.w	r3, r3, #2
 8007130:	2b00      	cmp	r3, #0
 8007132:	d0ed      	beq.n	8007110 <HAL_RCC_OscConfig+0x388>
 8007134:	e015      	b.n	8007162 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007136:	f7fb fb1b 	bl	8002770 <HAL_GetTick>
 800713a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800713c:	e00a      	b.n	8007154 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800713e:	f7fb fb17 	bl	8002770 <HAL_GetTick>
 8007142:	4602      	mov	r2, r0
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	1ad3      	subs	r3, r2, r3
 8007148:	f241 3288 	movw	r2, #5000	@ 0x1388
 800714c:	4293      	cmp	r3, r2
 800714e:	d901      	bls.n	8007154 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007150:	2303      	movs	r3, #3
 8007152:	e121      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007154:	4b3a      	ldr	r3, [pc, #232]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 8007156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800715a:	f003 0302 	and.w	r3, r3, #2
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1ed      	bne.n	800713e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007162:	7ffb      	ldrb	r3, [r7, #31]
 8007164:	2b01      	cmp	r3, #1
 8007166:	d105      	bne.n	8007174 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007168:	4b35      	ldr	r3, [pc, #212]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 800716a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800716c:	4a34      	ldr	r2, [pc, #208]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 800716e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007172:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f003 0320 	and.w	r3, r3, #32
 800717c:	2b00      	cmp	r3, #0
 800717e:	d03c      	beq.n	80071fa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	699b      	ldr	r3, [r3, #24]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d01c      	beq.n	80071c2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007188:	4b2d      	ldr	r3, [pc, #180]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 800718a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800718e:	4a2c      	ldr	r2, [pc, #176]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 8007190:	f043 0301 	orr.w	r3, r3, #1
 8007194:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007198:	f7fb faea 	bl	8002770 <HAL_GetTick>
 800719c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800719e:	e008      	b.n	80071b2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80071a0:	f7fb fae6 	bl	8002770 <HAL_GetTick>
 80071a4:	4602      	mov	r2, r0
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	1ad3      	subs	r3, r2, r3
 80071aa:	2b02      	cmp	r3, #2
 80071ac:	d901      	bls.n	80071b2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80071ae:	2303      	movs	r3, #3
 80071b0:	e0f2      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80071b2:	4b23      	ldr	r3, [pc, #140]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80071b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071b8:	f003 0302 	and.w	r3, r3, #2
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d0ef      	beq.n	80071a0 <HAL_RCC_OscConfig+0x418>
 80071c0:	e01b      	b.n	80071fa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80071c2:	4b1f      	ldr	r3, [pc, #124]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80071c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071c8:	4a1d      	ldr	r2, [pc, #116]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80071ca:	f023 0301 	bic.w	r3, r3, #1
 80071ce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071d2:	f7fb facd 	bl	8002770 <HAL_GetTick>
 80071d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80071d8:	e008      	b.n	80071ec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80071da:	f7fb fac9 	bl	8002770 <HAL_GetTick>
 80071de:	4602      	mov	r2, r0
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	1ad3      	subs	r3, r2, r3
 80071e4:	2b02      	cmp	r3, #2
 80071e6:	d901      	bls.n	80071ec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80071e8:	2303      	movs	r3, #3
 80071ea:	e0d5      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80071ec:	4b14      	ldr	r3, [pc, #80]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 80071ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071f2:	f003 0302 	and.w	r3, r3, #2
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1ef      	bne.n	80071da <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	69db      	ldr	r3, [r3, #28]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f000 80c9 	beq.w	8007396 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007204:	4b0e      	ldr	r3, [pc, #56]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f003 030c 	and.w	r3, r3, #12
 800720c:	2b0c      	cmp	r3, #12
 800720e:	f000 8083 	beq.w	8007318 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	69db      	ldr	r3, [r3, #28]
 8007216:	2b02      	cmp	r3, #2
 8007218:	d15e      	bne.n	80072d8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800721a:	4b09      	ldr	r3, [pc, #36]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a08      	ldr	r2, [pc, #32]	@ (8007240 <HAL_RCC_OscConfig+0x4b8>)
 8007220:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007224:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007226:	f7fb faa3 	bl	8002770 <HAL_GetTick>
 800722a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800722c:	e00c      	b.n	8007248 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800722e:	f7fb fa9f 	bl	8002770 <HAL_GetTick>
 8007232:	4602      	mov	r2, r0
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	1ad3      	subs	r3, r2, r3
 8007238:	2b02      	cmp	r3, #2
 800723a:	d905      	bls.n	8007248 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800723c:	2303      	movs	r3, #3
 800723e:	e0ab      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
 8007240:	40021000 	.word	0x40021000
 8007244:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007248:	4b55      	ldr	r3, [pc, #340]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007250:	2b00      	cmp	r3, #0
 8007252:	d1ec      	bne.n	800722e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007254:	4b52      	ldr	r3, [pc, #328]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 8007256:	68da      	ldr	r2, [r3, #12]
 8007258:	4b52      	ldr	r3, [pc, #328]	@ (80073a4 <HAL_RCC_OscConfig+0x61c>)
 800725a:	4013      	ands	r3, r2
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	6a11      	ldr	r1, [r2, #32]
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007264:	3a01      	subs	r2, #1
 8007266:	0112      	lsls	r2, r2, #4
 8007268:	4311      	orrs	r1, r2
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800726e:	0212      	lsls	r2, r2, #8
 8007270:	4311      	orrs	r1, r2
 8007272:	687a      	ldr	r2, [r7, #4]
 8007274:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007276:	0852      	lsrs	r2, r2, #1
 8007278:	3a01      	subs	r2, #1
 800727a:	0552      	lsls	r2, r2, #21
 800727c:	4311      	orrs	r1, r2
 800727e:	687a      	ldr	r2, [r7, #4]
 8007280:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007282:	0852      	lsrs	r2, r2, #1
 8007284:	3a01      	subs	r2, #1
 8007286:	0652      	lsls	r2, r2, #25
 8007288:	4311      	orrs	r1, r2
 800728a:	687a      	ldr	r2, [r7, #4]
 800728c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800728e:	06d2      	lsls	r2, r2, #27
 8007290:	430a      	orrs	r2, r1
 8007292:	4943      	ldr	r1, [pc, #268]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 8007294:	4313      	orrs	r3, r2
 8007296:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007298:	4b41      	ldr	r3, [pc, #260]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a40      	ldr	r2, [pc, #256]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 800729e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072a2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80072a4:	4b3e      	ldr	r3, [pc, #248]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 80072a6:	68db      	ldr	r3, [r3, #12]
 80072a8:	4a3d      	ldr	r2, [pc, #244]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 80072aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072ae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072b0:	f7fb fa5e 	bl	8002770 <HAL_GetTick>
 80072b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072b6:	e008      	b.n	80072ca <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072b8:	f7fb fa5a 	bl	8002770 <HAL_GetTick>
 80072bc:	4602      	mov	r2, r0
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	1ad3      	subs	r3, r2, r3
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d901      	bls.n	80072ca <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80072c6:	2303      	movs	r3, #3
 80072c8:	e066      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072ca:	4b35      	ldr	r3, [pc, #212]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d0f0      	beq.n	80072b8 <HAL_RCC_OscConfig+0x530>
 80072d6:	e05e      	b.n	8007396 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072d8:	4b31      	ldr	r3, [pc, #196]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a30      	ldr	r2, [pc, #192]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 80072de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80072e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072e4:	f7fb fa44 	bl	8002770 <HAL_GetTick>
 80072e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072ea:	e008      	b.n	80072fe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072ec:	f7fb fa40 	bl	8002770 <HAL_GetTick>
 80072f0:	4602      	mov	r2, r0
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	d901      	bls.n	80072fe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	e04c      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072fe:	4b28      	ldr	r3, [pc, #160]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1f0      	bne.n	80072ec <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800730a:	4b25      	ldr	r3, [pc, #148]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 800730c:	68da      	ldr	r2, [r3, #12]
 800730e:	4924      	ldr	r1, [pc, #144]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 8007310:	4b25      	ldr	r3, [pc, #148]	@ (80073a8 <HAL_RCC_OscConfig+0x620>)
 8007312:	4013      	ands	r3, r2
 8007314:	60cb      	str	r3, [r1, #12]
 8007316:	e03e      	b.n	8007396 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	69db      	ldr	r3, [r3, #28]
 800731c:	2b01      	cmp	r3, #1
 800731e:	d101      	bne.n	8007324 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e039      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007324:	4b1e      	ldr	r3, [pc, #120]	@ (80073a0 <HAL_RCC_OscConfig+0x618>)
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	f003 0203 	and.w	r2, r3, #3
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a1b      	ldr	r3, [r3, #32]
 8007334:	429a      	cmp	r2, r3
 8007336:	d12c      	bne.n	8007392 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007342:	3b01      	subs	r3, #1
 8007344:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007346:	429a      	cmp	r2, r3
 8007348:	d123      	bne.n	8007392 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007354:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007356:	429a      	cmp	r2, r3
 8007358:	d11b      	bne.n	8007392 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007364:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007366:	429a      	cmp	r2, r3
 8007368:	d113      	bne.n	8007392 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007374:	085b      	lsrs	r3, r3, #1
 8007376:	3b01      	subs	r3, #1
 8007378:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800737a:	429a      	cmp	r2, r3
 800737c:	d109      	bne.n	8007392 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007388:	085b      	lsrs	r3, r3, #1
 800738a:	3b01      	subs	r3, #1
 800738c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800738e:	429a      	cmp	r2, r3
 8007390:	d001      	beq.n	8007396 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	e000      	b.n	8007398 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007396:	2300      	movs	r3, #0
}
 8007398:	4618      	mov	r0, r3
 800739a:	3720      	adds	r7, #32
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}
 80073a0:	40021000 	.word	0x40021000
 80073a4:	019f800c 	.word	0x019f800c
 80073a8:	feeefffc 	.word	0xfeeefffc

080073ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b086      	sub	sp, #24
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80073b6:	2300      	movs	r3, #0
 80073b8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d101      	bne.n	80073c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e11e      	b.n	8007602 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80073c4:	4b91      	ldr	r3, [pc, #580]	@ (800760c <HAL_RCC_ClockConfig+0x260>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 030f 	and.w	r3, r3, #15
 80073cc:	683a      	ldr	r2, [r7, #0]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d910      	bls.n	80073f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073d2:	4b8e      	ldr	r3, [pc, #568]	@ (800760c <HAL_RCC_ClockConfig+0x260>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f023 020f 	bic.w	r2, r3, #15
 80073da:	498c      	ldr	r1, [pc, #560]	@ (800760c <HAL_RCC_ClockConfig+0x260>)
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	4313      	orrs	r3, r2
 80073e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073e2:	4b8a      	ldr	r3, [pc, #552]	@ (800760c <HAL_RCC_ClockConfig+0x260>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 030f 	and.w	r3, r3, #15
 80073ea:	683a      	ldr	r2, [r7, #0]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d001      	beq.n	80073f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e106      	b.n	8007602 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 0301 	and.w	r3, r3, #1
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d073      	beq.n	80074e8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	2b03      	cmp	r3, #3
 8007406:	d129      	bne.n	800745c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007408:	4b81      	ldr	r3, [pc, #516]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e0f4      	b.n	8007602 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007418:	f000 f99e 	bl	8007758 <RCC_GetSysClockFreqFromPLLSource>
 800741c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	4a7c      	ldr	r2, [pc, #496]	@ (8007614 <HAL_RCC_ClockConfig+0x268>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d93f      	bls.n	80074a6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007426:	4b7a      	ldr	r3, [pc, #488]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007428:	689b      	ldr	r3, [r3, #8]
 800742a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800742e:	2b00      	cmp	r3, #0
 8007430:	d009      	beq.n	8007446 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800743a:	2b00      	cmp	r3, #0
 800743c:	d033      	beq.n	80074a6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007442:	2b00      	cmp	r3, #0
 8007444:	d12f      	bne.n	80074a6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007446:	4b72      	ldr	r3, [pc, #456]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800744e:	4a70      	ldr	r2, [pc, #448]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007450:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007454:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007456:	2380      	movs	r3, #128	@ 0x80
 8007458:	617b      	str	r3, [r7, #20]
 800745a:	e024      	b.n	80074a6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	2b02      	cmp	r3, #2
 8007462:	d107      	bne.n	8007474 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007464:	4b6a      	ldr	r3, [pc, #424]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800746c:	2b00      	cmp	r3, #0
 800746e:	d109      	bne.n	8007484 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e0c6      	b.n	8007602 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007474:	4b66      	ldr	r3, [pc, #408]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800747c:	2b00      	cmp	r3, #0
 800747e:	d101      	bne.n	8007484 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	e0be      	b.n	8007602 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007484:	f000 f8ce 	bl	8007624 <HAL_RCC_GetSysClockFreq>
 8007488:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	4a61      	ldr	r2, [pc, #388]	@ (8007614 <HAL_RCC_ClockConfig+0x268>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d909      	bls.n	80074a6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007492:	4b5f      	ldr	r3, [pc, #380]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800749a:	4a5d      	ldr	r2, [pc, #372]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 800749c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074a0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80074a2:	2380      	movs	r3, #128	@ 0x80
 80074a4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80074a6:	4b5a      	ldr	r3, [pc, #360]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	f023 0203 	bic.w	r2, r3, #3
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	4957      	ldr	r1, [pc, #348]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 80074b4:	4313      	orrs	r3, r2
 80074b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074b8:	f7fb f95a 	bl	8002770 <HAL_GetTick>
 80074bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074be:	e00a      	b.n	80074d6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074c0:	f7fb f956 	bl	8002770 <HAL_GetTick>
 80074c4:	4602      	mov	r2, r0
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	1ad3      	subs	r3, r2, r3
 80074ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d901      	bls.n	80074d6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e095      	b.n	8007602 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074d6:	4b4e      	ldr	r3, [pc, #312]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	f003 020c 	and.w	r2, r3, #12
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d1eb      	bne.n	80074c0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f003 0302 	and.w	r3, r3, #2
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d023      	beq.n	800753c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 0304 	and.w	r3, r3, #4
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d005      	beq.n	800750c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007500:	4b43      	ldr	r3, [pc, #268]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	4a42      	ldr	r2, [pc, #264]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007506:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800750a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f003 0308 	and.w	r3, r3, #8
 8007514:	2b00      	cmp	r3, #0
 8007516:	d007      	beq.n	8007528 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007518:	4b3d      	ldr	r3, [pc, #244]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007520:	4a3b      	ldr	r2, [pc, #236]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007522:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007526:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007528:	4b39      	ldr	r3, [pc, #228]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	4936      	ldr	r1, [pc, #216]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007536:	4313      	orrs	r3, r2
 8007538:	608b      	str	r3, [r1, #8]
 800753a:	e008      	b.n	800754e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	2b80      	cmp	r3, #128	@ 0x80
 8007540:	d105      	bne.n	800754e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007542:	4b33      	ldr	r3, [pc, #204]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	4a32      	ldr	r2, [pc, #200]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 8007548:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800754c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800754e:	4b2f      	ldr	r3, [pc, #188]	@ (800760c <HAL_RCC_ClockConfig+0x260>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 030f 	and.w	r3, r3, #15
 8007556:	683a      	ldr	r2, [r7, #0]
 8007558:	429a      	cmp	r2, r3
 800755a:	d21d      	bcs.n	8007598 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800755c:	4b2b      	ldr	r3, [pc, #172]	@ (800760c <HAL_RCC_ClockConfig+0x260>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f023 020f 	bic.w	r2, r3, #15
 8007564:	4929      	ldr	r1, [pc, #164]	@ (800760c <HAL_RCC_ClockConfig+0x260>)
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	4313      	orrs	r3, r2
 800756a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800756c:	f7fb f900 	bl	8002770 <HAL_GetTick>
 8007570:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007572:	e00a      	b.n	800758a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007574:	f7fb f8fc 	bl	8002770 <HAL_GetTick>
 8007578:	4602      	mov	r2, r0
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	1ad3      	subs	r3, r2, r3
 800757e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007582:	4293      	cmp	r3, r2
 8007584:	d901      	bls.n	800758a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e03b      	b.n	8007602 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800758a:	4b20      	ldr	r3, [pc, #128]	@ (800760c <HAL_RCC_ClockConfig+0x260>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 030f 	and.w	r3, r3, #15
 8007592:	683a      	ldr	r2, [r7, #0]
 8007594:	429a      	cmp	r2, r3
 8007596:	d1ed      	bne.n	8007574 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f003 0304 	and.w	r3, r3, #4
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d008      	beq.n	80075b6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80075a4:	4b1a      	ldr	r3, [pc, #104]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	68db      	ldr	r3, [r3, #12]
 80075b0:	4917      	ldr	r1, [pc, #92]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 80075b2:	4313      	orrs	r3, r2
 80075b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 0308 	and.w	r3, r3, #8
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d009      	beq.n	80075d6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075c2:	4b13      	ldr	r3, [pc, #76]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	00db      	lsls	r3, r3, #3
 80075d0:	490f      	ldr	r1, [pc, #60]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 80075d2:	4313      	orrs	r3, r2
 80075d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80075d6:	f000 f825 	bl	8007624 <HAL_RCC_GetSysClockFreq>
 80075da:	4602      	mov	r2, r0
 80075dc:	4b0c      	ldr	r3, [pc, #48]	@ (8007610 <HAL_RCC_ClockConfig+0x264>)
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	091b      	lsrs	r3, r3, #4
 80075e2:	f003 030f 	and.w	r3, r3, #15
 80075e6:	490c      	ldr	r1, [pc, #48]	@ (8007618 <HAL_RCC_ClockConfig+0x26c>)
 80075e8:	5ccb      	ldrb	r3, [r1, r3]
 80075ea:	f003 031f 	and.w	r3, r3, #31
 80075ee:	fa22 f303 	lsr.w	r3, r2, r3
 80075f2:	4a0a      	ldr	r2, [pc, #40]	@ (800761c <HAL_RCC_ClockConfig+0x270>)
 80075f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80075f6:	4b0a      	ldr	r3, [pc, #40]	@ (8007620 <HAL_RCC_ClockConfig+0x274>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4618      	mov	r0, r3
 80075fc:	f7fb f86c 	bl	80026d8 <HAL_InitTick>
 8007600:	4603      	mov	r3, r0
}
 8007602:	4618      	mov	r0, r3
 8007604:	3718      	adds	r7, #24
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
 800760a:	bf00      	nop
 800760c:	40022000 	.word	0x40022000
 8007610:	40021000 	.word	0x40021000
 8007614:	04c4b400 	.word	0x04c4b400
 8007618:	080126c4 	.word	0x080126c4
 800761c:	20000000 	.word	0x20000000
 8007620:	20000004 	.word	0x20000004

08007624 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007624:	b480      	push	{r7}
 8007626:	b087      	sub	sp, #28
 8007628:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800762a:	4b2c      	ldr	r3, [pc, #176]	@ (80076dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	f003 030c 	and.w	r3, r3, #12
 8007632:	2b04      	cmp	r3, #4
 8007634:	d102      	bne.n	800763c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007636:	4b2a      	ldr	r3, [pc, #168]	@ (80076e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007638:	613b      	str	r3, [r7, #16]
 800763a:	e047      	b.n	80076cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800763c:	4b27      	ldr	r3, [pc, #156]	@ (80076dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f003 030c 	and.w	r3, r3, #12
 8007644:	2b08      	cmp	r3, #8
 8007646:	d102      	bne.n	800764e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007648:	4b26      	ldr	r3, [pc, #152]	@ (80076e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800764a:	613b      	str	r3, [r7, #16]
 800764c:	e03e      	b.n	80076cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800764e:	4b23      	ldr	r3, [pc, #140]	@ (80076dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f003 030c 	and.w	r3, r3, #12
 8007656:	2b0c      	cmp	r3, #12
 8007658:	d136      	bne.n	80076c8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800765a:	4b20      	ldr	r3, [pc, #128]	@ (80076dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	f003 0303 	and.w	r3, r3, #3
 8007662:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007664:	4b1d      	ldr	r3, [pc, #116]	@ (80076dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	091b      	lsrs	r3, r3, #4
 800766a:	f003 030f 	and.w	r3, r3, #15
 800766e:	3301      	adds	r3, #1
 8007670:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2b03      	cmp	r3, #3
 8007676:	d10c      	bne.n	8007692 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007678:	4a1a      	ldr	r2, [pc, #104]	@ (80076e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007680:	4a16      	ldr	r2, [pc, #88]	@ (80076dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007682:	68d2      	ldr	r2, [r2, #12]
 8007684:	0a12      	lsrs	r2, r2, #8
 8007686:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800768a:	fb02 f303 	mul.w	r3, r2, r3
 800768e:	617b      	str	r3, [r7, #20]
      break;
 8007690:	e00c      	b.n	80076ac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007692:	4a13      	ldr	r2, [pc, #76]	@ (80076e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	fbb2 f3f3 	udiv	r3, r2, r3
 800769a:	4a10      	ldr	r2, [pc, #64]	@ (80076dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800769c:	68d2      	ldr	r2, [r2, #12]
 800769e:	0a12      	lsrs	r2, r2, #8
 80076a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80076a4:	fb02 f303 	mul.w	r3, r2, r3
 80076a8:	617b      	str	r3, [r7, #20]
      break;
 80076aa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80076ac:	4b0b      	ldr	r3, [pc, #44]	@ (80076dc <HAL_RCC_GetSysClockFreq+0xb8>)
 80076ae:	68db      	ldr	r3, [r3, #12]
 80076b0:	0e5b      	lsrs	r3, r3, #25
 80076b2:	f003 0303 	and.w	r3, r3, #3
 80076b6:	3301      	adds	r3, #1
 80076b8:	005b      	lsls	r3, r3, #1
 80076ba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80076bc:	697a      	ldr	r2, [r7, #20]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076c4:	613b      	str	r3, [r7, #16]
 80076c6:	e001      	b.n	80076cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80076c8:	2300      	movs	r3, #0
 80076ca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80076cc:	693b      	ldr	r3, [r7, #16]
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	371c      	adds	r7, #28
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop
 80076dc:	40021000 	.word	0x40021000
 80076e0:	00f42400 	.word	0x00f42400
 80076e4:	016e3600 	.word	0x016e3600

080076e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076e8:	b480      	push	{r7}
 80076ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076ec:	4b03      	ldr	r3, [pc, #12]	@ (80076fc <HAL_RCC_GetHCLKFreq+0x14>)
 80076ee:	681b      	ldr	r3, [r3, #0]
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr
 80076fa:	bf00      	nop
 80076fc:	20000000 	.word	0x20000000

08007700 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007704:	f7ff fff0 	bl	80076e8 <HAL_RCC_GetHCLKFreq>
 8007708:	4602      	mov	r2, r0
 800770a:	4b06      	ldr	r3, [pc, #24]	@ (8007724 <HAL_RCC_GetPCLK1Freq+0x24>)
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	0a1b      	lsrs	r3, r3, #8
 8007710:	f003 0307 	and.w	r3, r3, #7
 8007714:	4904      	ldr	r1, [pc, #16]	@ (8007728 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007716:	5ccb      	ldrb	r3, [r1, r3]
 8007718:	f003 031f 	and.w	r3, r3, #31
 800771c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007720:	4618      	mov	r0, r3
 8007722:	bd80      	pop	{r7, pc}
 8007724:	40021000 	.word	0x40021000
 8007728:	080126d4 	.word	0x080126d4

0800772c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007730:	f7ff ffda 	bl	80076e8 <HAL_RCC_GetHCLKFreq>
 8007734:	4602      	mov	r2, r0
 8007736:	4b06      	ldr	r3, [pc, #24]	@ (8007750 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	0adb      	lsrs	r3, r3, #11
 800773c:	f003 0307 	and.w	r3, r3, #7
 8007740:	4904      	ldr	r1, [pc, #16]	@ (8007754 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007742:	5ccb      	ldrb	r3, [r1, r3]
 8007744:	f003 031f 	and.w	r3, r3, #31
 8007748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800774c:	4618      	mov	r0, r3
 800774e:	bd80      	pop	{r7, pc}
 8007750:	40021000 	.word	0x40021000
 8007754:	080126d4 	.word	0x080126d4

08007758 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007758:	b480      	push	{r7}
 800775a:	b087      	sub	sp, #28
 800775c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800775e:	4b1e      	ldr	r3, [pc, #120]	@ (80077d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007760:	68db      	ldr	r3, [r3, #12]
 8007762:	f003 0303 	and.w	r3, r3, #3
 8007766:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007768:	4b1b      	ldr	r3, [pc, #108]	@ (80077d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	091b      	lsrs	r3, r3, #4
 800776e:	f003 030f 	and.w	r3, r3, #15
 8007772:	3301      	adds	r3, #1
 8007774:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	2b03      	cmp	r3, #3
 800777a:	d10c      	bne.n	8007796 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800777c:	4a17      	ldr	r2, [pc, #92]	@ (80077dc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	fbb2 f3f3 	udiv	r3, r2, r3
 8007784:	4a14      	ldr	r2, [pc, #80]	@ (80077d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007786:	68d2      	ldr	r2, [r2, #12]
 8007788:	0a12      	lsrs	r2, r2, #8
 800778a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800778e:	fb02 f303 	mul.w	r3, r2, r3
 8007792:	617b      	str	r3, [r7, #20]
    break;
 8007794:	e00c      	b.n	80077b0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007796:	4a12      	ldr	r2, [pc, #72]	@ (80077e0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	fbb2 f3f3 	udiv	r3, r2, r3
 800779e:	4a0e      	ldr	r2, [pc, #56]	@ (80077d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80077a0:	68d2      	ldr	r2, [r2, #12]
 80077a2:	0a12      	lsrs	r2, r2, #8
 80077a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80077a8:	fb02 f303 	mul.w	r3, r2, r3
 80077ac:	617b      	str	r3, [r7, #20]
    break;
 80077ae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80077b0:	4b09      	ldr	r3, [pc, #36]	@ (80077d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	0e5b      	lsrs	r3, r3, #25
 80077b6:	f003 0303 	and.w	r3, r3, #3
 80077ba:	3301      	adds	r3, #1
 80077bc:	005b      	lsls	r3, r3, #1
 80077be:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80077c0:	697a      	ldr	r2, [r7, #20]
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80077c8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80077ca:	687b      	ldr	r3, [r7, #4]
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	371c      	adds	r7, #28
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr
 80077d8:	40021000 	.word	0x40021000
 80077dc:	016e3600 	.word	0x016e3600
 80077e0:	00f42400 	.word	0x00f42400

080077e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b086      	sub	sp, #24
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80077ec:	2300      	movs	r3, #0
 80077ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80077f0:	2300      	movs	r3, #0
 80077f2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	f000 8098 	beq.w	8007932 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007802:	2300      	movs	r3, #0
 8007804:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007806:	4b43      	ldr	r3, [pc, #268]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800780a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800780e:	2b00      	cmp	r3, #0
 8007810:	d10d      	bne.n	800782e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007812:	4b40      	ldr	r3, [pc, #256]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007816:	4a3f      	ldr	r2, [pc, #252]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800781c:	6593      	str	r3, [r2, #88]	@ 0x58
 800781e:	4b3d      	ldr	r3, [pc, #244]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007826:	60bb      	str	r3, [r7, #8]
 8007828:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800782a:	2301      	movs	r3, #1
 800782c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800782e:	4b3a      	ldr	r3, [pc, #232]	@ (8007918 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a39      	ldr	r2, [pc, #228]	@ (8007918 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007834:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007838:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800783a:	f7fa ff99 	bl	8002770 <HAL_GetTick>
 800783e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007840:	e009      	b.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007842:	f7fa ff95 	bl	8002770 <HAL_GetTick>
 8007846:	4602      	mov	r2, r0
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	1ad3      	subs	r3, r2, r3
 800784c:	2b02      	cmp	r3, #2
 800784e:	d902      	bls.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007850:	2303      	movs	r3, #3
 8007852:	74fb      	strb	r3, [r7, #19]
        break;
 8007854:	e005      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007856:	4b30      	ldr	r3, [pc, #192]	@ (8007918 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800785e:	2b00      	cmp	r3, #0
 8007860:	d0ef      	beq.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007862:	7cfb      	ldrb	r3, [r7, #19]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d159      	bne.n	800791c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007868:	4b2a      	ldr	r3, [pc, #168]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800786a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800786e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007872:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d01e      	beq.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800787e:	697a      	ldr	r2, [r7, #20]
 8007880:	429a      	cmp	r2, r3
 8007882:	d019      	beq.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007884:	4b23      	ldr	r3, [pc, #140]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800788a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800788e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007890:	4b20      	ldr	r3, [pc, #128]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007896:	4a1f      	ldr	r2, [pc, #124]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007898:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800789c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80078a0:	4b1c      	ldr	r3, [pc, #112]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078a6:	4a1b      	ldr	r2, [pc, #108]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80078ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80078b0:	4a18      	ldr	r2, [pc, #96]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	f003 0301 	and.w	r3, r3, #1
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d016      	beq.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078c2:	f7fa ff55 	bl	8002770 <HAL_GetTick>
 80078c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078c8:	e00b      	b.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078ca:	f7fa ff51 	bl	8002770 <HAL_GetTick>
 80078ce:	4602      	mov	r2, r0
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	1ad3      	subs	r3, r2, r3
 80078d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078d8:	4293      	cmp	r3, r2
 80078da:	d902      	bls.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80078dc:	2303      	movs	r3, #3
 80078de:	74fb      	strb	r3, [r7, #19]
            break;
 80078e0:	e006      	b.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078e8:	f003 0302 	and.w	r3, r3, #2
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d0ec      	beq.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80078f0:	7cfb      	ldrb	r3, [r7, #19]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d10b      	bne.n	800790e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80078f6:	4b07      	ldr	r3, [pc, #28]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007904:	4903      	ldr	r1, [pc, #12]	@ (8007914 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007906:	4313      	orrs	r3, r2
 8007908:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800790c:	e008      	b.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800790e:	7cfb      	ldrb	r3, [r7, #19]
 8007910:	74bb      	strb	r3, [r7, #18]
 8007912:	e005      	b.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007914:	40021000 	.word	0x40021000
 8007918:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800791c:	7cfb      	ldrb	r3, [r7, #19]
 800791e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007920:	7c7b      	ldrb	r3, [r7, #17]
 8007922:	2b01      	cmp	r3, #1
 8007924:	d105      	bne.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007926:	4ba6      	ldr	r3, [pc, #664]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800792a:	4aa5      	ldr	r2, [pc, #660]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800792c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007930:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f003 0301 	and.w	r3, r3, #1
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00a      	beq.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800793e:	4ba0      	ldr	r3, [pc, #640]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007940:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007944:	f023 0203 	bic.w	r2, r3, #3
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	499c      	ldr	r1, [pc, #624]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800794e:	4313      	orrs	r3, r2
 8007950:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f003 0302 	and.w	r3, r3, #2
 800795c:	2b00      	cmp	r3, #0
 800795e:	d00a      	beq.n	8007976 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007960:	4b97      	ldr	r3, [pc, #604]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007962:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007966:	f023 020c 	bic.w	r2, r3, #12
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	4994      	ldr	r1, [pc, #592]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007970:	4313      	orrs	r3, r2
 8007972:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f003 0304 	and.w	r3, r3, #4
 800797e:	2b00      	cmp	r3, #0
 8007980:	d00a      	beq.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007982:	4b8f      	ldr	r3, [pc, #572]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007984:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007988:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	498b      	ldr	r1, [pc, #556]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007992:	4313      	orrs	r3, r2
 8007994:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f003 0308 	and.w	r3, r3, #8
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d00a      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80079a4:	4b86      	ldr	r3, [pc, #536]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	4983      	ldr	r1, [pc, #524]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079b4:	4313      	orrs	r3, r2
 80079b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f003 0320 	and.w	r3, r3, #32
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d00a      	beq.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80079c6:	4b7e      	ldr	r3, [pc, #504]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079cc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	497a      	ldr	r1, [pc, #488]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079d6:	4313      	orrs	r3, r2
 80079d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d00a      	beq.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80079e8:	4b75      	ldr	r3, [pc, #468]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079ee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	699b      	ldr	r3, [r3, #24]
 80079f6:	4972      	ldr	r1, [pc, #456]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079f8:	4313      	orrs	r3, r2
 80079fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d00a      	beq.n	8007a20 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007a0a:	4b6d      	ldr	r3, [pc, #436]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a10:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	69db      	ldr	r3, [r3, #28]
 8007a18:	4969      	ldr	r1, [pc, #420]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d00a      	beq.n	8007a42 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007a2c:	4b64      	ldr	r3, [pc, #400]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a32:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a1b      	ldr	r3, [r3, #32]
 8007a3a:	4961      	ldr	r1, [pc, #388]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d00a      	beq.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a4e:	4b5c      	ldr	r3, [pc, #368]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a54:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a5c:	4958      	ldr	r1, [pc, #352]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d015      	beq.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a70:	4b53      	ldr	r3, [pc, #332]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a76:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a7e:	4950      	ldr	r1, [pc, #320]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a80:	4313      	orrs	r3, r2
 8007a82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a8e:	d105      	bne.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007a90:	4b4b      	ldr	r3, [pc, #300]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	4a4a      	ldr	r2, [pc, #296]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a9a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d015      	beq.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007aa8:	4b45      	ldr	r3, [pc, #276]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007aae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ab6:	4942      	ldr	r1, [pc, #264]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ac2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ac6:	d105      	bne.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ac8:	4b3d      	ldr	r3, [pc, #244]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007aca:	68db      	ldr	r3, [r3, #12]
 8007acc:	4a3c      	ldr	r2, [pc, #240]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ace:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ad2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d015      	beq.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007ae0:	4b37      	ldr	r3, [pc, #220]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ae6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aee:	4934      	ldr	r1, [pc, #208]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007af0:	4313      	orrs	r3, r2
 8007af2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007afa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007afe:	d105      	bne.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b00:	4b2f      	ldr	r3, [pc, #188]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b02:	68db      	ldr	r3, [r3, #12]
 8007b04:	4a2e      	ldr	r2, [pc, #184]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b0a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d015      	beq.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b18:	4b29      	ldr	r3, [pc, #164]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b1e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b26:	4926      	ldr	r1, [pc, #152]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b36:	d105      	bne.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b38:	4b21      	ldr	r3, [pc, #132]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b3a:	68db      	ldr	r3, [r3, #12]
 8007b3c:	4a20      	ldr	r2, [pc, #128]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b42:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d015      	beq.n	8007b7c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b50:	4b1b      	ldr	r3, [pc, #108]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b56:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b5e:	4918      	ldr	r1, [pc, #96]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b60:	4313      	orrs	r3, r2
 8007b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b6e:	d105      	bne.n	8007b7c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b70:	4b13      	ldr	r3, [pc, #76]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b72:	68db      	ldr	r3, [r3, #12]
 8007b74:	4a12      	ldr	r2, [pc, #72]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b7a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d015      	beq.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007b88:	4b0d      	ldr	r3, [pc, #52]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b8e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b96:	490a      	ldr	r1, [pc, #40]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ba2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ba6:	d105      	bne.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007ba8:	4b05      	ldr	r3, [pc, #20]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007baa:	68db      	ldr	r3, [r3, #12]
 8007bac:	4a04      	ldr	r2, [pc, #16]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007bae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bb2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007bb4:	7cbb      	ldrb	r3, [r7, #18]
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3718      	adds	r7, #24
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	40021000 	.word	0x40021000

08007bc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d101      	bne.n	8007bd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e09d      	b.n	8007d12 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d108      	bne.n	8007bf0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007be6:	d009      	beq.n	8007bfc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	61da      	str	r2, [r3, #28]
 8007bee:	e005      	b.n	8007bfc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d106      	bne.n	8007c1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2200      	movs	r2, #0
 8007c12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f7fa f850 	bl	8001cbc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2202      	movs	r2, #2
 8007c20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c32:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	68db      	ldr	r3, [r3, #12]
 8007c38:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c3c:	d902      	bls.n	8007c44 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	60fb      	str	r3, [r7, #12]
 8007c42:	e002      	b.n	8007c4a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007c44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007c48:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	68db      	ldr	r3, [r3, #12]
 8007c4e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007c52:	d007      	beq.n	8007c64 <HAL_SPI_Init+0xa0>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	68db      	ldr	r3, [r3, #12]
 8007c58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c5c:	d002      	beq.n	8007c64 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007c74:	431a      	orrs	r2, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	f003 0302 	and.w	r3, r3, #2
 8007c7e:	431a      	orrs	r2, r3
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	695b      	ldr	r3, [r3, #20]
 8007c84:	f003 0301 	and.w	r3, r3, #1
 8007c88:	431a      	orrs	r2, r3
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	699b      	ldr	r3, [r3, #24]
 8007c8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c92:	431a      	orrs	r2, r3
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	69db      	ldr	r3, [r3, #28]
 8007c98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c9c:	431a      	orrs	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6a1b      	ldr	r3, [r3, #32]
 8007ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ca6:	ea42 0103 	orr.w	r1, r2, r3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cae:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	430a      	orrs	r2, r1
 8007cb8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	699b      	ldr	r3, [r3, #24]
 8007cbe:	0c1b      	lsrs	r3, r3, #16
 8007cc0:	f003 0204 	and.w	r2, r3, #4
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc8:	f003 0310 	and.w	r3, r3, #16
 8007ccc:	431a      	orrs	r2, r3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cd2:	f003 0308 	and.w	r3, r3, #8
 8007cd6:	431a      	orrs	r2, r3
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	68db      	ldr	r3, [r3, #12]
 8007cdc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007ce0:	ea42 0103 	orr.w	r1, r2, r3
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	430a      	orrs	r2, r1
 8007cf0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	69da      	ldr	r2, [r3, #28]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d00:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007d1a:	b580      	push	{r7, lr}
 8007d1c:	b08a      	sub	sp, #40	@ 0x28
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	60f8      	str	r0, [r7, #12]
 8007d22:	60b9      	str	r1, [r7, #8]
 8007d24:	607a      	str	r2, [r7, #4]
 8007d26:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d101      	bne.n	8007d40 <HAL_SPI_TransmitReceive+0x26>
 8007d3c:	2302      	movs	r3, #2
 8007d3e:	e20a      	b.n	8008156 <HAL_SPI_TransmitReceive+0x43c>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d48:	f7fa fd12 	bl	8002770 <HAL_GetTick>
 8007d4c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007d54:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007d5c:	887b      	ldrh	r3, [r7, #2]
 8007d5e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007d60:	887b      	ldrh	r3, [r7, #2]
 8007d62:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007d64:	7efb      	ldrb	r3, [r7, #27]
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d00e      	beq.n	8007d88 <HAL_SPI_TransmitReceive+0x6e>
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d70:	d106      	bne.n	8007d80 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d102      	bne.n	8007d80 <HAL_SPI_TransmitReceive+0x66>
 8007d7a:	7efb      	ldrb	r3, [r7, #27]
 8007d7c:	2b04      	cmp	r3, #4
 8007d7e:	d003      	beq.n	8007d88 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007d80:	2302      	movs	r3, #2
 8007d82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007d86:	e1e0      	b.n	800814a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d005      	beq.n	8007d9a <HAL_SPI_TransmitReceive+0x80>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d002      	beq.n	8007d9a <HAL_SPI_TransmitReceive+0x80>
 8007d94:	887b      	ldrh	r3, [r7, #2]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d103      	bne.n	8007da2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007da0:	e1d3      	b.n	800814a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b04      	cmp	r3, #4
 8007dac:	d003      	beq.n	8007db6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2205      	movs	r2, #5
 8007db2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2200      	movs	r2, #0
 8007dba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	687a      	ldr	r2, [r7, #4]
 8007dc0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	887a      	ldrh	r2, [r7, #2]
 8007dc6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	887a      	ldrh	r2, [r7, #2]
 8007dce:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	68ba      	ldr	r2, [r7, #8]
 8007dd6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	887a      	ldrh	r2, [r7, #2]
 8007ddc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	887a      	ldrh	r2, [r7, #2]
 8007de2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2200      	movs	r2, #0
 8007de8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2200      	movs	r2, #0
 8007dee:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	68db      	ldr	r3, [r3, #12]
 8007df4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007df8:	d802      	bhi.n	8007e00 <HAL_SPI_TransmitReceive+0xe6>
 8007dfa:	8a3b      	ldrh	r3, [r7, #16]
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d908      	bls.n	8007e12 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	685a      	ldr	r2, [r3, #4]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007e0e:	605a      	str	r2, [r3, #4]
 8007e10:	e007      	b.n	8007e22 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	685a      	ldr	r2, [r3, #4]
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007e20:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e2c:	2b40      	cmp	r3, #64	@ 0x40
 8007e2e:	d007      	beq.n	8007e40 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	68db      	ldr	r3, [r3, #12]
 8007e44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e48:	f240 8081 	bls.w	8007f4e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d002      	beq.n	8007e5a <HAL_SPI_TransmitReceive+0x140>
 8007e54:	8a7b      	ldrh	r3, [r7, #18]
 8007e56:	2b01      	cmp	r3, #1
 8007e58:	d16d      	bne.n	8007f36 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e5e:	881a      	ldrh	r2, [r3, #0]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e6a:	1c9a      	adds	r2, r3, #2
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	3b01      	subs	r3, #1
 8007e78:	b29a      	uxth	r2, r3
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e7e:	e05a      	b.n	8007f36 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	f003 0302 	and.w	r3, r3, #2
 8007e8a:	2b02      	cmp	r3, #2
 8007e8c:	d11b      	bne.n	8007ec6 <HAL_SPI_TransmitReceive+0x1ac>
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d016      	beq.n	8007ec6 <HAL_SPI_TransmitReceive+0x1ac>
 8007e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d113      	bne.n	8007ec6 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea2:	881a      	ldrh	r2, [r3, #0]
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eae:	1c9a      	adds	r2, r3, #2
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007eb8:	b29b      	uxth	r3, r3
 8007eba:	3b01      	subs	r3, #1
 8007ebc:	b29a      	uxth	r2, r3
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	f003 0301 	and.w	r3, r3, #1
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d11c      	bne.n	8007f0e <HAL_SPI_TransmitReceive+0x1f4>
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d016      	beq.n	8007f0e <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68da      	ldr	r2, [r3, #12]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eea:	b292      	uxth	r2, r2
 8007eec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ef2:	1c9a      	adds	r2, r3, #2
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	3b01      	subs	r3, #1
 8007f02:	b29a      	uxth	r2, r3
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007f0e:	f7fa fc2f 	bl	8002770 <HAL_GetTick>
 8007f12:	4602      	mov	r2, r0
 8007f14:	69fb      	ldr	r3, [r7, #28]
 8007f16:	1ad3      	subs	r3, r2, r3
 8007f18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d80b      	bhi.n	8007f36 <HAL_SPI_TransmitReceive+0x21c>
 8007f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f24:	d007      	beq.n	8007f36 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8007f26:	2303      	movs	r3, #3
 8007f28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2201      	movs	r2, #1
 8007f30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007f34:	e109      	b.n	800814a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d19f      	bne.n	8007e80 <HAL_SPI_TransmitReceive+0x166>
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d199      	bne.n	8007e80 <HAL_SPI_TransmitReceive+0x166>
 8007f4c:	e0e3      	b.n	8008116 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d003      	beq.n	8007f5e <HAL_SPI_TransmitReceive+0x244>
 8007f56:	8a7b      	ldrh	r3, [r7, #18]
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	f040 80cf 	bne.w	80080fc <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f62:	b29b      	uxth	r3, r3
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d912      	bls.n	8007f8e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6c:	881a      	ldrh	r2, [r3, #0]
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f78:	1c9a      	adds	r2, r3, #2
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	3b02      	subs	r3, #2
 8007f86:	b29a      	uxth	r2, r3
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007f8c:	e0b6      	b.n	80080fc <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	330c      	adds	r3, #12
 8007f98:	7812      	ldrb	r2, [r2, #0]
 8007f9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa0:	1c5a      	adds	r2, r3, #1
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	3b01      	subs	r3, #1
 8007fae:	b29a      	uxth	r2, r3
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fb4:	e0a2      	b.n	80080fc <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	f003 0302 	and.w	r3, r3, #2
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	d134      	bne.n	800802e <HAL_SPI_TransmitReceive+0x314>
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d02f      	beq.n	800802e <HAL_SPI_TransmitReceive+0x314>
 8007fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d12c      	bne.n	800802e <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	d912      	bls.n	8008004 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fe2:	881a      	ldrh	r2, [r3, #0]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fee:	1c9a      	adds	r2, r3, #2
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	3b02      	subs	r3, #2
 8007ffc:	b29a      	uxth	r2, r3
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008002:	e012      	b.n	800802a <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	330c      	adds	r3, #12
 800800e:	7812      	ldrb	r2, [r2, #0]
 8008010:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008016:	1c5a      	adds	r2, r3, #1
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008020:	b29b      	uxth	r3, r3
 8008022:	3b01      	subs	r3, #1
 8008024:	b29a      	uxth	r2, r3
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800802a:	2300      	movs	r3, #0
 800802c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	f003 0301 	and.w	r3, r3, #1
 8008038:	2b01      	cmp	r3, #1
 800803a:	d148      	bne.n	80080ce <HAL_SPI_TransmitReceive+0x3b4>
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008042:	b29b      	uxth	r3, r3
 8008044:	2b00      	cmp	r3, #0
 8008046:	d042      	beq.n	80080ce <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800804e:	b29b      	uxth	r3, r3
 8008050:	2b01      	cmp	r3, #1
 8008052:	d923      	bls.n	800809c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68da      	ldr	r2, [r3, #12]
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805e:	b292      	uxth	r2, r2
 8008060:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008066:	1c9a      	adds	r2, r3, #2
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008072:	b29b      	uxth	r3, r3
 8008074:	3b02      	subs	r3, #2
 8008076:	b29a      	uxth	r2, r3
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008084:	b29b      	uxth	r3, r3
 8008086:	2b01      	cmp	r3, #1
 8008088:	d81f      	bhi.n	80080ca <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	685a      	ldr	r2, [r3, #4]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008098:	605a      	str	r2, [r3, #4]
 800809a:	e016      	b.n	80080ca <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f103 020c 	add.w	r2, r3, #12
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080a8:	7812      	ldrb	r2, [r2, #0]
 80080aa:	b2d2      	uxtb	r2, r2
 80080ac:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b2:	1c5a      	adds	r2, r3, #1
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080be:	b29b      	uxth	r3, r3
 80080c0:	3b01      	subs	r3, #1
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80080ca:	2301      	movs	r3, #1
 80080cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80080ce:	f7fa fb4f 	bl	8002770 <HAL_GetTick>
 80080d2:	4602      	mov	r2, r0
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	1ad3      	subs	r3, r2, r3
 80080d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080da:	429a      	cmp	r2, r3
 80080dc:	d803      	bhi.n	80080e6 <HAL_SPI_TransmitReceive+0x3cc>
 80080de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e4:	d102      	bne.n	80080ec <HAL_SPI_TransmitReceive+0x3d2>
 80080e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d107      	bne.n	80080fc <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80080ec:	2303      	movs	r3, #3
 80080ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2201      	movs	r2, #1
 80080f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80080fa:	e026      	b.n	800814a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008100:	b29b      	uxth	r3, r3
 8008102:	2b00      	cmp	r3, #0
 8008104:	f47f af57 	bne.w	8007fb6 <HAL_SPI_TransmitReceive+0x29c>
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800810e:	b29b      	uxth	r3, r3
 8008110:	2b00      	cmp	r3, #0
 8008112:	f47f af50 	bne.w	8007fb6 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008116:	69fa      	ldr	r2, [r7, #28]
 8008118:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800811a:	68f8      	ldr	r0, [r7, #12]
 800811c:	f000 f94c 	bl	80083b8 <SPI_EndRxTxTransaction>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d005      	beq.n	8008132 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2220      	movs	r2, #32
 8008130:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008136:	2b00      	cmp	r3, #0
 8008138:	d003      	beq.n	8008142 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800813a:	2301      	movs	r3, #1
 800813c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008140:	e003      	b.n	800814a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2201      	movs	r2, #1
 8008146:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2200      	movs	r2, #0
 800814e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008152:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8008156:	4618      	mov	r0, r3
 8008158:	3728      	adds	r7, #40	@ 0x28
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}

0800815e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800815e:	b480      	push	{r7}
 8008160:	b083      	sub	sp, #12
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800816c:	b2db      	uxtb	r3, r3
}
 800816e:	4618      	mov	r0, r3
 8008170:	370c      	adds	r7, #12
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
	...

0800817c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b088      	sub	sp, #32
 8008180:	af00      	add	r7, sp, #0
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	603b      	str	r3, [r7, #0]
 8008188:	4613      	mov	r3, r2
 800818a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800818c:	f7fa faf0 	bl	8002770 <HAL_GetTick>
 8008190:	4602      	mov	r2, r0
 8008192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008194:	1a9b      	subs	r3, r3, r2
 8008196:	683a      	ldr	r2, [r7, #0]
 8008198:	4413      	add	r3, r2
 800819a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800819c:	f7fa fae8 	bl	8002770 <HAL_GetTick>
 80081a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80081a2:	4b39      	ldr	r3, [pc, #228]	@ (8008288 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	015b      	lsls	r3, r3, #5
 80081a8:	0d1b      	lsrs	r3, r3, #20
 80081aa:	69fa      	ldr	r2, [r7, #28]
 80081ac:	fb02 f303 	mul.w	r3, r2, r3
 80081b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80081b2:	e054      	b.n	800825e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ba:	d050      	beq.n	800825e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80081bc:	f7fa fad8 	bl	8002770 <HAL_GetTick>
 80081c0:	4602      	mov	r2, r0
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	69fa      	ldr	r2, [r7, #28]
 80081c8:	429a      	cmp	r2, r3
 80081ca:	d902      	bls.n	80081d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d13d      	bne.n	800824e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	685a      	ldr	r2, [r3, #4]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80081e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081ea:	d111      	bne.n	8008210 <SPI_WaitFlagStateUntilTimeout+0x94>
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081f4:	d004      	beq.n	8008200 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081fe:	d107      	bne.n	8008210 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800820e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008214:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008218:	d10f      	bne.n	800823a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681a      	ldr	r2, [r3, #0]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008228:	601a      	str	r2, [r3, #0]
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008238:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2201      	movs	r2, #1
 800823e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2200      	movs	r2, #0
 8008246:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800824a:	2303      	movs	r3, #3
 800824c:	e017      	b.n	800827e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d101      	bne.n	8008258 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008254:	2300      	movs	r3, #0
 8008256:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	3b01      	subs	r3, #1
 800825c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	689a      	ldr	r2, [r3, #8]
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	4013      	ands	r3, r2
 8008268:	68ba      	ldr	r2, [r7, #8]
 800826a:	429a      	cmp	r2, r3
 800826c:	bf0c      	ite	eq
 800826e:	2301      	moveq	r3, #1
 8008270:	2300      	movne	r3, #0
 8008272:	b2db      	uxtb	r3, r3
 8008274:	461a      	mov	r2, r3
 8008276:	79fb      	ldrb	r3, [r7, #7]
 8008278:	429a      	cmp	r2, r3
 800827a:	d19b      	bne.n	80081b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800827c:	2300      	movs	r3, #0
}
 800827e:	4618      	mov	r0, r3
 8008280:	3720      	adds	r7, #32
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}
 8008286:	bf00      	nop
 8008288:	20000000 	.word	0x20000000

0800828c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b08a      	sub	sp, #40	@ 0x28
 8008290:	af00      	add	r7, sp, #0
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	60b9      	str	r1, [r7, #8]
 8008296:	607a      	str	r2, [r7, #4]
 8008298:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800829a:	2300      	movs	r3, #0
 800829c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800829e:	f7fa fa67 	bl	8002770 <HAL_GetTick>
 80082a2:	4602      	mov	r2, r0
 80082a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a6:	1a9b      	subs	r3, r3, r2
 80082a8:	683a      	ldr	r2, [r7, #0]
 80082aa:	4413      	add	r3, r2
 80082ac:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80082ae:	f7fa fa5f 	bl	8002770 <HAL_GetTick>
 80082b2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	330c      	adds	r3, #12
 80082ba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80082bc:	4b3d      	ldr	r3, [pc, #244]	@ (80083b4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	4613      	mov	r3, r2
 80082c2:	009b      	lsls	r3, r3, #2
 80082c4:	4413      	add	r3, r2
 80082c6:	00da      	lsls	r2, r3, #3
 80082c8:	1ad3      	subs	r3, r2, r3
 80082ca:	0d1b      	lsrs	r3, r3, #20
 80082cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082ce:	fb02 f303 	mul.w	r3, r2, r3
 80082d2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80082d4:	e060      	b.n	8008398 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80082dc:	d107      	bne.n	80082ee <SPI_WaitFifoStateUntilTimeout+0x62>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d104      	bne.n	80082ee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80082ec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f4:	d050      	beq.n	8008398 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80082f6:	f7fa fa3b 	bl	8002770 <HAL_GetTick>
 80082fa:	4602      	mov	r2, r0
 80082fc:	6a3b      	ldr	r3, [r7, #32]
 80082fe:	1ad3      	subs	r3, r2, r3
 8008300:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008302:	429a      	cmp	r2, r3
 8008304:	d902      	bls.n	800830c <SPI_WaitFifoStateUntilTimeout+0x80>
 8008306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008308:	2b00      	cmp	r3, #0
 800830a:	d13d      	bne.n	8008388 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	685a      	ldr	r2, [r3, #4]
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800831a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008324:	d111      	bne.n	800834a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800832e:	d004      	beq.n	800833a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008338:	d107      	bne.n	800834a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008348:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800834e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008352:	d10f      	bne.n	8008374 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008362:	601a      	str	r2, [r3, #0]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008372:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2200      	movs	r2, #0
 8008380:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008384:	2303      	movs	r3, #3
 8008386:	e010      	b.n	80083aa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008388:	69bb      	ldr	r3, [r7, #24]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d101      	bne.n	8008392 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800838e:	2300      	movs	r3, #0
 8008390:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008392:	69bb      	ldr	r3, [r7, #24]
 8008394:	3b01      	subs	r3, #1
 8008396:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	689a      	ldr	r2, [r3, #8]
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	4013      	ands	r3, r2
 80083a2:	687a      	ldr	r2, [r7, #4]
 80083a4:	429a      	cmp	r2, r3
 80083a6:	d196      	bne.n	80082d6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3728      	adds	r7, #40	@ 0x28
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	20000000 	.word	0x20000000

080083b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af02      	add	r7, sp, #8
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	9300      	str	r3, [sp, #0]
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	2200      	movs	r2, #0
 80083cc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80083d0:	68f8      	ldr	r0, [r7, #12]
 80083d2:	f7ff ff5b 	bl	800828c <SPI_WaitFifoStateUntilTimeout>
 80083d6:	4603      	mov	r3, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d007      	beq.n	80083ec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083e0:	f043 0220 	orr.w	r2, r3, #32
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80083e8:	2303      	movs	r3, #3
 80083ea:	e027      	b.n	800843c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	9300      	str	r3, [sp, #0]
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	2200      	movs	r2, #0
 80083f4:	2180      	movs	r1, #128	@ 0x80
 80083f6:	68f8      	ldr	r0, [r7, #12]
 80083f8:	f7ff fec0 	bl	800817c <SPI_WaitFlagStateUntilTimeout>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d007      	beq.n	8008412 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008406:	f043 0220 	orr.w	r2, r3, #32
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800840e:	2303      	movs	r3, #3
 8008410:	e014      	b.n	800843c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	9300      	str	r3, [sp, #0]
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	2200      	movs	r2, #0
 800841a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f7ff ff34 	bl	800828c <SPI_WaitFifoStateUntilTimeout>
 8008424:	4603      	mov	r3, r0
 8008426:	2b00      	cmp	r3, #0
 8008428:	d007      	beq.n	800843a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800842e:	f043 0220 	orr.w	r2, r3, #32
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008436:	2303      	movs	r3, #3
 8008438:	e000      	b.n	800843c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	3710      	adds	r7, #16
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d101      	bne.n	8008456 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e049      	b.n	80084ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800845c:	b2db      	uxtb	r3, r3
 800845e:	2b00      	cmp	r3, #0
 8008460:	d106      	bne.n	8008470 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2200      	movs	r2, #0
 8008466:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f7f9 ff28 	bl	80022c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2202      	movs	r2, #2
 8008474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681a      	ldr	r2, [r3, #0]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	3304      	adds	r3, #4
 8008480:	4619      	mov	r1, r3
 8008482:	4610      	mov	r0, r2
 8008484:	f000 fc9e 	bl	8008dc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2201      	movs	r2, #1
 80084d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2201      	movs	r2, #1
 80084dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084e8:	2300      	movs	r3, #0
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3708      	adds	r7, #8
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
	...

080084f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008502:	b2db      	uxtb	r3, r3
 8008504:	2b01      	cmp	r3, #1
 8008506:	d001      	beq.n	800850c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008508:	2301      	movs	r3, #1
 800850a:	e042      	b.n	8008592 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2202      	movs	r2, #2
 8008510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a21      	ldr	r2, [pc, #132]	@ (80085a0 <HAL_TIM_Base_Start+0xac>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d018      	beq.n	8008550 <HAL_TIM_Base_Start+0x5c>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008526:	d013      	beq.n	8008550 <HAL_TIM_Base_Start+0x5c>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a1d      	ldr	r2, [pc, #116]	@ (80085a4 <HAL_TIM_Base_Start+0xb0>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d00e      	beq.n	8008550 <HAL_TIM_Base_Start+0x5c>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a1c      	ldr	r2, [pc, #112]	@ (80085a8 <HAL_TIM_Base_Start+0xb4>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d009      	beq.n	8008550 <HAL_TIM_Base_Start+0x5c>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a1a      	ldr	r2, [pc, #104]	@ (80085ac <HAL_TIM_Base_Start+0xb8>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d004      	beq.n	8008550 <HAL_TIM_Base_Start+0x5c>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a19      	ldr	r2, [pc, #100]	@ (80085b0 <HAL_TIM_Base_Start+0xbc>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d115      	bne.n	800857c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	689a      	ldr	r2, [r3, #8]
 8008556:	4b17      	ldr	r3, [pc, #92]	@ (80085b4 <HAL_TIM_Base_Start+0xc0>)
 8008558:	4013      	ands	r3, r2
 800855a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2b06      	cmp	r3, #6
 8008560:	d015      	beq.n	800858e <HAL_TIM_Base_Start+0x9a>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008568:	d011      	beq.n	800858e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f042 0201 	orr.w	r2, r2, #1
 8008578:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800857a:	e008      	b.n	800858e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f042 0201 	orr.w	r2, r2, #1
 800858a:	601a      	str	r2, [r3, #0]
 800858c:	e000      	b.n	8008590 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800858e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008590:	2300      	movs	r3, #0
}
 8008592:	4618      	mov	r0, r3
 8008594:	3714      	adds	r7, #20
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr
 800859e:	bf00      	nop
 80085a0:	40012c00 	.word	0x40012c00
 80085a4:	40000400 	.word	0x40000400
 80085a8:	40000800 	.word	0x40000800
 80085ac:	40013400 	.word	0x40013400
 80085b0:	40014000 	.word	0x40014000
 80085b4:	00010007 	.word	0x00010007

080085b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b082      	sub	sp, #8
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d101      	bne.n	80085ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80085c6:	2301      	movs	r3, #1
 80085c8:	e049      	b.n	800865e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d106      	bne.n	80085e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2200      	movs	r2, #0
 80085da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 f841 	bl	8008666 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2202      	movs	r2, #2
 80085e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	3304      	adds	r3, #4
 80085f4:	4619      	mov	r1, r3
 80085f6:	4610      	mov	r0, r2
 80085f8:	f000 fbe4 	bl	8008dc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2201      	movs	r2, #1
 8008600:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2201      	movs	r2, #1
 8008618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2201      	movs	r2, #1
 8008628:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2201      	movs	r2, #1
 8008638:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2201      	movs	r2, #1
 8008640:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2201      	movs	r2, #1
 8008650:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800865c:	2300      	movs	r3, #0
}
 800865e:	4618      	mov	r0, r3
 8008660:	3708      	adds	r7, #8
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}

08008666 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008666:	b480      	push	{r7}
 8008668:	b083      	sub	sp, #12
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800866e:	bf00      	nop
 8008670:	370c      	adds	r7, #12
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr
	...

0800867c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b084      	sub	sp, #16
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d109      	bne.n	80086a0 <HAL_TIM_PWM_Start+0x24>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008692:	b2db      	uxtb	r3, r3
 8008694:	2b01      	cmp	r3, #1
 8008696:	bf14      	ite	ne
 8008698:	2301      	movne	r3, #1
 800869a:	2300      	moveq	r3, #0
 800869c:	b2db      	uxtb	r3, r3
 800869e:	e03c      	b.n	800871a <HAL_TIM_PWM_Start+0x9e>
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	2b04      	cmp	r3, #4
 80086a4:	d109      	bne.n	80086ba <HAL_TIM_PWM_Start+0x3e>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	bf14      	ite	ne
 80086b2:	2301      	movne	r3, #1
 80086b4:	2300      	moveq	r3, #0
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	e02f      	b.n	800871a <HAL_TIM_PWM_Start+0x9e>
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	2b08      	cmp	r3, #8
 80086be:	d109      	bne.n	80086d4 <HAL_TIM_PWM_Start+0x58>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	bf14      	ite	ne
 80086cc:	2301      	movne	r3, #1
 80086ce:	2300      	moveq	r3, #0
 80086d0:	b2db      	uxtb	r3, r3
 80086d2:	e022      	b.n	800871a <HAL_TIM_PWM_Start+0x9e>
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	2b0c      	cmp	r3, #12
 80086d8:	d109      	bne.n	80086ee <HAL_TIM_PWM_Start+0x72>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	bf14      	ite	ne
 80086e6:	2301      	movne	r3, #1
 80086e8:	2300      	moveq	r3, #0
 80086ea:	b2db      	uxtb	r3, r3
 80086ec:	e015      	b.n	800871a <HAL_TIM_PWM_Start+0x9e>
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	2b10      	cmp	r3, #16
 80086f2:	d109      	bne.n	8008708 <HAL_TIM_PWM_Start+0x8c>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80086fa:	b2db      	uxtb	r3, r3
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	bf14      	ite	ne
 8008700:	2301      	movne	r3, #1
 8008702:	2300      	moveq	r3, #0
 8008704:	b2db      	uxtb	r3, r3
 8008706:	e008      	b.n	800871a <HAL_TIM_PWM_Start+0x9e>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800870e:	b2db      	uxtb	r3, r3
 8008710:	2b01      	cmp	r3, #1
 8008712:	bf14      	ite	ne
 8008714:	2301      	movne	r3, #1
 8008716:	2300      	moveq	r3, #0
 8008718:	b2db      	uxtb	r3, r3
 800871a:	2b00      	cmp	r3, #0
 800871c:	d001      	beq.n	8008722 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800871e:	2301      	movs	r3, #1
 8008720:	e097      	b.n	8008852 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d104      	bne.n	8008732 <HAL_TIM_PWM_Start+0xb6>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2202      	movs	r2, #2
 800872c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008730:	e023      	b.n	800877a <HAL_TIM_PWM_Start+0xfe>
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	2b04      	cmp	r3, #4
 8008736:	d104      	bne.n	8008742 <HAL_TIM_PWM_Start+0xc6>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2202      	movs	r2, #2
 800873c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008740:	e01b      	b.n	800877a <HAL_TIM_PWM_Start+0xfe>
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	2b08      	cmp	r3, #8
 8008746:	d104      	bne.n	8008752 <HAL_TIM_PWM_Start+0xd6>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2202      	movs	r2, #2
 800874c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008750:	e013      	b.n	800877a <HAL_TIM_PWM_Start+0xfe>
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	2b0c      	cmp	r3, #12
 8008756:	d104      	bne.n	8008762 <HAL_TIM_PWM_Start+0xe6>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2202      	movs	r2, #2
 800875c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008760:	e00b      	b.n	800877a <HAL_TIM_PWM_Start+0xfe>
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	2b10      	cmp	r3, #16
 8008766:	d104      	bne.n	8008772 <HAL_TIM_PWM_Start+0xf6>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2202      	movs	r2, #2
 800876c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008770:	e003      	b.n	800877a <HAL_TIM_PWM_Start+0xfe>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2202      	movs	r2, #2
 8008776:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2201      	movs	r2, #1
 8008780:	6839      	ldr	r1, [r7, #0]
 8008782:	4618      	mov	r0, r3
 8008784:	f000 ffb4 	bl	80096f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a33      	ldr	r2, [pc, #204]	@ (800885c <HAL_TIM_PWM_Start+0x1e0>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d013      	beq.n	80087ba <HAL_TIM_PWM_Start+0x13e>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a32      	ldr	r2, [pc, #200]	@ (8008860 <HAL_TIM_PWM_Start+0x1e4>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d00e      	beq.n	80087ba <HAL_TIM_PWM_Start+0x13e>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a30      	ldr	r2, [pc, #192]	@ (8008864 <HAL_TIM_PWM_Start+0x1e8>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d009      	beq.n	80087ba <HAL_TIM_PWM_Start+0x13e>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a2f      	ldr	r2, [pc, #188]	@ (8008868 <HAL_TIM_PWM_Start+0x1ec>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d004      	beq.n	80087ba <HAL_TIM_PWM_Start+0x13e>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a2d      	ldr	r2, [pc, #180]	@ (800886c <HAL_TIM_PWM_Start+0x1f0>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d101      	bne.n	80087be <HAL_TIM_PWM_Start+0x142>
 80087ba:	2301      	movs	r3, #1
 80087bc:	e000      	b.n	80087c0 <HAL_TIM_PWM_Start+0x144>
 80087be:	2300      	movs	r3, #0
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d007      	beq.n	80087d4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80087d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a20      	ldr	r2, [pc, #128]	@ (800885c <HAL_TIM_PWM_Start+0x1e0>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d018      	beq.n	8008810 <HAL_TIM_PWM_Start+0x194>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087e6:	d013      	beq.n	8008810 <HAL_TIM_PWM_Start+0x194>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a20      	ldr	r2, [pc, #128]	@ (8008870 <HAL_TIM_PWM_Start+0x1f4>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d00e      	beq.n	8008810 <HAL_TIM_PWM_Start+0x194>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a1f      	ldr	r2, [pc, #124]	@ (8008874 <HAL_TIM_PWM_Start+0x1f8>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d009      	beq.n	8008810 <HAL_TIM_PWM_Start+0x194>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a17      	ldr	r2, [pc, #92]	@ (8008860 <HAL_TIM_PWM_Start+0x1e4>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d004      	beq.n	8008810 <HAL_TIM_PWM_Start+0x194>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a16      	ldr	r2, [pc, #88]	@ (8008864 <HAL_TIM_PWM_Start+0x1e8>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d115      	bne.n	800883c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	689a      	ldr	r2, [r3, #8]
 8008816:	4b18      	ldr	r3, [pc, #96]	@ (8008878 <HAL_TIM_PWM_Start+0x1fc>)
 8008818:	4013      	ands	r3, r2
 800881a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2b06      	cmp	r3, #6
 8008820:	d015      	beq.n	800884e <HAL_TIM_PWM_Start+0x1d2>
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008828:	d011      	beq.n	800884e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f042 0201 	orr.w	r2, r2, #1
 8008838:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800883a:	e008      	b.n	800884e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f042 0201 	orr.w	r2, r2, #1
 800884a:	601a      	str	r2, [r3, #0]
 800884c:	e000      	b.n	8008850 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800884e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008850:	2300      	movs	r3, #0
}
 8008852:	4618      	mov	r0, r3
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop
 800885c:	40012c00 	.word	0x40012c00
 8008860:	40013400 	.word	0x40013400
 8008864:	40014000 	.word	0x40014000
 8008868:	40014400 	.word	0x40014400
 800886c:	40014800 	.word	0x40014800
 8008870:	40000400 	.word	0x40000400
 8008874:	40000800 	.word	0x40000800
 8008878:	00010007 	.word	0x00010007

0800887c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b082      	sub	sp, #8
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	2200      	movs	r2, #0
 800888c:	6839      	ldr	r1, [r7, #0]
 800888e:	4618      	mov	r0, r3
 8008890:	f000 ff2e 	bl	80096f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a3e      	ldr	r2, [pc, #248]	@ (8008994 <HAL_TIM_PWM_Stop+0x118>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d013      	beq.n	80088c6 <HAL_TIM_PWM_Stop+0x4a>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4a3d      	ldr	r2, [pc, #244]	@ (8008998 <HAL_TIM_PWM_Stop+0x11c>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d00e      	beq.n	80088c6 <HAL_TIM_PWM_Stop+0x4a>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a3b      	ldr	r2, [pc, #236]	@ (800899c <HAL_TIM_PWM_Stop+0x120>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d009      	beq.n	80088c6 <HAL_TIM_PWM_Stop+0x4a>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a3a      	ldr	r2, [pc, #232]	@ (80089a0 <HAL_TIM_PWM_Stop+0x124>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d004      	beq.n	80088c6 <HAL_TIM_PWM_Stop+0x4a>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a38      	ldr	r2, [pc, #224]	@ (80089a4 <HAL_TIM_PWM_Stop+0x128>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d101      	bne.n	80088ca <HAL_TIM_PWM_Stop+0x4e>
 80088c6:	2301      	movs	r3, #1
 80088c8:	e000      	b.n	80088cc <HAL_TIM_PWM_Stop+0x50>
 80088ca:	2300      	movs	r3, #0
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d017      	beq.n	8008900 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	6a1a      	ldr	r2, [r3, #32]
 80088d6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80088da:	4013      	ands	r3, r2
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d10f      	bne.n	8008900 <HAL_TIM_PWM_Stop+0x84>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	6a1a      	ldr	r2, [r3, #32]
 80088e6:	f244 4344 	movw	r3, #17476	@ 0x4444
 80088ea:	4013      	ands	r3, r2
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d107      	bne.n	8008900 <HAL_TIM_PWM_Stop+0x84>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80088fe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	6a1a      	ldr	r2, [r3, #32]
 8008906:	f241 1311 	movw	r3, #4369	@ 0x1111
 800890a:	4013      	ands	r3, r2
 800890c:	2b00      	cmp	r3, #0
 800890e:	d10f      	bne.n	8008930 <HAL_TIM_PWM_Stop+0xb4>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	6a1a      	ldr	r2, [r3, #32]
 8008916:	f244 4344 	movw	r3, #17476	@ 0x4444
 800891a:	4013      	ands	r3, r2
 800891c:	2b00      	cmp	r3, #0
 800891e:	d107      	bne.n	8008930 <HAL_TIM_PWM_Stop+0xb4>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	681a      	ldr	r2, [r3, #0]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f022 0201 	bic.w	r2, r2, #1
 800892e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d104      	bne.n	8008940 <HAL_TIM_PWM_Stop+0xc4>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2201      	movs	r2, #1
 800893a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800893e:	e023      	b.n	8008988 <HAL_TIM_PWM_Stop+0x10c>
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	2b04      	cmp	r3, #4
 8008944:	d104      	bne.n	8008950 <HAL_TIM_PWM_Stop+0xd4>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2201      	movs	r2, #1
 800894a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800894e:	e01b      	b.n	8008988 <HAL_TIM_PWM_Stop+0x10c>
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	2b08      	cmp	r3, #8
 8008954:	d104      	bne.n	8008960 <HAL_TIM_PWM_Stop+0xe4>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2201      	movs	r2, #1
 800895a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800895e:	e013      	b.n	8008988 <HAL_TIM_PWM_Stop+0x10c>
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	2b0c      	cmp	r3, #12
 8008964:	d104      	bne.n	8008970 <HAL_TIM_PWM_Stop+0xf4>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2201      	movs	r2, #1
 800896a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800896e:	e00b      	b.n	8008988 <HAL_TIM_PWM_Stop+0x10c>
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	2b10      	cmp	r3, #16
 8008974:	d104      	bne.n	8008980 <HAL_TIM_PWM_Stop+0x104>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2201      	movs	r2, #1
 800897a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800897e:	e003      	b.n	8008988 <HAL_TIM_PWM_Stop+0x10c>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2201      	movs	r2, #1
 8008984:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8008988:	2300      	movs	r3, #0
}
 800898a:	4618      	mov	r0, r3
 800898c:	3708      	adds	r7, #8
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}
 8008992:	bf00      	nop
 8008994:	40012c00 	.word	0x40012c00
 8008998:	40013400 	.word	0x40013400
 800899c:	40014000 	.word	0x40014000
 80089a0:	40014400 	.word	0x40014400
 80089a4:	40014800 	.word	0x40014800

080089a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b086      	sub	sp, #24
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	60f8      	str	r0, [r7, #12]
 80089b0:	60b9      	str	r1, [r7, #8]
 80089b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80089b4:	2300      	movs	r3, #0
 80089b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d101      	bne.n	80089c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80089c2:	2302      	movs	r3, #2
 80089c4:	e0ff      	b.n	8008bc6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2201      	movs	r2, #1
 80089ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2b14      	cmp	r3, #20
 80089d2:	f200 80f0 	bhi.w	8008bb6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80089d6:	a201      	add	r2, pc, #4	@ (adr r2, 80089dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80089d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089dc:	08008a31 	.word	0x08008a31
 80089e0:	08008bb7 	.word	0x08008bb7
 80089e4:	08008bb7 	.word	0x08008bb7
 80089e8:	08008bb7 	.word	0x08008bb7
 80089ec:	08008a71 	.word	0x08008a71
 80089f0:	08008bb7 	.word	0x08008bb7
 80089f4:	08008bb7 	.word	0x08008bb7
 80089f8:	08008bb7 	.word	0x08008bb7
 80089fc:	08008ab3 	.word	0x08008ab3
 8008a00:	08008bb7 	.word	0x08008bb7
 8008a04:	08008bb7 	.word	0x08008bb7
 8008a08:	08008bb7 	.word	0x08008bb7
 8008a0c:	08008af3 	.word	0x08008af3
 8008a10:	08008bb7 	.word	0x08008bb7
 8008a14:	08008bb7 	.word	0x08008bb7
 8008a18:	08008bb7 	.word	0x08008bb7
 8008a1c:	08008b35 	.word	0x08008b35
 8008a20:	08008bb7 	.word	0x08008bb7
 8008a24:	08008bb7 	.word	0x08008bb7
 8008a28:	08008bb7 	.word	0x08008bb7
 8008a2c:	08008b75 	.word	0x08008b75
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	68b9      	ldr	r1, [r7, #8]
 8008a36:	4618      	mov	r0, r3
 8008a38:	f000 fa60 	bl	8008efc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	699a      	ldr	r2, [r3, #24]
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f042 0208 	orr.w	r2, r2, #8
 8008a4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	699a      	ldr	r2, [r3, #24]
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f022 0204 	bic.w	r2, r2, #4
 8008a5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	6999      	ldr	r1, [r3, #24]
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	691a      	ldr	r2, [r3, #16]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	430a      	orrs	r2, r1
 8008a6c:	619a      	str	r2, [r3, #24]
      break;
 8008a6e:	e0a5      	b.n	8008bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	68b9      	ldr	r1, [r7, #8]
 8008a76:	4618      	mov	r0, r3
 8008a78:	f000 fad0 	bl	800901c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	699a      	ldr	r2, [r3, #24]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	699a      	ldr	r2, [r3, #24]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	6999      	ldr	r1, [r3, #24]
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	691b      	ldr	r3, [r3, #16]
 8008aa6:	021a      	lsls	r2, r3, #8
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	430a      	orrs	r2, r1
 8008aae:	619a      	str	r2, [r3, #24]
      break;
 8008ab0:	e084      	b.n	8008bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	68b9      	ldr	r1, [r7, #8]
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f000 fb39 	bl	8009130 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	69da      	ldr	r2, [r3, #28]
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f042 0208 	orr.w	r2, r2, #8
 8008acc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	69da      	ldr	r2, [r3, #28]
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f022 0204 	bic.w	r2, r2, #4
 8008adc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	69d9      	ldr	r1, [r3, #28]
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	691a      	ldr	r2, [r3, #16]
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	430a      	orrs	r2, r1
 8008aee:	61da      	str	r2, [r3, #28]
      break;
 8008af0:	e064      	b.n	8008bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	68b9      	ldr	r1, [r7, #8]
 8008af8:	4618      	mov	r0, r3
 8008afa:	f000 fba1 	bl	8009240 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	69da      	ldr	r2, [r3, #28]
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	69da      	ldr	r2, [r3, #28]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	69d9      	ldr	r1, [r3, #28]
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	691b      	ldr	r3, [r3, #16]
 8008b28:	021a      	lsls	r2, r3, #8
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	430a      	orrs	r2, r1
 8008b30:	61da      	str	r2, [r3, #28]
      break;
 8008b32:	e043      	b.n	8008bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	68b9      	ldr	r1, [r7, #8]
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f000 fc0a 	bl	8009354 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f042 0208 	orr.w	r2, r2, #8
 8008b4e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f022 0204 	bic.w	r2, r2, #4
 8008b5e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	691a      	ldr	r2, [r3, #16]
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	430a      	orrs	r2, r1
 8008b70:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008b72:	e023      	b.n	8008bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	68b9      	ldr	r1, [r7, #8]
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f000 fc4e 	bl	800941c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b8e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b9e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	691b      	ldr	r3, [r3, #16]
 8008baa:	021a      	lsls	r2, r3, #8
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	430a      	orrs	r2, r1
 8008bb2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008bb4:	e002      	b.n	8008bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	75fb      	strb	r3, [r7, #23]
      break;
 8008bba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008bc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3718      	adds	r7, #24
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop

08008bd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b084      	sub	sp, #16
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d101      	bne.n	8008bec <HAL_TIM_ConfigClockSource+0x1c>
 8008be8:	2302      	movs	r3, #2
 8008bea:	e0de      	b.n	8008daa <HAL_TIM_ConfigClockSource+0x1da>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2202      	movs	r2, #2
 8008bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	689b      	ldr	r3, [r3, #8]
 8008c02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008c0a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008c0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	68ba      	ldr	r2, [r7, #8]
 8008c1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a63      	ldr	r2, [pc, #396]	@ (8008db4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	f000 80a9 	beq.w	8008d7e <HAL_TIM_ConfigClockSource+0x1ae>
 8008c2c:	4a61      	ldr	r2, [pc, #388]	@ (8008db4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	f200 80ae 	bhi.w	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c34:	4a60      	ldr	r2, [pc, #384]	@ (8008db8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	f000 80a1 	beq.w	8008d7e <HAL_TIM_ConfigClockSource+0x1ae>
 8008c3c:	4a5e      	ldr	r2, [pc, #376]	@ (8008db8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	f200 80a6 	bhi.w	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c44:	4a5d      	ldr	r2, [pc, #372]	@ (8008dbc <HAL_TIM_ConfigClockSource+0x1ec>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	f000 8099 	beq.w	8008d7e <HAL_TIM_ConfigClockSource+0x1ae>
 8008c4c:	4a5b      	ldr	r2, [pc, #364]	@ (8008dbc <HAL_TIM_ConfigClockSource+0x1ec>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	f200 809e 	bhi.w	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c54:	4a5a      	ldr	r2, [pc, #360]	@ (8008dc0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	f000 8091 	beq.w	8008d7e <HAL_TIM_ConfigClockSource+0x1ae>
 8008c5c:	4a58      	ldr	r2, [pc, #352]	@ (8008dc0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	f200 8096 	bhi.w	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c64:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008c68:	f000 8089 	beq.w	8008d7e <HAL_TIM_ConfigClockSource+0x1ae>
 8008c6c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008c70:	f200 808e 	bhi.w	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c78:	d03e      	beq.n	8008cf8 <HAL_TIM_ConfigClockSource+0x128>
 8008c7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c7e:	f200 8087 	bhi.w	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c86:	f000 8086 	beq.w	8008d96 <HAL_TIM_ConfigClockSource+0x1c6>
 8008c8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c8e:	d87f      	bhi.n	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c90:	2b70      	cmp	r3, #112	@ 0x70
 8008c92:	d01a      	beq.n	8008cca <HAL_TIM_ConfigClockSource+0xfa>
 8008c94:	2b70      	cmp	r3, #112	@ 0x70
 8008c96:	d87b      	bhi.n	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008c98:	2b60      	cmp	r3, #96	@ 0x60
 8008c9a:	d050      	beq.n	8008d3e <HAL_TIM_ConfigClockSource+0x16e>
 8008c9c:	2b60      	cmp	r3, #96	@ 0x60
 8008c9e:	d877      	bhi.n	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008ca0:	2b50      	cmp	r3, #80	@ 0x50
 8008ca2:	d03c      	beq.n	8008d1e <HAL_TIM_ConfigClockSource+0x14e>
 8008ca4:	2b50      	cmp	r3, #80	@ 0x50
 8008ca6:	d873      	bhi.n	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008ca8:	2b40      	cmp	r3, #64	@ 0x40
 8008caa:	d058      	beq.n	8008d5e <HAL_TIM_ConfigClockSource+0x18e>
 8008cac:	2b40      	cmp	r3, #64	@ 0x40
 8008cae:	d86f      	bhi.n	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cb0:	2b30      	cmp	r3, #48	@ 0x30
 8008cb2:	d064      	beq.n	8008d7e <HAL_TIM_ConfigClockSource+0x1ae>
 8008cb4:	2b30      	cmp	r3, #48	@ 0x30
 8008cb6:	d86b      	bhi.n	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cb8:	2b20      	cmp	r3, #32
 8008cba:	d060      	beq.n	8008d7e <HAL_TIM_ConfigClockSource+0x1ae>
 8008cbc:	2b20      	cmp	r3, #32
 8008cbe:	d867      	bhi.n	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d05c      	beq.n	8008d7e <HAL_TIM_ConfigClockSource+0x1ae>
 8008cc4:	2b10      	cmp	r3, #16
 8008cc6:	d05a      	beq.n	8008d7e <HAL_TIM_ConfigClockSource+0x1ae>
 8008cc8:	e062      	b.n	8008d90 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008cda:	f000 fce9 	bl	80096b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	689b      	ldr	r3, [r3, #8]
 8008ce4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008cec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	68ba      	ldr	r2, [r7, #8]
 8008cf4:	609a      	str	r2, [r3, #8]
      break;
 8008cf6:	e04f      	b.n	8008d98 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d08:	f000 fcd2 	bl	80096b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	689a      	ldr	r2, [r3, #8]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d1a:	609a      	str	r2, [r3, #8]
      break;
 8008d1c:	e03c      	b.n	8008d98 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	f000 fc44 	bl	80095b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2150      	movs	r1, #80	@ 0x50
 8008d36:	4618      	mov	r0, r3
 8008d38:	f000 fc9d 	bl	8009676 <TIM_ITRx_SetConfig>
      break;
 8008d3c:	e02c      	b.n	8008d98 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	f000 fc63 	bl	8009616 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2160      	movs	r1, #96	@ 0x60
 8008d56:	4618      	mov	r0, r3
 8008d58:	f000 fc8d 	bl	8009676 <TIM_ITRx_SetConfig>
      break;
 8008d5c:	e01c      	b.n	8008d98 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	f000 fc24 	bl	80095b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	2140      	movs	r1, #64	@ 0x40
 8008d76:	4618      	mov	r0, r3
 8008d78:	f000 fc7d 	bl	8009676 <TIM_ITRx_SetConfig>
      break;
 8008d7c:	e00c      	b.n	8008d98 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4619      	mov	r1, r3
 8008d88:	4610      	mov	r0, r2
 8008d8a:	f000 fc74 	bl	8009676 <TIM_ITRx_SetConfig>
      break;
 8008d8e:	e003      	b.n	8008d98 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8008d90:	2301      	movs	r3, #1
 8008d92:	73fb      	strb	r3, [r7, #15]
      break;
 8008d94:	e000      	b.n	8008d98 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8008d96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2200      	movs	r2, #0
 8008da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3710      	adds	r7, #16
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}
 8008db2:	bf00      	nop
 8008db4:	00100070 	.word	0x00100070
 8008db8:	00100040 	.word	0x00100040
 8008dbc:	00100030 	.word	0x00100030
 8008dc0:	00100020 	.word	0x00100020

08008dc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b085      	sub	sp, #20
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4a42      	ldr	r2, [pc, #264]	@ (8008ee0 <TIM_Base_SetConfig+0x11c>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d00f      	beq.n	8008dfc <TIM_Base_SetConfig+0x38>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008de2:	d00b      	beq.n	8008dfc <TIM_Base_SetConfig+0x38>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4a3f      	ldr	r2, [pc, #252]	@ (8008ee4 <TIM_Base_SetConfig+0x120>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d007      	beq.n	8008dfc <TIM_Base_SetConfig+0x38>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4a3e      	ldr	r2, [pc, #248]	@ (8008ee8 <TIM_Base_SetConfig+0x124>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d003      	beq.n	8008dfc <TIM_Base_SetConfig+0x38>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	4a3d      	ldr	r2, [pc, #244]	@ (8008eec <TIM_Base_SetConfig+0x128>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d108      	bne.n	8008e0e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	68fa      	ldr	r2, [r7, #12]
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	4a33      	ldr	r2, [pc, #204]	@ (8008ee0 <TIM_Base_SetConfig+0x11c>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d01b      	beq.n	8008e4e <TIM_Base_SetConfig+0x8a>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e1c:	d017      	beq.n	8008e4e <TIM_Base_SetConfig+0x8a>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	4a30      	ldr	r2, [pc, #192]	@ (8008ee4 <TIM_Base_SetConfig+0x120>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d013      	beq.n	8008e4e <TIM_Base_SetConfig+0x8a>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	4a2f      	ldr	r2, [pc, #188]	@ (8008ee8 <TIM_Base_SetConfig+0x124>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d00f      	beq.n	8008e4e <TIM_Base_SetConfig+0x8a>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	4a2e      	ldr	r2, [pc, #184]	@ (8008eec <TIM_Base_SetConfig+0x128>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d00b      	beq.n	8008e4e <TIM_Base_SetConfig+0x8a>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	4a2d      	ldr	r2, [pc, #180]	@ (8008ef0 <TIM_Base_SetConfig+0x12c>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d007      	beq.n	8008e4e <TIM_Base_SetConfig+0x8a>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4a2c      	ldr	r2, [pc, #176]	@ (8008ef4 <TIM_Base_SetConfig+0x130>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d003      	beq.n	8008e4e <TIM_Base_SetConfig+0x8a>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	4a2b      	ldr	r2, [pc, #172]	@ (8008ef8 <TIM_Base_SetConfig+0x134>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d108      	bne.n	8008e60 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	695b      	ldr	r3, [r3, #20]
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	68fa      	ldr	r2, [r7, #12]
 8008e72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	689a      	ldr	r2, [r3, #8]
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	681a      	ldr	r2, [r3, #0]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a16      	ldr	r2, [pc, #88]	@ (8008ee0 <TIM_Base_SetConfig+0x11c>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d00f      	beq.n	8008eac <TIM_Base_SetConfig+0xe8>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a17      	ldr	r2, [pc, #92]	@ (8008eec <TIM_Base_SetConfig+0x128>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d00b      	beq.n	8008eac <TIM_Base_SetConfig+0xe8>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4a16      	ldr	r2, [pc, #88]	@ (8008ef0 <TIM_Base_SetConfig+0x12c>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d007      	beq.n	8008eac <TIM_Base_SetConfig+0xe8>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	4a15      	ldr	r2, [pc, #84]	@ (8008ef4 <TIM_Base_SetConfig+0x130>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d003      	beq.n	8008eac <TIM_Base_SetConfig+0xe8>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	4a14      	ldr	r2, [pc, #80]	@ (8008ef8 <TIM_Base_SetConfig+0x134>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d103      	bne.n	8008eb4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	691a      	ldr	r2, [r3, #16]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	691b      	ldr	r3, [r3, #16]
 8008ebe:	f003 0301 	and.w	r3, r3, #1
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d105      	bne.n	8008ed2 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	691b      	ldr	r3, [r3, #16]
 8008eca:	f023 0201 	bic.w	r2, r3, #1
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	611a      	str	r2, [r3, #16]
  }
}
 8008ed2:	bf00      	nop
 8008ed4:	3714      	adds	r7, #20
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr
 8008ede:	bf00      	nop
 8008ee0:	40012c00 	.word	0x40012c00
 8008ee4:	40000400 	.word	0x40000400
 8008ee8:	40000800 	.word	0x40000800
 8008eec:	40013400 	.word	0x40013400
 8008ef0:	40014000 	.word	0x40014000
 8008ef4:	40014400 	.word	0x40014400
 8008ef8:	40014800 	.word	0x40014800

08008efc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b087      	sub	sp, #28
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6a1b      	ldr	r3, [r3, #32]
 8008f0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6a1b      	ldr	r3, [r3, #32]
 8008f10:	f023 0201 	bic.w	r2, r3, #1
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	699b      	ldr	r3, [r3, #24]
 8008f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f023 0303 	bic.w	r3, r3, #3
 8008f36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	68fa      	ldr	r2, [r7, #12]
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	f023 0302 	bic.w	r3, r3, #2
 8008f48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	689b      	ldr	r3, [r3, #8]
 8008f4e:	697a      	ldr	r2, [r7, #20]
 8008f50:	4313      	orrs	r3, r2
 8008f52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4a2c      	ldr	r2, [pc, #176]	@ (8009008 <TIM_OC1_SetConfig+0x10c>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d00f      	beq.n	8008f7c <TIM_OC1_SetConfig+0x80>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	4a2b      	ldr	r2, [pc, #172]	@ (800900c <TIM_OC1_SetConfig+0x110>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d00b      	beq.n	8008f7c <TIM_OC1_SetConfig+0x80>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	4a2a      	ldr	r2, [pc, #168]	@ (8009010 <TIM_OC1_SetConfig+0x114>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d007      	beq.n	8008f7c <TIM_OC1_SetConfig+0x80>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	4a29      	ldr	r2, [pc, #164]	@ (8009014 <TIM_OC1_SetConfig+0x118>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d003      	beq.n	8008f7c <TIM_OC1_SetConfig+0x80>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	4a28      	ldr	r2, [pc, #160]	@ (8009018 <TIM_OC1_SetConfig+0x11c>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d10c      	bne.n	8008f96 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	f023 0308 	bic.w	r3, r3, #8
 8008f82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	697a      	ldr	r2, [r7, #20]
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	f023 0304 	bic.w	r3, r3, #4
 8008f94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	4a1b      	ldr	r2, [pc, #108]	@ (8009008 <TIM_OC1_SetConfig+0x10c>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d00f      	beq.n	8008fbe <TIM_OC1_SetConfig+0xc2>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	4a1a      	ldr	r2, [pc, #104]	@ (800900c <TIM_OC1_SetConfig+0x110>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d00b      	beq.n	8008fbe <TIM_OC1_SetConfig+0xc2>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	4a19      	ldr	r2, [pc, #100]	@ (8009010 <TIM_OC1_SetConfig+0x114>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d007      	beq.n	8008fbe <TIM_OC1_SetConfig+0xc2>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	4a18      	ldr	r2, [pc, #96]	@ (8009014 <TIM_OC1_SetConfig+0x118>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d003      	beq.n	8008fbe <TIM_OC1_SetConfig+0xc2>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	4a17      	ldr	r2, [pc, #92]	@ (8009018 <TIM_OC1_SetConfig+0x11c>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d111      	bne.n	8008fe2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008fc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008fcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	695b      	ldr	r3, [r3, #20]
 8008fd2:	693a      	ldr	r2, [r7, #16]
 8008fd4:	4313      	orrs	r3, r2
 8008fd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	699b      	ldr	r3, [r3, #24]
 8008fdc:	693a      	ldr	r2, [r7, #16]
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	693a      	ldr	r2, [r7, #16]
 8008fe6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	685a      	ldr	r2, [r3, #4]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	697a      	ldr	r2, [r7, #20]
 8008ffa:	621a      	str	r2, [r3, #32]
}
 8008ffc:	bf00      	nop
 8008ffe:	371c      	adds	r7, #28
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr
 8009008:	40012c00 	.word	0x40012c00
 800900c:	40013400 	.word	0x40013400
 8009010:	40014000 	.word	0x40014000
 8009014:	40014400 	.word	0x40014400
 8009018:	40014800 	.word	0x40014800

0800901c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800901c:	b480      	push	{r7}
 800901e:	b087      	sub	sp, #28
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a1b      	ldr	r3, [r3, #32]
 800902a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	6a1b      	ldr	r3, [r3, #32]
 8009030:	f023 0210 	bic.w	r2, r3, #16
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	699b      	ldr	r3, [r3, #24]
 8009042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800904a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800904e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009056:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	021b      	lsls	r3, r3, #8
 800905e:	68fa      	ldr	r2, [r7, #12]
 8009060:	4313      	orrs	r3, r2
 8009062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	f023 0320 	bic.w	r3, r3, #32
 800906a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	011b      	lsls	r3, r3, #4
 8009072:	697a      	ldr	r2, [r7, #20]
 8009074:	4313      	orrs	r3, r2
 8009076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	4a28      	ldr	r2, [pc, #160]	@ (800911c <TIM_OC2_SetConfig+0x100>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d003      	beq.n	8009088 <TIM_OC2_SetConfig+0x6c>
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	4a27      	ldr	r2, [pc, #156]	@ (8009120 <TIM_OC2_SetConfig+0x104>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d10d      	bne.n	80090a4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800908e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	68db      	ldr	r3, [r3, #12]
 8009094:	011b      	lsls	r3, r3, #4
 8009096:	697a      	ldr	r2, [r7, #20]
 8009098:	4313      	orrs	r3, r2
 800909a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	4a1d      	ldr	r2, [pc, #116]	@ (800911c <TIM_OC2_SetConfig+0x100>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d00f      	beq.n	80090cc <TIM_OC2_SetConfig+0xb0>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a1c      	ldr	r2, [pc, #112]	@ (8009120 <TIM_OC2_SetConfig+0x104>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d00b      	beq.n	80090cc <TIM_OC2_SetConfig+0xb0>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a1b      	ldr	r2, [pc, #108]	@ (8009124 <TIM_OC2_SetConfig+0x108>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d007      	beq.n	80090cc <TIM_OC2_SetConfig+0xb0>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a1a      	ldr	r2, [pc, #104]	@ (8009128 <TIM_OC2_SetConfig+0x10c>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d003      	beq.n	80090cc <TIM_OC2_SetConfig+0xb0>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4a19      	ldr	r2, [pc, #100]	@ (800912c <TIM_OC2_SetConfig+0x110>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d113      	bne.n	80090f4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80090d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80090da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	695b      	ldr	r3, [r3, #20]
 80090e0:	009b      	lsls	r3, r3, #2
 80090e2:	693a      	ldr	r2, [r7, #16]
 80090e4:	4313      	orrs	r3, r2
 80090e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	699b      	ldr	r3, [r3, #24]
 80090ec:	009b      	lsls	r3, r3, #2
 80090ee:	693a      	ldr	r2, [r7, #16]
 80090f0:	4313      	orrs	r3, r2
 80090f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	693a      	ldr	r2, [r7, #16]
 80090f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	68fa      	ldr	r2, [r7, #12]
 80090fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	685a      	ldr	r2, [r3, #4]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	697a      	ldr	r2, [r7, #20]
 800910c:	621a      	str	r2, [r3, #32]
}
 800910e:	bf00      	nop
 8009110:	371c      	adds	r7, #28
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop
 800911c:	40012c00 	.word	0x40012c00
 8009120:	40013400 	.word	0x40013400
 8009124:	40014000 	.word	0x40014000
 8009128:	40014400 	.word	0x40014400
 800912c:	40014800 	.word	0x40014800

08009130 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009130:	b480      	push	{r7}
 8009132:	b087      	sub	sp, #28
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
 8009138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6a1b      	ldr	r3, [r3, #32]
 800913e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6a1b      	ldr	r3, [r3, #32]
 8009144:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	685b      	ldr	r3, [r3, #4]
 8009150:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	69db      	ldr	r3, [r3, #28]
 8009156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800915e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009162:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	f023 0303 	bic.w	r3, r3, #3
 800916a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	68fa      	ldr	r2, [r7, #12]
 8009172:	4313      	orrs	r3, r2
 8009174:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800917c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	689b      	ldr	r3, [r3, #8]
 8009182:	021b      	lsls	r3, r3, #8
 8009184:	697a      	ldr	r2, [r7, #20]
 8009186:	4313      	orrs	r3, r2
 8009188:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	4a27      	ldr	r2, [pc, #156]	@ (800922c <TIM_OC3_SetConfig+0xfc>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d003      	beq.n	800919a <TIM_OC3_SetConfig+0x6a>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	4a26      	ldr	r2, [pc, #152]	@ (8009230 <TIM_OC3_SetConfig+0x100>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d10d      	bne.n	80091b6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80091a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	68db      	ldr	r3, [r3, #12]
 80091a6:	021b      	lsls	r3, r3, #8
 80091a8:	697a      	ldr	r2, [r7, #20]
 80091aa:	4313      	orrs	r3, r2
 80091ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80091b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	4a1c      	ldr	r2, [pc, #112]	@ (800922c <TIM_OC3_SetConfig+0xfc>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d00f      	beq.n	80091de <TIM_OC3_SetConfig+0xae>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	4a1b      	ldr	r2, [pc, #108]	@ (8009230 <TIM_OC3_SetConfig+0x100>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d00b      	beq.n	80091de <TIM_OC3_SetConfig+0xae>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	4a1a      	ldr	r2, [pc, #104]	@ (8009234 <TIM_OC3_SetConfig+0x104>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d007      	beq.n	80091de <TIM_OC3_SetConfig+0xae>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	4a19      	ldr	r2, [pc, #100]	@ (8009238 <TIM_OC3_SetConfig+0x108>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d003      	beq.n	80091de <TIM_OC3_SetConfig+0xae>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	4a18      	ldr	r2, [pc, #96]	@ (800923c <TIM_OC3_SetConfig+0x10c>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d113      	bne.n	8009206 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80091e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80091ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	695b      	ldr	r3, [r3, #20]
 80091f2:	011b      	lsls	r3, r3, #4
 80091f4:	693a      	ldr	r2, [r7, #16]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	699b      	ldr	r3, [r3, #24]
 80091fe:	011b      	lsls	r3, r3, #4
 8009200:	693a      	ldr	r2, [r7, #16]
 8009202:	4313      	orrs	r3, r2
 8009204:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	693a      	ldr	r2, [r7, #16]
 800920a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	68fa      	ldr	r2, [r7, #12]
 8009210:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	685a      	ldr	r2, [r3, #4]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	697a      	ldr	r2, [r7, #20]
 800921e:	621a      	str	r2, [r3, #32]
}
 8009220:	bf00      	nop
 8009222:	371c      	adds	r7, #28
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr
 800922c:	40012c00 	.word	0x40012c00
 8009230:	40013400 	.word	0x40013400
 8009234:	40014000 	.word	0x40014000
 8009238:	40014400 	.word	0x40014400
 800923c:	40014800 	.word	0x40014800

08009240 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009240:	b480      	push	{r7}
 8009242:	b087      	sub	sp, #28
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6a1b      	ldr	r3, [r3, #32]
 800924e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6a1b      	ldr	r3, [r3, #32]
 8009254:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	69db      	ldr	r3, [r3, #28]
 8009266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800926e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009272:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800927a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	021b      	lsls	r3, r3, #8
 8009282:	68fa      	ldr	r2, [r7, #12]
 8009284:	4313      	orrs	r3, r2
 8009286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800928e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	689b      	ldr	r3, [r3, #8]
 8009294:	031b      	lsls	r3, r3, #12
 8009296:	697a      	ldr	r2, [r7, #20]
 8009298:	4313      	orrs	r3, r2
 800929a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	4a28      	ldr	r2, [pc, #160]	@ (8009340 <TIM_OC4_SetConfig+0x100>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d003      	beq.n	80092ac <TIM_OC4_SetConfig+0x6c>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	4a27      	ldr	r2, [pc, #156]	@ (8009344 <TIM_OC4_SetConfig+0x104>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d10d      	bne.n	80092c8 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	68db      	ldr	r3, [r3, #12]
 80092b8:	031b      	lsls	r3, r3, #12
 80092ba:	697a      	ldr	r2, [r7, #20]
 80092bc:	4313      	orrs	r3, r2
 80092be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80092c0:	697b      	ldr	r3, [r7, #20]
 80092c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	4a1d      	ldr	r2, [pc, #116]	@ (8009340 <TIM_OC4_SetConfig+0x100>)
 80092cc:	4293      	cmp	r3, r2
 80092ce:	d00f      	beq.n	80092f0 <TIM_OC4_SetConfig+0xb0>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	4a1c      	ldr	r2, [pc, #112]	@ (8009344 <TIM_OC4_SetConfig+0x104>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d00b      	beq.n	80092f0 <TIM_OC4_SetConfig+0xb0>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	4a1b      	ldr	r2, [pc, #108]	@ (8009348 <TIM_OC4_SetConfig+0x108>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d007      	beq.n	80092f0 <TIM_OC4_SetConfig+0xb0>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	4a1a      	ldr	r2, [pc, #104]	@ (800934c <TIM_OC4_SetConfig+0x10c>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d003      	beq.n	80092f0 <TIM_OC4_SetConfig+0xb0>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	4a19      	ldr	r2, [pc, #100]	@ (8009350 <TIM_OC4_SetConfig+0x110>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d113      	bne.n	8009318 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092f6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092fe:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	695b      	ldr	r3, [r3, #20]
 8009304:	019b      	lsls	r3, r3, #6
 8009306:	693a      	ldr	r2, [r7, #16]
 8009308:	4313      	orrs	r3, r2
 800930a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	699b      	ldr	r3, [r3, #24]
 8009310:	019b      	lsls	r3, r3, #6
 8009312:	693a      	ldr	r2, [r7, #16]
 8009314:	4313      	orrs	r3, r2
 8009316:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	693a      	ldr	r2, [r7, #16]
 800931c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	68fa      	ldr	r2, [r7, #12]
 8009322:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	685a      	ldr	r2, [r3, #4]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	697a      	ldr	r2, [r7, #20]
 8009330:	621a      	str	r2, [r3, #32]
}
 8009332:	bf00      	nop
 8009334:	371c      	adds	r7, #28
 8009336:	46bd      	mov	sp, r7
 8009338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933c:	4770      	bx	lr
 800933e:	bf00      	nop
 8009340:	40012c00 	.word	0x40012c00
 8009344:	40013400 	.word	0x40013400
 8009348:	40014000 	.word	0x40014000
 800934c:	40014400 	.word	0x40014400
 8009350:	40014800 	.word	0x40014800

08009354 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009354:	b480      	push	{r7}
 8009356:	b087      	sub	sp, #28
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6a1b      	ldr	r3, [r3, #32]
 8009362:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6a1b      	ldr	r3, [r3, #32]
 8009368:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800937a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009382:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009386:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	68fa      	ldr	r2, [r7, #12]
 800938e:	4313      	orrs	r3, r2
 8009390:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009398:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	041b      	lsls	r3, r3, #16
 80093a0:	693a      	ldr	r2, [r7, #16]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4a17      	ldr	r2, [pc, #92]	@ (8009408 <TIM_OC5_SetConfig+0xb4>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d00f      	beq.n	80093ce <TIM_OC5_SetConfig+0x7a>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	4a16      	ldr	r2, [pc, #88]	@ (800940c <TIM_OC5_SetConfig+0xb8>)
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d00b      	beq.n	80093ce <TIM_OC5_SetConfig+0x7a>
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	4a15      	ldr	r2, [pc, #84]	@ (8009410 <TIM_OC5_SetConfig+0xbc>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d007      	beq.n	80093ce <TIM_OC5_SetConfig+0x7a>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	4a14      	ldr	r2, [pc, #80]	@ (8009414 <TIM_OC5_SetConfig+0xc0>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d003      	beq.n	80093ce <TIM_OC5_SetConfig+0x7a>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	4a13      	ldr	r2, [pc, #76]	@ (8009418 <TIM_OC5_SetConfig+0xc4>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d109      	bne.n	80093e2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	695b      	ldr	r3, [r3, #20]
 80093da:	021b      	lsls	r3, r3, #8
 80093dc:	697a      	ldr	r2, [r7, #20]
 80093de:	4313      	orrs	r3, r2
 80093e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	697a      	ldr	r2, [r7, #20]
 80093e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	68fa      	ldr	r2, [r7, #12]
 80093ec:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	685a      	ldr	r2, [r3, #4]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	693a      	ldr	r2, [r7, #16]
 80093fa:	621a      	str	r2, [r3, #32]
}
 80093fc:	bf00      	nop
 80093fe:	371c      	adds	r7, #28
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr
 8009408:	40012c00 	.word	0x40012c00
 800940c:	40013400 	.word	0x40013400
 8009410:	40014000 	.word	0x40014000
 8009414:	40014400 	.word	0x40014400
 8009418:	40014800 	.word	0x40014800

0800941c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800941c:	b480      	push	{r7}
 800941e:	b087      	sub	sp, #28
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6a1b      	ldr	r3, [r3, #32]
 800942a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6a1b      	ldr	r3, [r3, #32]
 8009430:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800944a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800944e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	021b      	lsls	r3, r3, #8
 8009456:	68fa      	ldr	r2, [r7, #12]
 8009458:	4313      	orrs	r3, r2
 800945a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009462:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	689b      	ldr	r3, [r3, #8]
 8009468:	051b      	lsls	r3, r3, #20
 800946a:	693a      	ldr	r2, [r7, #16]
 800946c:	4313      	orrs	r3, r2
 800946e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	4a18      	ldr	r2, [pc, #96]	@ (80094d4 <TIM_OC6_SetConfig+0xb8>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d00f      	beq.n	8009498 <TIM_OC6_SetConfig+0x7c>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	4a17      	ldr	r2, [pc, #92]	@ (80094d8 <TIM_OC6_SetConfig+0xbc>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d00b      	beq.n	8009498 <TIM_OC6_SetConfig+0x7c>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	4a16      	ldr	r2, [pc, #88]	@ (80094dc <TIM_OC6_SetConfig+0xc0>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d007      	beq.n	8009498 <TIM_OC6_SetConfig+0x7c>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	4a15      	ldr	r2, [pc, #84]	@ (80094e0 <TIM_OC6_SetConfig+0xc4>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d003      	beq.n	8009498 <TIM_OC6_SetConfig+0x7c>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	4a14      	ldr	r2, [pc, #80]	@ (80094e4 <TIM_OC6_SetConfig+0xc8>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d109      	bne.n	80094ac <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800949e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	695b      	ldr	r3, [r3, #20]
 80094a4:	029b      	lsls	r3, r3, #10
 80094a6:	697a      	ldr	r2, [r7, #20]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	697a      	ldr	r2, [r7, #20]
 80094b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	68fa      	ldr	r2, [r7, #12]
 80094b6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	685a      	ldr	r2, [r3, #4]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	693a      	ldr	r2, [r7, #16]
 80094c4:	621a      	str	r2, [r3, #32]
}
 80094c6:	bf00      	nop
 80094c8:	371c      	adds	r7, #28
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr
 80094d2:	bf00      	nop
 80094d4:	40012c00 	.word	0x40012c00
 80094d8:	40013400 	.word	0x40013400
 80094dc:	40014000 	.word	0x40014000
 80094e0:	40014400 	.word	0x40014400
 80094e4:	40014800 	.word	0x40014800

080094e8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80094e8:	b480      	push	{r7}
 80094ea:	b087      	sub	sp, #28
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	60f8      	str	r0, [r7, #12]
 80094f0:	60b9      	str	r1, [r7, #8]
 80094f2:	607a      	str	r2, [r7, #4]
 80094f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	6a1b      	ldr	r3, [r3, #32]
 80094fa:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	6a1b      	ldr	r3, [r3, #32]
 8009500:	f023 0201 	bic.w	r2, r3, #1
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	699b      	ldr	r3, [r3, #24]
 800950c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	4a24      	ldr	r2, [pc, #144]	@ (80095a4 <TIM_TI1_SetConfig+0xbc>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d013      	beq.n	800953e <TIM_TI1_SetConfig+0x56>
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800951c:	d00f      	beq.n	800953e <TIM_TI1_SetConfig+0x56>
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	4a21      	ldr	r2, [pc, #132]	@ (80095a8 <TIM_TI1_SetConfig+0xc0>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d00b      	beq.n	800953e <TIM_TI1_SetConfig+0x56>
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	4a20      	ldr	r2, [pc, #128]	@ (80095ac <TIM_TI1_SetConfig+0xc4>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d007      	beq.n	800953e <TIM_TI1_SetConfig+0x56>
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	4a1f      	ldr	r2, [pc, #124]	@ (80095b0 <TIM_TI1_SetConfig+0xc8>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d003      	beq.n	800953e <TIM_TI1_SetConfig+0x56>
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	4a1e      	ldr	r2, [pc, #120]	@ (80095b4 <TIM_TI1_SetConfig+0xcc>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d101      	bne.n	8009542 <TIM_TI1_SetConfig+0x5a>
 800953e:	2301      	movs	r3, #1
 8009540:	e000      	b.n	8009544 <TIM_TI1_SetConfig+0x5c>
 8009542:	2300      	movs	r3, #0
 8009544:	2b00      	cmp	r3, #0
 8009546:	d008      	beq.n	800955a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	f023 0303 	bic.w	r3, r3, #3
 800954e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009550:	697a      	ldr	r2, [r7, #20]
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	4313      	orrs	r3, r2
 8009556:	617b      	str	r3, [r7, #20]
 8009558:	e003      	b.n	8009562 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800955a:	697b      	ldr	r3, [r7, #20]
 800955c:	f043 0301 	orr.w	r3, r3, #1
 8009560:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009568:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	011b      	lsls	r3, r3, #4
 800956e:	b2db      	uxtb	r3, r3
 8009570:	697a      	ldr	r2, [r7, #20]
 8009572:	4313      	orrs	r3, r2
 8009574:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	f023 030a 	bic.w	r3, r3, #10
 800957c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	f003 030a 	and.w	r3, r3, #10
 8009584:	693a      	ldr	r2, [r7, #16]
 8009586:	4313      	orrs	r3, r2
 8009588:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	697a      	ldr	r2, [r7, #20]
 800958e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	693a      	ldr	r2, [r7, #16]
 8009594:	621a      	str	r2, [r3, #32]
}
 8009596:	bf00      	nop
 8009598:	371c      	adds	r7, #28
 800959a:	46bd      	mov	sp, r7
 800959c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a0:	4770      	bx	lr
 80095a2:	bf00      	nop
 80095a4:	40012c00 	.word	0x40012c00
 80095a8:	40000400 	.word	0x40000400
 80095ac:	40000800 	.word	0x40000800
 80095b0:	40013400 	.word	0x40013400
 80095b4:	40014000 	.word	0x40014000

080095b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b087      	sub	sp, #28
 80095bc:	af00      	add	r7, sp, #0
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	60b9      	str	r1, [r7, #8]
 80095c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6a1b      	ldr	r3, [r3, #32]
 80095c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6a1b      	ldr	r3, [r3, #32]
 80095ce:	f023 0201 	bic.w	r2, r3, #1
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	699b      	ldr	r3, [r3, #24]
 80095da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80095e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	011b      	lsls	r3, r3, #4
 80095e8:	693a      	ldr	r2, [r7, #16]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80095ee:	697b      	ldr	r3, [r7, #20]
 80095f0:	f023 030a 	bic.w	r3, r3, #10
 80095f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80095f6:	697a      	ldr	r2, [r7, #20]
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	4313      	orrs	r3, r2
 80095fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	693a      	ldr	r2, [r7, #16]
 8009602:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	697a      	ldr	r2, [r7, #20]
 8009608:	621a      	str	r2, [r3, #32]
}
 800960a:	bf00      	nop
 800960c:	371c      	adds	r7, #28
 800960e:	46bd      	mov	sp, r7
 8009610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009614:	4770      	bx	lr

08009616 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009616:	b480      	push	{r7}
 8009618:	b087      	sub	sp, #28
 800961a:	af00      	add	r7, sp, #0
 800961c:	60f8      	str	r0, [r7, #12]
 800961e:	60b9      	str	r1, [r7, #8]
 8009620:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	6a1b      	ldr	r3, [r3, #32]
 8009626:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	6a1b      	ldr	r3, [r3, #32]
 800962c:	f023 0210 	bic.w	r2, r3, #16
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	699b      	ldr	r3, [r3, #24]
 8009638:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009640:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	031b      	lsls	r3, r3, #12
 8009646:	693a      	ldr	r2, [r7, #16]
 8009648:	4313      	orrs	r3, r2
 800964a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009652:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	011b      	lsls	r3, r3, #4
 8009658:	697a      	ldr	r2, [r7, #20]
 800965a:	4313      	orrs	r3, r2
 800965c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	693a      	ldr	r2, [r7, #16]
 8009662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	697a      	ldr	r2, [r7, #20]
 8009668:	621a      	str	r2, [r3, #32]
}
 800966a:	bf00      	nop
 800966c:	371c      	adds	r7, #28
 800966e:	46bd      	mov	sp, r7
 8009670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009674:	4770      	bx	lr

08009676 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009676:	b480      	push	{r7}
 8009678:	b085      	sub	sp, #20
 800967a:	af00      	add	r7, sp, #0
 800967c:	6078      	str	r0, [r7, #4]
 800967e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	689b      	ldr	r3, [r3, #8]
 8009684:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800968c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009690:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009692:	683a      	ldr	r2, [r7, #0]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	4313      	orrs	r3, r2
 8009698:	f043 0307 	orr.w	r3, r3, #7
 800969c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	68fa      	ldr	r2, [r7, #12]
 80096a2:	609a      	str	r2, [r3, #8]
}
 80096a4:	bf00      	nop
 80096a6:	3714      	adds	r7, #20
 80096a8:	46bd      	mov	sp, r7
 80096aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ae:	4770      	bx	lr

080096b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b087      	sub	sp, #28
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	60f8      	str	r0, [r7, #12]
 80096b8:	60b9      	str	r1, [r7, #8]
 80096ba:	607a      	str	r2, [r7, #4]
 80096bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80096ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	021a      	lsls	r2, r3, #8
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	431a      	orrs	r2, r3
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	4313      	orrs	r3, r2
 80096d8:	697a      	ldr	r2, [r7, #20]
 80096da:	4313      	orrs	r3, r2
 80096dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	697a      	ldr	r2, [r7, #20]
 80096e2:	609a      	str	r2, [r3, #8]
}
 80096e4:	bf00      	nop
 80096e6:	371c      	adds	r7, #28
 80096e8:	46bd      	mov	sp, r7
 80096ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ee:	4770      	bx	lr

080096f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b087      	sub	sp, #28
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	60f8      	str	r0, [r7, #12]
 80096f8:	60b9      	str	r1, [r7, #8]
 80096fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	f003 031f 	and.w	r3, r3, #31
 8009702:	2201      	movs	r2, #1
 8009704:	fa02 f303 	lsl.w	r3, r2, r3
 8009708:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	6a1a      	ldr	r2, [r3, #32]
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	43db      	mvns	r3, r3
 8009712:	401a      	ands	r2, r3
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	6a1a      	ldr	r2, [r3, #32]
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	f003 031f 	and.w	r3, r3, #31
 8009722:	6879      	ldr	r1, [r7, #4]
 8009724:	fa01 f303 	lsl.w	r3, r1, r3
 8009728:	431a      	orrs	r2, r3
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	621a      	str	r2, [r3, #32]
}
 800972e:	bf00      	nop
 8009730:	371c      	adds	r7, #28
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr

0800973a <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 800973a:	b580      	push	{r7, lr}
 800973c:	b08a      	sub	sp, #40	@ 0x28
 800973e:	af00      	add	r7, sp, #0
 8009740:	6078      	str	r0, [r7, #4]
 8009742:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d101      	bne.n	800974e <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 800974a:	2301      	movs	r3, #1
 800974c:	e0a0      	b.n	8009890 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009754:	b2db      	uxtb	r3, r3
 8009756:	2b00      	cmp	r3, #0
 8009758:	d106      	bne.n	8009768 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f000 f898 	bl	8009898 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2202      	movs	r2, #2
 800976c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681a      	ldr	r2, [r3, #0]
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	3304      	adds	r3, #4
 8009778:	4619      	mov	r1, r3
 800977a:	4610      	mov	r0, r2
 800977c:	f7ff fb22 	bl	8008dc4 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6818      	ldr	r0, [r3, #0]
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	6819      	ldr	r1, [r3, #0]
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	689b      	ldr	r3, [r3, #8]
 800978c:	2203      	movs	r2, #3
 800978e:	f7ff feab 	bl	80094e8 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	699a      	ldr	r2, [r3, #24]
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f022 020c 	bic.w	r2, r2, #12
 80097a0:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	6999      	ldr	r1, [r3, #24]
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	685a      	ldr	r2, [r3, #4]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	430a      	orrs	r2, r1
 80097b2:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	685a      	ldr	r2, [r3, #4]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80097c2:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	6812      	ldr	r2, [r2, #0]
 80097ce:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80097d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097d6:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	689a      	ldr	r2, [r3, #8]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097e6:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	689b      	ldr	r3, [r3, #8]
 80097ee:	687a      	ldr	r2, [r7, #4]
 80097f0:	6812      	ldr	r2, [r2, #0]
 80097f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80097f6:	f023 0307 	bic.w	r3, r3, #7
 80097fa:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	689a      	ldr	r2, [r3, #8]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f042 0204 	orr.w	r2, r2, #4
 800980a:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800980c:	2300      	movs	r3, #0
 800980e:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009810:	2300      	movs	r3, #0
 8009812:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8009814:	2370      	movs	r3, #112	@ 0x70
 8009816:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009818:	2300      	movs	r3, #0
 800981a:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800981c:	2300      	movs	r3, #0
 800981e:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009820:	2300      	movs	r3, #0
 8009822:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f107 020c 	add.w	r2, r7, #12
 8009832:	4611      	mov	r1, r2
 8009834:	4618      	mov	r0, r3
 8009836:	f7ff fbf1 	bl	800901c <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	685b      	ldr	r3, [r3, #4]
 8009840:	687a      	ldr	r2, [r7, #4]
 8009842:	6812      	ldr	r2, [r2, #0]
 8009844:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009848:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800984c:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	685a      	ldr	r2, [r3, #4]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 800985c:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2201      	movs	r2, #1
 8009862:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2201      	movs	r2, #1
 800986a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2201      	movs	r2, #1
 8009872:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2201      	movs	r2, #1
 800987a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2201      	movs	r2, #1
 8009882:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2201      	movs	r2, #1
 800988a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800988e:	2300      	movs	r3, #0
}
 8009890:	4618      	mov	r0, r3
 8009892:	3728      	adds	r7, #40	@ 0x28
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 80098a0:	bf00      	nop
 80098a2:	370c      	adds	r7, #12
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr

080098ac <HAL_TIMEx_HallSensor_Start_IT>:
  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b084      	sub	sp, #16
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80098ba:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80098c2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098ca:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098d2:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80098d4:	7bfb      	ldrb	r3, [r7, #15]
 80098d6:	2b01      	cmp	r3, #1
 80098d8:	d108      	bne.n	80098ec <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80098da:	7bbb      	ldrb	r3, [r7, #14]
 80098dc:	2b01      	cmp	r3, #1
 80098de:	d105      	bne.n	80098ec <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80098e0:	7b7b      	ldrb	r3, [r7, #13]
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d102      	bne.n	80098ec <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80098e6:	7b3b      	ldrb	r3, [r7, #12]
 80098e8:	2b01      	cmp	r3, #1
 80098ea:	d001      	beq.n	80098f0 <HAL_TIMEx_HallSensor_Start_IT+0x44>
  {
    return HAL_ERROR;
 80098ec:	2301      	movs	r3, #1
 80098ee:	e05d      	b.n	80099ac <HAL_TIMEx_HallSensor_Start_IT+0x100>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2202      	movs	r2, #2
 80098f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2202      	movs	r2, #2
 80098fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2202      	movs	r2, #2
 8009904:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2202      	movs	r2, #2
 800990c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the capture compare Interrupts 1 event */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	68da      	ldr	r2, [r3, #12]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f042 0202 	orr.w	r2, r2, #2
 800991e:	60da      	str	r2, [r3, #12]

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	2201      	movs	r2, #1
 8009926:	2100      	movs	r1, #0
 8009928:	4618      	mov	r0, r3
 800992a:	f7ff fee1 	bl	80096f0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4a20      	ldr	r2, [pc, #128]	@ (80099b4 <HAL_TIMEx_HallSensor_Start_IT+0x108>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d018      	beq.n	800996a <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009940:	d013      	beq.n	800996a <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a1c      	ldr	r2, [pc, #112]	@ (80099b8 <HAL_TIMEx_HallSensor_Start_IT+0x10c>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d00e      	beq.n	800996a <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a1a      	ldr	r2, [pc, #104]	@ (80099bc <HAL_TIMEx_HallSensor_Start_IT+0x110>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d009      	beq.n	800996a <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4a19      	ldr	r2, [pc, #100]	@ (80099c0 <HAL_TIMEx_HallSensor_Start_IT+0x114>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d004      	beq.n	800996a <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4a17      	ldr	r2, [pc, #92]	@ (80099c4 <HAL_TIMEx_HallSensor_Start_IT+0x118>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d115      	bne.n	8009996 <HAL_TIMEx_HallSensor_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	689a      	ldr	r2, [r3, #8]
 8009970:	4b15      	ldr	r3, [pc, #84]	@ (80099c8 <HAL_TIMEx_HallSensor_Start_IT+0x11c>)
 8009972:	4013      	ands	r3, r2
 8009974:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009976:	68bb      	ldr	r3, [r7, #8]
 8009978:	2b06      	cmp	r3, #6
 800997a:	d015      	beq.n	80099a8 <HAL_TIMEx_HallSensor_Start_IT+0xfc>
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009982:	d011      	beq.n	80099a8 <HAL_TIMEx_HallSensor_Start_IT+0xfc>
    {
      __HAL_TIM_ENABLE(htim);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	681a      	ldr	r2, [r3, #0]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f042 0201 	orr.w	r2, r2, #1
 8009992:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009994:	e008      	b.n	80099a8 <HAL_TIMEx_HallSensor_Start_IT+0xfc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681a      	ldr	r2, [r3, #0]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f042 0201 	orr.w	r2, r2, #1
 80099a4:	601a      	str	r2, [r3, #0]
 80099a6:	e000      	b.n	80099aa <HAL_TIMEx_HallSensor_Start_IT+0xfe>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099a8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80099aa:	2300      	movs	r3, #0
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3710      	adds	r7, #16
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}
 80099b4:	40012c00 	.word	0x40012c00
 80099b8:	40000400 	.word	0x40000400
 80099bc:	40000800 	.word	0x40000800
 80099c0:	40013400 	.word	0x40013400
 80099c4:	40014000 	.word	0x40014000
 80099c8:	00010007 	.word	0x00010007

080099cc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b084      	sub	sp, #16
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
 80099d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d109      	bne.n	80099f0 <HAL_TIMEx_PWMN_Start+0x24>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80099e2:	b2db      	uxtb	r3, r3
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	bf14      	ite	ne
 80099e8:	2301      	movne	r3, #1
 80099ea:	2300      	moveq	r3, #0
 80099ec:	b2db      	uxtb	r3, r3
 80099ee:	e022      	b.n	8009a36 <HAL_TIMEx_PWMN_Start+0x6a>
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	2b04      	cmp	r3, #4
 80099f4:	d109      	bne.n	8009a0a <HAL_TIMEx_PWMN_Start+0x3e>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80099fc:	b2db      	uxtb	r3, r3
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	bf14      	ite	ne
 8009a02:	2301      	movne	r3, #1
 8009a04:	2300      	moveq	r3, #0
 8009a06:	b2db      	uxtb	r3, r3
 8009a08:	e015      	b.n	8009a36 <HAL_TIMEx_PWMN_Start+0x6a>
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	2b08      	cmp	r3, #8
 8009a0e:	d109      	bne.n	8009a24 <HAL_TIMEx_PWMN_Start+0x58>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	bf14      	ite	ne
 8009a1c:	2301      	movne	r3, #1
 8009a1e:	2300      	moveq	r3, #0
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	e008      	b.n	8009a36 <HAL_TIMEx_PWMN_Start+0x6a>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	2b01      	cmp	r3, #1
 8009a2e:	bf14      	ite	ne
 8009a30:	2301      	movne	r3, #1
 8009a32:	2300      	moveq	r3, #0
 8009a34:	b2db      	uxtb	r3, r3
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d001      	beq.n	8009a3e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	e069      	b.n	8009b12 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d104      	bne.n	8009a4e <HAL_TIMEx_PWMN_Start+0x82>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2202      	movs	r2, #2
 8009a48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a4c:	e013      	b.n	8009a76 <HAL_TIMEx_PWMN_Start+0xaa>
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	2b04      	cmp	r3, #4
 8009a52:	d104      	bne.n	8009a5e <HAL_TIMEx_PWMN_Start+0x92>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2202      	movs	r2, #2
 8009a58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a5c:	e00b      	b.n	8009a76 <HAL_TIMEx_PWMN_Start+0xaa>
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	2b08      	cmp	r3, #8
 8009a62:	d104      	bne.n	8009a6e <HAL_TIMEx_PWMN_Start+0xa2>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2202      	movs	r2, #2
 8009a68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009a6c:	e003      	b.n	8009a76 <HAL_TIMEx_PWMN_Start+0xaa>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2202      	movs	r2, #2
 8009a72:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	2204      	movs	r2, #4
 8009a7c:	6839      	ldr	r1, [r7, #0]
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f000 fa9c 	bl	8009fbc <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009a92:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	4a20      	ldr	r2, [pc, #128]	@ (8009b1c <HAL_TIMEx_PWMN_Start+0x150>)
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d018      	beq.n	8009ad0 <HAL_TIMEx_PWMN_Start+0x104>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009aa6:	d013      	beq.n	8009ad0 <HAL_TIMEx_PWMN_Start+0x104>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a1c      	ldr	r2, [pc, #112]	@ (8009b20 <HAL_TIMEx_PWMN_Start+0x154>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d00e      	beq.n	8009ad0 <HAL_TIMEx_PWMN_Start+0x104>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a1b      	ldr	r2, [pc, #108]	@ (8009b24 <HAL_TIMEx_PWMN_Start+0x158>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d009      	beq.n	8009ad0 <HAL_TIMEx_PWMN_Start+0x104>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	4a19      	ldr	r2, [pc, #100]	@ (8009b28 <HAL_TIMEx_PWMN_Start+0x15c>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d004      	beq.n	8009ad0 <HAL_TIMEx_PWMN_Start+0x104>
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a18      	ldr	r2, [pc, #96]	@ (8009b2c <HAL_TIMEx_PWMN_Start+0x160>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d115      	bne.n	8009afc <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	689a      	ldr	r2, [r3, #8]
 8009ad6:	4b16      	ldr	r3, [pc, #88]	@ (8009b30 <HAL_TIMEx_PWMN_Start+0x164>)
 8009ad8:	4013      	ands	r3, r2
 8009ada:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2b06      	cmp	r3, #6
 8009ae0:	d015      	beq.n	8009b0e <HAL_TIMEx_PWMN_Start+0x142>
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ae8:	d011      	beq.n	8009b0e <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	681a      	ldr	r2, [r3, #0]
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f042 0201 	orr.w	r2, r2, #1
 8009af8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009afa:	e008      	b.n	8009b0e <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	681a      	ldr	r2, [r3, #0]
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f042 0201 	orr.w	r2, r2, #1
 8009b0a:	601a      	str	r2, [r3, #0]
 8009b0c:	e000      	b.n	8009b10 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009b10:	2300      	movs	r3, #0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3710      	adds	r7, #16
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	40012c00 	.word	0x40012c00
 8009b20:	40000400 	.word	0x40000400
 8009b24:	40000800 	.word	0x40000800
 8009b28:	40013400 	.word	0x40013400
 8009b2c:	40014000 	.word	0x40014000
 8009b30:	00010007 	.word	0x00010007

08009b34 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b082      	sub	sp, #8
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	2200      	movs	r2, #0
 8009b44:	6839      	ldr	r1, [r7, #0]
 8009b46:	4618      	mov	r0, r3
 8009b48:	f000 fa38 	bl	8009fbc <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	6a1a      	ldr	r2, [r3, #32]
 8009b52:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009b56:	4013      	ands	r3, r2
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d10f      	bne.n	8009b7c <HAL_TIMEx_PWMN_Stop+0x48>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	6a1a      	ldr	r2, [r3, #32]
 8009b62:	f244 4344 	movw	r3, #17476	@ 0x4444
 8009b66:	4013      	ands	r3, r2
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d107      	bne.n	8009b7c <HAL_TIMEx_PWMN_Stop+0x48>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b7a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	6a1a      	ldr	r2, [r3, #32]
 8009b82:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009b86:	4013      	ands	r3, r2
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d10f      	bne.n	8009bac <HAL_TIMEx_PWMN_Stop+0x78>
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	6a1a      	ldr	r2, [r3, #32]
 8009b92:	f244 4344 	movw	r3, #17476	@ 0x4444
 8009b96:	4013      	ands	r3, r2
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d107      	bne.n	8009bac <HAL_TIMEx_PWMN_Stop+0x78>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	681a      	ldr	r2, [r3, #0]
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f022 0201 	bic.w	r2, r2, #1
 8009baa:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d104      	bne.n	8009bbc <HAL_TIMEx_PWMN_Stop+0x88>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009bba:	e013      	b.n	8009be4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	2b04      	cmp	r3, #4
 8009bc0:	d104      	bne.n	8009bcc <HAL_TIMEx_PWMN_Stop+0x98>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009bca:	e00b      	b.n	8009be4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	2b08      	cmp	r3, #8
 8009bd0:	d104      	bne.n	8009bdc <HAL_TIMEx_PWMN_Stop+0xa8>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009bda:	e003      	b.n	8009be4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2201      	movs	r2, #1
 8009be0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8009be4:	2300      	movs	r3, #0
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3708      	adds	r7, #8
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}
	...

08009bf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b085      	sub	sp, #20
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
 8009bf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d101      	bne.n	8009c08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c04:	2302      	movs	r3, #2
 8009c06:	e065      	b.n	8009cd4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2202      	movs	r2, #2
 8009c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	685b      	ldr	r3, [r3, #4]
 8009c1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	689b      	ldr	r3, [r3, #8]
 8009c26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a2c      	ldr	r2, [pc, #176]	@ (8009ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d004      	beq.n	8009c3c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a2b      	ldr	r2, [pc, #172]	@ (8009ce4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d108      	bne.n	8009c4e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009c42:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	68fa      	ldr	r2, [r7, #12]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009c54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c58:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	68fa      	ldr	r2, [r7, #12]
 8009c60:	4313      	orrs	r3, r2
 8009c62:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	68fa      	ldr	r2, [r7, #12]
 8009c6a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a1b      	ldr	r2, [pc, #108]	@ (8009ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d018      	beq.n	8009ca8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c7e:	d013      	beq.n	8009ca8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a18      	ldr	r2, [pc, #96]	@ (8009ce8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d00e      	beq.n	8009ca8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4a17      	ldr	r2, [pc, #92]	@ (8009cec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d009      	beq.n	8009ca8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a12      	ldr	r2, [pc, #72]	@ (8009ce4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d004      	beq.n	8009ca8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a13      	ldr	r2, [pc, #76]	@ (8009cf0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d10c      	bne.n	8009cc2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009cae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	68ba      	ldr	r2, [r7, #8]
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	68ba      	ldr	r2, [r7, #8]
 8009cc0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2201      	movs	r2, #1
 8009cc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009cd2:	2300      	movs	r3, #0
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3714      	adds	r7, #20
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr
 8009ce0:	40012c00 	.word	0x40012c00
 8009ce4:	40013400 	.word	0x40013400
 8009ce8:	40000400 	.word	0x40000400
 8009cec:	40000800 	.word	0x40000800
 8009cf0:	40014000 	.word	0x40014000

08009cf4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b085      	sub	sp, #20
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d101      	bne.n	8009d10 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009d0c:	2302      	movs	r3, #2
 8009d0e:	e073      	b.n	8009df8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2201      	movs	r2, #1
 8009d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	68db      	ldr	r3, [r3, #12]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	689b      	ldr	r3, [r3, #8]
 8009d30:	4313      	orrs	r3, r2
 8009d32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	4313      	orrs	r3, r2
 8009d4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	691b      	ldr	r3, [r3, #16]
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	695b      	ldr	r3, [r3, #20]
 8009d68:	4313      	orrs	r3, r2
 8009d6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d76:	4313      	orrs	r3, r2
 8009d78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	699b      	ldr	r3, [r3, #24]
 8009d84:	041b      	lsls	r3, r3, #16
 8009d86:	4313      	orrs	r3, r2
 8009d88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	69db      	ldr	r3, [r3, #28]
 8009d94:	4313      	orrs	r3, r2
 8009d96:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	4a19      	ldr	r2, [pc, #100]	@ (8009e04 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d004      	beq.n	8009dac <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	4a18      	ldr	r2, [pc, #96]	@ (8009e08 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d11c      	bne.n	8009de6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009db6:	051b      	lsls	r3, r3, #20
 8009db8:	4313      	orrs	r3, r2
 8009dba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	6a1b      	ldr	r3, [r3, #32]
 8009dc6:	4313      	orrs	r3, r2
 8009dc8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dd4:	4313      	orrs	r3, r2
 8009dd6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009dde:	683b      	ldr	r3, [r7, #0]
 8009de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009de2:	4313      	orrs	r3, r2
 8009de4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	68fa      	ldr	r2, [r7, #12]
 8009dec:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009df6:	2300      	movs	r3, #0
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3714      	adds	r7, #20
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e02:	4770      	bx	lr
 8009e04:	40012c00 	.word	0x40012c00
 8009e08:	40013400 	.word	0x40013400

08009e0c <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b08b      	sub	sp, #44	@ 0x2c
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	60f8      	str	r0, [r7, #12]
 8009e14:	60b9      	str	r1, [r7, #8]
 8009e16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e24:	2b01      	cmp	r3, #1
 8009e26:	d101      	bne.n	8009e2c <HAL_TIMEx_ConfigBreakInput+0x20>
 8009e28:	2302      	movs	r3, #2
 8009e2a:	e0c1      	b.n	8009fb0 <HAL_TIMEx_ConfigBreakInput+0x1a4>
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	2201      	movs	r2, #1
 8009e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	3b01      	subs	r3, #1
 8009e3a:	2b0f      	cmp	r3, #15
 8009e3c:	d854      	bhi.n	8009ee8 <HAL_TIMEx_ConfigBreakInput+0xdc>
 8009e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8009e44 <HAL_TIMEx_ConfigBreakInput+0x38>)
 8009e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e44:	08009e85 	.word	0x08009e85
 8009e48:	08009e99 	.word	0x08009e99
 8009e4c:	08009ee9 	.word	0x08009ee9
 8009e50:	08009ead 	.word	0x08009ead
 8009e54:	08009ee9 	.word	0x08009ee9
 8009e58:	08009ee9 	.word	0x08009ee9
 8009e5c:	08009ee9 	.word	0x08009ee9
 8009e60:	08009ec1 	.word	0x08009ec1
 8009e64:	08009ee9 	.word	0x08009ee9
 8009e68:	08009ee9 	.word	0x08009ee9
 8009e6c:	08009ee9 	.word	0x08009ee9
 8009e70:	08009ee9 	.word	0x08009ee9
 8009e74:	08009ee9 	.word	0x08009ee9
 8009e78:	08009ee9 	.word	0x08009ee9
 8009e7c:	08009ee9 	.word	0x08009ee9
 8009e80:	08009ed5 	.word	0x08009ed5
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 8009e84:	2301      	movs	r3, #1
 8009e86:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 8009e8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009e90:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 8009e92:	2309      	movs	r3, #9
 8009e94:	617b      	str	r3, [r7, #20]
      break;
 8009e96:	e030      	b.n	8009efa <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 8009e98:	2302      	movs	r3, #2
 8009e9a:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 8009ea0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ea4:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 8009ea6:	230a      	movs	r3, #10
 8009ea8:	617b      	str	r3, [r7, #20]
      break;
 8009eaa:	e026      	b.n	8009efa <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 8009eac:	2304      	movs	r3, #4
 8009eae:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 8009eb0:	2302      	movs	r3, #2
 8009eb2:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 8009eb4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009eb8:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 8009eba:	230b      	movs	r3, #11
 8009ebc:	617b      	str	r3, [r7, #20]
      break;
 8009ebe:	e01c      	b.n	8009efa <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP3:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP3E;
 8009ec0:	2308      	movs	r3, #8
 8009ec2:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 8009ec4:	2303      	movs	r3, #3
 8009ec6:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 8009ec8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009ecc:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 8009ece:	230c      	movs	r3, #12
 8009ed0:	617b      	str	r3, [r7, #20]
      break;
 8009ed2:	e012      	b.n	8009efa <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP4:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP4E;
 8009ed4:	2310      	movs	r3, #16
 8009ed6:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 8009ed8:	2304      	movs	r3, #4
 8009eda:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 8009edc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009ee0:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 8009ee2:	230d      	movs	r3, #13
 8009ee4:	617b      	str	r3, [r7, #20]
      break;
 8009ee6:	e008      	b.n	8009efa <HAL_TIMEx_ConfigBreakInput+0xee>
    }
#endif /* COMP7 */

    default:
    {
      bkin_enable_mask = 0U;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 8009eec:	2300      	movs	r3, #0
 8009eee:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	617b      	str	r3, [r7, #20]
      break;
 8009ef8:	bf00      	nop
    }
  }

  switch (BreakInput)
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d003      	beq.n	8009f08 <HAL_TIMEx_ConfigBreakInput+0xfc>
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	2b02      	cmp	r3, #2
 8009f04:	d025      	beq.n	8009f52 <HAL_TIMEx_ConfigBreakInput+0x146>
 8009f06:	e049      	b.n	8009f9c <HAL_TIMEx_ConfigBreakInput+0x190>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f0e:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8009f10:	6a3b      	ldr	r3, [r7, #32]
 8009f12:	43db      	mvns	r3, r3
 8009f14:	693a      	ldr	r2, [r7, #16]
 8009f16:	4013      	ands	r3, r2
 8009f18:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	685a      	ldr	r2, [r3, #4]
 8009f1e:	69bb      	ldr	r3, [r7, #24]
 8009f20:	409a      	lsls	r2, r3
 8009f22:	6a3b      	ldr	r3, [r7, #32]
 8009f24:	4013      	ands	r3, r2
 8009f26:	693a      	ldr	r2, [r7, #16]
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8009f2c:	69fb      	ldr	r3, [r7, #28]
 8009f2e:	43db      	mvns	r3, r3
 8009f30:	693a      	ldr	r2, [r7, #16]
 8009f32:	4013      	ands	r3, r2
 8009f34:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	689a      	ldr	r2, [r3, #8]
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	409a      	lsls	r2, r3
 8009f3e:	69fb      	ldr	r3, [r7, #28]
 8009f40:	4013      	ands	r3, r2
 8009f42:	693a      	ldr	r2, [r7, #16]
 8009f44:	4313      	orrs	r3, r2
 8009f46:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	693a      	ldr	r2, [r7, #16]
 8009f4e:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8009f50:	e028      	b.n	8009fa4 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f58:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8009f5a:	6a3b      	ldr	r3, [r7, #32]
 8009f5c:	43db      	mvns	r3, r3
 8009f5e:	693a      	ldr	r2, [r7, #16]
 8009f60:	4013      	ands	r3, r2
 8009f62:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	685a      	ldr	r2, [r3, #4]
 8009f68:	69bb      	ldr	r3, [r7, #24]
 8009f6a:	409a      	lsls	r2, r3
 8009f6c:	6a3b      	ldr	r3, [r7, #32]
 8009f6e:	4013      	ands	r3, r2
 8009f70:	693a      	ldr	r2, [r7, #16]
 8009f72:	4313      	orrs	r3, r2
 8009f74:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8009f76:	69fb      	ldr	r3, [r7, #28]
 8009f78:	43db      	mvns	r3, r3
 8009f7a:	693a      	ldr	r2, [r7, #16]
 8009f7c:	4013      	ands	r3, r2
 8009f7e:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	689a      	ldr	r2, [r3, #8]
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	409a      	lsls	r2, r3
 8009f88:	69fb      	ldr	r3, [r7, #28]
 8009f8a:	4013      	ands	r3, r2
 8009f8c:	693a      	ldr	r2, [r7, #16]
 8009f8e:	4313      	orrs	r3, r2
 8009f90:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	693a      	ldr	r2, [r7, #16]
 8009f98:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 8009f9a:	e003      	b.n	8009fa4 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    default:
      status = HAL_ERROR;
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8009fa2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009fac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	372c      	adds	r7, #44	@ 0x2c
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fba:	4770      	bx	lr

08009fbc <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b087      	sub	sp, #28
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	60f8      	str	r0, [r7, #12]
 8009fc4:	60b9      	str	r1, [r7, #8]
 8009fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	f003 030f 	and.w	r3, r3, #15
 8009fce:	2204      	movs	r2, #4
 8009fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8009fd4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	6a1a      	ldr	r2, [r3, #32]
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	43db      	mvns	r3, r3
 8009fde:	401a      	ands	r2, r3
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	6a1a      	ldr	r2, [r3, #32]
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	f003 030f 	and.w	r3, r3, #15
 8009fee:	6879      	ldr	r1, [r7, #4]
 8009ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8009ff4:	431a      	orrs	r2, r3
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	621a      	str	r2, [r3, #32]
}
 8009ffa:	bf00      	nop
 8009ffc:	371c      	adds	r7, #28
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr

0800a006 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a006:	b580      	push	{r7, lr}
 800a008:	b082      	sub	sp, #8
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d101      	bne.n	800a018 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a014:	2301      	movs	r3, #1
 800a016:	e042      	b.n	800a09e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d106      	bne.n	800a030 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2200      	movs	r2, #0
 800a026:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f7f8 fa54 	bl	80024d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2224      	movs	r2, #36	@ 0x24
 800a034:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	681a      	ldr	r2, [r3, #0]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f022 0201 	bic.w	r2, r2, #1
 800a046:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d002      	beq.n	800a056 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	f000 ff6f 	bl	800af34 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f000 fca0 	bl	800a99c <UART_SetConfig>
 800a05c:	4603      	mov	r3, r0
 800a05e:	2b01      	cmp	r3, #1
 800a060:	d101      	bne.n	800a066 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a062:	2301      	movs	r3, #1
 800a064:	e01b      	b.n	800a09e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	685a      	ldr	r2, [r3, #4]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a074:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	689a      	ldr	r2, [r3, #8]
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a084:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	681a      	ldr	r2, [r3, #0]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f042 0201 	orr.w	r2, r2, #1
 800a094:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f000 ffee 	bl	800b078 <UART_CheckIdleState>
 800a09c:	4603      	mov	r3, r0
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	3708      	adds	r7, #8
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}

0800a0a6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a0a6:	b580      	push	{r7, lr}
 800a0a8:	b08a      	sub	sp, #40	@ 0x28
 800a0aa:	af02      	add	r7, sp, #8
 800a0ac:	60f8      	str	r0, [r7, #12]
 800a0ae:	60b9      	str	r1, [r7, #8]
 800a0b0:	603b      	str	r3, [r7, #0]
 800a0b2:	4613      	mov	r3, r2
 800a0b4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0bc:	2b20      	cmp	r3, #32
 800a0be:	d17b      	bne.n	800a1b8 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d002      	beq.n	800a0cc <HAL_UART_Transmit+0x26>
 800a0c6:	88fb      	ldrh	r3, [r7, #6]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d101      	bne.n	800a0d0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	e074      	b.n	800a1ba <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2221      	movs	r2, #33	@ 0x21
 800a0dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a0e0:	f7f8 fb46 	bl	8002770 <HAL_GetTick>
 800a0e4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	88fa      	ldrh	r2, [r7, #6]
 800a0ea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	88fa      	ldrh	r2, [r7, #6]
 800a0f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0fe:	d108      	bne.n	800a112 <HAL_UART_Transmit+0x6c>
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	691b      	ldr	r3, [r3, #16]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d104      	bne.n	800a112 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a108:	2300      	movs	r3, #0
 800a10a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	61bb      	str	r3, [r7, #24]
 800a110:	e003      	b.n	800a11a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a116:	2300      	movs	r3, #0
 800a118:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a11a:	e030      	b.n	800a17e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	9300      	str	r3, [sp, #0]
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	2200      	movs	r2, #0
 800a124:	2180      	movs	r1, #128	@ 0x80
 800a126:	68f8      	ldr	r0, [r7, #12]
 800a128:	f001 f850 	bl	800b1cc <UART_WaitOnFlagUntilTimeout>
 800a12c:	4603      	mov	r3, r0
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d005      	beq.n	800a13e <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	2220      	movs	r2, #32
 800a136:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a13a:	2303      	movs	r3, #3
 800a13c:	e03d      	b.n	800a1ba <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a13e:	69fb      	ldr	r3, [r7, #28]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d10b      	bne.n	800a15c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a144:	69bb      	ldr	r3, [r7, #24]
 800a146:	881b      	ldrh	r3, [r3, #0]
 800a148:	461a      	mov	r2, r3
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a152:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	3302      	adds	r3, #2
 800a158:	61bb      	str	r3, [r7, #24]
 800a15a:	e007      	b.n	800a16c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a15c:	69fb      	ldr	r3, [r7, #28]
 800a15e:	781a      	ldrb	r2, [r3, #0]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a166:	69fb      	ldr	r3, [r7, #28]
 800a168:	3301      	adds	r3, #1
 800a16a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a172:	b29b      	uxth	r3, r3
 800a174:	3b01      	subs	r3, #1
 800a176:	b29a      	uxth	r2, r3
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a184:	b29b      	uxth	r3, r3
 800a186:	2b00      	cmp	r3, #0
 800a188:	d1c8      	bne.n	800a11c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	9300      	str	r3, [sp, #0]
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	2200      	movs	r2, #0
 800a192:	2140      	movs	r1, #64	@ 0x40
 800a194:	68f8      	ldr	r0, [r7, #12]
 800a196:	f001 f819 	bl	800b1cc <UART_WaitOnFlagUntilTimeout>
 800a19a:	4603      	mov	r3, r0
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d005      	beq.n	800a1ac <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2220      	movs	r2, #32
 800a1a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a1a8:	2303      	movs	r3, #3
 800a1aa:	e006      	b.n	800a1ba <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2220      	movs	r2, #32
 800a1b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	e000      	b.n	800a1ba <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a1b8:	2302      	movs	r3, #2
  }
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3720      	adds	r7, #32
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}
	...

0800a1c4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b08a      	sub	sp, #40	@ 0x28
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	60f8      	str	r0, [r7, #12]
 800a1cc:	60b9      	str	r1, [r7, #8]
 800a1ce:	4613      	mov	r3, r2
 800a1d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1d8:	2b20      	cmp	r3, #32
 800a1da:	d167      	bne.n	800a2ac <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d002      	beq.n	800a1e8 <HAL_UART_Transmit_DMA+0x24>
 800a1e2:	88fb      	ldrh	r3, [r7, #6]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d101      	bne.n	800a1ec <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	e060      	b.n	800a2ae <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	68ba      	ldr	r2, [r7, #8]
 800a1f0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	88fa      	ldrh	r2, [r7, #6]
 800a1f6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	88fa      	ldrh	r2, [r7, #6]
 800a1fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	2200      	movs	r2, #0
 800a206:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	2221      	movs	r2, #33	@ 0x21
 800a20e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a216:	2b00      	cmp	r3, #0
 800a218:	d028      	beq.n	800a26c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a21e:	4a26      	ldr	r2, [pc, #152]	@ (800a2b8 <HAL_UART_Transmit_DMA+0xf4>)
 800a220:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a226:	4a25      	ldr	r2, [pc, #148]	@ (800a2bc <HAL_UART_Transmit_DMA+0xf8>)
 800a228:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a22e:	4a24      	ldr	r2, [pc, #144]	@ (800a2c0 <HAL_UART_Transmit_DMA+0xfc>)
 800a230:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a236:	2200      	movs	r2, #0
 800a238:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a242:	4619      	mov	r1, r3
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	3328      	adds	r3, #40	@ 0x28
 800a24a:	461a      	mov	r2, r3
 800a24c:	88fb      	ldrh	r3, [r7, #6]
 800a24e:	f7fb fdf9 	bl	8005e44 <HAL_DMA_Start_IT>
 800a252:	4603      	mov	r3, r0
 800a254:	2b00      	cmp	r3, #0
 800a256:	d009      	beq.n	800a26c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2210      	movs	r2, #16
 800a25c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	2220      	movs	r2, #32
 800a264:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a268:	2301      	movs	r3, #1
 800a26a:	e020      	b.n	800a2ae <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	2240      	movs	r2, #64	@ 0x40
 800a272:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	3308      	adds	r3, #8
 800a27a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	e853 3f00 	ldrex	r3, [r3]
 800a282:	613b      	str	r3, [r7, #16]
   return(result);
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a28a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	3308      	adds	r3, #8
 800a292:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a294:	623a      	str	r2, [r7, #32]
 800a296:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a298:	69f9      	ldr	r1, [r7, #28]
 800a29a:	6a3a      	ldr	r2, [r7, #32]
 800a29c:	e841 2300 	strex	r3, r2, [r1]
 800a2a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800a2a2:	69bb      	ldr	r3, [r7, #24]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d1e5      	bne.n	800a274 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	e000      	b.n	800a2ae <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a2ac:	2302      	movs	r3, #2
  }
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3728      	adds	r7, #40	@ 0x28
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}
 800a2b6:	bf00      	nop
 800a2b8:	0800b543 	.word	0x0800b543
 800a2bc:	0800b5dd 	.word	0x0800b5dd
 800a2c0:	0800b763 	.word	0x0800b763

0800a2c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b0ba      	sub	sp, #232	@ 0xe8
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	69db      	ldr	r3, [r3, #28]
 800a2d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	689b      	ldr	r3, [r3, #8]
 800a2e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a2ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a2ee:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a2f2:	4013      	ands	r3, r2
 800a2f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a2f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d11b      	bne.n	800a338 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a300:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a304:	f003 0320 	and.w	r3, r3, #32
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d015      	beq.n	800a338 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a30c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a310:	f003 0320 	and.w	r3, r3, #32
 800a314:	2b00      	cmp	r3, #0
 800a316:	d105      	bne.n	800a324 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a318:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a31c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a320:	2b00      	cmp	r3, #0
 800a322:	d009      	beq.n	800a338 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f000 82e3 	beq.w	800a8f4 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	4798      	blx	r3
      }
      return;
 800a336:	e2dd      	b.n	800a8f4 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a338:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	f000 8123 	beq.w	800a588 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a342:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a346:	4b8d      	ldr	r3, [pc, #564]	@ (800a57c <HAL_UART_IRQHandler+0x2b8>)
 800a348:	4013      	ands	r3, r2
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d106      	bne.n	800a35c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a34e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a352:	4b8b      	ldr	r3, [pc, #556]	@ (800a580 <HAL_UART_IRQHandler+0x2bc>)
 800a354:	4013      	ands	r3, r2
 800a356:	2b00      	cmp	r3, #0
 800a358:	f000 8116 	beq.w	800a588 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a35c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a360:	f003 0301 	and.w	r3, r3, #1
 800a364:	2b00      	cmp	r3, #0
 800a366:	d011      	beq.n	800a38c <HAL_UART_IRQHandler+0xc8>
 800a368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a36c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a370:	2b00      	cmp	r3, #0
 800a372:	d00b      	beq.n	800a38c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	2201      	movs	r2, #1
 800a37a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a382:	f043 0201 	orr.w	r2, r3, #1
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a38c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a390:	f003 0302 	and.w	r3, r3, #2
 800a394:	2b00      	cmp	r3, #0
 800a396:	d011      	beq.n	800a3bc <HAL_UART_IRQHandler+0xf8>
 800a398:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a39c:	f003 0301 	and.w	r3, r3, #1
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d00b      	beq.n	800a3bc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	2202      	movs	r2, #2
 800a3aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3b2:	f043 0204 	orr.w	r2, r3, #4
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3c0:	f003 0304 	and.w	r3, r3, #4
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d011      	beq.n	800a3ec <HAL_UART_IRQHandler+0x128>
 800a3c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a3cc:	f003 0301 	and.w	r3, r3, #1
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d00b      	beq.n	800a3ec <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	2204      	movs	r2, #4
 800a3da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3e2:	f043 0202 	orr.w	r2, r3, #2
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a3ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3f0:	f003 0308 	and.w	r3, r3, #8
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d017      	beq.n	800a428 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a3f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a3fc:	f003 0320 	and.w	r3, r3, #32
 800a400:	2b00      	cmp	r3, #0
 800a402:	d105      	bne.n	800a410 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a404:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a408:	4b5c      	ldr	r3, [pc, #368]	@ (800a57c <HAL_UART_IRQHandler+0x2b8>)
 800a40a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d00b      	beq.n	800a428 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	2208      	movs	r2, #8
 800a416:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a41e:	f043 0208 	orr.w	r2, r3, #8
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a42c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a430:	2b00      	cmp	r3, #0
 800a432:	d012      	beq.n	800a45a <HAL_UART_IRQHandler+0x196>
 800a434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a438:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d00c      	beq.n	800a45a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a448:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a450:	f043 0220 	orr.w	r2, r3, #32
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a460:	2b00      	cmp	r3, #0
 800a462:	f000 8249 	beq.w	800a8f8 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a46a:	f003 0320 	and.w	r3, r3, #32
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d013      	beq.n	800a49a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a472:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a476:	f003 0320 	and.w	r3, r3, #32
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d105      	bne.n	800a48a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a47e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a486:	2b00      	cmp	r3, #0
 800a488:	d007      	beq.n	800a49a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d003      	beq.n	800a49a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4a0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	689b      	ldr	r3, [r3, #8]
 800a4aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4ae:	2b40      	cmp	r3, #64	@ 0x40
 800a4b0:	d005      	beq.n	800a4be <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a4b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a4b6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d054      	beq.n	800a568 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f000 ffd9 	bl	800b476 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	689b      	ldr	r3, [r3, #8]
 800a4ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4ce:	2b40      	cmp	r3, #64	@ 0x40
 800a4d0:	d146      	bne.n	800a560 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	3308      	adds	r3, #8
 800a4d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a4e0:	e853 3f00 	ldrex	r3, [r3]
 800a4e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a4e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a4ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a4f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	3308      	adds	r3, #8
 800a4fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a4fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a502:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a506:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a50a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a50e:	e841 2300 	strex	r3, r2, [r1]
 800a512:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a516:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d1d9      	bne.n	800a4d2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a524:	2b00      	cmp	r3, #0
 800a526:	d017      	beq.n	800a558 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a52e:	4a15      	ldr	r2, [pc, #84]	@ (800a584 <HAL_UART_IRQHandler+0x2c0>)
 800a530:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a538:	4618      	mov	r0, r3
 800a53a:	f7fb fd57 	bl	8005fec <HAL_DMA_Abort_IT>
 800a53e:	4603      	mov	r3, r0
 800a540:	2b00      	cmp	r3, #0
 800a542:	d019      	beq.n	800a578 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a54a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a54c:	687a      	ldr	r2, [r7, #4]
 800a54e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a552:	4610      	mov	r0, r2
 800a554:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a556:	e00f      	b.n	800a578 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f000 f9ff 	bl	800a95c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a55e:	e00b      	b.n	800a578 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f000 f9fb 	bl	800a95c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a566:	e007      	b.n	800a578 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f000 f9f7 	bl	800a95c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2200      	movs	r2, #0
 800a572:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a576:	e1bf      	b.n	800a8f8 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a578:	bf00      	nop
    return;
 800a57a:	e1bd      	b.n	800a8f8 <HAL_UART_IRQHandler+0x634>
 800a57c:	10000001 	.word	0x10000001
 800a580:	04000120 	.word	0x04000120
 800a584:	0800b7e3 	.word	0x0800b7e3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a58c:	2b01      	cmp	r3, #1
 800a58e:	f040 8153 	bne.w	800a838 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a596:	f003 0310 	and.w	r3, r3, #16
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	f000 814c 	beq.w	800a838 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a5a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5a4:	f003 0310 	and.w	r3, r3, #16
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	f000 8145 	beq.w	800a838 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	2210      	movs	r2, #16
 800a5b4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	689b      	ldr	r3, [r3, #8]
 800a5bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5c0:	2b40      	cmp	r3, #64	@ 0x40
 800a5c2:	f040 80bb 	bne.w	800a73c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	685b      	ldr	r3, [r3, #4]
 800a5d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a5d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	f000 818f 	beq.w	800a8fc <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a5e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a5e8:	429a      	cmp	r2, r3
 800a5ea:	f080 8187 	bcs.w	800a8fc <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a5f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f003 0320 	and.w	r3, r3, #32
 800a606:	2b00      	cmp	r3, #0
 800a608:	f040 8087 	bne.w	800a71a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a614:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a618:	e853 3f00 	ldrex	r3, [r3]
 800a61c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a620:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a624:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a628:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	461a      	mov	r2, r3
 800a632:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a636:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a63a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a63e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a642:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a646:	e841 2300 	strex	r3, r2, [r1]
 800a64a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a64e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a652:	2b00      	cmp	r3, #0
 800a654:	d1da      	bne.n	800a60c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	3308      	adds	r3, #8
 800a65c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a65e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a660:	e853 3f00 	ldrex	r3, [r3]
 800a664:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a666:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a668:	f023 0301 	bic.w	r3, r3, #1
 800a66c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	3308      	adds	r3, #8
 800a676:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a67a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a67e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a680:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a682:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a686:	e841 2300 	strex	r3, r2, [r1]
 800a68a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a68c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d1e1      	bne.n	800a656 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	3308      	adds	r3, #8
 800a698:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a69a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a69c:	e853 3f00 	ldrex	r3, [r3]
 800a6a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a6a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a6a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a6a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	3308      	adds	r3, #8
 800a6b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a6b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a6b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a6bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a6be:	e841 2300 	strex	r3, r2, [r1]
 800a6c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a6c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d1e3      	bne.n	800a692 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2220      	movs	r2, #32
 800a6ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6e0:	e853 3f00 	ldrex	r3, [r3]
 800a6e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a6e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a6e8:	f023 0310 	bic.w	r3, r3, #16
 800a6ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	461a      	mov	r2, r3
 800a6f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a6fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a700:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a702:	e841 2300 	strex	r3, r2, [r1]
 800a706:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a708:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d1e4      	bne.n	800a6d8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a714:	4618      	mov	r0, r3
 800a716:	f7fb fc10 	bl	8005f3a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2202      	movs	r2, #2
 800a71e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a72c:	b29b      	uxth	r3, r3
 800a72e:	1ad3      	subs	r3, r2, r3
 800a730:	b29b      	uxth	r3, r3
 800a732:	4619      	mov	r1, r3
 800a734:	6878      	ldr	r0, [r7, #4]
 800a736:	f001 fc8f 	bl	800c058 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a73a:	e0df      	b.n	800a8fc <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a748:	b29b      	uxth	r3, r3
 800a74a:	1ad3      	subs	r3, r2, r3
 800a74c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a756:	b29b      	uxth	r3, r3
 800a758:	2b00      	cmp	r3, #0
 800a75a:	f000 80d1 	beq.w	800a900 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800a75e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a762:	2b00      	cmp	r3, #0
 800a764:	f000 80cc 	beq.w	800a900 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a76e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a770:	e853 3f00 	ldrex	r3, [r3]
 800a774:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a776:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a778:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a77c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	461a      	mov	r2, r3
 800a786:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a78a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a78c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a78e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a790:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a792:	e841 2300 	strex	r3, r2, [r1]
 800a796:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a798:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d1e4      	bne.n	800a768 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	3308      	adds	r3, #8
 800a7a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7a8:	e853 3f00 	ldrex	r3, [r3]
 800a7ac:	623b      	str	r3, [r7, #32]
   return(result);
 800a7ae:	6a3b      	ldr	r3, [r7, #32]
 800a7b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a7b4:	f023 0301 	bic.w	r3, r3, #1
 800a7b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	3308      	adds	r3, #8
 800a7c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a7c6:	633a      	str	r2, [r7, #48]	@ 0x30
 800a7c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a7cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7ce:	e841 2300 	strex	r3, r2, [r1]
 800a7d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a7d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d1e1      	bne.n	800a79e <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2220      	movs	r2, #32
 800a7de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7f4:	693b      	ldr	r3, [r7, #16]
 800a7f6:	e853 3f00 	ldrex	r3, [r3]
 800a7fa:	60fb      	str	r3, [r7, #12]
   return(result);
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f023 0310 	bic.w	r3, r3, #16
 800a802:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	461a      	mov	r2, r3
 800a80c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a810:	61fb      	str	r3, [r7, #28]
 800a812:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a814:	69b9      	ldr	r1, [r7, #24]
 800a816:	69fa      	ldr	r2, [r7, #28]
 800a818:	e841 2300 	strex	r3, r2, [r1]
 800a81c:	617b      	str	r3, [r7, #20]
   return(result);
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d1e4      	bne.n	800a7ee <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2202      	movs	r2, #2
 800a828:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a82a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a82e:	4619      	mov	r1, r3
 800a830:	6878      	ldr	r0, [r7, #4]
 800a832:	f001 fc11 	bl	800c058 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a836:	e063      	b.n	800a900 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a838:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a83c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a840:	2b00      	cmp	r3, #0
 800a842:	d00e      	beq.n	800a862 <HAL_UART_IRQHandler+0x59e>
 800a844:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a848:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d008      	beq.n	800a862 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a858:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a85a:	6878      	ldr	r0, [r7, #4]
 800a85c:	f001 f802 	bl	800b864 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a860:	e051      	b.n	800a906 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d014      	beq.n	800a898 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a86e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a876:	2b00      	cmp	r3, #0
 800a878:	d105      	bne.n	800a886 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a87a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a87e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a882:	2b00      	cmp	r3, #0
 800a884:	d008      	beq.n	800a898 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d03a      	beq.n	800a904 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	4798      	blx	r3
    }
    return;
 800a896:	e035      	b.n	800a904 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a898:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a89c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d009      	beq.n	800a8b8 <HAL_UART_IRQHandler+0x5f4>
 800a8a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d003      	beq.n	800a8b8 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800a8b0:	6878      	ldr	r0, [r7, #4]
 800a8b2:	f000 ffac 	bl	800b80e <UART_EndTransmit_IT>
    return;
 800a8b6:	e026      	b.n	800a906 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a8b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d009      	beq.n	800a8d8 <HAL_UART_IRQHandler+0x614>
 800a8c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8c8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d003      	beq.n	800a8d8 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f000 ffdb 	bl	800b88c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a8d6:	e016      	b.n	800a906 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a8d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d010      	beq.n	800a906 <HAL_UART_IRQHandler+0x642>
 800a8e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	da0c      	bge.n	800a906 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f000 ffc3 	bl	800b878 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a8f2:	e008      	b.n	800a906 <HAL_UART_IRQHandler+0x642>
      return;
 800a8f4:	bf00      	nop
 800a8f6:	e006      	b.n	800a906 <HAL_UART_IRQHandler+0x642>
    return;
 800a8f8:	bf00      	nop
 800a8fa:	e004      	b.n	800a906 <HAL_UART_IRQHandler+0x642>
      return;
 800a8fc:	bf00      	nop
 800a8fe:	e002      	b.n	800a906 <HAL_UART_IRQHandler+0x642>
      return;
 800a900:	bf00      	nop
 800a902:	e000      	b.n	800a906 <HAL_UART_IRQHandler+0x642>
    return;
 800a904:	bf00      	nop
  }
}
 800a906:	37e8      	adds	r7, #232	@ 0xe8
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd80      	pop	{r7, pc}

0800a90c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a90c:	b480      	push	{r7}
 800a90e:	b083      	sub	sp, #12
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a914:	bf00      	nop
 800a916:	370c      	adds	r7, #12
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr

0800a920 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a920:	b480      	push	{r7}
 800a922:	b083      	sub	sp, #12
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a928:	bf00      	nop
 800a92a:	370c      	adds	r7, #12
 800a92c:	46bd      	mov	sp, r7
 800a92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a932:	4770      	bx	lr

0800a934 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a934:	b480      	push	{r7}
 800a936:	b083      	sub	sp, #12
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a93c:	bf00      	nop
 800a93e:	370c      	adds	r7, #12
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr

0800a948 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a948:	b480      	push	{r7}
 800a94a:	b083      	sub	sp, #12
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a950:	bf00      	nop
 800a952:	370c      	adds	r7, #12
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr

0800a95c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a95c:	b480      	push	{r7}
 800a95e:	b083      	sub	sp, #12
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a964:	bf00      	nop
 800a966:	370c      	adds	r7, #12
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 800a970:	b480      	push	{r7}
 800a972:	b085      	sub	sp, #20
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a97e:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a986:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800a988:	68fa      	ldr	r2, [r7, #12]
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	4313      	orrs	r3, r2
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3714      	adds	r7, #20
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr
	...

0800a99c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a99c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a9a0:	b08c      	sub	sp, #48	@ 0x30
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	689a      	ldr	r2, [r3, #8]
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	691b      	ldr	r3, [r3, #16]
 800a9b4:	431a      	orrs	r2, r3
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	695b      	ldr	r3, [r3, #20]
 800a9ba:	431a      	orrs	r2, r3
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	69db      	ldr	r3, [r3, #28]
 800a9c0:	4313      	orrs	r3, r2
 800a9c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	681a      	ldr	r2, [r3, #0]
 800a9ca:	4bab      	ldr	r3, [pc, #684]	@ (800ac78 <UART_SetConfig+0x2dc>)
 800a9cc:	4013      	ands	r3, r2
 800a9ce:	697a      	ldr	r2, [r7, #20]
 800a9d0:	6812      	ldr	r2, [r2, #0]
 800a9d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a9d4:	430b      	orrs	r3, r1
 800a9d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	685b      	ldr	r3, [r3, #4]
 800a9de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a9e2:	697b      	ldr	r3, [r7, #20]
 800a9e4:	68da      	ldr	r2, [r3, #12]
 800a9e6:	697b      	ldr	r3, [r7, #20]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	430a      	orrs	r2, r1
 800a9ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	699b      	ldr	r3, [r3, #24]
 800a9f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a9f4:	697b      	ldr	r3, [r7, #20]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	4aa0      	ldr	r2, [pc, #640]	@ (800ac7c <UART_SetConfig+0x2e0>)
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d004      	beq.n	800aa08 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	6a1b      	ldr	r3, [r3, #32]
 800aa02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa04:	4313      	orrs	r3, r2
 800aa06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	689b      	ldr	r3, [r3, #8]
 800aa0e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800aa12:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800aa16:	697a      	ldr	r2, [r7, #20]
 800aa18:	6812      	ldr	r2, [r2, #0]
 800aa1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa1c:	430b      	orrs	r3, r1
 800aa1e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aa20:	697b      	ldr	r3, [r7, #20]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa26:	f023 010f 	bic.w	r1, r3, #15
 800aa2a:	697b      	ldr	r3, [r7, #20]
 800aa2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	430a      	orrs	r2, r1
 800aa34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	4a91      	ldr	r2, [pc, #580]	@ (800ac80 <UART_SetConfig+0x2e4>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d125      	bne.n	800aa8c <UART_SetConfig+0xf0>
 800aa40:	4b90      	ldr	r3, [pc, #576]	@ (800ac84 <UART_SetConfig+0x2e8>)
 800aa42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa46:	f003 0303 	and.w	r3, r3, #3
 800aa4a:	2b03      	cmp	r3, #3
 800aa4c:	d81a      	bhi.n	800aa84 <UART_SetConfig+0xe8>
 800aa4e:	a201      	add	r2, pc, #4	@ (adr r2, 800aa54 <UART_SetConfig+0xb8>)
 800aa50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa54:	0800aa65 	.word	0x0800aa65
 800aa58:	0800aa75 	.word	0x0800aa75
 800aa5c:	0800aa6d 	.word	0x0800aa6d
 800aa60:	0800aa7d 	.word	0x0800aa7d
 800aa64:	2301      	movs	r3, #1
 800aa66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa6a:	e0d6      	b.n	800ac1a <UART_SetConfig+0x27e>
 800aa6c:	2302      	movs	r3, #2
 800aa6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa72:	e0d2      	b.n	800ac1a <UART_SetConfig+0x27e>
 800aa74:	2304      	movs	r3, #4
 800aa76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa7a:	e0ce      	b.n	800ac1a <UART_SetConfig+0x27e>
 800aa7c:	2308      	movs	r3, #8
 800aa7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa82:	e0ca      	b.n	800ac1a <UART_SetConfig+0x27e>
 800aa84:	2310      	movs	r3, #16
 800aa86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa8a:	e0c6      	b.n	800ac1a <UART_SetConfig+0x27e>
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4a7d      	ldr	r2, [pc, #500]	@ (800ac88 <UART_SetConfig+0x2ec>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d138      	bne.n	800ab08 <UART_SetConfig+0x16c>
 800aa96:	4b7b      	ldr	r3, [pc, #492]	@ (800ac84 <UART_SetConfig+0x2e8>)
 800aa98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa9c:	f003 030c 	and.w	r3, r3, #12
 800aaa0:	2b0c      	cmp	r3, #12
 800aaa2:	d82d      	bhi.n	800ab00 <UART_SetConfig+0x164>
 800aaa4:	a201      	add	r2, pc, #4	@ (adr r2, 800aaac <UART_SetConfig+0x110>)
 800aaa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaaa:	bf00      	nop
 800aaac:	0800aae1 	.word	0x0800aae1
 800aab0:	0800ab01 	.word	0x0800ab01
 800aab4:	0800ab01 	.word	0x0800ab01
 800aab8:	0800ab01 	.word	0x0800ab01
 800aabc:	0800aaf1 	.word	0x0800aaf1
 800aac0:	0800ab01 	.word	0x0800ab01
 800aac4:	0800ab01 	.word	0x0800ab01
 800aac8:	0800ab01 	.word	0x0800ab01
 800aacc:	0800aae9 	.word	0x0800aae9
 800aad0:	0800ab01 	.word	0x0800ab01
 800aad4:	0800ab01 	.word	0x0800ab01
 800aad8:	0800ab01 	.word	0x0800ab01
 800aadc:	0800aaf9 	.word	0x0800aaf9
 800aae0:	2300      	movs	r3, #0
 800aae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aae6:	e098      	b.n	800ac1a <UART_SetConfig+0x27e>
 800aae8:	2302      	movs	r3, #2
 800aaea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaee:	e094      	b.n	800ac1a <UART_SetConfig+0x27e>
 800aaf0:	2304      	movs	r3, #4
 800aaf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaf6:	e090      	b.n	800ac1a <UART_SetConfig+0x27e>
 800aaf8:	2308      	movs	r3, #8
 800aafa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aafe:	e08c      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ab00:	2310      	movs	r3, #16
 800ab02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab06:	e088      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	4a5f      	ldr	r2, [pc, #380]	@ (800ac8c <UART_SetConfig+0x2f0>)
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	d125      	bne.n	800ab5e <UART_SetConfig+0x1c2>
 800ab12:	4b5c      	ldr	r3, [pc, #368]	@ (800ac84 <UART_SetConfig+0x2e8>)
 800ab14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab18:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ab1c:	2b30      	cmp	r3, #48	@ 0x30
 800ab1e:	d016      	beq.n	800ab4e <UART_SetConfig+0x1b2>
 800ab20:	2b30      	cmp	r3, #48	@ 0x30
 800ab22:	d818      	bhi.n	800ab56 <UART_SetConfig+0x1ba>
 800ab24:	2b20      	cmp	r3, #32
 800ab26:	d00a      	beq.n	800ab3e <UART_SetConfig+0x1a2>
 800ab28:	2b20      	cmp	r3, #32
 800ab2a:	d814      	bhi.n	800ab56 <UART_SetConfig+0x1ba>
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d002      	beq.n	800ab36 <UART_SetConfig+0x19a>
 800ab30:	2b10      	cmp	r3, #16
 800ab32:	d008      	beq.n	800ab46 <UART_SetConfig+0x1aa>
 800ab34:	e00f      	b.n	800ab56 <UART_SetConfig+0x1ba>
 800ab36:	2300      	movs	r3, #0
 800ab38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab3c:	e06d      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ab3e:	2302      	movs	r3, #2
 800ab40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab44:	e069      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ab46:	2304      	movs	r3, #4
 800ab48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab4c:	e065      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ab4e:	2308      	movs	r3, #8
 800ab50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab54:	e061      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ab56:	2310      	movs	r3, #16
 800ab58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab5c:	e05d      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	4a4b      	ldr	r2, [pc, #300]	@ (800ac90 <UART_SetConfig+0x2f4>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d125      	bne.n	800abb4 <UART_SetConfig+0x218>
 800ab68:	4b46      	ldr	r3, [pc, #280]	@ (800ac84 <UART_SetConfig+0x2e8>)
 800ab6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab6e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ab72:	2bc0      	cmp	r3, #192	@ 0xc0
 800ab74:	d016      	beq.n	800aba4 <UART_SetConfig+0x208>
 800ab76:	2bc0      	cmp	r3, #192	@ 0xc0
 800ab78:	d818      	bhi.n	800abac <UART_SetConfig+0x210>
 800ab7a:	2b80      	cmp	r3, #128	@ 0x80
 800ab7c:	d00a      	beq.n	800ab94 <UART_SetConfig+0x1f8>
 800ab7e:	2b80      	cmp	r3, #128	@ 0x80
 800ab80:	d814      	bhi.n	800abac <UART_SetConfig+0x210>
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d002      	beq.n	800ab8c <UART_SetConfig+0x1f0>
 800ab86:	2b40      	cmp	r3, #64	@ 0x40
 800ab88:	d008      	beq.n	800ab9c <UART_SetConfig+0x200>
 800ab8a:	e00f      	b.n	800abac <UART_SetConfig+0x210>
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab92:	e042      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ab94:	2302      	movs	r3, #2
 800ab96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab9a:	e03e      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ab9c:	2304      	movs	r3, #4
 800ab9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aba2:	e03a      	b.n	800ac1a <UART_SetConfig+0x27e>
 800aba4:	2308      	movs	r3, #8
 800aba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abaa:	e036      	b.n	800ac1a <UART_SetConfig+0x27e>
 800abac:	2310      	movs	r3, #16
 800abae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abb2:	e032      	b.n	800ac1a <UART_SetConfig+0x27e>
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	4a30      	ldr	r2, [pc, #192]	@ (800ac7c <UART_SetConfig+0x2e0>)
 800abba:	4293      	cmp	r3, r2
 800abbc:	d12a      	bne.n	800ac14 <UART_SetConfig+0x278>
 800abbe:	4b31      	ldr	r3, [pc, #196]	@ (800ac84 <UART_SetConfig+0x2e8>)
 800abc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abc4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800abc8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800abcc:	d01a      	beq.n	800ac04 <UART_SetConfig+0x268>
 800abce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800abd2:	d81b      	bhi.n	800ac0c <UART_SetConfig+0x270>
 800abd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800abd8:	d00c      	beq.n	800abf4 <UART_SetConfig+0x258>
 800abda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800abde:	d815      	bhi.n	800ac0c <UART_SetConfig+0x270>
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d003      	beq.n	800abec <UART_SetConfig+0x250>
 800abe4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abe8:	d008      	beq.n	800abfc <UART_SetConfig+0x260>
 800abea:	e00f      	b.n	800ac0c <UART_SetConfig+0x270>
 800abec:	2300      	movs	r3, #0
 800abee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abf2:	e012      	b.n	800ac1a <UART_SetConfig+0x27e>
 800abf4:	2302      	movs	r3, #2
 800abf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abfa:	e00e      	b.n	800ac1a <UART_SetConfig+0x27e>
 800abfc:	2304      	movs	r3, #4
 800abfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac02:	e00a      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ac04:	2308      	movs	r3, #8
 800ac06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac0a:	e006      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ac0c:	2310      	movs	r3, #16
 800ac0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac12:	e002      	b.n	800ac1a <UART_SetConfig+0x27e>
 800ac14:	2310      	movs	r3, #16
 800ac16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ac1a:	697b      	ldr	r3, [r7, #20]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	4a17      	ldr	r2, [pc, #92]	@ (800ac7c <UART_SetConfig+0x2e0>)
 800ac20:	4293      	cmp	r3, r2
 800ac22:	f040 80a8 	bne.w	800ad76 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ac26:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ac2a:	2b08      	cmp	r3, #8
 800ac2c:	d834      	bhi.n	800ac98 <UART_SetConfig+0x2fc>
 800ac2e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac34 <UART_SetConfig+0x298>)
 800ac30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac34:	0800ac59 	.word	0x0800ac59
 800ac38:	0800ac99 	.word	0x0800ac99
 800ac3c:	0800ac61 	.word	0x0800ac61
 800ac40:	0800ac99 	.word	0x0800ac99
 800ac44:	0800ac67 	.word	0x0800ac67
 800ac48:	0800ac99 	.word	0x0800ac99
 800ac4c:	0800ac99 	.word	0x0800ac99
 800ac50:	0800ac99 	.word	0x0800ac99
 800ac54:	0800ac6f 	.word	0x0800ac6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac58:	f7fc fd52 	bl	8007700 <HAL_RCC_GetPCLK1Freq>
 800ac5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac5e:	e021      	b.n	800aca4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ac60:	4b0c      	ldr	r3, [pc, #48]	@ (800ac94 <UART_SetConfig+0x2f8>)
 800ac62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac64:	e01e      	b.n	800aca4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ac66:	f7fc fcdd 	bl	8007624 <HAL_RCC_GetSysClockFreq>
 800ac6a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac6c:	e01a      	b.n	800aca4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac74:	e016      	b.n	800aca4 <UART_SetConfig+0x308>
 800ac76:	bf00      	nop
 800ac78:	cfff69f3 	.word	0xcfff69f3
 800ac7c:	40008000 	.word	0x40008000
 800ac80:	40013800 	.word	0x40013800
 800ac84:	40021000 	.word	0x40021000
 800ac88:	40004400 	.word	0x40004400
 800ac8c:	40004800 	.word	0x40004800
 800ac90:	40004c00 	.word	0x40004c00
 800ac94:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800ac98:	2300      	movs	r3, #0
 800ac9a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aca2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800aca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	f000 812a 	beq.w	800af00 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acb0:	4a9e      	ldr	r2, [pc, #632]	@ (800af2c <UART_SetConfig+0x590>)
 800acb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acb6:	461a      	mov	r2, r3
 800acb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acba:	fbb3 f3f2 	udiv	r3, r3, r2
 800acbe:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	685a      	ldr	r2, [r3, #4]
 800acc4:	4613      	mov	r3, r2
 800acc6:	005b      	lsls	r3, r3, #1
 800acc8:	4413      	add	r3, r2
 800acca:	69ba      	ldr	r2, [r7, #24]
 800accc:	429a      	cmp	r2, r3
 800acce:	d305      	bcc.n	800acdc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800acd0:	697b      	ldr	r3, [r7, #20]
 800acd2:	685b      	ldr	r3, [r3, #4]
 800acd4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800acd6:	69ba      	ldr	r2, [r7, #24]
 800acd8:	429a      	cmp	r2, r3
 800acda:	d903      	bls.n	800ace4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800acdc:	2301      	movs	r3, #1
 800acde:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ace2:	e10d      	b.n	800af00 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ace4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace6:	2200      	movs	r2, #0
 800ace8:	60bb      	str	r3, [r7, #8]
 800acea:	60fa      	str	r2, [r7, #12]
 800acec:	697b      	ldr	r3, [r7, #20]
 800acee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acf0:	4a8e      	ldr	r2, [pc, #568]	@ (800af2c <UART_SetConfig+0x590>)
 800acf2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acf6:	b29b      	uxth	r3, r3
 800acf8:	2200      	movs	r2, #0
 800acfa:	603b      	str	r3, [r7, #0]
 800acfc:	607a      	str	r2, [r7, #4]
 800acfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ad06:	f7f5 ffe7 	bl	8000cd8 <__aeabi_uldivmod>
 800ad0a:	4602      	mov	r2, r0
 800ad0c:	460b      	mov	r3, r1
 800ad0e:	4610      	mov	r0, r2
 800ad10:	4619      	mov	r1, r3
 800ad12:	f04f 0200 	mov.w	r2, #0
 800ad16:	f04f 0300 	mov.w	r3, #0
 800ad1a:	020b      	lsls	r3, r1, #8
 800ad1c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ad20:	0202      	lsls	r2, r0, #8
 800ad22:	6979      	ldr	r1, [r7, #20]
 800ad24:	6849      	ldr	r1, [r1, #4]
 800ad26:	0849      	lsrs	r1, r1, #1
 800ad28:	2000      	movs	r0, #0
 800ad2a:	460c      	mov	r4, r1
 800ad2c:	4605      	mov	r5, r0
 800ad2e:	eb12 0804 	adds.w	r8, r2, r4
 800ad32:	eb43 0905 	adc.w	r9, r3, r5
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	685b      	ldr	r3, [r3, #4]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	469a      	mov	sl, r3
 800ad3e:	4693      	mov	fp, r2
 800ad40:	4652      	mov	r2, sl
 800ad42:	465b      	mov	r3, fp
 800ad44:	4640      	mov	r0, r8
 800ad46:	4649      	mov	r1, r9
 800ad48:	f7f5 ffc6 	bl	8000cd8 <__aeabi_uldivmod>
 800ad4c:	4602      	mov	r2, r0
 800ad4e:	460b      	mov	r3, r1
 800ad50:	4613      	mov	r3, r2
 800ad52:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ad54:	6a3b      	ldr	r3, [r7, #32]
 800ad56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad5a:	d308      	bcc.n	800ad6e <UART_SetConfig+0x3d2>
 800ad5c:	6a3b      	ldr	r3, [r7, #32]
 800ad5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad62:	d204      	bcs.n	800ad6e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800ad64:	697b      	ldr	r3, [r7, #20]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	6a3a      	ldr	r2, [r7, #32]
 800ad6a:	60da      	str	r2, [r3, #12]
 800ad6c:	e0c8      	b.n	800af00 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ad6e:	2301      	movs	r3, #1
 800ad70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ad74:	e0c4      	b.n	800af00 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad76:	697b      	ldr	r3, [r7, #20]
 800ad78:	69db      	ldr	r3, [r3, #28]
 800ad7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad7e:	d167      	bne.n	800ae50 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800ad80:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ad84:	2b08      	cmp	r3, #8
 800ad86:	d828      	bhi.n	800adda <UART_SetConfig+0x43e>
 800ad88:	a201      	add	r2, pc, #4	@ (adr r2, 800ad90 <UART_SetConfig+0x3f4>)
 800ad8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad8e:	bf00      	nop
 800ad90:	0800adb5 	.word	0x0800adb5
 800ad94:	0800adbd 	.word	0x0800adbd
 800ad98:	0800adc5 	.word	0x0800adc5
 800ad9c:	0800addb 	.word	0x0800addb
 800ada0:	0800adcb 	.word	0x0800adcb
 800ada4:	0800addb 	.word	0x0800addb
 800ada8:	0800addb 	.word	0x0800addb
 800adac:	0800addb 	.word	0x0800addb
 800adb0:	0800add3 	.word	0x0800add3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800adb4:	f7fc fca4 	bl	8007700 <HAL_RCC_GetPCLK1Freq>
 800adb8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800adba:	e014      	b.n	800ade6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800adbc:	f7fc fcb6 	bl	800772c <HAL_RCC_GetPCLK2Freq>
 800adc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800adc2:	e010      	b.n	800ade6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800adc4:	4b5a      	ldr	r3, [pc, #360]	@ (800af30 <UART_SetConfig+0x594>)
 800adc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800adc8:	e00d      	b.n	800ade6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800adca:	f7fc fc2b 	bl	8007624 <HAL_RCC_GetSysClockFreq>
 800adce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800add0:	e009      	b.n	800ade6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800add2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800add6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800add8:	e005      	b.n	800ade6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800adda:	2300      	movs	r3, #0
 800addc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800adde:	2301      	movs	r3, #1
 800ade0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ade4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ade6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade8:	2b00      	cmp	r3, #0
 800adea:	f000 8089 	beq.w	800af00 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800adee:	697b      	ldr	r3, [r7, #20]
 800adf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adf2:	4a4e      	ldr	r2, [pc, #312]	@ (800af2c <UART_SetConfig+0x590>)
 800adf4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800adf8:	461a      	mov	r2, r3
 800adfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adfc:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae00:	005a      	lsls	r2, r3, #1
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	685b      	ldr	r3, [r3, #4]
 800ae06:	085b      	lsrs	r3, r3, #1
 800ae08:	441a      	add	r2, r3
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	685b      	ldr	r3, [r3, #4]
 800ae0e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae12:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ae14:	6a3b      	ldr	r3, [r7, #32]
 800ae16:	2b0f      	cmp	r3, #15
 800ae18:	d916      	bls.n	800ae48 <UART_SetConfig+0x4ac>
 800ae1a:	6a3b      	ldr	r3, [r7, #32]
 800ae1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae20:	d212      	bcs.n	800ae48 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ae22:	6a3b      	ldr	r3, [r7, #32]
 800ae24:	b29b      	uxth	r3, r3
 800ae26:	f023 030f 	bic.w	r3, r3, #15
 800ae2a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ae2c:	6a3b      	ldr	r3, [r7, #32]
 800ae2e:	085b      	lsrs	r3, r3, #1
 800ae30:	b29b      	uxth	r3, r3
 800ae32:	f003 0307 	and.w	r3, r3, #7
 800ae36:	b29a      	uxth	r2, r3
 800ae38:	8bfb      	ldrh	r3, [r7, #30]
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	8bfa      	ldrh	r2, [r7, #30]
 800ae44:	60da      	str	r2, [r3, #12]
 800ae46:	e05b      	b.n	800af00 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ae48:	2301      	movs	r3, #1
 800ae4a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ae4e:	e057      	b.n	800af00 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ae50:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae54:	2b08      	cmp	r3, #8
 800ae56:	d828      	bhi.n	800aeaa <UART_SetConfig+0x50e>
 800ae58:	a201      	add	r2, pc, #4	@ (adr r2, 800ae60 <UART_SetConfig+0x4c4>)
 800ae5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae5e:	bf00      	nop
 800ae60:	0800ae85 	.word	0x0800ae85
 800ae64:	0800ae8d 	.word	0x0800ae8d
 800ae68:	0800ae95 	.word	0x0800ae95
 800ae6c:	0800aeab 	.word	0x0800aeab
 800ae70:	0800ae9b 	.word	0x0800ae9b
 800ae74:	0800aeab 	.word	0x0800aeab
 800ae78:	0800aeab 	.word	0x0800aeab
 800ae7c:	0800aeab 	.word	0x0800aeab
 800ae80:	0800aea3 	.word	0x0800aea3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae84:	f7fc fc3c 	bl	8007700 <HAL_RCC_GetPCLK1Freq>
 800ae88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae8a:	e014      	b.n	800aeb6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ae8c:	f7fc fc4e 	bl	800772c <HAL_RCC_GetPCLK2Freq>
 800ae90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae92:	e010      	b.n	800aeb6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ae94:	4b26      	ldr	r3, [pc, #152]	@ (800af30 <UART_SetConfig+0x594>)
 800ae96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ae98:	e00d      	b.n	800aeb6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ae9a:	f7fc fbc3 	bl	8007624 <HAL_RCC_GetSysClockFreq>
 800ae9e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aea0:	e009      	b.n	800aeb6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aea2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aea6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aea8:	e005      	b.n	800aeb6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aeae:	2301      	movs	r3, #1
 800aeb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aeb4:	bf00      	nop
    }

    if (pclk != 0U)
 800aeb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d021      	beq.n	800af00 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aebc:	697b      	ldr	r3, [r7, #20]
 800aebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aec0:	4a1a      	ldr	r2, [pc, #104]	@ (800af2c <UART_SetConfig+0x590>)
 800aec2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aec6:	461a      	mov	r2, r3
 800aec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeca:	fbb3 f2f2 	udiv	r2, r3, r2
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	685b      	ldr	r3, [r3, #4]
 800aed2:	085b      	lsrs	r3, r3, #1
 800aed4:	441a      	add	r2, r3
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	685b      	ldr	r3, [r3, #4]
 800aeda:	fbb2 f3f3 	udiv	r3, r2, r3
 800aede:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aee0:	6a3b      	ldr	r3, [r7, #32]
 800aee2:	2b0f      	cmp	r3, #15
 800aee4:	d909      	bls.n	800aefa <UART_SetConfig+0x55e>
 800aee6:	6a3b      	ldr	r3, [r7, #32]
 800aee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aeec:	d205      	bcs.n	800aefa <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aeee:	6a3b      	ldr	r3, [r7, #32]
 800aef0:	b29a      	uxth	r2, r3
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	60da      	str	r2, [r3, #12]
 800aef8:	e002      	b.n	800af00 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800aefa:	2301      	movs	r3, #1
 800aefc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800af00:	697b      	ldr	r3, [r7, #20]
 800af02:	2201      	movs	r2, #1
 800af04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800af08:	697b      	ldr	r3, [r7, #20]
 800af0a:	2201      	movs	r2, #1
 800af0c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	2200      	movs	r2, #0
 800af14:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800af16:	697b      	ldr	r3, [r7, #20]
 800af18:	2200      	movs	r2, #0
 800af1a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800af1c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800af20:	4618      	mov	r0, r3
 800af22:	3730      	adds	r7, #48	@ 0x30
 800af24:	46bd      	mov	sp, r7
 800af26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af2a:	bf00      	nop
 800af2c:	080126dc 	.word	0x080126dc
 800af30:	00f42400 	.word	0x00f42400

0800af34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800af34:	b480      	push	{r7}
 800af36:	b083      	sub	sp, #12
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af40:	f003 0308 	and.w	r3, r3, #8
 800af44:	2b00      	cmp	r3, #0
 800af46:	d00a      	beq.n	800af5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	685b      	ldr	r3, [r3, #4]
 800af4e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	430a      	orrs	r2, r1
 800af5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af62:	f003 0301 	and.w	r3, r3, #1
 800af66:	2b00      	cmp	r3, #0
 800af68:	d00a      	beq.n	800af80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	685b      	ldr	r3, [r3, #4]
 800af70:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	430a      	orrs	r2, r1
 800af7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af84:	f003 0302 	and.w	r3, r3, #2
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d00a      	beq.n	800afa2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	685b      	ldr	r3, [r3, #4]
 800af92:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	430a      	orrs	r2, r1
 800afa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afa6:	f003 0304 	and.w	r3, r3, #4
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d00a      	beq.n	800afc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	685b      	ldr	r3, [r3, #4]
 800afb4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	430a      	orrs	r2, r1
 800afc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afc8:	f003 0310 	and.w	r3, r3, #16
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d00a      	beq.n	800afe6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	689b      	ldr	r3, [r3, #8]
 800afd6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	430a      	orrs	r2, r1
 800afe4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afea:	f003 0320 	and.w	r3, r3, #32
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d00a      	beq.n	800b008 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	689b      	ldr	r3, [r3, #8]
 800aff8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	430a      	orrs	r2, r1
 800b006:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b00c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b010:	2b00      	cmp	r3, #0
 800b012:	d01a      	beq.n	800b04a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	685b      	ldr	r3, [r3, #4]
 800b01a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	430a      	orrs	r2, r1
 800b028:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b02e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b032:	d10a      	bne.n	800b04a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	685b      	ldr	r3, [r3, #4]
 800b03a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	430a      	orrs	r2, r1
 800b048:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b04e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b052:	2b00      	cmp	r3, #0
 800b054:	d00a      	beq.n	800b06c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	685b      	ldr	r3, [r3, #4]
 800b05c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	430a      	orrs	r2, r1
 800b06a:	605a      	str	r2, [r3, #4]
  }
}
 800b06c:	bf00      	nop
 800b06e:	370c      	adds	r7, #12
 800b070:	46bd      	mov	sp, r7
 800b072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b076:	4770      	bx	lr

0800b078 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b098      	sub	sp, #96	@ 0x60
 800b07c:	af02      	add	r7, sp, #8
 800b07e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2200      	movs	r2, #0
 800b084:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b088:	f7f7 fb72 	bl	8002770 <HAL_GetTick>
 800b08c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	f003 0308 	and.w	r3, r3, #8
 800b098:	2b08      	cmp	r3, #8
 800b09a:	d12f      	bne.n	800b0fc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b09c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b0a0:	9300      	str	r3, [sp, #0]
 800b0a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f000 f88e 	bl	800b1cc <UART_WaitOnFlagUntilTimeout>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d022      	beq.n	800b0fc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0be:	e853 3f00 	ldrex	r3, [r3]
 800b0c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b0ca:	653b      	str	r3, [r7, #80]	@ 0x50
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0dc:	e841 2300 	strex	r3, r2, [r1]
 800b0e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b0e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d1e6      	bne.n	800b0b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	2220      	movs	r2, #32
 800b0ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b0f8:	2303      	movs	r3, #3
 800b0fa:	e063      	b.n	800b1c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f003 0304 	and.w	r3, r3, #4
 800b106:	2b04      	cmp	r3, #4
 800b108:	d149      	bne.n	800b19e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b10a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b10e:	9300      	str	r3, [sp, #0]
 800b110:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b112:	2200      	movs	r2, #0
 800b114:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f000 f857 	bl	800b1cc <UART_WaitOnFlagUntilTimeout>
 800b11e:	4603      	mov	r3, r0
 800b120:	2b00      	cmp	r3, #0
 800b122:	d03c      	beq.n	800b19e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b12c:	e853 3f00 	ldrex	r3, [r3]
 800b130:	623b      	str	r3, [r7, #32]
   return(result);
 800b132:	6a3b      	ldr	r3, [r7, #32]
 800b134:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b138:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	461a      	mov	r2, r3
 800b140:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b142:	633b      	str	r3, [r7, #48]	@ 0x30
 800b144:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b146:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b148:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b14a:	e841 2300 	strex	r3, r2, [r1]
 800b14e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b152:	2b00      	cmp	r3, #0
 800b154:	d1e6      	bne.n	800b124 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	3308      	adds	r3, #8
 800b15c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	e853 3f00 	ldrex	r3, [r3]
 800b164:	60fb      	str	r3, [r7, #12]
   return(result);
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	f023 0301 	bic.w	r3, r3, #1
 800b16c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	3308      	adds	r3, #8
 800b174:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b176:	61fa      	str	r2, [r7, #28]
 800b178:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b17a:	69b9      	ldr	r1, [r7, #24]
 800b17c:	69fa      	ldr	r2, [r7, #28]
 800b17e:	e841 2300 	strex	r3, r2, [r1]
 800b182:	617b      	str	r3, [r7, #20]
   return(result);
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d1e5      	bne.n	800b156 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2220      	movs	r2, #32
 800b18e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2200      	movs	r2, #0
 800b196:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b19a:	2303      	movs	r3, #3
 800b19c:	e012      	b.n	800b1c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2220      	movs	r2, #32
 800b1a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2220      	movs	r2, #32
 800b1aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b1c2:	2300      	movs	r3, #0
}
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	3758      	adds	r7, #88	@ 0x58
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}

0800b1cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b084      	sub	sp, #16
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	60f8      	str	r0, [r7, #12]
 800b1d4:	60b9      	str	r1, [r7, #8]
 800b1d6:	603b      	str	r3, [r7, #0]
 800b1d8:	4613      	mov	r3, r2
 800b1da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1dc:	e04f      	b.n	800b27e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b1de:	69bb      	ldr	r3, [r7, #24]
 800b1e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1e4:	d04b      	beq.n	800b27e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b1e6:	f7f7 fac3 	bl	8002770 <HAL_GetTick>
 800b1ea:	4602      	mov	r2, r0
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	1ad3      	subs	r3, r2, r3
 800b1f0:	69ba      	ldr	r2, [r7, #24]
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d302      	bcc.n	800b1fc <UART_WaitOnFlagUntilTimeout+0x30>
 800b1f6:	69bb      	ldr	r3, [r7, #24]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d101      	bne.n	800b200 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b1fc:	2303      	movs	r3, #3
 800b1fe:	e04e      	b.n	800b29e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f003 0304 	and.w	r3, r3, #4
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d037      	beq.n	800b27e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	2b80      	cmp	r3, #128	@ 0x80
 800b212:	d034      	beq.n	800b27e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	2b40      	cmp	r3, #64	@ 0x40
 800b218:	d031      	beq.n	800b27e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	69db      	ldr	r3, [r3, #28]
 800b220:	f003 0308 	and.w	r3, r3, #8
 800b224:	2b08      	cmp	r3, #8
 800b226:	d110      	bne.n	800b24a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	2208      	movs	r2, #8
 800b22e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b230:	68f8      	ldr	r0, [r7, #12]
 800b232:	f000 f920 	bl	800b476 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	2208      	movs	r2, #8
 800b23a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	2200      	movs	r2, #0
 800b242:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b246:	2301      	movs	r3, #1
 800b248:	e029      	b.n	800b29e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	69db      	ldr	r3, [r3, #28]
 800b250:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b254:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b258:	d111      	bne.n	800b27e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b262:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b264:	68f8      	ldr	r0, [r7, #12]
 800b266:	f000 f906 	bl	800b476 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	2220      	movs	r2, #32
 800b26e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2200      	movs	r2, #0
 800b276:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b27a:	2303      	movs	r3, #3
 800b27c:	e00f      	b.n	800b29e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	69da      	ldr	r2, [r3, #28]
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	4013      	ands	r3, r2
 800b288:	68ba      	ldr	r2, [r7, #8]
 800b28a:	429a      	cmp	r2, r3
 800b28c:	bf0c      	ite	eq
 800b28e:	2301      	moveq	r3, #1
 800b290:	2300      	movne	r3, #0
 800b292:	b2db      	uxtb	r3, r3
 800b294:	461a      	mov	r2, r3
 800b296:	79fb      	ldrb	r3, [r7, #7]
 800b298:	429a      	cmp	r2, r3
 800b29a:	d0a0      	beq.n	800b1de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b29c:	2300      	movs	r3, #0
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3710      	adds	r7, #16
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
	...

0800b2a8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b096      	sub	sp, #88	@ 0x58
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	60f8      	str	r0, [r7, #12]
 800b2b0:	60b9      	str	r1, [r7, #8]
 800b2b2:	4613      	mov	r3, r2
 800b2b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	68ba      	ldr	r2, [r7, #8]
 800b2ba:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	88fa      	ldrh	r2, [r7, #6]
 800b2c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	2222      	movs	r2, #34	@ 0x22
 800b2d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d02d      	beq.n	800b33a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2e4:	4a40      	ldr	r2, [pc, #256]	@ (800b3e8 <UART_Start_Receive_DMA+0x140>)
 800b2e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2ee:	4a3f      	ldr	r2, [pc, #252]	@ (800b3ec <UART_Start_Receive_DMA+0x144>)
 800b2f0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2f8:	4a3d      	ldr	r2, [pc, #244]	@ (800b3f0 <UART_Start_Receive_DMA+0x148>)
 800b2fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b302:	2200      	movs	r2, #0
 800b304:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	3324      	adds	r3, #36	@ 0x24
 800b312:	4619      	mov	r1, r3
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b318:	461a      	mov	r2, r3
 800b31a:	88fb      	ldrh	r3, [r7, #6]
 800b31c:	f7fa fd92 	bl	8005e44 <HAL_DMA_Start_IT>
 800b320:	4603      	mov	r3, r0
 800b322:	2b00      	cmp	r3, #0
 800b324:	d009      	beq.n	800b33a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	2210      	movs	r2, #16
 800b32a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	2220      	movs	r2, #32
 800b332:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b336:	2301      	movs	r3, #1
 800b338:	e051      	b.n	800b3de <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	691b      	ldr	r3, [r3, #16]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d018      	beq.n	800b374 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b348:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b34a:	e853 3f00 	ldrex	r3, [r3]
 800b34e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b356:	657b      	str	r3, [r7, #84]	@ 0x54
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	461a      	mov	r2, r3
 800b35e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b360:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b362:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b364:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b366:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b368:	e841 2300 	strex	r3, r2, [r1]
 800b36c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b36e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b370:	2b00      	cmp	r3, #0
 800b372:	d1e6      	bne.n	800b342 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	3308      	adds	r3, #8
 800b37a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b37c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b37e:	e853 3f00 	ldrex	r3, [r3]
 800b382:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b386:	f043 0301 	orr.w	r3, r3, #1
 800b38a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	3308      	adds	r3, #8
 800b392:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b394:	637a      	str	r2, [r7, #52]	@ 0x34
 800b396:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b398:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b39a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b39c:	e841 2300 	strex	r3, r2, [r1]
 800b3a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b3a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d1e5      	bne.n	800b374 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	3308      	adds	r3, #8
 800b3ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3b0:	697b      	ldr	r3, [r7, #20]
 800b3b2:	e853 3f00 	ldrex	r3, [r3]
 800b3b6:	613b      	str	r3, [r7, #16]
   return(result);
 800b3b8:	693b      	ldr	r3, [r7, #16]
 800b3ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	3308      	adds	r3, #8
 800b3c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b3c8:	623a      	str	r2, [r7, #32]
 800b3ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3cc:	69f9      	ldr	r1, [r7, #28]
 800b3ce:	6a3a      	ldr	r2, [r7, #32]
 800b3d0:	e841 2300 	strex	r3, r2, [r1]
 800b3d4:	61bb      	str	r3, [r7, #24]
   return(result);
 800b3d6:	69bb      	ldr	r3, [r7, #24]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d1e5      	bne.n	800b3a8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b3dc:	2300      	movs	r3, #0
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	3758      	adds	r7, #88	@ 0x58
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}
 800b3e6:	bf00      	nop
 800b3e8:	0800b5f9 	.word	0x0800b5f9
 800b3ec:	0800b725 	.word	0x0800b725
 800b3f0:	0800b763 	.word	0x0800b763

0800b3f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b08f      	sub	sp, #60	@ 0x3c
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b402:	6a3b      	ldr	r3, [r7, #32]
 800b404:	e853 3f00 	ldrex	r3, [r3]
 800b408:	61fb      	str	r3, [r7, #28]
   return(result);
 800b40a:	69fb      	ldr	r3, [r7, #28]
 800b40c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b410:	637b      	str	r3, [r7, #52]	@ 0x34
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	461a      	mov	r2, r3
 800b418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b41a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b41c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b41e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b420:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b422:	e841 2300 	strex	r3, r2, [r1]
 800b426:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d1e6      	bne.n	800b3fc <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	3308      	adds	r3, #8
 800b434:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	e853 3f00 	ldrex	r3, [r3]
 800b43c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b444:	633b      	str	r3, [r7, #48]	@ 0x30
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	3308      	adds	r3, #8
 800b44c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b44e:	61ba      	str	r2, [r7, #24]
 800b450:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b452:	6979      	ldr	r1, [r7, #20]
 800b454:	69ba      	ldr	r2, [r7, #24]
 800b456:	e841 2300 	strex	r3, r2, [r1]
 800b45a:	613b      	str	r3, [r7, #16]
   return(result);
 800b45c:	693b      	ldr	r3, [r7, #16]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d1e5      	bne.n	800b42e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	2220      	movs	r2, #32
 800b466:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b46a:	bf00      	nop
 800b46c:	373c      	adds	r7, #60	@ 0x3c
 800b46e:	46bd      	mov	sp, r7
 800b470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b474:	4770      	bx	lr

0800b476 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b476:	b480      	push	{r7}
 800b478:	b095      	sub	sp, #84	@ 0x54
 800b47a:	af00      	add	r7, sp, #0
 800b47c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b486:	e853 3f00 	ldrex	r3, [r3]
 800b48a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b48c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b48e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b492:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	461a      	mov	r2, r3
 800b49a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b49c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b49e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b4a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b4a4:	e841 2300 	strex	r3, r2, [r1]
 800b4a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b4aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d1e6      	bne.n	800b47e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	3308      	adds	r3, #8
 800b4b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4b8:	6a3b      	ldr	r3, [r7, #32]
 800b4ba:	e853 3f00 	ldrex	r3, [r3]
 800b4be:	61fb      	str	r3, [r7, #28]
   return(result);
 800b4c0:	69fb      	ldr	r3, [r7, #28]
 800b4c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b4c6:	f023 0301 	bic.w	r3, r3, #1
 800b4ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	3308      	adds	r3, #8
 800b4d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b4d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b4d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b4da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4dc:	e841 2300 	strex	r3, r2, [r1]
 800b4e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b4e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d1e3      	bne.n	800b4b0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b4ec:	2b01      	cmp	r3, #1
 800b4ee:	d118      	bne.n	800b522 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	e853 3f00 	ldrex	r3, [r3]
 800b4fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800b4fe:	68bb      	ldr	r3, [r7, #8]
 800b500:	f023 0310 	bic.w	r3, r3, #16
 800b504:	647b      	str	r3, [r7, #68]	@ 0x44
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	461a      	mov	r2, r3
 800b50c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b50e:	61bb      	str	r3, [r7, #24]
 800b510:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b512:	6979      	ldr	r1, [r7, #20]
 800b514:	69ba      	ldr	r2, [r7, #24]
 800b516:	e841 2300 	strex	r3, r2, [r1]
 800b51a:	613b      	str	r3, [r7, #16]
   return(result);
 800b51c:	693b      	ldr	r3, [r7, #16]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d1e6      	bne.n	800b4f0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2220      	movs	r2, #32
 800b526:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2200      	movs	r2, #0
 800b52e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2200      	movs	r2, #0
 800b534:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b536:	bf00      	nop
 800b538:	3754      	adds	r7, #84	@ 0x54
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr

0800b542 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b542:	b580      	push	{r7, lr}
 800b544:	b090      	sub	sp, #64	@ 0x40
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b54e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	f003 0320 	and.w	r3, r3, #32
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d137      	bne.n	800b5ce <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800b55e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b560:	2200      	movs	r2, #0
 800b562:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	3308      	adds	r3, #8
 800b56c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b56e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b570:	e853 3f00 	ldrex	r3, [r3]
 800b574:	623b      	str	r3, [r7, #32]
   return(result);
 800b576:	6a3b      	ldr	r3, [r7, #32]
 800b578:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b57c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b57e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	3308      	adds	r3, #8
 800b584:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b586:	633a      	str	r2, [r7, #48]	@ 0x30
 800b588:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b58a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b58c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b58e:	e841 2300 	strex	r3, r2, [r1]
 800b592:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b596:	2b00      	cmp	r3, #0
 800b598:	d1e5      	bne.n	800b566 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b59a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5a0:	693b      	ldr	r3, [r7, #16]
 800b5a2:	e853 3f00 	ldrex	r3, [r3]
 800b5a6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5ae:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	461a      	mov	r2, r3
 800b5b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5b8:	61fb      	str	r3, [r7, #28]
 800b5ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5bc:	69b9      	ldr	r1, [r7, #24]
 800b5be:	69fa      	ldr	r2, [r7, #28]
 800b5c0:	e841 2300 	strex	r3, r2, [r1]
 800b5c4:	617b      	str	r3, [r7, #20]
   return(result);
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d1e6      	bne.n	800b59a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b5cc:	e002      	b.n	800b5d4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800b5ce:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b5d0:	f7ff f99c 	bl	800a90c <HAL_UART_TxCpltCallback>
}
 800b5d4:	bf00      	nop
 800b5d6:	3740      	adds	r7, #64	@ 0x40
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	bd80      	pop	{r7, pc}

0800b5dc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b084      	sub	sp, #16
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5e8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b5ea:	68f8      	ldr	r0, [r7, #12]
 800b5ec:	f7ff f998 	bl	800a920 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b5f0:	bf00      	nop
 800b5f2:	3710      	adds	r7, #16
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	bd80      	pop	{r7, pc}

0800b5f8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b09c      	sub	sp, #112	@ 0x70
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b604:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f003 0320 	and.w	r3, r3, #32
 800b610:	2b00      	cmp	r3, #0
 800b612:	d171      	bne.n	800b6f8 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b614:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b616:	2200      	movs	r2, #0
 800b618:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b61c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b624:	e853 3f00 	ldrex	r3, [r3]
 800b628:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b62a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b62c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b630:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b632:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	461a      	mov	r2, r3
 800b638:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b63a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b63c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b63e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b640:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b642:	e841 2300 	strex	r3, r2, [r1]
 800b646:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b648:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d1e6      	bne.n	800b61c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b64e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	3308      	adds	r3, #8
 800b654:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b658:	e853 3f00 	ldrex	r3, [r3]
 800b65c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b65e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b660:	f023 0301 	bic.w	r3, r3, #1
 800b664:	667b      	str	r3, [r7, #100]	@ 0x64
 800b666:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	3308      	adds	r3, #8
 800b66c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b66e:	647a      	str	r2, [r7, #68]	@ 0x44
 800b670:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b672:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b674:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b676:	e841 2300 	strex	r3, r2, [r1]
 800b67a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b67c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d1e5      	bne.n	800b64e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b682:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	3308      	adds	r3, #8
 800b688:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b68a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b68c:	e853 3f00 	ldrex	r3, [r3]
 800b690:	623b      	str	r3, [r7, #32]
   return(result);
 800b692:	6a3b      	ldr	r3, [r7, #32]
 800b694:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b698:	663b      	str	r3, [r7, #96]	@ 0x60
 800b69a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	3308      	adds	r3, #8
 800b6a0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b6a2:	633a      	str	r2, [r7, #48]	@ 0x30
 800b6a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b6a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b6aa:	e841 2300 	strex	r3, r2, [r1]
 800b6ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d1e5      	bne.n	800b682 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b6b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6b8:	2220      	movs	r2, #32
 800b6ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b6c2:	2b01      	cmp	r3, #1
 800b6c4:	d118      	bne.n	800b6f8 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b6c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6cc:	693b      	ldr	r3, [r7, #16]
 800b6ce:	e853 3f00 	ldrex	r3, [r3]
 800b6d2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	f023 0310 	bic.w	r3, r3, #16
 800b6da:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b6dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6e4:	61fb      	str	r3, [r7, #28]
 800b6e6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6e8:	69b9      	ldr	r1, [r7, #24]
 800b6ea:	69fa      	ldr	r2, [r7, #28]
 800b6ec:	e841 2300 	strex	r3, r2, [r1]
 800b6f0:	617b      	str	r3, [r7, #20]
   return(result);
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d1e6      	bne.n	800b6c6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b6f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b700:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b702:	2b01      	cmp	r3, #1
 800b704:	d107      	bne.n	800b716 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b706:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b708:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b70c:	4619      	mov	r1, r3
 800b70e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b710:	f000 fca2 	bl	800c058 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b714:	e002      	b.n	800b71c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800b716:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b718:	f7ff f90c 	bl	800a934 <HAL_UART_RxCpltCallback>
}
 800b71c:	bf00      	nop
 800b71e:	3770      	adds	r7, #112	@ 0x70
 800b720:	46bd      	mov	sp, r7
 800b722:	bd80      	pop	{r7, pc}

0800b724 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b724:	b580      	push	{r7, lr}
 800b726:	b084      	sub	sp, #16
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b730:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	2201      	movs	r2, #1
 800b736:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b73c:	2b01      	cmp	r3, #1
 800b73e:	d109      	bne.n	800b754 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b746:	085b      	lsrs	r3, r3, #1
 800b748:	b29b      	uxth	r3, r3
 800b74a:	4619      	mov	r1, r3
 800b74c:	68f8      	ldr	r0, [r7, #12]
 800b74e:	f000 fc83 	bl	800c058 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b752:	e002      	b.n	800b75a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800b754:	68f8      	ldr	r0, [r7, #12]
 800b756:	f7ff f8f7 	bl	800a948 <HAL_UART_RxHalfCpltCallback>
}
 800b75a:	bf00      	nop
 800b75c:	3710      	adds	r7, #16
 800b75e:	46bd      	mov	sp, r7
 800b760:	bd80      	pop	{r7, pc}

0800b762 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b762:	b580      	push	{r7, lr}
 800b764:	b086      	sub	sp, #24
 800b766:	af00      	add	r7, sp, #0
 800b768:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b76e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b776:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b778:	697b      	ldr	r3, [r7, #20]
 800b77a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b77e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b780:	697b      	ldr	r3, [r7, #20]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	689b      	ldr	r3, [r3, #8]
 800b786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b78a:	2b80      	cmp	r3, #128	@ 0x80
 800b78c:	d109      	bne.n	800b7a2 <UART_DMAError+0x40>
 800b78e:	693b      	ldr	r3, [r7, #16]
 800b790:	2b21      	cmp	r3, #33	@ 0x21
 800b792:	d106      	bne.n	800b7a2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	2200      	movs	r2, #0
 800b798:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b79c:	6978      	ldr	r0, [r7, #20]
 800b79e:	f7ff fe29 	bl	800b3f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b7a2:	697b      	ldr	r3, [r7, #20]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	689b      	ldr	r3, [r3, #8]
 800b7a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7ac:	2b40      	cmp	r3, #64	@ 0x40
 800b7ae:	d109      	bne.n	800b7c4 <UART_DMAError+0x62>
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	2b22      	cmp	r3, #34	@ 0x22
 800b7b4:	d106      	bne.n	800b7c4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b7be:	6978      	ldr	r0, [r7, #20]
 800b7c0:	f7ff fe59 	bl	800b476 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7ca:	f043 0210 	orr.w	r2, r3, #16
 800b7ce:	697b      	ldr	r3, [r7, #20]
 800b7d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b7d4:	6978      	ldr	r0, [r7, #20]
 800b7d6:	f7ff f8c1 	bl	800a95c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b7da:	bf00      	nop
 800b7dc:	3718      	adds	r7, #24
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	bd80      	pop	{r7, pc}

0800b7e2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b7e2:	b580      	push	{r7, lr}
 800b7e4:	b084      	sub	sp, #16
 800b7e6:	af00      	add	r7, sp, #0
 800b7e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b800:	68f8      	ldr	r0, [r7, #12]
 800b802:	f7ff f8ab 	bl	800a95c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b806:	bf00      	nop
 800b808:	3710      	adds	r7, #16
 800b80a:	46bd      	mov	sp, r7
 800b80c:	bd80      	pop	{r7, pc}

0800b80e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b80e:	b580      	push	{r7, lr}
 800b810:	b088      	sub	sp, #32
 800b812:	af00      	add	r7, sp, #0
 800b814:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	e853 3f00 	ldrex	r3, [r3]
 800b822:	60bb      	str	r3, [r7, #8]
   return(result);
 800b824:	68bb      	ldr	r3, [r7, #8]
 800b826:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b82a:	61fb      	str	r3, [r7, #28]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	461a      	mov	r2, r3
 800b832:	69fb      	ldr	r3, [r7, #28]
 800b834:	61bb      	str	r3, [r7, #24]
 800b836:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b838:	6979      	ldr	r1, [r7, #20]
 800b83a:	69ba      	ldr	r2, [r7, #24]
 800b83c:	e841 2300 	strex	r3, r2, [r1]
 800b840:	613b      	str	r3, [r7, #16]
   return(result);
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d1e6      	bne.n	800b816 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2220      	movs	r2, #32
 800b84c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2200      	movs	r2, #0
 800b854:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f7ff f858 	bl	800a90c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b85c:	bf00      	nop
 800b85e:	3720      	adds	r7, #32
 800b860:	46bd      	mov	sp, r7
 800b862:	bd80      	pop	{r7, pc}

0800b864 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b864:	b480      	push	{r7}
 800b866:	b083      	sub	sp, #12
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b86c:	bf00      	nop
 800b86e:	370c      	adds	r7, #12
 800b870:	46bd      	mov	sp, r7
 800b872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b876:	4770      	bx	lr

0800b878 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b878:	b480      	push	{r7}
 800b87a:	b083      	sub	sp, #12
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b880:	bf00      	nop
 800b882:	370c      	adds	r7, #12
 800b884:	46bd      	mov	sp, r7
 800b886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88a:	4770      	bx	lr

0800b88c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b083      	sub	sp, #12
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b894:	bf00      	nop
 800b896:	370c      	adds	r7, #12
 800b898:	46bd      	mov	sp, r7
 800b89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89e:	4770      	bx	lr

0800b8a0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b085      	sub	sp, #20
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b8ae:	2b01      	cmp	r3, #1
 800b8b0:	d101      	bne.n	800b8b6 <HAL_UARTEx_DisableFifoMode+0x16>
 800b8b2:	2302      	movs	r3, #2
 800b8b4:	e027      	b.n	800b906 <HAL_UARTEx_DisableFifoMode+0x66>
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	2201      	movs	r2, #1
 800b8ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	2224      	movs	r2, #36	@ 0x24
 800b8c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	681a      	ldr	r2, [r3, #0]
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f022 0201 	bic.w	r2, r2, #1
 800b8dc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b8e4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	68fa      	ldr	r2, [r7, #12]
 800b8f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2220      	movs	r2, #32
 800b8f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	2200      	movs	r2, #0
 800b900:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b904:	2300      	movs	r3, #0
}
 800b906:	4618      	mov	r0, r3
 800b908:	3714      	adds	r7, #20
 800b90a:	46bd      	mov	sp, r7
 800b90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b910:	4770      	bx	lr

0800b912 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b912:	b580      	push	{r7, lr}
 800b914:	b084      	sub	sp, #16
 800b916:	af00      	add	r7, sp, #0
 800b918:	6078      	str	r0, [r7, #4]
 800b91a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b922:	2b01      	cmp	r3, #1
 800b924:	d101      	bne.n	800b92a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b926:	2302      	movs	r3, #2
 800b928:	e02d      	b.n	800b986 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2201      	movs	r2, #1
 800b92e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	2224      	movs	r2, #36	@ 0x24
 800b936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	681a      	ldr	r2, [r3, #0]
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	f022 0201 	bic.w	r2, r2, #1
 800b950:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	689b      	ldr	r3, [r3, #8]
 800b958:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	683a      	ldr	r2, [r7, #0]
 800b962:	430a      	orrs	r2, r1
 800b964:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f000 f8a4 	bl	800bab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	68fa      	ldr	r2, [r7, #12]
 800b972:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2220      	movs	r2, #32
 800b978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2200      	movs	r2, #0
 800b980:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b984:	2300      	movs	r3, #0
}
 800b986:	4618      	mov	r0, r3
 800b988:	3710      	adds	r7, #16
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}

0800b98e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b98e:	b580      	push	{r7, lr}
 800b990:	b084      	sub	sp, #16
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
 800b996:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b99e:	2b01      	cmp	r3, #1
 800b9a0:	d101      	bne.n	800b9a6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b9a2:	2302      	movs	r3, #2
 800b9a4:	e02d      	b.n	800ba02 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	2201      	movs	r2, #1
 800b9aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	2224      	movs	r2, #36	@ 0x24
 800b9b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	681a      	ldr	r2, [r3, #0]
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	f022 0201 	bic.w	r2, r2, #1
 800b9cc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	689b      	ldr	r3, [r3, #8]
 800b9d4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	683a      	ldr	r2, [r7, #0]
 800b9de:	430a      	orrs	r2, r1
 800b9e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b9e2:	6878      	ldr	r0, [r7, #4]
 800b9e4:	f000 f866 	bl	800bab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	68fa      	ldr	r2, [r7, #12]
 800b9ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2220      	movs	r2, #32
 800b9f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ba00:	2300      	movs	r3, #0
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	3710      	adds	r7, #16
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}

0800ba0a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ba0a:	b580      	push	{r7, lr}
 800ba0c:	b08c      	sub	sp, #48	@ 0x30
 800ba0e:	af00      	add	r7, sp, #0
 800ba10:	60f8      	str	r0, [r7, #12]
 800ba12:	60b9      	str	r1, [r7, #8]
 800ba14:	4613      	mov	r3, r2
 800ba16:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba1e:	2b20      	cmp	r3, #32
 800ba20:	d142      	bne.n	800baa8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ba22:	68bb      	ldr	r3, [r7, #8]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d002      	beq.n	800ba2e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800ba28:	88fb      	ldrh	r3, [r7, #6]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d101      	bne.n	800ba32 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800ba2e:	2301      	movs	r3, #1
 800ba30:	e03b      	b.n	800baaa <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	2201      	movs	r2, #1
 800ba36:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800ba3e:	88fb      	ldrh	r3, [r7, #6]
 800ba40:	461a      	mov	r2, r3
 800ba42:	68b9      	ldr	r1, [r7, #8]
 800ba44:	68f8      	ldr	r0, [r7, #12]
 800ba46:	f7ff fc2f 	bl	800b2a8 <UART_Start_Receive_DMA>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800ba50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d124      	bne.n	800baa2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba5c:	2b01      	cmp	r3, #1
 800ba5e:	d11d      	bne.n	800ba9c <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	2210      	movs	r2, #16
 800ba66:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba6e:	69bb      	ldr	r3, [r7, #24]
 800ba70:	e853 3f00 	ldrex	r3, [r3]
 800ba74:	617b      	str	r3, [r7, #20]
   return(result);
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	f043 0310 	orr.w	r3, r3, #16
 800ba7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	461a      	mov	r2, r3
 800ba84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba86:	627b      	str	r3, [r7, #36]	@ 0x24
 800ba88:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba8a:	6a39      	ldr	r1, [r7, #32]
 800ba8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba8e:	e841 2300 	strex	r3, r2, [r1]
 800ba92:	61fb      	str	r3, [r7, #28]
   return(result);
 800ba94:	69fb      	ldr	r3, [r7, #28]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d1e6      	bne.n	800ba68 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800ba9a:	e002      	b.n	800baa2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800baa2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800baa6:	e000      	b.n	800baaa <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800baa8:	2302      	movs	r3, #2
  }
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3730      	adds	r7, #48	@ 0x30
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}
	...

0800bab4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bab4:	b480      	push	{r7}
 800bab6:	b085      	sub	sp, #20
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d108      	bne.n	800bad6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2201      	movs	r2, #1
 800bac8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2201      	movs	r2, #1
 800bad0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bad4:	e031      	b.n	800bb3a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bad6:	2308      	movs	r3, #8
 800bad8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bada:	2308      	movs	r3, #8
 800badc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	689b      	ldr	r3, [r3, #8]
 800bae4:	0e5b      	lsrs	r3, r3, #25
 800bae6:	b2db      	uxtb	r3, r3
 800bae8:	f003 0307 	and.w	r3, r3, #7
 800baec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	689b      	ldr	r3, [r3, #8]
 800baf4:	0f5b      	lsrs	r3, r3, #29
 800baf6:	b2db      	uxtb	r3, r3
 800baf8:	f003 0307 	and.w	r3, r3, #7
 800bafc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bafe:	7bbb      	ldrb	r3, [r7, #14]
 800bb00:	7b3a      	ldrb	r2, [r7, #12]
 800bb02:	4911      	ldr	r1, [pc, #68]	@ (800bb48 <UARTEx_SetNbDataToProcess+0x94>)
 800bb04:	5c8a      	ldrb	r2, [r1, r2]
 800bb06:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bb0a:	7b3a      	ldrb	r2, [r7, #12]
 800bb0c:	490f      	ldr	r1, [pc, #60]	@ (800bb4c <UARTEx_SetNbDataToProcess+0x98>)
 800bb0e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bb10:	fb93 f3f2 	sdiv	r3, r3, r2
 800bb14:	b29a      	uxth	r2, r3
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bb1c:	7bfb      	ldrb	r3, [r7, #15]
 800bb1e:	7b7a      	ldrb	r2, [r7, #13]
 800bb20:	4909      	ldr	r1, [pc, #36]	@ (800bb48 <UARTEx_SetNbDataToProcess+0x94>)
 800bb22:	5c8a      	ldrb	r2, [r1, r2]
 800bb24:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bb28:	7b7a      	ldrb	r2, [r7, #13]
 800bb2a:	4908      	ldr	r1, [pc, #32]	@ (800bb4c <UARTEx_SetNbDataToProcess+0x98>)
 800bb2c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bb2e:	fb93 f3f2 	sdiv	r3, r3, r2
 800bb32:	b29a      	uxth	r2, r3
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bb3a:	bf00      	nop
 800bb3c:	3714      	adds	r7, #20
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb44:	4770      	bx	lr
 800bb46:	bf00      	nop
 800bb48:	080126f4 	.word	0x080126f4
 800bb4c:	080126fc 	.word	0x080126fc

0800bb50 <updatePwm1>:
static void standingBy();
static void working(void);
static void updatePwm1(unsigned short int a, unsigned short int b, unsigned short int c);

static void updatePwm1(unsigned short int a, unsigned short int b, unsigned short int c)
{
 800bb50:	b480      	push	{r7}
 800bb52:	b083      	sub	sp, #12
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	4603      	mov	r3, r0
 800bb58:	80fb      	strh	r3, [r7, #6]
 800bb5a:	460b      	mov	r3, r1
 800bb5c:	80bb      	strh	r3, [r7, #4]
 800bb5e:	4613      	mov	r3, r2
 800bb60:	807b      	strh	r3, [r7, #2]
    TIM1->CCR1 = a;
 800bb62:	4a07      	ldr	r2, [pc, #28]	@ (800bb80 <updatePwm1+0x30>)
 800bb64:	88fb      	ldrh	r3, [r7, #6]
 800bb66:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->CCR2 = b;
 800bb68:	4a05      	ldr	r2, [pc, #20]	@ (800bb80 <updatePwm1+0x30>)
 800bb6a:	88bb      	ldrh	r3, [r7, #4]
 800bb6c:	6393      	str	r3, [r2, #56]	@ 0x38
    TIM1->CCR3 = c;
 800bb6e:	4a04      	ldr	r2, [pc, #16]	@ (800bb80 <updatePwm1+0x30>)
 800bb70:	887b      	ldrh	r3, [r7, #2]
 800bb72:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800bb74:	bf00      	nop
 800bb76:	370c      	adds	r7, #12
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr
 800bb80:	40012c00 	.word	0x40012c00

0800bb84 <motorInit>:
// should be called before interruption enabled
static void motorInit()
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	af00      	add	r7, sp, #0
    motor1.pole_pairs = 7;
 800bb88:	4b5d      	ldr	r3, [pc, #372]	@ (800bd00 <motorInit+0x17c>)
 800bb8a:	2207      	movs	r2, #7
 800bb8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    // motor1.startPwm = startPwm1;
    // motor1.stopPwm = stopPwm1;
    motor1.updatePwm = updatePwm1;
 800bb90:	4b5b      	ldr	r3, [pc, #364]	@ (800bd00 <motorInit+0x17c>)
 800bb92:	4a5c      	ldr	r2, [pc, #368]	@ (800bd04 <motorInit+0x180>)
 800bb94:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    motor1.zeroElectricAngleOffSet = 0;
 800bb98:	4b59      	ldr	r3, [pc, #356]	@ (800bd00 <motorInit+0x17c>)
 800bb9a:	f04f 0200 	mov.w	r2, #0
 800bb9e:	631a      	str	r2, [r3, #48]	@ 0x30
    motor1.Ts = 100 * 1e-6f;
 800bba0:	4b57      	ldr	r3, [pc, #348]	@ (800bd00 <motorInit+0x17c>)
 800bba2:	4a59      	ldr	r2, [pc, #356]	@ (800bd08 <motorInit+0x184>)
 800bba4:	629a      	str	r2, [r3, #40]	@ 0x28
    motor1.torqueType = CURRENT;
 800bba6:	4b56      	ldr	r3, [pc, #344]	@ (800bd00 <motorInit+0x17c>)
 800bba8:	2201      	movs	r2, #1
 800bbaa:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    motor1.controlType = TORQUE;
 800bbae:	4b54      	ldr	r3, [pc, #336]	@ (800bd00 <motorInit+0x17c>)
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    motor1.state = MOTOR_CALIBRATE;
 800bbb6:	4b52      	ldr	r3, [pc, #328]	@ (800bd00 <motorInit+0x17c>)
 800bbb8:	2200      	movs	r2, #0
 800bbba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    encoderInit(&motor1.magEncoder, motor1.Ts, MT6701_GetRawAngle);
 800bbbe:	4b50      	ldr	r3, [pc, #320]	@ (800bd00 <motorInit+0x17c>)
 800bbc0:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bbc4:	4951      	ldr	r1, [pc, #324]	@ (800bd0c <motorInit+0x188>)
 800bbc6:	eeb0 0a67 	vmov.f32	s0, s15
 800bbca:	484d      	ldr	r0, [pc, #308]	@ (800bd00 <motorInit+0x17c>)
 800bbcc:	f000 fc9b 	bl	800c506 <encoderInit>
    // motor1.velocity_limit = 200.0f;
    //    motor1.IqGoal = 0.15f;

    // motor1.stopPwm();

    if (motor1.controlType == TORQUE && motor1.torqueType == CURRENT)
 800bbd0:	4b4b      	ldr	r3, [pc, #300]	@ (800bd00 <motorInit+0x17c>)
 800bbd2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d117      	bne.n	800bc0a <motorInit+0x86>
 800bbda:	4b49      	ldr	r3, [pc, #292]	@ (800bd00 <motorInit+0x17c>)
 800bbdc:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800bbe0:	2b01      	cmp	r3, #1
 800bbe2:	d112      	bne.n	800bc0a <motorInit+0x86>
        pidInit(&motor1.currentPID, 5, 200, 0, 100000, 12.4, motor1.Ts);
 800bbe4:	4b46      	ldr	r3, [pc, #280]	@ (800bd00 <motorInit+0x17c>)
 800bbe6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bbea:	eef0 2a67 	vmov.f32	s5, s15
 800bbee:	ed9f 2a48 	vldr	s4, [pc, #288]	@ 800bd10 <motorInit+0x18c>
 800bbf2:	eddf 1a48 	vldr	s3, [pc, #288]	@ 800bd14 <motorInit+0x190>
 800bbf6:	ed9f 1a48 	vldr	s2, [pc, #288]	@ 800bd18 <motorInit+0x194>
 800bbfa:	eddf 0a48 	vldr	s1, [pc, #288]	@ 800bd1c <motorInit+0x198>
 800bbfe:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800bc02:	4847      	ldr	r0, [pc, #284]	@ (800bd20 <motorInit+0x19c>)
 800bc04:	f001 faf0 	bl	800d1e8 <pidInit>
 800bc08:	e06e      	b.n	800bce8 <motorInit+0x164>
    else if (motor1.controlType == VELOCITY && motor1.torqueType == CURRENT)
 800bc0a:	4b3d      	ldr	r3, [pc, #244]	@ (800bd00 <motorInit+0x17c>)
 800bc0c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bc10:	2b01      	cmp	r3, #1
 800bc12:	d129      	bne.n	800bc68 <motorInit+0xe4>
 800bc14:	4b3a      	ldr	r3, [pc, #232]	@ (800bd00 <motorInit+0x17c>)
 800bc16:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800bc1a:	2b01      	cmp	r3, #1
 800bc1c:	d124      	bne.n	800bc68 <motorInit+0xe4>
    {
        pidInit(&motor1.currentPID, 0.5, 50, 0, 100000, 12.4, motor1.Ts);
 800bc1e:	4b38      	ldr	r3, [pc, #224]	@ (800bd00 <motorInit+0x17c>)
 800bc20:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bc24:	eef0 2a67 	vmov.f32	s5, s15
 800bc28:	ed9f 2a39 	vldr	s4, [pc, #228]	@ 800bd10 <motorInit+0x18c>
 800bc2c:	eddf 1a39 	vldr	s3, [pc, #228]	@ 800bd14 <motorInit+0x190>
 800bc30:	ed9f 1a39 	vldr	s2, [pc, #228]	@ 800bd18 <motorInit+0x194>
 800bc34:	eddf 0a3b 	vldr	s1, [pc, #236]	@ 800bd24 <motorInit+0x1a0>
 800bc38:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800bc3c:	4838      	ldr	r0, [pc, #224]	@ (800bd20 <motorInit+0x19c>)
 800bc3e:	f001 fad3 	bl	800d1e8 <pidInit>
        pidInit(&motor1.velocityPID, 3, 2, 0, 100000, 0.5, motor1.Ts);
 800bc42:	4b2f      	ldr	r3, [pc, #188]	@ (800bd00 <motorInit+0x17c>)
 800bc44:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bc48:	eef0 2a67 	vmov.f32	s5, s15
 800bc4c:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800bc50:	eddf 1a30 	vldr	s3, [pc, #192]	@ 800bd14 <motorInit+0x190>
 800bc54:	ed9f 1a30 	vldr	s2, [pc, #192]	@ 800bd18 <motorInit+0x194>
 800bc58:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 800bc5c:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 800bc60:	4831      	ldr	r0, [pc, #196]	@ (800bd28 <motorInit+0x1a4>)
 800bc62:	f001 fac1 	bl	800d1e8 <pidInit>
 800bc66:	e03f      	b.n	800bce8 <motorInit+0x164>
    }
    else if (motor1.controlType == ANGLE && motor1.torqueType == CURRENT)
 800bc68:	4b25      	ldr	r3, [pc, #148]	@ (800bd00 <motorInit+0x17c>)
 800bc6a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bc6e:	2b02      	cmp	r3, #2
 800bc70:	d13a      	bne.n	800bce8 <motorInit+0x164>
 800bc72:	4b23      	ldr	r3, [pc, #140]	@ (800bd00 <motorInit+0x17c>)
 800bc74:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800bc78:	2b01      	cmp	r3, #1
 800bc7a:	d135      	bne.n	800bce8 <motorInit+0x164>
    {

        pidInit(&motor1.currentPID, 5, 200, 0, 100000, 12.4, motor1.Ts);
 800bc7c:	4b20      	ldr	r3, [pc, #128]	@ (800bd00 <motorInit+0x17c>)
 800bc7e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bc82:	eef0 2a67 	vmov.f32	s5, s15
 800bc86:	ed9f 2a22 	vldr	s4, [pc, #136]	@ 800bd10 <motorInit+0x18c>
 800bc8a:	eddf 1a22 	vldr	s3, [pc, #136]	@ 800bd14 <motorInit+0x190>
 800bc8e:	ed9f 1a22 	vldr	s2, [pc, #136]	@ 800bd18 <motorInit+0x194>
 800bc92:	eddf 0a22 	vldr	s1, [pc, #136]	@ 800bd1c <motorInit+0x198>
 800bc96:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800bc9a:	4821      	ldr	r0, [pc, #132]	@ (800bd20 <motorInit+0x19c>)
 800bc9c:	f001 faa4 	bl	800d1e8 <pidInit>
        pidInit(&motor1.velocityPID, 0.02, 1, 0, 100000, 0.5, motor1.Ts);
 800bca0:	4b17      	ldr	r3, [pc, #92]	@ (800bd00 <motorInit+0x17c>)
 800bca2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bca6:	eef0 2a67 	vmov.f32	s5, s15
 800bcaa:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800bcae:	eddf 1a19 	vldr	s3, [pc, #100]	@ 800bd14 <motorInit+0x190>
 800bcb2:	ed9f 1a19 	vldr	s2, [pc, #100]	@ 800bd18 <motorInit+0x194>
 800bcb6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800bcba:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 800bd2c <motorInit+0x1a8>
 800bcbe:	481a      	ldr	r0, [pc, #104]	@ (800bd28 <motorInit+0x1a4>)
 800bcc0:	f001 fa92 	bl	800d1e8 <pidInit>
        pidInit(&motor1.anglePID, 1, 0, 0, 100000, 30, motor1.Ts);
 800bcc4:	4b0e      	ldr	r3, [pc, #56]	@ (800bd00 <motorInit+0x17c>)
 800bcc6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bcca:	eef0 2a67 	vmov.f32	s5, s15
 800bcce:	eeb3 2a0e 	vmov.f32	s4, #62	@ 0x41f00000  30.0
 800bcd2:	eddf 1a10 	vldr	s3, [pc, #64]	@ 800bd14 <motorInit+0x190>
 800bcd6:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 800bd18 <motorInit+0x194>
 800bcda:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 800bd18 <motorInit+0x194>
 800bcde:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bce2:	4813      	ldr	r0, [pc, #76]	@ (800bd30 <motorInit+0x1ac>)
 800bce4:	f001 fa80 	bl	800d1e8 <pidInit>

        // pidInit(&motor1.currentPID, 1.25, 50, 0, 100000, 12.4, motor1.Ts);
        // pidInit(&motor1.anglePID, 0.5, 0, 0.003, 100000, 0.2, motor1.Ts);
    }

    lpfInit(&motor1.IqFilter, 0.05, motor1.Ts);
 800bce8:	4b05      	ldr	r3, [pc, #20]	@ (800bd00 <motorInit+0x17c>)
 800bcea:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800bcee:	eef0 0a67 	vmov.f32	s1, s15
 800bcf2:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 800bd34 <motorInit+0x1b0>
 800bcf6:	4810      	ldr	r0, [pc, #64]	@ (800bd38 <motorInit+0x1b4>)
 800bcf8:	f001 f8c4 	bl	800ce84 <lpfInit>
    //     encoderUpdate(&motor1.magEncoder);
    //     getElecAngle(&motor1); // 0
    //     FOC_log("[zeroAngleOffset]:%f\r\n", motor1.zeroElectricAngleOffSet);
    //     FOC_log("[zeroAngle]:%f\r\n", motor1.angle_el);
    // }
}
 800bcfc:	bf00      	nop
 800bcfe:	bd80      	pop	{r7, pc}
 800bd00:	200006fc 	.word	0x200006fc
 800bd04:	0800bb51 	.word	0x0800bb51
 800bd08:	38d1b717 	.word	0x38d1b717
 800bd0c:	0800d1ad 	.word	0x0800d1ad
 800bd10:	41466666 	.word	0x41466666
 800bd14:	47c35000 	.word	0x47c35000
 800bd18:	00000000 	.word	0x00000000
 800bd1c:	43480000 	.word	0x43480000
 800bd20:	200007a0 	.word	0x200007a0
 800bd24:	42480000 	.word	0x42480000
 800bd28:	200007c4 	.word	0x200007c4
 800bd2c:	3ca3d70a 	.word	0x3ca3d70a
 800bd30:	200007e8 	.word	0x200007e8
 800bd34:	3d4ccccd 	.word	0x3d4ccccd
 800bd38:	2000080c 	.word	0x2000080c

0800bd3c <appInit>:
void appInit()
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	af00      	add	r7, sp, #0
    motorInit();
 800bd40:	f7ff ff20 	bl	800bb84 <motorInit>
}
 800bd44:	bf00      	nop
 800bd46:	bd80      	pop	{r7, pc}

0800bd48 <appRunning>:

void appRunning()
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	b086      	sub	sp, #24
 800bd4c:	af00      	add	r7, sp, #0

    getKeyState(&keyState);
 800bd4e:	484c      	ldr	r0, [pc, #304]	@ (800be80 <appRunning+0x138>)
 800bd50:	f001 f832 	bl	800cdb8 <getKeyState>
    commander_run(&motor1);
 800bd54:	484b      	ldr	r0, [pc, #300]	@ (800be84 <appRunning+0x13c>)
 800bd56:	f000 f9d9 	bl	800c10c <commander_run>
    if (++flashCnt >= 10)
 800bd5a:	4b4b      	ldr	r3, [pc, #300]	@ (800be88 <appRunning+0x140>)
 800bd5c:	781b      	ldrb	r3, [r3, #0]
 800bd5e:	3301      	adds	r3, #1
 800bd60:	b2da      	uxtb	r2, r3
 800bd62:	4b49      	ldr	r3, [pc, #292]	@ (800be88 <appRunning+0x140>)
 800bd64:	701a      	strb	r2, [r3, #0]
 800bd66:	4b48      	ldr	r3, [pc, #288]	@ (800be88 <appRunning+0x140>)
 800bd68:	781b      	ldrb	r3, [r3, #0]
 800bd6a:	2b09      	cmp	r3, #9
 800bd6c:	d902      	bls.n	800bd74 <appRunning+0x2c>
        flashCnt = 0;
 800bd6e:	4b46      	ldr	r3, [pc, #280]	@ (800be88 <appRunning+0x140>)
 800bd70:	2200      	movs	r2, #0
 800bd72:	701a      	strb	r2, [r3, #0]

    led1On = 0;
 800bd74:	4b45      	ldr	r3, [pc, #276]	@ (800be8c <appRunning+0x144>)
 800bd76:	2200      	movs	r2, #0
 800bd78:	701a      	strb	r2, [r3, #0]
    led2On = 0;
 800bd7a:	4b45      	ldr	r3, [pc, #276]	@ (800be90 <appRunning+0x148>)
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	701a      	strb	r2, [r3, #0]

    uint32_t Vpoten, adc_vbus;
    float Vbus, goalVelocity;
    HAL_ADC_Start(&hadc1);
 800bd80:	4844      	ldr	r0, [pc, #272]	@ (800be94 <appRunning+0x14c>)
 800bd82:	f7f7 f8eb 	bl	8002f5c <HAL_ADC_Start>
    HAL_ADC_Start(&hadc2);
 800bd86:	4844      	ldr	r0, [pc, #272]	@ (800be98 <appRunning+0x150>)
 800bd88:	f7f7 f8e8 	bl	8002f5c <HAL_ADC_Start>
    Vpoten = HAL_ADC_GetValue(&hadc1);
 800bd8c:	4841      	ldr	r0, [pc, #260]	@ (800be94 <appRunning+0x14c>)
 800bd8e:	f7f7 f9a1 	bl	80030d4 <HAL_ADC_GetValue>
 800bd92:	6178      	str	r0, [r7, #20]

    goalVelocity = Vpoten / 4095.0f * GET_MAX_VELOCITY(MOTOR1_MAX_RPM);
 800bd94:	697b      	ldr	r3, [r7, #20]
 800bd96:	ee07 3a90 	vmov	s15, r3
 800bd9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bd9e:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 800be9c <appRunning+0x154>
 800bda2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bda6:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 800bea0 <appRunning+0x158>
 800bdaa:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bdae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800bea4 <appRunning+0x15c>
 800bdb2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bdb6:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800bea8 <appRunning+0x160>
 800bdba:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bdbe:	edc7 7a04 	vstr	s15, [r7, #16]
    float goalTorqueV = Vpoten / 4095.0f * UqMAX;
 800bdc2:	697b      	ldr	r3, [r7, #20]
 800bdc4:	ee07 3a90 	vmov	s15, r3
 800bdc8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bdcc:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800be9c <appRunning+0x154>
 800bdd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bdd4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800beac <appRunning+0x164>
 800bdd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bddc:	edc7 7a03 	vstr	s15, [r7, #12]
    float goalTorqueC = Vpoten / 4095.0f * CURRENT_MAX;
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	ee07 3a90 	vmov	s15, r3
 800bde6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bdea:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 800be9c <appRunning+0x154>
 800bdee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bdf2:	edc7 7a02 	vstr	s15, [r7, #8]
    adc_vbus = HAL_ADC_GetValue(&hadc2);
 800bdf6:	4828      	ldr	r0, [pc, #160]	@ (800be98 <appRunning+0x150>)
 800bdf8:	f7f7 f96c 	bl	80030d4 <HAL_ADC_GetValue>
 800bdfc:	6078      	str	r0, [r7, #4]
    Vbus = adc_vbus * 3.3f / 4096 * 26;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	ee07 3a90 	vmov	s15, r3
 800be04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be08:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800beb0 <appRunning+0x168>
 800be0c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800be10:	eddf 6a28 	vldr	s13, [pc, #160]	@ 800beb4 <appRunning+0x16c>
 800be14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800be18:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800be1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800be20:	edc7 7a00 	vstr	s15, [r7]

    if (motor1.controlType == VELOCITY)
 800be24:	4b17      	ldr	r3, [pc, #92]	@ (800be84 <appRunning+0x13c>)
 800be26:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800be2a:	2b01      	cmp	r3, #1
 800be2c:	d103      	bne.n	800be36 <appRunning+0xee>
    {
        motor1.target = goalVelocity;
 800be2e:	4a15      	ldr	r2, [pc, #84]	@ (800be84 <appRunning+0x13c>)
 800be30:	693b      	ldr	r3, [r7, #16]
 800be32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800be34:	e010      	b.n	800be58 <appRunning+0x110>
    }
    else if (motor1.controlType == TORQUE)
 800be36:	4b13      	ldr	r3, [pc, #76]	@ (800be84 <appRunning+0x13c>)
 800be38:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d10b      	bne.n	800be58 <appRunning+0x110>
    {
        if (motor1.torqueType == VOLTAGE)
 800be40:	4b10      	ldr	r3, [pc, #64]	@ (800be84 <appRunning+0x13c>)
 800be42:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800be46:	2b00      	cmp	r3, #0
 800be48:	d103      	bne.n	800be52 <appRunning+0x10a>
        {
            motor1.target = goalTorqueV;
 800be4a:	4a0e      	ldr	r2, [pc, #56]	@ (800be84 <appRunning+0x13c>)
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800be50:	e002      	b.n	800be58 <appRunning+0x110>
        }
        else
        {
            motor1.target = goalTorqueC;
 800be52:	4a0c      	ldr	r2, [pc, #48]	@ (800be84 <appRunning+0x13c>)
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	62d3      	str	r3, [r2, #44]	@ 0x2c
    else if (motor1.controlType == ANGLE)
    {
        // motor1.target = Vpoten;
    }

    switch (devState)
 800be58:	4b17      	ldr	r3, [pc, #92]	@ (800beb8 <appRunning+0x170>)
 800be5a:	781b      	ldrb	r3, [r3, #0]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d002      	beq.n	800be66 <appRunning+0x11e>
 800be60:	2b01      	cmp	r3, #1
 800be62:	d003      	beq.n	800be6c <appRunning+0x124>
 800be64:	e005      	b.n	800be72 <appRunning+0x12a>
    {
    case STANDBY:
        standingBy();
 800be66:	f000 f829 	bl	800bebc <standingBy>
        break;
 800be6a:	e002      	b.n	800be72 <appRunning+0x12a>

    case WORK:
        working();
 800be6c:	f000 f878 	bl	800bf60 <working>
        break;
 800be70:	bf00      	nop
    }

    // txDataProcess();

    LED_drive();
 800be72:	f000 ffdf 	bl	800ce34 <LED_drive>
}
 800be76:	bf00      	nop
 800be78:	3718      	adds	r7, #24
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}
 800be7e:	bf00      	nop
 800be80:	200006f9 	.word	0x200006f9
 800be84:	200006fc 	.word	0x200006fc
 800be88:	200006fa 	.word	0x200006fa
 800be8c:	20000940 	.word	0x20000940
 800be90:	20000941 	.word	0x20000941
 800be94:	20000274 	.word	0x20000274
 800be98:	200002e0 	.word	0x200002e0
 800be9c:	457ff000 	.word	0x457ff000
 800bea0:	453b8000 	.word	0x453b8000
 800bea4:	42700000 	.word	0x42700000
 800bea8:	40c90fdb 	.word	0x40c90fdb
 800beac:	40ddb3d7 	.word	0x40ddb3d7
 800beb0:	40533333 	.word	0x40533333
 800beb4:	45800000 	.word	0x45800000
 800beb8:	200006f8 	.word	0x200006f8

0800bebc <standingBy>:
static void standingBy()
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	af00      	add	r7, sp, #0
    led1On = 1;
 800bec0:	4b21      	ldr	r3, [pc, #132]	@ (800bf48 <standingBy+0x8c>)
 800bec2:	2201      	movs	r2, #1
 800bec4:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800bec6:	2100      	movs	r1, #0
 800bec8:	4820      	ldr	r0, [pc, #128]	@ (800bf4c <standingBy+0x90>)
 800beca:	f7fc fcd7 	bl	800887c <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800bece:	2104      	movs	r1, #4
 800bed0:	481e      	ldr	r0, [pc, #120]	@ (800bf4c <standingBy+0x90>)
 800bed2:	f7fc fcd3 	bl	800887c <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 800bed6:	2108      	movs	r1, #8
 800bed8:	481c      	ldr	r0, [pc, #112]	@ (800bf4c <standingBy+0x90>)
 800beda:	f7fc fccf 	bl	800887c <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 800bede:	2100      	movs	r1, #0
 800bee0:	481a      	ldr	r0, [pc, #104]	@ (800bf4c <standingBy+0x90>)
 800bee2:	f7fd fe27 	bl	8009b34 <HAL_TIMEx_PWMN_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 800bee6:	2104      	movs	r1, #4
 800bee8:	4818      	ldr	r0, [pc, #96]	@ (800bf4c <standingBy+0x90>)
 800beea:	f7fd fe23 	bl	8009b34 <HAL_TIMEx_PWMN_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 800beee:	2108      	movs	r1, #8
 800bef0:	4816      	ldr	r0, [pc, #88]	@ (800bf4c <standingBy+0x90>)
 800bef2:	f7fd fe1f 	bl	8009b34 <HAL_TIMEx_PWMN_Stop>
    if (keyState == USER3_SHORT)
 800bef6:	4b16      	ldr	r3, [pc, #88]	@ (800bf50 <standingBy+0x94>)
 800bef8:	781b      	ldrb	r3, [r3, #0]
 800befa:	2b03      	cmp	r3, #3
 800befc:	d121      	bne.n	800bf42 <standingBy+0x86>
    {
        WORK_INIT;
 800befe:	4b15      	ldr	r3, [pc, #84]	@ (800bf54 <standingBy+0x98>)
 800bf00:	2201      	movs	r2, #1
 800bf02:	701a      	strb	r2, [r3, #0]
 800bf04:	4b14      	ldr	r3, [pc, #80]	@ (800bf58 <standingBy+0x9c>)
 800bf06:	2200      	movs	r2, #0
 800bf08:	701a      	strb	r2, [r3, #0]
 800bf0a:	2100      	movs	r1, #0
 800bf0c:	480f      	ldr	r0, [pc, #60]	@ (800bf4c <standingBy+0x90>)
 800bf0e:	f7fc fbb5 	bl	800867c <HAL_TIM_PWM_Start>
 800bf12:	2104      	movs	r1, #4
 800bf14:	480d      	ldr	r0, [pc, #52]	@ (800bf4c <standingBy+0x90>)
 800bf16:	f7fc fbb1 	bl	800867c <HAL_TIM_PWM_Start>
 800bf1a:	2108      	movs	r1, #8
 800bf1c:	480b      	ldr	r0, [pc, #44]	@ (800bf4c <standingBy+0x90>)
 800bf1e:	f7fc fbad 	bl	800867c <HAL_TIM_PWM_Start>
 800bf22:	2100      	movs	r1, #0
 800bf24:	4809      	ldr	r0, [pc, #36]	@ (800bf4c <standingBy+0x90>)
 800bf26:	f7fd fd51 	bl	80099cc <HAL_TIMEx_PWMN_Start>
 800bf2a:	2104      	movs	r1, #4
 800bf2c:	4807      	ldr	r0, [pc, #28]	@ (800bf4c <standingBy+0x90>)
 800bf2e:	f7fd fd4d 	bl	80099cc <HAL_TIMEx_PWMN_Start>
 800bf32:	2108      	movs	r1, #8
 800bf34:	4805      	ldr	r0, [pc, #20]	@ (800bf4c <standingBy+0x90>)
 800bf36:	f7fd fd49 	bl	80099cc <HAL_TIMEx_PWMN_Start>
 800bf3a:	4b08      	ldr	r3, [pc, #32]	@ (800bf5c <standingBy+0xa0>)
 800bf3c:	2202      	movs	r2, #2
 800bf3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    }
}
 800bf42:	bf00      	nop
 800bf44:	bd80      	pop	{r7, pc}
 800bf46:	bf00      	nop
 800bf48:	20000940 	.word	0x20000940
 800bf4c:	20000508 	.word	0x20000508
 800bf50:	200006f9 	.word	0x200006f9
 800bf54:	200006f8 	.word	0x200006f8
 800bf58:	200006fa 	.word	0x200006fa
 800bf5c:	200006fc 	.word	0x200006fc

0800bf60 <working>:

static void working(void)
{
 800bf60:	b480      	push	{r7}
 800bf62:	af00      	add	r7, sp, #0
    if (flashCnt < 5)
 800bf64:	4b0a      	ldr	r3, [pc, #40]	@ (800bf90 <working+0x30>)
 800bf66:	781b      	ldrb	r3, [r3, #0]
 800bf68:	2b04      	cmp	r3, #4
 800bf6a:	d802      	bhi.n	800bf72 <working+0x12>
        led2On = 1;
 800bf6c:	4b09      	ldr	r3, [pc, #36]	@ (800bf94 <working+0x34>)
 800bf6e:	2201      	movs	r2, #1
 800bf70:	701a      	strb	r2, [r3, #0]

    if (keyState == USER3_SHORT)
 800bf72:	4b09      	ldr	r3, [pc, #36]	@ (800bf98 <working+0x38>)
 800bf74:	781b      	ldrb	r3, [r3, #0]
 800bf76:	2b03      	cmp	r3, #3
 800bf78:	d105      	bne.n	800bf86 <working+0x26>
    {
        STANDBY_INIT;
 800bf7a:	4b08      	ldr	r3, [pc, #32]	@ (800bf9c <working+0x3c>)
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	701a      	strb	r2, [r3, #0]
 800bf80:	4b03      	ldr	r3, [pc, #12]	@ (800bf90 <working+0x30>)
 800bf82:	2200      	movs	r2, #0
 800bf84:	701a      	strb	r2, [r3, #0]
        //     {
        //         bldcMotor.focTarget = 23;
        //     }
        // }
    }
}
 800bf86:	bf00      	nop
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8e:	4770      	bx	lr
 800bf90:	200006fa 	.word	0x200006fa
 800bf94:	20000941 	.word	0x20000941
 800bf98:	200006f9 	.word	0x200006f9
 800bf9c:	200006f8 	.word	0x200006f8

0800bfa0 <txDataProcess>:

void txDataProcess()
{
 800bfa0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800bfa4:	b084      	sub	sp, #16
 800bfa6:	af04      	add	r7, sp, #16
    sprintf(txBuffer, "target:%f fullAngle:%f, velocity:%f\n", motor1.target, motor1.magEncoder.fullAngle, motor1.magEncoder.velocity);
 800bfa8:	4b11      	ldr	r3, [pc, #68]	@ (800bff0 <txDataProcess+0x50>)
 800bfaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfac:	4618      	mov	r0, r3
 800bfae:	f7f4 faf3 	bl	8000598 <__aeabi_f2d>
 800bfb2:	4680      	mov	r8, r0
 800bfb4:	4689      	mov	r9, r1
 800bfb6:	4b0e      	ldr	r3, [pc, #56]	@ (800bff0 <txDataProcess+0x50>)
 800bfb8:	695b      	ldr	r3, [r3, #20]
 800bfba:	4618      	mov	r0, r3
 800bfbc:	f7f4 faec 	bl	8000598 <__aeabi_f2d>
 800bfc0:	4604      	mov	r4, r0
 800bfc2:	460d      	mov	r5, r1
 800bfc4:	4b0a      	ldr	r3, [pc, #40]	@ (800bff0 <txDataProcess+0x50>)
 800bfc6:	699b      	ldr	r3, [r3, #24]
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f7f4 fae5 	bl	8000598 <__aeabi_f2d>
 800bfce:	4602      	mov	r2, r0
 800bfd0:	460b      	mov	r3, r1
 800bfd2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bfd6:	e9cd 4500 	strd	r4, r5, [sp]
 800bfda:	4642      	mov	r2, r8
 800bfdc:	464b      	mov	r3, r9
 800bfde:	4905      	ldr	r1, [pc, #20]	@ (800bff4 <txDataProcess+0x54>)
 800bfe0:	4805      	ldr	r0, [pc, #20]	@ (800bff8 <txDataProcess+0x58>)
 800bfe2:	f003 fb8d 	bl	800f700 <siprintf>
}
 800bfe6:	bf00      	nop
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800bfee:	bf00      	nop
 800bff0:	200006fc 	.word	0x200006fc
 800bff4:	08012630 	.word	0x08012630
 800bff8:	20000838 	.word	0x20000838

0800bffc <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b082      	sub	sp, #8
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_SET);
 800c004:	2201      	movs	r2, #1
 800c006:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c00a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c00e:	f7fa fced 	bl	80069ec <HAL_GPIO_WritePin>
    if (hadc == &hadc1)
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	4a0d      	ldr	r2, [pc, #52]	@ (800c04c <HAL_ADCEx_InjectedConvCpltCallback+0x50>)
 800c016:	4293      	cmp	r3, r2
 800c018:	d10d      	bne.n	800c036 <HAL_ADCEx_InjectedConvCpltCallback+0x3a>
        //     getElecAngle(&motor1);
        //     FOC_log("[zeroAngleOffset]:%f  [zeroAngle]:%f\r\n", motor1.zeroElectricAngleOffSet, motor1.angle_el);
        //     gotCurrentOffset = 1;
        // }
        // if (devState == WORK)
        foc(&motor1, hadc1.Instance->JDR1, hadc2.Instance->JDR1);
 800c01a:	4b0c      	ldr	r3, [pc, #48]	@ (800c04c <HAL_ADCEx_InjectedConvCpltCallback+0x50>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 800c022:	4b0b      	ldr	r3, [pc, #44]	@ (800c050 <HAL_ADCEx_InjectedConvCpltCallback+0x54>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c02a:	461a      	mov	r2, r3
 800c02c:	4809      	ldr	r0, [pc, #36]	@ (800c054 <HAL_ADCEx_InjectedConvCpltCallback+0x58>)
 800c02e:	f000 fb7f 	bl	800c730 <foc>

        dealPer100us();
 800c032:	f001 faa7 	bl	800d584 <dealPer100us>
        // load_data[4] = motor1.offset_ib;
        memcpy(tempData, (uint8_t *)&load_data, sizeof(load_data));
        HAL_UART_Transmit_DMA(&huart3, (uint8_t *)tempData, 6 * 4);
#endif
    }
    HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_RESET);
 800c036:	2200      	movs	r2, #0
 800c038:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c03c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c040:	f7fa fcd4 	bl	80069ec <HAL_GPIO_WritePin>
}
 800c044:	bf00      	nop
 800c046:	3708      	adds	r7, #8
 800c048:	46bd      	mov	sp, r7
 800c04a:	bd80      	pop	{r7, pc}
 800c04c:	20000274 	.word	0x20000274
 800c050:	200002e0 	.word	0x200002e0
 800c054:	200006fc 	.word	0x200006fc

0800c058 <HAL_UARTEx_RxEventCallback>:
float comm1, comm2, comm3, comm4, comm5, comm6, comm7, comm8, comm9, comm10, comm11;
float load_data[5];
uint8_t tempData[24] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0x80, 0x7F};

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b082      	sub	sp, #8
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
 800c060:	460b      	mov	r3, r1
 800c062:	807b      	strh	r3, [r7, #2]
  if (huart == &huart3)
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	4a07      	ldr	r2, [pc, #28]	@ (800c084 <HAL_UARTEx_RxEventCallback+0x2c>)
 800c068:	4293      	cmp	r3, r2
 800c06a:	d107      	bne.n	800c07c <HAL_UARTEx_RxEventCallback+0x24>
  {
    // HAL_UART_Transmit_DMA(&huart3, rxBuffer, Size);
    HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 800c06c:	2264      	movs	r2, #100	@ 0x64
 800c06e:	4906      	ldr	r1, [pc, #24]	@ (800c088 <HAL_UARTEx_RxEventCallback+0x30>)
 800c070:	4804      	ldr	r0, [pc, #16]	@ (800c084 <HAL_UARTEx_RxEventCallback+0x2c>)
 800c072:	f7ff fcca 	bl	800ba0a <HAL_UARTEx_ReceiveToIdle_DMA>
    toProcessData = 1;
 800c076:	4b05      	ldr	r3, [pc, #20]	@ (800c08c <HAL_UARTEx_RxEventCallback+0x34>)
 800c078:	2201      	movs	r2, #1
 800c07a:	701a      	strb	r2, [r3, #0]
  }
}
 800c07c:	bf00      	nop
 800c07e:	3708      	adds	r7, #8
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}
 800c084:	200005a0 	.word	0x200005a0
 800c088:	2000089c 	.word	0x2000089c
 800c08c:	20000900 	.word	0x20000900

0800c090 <FOC_log>:
  HAL_UART_Transmit_DMA(&huart3, (uint8_t *)strBuf, strlen(strBuf));
}

// DMA
void FOC_log(const char *format, ...)
{
 800c090:	b40f      	push	{r0, r1, r2, r3}
 800c092:	b580      	push	{r7, lr}
 800c094:	b0c2      	sub	sp, #264	@ 0x108
 800c096:	af00      	add	r7, sp, #0
  va_list args;           // 
  va_start(args, format); // formatarg
 800c098:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800c09c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

  char strBuf[256];               // 
  vsprintf(strBuf, format, args); // vsprintf
 800c0a0:	1d3b      	adds	r3, r7, #4
 800c0a2:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800c0a6:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f003 fba2 	bl	800f7f4 <vsiprintf>
  va_end(args);                   // 

  // 
  while (HAL_UART_GetState(&huart3) == HAL_UART_STATE_BUSY_TX)
 800c0b0:	bf00      	nop
 800c0b2:	480d      	ldr	r0, [pc, #52]	@ (800c0e8 <FOC_log+0x58>)
 800c0b4:	f7fe fc5c 	bl	800a970 <HAL_UART_GetState>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	2b21      	cmp	r3, #33	@ 0x21
 800c0bc:	d0f9      	beq.n	800c0b2 <FOC_log+0x22>
  {
    // Wait for DMA transfer to complete
  }
  HAL_UART_Transmit(&huart3, (uint8_t *)strBuf, strlen(strBuf), 1000);
 800c0be:	1d3b      	adds	r3, r7, #4
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f7f4 f8fd 	bl	80002c0 <strlen>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	b29a      	uxth	r2, r3
 800c0ca:	1d39      	adds	r1, r7, #4
 800c0cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c0d0:	4805      	ldr	r0, [pc, #20]	@ (800c0e8 <FOC_log+0x58>)
 800c0d2:	f7fd ffe8 	bl	800a0a6 <HAL_UART_Transmit>
}
 800c0d6:	bf00      	nop
 800c0d8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c0e2:	b004      	add	sp, #16
 800c0e4:	4770      	bx	lr
 800c0e6:	bf00      	nop
 800c0e8:	200005a0 	.word	0x200005a0

0800c0ec <printLog>:

void printLog()
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	af00      	add	r7, sp, #0
#if CALI_PID
  printf("bldcMotor.focTarget=%.2f, velocity=%.2f, ShaftAngle=%.2f\n", bldcMotor.focTarget, shaftVelocity, shaftAngle);
  // printf("bldcMotor.focTarget=%.2f, RPM=%d\n", bldcMotor.focTarget, getRPM());
#elif SHOW_WAVE == 0
  txDataProcess();
 800c0f0:	f7ff ff56 	bl	800bfa0 <txDataProcess>
  HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800c0f4:	2264      	movs	r2, #100	@ 0x64
 800c0f6:	4903      	ldr	r1, [pc, #12]	@ (800c104 <printLog+0x18>)
 800c0f8:	4803      	ldr	r0, [pc, #12]	@ (800c108 <printLog+0x1c>)
 800c0fa:	f7fe f863 	bl	800a1c4 <HAL_UART_Transmit_DMA>
#endif
}
 800c0fe:	bf00      	nop
 800c100:	bd80      	pop	{r7, pc}
 800c102:	bf00      	nop
 800c104:	20000838 	.word	0x20000838
 800c108:	200005a0 	.word	0x200005a0

0800c10c <commander_run>:



void commander_run(FocMotor *motor)
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b082      	sub	sp, #8
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]

  if (toProcessData == 1)
 800c114:	4b1c      	ldr	r3, [pc, #112]	@ (800c188 <commander_run+0x7c>)
 800c116:	781b      	ldrb	r3, [r3, #0]
 800c118:	2b01      	cmp	r3, #1
 800c11a:	d131      	bne.n	800c180 <commander_run+0x74>
  {
    // memset(txBuffer, '\0', sizeof(txBuffer));

    switch (rxBuffer[0])
 800c11c:	4b1b      	ldr	r3, [pc, #108]	@ (800c18c <commander_run+0x80>)
 800c11e:	781b      	ldrb	r3, [r3, #0]
 800c120:	2b48      	cmp	r3, #72	@ 0x48
 800c122:	d002      	beq.n	800c12a <commander_run+0x1e>
 800c124:	2b54      	cmp	r3, #84	@ 0x54
 800c126:	d00a      	beq.n	800c13e <commander_run+0x32>
 800c128:	e027      	b.n	800c17a <commander_run+0x6e>
    {
    case 'H':
      // sprintf(sndBuff, "Hello World!\r\n");
      // HAL_UART_Transmit_DMA(&huart3, (uint8_t *)sndBuff, sizeof(sndBuff));
      sprintf(txBuffer, "Hello World!\r\n");
 800c12a:	4919      	ldr	r1, [pc, #100]	@ (800c190 <commander_run+0x84>)
 800c12c:	4819      	ldr	r0, [pc, #100]	@ (800c194 <commander_run+0x88>)
 800c12e:	f003 fae7 	bl	800f700 <siprintf>
      HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800c132:	2264      	movs	r2, #100	@ 0x64
 800c134:	4917      	ldr	r1, [pc, #92]	@ (800c194 <commander_run+0x88>)
 800c136:	4818      	ldr	r0, [pc, #96]	@ (800c198 <commander_run+0x8c>)
 800c138:	f7fe f844 	bl	800a1c4 <HAL_UART_Transmit_DMA>
      break;
 800c13c:	e01d      	b.n	800c17a <commander_run+0x6e>
    case 'T': // T6.28

      motor->target = atof((const char *)(rxBuffer + 1));
 800c13e:	4b17      	ldr	r3, [pc, #92]	@ (800c19c <commander_run+0x90>)
 800c140:	4618      	mov	r0, r3
 800c142:	f001 fd97 	bl	800dc74 <atof>
 800c146:	ec53 2b10 	vmov	r2, r3, d0
 800c14a:	4610      	mov	r0, r2
 800c14c:	4619      	mov	r1, r3
 800c14e:	f7f4 fd73 	bl	8000c38 <__aeabi_d2f>
 800c152:	4602      	mov	r2, r0
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	62da      	str	r2, [r3, #44]	@ 0x2c
      sprintf(txBuffer, "Target=%.2f\r\n", motor->target);
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c15c:	4618      	mov	r0, r3
 800c15e:	f7f4 fa1b 	bl	8000598 <__aeabi_f2d>
 800c162:	4602      	mov	r2, r0
 800c164:	460b      	mov	r3, r1
 800c166:	490e      	ldr	r1, [pc, #56]	@ (800c1a0 <commander_run+0x94>)
 800c168:	480a      	ldr	r0, [pc, #40]	@ (800c194 <commander_run+0x88>)
 800c16a:	f003 fac9 	bl	800f700 <siprintf>
      HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800c16e:	2264      	movs	r2, #100	@ 0x64
 800c170:	4908      	ldr	r1, [pc, #32]	@ (800c194 <commander_run+0x88>)
 800c172:	4809      	ldr	r0, [pc, #36]	@ (800c198 <commander_run+0x8c>)
 800c174:	f7fe f826 	bl	800a1c4 <HAL_UART_Transmit_DMA>
      // printf("%s", sndBuff);
      // HAL_UART_Transmit_DMA(&huart3, (uint8_t *)sndBuff, sizeof(sndBuff));
      break;
 800c178:	bf00      	nop
      // case 'A': // A
      //   sprintf(sndBuff, "Ang=%.2f\r\n", shaftAngle);
      //   printf("%s", sndBuff);
      //   break;
    }
    toProcessData = 0;
 800c17a:	4b03      	ldr	r3, [pc, #12]	@ (800c188 <commander_run+0x7c>)
 800c17c:	2200      	movs	r2, #0
 800c17e:	701a      	strb	r2, [r3, #0]
  }
}
 800c180:	bf00      	nop
 800c182:	3708      	adds	r7, #8
 800c184:	46bd      	mov	sp, r7
 800c186:	bd80      	pop	{r7, pc}
 800c188:	20000900 	.word	0x20000900
 800c18c:	2000089c 	.word	0x2000089c
 800c190:	08012658 	.word	0x08012658
 800c194:	20000838 	.word	0x20000838
 800c198:	200005a0 	.word	0x200005a0
 800c19c:	2000089d 	.word	0x2000089d
 800c1a0:	08012668 	.word	0x08012668
 800c1a4:	00000000 	.word	0x00000000

0800c1a8 <getCurrentOffsets>:
#include "current.h"
#include "math_utils.h"

// Function finding zero offsets of the ADC
void getCurrentOffsets(FocMotor *motor, uint32_t adc_a, uint32_t adc_b, uint32_t rounds)
{
 800c1a8:	b5b0      	push	{r4, r5, r7, lr}
 800c1aa:	b086      	sub	sp, #24
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	60f8      	str	r0, [r7, #12]
 800c1b0:	60b9      	str	r1, [r7, #8]
 800c1b2:	607a      	str	r2, [r7, #4]
 800c1b4:	603b      	str	r3, [r7, #0]
    // find adc offset = zero current voltage
    motor->offset_ia = 0;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	f04f 0200 	mov.w	r2, #0
 800c1bc:	63da      	str	r2, [r3, #60]	@ 0x3c
    motor->offset_ib = 0;
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	f04f 0200 	mov.w	r2, #0
 800c1c4:	641a      	str	r2, [r3, #64]	@ 0x40
    // read the adc voltage  times ( arbitrary number )
    for (int i = 0; i < rounds; i++)
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	617b      	str	r3, [r7, #20]
 800c1ca:	e076      	b.n	800c2ba <getCurrentOffsets+0x112>
    {
        motor->offset_ia += ADC_2_CURRENT(adc_a);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	f7f4 f9e1 	bl	8000598 <__aeabi_f2d>
 800c1d6:	4604      	mov	r4, r0
 800c1d8:	460d      	mov	r5, r1
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	ee07 3a90 	vmov	s15, r3
 800c1e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1e4:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800c318 <getCurrentOffsets+0x170>
 800c1e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c1ec:	ee17 0a90 	vmov	r0, s15
 800c1f0:	f7f4 f9d2 	bl	8000598 <__aeabi_f2d>
 800c1f4:	a342      	add	r3, pc, #264	@ (adr r3, 800c300 <getCurrentOffsets+0x158>)
 800c1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1fa:	f7f4 fb4f 	bl	800089c <__aeabi_ddiv>
 800c1fe:	4602      	mov	r2, r0
 800c200:	460b      	mov	r3, r1
 800c202:	4610      	mov	r0, r2
 800c204:	4619      	mov	r1, r3
 800c206:	a340      	add	r3, pc, #256	@ (adr r3, 800c308 <getCurrentOffsets+0x160>)
 800c208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c20c:	f7f4 fb46 	bl	800089c <__aeabi_ddiv>
 800c210:	4602      	mov	r2, r0
 800c212:	460b      	mov	r3, r1
 800c214:	4610      	mov	r0, r2
 800c216:	4619      	mov	r1, r3
 800c218:	a33d      	add	r3, pc, #244	@ (adr r3, 800c310 <getCurrentOffsets+0x168>)
 800c21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21e:	f7f4 fb3d 	bl	800089c <__aeabi_ddiv>
 800c222:	4602      	mov	r2, r0
 800c224:	460b      	mov	r3, r1
 800c226:	4620      	mov	r0, r4
 800c228:	4629      	mov	r1, r5
 800c22a:	f7f4 f857 	bl	80002dc <__adddf3>
 800c22e:	4602      	mov	r2, r0
 800c230:	460b      	mov	r3, r1
 800c232:	4610      	mov	r0, r2
 800c234:	4619      	mov	r1, r3
 800c236:	f7f4 fcff 	bl	8000c38 <__aeabi_d2f>
 800c23a:	4602      	mov	r2, r0
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	63da      	str	r2, [r3, #60]	@ 0x3c
        motor->offset_ib += ADC_2_CURRENT(adc_b);
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c244:	4618      	mov	r0, r3
 800c246:	f7f4 f9a7 	bl	8000598 <__aeabi_f2d>
 800c24a:	4604      	mov	r4, r0
 800c24c:	460d      	mov	r5, r1
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	ee07 3a90 	vmov	s15, r3
 800c254:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c258:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800c318 <getCurrentOffsets+0x170>
 800c25c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c260:	ee17 0a90 	vmov	r0, s15
 800c264:	f7f4 f998 	bl	8000598 <__aeabi_f2d>
 800c268:	a325      	add	r3, pc, #148	@ (adr r3, 800c300 <getCurrentOffsets+0x158>)
 800c26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c26e:	f7f4 fb15 	bl	800089c <__aeabi_ddiv>
 800c272:	4602      	mov	r2, r0
 800c274:	460b      	mov	r3, r1
 800c276:	4610      	mov	r0, r2
 800c278:	4619      	mov	r1, r3
 800c27a:	a323      	add	r3, pc, #140	@ (adr r3, 800c308 <getCurrentOffsets+0x160>)
 800c27c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c280:	f7f4 fb0c 	bl	800089c <__aeabi_ddiv>
 800c284:	4602      	mov	r2, r0
 800c286:	460b      	mov	r3, r1
 800c288:	4610      	mov	r0, r2
 800c28a:	4619      	mov	r1, r3
 800c28c:	a320      	add	r3, pc, #128	@ (adr r3, 800c310 <getCurrentOffsets+0x168>)
 800c28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c292:	f7f4 fb03 	bl	800089c <__aeabi_ddiv>
 800c296:	4602      	mov	r2, r0
 800c298:	460b      	mov	r3, r1
 800c29a:	4620      	mov	r0, r4
 800c29c:	4629      	mov	r1, r5
 800c29e:	f7f4 f81d 	bl	80002dc <__adddf3>
 800c2a2:	4602      	mov	r2, r0
 800c2a4:	460b      	mov	r3, r1
 800c2a6:	4610      	mov	r0, r2
 800c2a8:	4619      	mov	r1, r3
 800c2aa:	f7f4 fcc5 	bl	8000c38 <__aeabi_d2f>
 800c2ae:	4602      	mov	r2, r0
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	641a      	str	r2, [r3, #64]	@ 0x40
    for (int i = 0; i < rounds; i++)
 800c2b4:	697b      	ldr	r3, [r7, #20]
 800c2b6:	3301      	adds	r3, #1
 800c2b8:	617b      	str	r3, [r7, #20]
 800c2ba:	697b      	ldr	r3, [r7, #20]
 800c2bc:	683a      	ldr	r2, [r7, #0]
 800c2be:	429a      	cmp	r2, r3
 800c2c0:	d884      	bhi.n	800c1cc <getCurrentOffsets+0x24>
    }
    // calculate the mean offsets
    motor->offset_ia = motor->offset_ia / rounds;
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 800c2c8:	683b      	ldr	r3, [r7, #0]
 800c2ca:	ee07 3a90 	vmov	s15, r3
 800c2ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c2d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    motor->offset_ib = motor->offset_ib / rounds;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 800c2e2:	683b      	ldr	r3, [r7, #0]
 800c2e4:	ee07 3a90 	vmov	s15, r3
 800c2e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c2ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
}
 800c2f6:	bf00      	nop
 800c2f8:	3718      	adds	r7, #24
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bdb0      	pop	{r4, r5, r7, pc}
 800c2fe:	bf00      	nop
 800c300:	00000000 	.word	0x00000000
 800c304:	40affe00 	.word	0x40affe00
 800c308:	40000000 	.word	0x40000000
 800c30c:	3f747ae1 	.word	0x3f747ae1
 800c310:	a0000000 	.word	0xa0000000
 800c314:	401d554c 	.word	0x401d554c
 800c318:	40533333 	.word	0x40533333
 800c31c:	00000000 	.word	0x00000000

0800c320 <getPhaseCurrents>:

// read all three phase currents (if possible 2 or 3)
void getPhaseCurrents(FocMotor *motor, uint32_t adc_a, uint32_t adc_b)
{
 800c320:	b5b0      	push	{r4, r5, r7, lr}
 800c322:	b084      	sub	sp, #16
 800c324:	af00      	add	r7, sp, #0
 800c326:	60f8      	str	r0, [r7, #12]
 800c328:	60b9      	str	r1, [r7, #8]
 800c32a:	607a      	str	r2, [r7, #4]
    motor->Ia = ADC_2_CURRENT(adc_a) - motor->offset_ia; // amps
 800c32c:	68bb      	ldr	r3, [r7, #8]
 800c32e:	ee07 3a90 	vmov	s15, r3
 800c332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c336:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800c440 <getPhaseCurrents+0x120>
 800c33a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c33e:	ee17 0a90 	vmov	r0, s15
 800c342:	f7f4 f929 	bl	8000598 <__aeabi_f2d>
 800c346:	a338      	add	r3, pc, #224	@ (adr r3, 800c428 <getPhaseCurrents+0x108>)
 800c348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c34c:	f7f4 faa6 	bl	800089c <__aeabi_ddiv>
 800c350:	4602      	mov	r2, r0
 800c352:	460b      	mov	r3, r1
 800c354:	4610      	mov	r0, r2
 800c356:	4619      	mov	r1, r3
 800c358:	a335      	add	r3, pc, #212	@ (adr r3, 800c430 <getPhaseCurrents+0x110>)
 800c35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35e:	f7f4 fa9d 	bl	800089c <__aeabi_ddiv>
 800c362:	4602      	mov	r2, r0
 800c364:	460b      	mov	r3, r1
 800c366:	4610      	mov	r0, r2
 800c368:	4619      	mov	r1, r3
 800c36a:	a333      	add	r3, pc, #204	@ (adr r3, 800c438 <getPhaseCurrents+0x118>)
 800c36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c370:	f7f4 fa94 	bl	800089c <__aeabi_ddiv>
 800c374:	4602      	mov	r2, r0
 800c376:	460b      	mov	r3, r1
 800c378:	4614      	mov	r4, r2
 800c37a:	461d      	mov	r5, r3
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c380:	4618      	mov	r0, r3
 800c382:	f7f4 f909 	bl	8000598 <__aeabi_f2d>
 800c386:	4602      	mov	r2, r0
 800c388:	460b      	mov	r3, r1
 800c38a:	4620      	mov	r0, r4
 800c38c:	4629      	mov	r1, r5
 800c38e:	f7f3 ffa3 	bl	80002d8 <__aeabi_dsub>
 800c392:	4602      	mov	r2, r0
 800c394:	460b      	mov	r3, r1
 800c396:	4610      	mov	r0, r2
 800c398:	4619      	mov	r1, r3
 800c39a:	f7f4 fc4d 	bl	8000c38 <__aeabi_d2f>
 800c39e:	4602      	mov	r2, r0
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	645a      	str	r2, [r3, #68]	@ 0x44
    motor->Ib = ADC_2_CURRENT(adc_b) - motor->offset_ib;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	ee07 3a90 	vmov	s15, r3
 800c3aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3ae:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800c440 <getPhaseCurrents+0x120>
 800c3b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c3b6:	ee17 0a90 	vmov	r0, s15
 800c3ba:	f7f4 f8ed 	bl	8000598 <__aeabi_f2d>
 800c3be:	a31a      	add	r3, pc, #104	@ (adr r3, 800c428 <getPhaseCurrents+0x108>)
 800c3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3c4:	f7f4 fa6a 	bl	800089c <__aeabi_ddiv>
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	460b      	mov	r3, r1
 800c3cc:	4610      	mov	r0, r2
 800c3ce:	4619      	mov	r1, r3
 800c3d0:	a317      	add	r3, pc, #92	@ (adr r3, 800c430 <getPhaseCurrents+0x110>)
 800c3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d6:	f7f4 fa61 	bl	800089c <__aeabi_ddiv>
 800c3da:	4602      	mov	r2, r0
 800c3dc:	460b      	mov	r3, r1
 800c3de:	4610      	mov	r0, r2
 800c3e0:	4619      	mov	r1, r3
 800c3e2:	a315      	add	r3, pc, #84	@ (adr r3, 800c438 <getPhaseCurrents+0x118>)
 800c3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e8:	f7f4 fa58 	bl	800089c <__aeabi_ddiv>
 800c3ec:	4602      	mov	r2, r0
 800c3ee:	460b      	mov	r3, r1
 800c3f0:	4614      	mov	r4, r2
 800c3f2:	461d      	mov	r5, r3
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	f7f4 f8cd 	bl	8000598 <__aeabi_f2d>
 800c3fe:	4602      	mov	r2, r0
 800c400:	460b      	mov	r3, r1
 800c402:	4620      	mov	r0, r4
 800c404:	4629      	mov	r1, r5
 800c406:	f7f3 ff67 	bl	80002d8 <__aeabi_dsub>
 800c40a:	4602      	mov	r2, r0
 800c40c:	460b      	mov	r3, r1
 800c40e:	4610      	mov	r0, r2
 800c410:	4619      	mov	r1, r3
 800c412:	f7f4 fc11 	bl	8000c38 <__aeabi_d2f>
 800c416:	4602      	mov	r2, r0
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800c41c:	bf00      	nop
 800c41e:	3710      	adds	r7, #16
 800c420:	46bd      	mov	sp, r7
 800c422:	bdb0      	pop	{r4, r5, r7, pc}
 800c424:	f3af 8000 	nop.w
 800c428:	00000000 	.word	0x00000000
 800c42c:	40affe00 	.word	0x40affe00
 800c430:	40000000 	.word	0x40000000
 800c434:	3f747ae1 	.word	0x3f747ae1
 800c438:	a0000000 	.word	0xa0000000
 800c43c:	401d554c 	.word	0x401d554c
 800c440:	40533333 	.word	0x40533333

0800c444 <getABCurrents>:
// Ibeta = 1/sqrt(3) * Ia + 1/sqrt(3) * 2Ib
/*============================================================================*/
//   calculating Alpha Beta currents from phase currents
//   - function calculating Clarke transform of the phase currents
void getABCurrents(FocMotor *motor)
{
 800c444:	b480      	push	{r7}
 800c446:	b083      	sub	sp, #12
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
    motor->Ialpha = motor->Ia;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	64da      	str	r2, [r3, #76]	@ 0x4c
    motor->Ibeta = _1_SQRT3 * motor->Ia + _2_SQRT3 * motor->Ib;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800c45a:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800c488 <getABCurrents+0x44>
 800c45e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800c468:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800c48c <getABCurrents+0x48>
 800c46c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c470:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
}
 800c47a:	bf00      	nop
 800c47c:	370c      	adds	r7, #12
 800c47e:	46bd      	mov	sp, r7
 800c480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c484:	4770      	bx	lr
 800c486:	bf00      	nop
 800c488:	3f13cd3a 	.word	0x3f13cd3a
 800c48c:	3f93cd3a 	.word	0x3f93cd3a

0800c490 <getDQCurrents>:
/*============================================================================*/
// function used with the foc algorihtm
//   calculating D and Q currents from Alpha Beta currents and electrical angle
//   - function calculating Clarke transform of the phase currents
void getDQCurrents(FocMotor *motor)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b084      	sub	sp, #16
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
    float ct;
    float st;
    _sincos(motor->angle_el, &st, &ct);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800c49e:	f107 020c 	add.w	r2, r7, #12
 800c4a2:	f107 0308 	add.w	r3, r7, #8
 800c4a6:	4611      	mov	r1, r2
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	eeb0 0a67 	vmov.f32	s0, s15
 800c4ae:	f000 fdeb 	bl	800d088 <_sincos>
    motor->Id = motor->Ialpha * ct + motor->Ibeta * st;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800c4b8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c4bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 800c4c6:	edd7 7a02 	vldr	s15, [r7, #8]
 800c4ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c4ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
    motor->Iq = motor->Ibeta * ct - motor->Ialpha * st;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 800c4de:	edd7 7a03 	vldr	s15, [r7, #12]
 800c4e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 800c4ec:	edd7 7a02 	vldr	s15, [r7, #8]
 800c4f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c4f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
 800c4fe:	bf00      	nop
 800c500:	3710      	adds	r7, #16
 800c502:	46bd      	mov	sp, r7
 800c504:	bd80      	pop	{r7, pc}

0800c506 <encoderInit>:

#include "encoder.h"
#include "math_utils.h"
void encoderInit(MagEncoder *encoder, float _Ts, float (*_getRawAngle)(void))
{
 800c506:	b480      	push	{r7}
 800c508:	b085      	sub	sp, #20
 800c50a:	af00      	add	r7, sp, #0
 800c50c:	60f8      	str	r0, [r7, #12]
 800c50e:	ed87 0a02 	vstr	s0, [r7, #8]
 800c512:	6079      	str	r1, [r7, #4]
    encoder->angle_prev = 0;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	f04f 0200 	mov.w	r2, #0
 800c51a:	601a      	str	r2, [r3, #0]
    encoder->vel_angle_prev = 0;
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	f04f 0200 	mov.w	r2, #0
 800c522:	605a      	str	r2, [r3, #4]
    encoder->full_rotations = 0;
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	2200      	movs	r2, #0
 800c528:	609a      	str	r2, [r3, #8]
    encoder->vel_full_rotations = 0;
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	2200      	movs	r2, #0
 800c52e:	60da      	str	r2, [r3, #12]
    encoder->shaftAngle = 0;
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	f04f 0200 	mov.w	r2, #0
 800c536:	611a      	str	r2, [r3, #16]
    encoder->fullAngle = 0;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	f04f 0200 	mov.w	r2, #0
 800c53e:	615a      	str	r2, [r3, #20]
    encoder->velocity = 0;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	f04f 0200 	mov.w	r2, #0
 800c546:	619a      	str	r2, [r3, #24]
    encoder->Ts = _Ts;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	68ba      	ldr	r2, [r7, #8]
 800c54c:	61da      	str	r2, [r3, #28]
    encoder->getRawAngle = _getRawAngle;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	687a      	ldr	r2, [r7, #4]
 800c552:	621a      	str	r2, [r3, #32]
}
 800c554:	bf00      	nop
 800c556:	3714      	adds	r7, #20
 800c558:	46bd      	mov	sp, r7
 800c55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55e:	4770      	bx	lr

0800c560 <encoderUpdate>:


void encoderUpdate(MagEncoder *encoder)
{
 800c560:	b580      	push	{r7, lr}
 800c562:	b084      	sub	sp, #16
 800c564:	af00      	add	r7, sp, #0
 800c566:	6078      	str	r0, [r7, #4]
    float val = encoder->getRawAngle();
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	6a1b      	ldr	r3, [r3, #32]
 800c56c:	4798      	blx	r3
 800c56e:	ed87 0a03 	vstr	s0, [r7, #12]

    float d_angle = val - encoder->angle_prev;
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	edd3 7a00 	vldr	s15, [r3]
 800c578:	ed97 7a03 	vldr	s14, [r7, #12]
 800c57c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c580:	edc7 7a02 	vstr	s15, [r7, #8]
    // 
    if (abs(d_angle) > (0.8f * _2PI))
 800c584:	edd7 7a02 	vldr	s15, [r7, #8]
 800c588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c58c:	ee17 3a90 	vmov	r3, s15
 800c590:	2b00      	cmp	r3, #0
 800c592:	bfb8      	it	lt
 800c594:	425b      	neglt	r3, r3
 800c596:	ee07 3a90 	vmov	s15, r3
 800c59a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c59e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c604 <encoderUpdate+0xa4>
 800c5a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c5a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5aa:	dd0f      	ble.n	800c5cc <encoderUpdate+0x6c>
        encoder->full_rotations += (d_angle > 0) ? -1 : 1;
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	689b      	ldr	r3, [r3, #8]
 800c5b0:	edd7 7a02 	vldr	s15, [r7, #8]
 800c5b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c5b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5bc:	dd02      	ble.n	800c5c4 <encoderUpdate+0x64>
 800c5be:	f04f 32ff 	mov.w	r2, #4294967295
 800c5c2:	e000      	b.n	800c5c6 <encoderUpdate+0x66>
 800c5c4:	2201      	movs	r2, #1
 800c5c6:	441a      	add	r2, r3
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	609a      	str	r2, [r3, #8]
    encoder->angle_prev = val;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	68fa      	ldr	r2, [r7, #12]
 800c5d0:	601a      	str	r2, [r3, #0]
    encoder->shaftAngle = val;
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	68fa      	ldr	r2, [r7, #12]
 800c5d6:	611a      	str	r2, [r3, #16]
    encoder->fullAngle = (float)encoder->full_rotations * _2PI + encoder->angle_prev;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	689b      	ldr	r3, [r3, #8]
 800c5dc:	ee07 3a90 	vmov	s15, r3
 800c5e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c5e4:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800c608 <encoderUpdate+0xa8>
 800c5e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	edd3 7a00 	vldr	s15, [r3]
 800c5f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	edc3 7a05 	vstr	s15, [r3, #20]
}
 800c5fc:	bf00      	nop
 800c5fe:	3710      	adds	r7, #16
 800c600:	46bd      	mov	sp, r7
 800c602:	bd80      	pop	{r7, pc}
 800c604:	40a0d97c 	.word	0x40a0d97c
 800c608:	40c90fdb 	.word	0x40c90fdb

0800c60c <getVelocity>:

void  getVelocity(MagEncoder *encoder)
{
 800c60c:	b480      	push	{r7}
 800c60e:	b085      	sub	sp, #20
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
    // 
    float vel = ((float)(encoder->full_rotations - encoder->vel_full_rotations) * _2PI + (encoder->angle_prev - encoder->vel_angle_prev)) / encoder->Ts;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	689a      	ldr	r2, [r3, #8]
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	68db      	ldr	r3, [r3, #12]
 800c61c:	1ad3      	subs	r3, r2, r3
 800c61e:	ee07 3a90 	vmov	s15, r3
 800c622:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c626:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800c674 <getVelocity+0x68>
 800c62a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	edd3 6a00 	vldr	s13, [r3]
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	edd3 7a01 	vldr	s15, [r3, #4]
 800c63a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c63e:	ee77 6a27 	vadd.f32	s13, s14, s15
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	ed93 7a07 	vldr	s14, [r3, #28]
 800c648:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c64c:	edc7 7a03 	vstr	s15, [r7, #12]
    // 
    encoder->vel_angle_prev = encoder->angle_prev;
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681a      	ldr	r2, [r3, #0]
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	605a      	str	r2, [r3, #4]
    encoder->vel_full_rotations = encoder->full_rotations;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	689a      	ldr	r2, [r3, #8]
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	60da      	str	r2, [r3, #12]
    encoder->velocity = vel;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	68fa      	ldr	r2, [r7, #12]
 800c664:	619a      	str	r2, [r3, #24]
}
 800c666:	bf00      	nop
 800c668:	3714      	adds	r7, #20
 800c66a:	46bd      	mov	sp, r7
 800c66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c670:	4770      	bx	lr
 800c672:	bf00      	nop
 800c674:	40c90fdb 	.word	0x40c90fdb

0800c678 <getZeroElecAngle>:
#include "encoder.h"
#include "pid.h"
#include "lowpass_filter.h"

void getZeroElecAngle(FocMotor *motor)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b082      	sub	sp, #8
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
    setTorque(motor, 0.0f, 2.0f, 0.0f);
 800c680:	ed9f 1a19 	vldr	s2, [pc, #100]	@ 800c6e8 <getZeroElecAngle+0x70>
 800c684:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 800c688:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 800c6e8 <getZeroElecAngle+0x70>
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	f001 f883 	bl	800d798 <setTorque>
    delay(1000);
 800c692:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800c696:	f000 fecb 	bl	800d430 <delay>
    setTorque(motor, 0.0f, 0.0f, 0.0f);
 800c69a:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 800c6e8 <getZeroElecAngle+0x70>
 800c69e:	eddf 0a12 	vldr	s1, [pc, #72]	@ 800c6e8 <getZeroElecAngle+0x70>
 800c6a2:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 800c6e8 <getZeroElecAngle+0x70>
 800c6a6:	6878      	ldr	r0, [r7, #4]
 800c6a8:	f001 f876 	bl	800d798 <setTorque>
    encoderUpdate(&motor->magEncoder);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	f7ff ff56 	bl	800c560 <encoderUpdate>
    motor->zeroElectricAngleOffSet = _normalizeAngle(motor->pole_pairs * motor->magEncoder.shaftAngle); // 
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c6ba:	ee07 3a90 	vmov	s15, r3
 800c6be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	edd3 7a04 	vldr	s15, [r3, #16]
 800c6c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6cc:	eeb0 0a67 	vmov.f32	s0, s15
 800c6d0:	f000 fcfa 	bl	800d0c8 <_normalizeAngle>
 800c6d4:	eef0 7a40 	vmov.f32	s15, s0
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
}
 800c6de:	bf00      	nop
 800c6e0:	3708      	adds	r7, #8
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}
 800c6e6:	bf00      	nop
 800c6e8:	00000000 	.word	0x00000000

0800c6ec <getElecAngle>:

void getElecAngle(FocMotor *motor)
{
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b082      	sub	sp, #8
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
    motor->angle_el = _normalizeAngle(motor->pole_pairs * motor->magEncoder.shaftAngle - motor->zeroElectricAngleOffSet);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c6fa:	ee07 3a90 	vmov	s15, r3
 800c6fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	edd3 7a04 	vldr	s15, [r3, #16]
 800c708:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800c712:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c716:	eeb0 0a67 	vmov.f32	s0, s15
 800c71a:	f000 fcd5 	bl	800d0c8 <_normalizeAngle>
 800c71e:	eef0 7a40 	vmov.f32	s15, s0
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
}
 800c728:	bf00      	nop
 800c72a:	3708      	adds	r7, #8
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}

0800c730 <foc>:

void foc(FocMotor *motor, uint32_t adc_a, uint32_t adc_b)
{
 800c730:	b5b0      	push	{r4, r5, r7, lr}
 800c732:	b08a      	sub	sp, #40	@ 0x28
 800c734:	af02      	add	r7, sp, #8
 800c736:	60f8      	str	r0, [r7, #12]
 800c738:	60b9      	str	r1, [r7, #8]
 800c73a:	607a      	str	r2, [r7, #4]
    if (motor->state == MOTOR_CALIBRATE)
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c742:	2b00      	cmp	r3, #0
 800c744:	d13e      	bne.n	800c7c4 <foc+0x94>
    {
        getCurrentOffsets(motor, adc_a, adc_b, 100);
 800c746:	2364      	movs	r3, #100	@ 0x64
 800c748:	687a      	ldr	r2, [r7, #4]
 800c74a:	68b9      	ldr	r1, [r7, #8]
 800c74c:	68f8      	ldr	r0, [r7, #12]
 800c74e:	f7ff fd2b 	bl	800c1a8 <getCurrentOffsets>
        getZeroElecAngle(motor);
 800c752:	68f8      	ldr	r0, [r7, #12]
 800c754:	f7ff ff90 	bl	800c678 <getZeroElecAngle>
        encoderUpdate(&motor->magEncoder);
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	4618      	mov	r0, r3
 800c75c:	f7ff ff00 	bl	800c560 <encoderUpdate>
        getElecAngle(motor);
 800c760:	68f8      	ldr	r0, [r7, #12]
 800c762:	f7ff ffc3 	bl	800c6ec <getElecAngle>
        FOC_log("[zeroAngleOffset]:%f  [zeroAngle]:%f\r\n", motor->zeroElectricAngleOffSet, motor->angle_el);
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c76a:	4618      	mov	r0, r3
 800c76c:	f7f3 ff14 	bl	8000598 <__aeabi_f2d>
 800c770:	4604      	mov	r4, r0
 800c772:	460d      	mov	r5, r1
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c778:	4618      	mov	r0, r3
 800c77a:	f7f3 ff0d 	bl	8000598 <__aeabi_f2d>
 800c77e:	4602      	mov	r2, r0
 800c780:	460b      	mov	r3, r1
 800c782:	e9cd 2300 	strd	r2, r3, [sp]
 800c786:	4622      	mov	r2, r4
 800c788:	462b      	mov	r3, r5
 800c78a:	487d      	ldr	r0, [pc, #500]	@ (800c980 <foc+0x250>)
 800c78c:	f7ff fc80 	bl	800c090 <FOC_log>
        // gotCurrentOffset = 1;
        motor->state = MOTOR_READY;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	2201      	movs	r2, #1
 800c794:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        FOC_log("[offset_ia]:%f  [offset_ib]:%f\r\n", motor->offset_ia, motor->offset_ib);
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c79c:	4618      	mov	r0, r3
 800c79e:	f7f3 fefb 	bl	8000598 <__aeabi_f2d>
 800c7a2:	4604      	mov	r4, r0
 800c7a4:	460d      	mov	r5, r1
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	f7f3 fef4 	bl	8000598 <__aeabi_f2d>
 800c7b0:	4602      	mov	r2, r0
 800c7b2:	460b      	mov	r3, r1
 800c7b4:	e9cd 2300 	strd	r2, r3, [sp]
 800c7b8:	4622      	mov	r2, r4
 800c7ba:	462b      	mov	r3, r5
 800c7bc:	4871      	ldr	r0, [pc, #452]	@ (800c984 <foc+0x254>)
 800c7be:	f7ff fc67 	bl	800c090 <FOC_log>
                break;
            }
            setTorque(motor, motor->Uq, 0, motor->angle_el);
        }
    }
}
 800c7c2:	e0d9      	b.n	800c978 <foc+0x248>
        getPhaseCurrents(motor, adc_a, adc_b);
 800c7c4:	687a      	ldr	r2, [r7, #4]
 800c7c6:	68b9      	ldr	r1, [r7, #8]
 800c7c8:	68f8      	ldr	r0, [r7, #12]
 800c7ca:	f7ff fda9 	bl	800c320 <getPhaseCurrents>
        getABCurrents(motor);
 800c7ce:	68f8      	ldr	r0, [r7, #12]
 800c7d0:	f7ff fe38 	bl	800c444 <getABCurrents>
        getDQCurrents(motor);
 800c7d4:	68f8      	ldr	r0, [r7, #12]
 800c7d6:	f7ff fe5b 	bl	800c490 <getDQCurrents>
        motor->Iq = lpfOperator(&motor->IqFilter, motor->Iq);
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800c7e6:	eeb0 0a67 	vmov.f32	s0, s15
 800c7ea:	4610      	mov	r0, r2
 800c7ec:	f000 fb62 	bl	800ceb4 <lpfOperator>
 800c7f0:	eef0 7a40 	vmov.f32	s15, s0
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
        encoderUpdate(&motor->magEncoder);
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	f7ff feaf 	bl	800c560 <encoderUpdate>
        getVelocity(&motor->magEncoder);
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	4618      	mov	r0, r3
 800c806:	f7ff ff01 	bl	800c60c <getVelocity>
        getElecAngle(motor);
 800c80a:	68f8      	ldr	r0, [r7, #12]
 800c80c:	f7ff ff6e 	bl	800c6ec <getElecAngle>
        if (motor->state == MOTOR_START)
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c816:	2b02      	cmp	r3, #2
 800c818:	f040 80ae 	bne.w	800c978 <foc+0x248>
            switch (motor->controlType)
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c822:	2b02      	cmp	r3, #2
 800c824:	d058      	beq.n	800c8d8 <foc+0x1a8>
 800c826:	2b02      	cmp	r3, #2
 800c828:	f300 8097 	bgt.w	800c95a <foc+0x22a>
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d002      	beq.n	800c836 <foc+0x106>
 800c830:	2b01      	cmp	r3, #1
 800c832:	d021      	beq.n	800c878 <foc+0x148>
 800c834:	e091      	b.n	800c95a <foc+0x22a>
                if (motor->torqueType == VOLTAGE)
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d105      	bne.n	800c84c <foc+0x11c>
                    motor->Uq = motor->target;
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
                break;
 800c84a:	e086      	b.n	800c95a <foc+0x22a>
                    motor->Uq = pidOperator(&motor->currentPID, motor->target - motor->Iq);
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	f103 02a4 	add.w	r2, r3, #164	@ 0xa4
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800c85e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c862:	eeb0 0a67 	vmov.f32	s0, s15
 800c866:	4610      	mov	r0, r2
 800c868:	f000 fcf2 	bl	800d250 <pidOperator>
 800c86c:	eef0 7a40 	vmov.f32	s15, s0
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	edc3 7a48 	vstr	s15, [r3, #288]	@ 0x120
                break;
 800c876:	e070      	b.n	800c95a <foc+0x22a>
                float velocityErr = (motor->target - motor->magEncoder.velocity) * 180 * _PI;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	edd3 7a06 	vldr	s15, [r3, #24]
 800c884:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c888:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800c988 <foc+0x258>
 800c88c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c890:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 800c98c <foc+0x25c>
 800c894:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c898:	edc7 7a06 	vstr	s15, [r7, #24]
                IqRef = pidOperator(&motor->velocityPID, velocityErr);
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	33c8      	adds	r3, #200	@ 0xc8
 800c8a0:	ed97 0a06 	vldr	s0, [r7, #24]
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	f000 fcd3 	bl	800d250 <pidOperator>
 800c8aa:	ed87 0a05 	vstr	s0, [r7, #20]
                motor->Uq = pidOperator(&motor->currentPID, IqRef - motor->Iq);
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	f103 02a4 	add.w	r2, r3, #164	@ 0xa4
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800c8ba:	ed97 7a05 	vldr	s14, [r7, #20]
 800c8be:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c8c2:	eeb0 0a67 	vmov.f32	s0, s15
 800c8c6:	4610      	mov	r0, r2
 800c8c8:	f000 fcc2 	bl	800d250 <pidOperator>
 800c8cc:	eef0 7a40 	vmov.f32	s15, s0
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	edc3 7a48 	vstr	s15, [r3, #288]	@ 0x120
                break;
 800c8d6:	e040      	b.n	800c95a <foc+0x22a>
                float velocityRef = pidOperator(&motor->anglePID, motor->target - motor->magEncoder.fullAngle);
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	f103 02ec 	add.w	r2, r3, #236	@ 0xec
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	edd3 7a05 	vldr	s15, [r3, #20]
 800c8ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c8ee:	eeb0 0a67 	vmov.f32	s0, s15
 800c8f2:	4610      	mov	r0, r2
 800c8f4:	f000 fcac 	bl	800d250 <pidOperator>
 800c8f8:	ed87 0a07 	vstr	s0, [r7, #28]
                velocityErr = (velocityRef - motor->magEncoder.velocity) * 180 * _PI;
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	edd3 7a06 	vldr	s15, [r3, #24]
 800c902:	ed97 7a07 	vldr	s14, [r7, #28]
 800c906:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c90a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800c988 <foc+0x258>
 800c90e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c912:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800c98c <foc+0x25c>
 800c916:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c91a:	edc7 7a06 	vstr	s15, [r7, #24]
                IqRef = pidOperator(&motor->velocityPID, velocityErr);
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	33c8      	adds	r3, #200	@ 0xc8
 800c922:	ed97 0a06 	vldr	s0, [r7, #24]
 800c926:	4618      	mov	r0, r3
 800c928:	f000 fc92 	bl	800d250 <pidOperator>
 800c92c:	ed87 0a05 	vstr	s0, [r7, #20]
                motor->Uq = pidOperator(&motor->currentPID, IqRef - motor->Iq);
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	f103 02a4 	add.w	r2, r3, #164	@ 0xa4
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800c93c:	ed97 7a05 	vldr	s14, [r7, #20]
 800c940:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c944:	eeb0 0a67 	vmov.f32	s0, s15
 800c948:	4610      	mov	r0, r2
 800c94a:	f000 fc81 	bl	800d250 <pidOperator>
 800c94e:	eef0 7a40 	vmov.f32	s15, s0
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	edc3 7a48 	vstr	s15, [r3, #288]	@ 0x120
                break;
 800c958:	bf00      	nop
            setTorque(motor, motor->Uq, 0, motor->angle_el);
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	edd3 7a48 	vldr	s15, [r3, #288]	@ 0x120
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800c966:	eeb0 1a47 	vmov.f32	s2, s14
 800c96a:	eddf 0a09 	vldr	s1, [pc, #36]	@ 800c990 <foc+0x260>
 800c96e:	eeb0 0a67 	vmov.f32	s0, s15
 800c972:	68f8      	ldr	r0, [r7, #12]
 800c974:	f000 ff10 	bl	800d798 <setTorque>
}
 800c978:	bf00      	nop
 800c97a:	3720      	adds	r7, #32
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bdb0      	pop	{r4, r5, r7, pc}
 800c980:	08012678 	.word	0x08012678
 800c984:	080126a0 	.word	0x080126a0
 800c988:	43340000 	.word	0x43340000
 800c98c:	40490fdb 	.word	0x40490fdb
 800c990:	00000000 	.word	0x00000000

0800c994 <getKeyFlags>:
#include "key.h"

static KeyStruct keyStruct[KEY_NUM];

uint getKeyFlags()
{
 800c994:	b580      	push	{r7, lr}
 800c996:	af00      	add	r7, sp, #0
    static uint keyFlagsBak; // back up keyflags for filtering
    static uchar filterCnt;
    static Byte flags;       // real time key flags with bits operation
    static uint keyFlagsBuf; // return key flags after filtering

    flags.byte = 0;
 800c998:	4b3b      	ldr	r3, [pc, #236]	@ (800ca88 <getKeyFlags+0xf4>)
 800c99a:	2200      	movs	r2, #0
 800c99c:	701a      	strb	r2, [r3, #0]

    // when IO been multiplexed
    if (HAL_GPIO_ReadPin(SW_PORT, SW1_PIN) == 1)
 800c99e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c9a2:	483a      	ldr	r0, [pc, #232]	@ (800ca8c <getKeyFlags+0xf8>)
 800c9a4:	f7fa f80a 	bl	80069bc <HAL_GPIO_ReadPin>
 800c9a8:	4603      	mov	r3, r0
 800c9aa:	2b01      	cmp	r3, #1
 800c9ac:	d104      	bne.n	800c9b8 <getKeyFlags+0x24>
    {
        flags.bits.b0 = 1; // SW1
 800c9ae:	4a36      	ldr	r2, [pc, #216]	@ (800ca88 <getKeyFlags+0xf4>)
 800c9b0:	7813      	ldrb	r3, [r2, #0]
 800c9b2:	f043 0301 	orr.w	r3, r3, #1
 800c9b6:	7013      	strb	r3, [r2, #0]
    }

    if (HAL_GPIO_ReadPin(SW_PORT, SW2_PIN) == 1)
 800c9b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800c9bc:	4833      	ldr	r0, [pc, #204]	@ (800ca8c <getKeyFlags+0xf8>)
 800c9be:	f7f9 fffd 	bl	80069bc <HAL_GPIO_ReadPin>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	2b01      	cmp	r3, #1
 800c9c6:	d104      	bne.n	800c9d2 <getKeyFlags+0x3e>
    {
        flags.bits.b1 = 1; // SW2
 800c9c8:	4a2f      	ldr	r2, [pc, #188]	@ (800ca88 <getKeyFlags+0xf4>)
 800c9ca:	7813      	ldrb	r3, [r2, #0]
 800c9cc:	f043 0302 	orr.w	r3, r3, #2
 800c9d0:	7013      	strb	r3, [r2, #0]
    }

    if (HAL_GPIO_ReadPin(SW_PORT, SW3_PIN) == 1)
 800c9d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800c9d6:	482d      	ldr	r0, [pc, #180]	@ (800ca8c <getKeyFlags+0xf8>)
 800c9d8:	f7f9 fff0 	bl	80069bc <HAL_GPIO_ReadPin>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	2b01      	cmp	r3, #1
 800c9e0:	d104      	bne.n	800c9ec <getKeyFlags+0x58>
    {
        flags.bits.b2 = 1; // SW3
 800c9e2:	4a29      	ldr	r2, [pc, #164]	@ (800ca88 <getKeyFlags+0xf4>)
 800c9e4:	7813      	ldrb	r3, [r2, #0]
 800c9e6:	f043 0304 	orr.w	r3, r3, #4
 800c9ea:	7013      	strb	r3, [r2, #0]
    }

    if (flags.byte == keyFlagsBak)
 800c9ec:	4b26      	ldr	r3, [pc, #152]	@ (800ca88 <getKeyFlags+0xf4>)
 800c9ee:	781b      	ldrb	r3, [r3, #0]
 800c9f0:	461a      	mov	r2, r3
 800c9f2:	4b27      	ldr	r3, [pc, #156]	@ (800ca90 <getKeyFlags+0xfc>)
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	429a      	cmp	r2, r3
 800c9f8:	d13c      	bne.n	800ca74 <getKeyFlags+0xe0>
    {
        if (flags.bits.b0)
 800c9fa:	4b23      	ldr	r3, [pc, #140]	@ (800ca88 <getKeyFlags+0xf4>)
 800c9fc:	781b      	ldrb	r3, [r3, #0]
 800c9fe:	f003 0301 	and.w	r3, r3, #1
 800ca02:	b2db      	uxtb	r3, r3
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d006      	beq.n	800ca16 <getKeyFlags+0x82>
            keyFlagsBuf |= 1;
 800ca08:	4b22      	ldr	r3, [pc, #136]	@ (800ca94 <getKeyFlags+0x100>)
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	f043 0301 	orr.w	r3, r3, #1
 800ca10:	4a20      	ldr	r2, [pc, #128]	@ (800ca94 <getKeyFlags+0x100>)
 800ca12:	6013      	str	r3, [r2, #0]
 800ca14:	e005      	b.n	800ca22 <getKeyFlags+0x8e>
        else
            keyFlagsBuf &= ~1;
 800ca16:	4b1f      	ldr	r3, [pc, #124]	@ (800ca94 <getKeyFlags+0x100>)
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	f023 0301 	bic.w	r3, r3, #1
 800ca1e:	4a1d      	ldr	r2, [pc, #116]	@ (800ca94 <getKeyFlags+0x100>)
 800ca20:	6013      	str	r3, [r2, #0]

        if (flags.bits.b1)
 800ca22:	4b19      	ldr	r3, [pc, #100]	@ (800ca88 <getKeyFlags+0xf4>)
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	f003 0302 	and.w	r3, r3, #2
 800ca2a:	b2db      	uxtb	r3, r3
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d006      	beq.n	800ca3e <getKeyFlags+0xaa>
            keyFlagsBuf |= 1 << 1;
 800ca30:	4b18      	ldr	r3, [pc, #96]	@ (800ca94 <getKeyFlags+0x100>)
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	f043 0302 	orr.w	r3, r3, #2
 800ca38:	4a16      	ldr	r2, [pc, #88]	@ (800ca94 <getKeyFlags+0x100>)
 800ca3a:	6013      	str	r3, [r2, #0]
 800ca3c:	e005      	b.n	800ca4a <getKeyFlags+0xb6>
        else
            keyFlagsBuf &= ~(1 << 1);
 800ca3e:	4b15      	ldr	r3, [pc, #84]	@ (800ca94 <getKeyFlags+0x100>)
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	f023 0302 	bic.w	r3, r3, #2
 800ca46:	4a13      	ldr	r2, [pc, #76]	@ (800ca94 <getKeyFlags+0x100>)
 800ca48:	6013      	str	r3, [r2, #0]

        if (flags.bits.b2)
 800ca4a:	4b0f      	ldr	r3, [pc, #60]	@ (800ca88 <getKeyFlags+0xf4>)
 800ca4c:	781b      	ldrb	r3, [r3, #0]
 800ca4e:	f003 0304 	and.w	r3, r3, #4
 800ca52:	b2db      	uxtb	r3, r3
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d006      	beq.n	800ca66 <getKeyFlags+0xd2>
            keyFlagsBuf |= 1 << 2;
 800ca58:	4b0e      	ldr	r3, [pc, #56]	@ (800ca94 <getKeyFlags+0x100>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	f043 0304 	orr.w	r3, r3, #4
 800ca60:	4a0c      	ldr	r2, [pc, #48]	@ (800ca94 <getKeyFlags+0x100>)
 800ca62:	6013      	str	r3, [r2, #0]
 800ca64:	e00b      	b.n	800ca7e <getKeyFlags+0xea>
        else
            keyFlagsBuf &= ~(1 << 2);
 800ca66:	4b0b      	ldr	r3, [pc, #44]	@ (800ca94 <getKeyFlags+0x100>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	f023 0304 	bic.w	r3, r3, #4
 800ca6e:	4a09      	ldr	r2, [pc, #36]	@ (800ca94 <getKeyFlags+0x100>)
 800ca70:	6013      	str	r3, [r2, #0]
 800ca72:	e004      	b.n	800ca7e <getKeyFlags+0xea>
    }
    else
    {
        keyFlagsBak = flags.byte;
 800ca74:	4b04      	ldr	r3, [pc, #16]	@ (800ca88 <getKeyFlags+0xf4>)
 800ca76:	781b      	ldrb	r3, [r3, #0]
 800ca78:	461a      	mov	r2, r3
 800ca7a:	4b05      	ldr	r3, [pc, #20]	@ (800ca90 <getKeyFlags+0xfc>)
 800ca7c:	601a      	str	r2, [r3, #0]
    }
#if DEBUG_KEY
    // displayStuff = keyFlagsBuf;
#endif

    return keyFlagsBuf;
 800ca7e:	4b05      	ldr	r3, [pc, #20]	@ (800ca94 <getKeyFlags+0x100>)
 800ca80:	681b      	ldr	r3, [r3, #0]
}
 800ca82:	4618      	mov	r0, r3
 800ca84:	bd80      	pop	{r7, pc}
 800ca86:	bf00      	nop
 800ca88:	20000934 	.word	0x20000934
 800ca8c:	48000800 	.word	0x48000800
 800ca90:	20000938 	.word	0x20000938
 800ca94:	2000093c 	.word	0x2000093c

0800ca98 <keyScan>:

void keyScan()
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b082      	sub	sp, #8
 800ca9c:	af00      	add	r7, sp, #0

    uint keyFlags;

    keyFlags = getKeyFlags();
 800ca9e:	f7ff ff79 	bl	800c994 <getKeyFlags>
 800caa2:	6038      	str	r0, [r7, #0]

    if (keyFlags == 0)
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d13b      	bne.n	800cb22 <keyScan+0x8a>
    {
        uchar i;
        for (i = 0; i < KEY_NUM; i++)
 800caaa:	2300      	movs	r3, #0
 800caac:	71fb      	strb	r3, [r7, #7]
 800caae:	e035      	b.n	800cb1c <keyScan+0x84>
        {
            if (keyStruct[i].keyType == LONG_WITH_SHORT && keyStruct[i].trigCnt > 0)
 800cab0:	79fa      	ldrb	r2, [r7, #7]
 800cab2:	4992      	ldr	r1, [pc, #584]	@ (800ccfc <keyScan+0x264>)
 800cab4:	4613      	mov	r3, r2
 800cab6:	005b      	lsls	r3, r3, #1
 800cab8:	4413      	add	r3, r2
 800caba:	009b      	lsls	r3, r3, #2
 800cabc:	440b      	add	r3, r1
 800cabe:	781b      	ldrb	r3, [r3, #0]
 800cac0:	2b01      	cmp	r3, #1
 800cac2:	d114      	bne.n	800caee <keyScan+0x56>
 800cac4:	79fa      	ldrb	r2, [r7, #7]
 800cac6:	498d      	ldr	r1, [pc, #564]	@ (800ccfc <keyScan+0x264>)
 800cac8:	4613      	mov	r3, r2
 800caca:	005b      	lsls	r3, r3, #1
 800cacc:	4413      	add	r3, r2
 800cace:	009b      	lsls	r3, r3, #2
 800cad0:	440b      	add	r3, r1
 800cad2:	3304      	adds	r3, #4
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d009      	beq.n	800caee <keyScan+0x56>
            {
                keyStruct[i].trigType = TRIG_SHORT;
 800cada:	79fa      	ldrb	r2, [r7, #7]
 800cadc:	4987      	ldr	r1, [pc, #540]	@ (800ccfc <keyScan+0x264>)
 800cade:	4613      	mov	r3, r2
 800cae0:	005b      	lsls	r3, r3, #1
 800cae2:	4413      	add	r3, r2
 800cae4:	009b      	lsls	r3, r3, #2
 800cae6:	440b      	add	r3, r1
 800cae8:	3308      	adds	r3, #8
 800caea:	2201      	movs	r2, #1
 800caec:	701a      	strb	r2, [r3, #0]
            }
            keyStruct[i].trigCnt = 0;
 800caee:	79fa      	ldrb	r2, [r7, #7]
 800caf0:	4982      	ldr	r1, [pc, #520]	@ (800ccfc <keyScan+0x264>)
 800caf2:	4613      	mov	r3, r2
 800caf4:	005b      	lsls	r3, r3, #1
 800caf6:	4413      	add	r3, r2
 800caf8:	009b      	lsls	r3, r3, #2
 800cafa:	440b      	add	r3, r1
 800cafc:	3304      	adds	r3, #4
 800cafe:	2200      	movs	r2, #0
 800cb00:	601a      	str	r2, [r3, #0]
            keyStruct[i].preKeyValue = NO_TRIG;
 800cb02:	79fa      	ldrb	r2, [r7, #7]
 800cb04:	497d      	ldr	r1, [pc, #500]	@ (800ccfc <keyScan+0x264>)
 800cb06:	4613      	mov	r3, r2
 800cb08:	005b      	lsls	r3, r3, #1
 800cb0a:	4413      	add	r3, r2
 800cb0c:	009b      	lsls	r3, r3, #2
 800cb0e:	440b      	add	r3, r1
 800cb10:	3309      	adds	r3, #9
 800cb12:	2200      	movs	r2, #0
 800cb14:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < KEY_NUM; i++)
 800cb16:	79fb      	ldrb	r3, [r7, #7]
 800cb18:	3301      	adds	r3, #1
 800cb1a:	71fb      	strb	r3, [r7, #7]
 800cb1c:	79fb      	ldrb	r3, [r7, #7]
 800cb1e:	2b03      	cmp	r3, #3
 800cb20:	d9c6      	bls.n	800cab0 <keyScan+0x18>
    //                keyStruct[0].trigType = keyStruct[1].preKeyValue;
    //            }
    //        }
    //    }

    if (keyStruct[1].preKeyValue == NO_TRIG)
 800cb22:	4b76      	ldr	r3, [pc, #472]	@ (800ccfc <keyScan+0x264>)
 800cb24:	7d5b      	ldrb	r3, [r3, #21]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d131      	bne.n	800cb8e <keyScan+0xf6>
    {
        if (keyFlags == K(1))
 800cb2a:	683b      	ldr	r3, [r7, #0]
 800cb2c:	2b01      	cmp	r3, #1
 800cb2e:	d15d      	bne.n	800cbec <keyScan+0x154>
        {
            if (keyStruct[1].preKeyValue == NO_TRIG)
 800cb30:	4b72      	ldr	r3, [pc, #456]	@ (800ccfc <keyScan+0x264>)
 800cb32:	7d5b      	ldrb	r3, [r3, #21]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d159      	bne.n	800cbec <keyScan+0x154>
            {
                if (keyStruct[1].keyType == SHORT || keyStruct[1].keyType == CONTINUOUS)
 800cb38:	4b70      	ldr	r3, [pc, #448]	@ (800ccfc <keyScan+0x264>)
 800cb3a:	7b1b      	ldrb	r3, [r3, #12]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d003      	beq.n	800cb48 <keyScan+0xb0>
 800cb40:	4b6e      	ldr	r3, [pc, #440]	@ (800ccfc <keyScan+0x264>)
 800cb42:	7b1b      	ldrb	r3, [r3, #12]
 800cb44:	2b02      	cmp	r3, #2
 800cb46:	d106      	bne.n	800cb56 <keyScan+0xbe>
                {
                    keyStruct[1].trigType = TRIG_SHORT;
 800cb48:	4b6c      	ldr	r3, [pc, #432]	@ (800ccfc <keyScan+0x264>)
 800cb4a:	2201      	movs	r2, #1
 800cb4c:	751a      	strb	r2, [r3, #20]
                    keyStruct[1].preKeyValue = TRIG_SHORT;
 800cb4e:	4b6b      	ldr	r3, [pc, #428]	@ (800ccfc <keyScan+0x264>)
 800cb50:	2201      	movs	r2, #1
 800cb52:	755a      	strb	r2, [r3, #21]
 800cb54:	e04a      	b.n	800cbec <keyScan+0x154>
                }
                else if (keyStruct[1].keyType == LONG_WITH_SHORT || keyStruct[1].keyType == LONG)
 800cb56:	4b69      	ldr	r3, [pc, #420]	@ (800ccfc <keyScan+0x264>)
 800cb58:	7b1b      	ldrb	r3, [r3, #12]
 800cb5a:	2b01      	cmp	r3, #1
 800cb5c:	d003      	beq.n	800cb66 <keyScan+0xce>
 800cb5e:	4b67      	ldr	r3, [pc, #412]	@ (800ccfc <keyScan+0x264>)
 800cb60:	7b1b      	ldrb	r3, [r3, #12]
 800cb62:	2b03      	cmp	r3, #3
 800cb64:	d142      	bne.n	800cbec <keyScan+0x154>
                {
                    if (++keyStruct[1].trigCnt >= KEY1_LONG_CNT)
 800cb66:	4b65      	ldr	r3, [pc, #404]	@ (800ccfc <keyScan+0x264>)
 800cb68:	691b      	ldr	r3, [r3, #16]
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	4a63      	ldr	r2, [pc, #396]	@ (800ccfc <keyScan+0x264>)
 800cb6e:	6113      	str	r3, [r2, #16]
 800cb70:	4b62      	ldr	r3, [pc, #392]	@ (800ccfc <keyScan+0x264>)
 800cb72:	691b      	ldr	r3, [r3, #16]
 800cb74:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800cb78:	d338      	bcc.n	800cbec <keyScan+0x154>
                    {
                        keyStruct[1].trigCnt = 0;
 800cb7a:	4b60      	ldr	r3, [pc, #384]	@ (800ccfc <keyScan+0x264>)
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	611a      	str	r2, [r3, #16]
                        keyStruct[1].trigType = TRIG_LONG;
 800cb80:	4b5e      	ldr	r3, [pc, #376]	@ (800ccfc <keyScan+0x264>)
 800cb82:	2202      	movs	r2, #2
 800cb84:	751a      	strb	r2, [r3, #20]
                        keyStruct[1].preKeyValue = TRIG_LONG;
 800cb86:	4b5d      	ldr	r3, [pc, #372]	@ (800ccfc <keyScan+0x264>)
 800cb88:	2202      	movs	r2, #2
 800cb8a:	755a      	strb	r2, [r3, #21]
 800cb8c:	e02e      	b.n	800cbec <keyScan+0x154>
                    }
                }
            }
        }
    }
    else if (keyStruct[1].keyType == CONTINUOUS)
 800cb8e:	4b5b      	ldr	r3, [pc, #364]	@ (800ccfc <keyScan+0x264>)
 800cb90:	7b1b      	ldrb	r3, [r3, #12]
 800cb92:	2b02      	cmp	r3, #2
 800cb94:	d12a      	bne.n	800cbec <keyScan+0x154>
    {
        if (keyStruct[1].preKeyValue == TRIG_SHORT) // short key
 800cb96:	4b59      	ldr	r3, [pc, #356]	@ (800ccfc <keyScan+0x264>)
 800cb98:	7d5b      	ldrb	r3, [r3, #21]
 800cb9a:	2b01      	cmp	r3, #1
 800cb9c:	d112      	bne.n	800cbc4 <keyScan+0x12c>
        {
            if (++keyStruct[1].trigCnt >= CONTINUOUS_TRIG_CNT)
 800cb9e:	4b57      	ldr	r3, [pc, #348]	@ (800ccfc <keyScan+0x264>)
 800cba0:	691b      	ldr	r3, [r3, #16]
 800cba2:	3301      	adds	r3, #1
 800cba4:	4a55      	ldr	r2, [pc, #340]	@ (800ccfc <keyScan+0x264>)
 800cba6:	6113      	str	r3, [r2, #16]
 800cba8:	4b54      	ldr	r3, [pc, #336]	@ (800ccfc <keyScan+0x264>)
 800cbaa:	691b      	ldr	r3, [r3, #16]
 800cbac:	2b63      	cmp	r3, #99	@ 0x63
 800cbae:	d91d      	bls.n	800cbec <keyScan+0x154>
            {
                keyStruct[1].trigCnt = 0;
 800cbb0:	4b52      	ldr	r3, [pc, #328]	@ (800ccfc <keyScan+0x264>)
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	611a      	str	r2, [r3, #16]
                keyStruct[1].trigType = TRIG_LONG; // long
 800cbb6:	4b51      	ldr	r3, [pc, #324]	@ (800ccfc <keyScan+0x264>)
 800cbb8:	2202      	movs	r2, #2
 800cbba:	751a      	strb	r2, [r3, #20]
                keyStruct[1].preKeyValue = TRIG_LONG;
 800cbbc:	4b4f      	ldr	r3, [pc, #316]	@ (800ccfc <keyScan+0x264>)
 800cbbe:	2202      	movs	r2, #2
 800cbc0:	755a      	strb	r2, [r3, #21]
 800cbc2:	e013      	b.n	800cbec <keyScan+0x154>
            }
        }
        else if (keyStruct[1].preKeyValue == TRIG_LONG) // long key
 800cbc4:	4b4d      	ldr	r3, [pc, #308]	@ (800ccfc <keyScan+0x264>)
 800cbc6:	7d5b      	ldrb	r3, [r3, #21]
 800cbc8:	2b02      	cmp	r3, #2
 800cbca:	d10f      	bne.n	800cbec <keyScan+0x154>
        {
            if (++keyStruct[1].trigCnt >= CONTINUOUS_INTEVAL)
 800cbcc:	4b4b      	ldr	r3, [pc, #300]	@ (800ccfc <keyScan+0x264>)
 800cbce:	691b      	ldr	r3, [r3, #16]
 800cbd0:	3301      	adds	r3, #1
 800cbd2:	4a4a      	ldr	r2, [pc, #296]	@ (800ccfc <keyScan+0x264>)
 800cbd4:	6113      	str	r3, [r2, #16]
 800cbd6:	4b49      	ldr	r3, [pc, #292]	@ (800ccfc <keyScan+0x264>)
 800cbd8:	691b      	ldr	r3, [r3, #16]
 800cbda:	2b27      	cmp	r3, #39	@ 0x27
 800cbdc:	d906      	bls.n	800cbec <keyScan+0x154>
            {
                keyStruct[1].trigCnt = 0;
 800cbde:	4b47      	ldr	r3, [pc, #284]	@ (800ccfc <keyScan+0x264>)
 800cbe0:	2200      	movs	r2, #0
 800cbe2:	611a      	str	r2, [r3, #16]
                keyStruct[1].trigType = keyStruct[1].preKeyValue;
 800cbe4:	4b45      	ldr	r3, [pc, #276]	@ (800ccfc <keyScan+0x264>)
 800cbe6:	7d5a      	ldrb	r2, [r3, #21]
 800cbe8:	4b44      	ldr	r3, [pc, #272]	@ (800ccfc <keyScan+0x264>)
 800cbea:	751a      	strb	r2, [r3, #20]
            }
        }
    }

    if (keyStruct[2].preKeyValue == NO_TRIG)
 800cbec:	4b43      	ldr	r3, [pc, #268]	@ (800ccfc <keyScan+0x264>)
 800cbee:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d131      	bne.n	800cc5a <keyScan+0x1c2>
    {
        if (keyFlags == K(2))
 800cbf6:	683b      	ldr	r3, [r7, #0]
 800cbf8:	2b02      	cmp	r3, #2
 800cbfa:	d163      	bne.n	800ccc4 <keyScan+0x22c>
        {

            if (keyStruct[2].keyType == SHORT || keyStruct[2].keyType == CONTINUOUS)
 800cbfc:	4b3f      	ldr	r3, [pc, #252]	@ (800ccfc <keyScan+0x264>)
 800cbfe:	7e1b      	ldrb	r3, [r3, #24]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d003      	beq.n	800cc0c <keyScan+0x174>
 800cc04:	4b3d      	ldr	r3, [pc, #244]	@ (800ccfc <keyScan+0x264>)
 800cc06:	7e1b      	ldrb	r3, [r3, #24]
 800cc08:	2b02      	cmp	r3, #2
 800cc0a:	d108      	bne.n	800cc1e <keyScan+0x186>
            {
                keyStruct[2].trigType = TRIG_SHORT;
 800cc0c:	4b3b      	ldr	r3, [pc, #236]	@ (800ccfc <keyScan+0x264>)
 800cc0e:	2201      	movs	r2, #1
 800cc10:	f883 2020 	strb.w	r2, [r3, #32]
                keyStruct[2].preKeyValue = TRIG_SHORT;
 800cc14:	4b39      	ldr	r3, [pc, #228]	@ (800ccfc <keyScan+0x264>)
 800cc16:	2201      	movs	r2, #1
 800cc18:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800cc1c:	e052      	b.n	800ccc4 <keyScan+0x22c>
            }
            else if (keyStruct[2].keyType == LONG_WITH_SHORT || keyStruct[2].keyType == LONG)
 800cc1e:	4b37      	ldr	r3, [pc, #220]	@ (800ccfc <keyScan+0x264>)
 800cc20:	7e1b      	ldrb	r3, [r3, #24]
 800cc22:	2b01      	cmp	r3, #1
 800cc24:	d003      	beq.n	800cc2e <keyScan+0x196>
 800cc26:	4b35      	ldr	r3, [pc, #212]	@ (800ccfc <keyScan+0x264>)
 800cc28:	7e1b      	ldrb	r3, [r3, #24]
 800cc2a:	2b03      	cmp	r3, #3
 800cc2c:	d14a      	bne.n	800ccc4 <keyScan+0x22c>
            {
                if (++keyStruct[2].trigCnt >= KEY2_LONG_CNT)
 800cc2e:	4b33      	ldr	r3, [pc, #204]	@ (800ccfc <keyScan+0x264>)
 800cc30:	69db      	ldr	r3, [r3, #28]
 800cc32:	3301      	adds	r3, #1
 800cc34:	4a31      	ldr	r2, [pc, #196]	@ (800ccfc <keyScan+0x264>)
 800cc36:	61d3      	str	r3, [r2, #28]
 800cc38:	4b30      	ldr	r3, [pc, #192]	@ (800ccfc <keyScan+0x264>)
 800cc3a:	69db      	ldr	r3, [r3, #28]
 800cc3c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800cc40:	d340      	bcc.n	800ccc4 <keyScan+0x22c>
                {
                    keyStruct[2].trigCnt = 0;
 800cc42:	4b2e      	ldr	r3, [pc, #184]	@ (800ccfc <keyScan+0x264>)
 800cc44:	2200      	movs	r2, #0
 800cc46:	61da      	str	r2, [r3, #28]
                    keyStruct[2].trigType = TRIG_LONG;
 800cc48:	4b2c      	ldr	r3, [pc, #176]	@ (800ccfc <keyScan+0x264>)
 800cc4a:	2202      	movs	r2, #2
 800cc4c:	f883 2020 	strb.w	r2, [r3, #32]
                    keyStruct[2].preKeyValue = TRIG_LONG;
 800cc50:	4b2a      	ldr	r3, [pc, #168]	@ (800ccfc <keyScan+0x264>)
 800cc52:	2202      	movs	r2, #2
 800cc54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800cc58:	e034      	b.n	800ccc4 <keyScan+0x22c>
                }
            }
        }
    }
    else if (keyStruct[2].keyType == CONTINUOUS)
 800cc5a:	4b28      	ldr	r3, [pc, #160]	@ (800ccfc <keyScan+0x264>)
 800cc5c:	7e1b      	ldrb	r3, [r3, #24]
 800cc5e:	2b02      	cmp	r3, #2
 800cc60:	d130      	bne.n	800ccc4 <keyScan+0x22c>
    {
        if (keyStruct[2].preKeyValue == TRIG_SHORT) // short key
 800cc62:	4b26      	ldr	r3, [pc, #152]	@ (800ccfc <keyScan+0x264>)
 800cc64:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800cc68:	2b01      	cmp	r3, #1
 800cc6a:	d114      	bne.n	800cc96 <keyScan+0x1fe>
        {
            if (++keyStruct[2].trigCnt >= CONTINUOUS_TRIG_CNT)
 800cc6c:	4b23      	ldr	r3, [pc, #140]	@ (800ccfc <keyScan+0x264>)
 800cc6e:	69db      	ldr	r3, [r3, #28]
 800cc70:	3301      	adds	r3, #1
 800cc72:	4a22      	ldr	r2, [pc, #136]	@ (800ccfc <keyScan+0x264>)
 800cc74:	61d3      	str	r3, [r2, #28]
 800cc76:	4b21      	ldr	r3, [pc, #132]	@ (800ccfc <keyScan+0x264>)
 800cc78:	69db      	ldr	r3, [r3, #28]
 800cc7a:	2b63      	cmp	r3, #99	@ 0x63
 800cc7c:	d922      	bls.n	800ccc4 <keyScan+0x22c>
            {
                keyStruct[2].trigCnt = 0;
 800cc7e:	4b1f      	ldr	r3, [pc, #124]	@ (800ccfc <keyScan+0x264>)
 800cc80:	2200      	movs	r2, #0
 800cc82:	61da      	str	r2, [r3, #28]
                keyStruct[2].trigType = TRIG_LONG; // long
 800cc84:	4b1d      	ldr	r3, [pc, #116]	@ (800ccfc <keyScan+0x264>)
 800cc86:	2202      	movs	r2, #2
 800cc88:	f883 2020 	strb.w	r2, [r3, #32]
                keyStruct[2].preKeyValue = TRIG_LONG;
 800cc8c:	4b1b      	ldr	r3, [pc, #108]	@ (800ccfc <keyScan+0x264>)
 800cc8e:	2202      	movs	r2, #2
 800cc90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800cc94:	e016      	b.n	800ccc4 <keyScan+0x22c>
            }
        }
        else if (keyStruct[2].preKeyValue == TRIG_LONG) // long key
 800cc96:	4b19      	ldr	r3, [pc, #100]	@ (800ccfc <keyScan+0x264>)
 800cc98:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800cc9c:	2b02      	cmp	r3, #2
 800cc9e:	d111      	bne.n	800ccc4 <keyScan+0x22c>
        {
            if (++keyStruct[2].trigCnt >= CONTINUOUS_INTEVAL)
 800cca0:	4b16      	ldr	r3, [pc, #88]	@ (800ccfc <keyScan+0x264>)
 800cca2:	69db      	ldr	r3, [r3, #28]
 800cca4:	3301      	adds	r3, #1
 800cca6:	4a15      	ldr	r2, [pc, #84]	@ (800ccfc <keyScan+0x264>)
 800cca8:	61d3      	str	r3, [r2, #28]
 800ccaa:	4b14      	ldr	r3, [pc, #80]	@ (800ccfc <keyScan+0x264>)
 800ccac:	69db      	ldr	r3, [r3, #28]
 800ccae:	2b27      	cmp	r3, #39	@ 0x27
 800ccb0:	d908      	bls.n	800ccc4 <keyScan+0x22c>
            {
                keyStruct[2].trigCnt = 0;
 800ccb2:	4b12      	ldr	r3, [pc, #72]	@ (800ccfc <keyScan+0x264>)
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	61da      	str	r2, [r3, #28]
                keyStruct[2].trigType = keyStruct[2].preKeyValue;
 800ccb8:	4b10      	ldr	r3, [pc, #64]	@ (800ccfc <keyScan+0x264>)
 800ccba:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800ccbe:	4b0f      	ldr	r3, [pc, #60]	@ (800ccfc <keyScan+0x264>)
 800ccc0:	f883 2020 	strb.w	r2, [r3, #32]
            }
        }
    }

    if (keyStruct[3].preKeyValue == NO_TRIG)
 800ccc4:	4b0d      	ldr	r3, [pc, #52]	@ (800ccfc <keyScan+0x264>)
 800ccc6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d137      	bne.n	800cd3e <keyScan+0x2a6>
    {
        if (keyFlags == K(3))
 800ccce:	683b      	ldr	r3, [r7, #0]
 800ccd0:	2b04      	cmp	r3, #4
 800ccd2:	d16a      	bne.n	800cdaa <keyScan+0x312>
        {
            if (keyStruct[3].keyType == SHORT || keyStruct[3].keyType == CONTINUOUS)
 800ccd4:	4b09      	ldr	r3, [pc, #36]	@ (800ccfc <keyScan+0x264>)
 800ccd6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d004      	beq.n	800cce8 <keyScan+0x250>
 800ccde:	4b07      	ldr	r3, [pc, #28]	@ (800ccfc <keyScan+0x264>)
 800cce0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cce4:	2b02      	cmp	r3, #2
 800cce6:	d10b      	bne.n	800cd00 <keyScan+0x268>
            {
                keyStruct[3].trigType = TRIG_SHORT;
 800cce8:	4b04      	ldr	r3, [pc, #16]	@ (800ccfc <keyScan+0x264>)
 800ccea:	2201      	movs	r2, #1
 800ccec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                keyStruct[3].preKeyValue = TRIG_SHORT;
 800ccf0:	4b02      	ldr	r3, [pc, #8]	@ (800ccfc <keyScan+0x264>)
 800ccf2:	2201      	movs	r2, #1
 800ccf4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                keyStruct[3].trigCnt = 0;
                keyStruct[3].trigType = keyStruct[3].preKeyValue;
            }
        }
    }
}
 800ccf8:	e057      	b.n	800cdaa <keyScan+0x312>
 800ccfa:	bf00      	nop
 800ccfc:	20000904 	.word	0x20000904
            else if (keyStruct[3].keyType == LONG_WITH_SHORT || keyStruct[3].keyType == LONG)
 800cd00:	4b2c      	ldr	r3, [pc, #176]	@ (800cdb4 <keyScan+0x31c>)
 800cd02:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cd06:	2b01      	cmp	r3, #1
 800cd08:	d004      	beq.n	800cd14 <keyScan+0x27c>
 800cd0a:	4b2a      	ldr	r3, [pc, #168]	@ (800cdb4 <keyScan+0x31c>)
 800cd0c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cd10:	2b03      	cmp	r3, #3
 800cd12:	d14a      	bne.n	800cdaa <keyScan+0x312>
                if (++keyStruct[3].trigCnt >= KEY3_LONG_CNT)
 800cd14:	4b27      	ldr	r3, [pc, #156]	@ (800cdb4 <keyScan+0x31c>)
 800cd16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd18:	3301      	adds	r3, #1
 800cd1a:	4a26      	ldr	r2, [pc, #152]	@ (800cdb4 <keyScan+0x31c>)
 800cd1c:	6293      	str	r3, [r2, #40]	@ 0x28
 800cd1e:	4b25      	ldr	r3, [pc, #148]	@ (800cdb4 <keyScan+0x31c>)
 800cd20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d041      	beq.n	800cdaa <keyScan+0x312>
                    keyStruct[3].trigCnt = 0;
 800cd26:	4b23      	ldr	r3, [pc, #140]	@ (800cdb4 <keyScan+0x31c>)
 800cd28:	2200      	movs	r2, #0
 800cd2a:	629a      	str	r2, [r3, #40]	@ 0x28
                    keyStruct[3].trigType = TRIG_LONG;
 800cd2c:	4b21      	ldr	r3, [pc, #132]	@ (800cdb4 <keyScan+0x31c>)
 800cd2e:	2202      	movs	r2, #2
 800cd30:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                    keyStruct[3].preKeyValue = TRIG_LONG;
 800cd34:	4b1f      	ldr	r3, [pc, #124]	@ (800cdb4 <keyScan+0x31c>)
 800cd36:	2202      	movs	r2, #2
 800cd38:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800cd3c:	e035      	b.n	800cdaa <keyScan+0x312>
    else if (keyStruct[3].keyType == CONTINUOUS)
 800cd3e:	4b1d      	ldr	r3, [pc, #116]	@ (800cdb4 <keyScan+0x31c>)
 800cd40:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cd44:	2b02      	cmp	r3, #2
 800cd46:	d130      	bne.n	800cdaa <keyScan+0x312>
        if (keyStruct[3].preKeyValue == TRIG_SHORT) // short key
 800cd48:	4b1a      	ldr	r3, [pc, #104]	@ (800cdb4 <keyScan+0x31c>)
 800cd4a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cd4e:	2b01      	cmp	r3, #1
 800cd50:	d114      	bne.n	800cd7c <keyScan+0x2e4>
            if (++keyStruct[3].trigCnt >= CONTINUOUS_TRIG_CNT)
 800cd52:	4b18      	ldr	r3, [pc, #96]	@ (800cdb4 <keyScan+0x31c>)
 800cd54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd56:	3301      	adds	r3, #1
 800cd58:	4a16      	ldr	r2, [pc, #88]	@ (800cdb4 <keyScan+0x31c>)
 800cd5a:	6293      	str	r3, [r2, #40]	@ 0x28
 800cd5c:	4b15      	ldr	r3, [pc, #84]	@ (800cdb4 <keyScan+0x31c>)
 800cd5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd60:	2b63      	cmp	r3, #99	@ 0x63
 800cd62:	d922      	bls.n	800cdaa <keyScan+0x312>
                keyStruct[3].trigCnt = 0;
 800cd64:	4b13      	ldr	r3, [pc, #76]	@ (800cdb4 <keyScan+0x31c>)
 800cd66:	2200      	movs	r2, #0
 800cd68:	629a      	str	r2, [r3, #40]	@ 0x28
                keyStruct[3].trigType = TRIG_LONG; // long
 800cd6a:	4b12      	ldr	r3, [pc, #72]	@ (800cdb4 <keyScan+0x31c>)
 800cd6c:	2202      	movs	r2, #2
 800cd6e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                keyStruct[3].preKeyValue = TRIG_LONG;
 800cd72:	4b10      	ldr	r3, [pc, #64]	@ (800cdb4 <keyScan+0x31c>)
 800cd74:	2202      	movs	r2, #2
 800cd76:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800cd7a:	e016      	b.n	800cdaa <keyScan+0x312>
        else if (keyStruct[3].preKeyValue == TRIG_LONG) // long key
 800cd7c:	4b0d      	ldr	r3, [pc, #52]	@ (800cdb4 <keyScan+0x31c>)
 800cd7e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cd82:	2b02      	cmp	r3, #2
 800cd84:	d111      	bne.n	800cdaa <keyScan+0x312>
            if (++keyStruct[3].trigCnt >= CONTINUOUS_INTEVAL)
 800cd86:	4b0b      	ldr	r3, [pc, #44]	@ (800cdb4 <keyScan+0x31c>)
 800cd88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd8a:	3301      	adds	r3, #1
 800cd8c:	4a09      	ldr	r2, [pc, #36]	@ (800cdb4 <keyScan+0x31c>)
 800cd8e:	6293      	str	r3, [r2, #40]	@ 0x28
 800cd90:	4b08      	ldr	r3, [pc, #32]	@ (800cdb4 <keyScan+0x31c>)
 800cd92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd94:	2b27      	cmp	r3, #39	@ 0x27
 800cd96:	d908      	bls.n	800cdaa <keyScan+0x312>
                keyStruct[3].trigCnt = 0;
 800cd98:	4b06      	ldr	r3, [pc, #24]	@ (800cdb4 <keyScan+0x31c>)
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	629a      	str	r2, [r3, #40]	@ 0x28
                keyStruct[3].trigType = keyStruct[3].preKeyValue;
 800cd9e:	4b05      	ldr	r3, [pc, #20]	@ (800cdb4 <keyScan+0x31c>)
 800cda0:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 800cda4:	4b03      	ldr	r3, [pc, #12]	@ (800cdb4 <keyScan+0x31c>)
 800cda6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
}
 800cdaa:	bf00      	nop
 800cdac:	3708      	adds	r7, #8
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	bd80      	pop	{r7, pc}
 800cdb2:	bf00      	nop
 800cdb4:	20000904 	.word	0x20000904

0800cdb8 <getKeyState>:

/*

 */
void getKeyState(KeyState *keyState)
{
 800cdb8:	b480      	push	{r7}
 800cdba:	b085      	sub	sp, #20
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	6078      	str	r0, [r7, #4]
    uchar i;

    if (keyStruct[1].trigType == TRIG_SHORT)
 800cdc0:	4b1b      	ldr	r3, [pc, #108]	@ (800ce30 <getKeyState+0x78>)
 800cdc2:	7d1b      	ldrb	r3, [r3, #20]
 800cdc4:	2b01      	cmp	r3, #1
 800cdc6:	d103      	bne.n	800cdd0 <getKeyState+0x18>
        *keyState = USER1_SHORT;
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	2201      	movs	r2, #1
 800cdcc:	701a      	strb	r2, [r3, #0]
 800cdce:	e014      	b.n	800cdfa <getKeyState+0x42>
    else if (keyStruct[2].trigType == TRIG_SHORT)
 800cdd0:	4b17      	ldr	r3, [pc, #92]	@ (800ce30 <getKeyState+0x78>)
 800cdd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cdd6:	2b01      	cmp	r3, #1
 800cdd8:	d103      	bne.n	800cde2 <getKeyState+0x2a>
        *keyState = USER2_SHORT;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2202      	movs	r2, #2
 800cdde:	701a      	strb	r2, [r3, #0]
 800cde0:	e00b      	b.n	800cdfa <getKeyState+0x42>
    else if (keyStruct[3].trigType == TRIG_SHORT)
 800cde2:	4b13      	ldr	r3, [pc, #76]	@ (800ce30 <getKeyState+0x78>)
 800cde4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800cde8:	2b01      	cmp	r3, #1
 800cdea:	d103      	bne.n	800cdf4 <getKeyState+0x3c>
        *keyState = USER3_SHORT;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	2203      	movs	r2, #3
 800cdf0:	701a      	strb	r2, [r3, #0]
 800cdf2:	e002      	b.n	800cdfa <getKeyState+0x42>
    else
        *keyState = NONE_KEY;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < KEY_NUM; i++)
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	73fb      	strb	r3, [r7, #15]
 800cdfe:	e00c      	b.n	800ce1a <getKeyState+0x62>
    {
        keyStruct[i].trigType = NO_TRIG;
 800ce00:	7bfa      	ldrb	r2, [r7, #15]
 800ce02:	490b      	ldr	r1, [pc, #44]	@ (800ce30 <getKeyState+0x78>)
 800ce04:	4613      	mov	r3, r2
 800ce06:	005b      	lsls	r3, r3, #1
 800ce08:	4413      	add	r3, r2
 800ce0a:	009b      	lsls	r3, r3, #2
 800ce0c:	440b      	add	r3, r1
 800ce0e:	3308      	adds	r3, #8
 800ce10:	2200      	movs	r2, #0
 800ce12:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < KEY_NUM; i++)
 800ce14:	7bfb      	ldrb	r3, [r7, #15]
 800ce16:	3301      	adds	r3, #1
 800ce18:	73fb      	strb	r3, [r7, #15]
 800ce1a:	7bfb      	ldrb	r3, [r7, #15]
 800ce1c:	2b03      	cmp	r3, #3
 800ce1e:	d9ef      	bls.n	800ce00 <getKeyState+0x48>
    }
}
 800ce20:	bf00      	nop
 800ce22:	bf00      	nop
 800ce24:	3714      	adds	r7, #20
 800ce26:	46bd      	mov	sp, r7
 800ce28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2c:	4770      	bx	lr
 800ce2e:	bf00      	nop
 800ce30:	20000904 	.word	0x20000904

0800ce34 <LED_drive>:
#include "led.h"

bool led1On, led2On;

void LED_drive()
{
 800ce34:	b580      	push	{r7, lr}
 800ce36:	af00      	add	r7, sp, #0
    if (led1On)
 800ce38:	4b0f      	ldr	r3, [pc, #60]	@ (800ce78 <LED_drive+0x44>)
 800ce3a:	781b      	ldrb	r3, [r3, #0]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d005      	beq.n	800ce4c <LED_drive+0x18>
        LED1_ON;
 800ce40:	2200      	movs	r2, #0
 800ce42:	2140      	movs	r1, #64	@ 0x40
 800ce44:	480d      	ldr	r0, [pc, #52]	@ (800ce7c <LED_drive+0x48>)
 800ce46:	f7f9 fdd1 	bl	80069ec <HAL_GPIO_WritePin>
 800ce4a:	e004      	b.n	800ce56 <LED_drive+0x22>
    else
        LED1_OFF;
 800ce4c:	2201      	movs	r2, #1
 800ce4e:	2140      	movs	r1, #64	@ 0x40
 800ce50:	480a      	ldr	r0, [pc, #40]	@ (800ce7c <LED_drive+0x48>)
 800ce52:	f7f9 fdcb 	bl	80069ec <HAL_GPIO_WritePin>

    if (led2On)
 800ce56:	4b0a      	ldr	r3, [pc, #40]	@ (800ce80 <LED_drive+0x4c>)
 800ce58:	781b      	ldrb	r3, [r3, #0]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d005      	beq.n	800ce6a <LED_drive+0x36>
        LED2_ON;
 800ce5e:	2200      	movs	r2, #0
 800ce60:	2110      	movs	r1, #16
 800ce62:	4806      	ldr	r0, [pc, #24]	@ (800ce7c <LED_drive+0x48>)
 800ce64:	f7f9 fdc2 	bl	80069ec <HAL_GPIO_WritePin>
    else
        LED2_OFF;
}
 800ce68:	e004      	b.n	800ce74 <LED_drive+0x40>
        LED2_OFF;
 800ce6a:	2201      	movs	r2, #1
 800ce6c:	2110      	movs	r1, #16
 800ce6e:	4803      	ldr	r0, [pc, #12]	@ (800ce7c <LED_drive+0x48>)
 800ce70:	f7f9 fdbc 	bl	80069ec <HAL_GPIO_WritePin>
}
 800ce74:	bf00      	nop
 800ce76:	bd80      	pop	{r7, pc}
 800ce78:	20000940 	.word	0x20000940
 800ce7c:	48000800 	.word	0x48000800
 800ce80:	20000941 	.word	0x20000941

0800ce84 <lpfInit>:
#include "lowpass_filter.h"

void lpfInit(LowPassFilter *filter, const float _Tf, const float _dt)
{
 800ce84:	b480      	push	{r7}
 800ce86:	b085      	sub	sp, #20
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	60f8      	str	r0, [r7, #12]
 800ce8c:	ed87 0a02 	vstr	s0, [r7, #8]
 800ce90:	edc7 0a01 	vstr	s1, [r7, #4]
    filter->Tf = _Tf;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	68ba      	ldr	r2, [r7, #8]
 800ce98:	601a      	str	r2, [r3, #0]
    filter->dt = _dt;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	687a      	ldr	r2, [r7, #4]
 800ce9e:	605a      	str	r2, [r3, #4]
    filter->y_prev = 0;
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	f04f 0200 	mov.w	r2, #0
 800cea6:	609a      	str	r2, [r3, #8]
}
 800cea8:	bf00      	nop
 800ceaa:	3714      	adds	r7, #20
 800ceac:	46bd      	mov	sp, r7
 800ceae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb2:	4770      	bx	lr

0800ceb4 <lpfOperator>:

float lpfOperator(LowPassFilter *filter, float x)
{
 800ceb4:	b480      	push	{r7}
 800ceb6:	b085      	sub	sp, #20
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
 800cebc:	ed87 0a00 	vstr	s0, [r7]

    float alpha = filter->Tf / (filter->Tf + filter->dt);
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	edd3 6a00 	vldr	s13, [r3]
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	ed93 7a00 	vldr	s14, [r3]
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	edd3 7a01 	vldr	s15, [r3, #4]
 800ced2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ced6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ceda:	edc7 7a03 	vstr	s15, [r7, #12]
    float y = alpha * filter->y_prev + (1.0f - alpha) * x;
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	ed93 7a02 	vldr	s14, [r3, #8]
 800cee4:	edd7 7a03 	vldr	s15, [r7, #12]
 800cee8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ceec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cef0:	edd7 7a03 	vldr	s15, [r7, #12]
 800cef4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800cef8:	edd7 7a00 	vldr	s15, [r7]
 800cefc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cf00:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cf04:	edc7 7a02 	vstr	s15, [r7, #8]
    filter->y_prev = y;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	68ba      	ldr	r2, [r7, #8]
 800cf0c:	609a      	str	r2, [r3, #8]

    return y;
 800cf0e:	68bb      	ldr	r3, [r7, #8]
 800cf10:	ee07 3a90 	vmov	s15, r3
}
 800cf14:	eeb0 0a67 	vmov.f32	s0, s15
 800cf18:	3714      	adds	r7, #20
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf20:	4770      	bx	lr
 800cf22:	0000      	movs	r0, r0
 800cf24:	0000      	movs	r0, r0
	...

0800cf28 <_sin>:

// function approximating the sine calculation by using fixed size array
// uses a 65 element lookup table and interpolation
// thanks to @dekutree for his work on optimizing this
__attribute__((weak)) float _sin(float a)
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b086      	sub	sp, #24
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	ed87 0a01 	vstr	s0, [r7, #4]
  // 16bit integer array for sine lookup. interpolation is used for better precision
  // 16 bit precision on sine value, 8 bit fractional value for interpolation, 6bit LUT size
  // resulting precision compared to stdlib sine is 0.00006480 (RMS difference in range -PI,PI for 3217 steps)
  static uint16_t sine_array[65] = {0, 804, 1608, 2411, 3212, 4011, 4808, 5602, 6393, 7180, 7962, 8740, 9512, 10279, 11039, 11793, 12540, 13279, 14010, 14733, 15447, 16151, 16846, 17531, 18205, 18868, 19520, 20160, 20788, 21403, 22006, 22595, 23170, 23732, 24279, 24812, 25330, 25833, 26320, 26791, 27246, 27684, 28106, 28511, 28899, 29269, 29622, 29957, 30274, 30572, 30853, 31114, 31357, 31581, 31786, 31972, 32138, 32286, 32413, 32522, 32610, 32679, 32729, 32758, 32768};
  unsigned int i = (unsigned int)(a * (64 * 4 * 256.0 / _2PI));
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f7f3 fb30 	bl	8000598 <__aeabi_f2d>
 800cf38:	a339      	add	r3, pc, #228	@ (adr r3, 800d020 <_sin+0xf8>)
 800cf3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf3e:	f7f3 fb83 	bl	8000648 <__aeabi_dmul>
 800cf42:	4602      	mov	r2, r0
 800cf44:	460b      	mov	r3, r1
 800cf46:	4610      	mov	r0, r2
 800cf48:	4619      	mov	r1, r3
 800cf4a:	f7f3 fe55 	bl	8000bf8 <__aeabi_d2uiz>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	60fb      	str	r3, [r7, #12]
  int t1, t2, frac = i & 0xff;
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	b2db      	uxtb	r3, r3
 800cf56:	60bb      	str	r3, [r7, #8]
  i = (i >> 8) & 0xff;
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	0a1b      	lsrs	r3, r3, #8
 800cf5c:	b2db      	uxtb	r3, r3
 800cf5e:	60fb      	str	r3, [r7, #12]
  if (i < 64)
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	2b3f      	cmp	r3, #63	@ 0x3f
 800cf64:	d80b      	bhi.n	800cf7e <_sin+0x56>
  {
    t1 = sine_array[i];
 800cf66:	4a2c      	ldr	r2, [pc, #176]	@ (800d018 <_sin+0xf0>)
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf6e:	617b      	str	r3, [r7, #20]
    t2 = sine_array[i + 1];
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	3301      	adds	r3, #1
 800cf74:	4a28      	ldr	r2, [pc, #160]	@ (800d018 <_sin+0xf0>)
 800cf76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf7a:	613b      	str	r3, [r7, #16]
 800cf7c:	e033      	b.n	800cfe6 <_sin+0xbe>
  }
  else if (i < 128)
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	2b7f      	cmp	r3, #127	@ 0x7f
 800cf82:	d80e      	bhi.n	800cfa2 <_sin+0x7a>
  {
    t1 = sine_array[128 - i];
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800cf8a:	4a23      	ldr	r2, [pc, #140]	@ (800d018 <_sin+0xf0>)
 800cf8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf90:	617b      	str	r3, [r7, #20]
    t2 = sine_array[127 - i];
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800cf98:	4a1f      	ldr	r2, [pc, #124]	@ (800d018 <_sin+0xf0>)
 800cf9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf9e:	613b      	str	r3, [r7, #16]
 800cfa0:	e021      	b.n	800cfe6 <_sin+0xbe>
  }
  else if (i < 192)
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	2bbf      	cmp	r3, #191	@ 0xbf
 800cfa6:	d80e      	bhi.n	800cfc6 <_sin+0x9e>
  {
    t1 = -sine_array[-128 + i];
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	3b80      	subs	r3, #128	@ 0x80
 800cfac:	4a1a      	ldr	r2, [pc, #104]	@ (800d018 <_sin+0xf0>)
 800cfae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cfb2:	425b      	negs	r3, r3
 800cfb4:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[-127 + i];
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	3b7f      	subs	r3, #127	@ 0x7f
 800cfba:	4a17      	ldr	r2, [pc, #92]	@ (800d018 <_sin+0xf0>)
 800cfbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cfc0:	425b      	negs	r3, r3
 800cfc2:	613b      	str	r3, [r7, #16]
 800cfc4:	e00f      	b.n	800cfe6 <_sin+0xbe>
  }
  else
  {
    t1 = -sine_array[256 - i];
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800cfcc:	4a12      	ldr	r2, [pc, #72]	@ (800d018 <_sin+0xf0>)
 800cfce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cfd2:	425b      	negs	r3, r3
 800cfd4:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[255 - i];
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800cfdc:	4a0e      	ldr	r2, [pc, #56]	@ (800d018 <_sin+0xf0>)
 800cfde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cfe2:	425b      	negs	r3, r3
 800cfe4:	613b      	str	r3, [r7, #16]
  }
  return (1.0f / 32768.0f) * (t1 + (((t2 - t1) * frac) >> 8));
 800cfe6:	693a      	ldr	r2, [r7, #16]
 800cfe8:	697b      	ldr	r3, [r7, #20]
 800cfea:	1ad3      	subs	r3, r2, r3
 800cfec:	68ba      	ldr	r2, [r7, #8]
 800cfee:	fb02 f303 	mul.w	r3, r2, r3
 800cff2:	121a      	asrs	r2, r3, #8
 800cff4:	697b      	ldr	r3, [r7, #20]
 800cff6:	4413      	add	r3, r2
 800cff8:	ee07 3a90 	vmov	s15, r3
 800cffc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d000:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800d01c <_sin+0xf4>
 800d004:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800d008:	eeb0 0a67 	vmov.f32	s0, s15
 800d00c:	3718      	adds	r7, #24
 800d00e:	46bd      	mov	sp, r7
 800d010:	bd80      	pop	{r7, pc}
 800d012:	bf00      	nop
 800d014:	f3af 8000 	nop.w
 800d018:	2000000c 	.word	0x2000000c
 800d01c:	38000000 	.word	0x38000000
 800d020:	6446f9b4 	.word	0x6446f9b4
 800d024:	40c45f30 	.word	0x40c45f30

0800d028 <_cos>:
// ~55us (float array)
// ~56us (int array)
// precision +-0.005
// it has to receive an angle in between 0 and 2PI
__attribute__((weak)) float _cos(float a)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b084      	sub	sp, #16
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	ed87 0a01 	vstr	s0, [r7, #4]
  float a_sin = a + _PI_2;
 800d032:	edd7 7a01 	vldr	s15, [r7, #4]
 800d036:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800d080 <_cos+0x58>
 800d03a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d03e:	edc7 7a03 	vstr	s15, [r7, #12]
  a_sin = a_sin > _2PI ? a_sin - _2PI : a_sin;
 800d042:	edd7 7a03 	vldr	s15, [r7, #12]
 800d046:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800d084 <_cos+0x5c>
 800d04a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d04e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d052:	dd06      	ble.n	800d062 <_cos+0x3a>
 800d054:	edd7 7a03 	vldr	s15, [r7, #12]
 800d058:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800d084 <_cos+0x5c>
 800d05c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d060:	e001      	b.n	800d066 <_cos+0x3e>
 800d062:	edd7 7a03 	vldr	s15, [r7, #12]
 800d066:	edc7 7a03 	vstr	s15, [r7, #12]
  return _sin(a_sin);
 800d06a:	ed97 0a03 	vldr	s0, [r7, #12]
 800d06e:	f7ff ff5b 	bl	800cf28 <_sin>
 800d072:	eef0 7a40 	vmov.f32	s15, s0
}
 800d076:	eeb0 0a67 	vmov.f32	s0, s15
 800d07a:	3710      	adds	r7, #16
 800d07c:	46bd      	mov	sp, r7
 800d07e:	bd80      	pop	{r7, pc}
 800d080:	3fc90fdb 	.word	0x3fc90fdb
 800d084:	40c90fdb 	.word	0x40c90fdb

0800d088 <_sincos>:

__attribute__((weak)) void _sincos(float a, float *s, float *c)
{
 800d088:	b580      	push	{r7, lr}
 800d08a:	b084      	sub	sp, #16
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	ed87 0a03 	vstr	s0, [r7, #12]
 800d092:	60b8      	str	r0, [r7, #8]
 800d094:	6079      	str	r1, [r7, #4]
  *s = _sin(a);
 800d096:	ed97 0a03 	vldr	s0, [r7, #12]
 800d09a:	f7ff ff45 	bl	800cf28 <_sin>
 800d09e:	eef0 7a40 	vmov.f32	s15, s0
 800d0a2:	68bb      	ldr	r3, [r7, #8]
 800d0a4:	edc3 7a00 	vstr	s15, [r3]
  *c = _cos(a);
 800d0a8:	ed97 0a03 	vldr	s0, [r7, #12]
 800d0ac:	f7ff ffbc 	bl	800d028 <_cos>
 800d0b0:	eef0 7a40 	vmov.f32	s15, s0
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	edc3 7a00 	vstr	s15, [r3]
}
 800d0ba:	bf00      	nop
 800d0bc:	3710      	adds	r7, #16
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	bd80      	pop	{r7, pc}
 800d0c2:	0000      	movs	r0, r0
 800d0c4:	0000      	movs	r0, r0
	...

0800d0c8 <_normalizeAngle>:
  return r;
}

// normalizing radian angle to [0,2PI]
__attribute__((weak)) float _normalizeAngle(float angle)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b084      	sub	sp, #16
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	ed87 0a01 	vstr	s0, [r7, #4]
  float a = fmod(angle, _2PI);
 800d0d2:	6878      	ldr	r0, [r7, #4]
 800d0d4:	f7f3 fa60 	bl	8000598 <__aeabi_f2d>
 800d0d8:	4602      	mov	r2, r0
 800d0da:	460b      	mov	r3, r1
 800d0dc:	ed9f 1b12 	vldr	d1, [pc, #72]	@ 800d128 <_normalizeAngle+0x60>
 800d0e0:	ec43 2b10 	vmov	d0, r2, r3
 800d0e4:	f005 f95e 	bl	80123a4 <fmod>
 800d0e8:	ec53 2b10 	vmov	r2, r3, d0
 800d0ec:	4610      	mov	r0, r2
 800d0ee:	4619      	mov	r1, r3
 800d0f0:	f7f3 fda2 	bl	8000c38 <__aeabi_d2f>
 800d0f4:	4603      	mov	r3, r0
 800d0f6:	60fb      	str	r3, [r7, #12]
  return a >= 0 ? a : (a + _2PI);
 800d0f8:	edd7 7a03 	vldr	s15, [r7, #12]
 800d0fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d104:	db02      	blt.n	800d10c <_normalizeAngle+0x44>
 800d106:	edd7 7a03 	vldr	s15, [r7, #12]
 800d10a:	e005      	b.n	800d118 <_normalizeAngle+0x50>
 800d10c:	edd7 7a03 	vldr	s15, [r7, #12]
 800d110:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800d130 <_normalizeAngle+0x68>
 800d114:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 800d118:	eeb0 0a67 	vmov.f32	s0, s15
 800d11c:	3710      	adds	r7, #16
 800d11e:	46bd      	mov	sp, r7
 800d120:	bd80      	pop	{r7, pc}
 800d122:	bf00      	nop
 800d124:	f3af 8000 	nop.w
 800d128:	60000000 	.word	0x60000000
 800d12c:	401921fb 	.word	0x401921fb
 800d130:	40c90fdb 	.word	0x40c90fdb

0800d134 <MT6701_GetRawData>:
#include "time_utils.h"
// static unsigned int rotationCount, rotationCount_Last;


uint16_t MT6701_GetRawData(void)
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b084      	sub	sp, #16
 800d138:	af02      	add	r7, sp, #8
    uint16_t rawData;
    uint16_t txData = 0xFFFF;
 800d13a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d13e:	803b      	strh	r3, [r7, #0]
    uint16_t timeOut = 200;
 800d140:	23c8      	movs	r3, #200	@ 0xc8
 800d142:	80fb      	strh	r3, [r7, #6]

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800d144:	e006      	b.n	800d154 <MT6701_GetRawData+0x20>
    {
        if (timeOut-- == 0)
 800d146:	88fb      	ldrh	r3, [r7, #6]
 800d148:	1e5a      	subs	r2, r3, #1
 800d14a:	80fa      	strh	r2, [r7, #6]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d101      	bne.n	800d154 <MT6701_GetRawData+0x20>
        {
            //   FOC_log("SPI state error!\r\n");
            return 0; // 
 800d150:	2300      	movs	r3, #0
 800d152:	e025      	b.n	800d1a0 <MT6701_GetRawData+0x6c>
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800d154:	4814      	ldr	r0, [pc, #80]	@ (800d1a8 <MT6701_GetRawData+0x74>)
 800d156:	f7fb f802 	bl	800815e <HAL_SPI_GetState>
 800d15a:	4603      	mov	r3, r0
 800d15c:	2b01      	cmp	r3, #1
 800d15e:	d1f2      	bne.n	800d146 <MT6701_GetRawData+0x12>
        }
    }

    MT6701_CS_Enable;
 800d160:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d164:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d168:	619a      	str	r2, [r3, #24]

    HAL_StatusTypeDef spiStatus = HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&txData, (uint8_t *)&rawData, 1, HAL_MAX_DELAY);
 800d16a:	1cba      	adds	r2, r7, #2
 800d16c:	4639      	mov	r1, r7
 800d16e:	f04f 33ff 	mov.w	r3, #4294967295
 800d172:	9300      	str	r3, [sp, #0]
 800d174:	2301      	movs	r3, #1
 800d176:	480c      	ldr	r0, [pc, #48]	@ (800d1a8 <MT6701_GetRawData+0x74>)
 800d178:	f7fa fdcf 	bl	8007d1a <HAL_SPI_TransmitReceive>
 800d17c:	4603      	mov	r3, r0
 800d17e:	717b      	strb	r3, [r7, #5]
    if (spiStatus != HAL_OK)
 800d180:	797b      	ldrb	r3, [r7, #5]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d005      	beq.n	800d192 <MT6701_GetRawData+0x5e>
    {
        MT6701_CS_Disable;
 800d186:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d18a:	2210      	movs	r2, #16
 800d18c:	619a      	str	r2, [r3, #24]
        //  FOC_log("MT6701 read data error!\r\n");
        return 0; // SPI
 800d18e:	2300      	movs	r3, #0
 800d190:	e006      	b.n	800d1a0 <MT6701_GetRawData+0x6c>
    }

    MT6701_CS_Disable;
 800d192:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d196:	2210      	movs	r2, #16
 800d198:	619a      	str	r2, [r3, #24]

    return rawData >> 2; // 14
 800d19a:	887b      	ldrh	r3, [r7, #2]
 800d19c:	089b      	lsrs	r3, r3, #2
 800d19e:	b29b      	uxth	r3, r3
}
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	3708      	adds	r7, #8
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	bd80      	pop	{r7, pc}
 800d1a8:	200004a0 	.word	0x200004a0

0800d1ac <MT6701_GetRawAngle>:

// 
float MT6701_GetRawAngle(void)
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b082      	sub	sp, #8
 800d1b0:	af00      	add	r7, sp, #0
    uint16_t rawData = MT6701_GetRawData();
 800d1b2:	f7ff ffbf 	bl	800d134 <MT6701_GetRawData>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	80fb      	strh	r3, [r7, #6]
    return (float)rawData / 16384.0f * _2PI;
 800d1ba:	88fb      	ldrh	r3, [r7, #6]
 800d1bc:	ee07 3a90 	vmov	s15, r3
 800d1c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d1c4:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800d1e0 <MT6701_GetRawAngle+0x34>
 800d1c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d1cc:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800d1e4 <MT6701_GetRawAngle+0x38>
 800d1d0:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800d1d4:	eeb0 0a67 	vmov.f32	s0, s15
 800d1d8:	3708      	adds	r7, #8
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bd80      	pop	{r7, pc}
 800d1de:	bf00      	nop
 800d1e0:	46800000 	.word	0x46800000
 800d1e4:	40c90fdb 	.word	0x40c90fdb

0800d1e8 <pidInit>:
#include "pid.h"
#include "math_utils.h"

void pidInit(PidController *pidController, float _P, float _I, float _D, float _ramp, float _limit, float _Ts)
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b089      	sub	sp, #36	@ 0x24
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	61f8      	str	r0, [r7, #28]
 800d1f0:	ed87 0a06 	vstr	s0, [r7, #24]
 800d1f4:	edc7 0a05 	vstr	s1, [r7, #20]
 800d1f8:	ed87 1a04 	vstr	s2, [r7, #16]
 800d1fc:	edc7 1a03 	vstr	s3, [r7, #12]
 800d200:	ed87 2a02 	vstr	s4, [r7, #8]
 800d204:	edc7 2a01 	vstr	s5, [r7, #4]
    pidController->P = _P;
 800d208:	69fb      	ldr	r3, [r7, #28]
 800d20a:	69ba      	ldr	r2, [r7, #24]
 800d20c:	601a      	str	r2, [r3, #0]
    pidController->I = _I;
 800d20e:	69fb      	ldr	r3, [r7, #28]
 800d210:	697a      	ldr	r2, [r7, #20]
 800d212:	605a      	str	r2, [r3, #4]
    pidController->D = _D;
 800d214:	69fb      	ldr	r3, [r7, #28]
 800d216:	693a      	ldr	r2, [r7, #16]
 800d218:	609a      	str	r2, [r3, #8]
    pidController->output_ramp = _ramp;
 800d21a:	69fb      	ldr	r3, [r7, #28]
 800d21c:	68fa      	ldr	r2, [r7, #12]
 800d21e:	60da      	str	r2, [r3, #12]
    pidController->limit = _limit;
 800d220:	69fb      	ldr	r3, [r7, #28]
 800d222:	68ba      	ldr	r2, [r7, #8]
 800d224:	611a      	str	r2, [r3, #16]
    pidController->Ts = _Ts;
 800d226:	69fb      	ldr	r3, [r7, #28]
 800d228:	687a      	ldr	r2, [r7, #4]
 800d22a:	621a      	str	r2, [r3, #32]
    pidController->error_prev = 0;
 800d22c:	69fb      	ldr	r3, [r7, #28]
 800d22e:	f04f 0200 	mov.w	r2, #0
 800d232:	615a      	str	r2, [r3, #20]
    pidController->output_prev = 0;
 800d234:	69fb      	ldr	r3, [r7, #28]
 800d236:	f04f 0200 	mov.w	r2, #0
 800d23a:	619a      	str	r2, [r3, #24]
    pidController->integral_prev = 0;
 800d23c:	69fb      	ldr	r3, [r7, #28]
 800d23e:	f04f 0200 	mov.w	r2, #0
 800d242:	61da      	str	r2, [r3, #28]
}
 800d244:	bf00      	nop
 800d246:	3724      	adds	r7, #36	@ 0x24
 800d248:	46bd      	mov	sp, r7
 800d24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d24e:	4770      	bx	lr

0800d250 <pidOperator>:

// PID controller function
float pidOperator(PidController *pidController, float error)
{
 800d250:	b480      	push	{r7}
 800d252:	b089      	sub	sp, #36	@ 0x24
 800d254:	af00      	add	r7, sp, #0
 800d256:	6078      	str	r0, [r7, #4]
 800d258:	ed87 0a00 	vstr	s0, [r7]
    // u(s) = (P + I/s + Ds)e(s)
    // Discrete implementations
    // proportional part
    // u_p  = P *e(k)
    float proportional = pidController->P * error;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	edd3 7a00 	vldr	s15, [r3]
 800d262:	ed97 7a00 	vldr	s14, [r7]
 800d266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d26a:	edc7 7a06 	vstr	s15, [r7, #24]
    // Tustin transform of the integral part
    // u_ik = u_ik_1  + I*Ts/2*(ek + ek_1)
    float integral = pidController->integral_prev + pidController->I * pidController->Ts * 0.5f * (error + pidController->error_prev);
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	ed93 7a07 	vldr	s14, [r3, #28]
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	edd3 6a01 	vldr	s13, [r3, #4]
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	edd3 7a08 	vldr	s15, [r3, #32]
 800d280:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d284:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800d288:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	ed93 6a05 	vldr	s12, [r3, #20]
 800d292:	edd7 7a00 	vldr	s15, [r7]
 800d296:	ee76 7a27 	vadd.f32	s15, s12, s15
 800d29a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d29e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d2a2:	edc7 7a05 	vstr	s15, [r7, #20]
    // antiwindup - limit the output
    integral = _constrain(integral, -(pidController->limit), pidController->limit);
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	edd3 7a04 	vldr	s15, [r3, #16]
 800d2ac:	eef1 7a67 	vneg.f32	s15, s15
 800d2b0:	ed97 7a05 	vldr	s14, [r7, #20]
 800d2b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d2b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2bc:	d505      	bpl.n	800d2ca <pidOperator+0x7a>
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	edd3 7a04 	vldr	s15, [r3, #16]
 800d2c4:	eef1 7a67 	vneg.f32	s15, s15
 800d2c8:	e00f      	b.n	800d2ea <pidOperator+0x9a>
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	edd3 7a04 	vldr	s15, [r3, #16]
 800d2d0:	ed97 7a05 	vldr	s14, [r7, #20]
 800d2d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d2d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2dc:	dd03      	ble.n	800d2e6 <pidOperator+0x96>
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	edd3 7a04 	vldr	s15, [r3, #16]
 800d2e4:	e001      	b.n	800d2ea <pidOperator+0x9a>
 800d2e6:	edd7 7a05 	vldr	s15, [r7, #20]
 800d2ea:	edc7 7a05 	vstr	s15, [r7, #20]
    // Discrete derivation
    // u_dk = D(ek - ek_1)/Ts
    float derivative = pidController->D * (error - pidController->error_prev) / pidController->Ts;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	ed93 7a02 	vldr	s14, [r3, #8]
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	edd3 7a05 	vldr	s15, [r3, #20]
 800d2fa:	edd7 6a00 	vldr	s13, [r7]
 800d2fe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d302:	ee67 6a27 	vmul.f32	s13, s14, s15
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	ed93 7a08 	vldr	s14, [r3, #32]
 800d30c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d310:	edc7 7a04 	vstr	s15, [r7, #16]

    // sum all the components
    float output = proportional + integral + derivative;
 800d314:	ed97 7a06 	vldr	s14, [r7, #24]
 800d318:	edd7 7a05 	vldr	s15, [r7, #20]
 800d31c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d320:	ed97 7a04 	vldr	s14, [r7, #16]
 800d324:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d328:	edc7 7a07 	vstr	s15, [r7, #28]
    // antiwindup - limit the output variable
    output = _constrain(output, -pidController->limit, pidController->limit);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	edd3 7a04 	vldr	s15, [r3, #16]
 800d332:	eef1 7a67 	vneg.f32	s15, s15
 800d336:	ed97 7a07 	vldr	s14, [r7, #28]
 800d33a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d33e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d342:	d505      	bpl.n	800d350 <pidOperator+0x100>
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	edd3 7a04 	vldr	s15, [r3, #16]
 800d34a:	eef1 7a67 	vneg.f32	s15, s15
 800d34e:	e00f      	b.n	800d370 <pidOperator+0x120>
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	edd3 7a04 	vldr	s15, [r3, #16]
 800d356:	ed97 7a07 	vldr	s14, [r7, #28]
 800d35a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d35e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d362:	dd03      	ble.n	800d36c <pidOperator+0x11c>
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	edd3 7a04 	vldr	s15, [r3, #16]
 800d36a:	e001      	b.n	800d370 <pidOperator+0x120>
 800d36c:	edd7 7a07 	vldr	s15, [r7, #28]
 800d370:	edc7 7a07 	vstr	s15, [r7, #28]

    // if output ramp defined
    if (pidController->output_ramp > 0)
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	edd3 7a03 	vldr	s15, [r3, #12]
 800d37a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d37e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d382:	dd42      	ble.n	800d40a <pidOperator+0x1ba>
    {
        // limit the acceleration by ramping the output
        float output_rate = (output - pidController->output_prev) / pidController->Ts;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	edd3 7a06 	vldr	s15, [r3, #24]
 800d38a:	ed97 7a07 	vldr	s14, [r7, #28]
 800d38e:	ee77 6a67 	vsub.f32	s13, s14, s15
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	ed93 7a08 	vldr	s14, [r3, #32]
 800d398:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d39c:	edc7 7a03 	vstr	s15, [r7, #12]
        if (output_rate > pidController->output_ramp)
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	edd3 7a03 	vldr	s15, [r3, #12]
 800d3a6:	ed97 7a03 	vldr	s14, [r7, #12]
 800d3aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d3ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3b2:	dd0f      	ble.n	800d3d4 <pidOperator+0x184>
            output = pidController->output_prev + pidController->output_ramp * pidController->Ts;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	ed93 7a06 	vldr	s14, [r3, #24]
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	edd3 6a03 	vldr	s13, [r3, #12]
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	edd3 7a08 	vldr	s15, [r3, #32]
 800d3c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d3ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d3ce:	edc7 7a07 	vstr	s15, [r7, #28]
 800d3d2:	e01a      	b.n	800d40a <pidOperator+0x1ba>
        else if (output_rate < -pidController->output_ramp)
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	edd3 7a03 	vldr	s15, [r3, #12]
 800d3da:	eef1 7a67 	vneg.f32	s15, s15
 800d3de:	ed97 7a03 	vldr	s14, [r7, #12]
 800d3e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d3e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3ea:	d50e      	bpl.n	800d40a <pidOperator+0x1ba>
            output = pidController->output_prev - pidController->output_ramp * pidController->Ts;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	ed93 7a06 	vldr	s14, [r3, #24]
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	edd3 6a03 	vldr	s13, [r3, #12]
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	edd3 7a08 	vldr	s15, [r3, #32]
 800d3fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d402:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d406:	edc7 7a07 	vstr	s15, [r7, #28]
    }
    // saving for the next pass
    pidController->integral_prev = integral;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	697a      	ldr	r2, [r7, #20]
 800d40e:	61da      	str	r2, [r3, #28]
    pidController->output_prev = output;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	69fa      	ldr	r2, [r7, #28]
 800d414:	619a      	str	r2, [r3, #24]
    pidController->error_prev = error;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	683a      	ldr	r2, [r7, #0]
 800d41a:	615a      	str	r2, [r3, #20]
    return output;
 800d41c:	69fb      	ldr	r3, [r7, #28]
 800d41e:	ee07 3a90 	vmov	s15, r3
}
 800d422:	eeb0 0a67 	vmov.f32	s0, s15
 800d426:	3724      	adds	r7, #36	@ 0x24
 800d428:	46bd      	mov	sp, r7
 800d42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42e:	4770      	bx	lr

0800d430 <delay>:
#include "time_utils.h"

__IO uint32_t m, tms, u, t0;

void delay(uint32_t _ms)
{
 800d430:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d434:	b082      	sub	sp, #8
 800d436:	af00      	add	r7, sp, #0
 800d438:	6078      	str	r0, [r7, #4]
    t0 = micros();
 800d43a:	f000 f83b 	bl	800d4b4 <micros>
 800d43e:	4602      	mov	r2, r0
 800d440:	460b      	mov	r3, r1
 800d442:	4b11      	ldr	r3, [pc, #68]	@ (800d488 <delay+0x58>)
 800d444:	601a      	str	r2, [r3, #0]
    while (micros() - t0 < _ms * 1000)
 800d446:	e000      	b.n	800d44a <delay+0x1a>
        __NOP();
 800d448:	bf00      	nop
    while (micros() - t0 < _ms * 1000)
 800d44a:	f000 f833 	bl	800d4b4 <micros>
 800d44e:	4602      	mov	r2, r0
 800d450:	460b      	mov	r3, r1
 800d452:	490d      	ldr	r1, [pc, #52]	@ (800d488 <delay+0x58>)
 800d454:	6809      	ldr	r1, [r1, #0]
 800d456:	2000      	movs	r0, #0
 800d458:	468a      	mov	sl, r1
 800d45a:	4683      	mov	fp, r0
 800d45c:	ebb2 040a 	subs.w	r4, r2, sl
 800d460:	eb63 050b 	sbc.w	r5, r3, fp
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d46a:	fb02 f303 	mul.w	r3, r2, r3
 800d46e:	2200      	movs	r2, #0
 800d470:	4698      	mov	r8, r3
 800d472:	4691      	mov	r9, r2
 800d474:	4544      	cmp	r4, r8
 800d476:	eb75 0309 	sbcs.w	r3, r5, r9
 800d47a:	d3e5      	bcc.n	800d448 <delay+0x18>
}
 800d47c:	bf00      	nop
 800d47e:	bf00      	nop
 800d480:	3708      	adds	r7, #8
 800d482:	46bd      	mov	sp, r7
 800d484:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d488:	20000950 	.word	0x20000950

0800d48c <LL_SYSTICK_IsActiveCounterFlag>:
    while (_us--)
        __NOP();
}

__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag()
{
 800d48c:	b480      	push	{r7}
 800d48e:	af00      	add	r7, sp, #0
    return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 800d490:	4b07      	ldr	r3, [pc, #28]	@ (800d4b0 <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d49c:	bf0c      	ite	eq
 800d49e:	2301      	moveq	r3, #1
 800d4a0:	2300      	movne	r3, #0
 800d4a2:	b2db      	uxtb	r3, r3
}
 800d4a4:	4618      	mov	r0, r3
 800d4a6:	46bd      	mov	sp, r7
 800d4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ac:	4770      	bx	lr
 800d4ae:	bf00      	nop
 800d4b0:	e000e010 	.word	0xe000e010

0800d4b4 <micros>:

uint64_t micros()
{
 800d4b4:	b5b0      	push	{r4, r5, r7, lr}
 800d4b6:	af00      	add	r7, sp, #0
    /* Ensure COUNTFLAG is reset by reading SysTick control and status register */
    LL_SYSTICK_IsActiveCounterFlag();
 800d4b8:	f7ff ffe8 	bl	800d48c <LL_SYSTICK_IsActiveCounterFlag>
    m = HAL_GetTick();
 800d4bc:	f7f5 f958 	bl	8002770 <HAL_GetTick>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	4a1c      	ldr	r2, [pc, #112]	@ (800d534 <micros+0x80>)
 800d4c4:	6013      	str	r3, [r2, #0]
    tms = SysTick->LOAD + 1;
 800d4c6:	4b1c      	ldr	r3, [pc, #112]	@ (800d538 <micros+0x84>)
 800d4c8:	685b      	ldr	r3, [r3, #4]
 800d4ca:	3301      	adds	r3, #1
 800d4cc:	4a1b      	ldr	r2, [pc, #108]	@ (800d53c <micros+0x88>)
 800d4ce:	6013      	str	r3, [r2, #0]
    u = tms - SysTick->VAL;
 800d4d0:	4b1a      	ldr	r3, [pc, #104]	@ (800d53c <micros+0x88>)
 800d4d2:	681a      	ldr	r2, [r3, #0]
 800d4d4:	4b18      	ldr	r3, [pc, #96]	@ (800d538 <micros+0x84>)
 800d4d6:	689b      	ldr	r3, [r3, #8]
 800d4d8:	1ad3      	subs	r3, r2, r3
 800d4da:	4a19      	ldr	r2, [pc, #100]	@ (800d540 <micros+0x8c>)
 800d4dc:	6013      	str	r3, [r2, #0]
    if (LL_SYSTICK_IsActiveCounterFlag())
 800d4de:	f7ff ffd5 	bl	800d48c <LL_SYSTICK_IsActiveCounterFlag>
 800d4e2:	4603      	mov	r3, r0
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d00b      	beq.n	800d500 <micros+0x4c>
    {
        m = HAL_GetTick();
 800d4e8:	f7f5 f942 	bl	8002770 <HAL_GetTick>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	4a11      	ldr	r2, [pc, #68]	@ (800d534 <micros+0x80>)
 800d4f0:	6013      	str	r3, [r2, #0]
        u = tms - SysTick->VAL;
 800d4f2:	4b12      	ldr	r3, [pc, #72]	@ (800d53c <micros+0x88>)
 800d4f4:	681a      	ldr	r2, [r3, #0]
 800d4f6:	4b10      	ldr	r3, [pc, #64]	@ (800d538 <micros+0x84>)
 800d4f8:	689b      	ldr	r3, [r3, #8]
 800d4fa:	1ad3      	subs	r3, r2, r3
 800d4fc:	4a10      	ldr	r2, [pc, #64]	@ (800d540 <micros+0x8c>)
 800d4fe:	6013      	str	r3, [r2, #0]
    }
    return (m * 1000 + (u * 1000) / tms);
 800d500:	4b0c      	ldr	r3, [pc, #48]	@ (800d534 <micros+0x80>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d508:	fb03 f202 	mul.w	r2, r3, r2
 800d50c:	4b0c      	ldr	r3, [pc, #48]	@ (800d540 <micros+0x8c>)
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800d514:	fb03 f101 	mul.w	r1, r3, r1
 800d518:	4b08      	ldr	r3, [pc, #32]	@ (800d53c <micros+0x88>)
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	fbb1 f3f3 	udiv	r3, r1, r3
 800d520:	4413      	add	r3, r2
 800d522:	2200      	movs	r2, #0
 800d524:	461c      	mov	r4, r3
 800d526:	4615      	mov	r5, r2
 800d528:	4622      	mov	r2, r4
 800d52a:	462b      	mov	r3, r5
}
 800d52c:	4610      	mov	r0, r2
 800d52e:	4619      	mov	r1, r3
 800d530:	bdb0      	pop	{r4, r5, r7, pc}
 800d532:	bf00      	nop
 800d534:	20000944 	.word	0x20000944
 800d538:	e000e010 	.word	0xe000e010
 800d53c:	20000948 	.word	0x20000948
 800d540:	2000094c 	.word	0x2000094c

0800d544 <userMain>:
float HallTheta = 0;
float HallSpeed = 0;
uint8_t HallReadTemp = 0;
static bool powerLost;
void userMain(void)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	af00      	add	r7, sp, #0

	if (get5MsFlag())
 800d548:	f000 f8fe 	bl	800d748 <get5MsFlag>
 800d54c:	4603      	mov	r3, r0
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d001      	beq.n	800d556 <userMain+0x12>
	{
		keyScan();
 800d552:	f7ff faa1 	bl	800ca98 <keyScan>
	}

	if (get100MsFlag())
 800d556:	f000 f90b 	bl	800d770 <get100MsFlag>
 800d55a:	4603      	mov	r3, r0
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d001      	beq.n	800d564 <userMain+0x20>
	{
		appRunning();
 800d560:	f7fe fbf2 	bl	800bd48 <appRunning>
	}
#if SHOW_WAVE == 0 //&& COMMAMNDER == 0
	// if (get500MsFlag())
	if (getOneSecFlag())
 800d564:	f000 f8dc 	bl	800d720 <getOneSecFlag>
 800d568:	4603      	mov	r3, r0
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d001      	beq.n	800d572 <userMain+0x2e>
	{
		printLog();
 800d56e:	f7fe fdbd 	bl	800c0ec <printLog>
	}
#endif
}
 800d572:	bf00      	nop
 800d574:	bd80      	pop	{r7, pc}

0800d576 <FDCAN_Config>:
			  the HAL_TIM_IC_CaptureCallback could be implemented in the user file
	 */
}

void FDCAN_Config(void)
{
 800d576:	b480      	push	{r7}
 800d578:	af00      	add	r7, sp, #0
	// TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
	// TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
	// TxHeader.MessageMarker = 0x52;

	// HAL_FDCAN_Start(&hfdcan1);
}
 800d57a:	bf00      	nop
 800d57c:	46bd      	mov	sp, r7
 800d57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d582:	4770      	bx	lr

0800d584 <dealPer100us>:
static uchar withoutZeroCnt, powerOnCnt;

static bool _5msFlag, _10msFlag, _20msFlag, _30msFlag, _100msFlag, _500msFlag, _1s;

void dealPer100us()
{
 800d584:	b580      	push	{r7, lr}
 800d586:	af00      	add	r7, sp, #0
    static unsigned char cnt;
    if (++cnt >= 10)
 800d588:	4b08      	ldr	r3, [pc, #32]	@ (800d5ac <dealPer100us+0x28>)
 800d58a:	781b      	ldrb	r3, [r3, #0]
 800d58c:	3301      	adds	r3, #1
 800d58e:	b2da      	uxtb	r2, r3
 800d590:	4b06      	ldr	r3, [pc, #24]	@ (800d5ac <dealPer100us+0x28>)
 800d592:	701a      	strb	r2, [r3, #0]
 800d594:	4b05      	ldr	r3, [pc, #20]	@ (800d5ac <dealPer100us+0x28>)
 800d596:	781b      	ldrb	r3, [r3, #0]
 800d598:	2b09      	cmp	r3, #9
 800d59a:	d904      	bls.n	800d5a6 <dealPer100us+0x22>
    {
        cnt = 0;
 800d59c:	4b03      	ldr	r3, [pc, #12]	@ (800d5ac <dealPer100us+0x28>)
 800d59e:	2200      	movs	r2, #0
 800d5a0:	701a      	strb	r2, [r3, #0]
        dealPerMs();
 800d5a2:	f000 f805 	bl	800d5b0 <dealPerMs>
    }

#if ZERO_POLL
    zeroPolling();
#endif
}
 800d5a6:	bf00      	nop
 800d5a8:	bd80      	pop	{r7, pc}
 800d5aa:	bf00      	nop
 800d5ac:	20000964 	.word	0x20000964

0800d5b0 <dealPerMs>:

// 
void dealPerMs()
{
 800d5b0:	b480      	push	{r7}
 800d5b2:	af00      	add	r7, sp, #0
    static unsigned char _5msCnt, _30msCnt, _20msCnt, _100msCnt, _10msCnt;
    static uint _500msCnt, _1000msCnt;
    if (++_5msCnt >= 5)
 800d5b4:	4b48      	ldr	r3, [pc, #288]	@ (800d6d8 <dealPerMs+0x128>)
 800d5b6:	781b      	ldrb	r3, [r3, #0]
 800d5b8:	3301      	adds	r3, #1
 800d5ba:	b2da      	uxtb	r2, r3
 800d5bc:	4b46      	ldr	r3, [pc, #280]	@ (800d6d8 <dealPerMs+0x128>)
 800d5be:	701a      	strb	r2, [r3, #0]
 800d5c0:	4b45      	ldr	r3, [pc, #276]	@ (800d6d8 <dealPerMs+0x128>)
 800d5c2:	781b      	ldrb	r3, [r3, #0]
 800d5c4:	2b04      	cmp	r3, #4
 800d5c6:	d905      	bls.n	800d5d4 <dealPerMs+0x24>
    {
        _5msCnt = 0;
 800d5c8:	4b43      	ldr	r3, [pc, #268]	@ (800d6d8 <dealPerMs+0x128>)
 800d5ca:	2200      	movs	r2, #0
 800d5cc:	701a      	strb	r2, [r3, #0]
        _5msFlag = 1;
 800d5ce:	4b43      	ldr	r3, [pc, #268]	@ (800d6dc <dealPerMs+0x12c>)
 800d5d0:	2201      	movs	r2, #1
 800d5d2:	701a      	strb	r2, [r3, #0]
    }

    if (++_10msCnt >= 10)
 800d5d4:	4b42      	ldr	r3, [pc, #264]	@ (800d6e0 <dealPerMs+0x130>)
 800d5d6:	781b      	ldrb	r3, [r3, #0]
 800d5d8:	3301      	adds	r3, #1
 800d5da:	b2da      	uxtb	r2, r3
 800d5dc:	4b40      	ldr	r3, [pc, #256]	@ (800d6e0 <dealPerMs+0x130>)
 800d5de:	701a      	strb	r2, [r3, #0]
 800d5e0:	4b3f      	ldr	r3, [pc, #252]	@ (800d6e0 <dealPerMs+0x130>)
 800d5e2:	781b      	ldrb	r3, [r3, #0]
 800d5e4:	2b09      	cmp	r3, #9
 800d5e6:	d905      	bls.n	800d5f4 <dealPerMs+0x44>
    {
        _10msCnt = 0;
 800d5e8:	4b3d      	ldr	r3, [pc, #244]	@ (800d6e0 <dealPerMs+0x130>)
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	701a      	strb	r2, [r3, #0]
        _10msFlag = 1;
 800d5ee:	4b3d      	ldr	r3, [pc, #244]	@ (800d6e4 <dealPerMs+0x134>)
 800d5f0:	2201      	movs	r2, #1
 800d5f2:	701a      	strb	r2, [r3, #0]
    }

    if (++_20msCnt >= 20)
 800d5f4:	4b3c      	ldr	r3, [pc, #240]	@ (800d6e8 <dealPerMs+0x138>)
 800d5f6:	781b      	ldrb	r3, [r3, #0]
 800d5f8:	3301      	adds	r3, #1
 800d5fa:	b2da      	uxtb	r2, r3
 800d5fc:	4b3a      	ldr	r3, [pc, #232]	@ (800d6e8 <dealPerMs+0x138>)
 800d5fe:	701a      	strb	r2, [r3, #0]
 800d600:	4b39      	ldr	r3, [pc, #228]	@ (800d6e8 <dealPerMs+0x138>)
 800d602:	781b      	ldrb	r3, [r3, #0]
 800d604:	2b13      	cmp	r3, #19
 800d606:	d905      	bls.n	800d614 <dealPerMs+0x64>
    {
        _20msCnt = 0;
 800d608:	4b37      	ldr	r3, [pc, #220]	@ (800d6e8 <dealPerMs+0x138>)
 800d60a:	2200      	movs	r2, #0
 800d60c:	701a      	strb	r2, [r3, #0]
        _20msFlag = 1;
 800d60e:	4b37      	ldr	r3, [pc, #220]	@ (800d6ec <dealPerMs+0x13c>)
 800d610:	2201      	movs	r2, #1
 800d612:	701a      	strb	r2, [r3, #0]
    }

    if (++_30msCnt >= 30)
 800d614:	4b36      	ldr	r3, [pc, #216]	@ (800d6f0 <dealPerMs+0x140>)
 800d616:	781b      	ldrb	r3, [r3, #0]
 800d618:	3301      	adds	r3, #1
 800d61a:	b2da      	uxtb	r2, r3
 800d61c:	4b34      	ldr	r3, [pc, #208]	@ (800d6f0 <dealPerMs+0x140>)
 800d61e:	701a      	strb	r2, [r3, #0]
 800d620:	4b33      	ldr	r3, [pc, #204]	@ (800d6f0 <dealPerMs+0x140>)
 800d622:	781b      	ldrb	r3, [r3, #0]
 800d624:	2b1d      	cmp	r3, #29
 800d626:	d905      	bls.n	800d634 <dealPerMs+0x84>
    {
        _30msCnt = 0;
 800d628:	4b31      	ldr	r3, [pc, #196]	@ (800d6f0 <dealPerMs+0x140>)
 800d62a:	2200      	movs	r2, #0
 800d62c:	701a      	strb	r2, [r3, #0]
        _30msFlag = 1;
 800d62e:	4b31      	ldr	r3, [pc, #196]	@ (800d6f4 <dealPerMs+0x144>)
 800d630:	2201      	movs	r2, #1
 800d632:	701a      	strb	r2, [r3, #0]
    }

    if (++_100msCnt >= 100)
 800d634:	4b30      	ldr	r3, [pc, #192]	@ (800d6f8 <dealPerMs+0x148>)
 800d636:	781b      	ldrb	r3, [r3, #0]
 800d638:	3301      	adds	r3, #1
 800d63a:	b2da      	uxtb	r2, r3
 800d63c:	4b2e      	ldr	r3, [pc, #184]	@ (800d6f8 <dealPerMs+0x148>)
 800d63e:	701a      	strb	r2, [r3, #0]
 800d640:	4b2d      	ldr	r3, [pc, #180]	@ (800d6f8 <dealPerMs+0x148>)
 800d642:	781b      	ldrb	r3, [r3, #0]
 800d644:	2b63      	cmp	r3, #99	@ 0x63
 800d646:	d905      	bls.n	800d654 <dealPerMs+0xa4>
    {
        _100msCnt = 0;
 800d648:	4b2b      	ldr	r3, [pc, #172]	@ (800d6f8 <dealPerMs+0x148>)
 800d64a:	2200      	movs	r2, #0
 800d64c:	701a      	strb	r2, [r3, #0]
        _100msFlag = 1;
 800d64e:	4b2b      	ldr	r3, [pc, #172]	@ (800d6fc <dealPerMs+0x14c>)
 800d650:	2201      	movs	r2, #1
 800d652:	701a      	strb	r2, [r3, #0]
    }

    if (++_500msCnt >= 500)
 800d654:	4b2a      	ldr	r3, [pc, #168]	@ (800d700 <dealPerMs+0x150>)
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	3301      	adds	r3, #1
 800d65a:	4a29      	ldr	r2, [pc, #164]	@ (800d700 <dealPerMs+0x150>)
 800d65c:	6013      	str	r3, [r2, #0]
 800d65e:	4b28      	ldr	r3, [pc, #160]	@ (800d700 <dealPerMs+0x150>)
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d666:	d305      	bcc.n	800d674 <dealPerMs+0xc4>
    {
        _500msCnt = 0;
 800d668:	4b25      	ldr	r3, [pc, #148]	@ (800d700 <dealPerMs+0x150>)
 800d66a:	2200      	movs	r2, #0
 800d66c:	601a      	str	r2, [r3, #0]
        _500msFlag = 1;
 800d66e:	4b25      	ldr	r3, [pc, #148]	@ (800d704 <dealPerMs+0x154>)
 800d670:	2201      	movs	r2, #1
 800d672:	701a      	strb	r2, [r3, #0]
    }
    if (++_1000msCnt >= 1000)
 800d674:	4b24      	ldr	r3, [pc, #144]	@ (800d708 <dealPerMs+0x158>)
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	3301      	adds	r3, #1
 800d67a:	4a23      	ldr	r2, [pc, #140]	@ (800d708 <dealPerMs+0x158>)
 800d67c:	6013      	str	r3, [r2, #0]
 800d67e:	4b22      	ldr	r3, [pc, #136]	@ (800d708 <dealPerMs+0x158>)
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d686:	d305      	bcc.n	800d694 <dealPerMs+0xe4>
    {
        _1000msCnt = 0;
 800d688:	4b1f      	ldr	r3, [pc, #124]	@ (800d708 <dealPerMs+0x158>)
 800d68a:	2200      	movs	r2, #0
 800d68c:	601a      	str	r2, [r3, #0]
        _1s = 1;
 800d68e:	4b1f      	ldr	r3, [pc, #124]	@ (800d70c <dealPerMs+0x15c>)
 800d690:	2201      	movs	r2, #1
 800d692:	701a      	strb	r2, [r3, #0]

        cnt = 0;
    }

#else
    frequence = 50;
 800d694:	4b1e      	ldr	r3, [pc, #120]	@ (800d710 <dealPerMs+0x160>)
 800d696:	2232      	movs	r2, #50	@ 0x32
 800d698:	701a      	strb	r2, [r3, #0]
            _1s = 1;
        }
    }
#else

    if (++_1msCnt >= 1000)
 800d69a:	4b1e      	ldr	r3, [pc, #120]	@ (800d714 <dealPerMs+0x164>)
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	3301      	adds	r3, #1
 800d6a0:	4a1c      	ldr	r2, [pc, #112]	@ (800d714 <dealPerMs+0x164>)
 800d6a2:	6013      	str	r3, [r2, #0]
 800d6a4:	4b1b      	ldr	r3, [pc, #108]	@ (800d714 <dealPerMs+0x164>)
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d6ac:	d305      	bcc.n	800d6ba <dealPerMs+0x10a>
    {
        _1msCnt = 0;
 800d6ae:	4b19      	ldr	r3, [pc, #100]	@ (800d714 <dealPerMs+0x164>)
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	601a      	str	r2, [r3, #0]
        _1s = 1;
 800d6b4:	4b15      	ldr	r3, [pc, #84]	@ (800d70c <dealPerMs+0x15c>)
 800d6b6:	2201      	movs	r2, #1
 800d6b8:	701a      	strb	r2, [r3, #0]
    }
#endif
#if SPEED_UP
    _1s = 1;
#endif
    _1ms = 1;
 800d6ba:	4b17      	ldr	r3, [pc, #92]	@ (800d718 <dealPerMs+0x168>)
 800d6bc:	2201      	movs	r2, #1
 800d6be:	701a      	strb	r2, [r3, #0]
        memorize();
        // beepOnce();
    }
#else
    if (withoutZeroCnt < ZERO_ERR_TIME)
        withoutZeroCnt++;
 800d6c0:	4b16      	ldr	r3, [pc, #88]	@ (800d71c <dealPerMs+0x16c>)
 800d6c2:	781b      	ldrb	r3, [r3, #0]
 800d6c4:	3301      	adds	r3, #1
 800d6c6:	b2da      	uxtb	r2, r3
 800d6c8:	4b14      	ldr	r3, [pc, #80]	@ (800d71c <dealPerMs+0x16c>)
 800d6ca:	701a      	strb	r2, [r3, #0]
    //             }
    //         }
    //         //	else
    //     }
    // #endif
}
 800d6cc:	bf00      	nop
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d4:	4770      	bx	lr
 800d6d6:	bf00      	nop
 800d6d8:	20000965 	.word	0x20000965
 800d6dc:	2000095e 	.word	0x2000095e
 800d6e0:	20000966 	.word	0x20000966
 800d6e4:	2000095f 	.word	0x2000095f
 800d6e8:	20000967 	.word	0x20000967
 800d6ec:	20000960 	.word	0x20000960
 800d6f0:	20000968 	.word	0x20000968
 800d6f4:	20000961 	.word	0x20000961
 800d6f8:	20000969 	.word	0x20000969
 800d6fc:	20000962 	.word	0x20000962
 800d700:	2000096c 	.word	0x2000096c
 800d704:	20000963 	.word	0x20000963
 800d708:	20000970 	.word	0x20000970
 800d70c:	20000954 	.word	0x20000954
 800d710:	2000095c 	.word	0x2000095c
 800d714:	20000958 	.word	0x20000958
 800d718:	20000955 	.word	0x20000955
 800d71c:	2000095d 	.word	0x2000095d

0800d720 <getOneSecFlag>:
    }
}
#endif

bool getOneSecFlag()
{
 800d720:	b480      	push	{r7}
 800d722:	af00      	add	r7, sp, #0
    if (_1s)
 800d724:	4b07      	ldr	r3, [pc, #28]	@ (800d744 <getOneSecFlag+0x24>)
 800d726:	781b      	ldrb	r3, [r3, #0]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d004      	beq.n	800d736 <getOneSecFlag+0x16>
    {
        _1s = 0;
 800d72c:	4b05      	ldr	r3, [pc, #20]	@ (800d744 <getOneSecFlag+0x24>)
 800d72e:	2200      	movs	r2, #0
 800d730:	701a      	strb	r2, [r3, #0]
        return 1;
 800d732:	2301      	movs	r3, #1
 800d734:	e000      	b.n	800d738 <getOneSecFlag+0x18>
    }
    else
        return 0;
 800d736:	2300      	movs	r3, #0
}
 800d738:	4618      	mov	r0, r3
 800d73a:	46bd      	mov	sp, r7
 800d73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d740:	4770      	bx	lr
 800d742:	bf00      	nop
 800d744:	20000954 	.word	0x20000954

0800d748 <get5MsFlag>:
bool getCrossZero()
{
    return crossZero;
}
bool get5MsFlag()
{
 800d748:	b480      	push	{r7}
 800d74a:	af00      	add	r7, sp, #0
    if (_5msFlag)
 800d74c:	4b07      	ldr	r3, [pc, #28]	@ (800d76c <get5MsFlag+0x24>)
 800d74e:	781b      	ldrb	r3, [r3, #0]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d004      	beq.n	800d75e <get5MsFlag+0x16>
    {
        _5msFlag = 0;
 800d754:	4b05      	ldr	r3, [pc, #20]	@ (800d76c <get5MsFlag+0x24>)
 800d756:	2200      	movs	r2, #0
 800d758:	701a      	strb	r2, [r3, #0]
        return 1;
 800d75a:	2301      	movs	r3, #1
 800d75c:	e000      	b.n	800d760 <get5MsFlag+0x18>
    }
    else
    {
        return 0;
 800d75e:	2300      	movs	r3, #0
    }
}
 800d760:	4618      	mov	r0, r3
 800d762:	46bd      	mov	sp, r7
 800d764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d768:	4770      	bx	lr
 800d76a:	bf00      	nop
 800d76c:	2000095e 	.word	0x2000095e

0800d770 <get100MsFlag>:
        return 0;
    }
}

bool get100MsFlag()
{
 800d770:	b480      	push	{r7}
 800d772:	af00      	add	r7, sp, #0
    if (_100msFlag)
 800d774:	4b07      	ldr	r3, [pc, #28]	@ (800d794 <get100MsFlag+0x24>)
 800d776:	781b      	ldrb	r3, [r3, #0]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d004      	beq.n	800d786 <get100MsFlag+0x16>
    {
        _100msFlag = 0;
 800d77c:	4b05      	ldr	r3, [pc, #20]	@ (800d794 <get100MsFlag+0x24>)
 800d77e:	2200      	movs	r2, #0
 800d780:	701a      	strb	r2, [r3, #0]
        return 1;
 800d782:	2301      	movs	r3, #1
 800d784:	e000      	b.n	800d788 <get100MsFlag+0x18>
    }
    else
    {
        return 0;
 800d786:	2300      	movs	r3, #0
    }
}
 800d788:	4618      	mov	r0, r3
 800d78a:	46bd      	mov	sp, r7
 800d78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d790:	4770      	bx	lr
 800d792:	bf00      	nop
 800d794:	20000962 	.word	0x20000962

0800d798 <setTorque>:
//     motor->startPwm(d1, d2, d3);
// }

// Park*SVPWM
void setTorque(FocMotor *motor, float Uq, float Ud, float angle_el)
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b090      	sub	sp, #64	@ 0x40
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	60f8      	str	r0, [r7, #12]
 800d7a0:	ed87 0a02 	vstr	s0, [r7, #8]
 800d7a4:	edc7 0a01 	vstr	s1, [r7, #4]
 800d7a8:	ed87 1a00 	vstr	s2, [r7]

    Uq = _constrain(Uq, -UqMAX, UqMAX);
 800d7ac:	edd7 7a02 	vldr	s15, [r7, #8]
 800d7b0:	ed9f 7ad3 	vldr	s14, [pc, #844]	@ 800db00 <setTorque+0x368>
 800d7b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d7b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7bc:	d501      	bpl.n	800d7c2 <setTorque+0x2a>
 800d7be:	4bd1      	ldr	r3, [pc, #836]	@ (800db04 <setTorque+0x36c>)
 800d7c0:	e00b      	b.n	800d7da <setTorque+0x42>
 800d7c2:	edd7 7a02 	vldr	s15, [r7, #8]
 800d7c6:	ed9f 7ad0 	vldr	s14, [pc, #832]	@ 800db08 <setTorque+0x370>
 800d7ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d7ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7d2:	dd01      	ble.n	800d7d8 <setTorque+0x40>
 800d7d4:	4bcd      	ldr	r3, [pc, #820]	@ (800db0c <setTorque+0x374>)
 800d7d6:	e000      	b.n	800d7da <setTorque+0x42>
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	60bb      	str	r3, [r7, #8]

    float ct;
    float st;
    _sincos(angle_el, &st, &ct);
 800d7dc:	f107 0218 	add.w	r2, r7, #24
 800d7e0:	f107 0314 	add.w	r3, r7, #20
 800d7e4:	4611      	mov	r1, r2
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	ed97 0a00 	vldr	s0, [r7]
 800d7ec:	f7ff fc4c 	bl	800d088 <_sincos>
    // Park
    float Ualpha = Ud * ct - Uq * st;
 800d7f0:	ed97 7a06 	vldr	s14, [r7, #24]
 800d7f4:	edd7 7a01 	vldr	s15, [r7, #4]
 800d7f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d7fc:	edd7 6a05 	vldr	s13, [r7, #20]
 800d800:	edd7 7a02 	vldr	s15, [r7, #8]
 800d804:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d808:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d80c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float Ubeta = Uq * ct + Ud * st;
 800d810:	ed97 7a06 	vldr	s14, [r7, #24]
 800d814:	edd7 7a02 	vldr	s15, [r7, #8]
 800d818:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d81c:	edd7 6a05 	vldr	s13, [r7, #20]
 800d820:	edd7 7a01 	vldr	s15, [r7, #4]
 800d824:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d828:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d82c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    float tFirst, tSecond;
    float K = _SQRT3 * HALP_PWM_PERIOD / U_DC;
 800d830:	4bb7      	ldr	r3, [pc, #732]	@ (800db10 <setTorque+0x378>)
 800d832:	637b      	str	r3, [r7, #52]	@ 0x34
    float X = K * Ubeta;
 800d834:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800d838:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800d83c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d840:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float Y = K * (_SQRT3 * Ualpha / 2.0f - Ubeta / 2.0f);
 800d844:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800d848:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 800db14 <setTorque+0x37c>
 800d84c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d850:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800d854:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d858:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 800d85c:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800d860:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800d864:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d868:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800d86c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d870:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float Z = K * (-_SQRT3 * Ualpha / 2.0f - Ubeta / 2.0f);
 800d874:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800d878:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 800db18 <setTorque+0x380>
 800d87c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d880:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800d884:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d888:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 800d88c:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800d890:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800d894:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d898:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800d89c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8a0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    uint8_t sector = sectorRemap[(X > 0.0f) + ((Y > 0.0f) << 1) + ((Z > 0.0f) << 2)]; // sector = A + 2B + 4C
 800d8a4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800d8a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d8ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8b0:	bfcc      	ite	gt
 800d8b2:	2301      	movgt	r3, #1
 800d8b4:	2300      	movle	r3, #0
 800d8b6:	b2db      	uxtb	r3, r3
 800d8b8:	461a      	mov	r2, r3
 800d8ba:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800d8be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d8c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c6:	dd01      	ble.n	800d8cc <setTorque+0x134>
 800d8c8:	2302      	movs	r3, #2
 800d8ca:	e000      	b.n	800d8ce <setTorque+0x136>
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	4413      	add	r3, r2
 800d8d0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800d8d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d8d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8dc:	dd01      	ble.n	800d8e2 <setTorque+0x14a>
 800d8de:	2204      	movs	r2, #4
 800d8e0:	e000      	b.n	800d8e4 <setTorque+0x14c>
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	4413      	add	r3, r2
 800d8e6:	4a8d      	ldr	r2, [pc, #564]	@ (800db1c <setTorque+0x384>)
 800d8e8:	5cd3      	ldrb	r3, [r2, r3]
 800d8ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    static uint32_t d1, d2, d3;
    switch (sector)
 800d8ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8f2:	3b01      	subs	r3, #1
 800d8f4:	2b05      	cmp	r3, #5
 800d8f6:	f200 8195 	bhi.w	800dc24 <setTorque+0x48c>
 800d8fa:	a201      	add	r2, pc, #4	@ (adr r2, 800d900 <setTorque+0x168>)
 800d8fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d900:	0800d919 	.word	0x0800d919
 800d904:	0800d98b 	.word	0x0800d98b
 800d908:	0800da0d 	.word	0x0800da0d
 800d90c:	0800da7f 	.word	0x0800da7f
 800d910:	0800db31 	.word	0x0800db31
 800d914:	0800dba3 	.word	0x0800dba3
    {
    case 1:
        tFirst = Y;
 800d918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d91a:	623b      	str	r3, [r7, #32]
        tSecond = X;
 800d91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d91e:	61fb      	str	r3, [r7, #28]

        d1 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800d920:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 800db2c <setTorque+0x394>
 800d924:	edd7 7a08 	vldr	s15, [r7, #32]
 800d928:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d92c:	edd7 7a07 	vldr	s15, [r7, #28]
 800d930:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d934:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800d938:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d93c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d940:	ee17 2a90 	vmov	r2, s15
 800d944:	4b76      	ldr	r3, [pc, #472]	@ (800db20 <setTorque+0x388>)
 800d946:	601a      	str	r2, [r3, #0]
        d2 = d1 + tFirst;
 800d948:	4b75      	ldr	r3, [pc, #468]	@ (800db20 <setTorque+0x388>)
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	ee07 3a90 	vmov	s15, r3
 800d950:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d954:	edd7 7a08 	vldr	s15, [r7, #32]
 800d958:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d95c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d960:	ee17 2a90 	vmov	r2, s15
 800d964:	4b6f      	ldr	r3, [pc, #444]	@ (800db24 <setTorque+0x38c>)
 800d966:	601a      	str	r2, [r3, #0]
        d3 = d2 + tSecond;
 800d968:	4b6e      	ldr	r3, [pc, #440]	@ (800db24 <setTorque+0x38c>)
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	ee07 3a90 	vmov	s15, r3
 800d970:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d974:	edd7 7a07 	vldr	s15, [r7, #28]
 800d978:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d97c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d980:	ee17 2a90 	vmov	r2, s15
 800d984:	4b68      	ldr	r3, [pc, #416]	@ (800db28 <setTorque+0x390>)
 800d986:	601a      	str	r2, [r3, #0]

        break;
 800d988:	e14c      	b.n	800dc24 <setTorque+0x48c>
    case 2:
        tFirst = -Y;
 800d98a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800d98e:	eef1 7a67 	vneg.f32	s15, s15
 800d992:	edc7 7a08 	vstr	s15, [r7, #32]
        tSecond = -Z;
 800d996:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800d99a:	eef1 7a67 	vneg.f32	s15, s15
 800d99e:	edc7 7a07 	vstr	s15, [r7, #28]

        d2 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800d9a2:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 800db2c <setTorque+0x394>
 800d9a6:	edd7 7a08 	vldr	s15, [r7, #32]
 800d9aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d9ae:	edd7 7a07 	vldr	s15, [r7, #28]
 800d9b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d9b6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800d9ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d9be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d9c2:	ee17 2a90 	vmov	r2, s15
 800d9c6:	4b57      	ldr	r3, [pc, #348]	@ (800db24 <setTorque+0x38c>)
 800d9c8:	601a      	str	r2, [r3, #0]
        d1 = d2 + tFirst;
 800d9ca:	4b56      	ldr	r3, [pc, #344]	@ (800db24 <setTorque+0x38c>)
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	ee07 3a90 	vmov	s15, r3
 800d9d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d9d6:	edd7 7a08 	vldr	s15, [r7, #32]
 800d9da:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d9de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d9e2:	ee17 2a90 	vmov	r2, s15
 800d9e6:	4b4e      	ldr	r3, [pc, #312]	@ (800db20 <setTorque+0x388>)
 800d9e8:	601a      	str	r2, [r3, #0]
        d3 = d1 + tSecond;
 800d9ea:	4b4d      	ldr	r3, [pc, #308]	@ (800db20 <setTorque+0x388>)
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	ee07 3a90 	vmov	s15, r3
 800d9f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d9f6:	edd7 7a07 	vldr	s15, [r7, #28]
 800d9fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d9fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da02:	ee17 2a90 	vmov	r2, s15
 800da06:	4b48      	ldr	r3, [pc, #288]	@ (800db28 <setTorque+0x390>)
 800da08:	601a      	str	r2, [r3, #0]

        break;
 800da0a:	e10b      	b.n	800dc24 <setTorque+0x48c>
    case 3:
        tFirst = X;
 800da0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da0e:	623b      	str	r3, [r7, #32]
        tSecond = Z;
 800da10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da12:	61fb      	str	r3, [r7, #28]

        d2 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800da14:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800db2c <setTorque+0x394>
 800da18:	edd7 7a08 	vldr	s15, [r7, #32]
 800da1c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800da20:	edd7 7a07 	vldr	s15, [r7, #28]
 800da24:	ee37 7a67 	vsub.f32	s14, s14, s15
 800da28:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800da2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800da30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da34:	ee17 2a90 	vmov	r2, s15
 800da38:	4b3a      	ldr	r3, [pc, #232]	@ (800db24 <setTorque+0x38c>)
 800da3a:	601a      	str	r2, [r3, #0]
        d3 = d2 + tFirst;
 800da3c:	4b39      	ldr	r3, [pc, #228]	@ (800db24 <setTorque+0x38c>)
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	ee07 3a90 	vmov	s15, r3
 800da44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800da48:	edd7 7a08 	vldr	s15, [r7, #32]
 800da4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da54:	ee17 2a90 	vmov	r2, s15
 800da58:	4b33      	ldr	r3, [pc, #204]	@ (800db28 <setTorque+0x390>)
 800da5a:	601a      	str	r2, [r3, #0]
        d1 = d3 + tSecond;
 800da5c:	4b32      	ldr	r3, [pc, #200]	@ (800db28 <setTorque+0x390>)
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	ee07 3a90 	vmov	s15, r3
 800da64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800da68:	edd7 7a07 	vldr	s15, [r7, #28]
 800da6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da74:	ee17 2a90 	vmov	r2, s15
 800da78:	4b29      	ldr	r3, [pc, #164]	@ (800db20 <setTorque+0x388>)
 800da7a:	601a      	str	r2, [r3, #0]

        break;
 800da7c:	e0d2      	b.n	800dc24 <setTorque+0x48c>
    case 4:
        tFirst = -X;
 800da7e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800da82:	eef1 7a67 	vneg.f32	s15, s15
 800da86:	edc7 7a08 	vstr	s15, [r7, #32]
        tSecond = -Y;
 800da8a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800da8e:	eef1 7a67 	vneg.f32	s15, s15
 800da92:	edc7 7a07 	vstr	s15, [r7, #28]

        d3 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800da96:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800db2c <setTorque+0x394>
 800da9a:	edd7 7a08 	vldr	s15, [r7, #32]
 800da9e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800daa2:	edd7 7a07 	vldr	s15, [r7, #28]
 800daa6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800daaa:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800daae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800dab2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dab6:	ee17 2a90 	vmov	r2, s15
 800daba:	4b1b      	ldr	r3, [pc, #108]	@ (800db28 <setTorque+0x390>)
 800dabc:	601a      	str	r2, [r3, #0]
        d2 = d3 + tFirst;
 800dabe:	4b1a      	ldr	r3, [pc, #104]	@ (800db28 <setTorque+0x390>)
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	ee07 3a90 	vmov	s15, r3
 800dac6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800daca:	edd7 7a08 	vldr	s15, [r7, #32]
 800dace:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dad2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dad6:	ee17 2a90 	vmov	r2, s15
 800dada:	4b12      	ldr	r3, [pc, #72]	@ (800db24 <setTorque+0x38c>)
 800dadc:	601a      	str	r2, [r3, #0]
        d1 = d2 + tSecond;
 800dade:	4b11      	ldr	r3, [pc, #68]	@ (800db24 <setTorque+0x38c>)
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	ee07 3a90 	vmov	s15, r3
 800dae6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800daea:	edd7 7a07 	vldr	s15, [r7, #28]
 800daee:	ee77 7a27 	vadd.f32	s15, s14, s15
 800daf2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800daf6:	ee17 2a90 	vmov	r2, s15
 800dafa:	4b09      	ldr	r3, [pc, #36]	@ (800db20 <setTorque+0x388>)
 800dafc:	601a      	str	r2, [r3, #0]

        break;
 800dafe:	e091      	b.n	800dc24 <setTorque+0x48c>
 800db00:	c0ddb3d7 	.word	0xc0ddb3d7
 800db04:	c0ddb3d7 	.word	0xc0ddb3d7
 800db08:	40ddb3d7 	.word	0x40ddb3d7
 800db0c:	40ddb3d7 	.word	0x40ddb3d7
 800db10:	4490566b 	.word	0x4490566b
 800db14:	3fddb3d7 	.word	0x3fddb3d7
 800db18:	bfddb3d7 	.word	0xbfddb3d7
 800db1c:	08012704 	.word	0x08012704
 800db20:	20000974 	.word	0x20000974
 800db24:	20000978 	.word	0x20000978
 800db28:	2000097c 	.word	0x2000097c
 800db2c:	45fa0000 	.word	0x45fa0000

    case 5:
        tFirst = Z;
 800db30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db32:	623b      	str	r3, [r7, #32]
        tSecond = Y;
 800db34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db36:	61fb      	str	r3, [r7, #28]

        d3 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800db38:	ed1f 7a04 	vldr	s14, [pc, #-16]	@ 800db2c <setTorque+0x394>
 800db3c:	edd7 7a08 	vldr	s15, [r7, #32]
 800db40:	ee37 7a67 	vsub.f32	s14, s14, s15
 800db44:	edd7 7a07 	vldr	s15, [r7, #28]
 800db48:	ee37 7a67 	vsub.f32	s14, s14, s15
 800db4c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800db50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800db54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db58:	ee17 2a90 	vmov	r2, s15
 800db5c:	4b41      	ldr	r3, [pc, #260]	@ (800dc64 <setTorque+0x4cc>)
 800db5e:	601a      	str	r2, [r3, #0]
        d1 = d3 + tFirst;
 800db60:	4b40      	ldr	r3, [pc, #256]	@ (800dc64 <setTorque+0x4cc>)
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	ee07 3a90 	vmov	s15, r3
 800db68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800db6c:	edd7 7a08 	vldr	s15, [r7, #32]
 800db70:	ee77 7a27 	vadd.f32	s15, s14, s15
 800db74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db78:	ee17 2a90 	vmov	r2, s15
 800db7c:	4b3a      	ldr	r3, [pc, #232]	@ (800dc68 <setTorque+0x4d0>)
 800db7e:	601a      	str	r2, [r3, #0]
        d2 = d1 + tSecond;
 800db80:	4b39      	ldr	r3, [pc, #228]	@ (800dc68 <setTorque+0x4d0>)
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	ee07 3a90 	vmov	s15, r3
 800db88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800db8c:	edd7 7a07 	vldr	s15, [r7, #28]
 800db90:	ee77 7a27 	vadd.f32	s15, s14, s15
 800db94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db98:	ee17 2a90 	vmov	r2, s15
 800db9c:	4b33      	ldr	r3, [pc, #204]	@ (800dc6c <setTorque+0x4d4>)
 800db9e:	601a      	str	r2, [r3, #0]

        break;
 800dba0:	e040      	b.n	800dc24 <setTorque+0x48c>

    case 6:
        tFirst = -Z;
 800dba2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800dba6:	eef1 7a67 	vneg.f32	s15, s15
 800dbaa:	edc7 7a08 	vstr	s15, [r7, #32]
        tSecond = -X;
 800dbae:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800dbb2:	eef1 7a67 	vneg.f32	s15, s15
 800dbb6:	edc7 7a07 	vstr	s15, [r7, #28]

        d1 = (HALP_PWM_PERIOD - tFirst - tSecond) / 2.0f;
 800dbba:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800dc70 <setTorque+0x4d8>
 800dbbe:	edd7 7a08 	vldr	s15, [r7, #32]
 800dbc2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dbc6:	edd7 7a07 	vldr	s15, [r7, #28]
 800dbca:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dbce:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800dbd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800dbd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dbda:	ee17 2a90 	vmov	r2, s15
 800dbde:	4b22      	ldr	r3, [pc, #136]	@ (800dc68 <setTorque+0x4d0>)
 800dbe0:	601a      	str	r2, [r3, #0]
        d3 = d1 + tFirst;
 800dbe2:	4b21      	ldr	r3, [pc, #132]	@ (800dc68 <setTorque+0x4d0>)
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	ee07 3a90 	vmov	s15, r3
 800dbea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dbee:	edd7 7a08 	vldr	s15, [r7, #32]
 800dbf2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dbf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dbfa:	ee17 2a90 	vmov	r2, s15
 800dbfe:	4b19      	ldr	r3, [pc, #100]	@ (800dc64 <setTorque+0x4cc>)
 800dc00:	601a      	str	r2, [r3, #0]
        d2 = d3 + tSecond;
 800dc02:	4b18      	ldr	r3, [pc, #96]	@ (800dc64 <setTorque+0x4cc>)
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	ee07 3a90 	vmov	s15, r3
 800dc0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dc0e:	edd7 7a07 	vldr	s15, [r7, #28]
 800dc12:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dc16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc1a:	ee17 2a90 	vmov	r2, s15
 800dc1e:	4b13      	ldr	r3, [pc, #76]	@ (800dc6c <setTorque+0x4d4>)
 800dc20:	601a      	str	r2, [r3, #0]

        break;
 800dc22:	bf00      	nop

    }
    // #if SHOW_WAVE
    motor->d1 = d1;
 800dc24:	4b10      	ldr	r3, [pc, #64]	@ (800dc68 <setTorque+0x4d0>)
 800dc26:	681a      	ldr	r2, [r3, #0]
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    motor->d2 = d2;
 800dc2e:	4b0f      	ldr	r3, [pc, #60]	@ (800dc6c <setTorque+0x4d4>)
 800dc30:	681a      	ldr	r2, [r3, #0]
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    motor->d3 = d3;
 800dc38:	4b0a      	ldr	r3, [pc, #40]	@ (800dc64 <setTorque+0x4cc>)
 800dc3a:	681a      	ldr	r2, [r3, #0]
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    // #endif
    motor->updatePwm(d1, d2, d3);
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800dc48:	4a07      	ldr	r2, [pc, #28]	@ (800dc68 <setTorque+0x4d0>)
 800dc4a:	6812      	ldr	r2, [r2, #0]
 800dc4c:	b290      	uxth	r0, r2
 800dc4e:	4a07      	ldr	r2, [pc, #28]	@ (800dc6c <setTorque+0x4d4>)
 800dc50:	6812      	ldr	r2, [r2, #0]
 800dc52:	b291      	uxth	r1, r2
 800dc54:	4a03      	ldr	r2, [pc, #12]	@ (800dc64 <setTorque+0x4cc>)
 800dc56:	6812      	ldr	r2, [r2, #0]
 800dc58:	b292      	uxth	r2, r2
 800dc5a:	4798      	blx	r3
}
 800dc5c:	bf00      	nop
 800dc5e:	3740      	adds	r7, #64	@ 0x40
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd80      	pop	{r7, pc}
 800dc64:	2000097c 	.word	0x2000097c
 800dc68:	20000974 	.word	0x20000974
 800dc6c:	20000978 	.word	0x20000978
 800dc70:	45fa0000 	.word	0x45fa0000

0800dc74 <atof>:
 800dc74:	2100      	movs	r1, #0
 800dc76:	f000 be09 	b.w	800e88c <strtod>

0800dc7a <sulp>:
 800dc7a:	b570      	push	{r4, r5, r6, lr}
 800dc7c:	4604      	mov	r4, r0
 800dc7e:	460d      	mov	r5, r1
 800dc80:	ec45 4b10 	vmov	d0, r4, r5
 800dc84:	4616      	mov	r6, r2
 800dc86:	f003 fc7b 	bl	8011580 <__ulp>
 800dc8a:	ec51 0b10 	vmov	r0, r1, d0
 800dc8e:	b17e      	cbz	r6, 800dcb0 <sulp+0x36>
 800dc90:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dc94:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	dd09      	ble.n	800dcb0 <sulp+0x36>
 800dc9c:	051b      	lsls	r3, r3, #20
 800dc9e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800dca2:	2400      	movs	r4, #0
 800dca4:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800dca8:	4622      	mov	r2, r4
 800dcaa:	462b      	mov	r3, r5
 800dcac:	f7f2 fccc 	bl	8000648 <__aeabi_dmul>
 800dcb0:	ec41 0b10 	vmov	d0, r0, r1
 800dcb4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800dcb8 <_strtod_l>:
 800dcb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcbc:	b09f      	sub	sp, #124	@ 0x7c
 800dcbe:	460c      	mov	r4, r1
 800dcc0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	921a      	str	r2, [sp, #104]	@ 0x68
 800dcc6:	9005      	str	r0, [sp, #20]
 800dcc8:	f04f 0a00 	mov.w	sl, #0
 800dccc:	f04f 0b00 	mov.w	fp, #0
 800dcd0:	460a      	mov	r2, r1
 800dcd2:	9219      	str	r2, [sp, #100]	@ 0x64
 800dcd4:	7811      	ldrb	r1, [r2, #0]
 800dcd6:	292b      	cmp	r1, #43	@ 0x2b
 800dcd8:	d04a      	beq.n	800dd70 <_strtod_l+0xb8>
 800dcda:	d838      	bhi.n	800dd4e <_strtod_l+0x96>
 800dcdc:	290d      	cmp	r1, #13
 800dcde:	d832      	bhi.n	800dd46 <_strtod_l+0x8e>
 800dce0:	2908      	cmp	r1, #8
 800dce2:	d832      	bhi.n	800dd4a <_strtod_l+0x92>
 800dce4:	2900      	cmp	r1, #0
 800dce6:	d03b      	beq.n	800dd60 <_strtod_l+0xa8>
 800dce8:	2200      	movs	r2, #0
 800dcea:	920b      	str	r2, [sp, #44]	@ 0x2c
 800dcec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800dcee:	782a      	ldrb	r2, [r5, #0]
 800dcf0:	2a30      	cmp	r2, #48	@ 0x30
 800dcf2:	f040 80b3 	bne.w	800de5c <_strtod_l+0x1a4>
 800dcf6:	786a      	ldrb	r2, [r5, #1]
 800dcf8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dcfc:	2a58      	cmp	r2, #88	@ 0x58
 800dcfe:	d16e      	bne.n	800ddde <_strtod_l+0x126>
 800dd00:	9302      	str	r3, [sp, #8]
 800dd02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd04:	9301      	str	r3, [sp, #4]
 800dd06:	ab1a      	add	r3, sp, #104	@ 0x68
 800dd08:	9300      	str	r3, [sp, #0]
 800dd0a:	4a8e      	ldr	r2, [pc, #568]	@ (800df44 <_strtod_l+0x28c>)
 800dd0c:	9805      	ldr	r0, [sp, #20]
 800dd0e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dd10:	a919      	add	r1, sp, #100	@ 0x64
 800dd12:	f002 fd27 	bl	8010764 <__gethex>
 800dd16:	f010 060f 	ands.w	r6, r0, #15
 800dd1a:	4604      	mov	r4, r0
 800dd1c:	d005      	beq.n	800dd2a <_strtod_l+0x72>
 800dd1e:	2e06      	cmp	r6, #6
 800dd20:	d128      	bne.n	800dd74 <_strtod_l+0xbc>
 800dd22:	3501      	adds	r5, #1
 800dd24:	2300      	movs	r3, #0
 800dd26:	9519      	str	r5, [sp, #100]	@ 0x64
 800dd28:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dd2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	f040 858e 	bne.w	800e84e <_strtod_l+0xb96>
 800dd32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd34:	b1cb      	cbz	r3, 800dd6a <_strtod_l+0xb2>
 800dd36:	4652      	mov	r2, sl
 800dd38:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800dd3c:	ec43 2b10 	vmov	d0, r2, r3
 800dd40:	b01f      	add	sp, #124	@ 0x7c
 800dd42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd46:	2920      	cmp	r1, #32
 800dd48:	d1ce      	bne.n	800dce8 <_strtod_l+0x30>
 800dd4a:	3201      	adds	r2, #1
 800dd4c:	e7c1      	b.n	800dcd2 <_strtod_l+0x1a>
 800dd4e:	292d      	cmp	r1, #45	@ 0x2d
 800dd50:	d1ca      	bne.n	800dce8 <_strtod_l+0x30>
 800dd52:	2101      	movs	r1, #1
 800dd54:	910b      	str	r1, [sp, #44]	@ 0x2c
 800dd56:	1c51      	adds	r1, r2, #1
 800dd58:	9119      	str	r1, [sp, #100]	@ 0x64
 800dd5a:	7852      	ldrb	r2, [r2, #1]
 800dd5c:	2a00      	cmp	r2, #0
 800dd5e:	d1c5      	bne.n	800dcec <_strtod_l+0x34>
 800dd60:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dd62:	9419      	str	r4, [sp, #100]	@ 0x64
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	f040 8570 	bne.w	800e84a <_strtod_l+0xb92>
 800dd6a:	4652      	mov	r2, sl
 800dd6c:	465b      	mov	r3, fp
 800dd6e:	e7e5      	b.n	800dd3c <_strtod_l+0x84>
 800dd70:	2100      	movs	r1, #0
 800dd72:	e7ef      	b.n	800dd54 <_strtod_l+0x9c>
 800dd74:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dd76:	b13a      	cbz	r2, 800dd88 <_strtod_l+0xd0>
 800dd78:	2135      	movs	r1, #53	@ 0x35
 800dd7a:	a81c      	add	r0, sp, #112	@ 0x70
 800dd7c:	f003 fcfa 	bl	8011774 <__copybits>
 800dd80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd82:	9805      	ldr	r0, [sp, #20]
 800dd84:	f003 f8c8 	bl	8010f18 <_Bfree>
 800dd88:	3e01      	subs	r6, #1
 800dd8a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800dd8c:	2e04      	cmp	r6, #4
 800dd8e:	d806      	bhi.n	800dd9e <_strtod_l+0xe6>
 800dd90:	e8df f006 	tbb	[pc, r6]
 800dd94:	201d0314 	.word	0x201d0314
 800dd98:	14          	.byte	0x14
 800dd99:	00          	.byte	0x00
 800dd9a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800dd9e:	05e1      	lsls	r1, r4, #23
 800dda0:	bf48      	it	mi
 800dda2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800dda6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ddaa:	0d1b      	lsrs	r3, r3, #20
 800ddac:	051b      	lsls	r3, r3, #20
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d1bb      	bne.n	800dd2a <_strtod_l+0x72>
 800ddb2:	f001 fd8d 	bl	800f8d0 <__errno>
 800ddb6:	2322      	movs	r3, #34	@ 0x22
 800ddb8:	6003      	str	r3, [r0, #0]
 800ddba:	e7b6      	b.n	800dd2a <_strtod_l+0x72>
 800ddbc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ddc0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ddc4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ddc8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ddcc:	e7e7      	b.n	800dd9e <_strtod_l+0xe6>
 800ddce:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800df4c <_strtod_l+0x294>
 800ddd2:	e7e4      	b.n	800dd9e <_strtod_l+0xe6>
 800ddd4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ddd8:	f04f 3aff 	mov.w	sl, #4294967295
 800dddc:	e7df      	b.n	800dd9e <_strtod_l+0xe6>
 800ddde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dde0:	1c5a      	adds	r2, r3, #1
 800dde2:	9219      	str	r2, [sp, #100]	@ 0x64
 800dde4:	785b      	ldrb	r3, [r3, #1]
 800dde6:	2b30      	cmp	r3, #48	@ 0x30
 800dde8:	d0f9      	beq.n	800ddde <_strtod_l+0x126>
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d09d      	beq.n	800dd2a <_strtod_l+0x72>
 800ddee:	2301      	movs	r3, #1
 800ddf0:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddf2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ddf4:	930c      	str	r3, [sp, #48]	@ 0x30
 800ddf6:	2300      	movs	r3, #0
 800ddf8:	9308      	str	r3, [sp, #32]
 800ddfa:	930a      	str	r3, [sp, #40]	@ 0x28
 800ddfc:	461f      	mov	r7, r3
 800ddfe:	220a      	movs	r2, #10
 800de00:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800de02:	7805      	ldrb	r5, [r0, #0]
 800de04:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800de08:	b2d9      	uxtb	r1, r3
 800de0a:	2909      	cmp	r1, #9
 800de0c:	d928      	bls.n	800de60 <_strtod_l+0x1a8>
 800de0e:	494e      	ldr	r1, [pc, #312]	@ (800df48 <_strtod_l+0x290>)
 800de10:	2201      	movs	r2, #1
 800de12:	f001 fd01 	bl	800f818 <strncmp>
 800de16:	2800      	cmp	r0, #0
 800de18:	d032      	beq.n	800de80 <_strtod_l+0x1c8>
 800de1a:	2000      	movs	r0, #0
 800de1c:	462a      	mov	r2, r5
 800de1e:	4681      	mov	r9, r0
 800de20:	463d      	mov	r5, r7
 800de22:	4603      	mov	r3, r0
 800de24:	2a65      	cmp	r2, #101	@ 0x65
 800de26:	d001      	beq.n	800de2c <_strtod_l+0x174>
 800de28:	2a45      	cmp	r2, #69	@ 0x45
 800de2a:	d114      	bne.n	800de56 <_strtod_l+0x19e>
 800de2c:	b91d      	cbnz	r5, 800de36 <_strtod_l+0x17e>
 800de2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de30:	4302      	orrs	r2, r0
 800de32:	d095      	beq.n	800dd60 <_strtod_l+0xa8>
 800de34:	2500      	movs	r5, #0
 800de36:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800de38:	1c62      	adds	r2, r4, #1
 800de3a:	9219      	str	r2, [sp, #100]	@ 0x64
 800de3c:	7862      	ldrb	r2, [r4, #1]
 800de3e:	2a2b      	cmp	r2, #43	@ 0x2b
 800de40:	d077      	beq.n	800df32 <_strtod_l+0x27a>
 800de42:	2a2d      	cmp	r2, #45	@ 0x2d
 800de44:	d07b      	beq.n	800df3e <_strtod_l+0x286>
 800de46:	f04f 0c00 	mov.w	ip, #0
 800de4a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800de4e:	2909      	cmp	r1, #9
 800de50:	f240 8082 	bls.w	800df58 <_strtod_l+0x2a0>
 800de54:	9419      	str	r4, [sp, #100]	@ 0x64
 800de56:	f04f 0800 	mov.w	r8, #0
 800de5a:	e0a2      	b.n	800dfa2 <_strtod_l+0x2ea>
 800de5c:	2300      	movs	r3, #0
 800de5e:	e7c7      	b.n	800ddf0 <_strtod_l+0x138>
 800de60:	2f08      	cmp	r7, #8
 800de62:	bfd5      	itete	le
 800de64:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800de66:	9908      	ldrgt	r1, [sp, #32]
 800de68:	fb02 3301 	mlale	r3, r2, r1, r3
 800de6c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800de70:	f100 0001 	add.w	r0, r0, #1
 800de74:	bfd4      	ite	le
 800de76:	930a      	strle	r3, [sp, #40]	@ 0x28
 800de78:	9308      	strgt	r3, [sp, #32]
 800de7a:	3701      	adds	r7, #1
 800de7c:	9019      	str	r0, [sp, #100]	@ 0x64
 800de7e:	e7bf      	b.n	800de00 <_strtod_l+0x148>
 800de80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de82:	1c5a      	adds	r2, r3, #1
 800de84:	9219      	str	r2, [sp, #100]	@ 0x64
 800de86:	785a      	ldrb	r2, [r3, #1]
 800de88:	b37f      	cbz	r7, 800deea <_strtod_l+0x232>
 800de8a:	4681      	mov	r9, r0
 800de8c:	463d      	mov	r5, r7
 800de8e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800de92:	2b09      	cmp	r3, #9
 800de94:	d912      	bls.n	800debc <_strtod_l+0x204>
 800de96:	2301      	movs	r3, #1
 800de98:	e7c4      	b.n	800de24 <_strtod_l+0x16c>
 800de9a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de9c:	1c5a      	adds	r2, r3, #1
 800de9e:	9219      	str	r2, [sp, #100]	@ 0x64
 800dea0:	785a      	ldrb	r2, [r3, #1]
 800dea2:	3001      	adds	r0, #1
 800dea4:	2a30      	cmp	r2, #48	@ 0x30
 800dea6:	d0f8      	beq.n	800de9a <_strtod_l+0x1e2>
 800dea8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800deac:	2b08      	cmp	r3, #8
 800deae:	f200 84d3 	bhi.w	800e858 <_strtod_l+0xba0>
 800deb2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800deb4:	930c      	str	r3, [sp, #48]	@ 0x30
 800deb6:	4681      	mov	r9, r0
 800deb8:	2000      	movs	r0, #0
 800deba:	4605      	mov	r5, r0
 800debc:	3a30      	subs	r2, #48	@ 0x30
 800debe:	f100 0301 	add.w	r3, r0, #1
 800dec2:	d02a      	beq.n	800df1a <_strtod_l+0x262>
 800dec4:	4499      	add	r9, r3
 800dec6:	eb00 0c05 	add.w	ip, r0, r5
 800deca:	462b      	mov	r3, r5
 800decc:	210a      	movs	r1, #10
 800dece:	4563      	cmp	r3, ip
 800ded0:	d10d      	bne.n	800deee <_strtod_l+0x236>
 800ded2:	1c69      	adds	r1, r5, #1
 800ded4:	4401      	add	r1, r0
 800ded6:	4428      	add	r0, r5
 800ded8:	2808      	cmp	r0, #8
 800deda:	dc16      	bgt.n	800df0a <_strtod_l+0x252>
 800dedc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800dede:	230a      	movs	r3, #10
 800dee0:	fb03 2300 	mla	r3, r3, r0, r2
 800dee4:	930a      	str	r3, [sp, #40]	@ 0x28
 800dee6:	2300      	movs	r3, #0
 800dee8:	e018      	b.n	800df1c <_strtod_l+0x264>
 800deea:	4638      	mov	r0, r7
 800deec:	e7da      	b.n	800dea4 <_strtod_l+0x1ec>
 800deee:	2b08      	cmp	r3, #8
 800def0:	f103 0301 	add.w	r3, r3, #1
 800def4:	dc03      	bgt.n	800defe <_strtod_l+0x246>
 800def6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800def8:	434e      	muls	r6, r1
 800defa:	960a      	str	r6, [sp, #40]	@ 0x28
 800defc:	e7e7      	b.n	800dece <_strtod_l+0x216>
 800defe:	2b10      	cmp	r3, #16
 800df00:	bfde      	ittt	le
 800df02:	9e08      	ldrle	r6, [sp, #32]
 800df04:	434e      	mulle	r6, r1
 800df06:	9608      	strle	r6, [sp, #32]
 800df08:	e7e1      	b.n	800dece <_strtod_l+0x216>
 800df0a:	280f      	cmp	r0, #15
 800df0c:	dceb      	bgt.n	800dee6 <_strtod_l+0x22e>
 800df0e:	9808      	ldr	r0, [sp, #32]
 800df10:	230a      	movs	r3, #10
 800df12:	fb03 2300 	mla	r3, r3, r0, r2
 800df16:	9308      	str	r3, [sp, #32]
 800df18:	e7e5      	b.n	800dee6 <_strtod_l+0x22e>
 800df1a:	4629      	mov	r1, r5
 800df1c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df1e:	1c50      	adds	r0, r2, #1
 800df20:	9019      	str	r0, [sp, #100]	@ 0x64
 800df22:	7852      	ldrb	r2, [r2, #1]
 800df24:	4618      	mov	r0, r3
 800df26:	460d      	mov	r5, r1
 800df28:	e7b1      	b.n	800de8e <_strtod_l+0x1d6>
 800df2a:	f04f 0900 	mov.w	r9, #0
 800df2e:	2301      	movs	r3, #1
 800df30:	e77d      	b.n	800de2e <_strtod_l+0x176>
 800df32:	f04f 0c00 	mov.w	ip, #0
 800df36:	1ca2      	adds	r2, r4, #2
 800df38:	9219      	str	r2, [sp, #100]	@ 0x64
 800df3a:	78a2      	ldrb	r2, [r4, #2]
 800df3c:	e785      	b.n	800de4a <_strtod_l+0x192>
 800df3e:	f04f 0c01 	mov.w	ip, #1
 800df42:	e7f8      	b.n	800df36 <_strtod_l+0x27e>
 800df44:	08012724 	.word	0x08012724
 800df48:	0801270b 	.word	0x0801270b
 800df4c:	7ff00000 	.word	0x7ff00000
 800df50:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df52:	1c51      	adds	r1, r2, #1
 800df54:	9119      	str	r1, [sp, #100]	@ 0x64
 800df56:	7852      	ldrb	r2, [r2, #1]
 800df58:	2a30      	cmp	r2, #48	@ 0x30
 800df5a:	d0f9      	beq.n	800df50 <_strtod_l+0x298>
 800df5c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800df60:	2908      	cmp	r1, #8
 800df62:	f63f af78 	bhi.w	800de56 <_strtod_l+0x19e>
 800df66:	3a30      	subs	r2, #48	@ 0x30
 800df68:	920e      	str	r2, [sp, #56]	@ 0x38
 800df6a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df6c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800df6e:	f04f 080a 	mov.w	r8, #10
 800df72:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df74:	1c56      	adds	r6, r2, #1
 800df76:	9619      	str	r6, [sp, #100]	@ 0x64
 800df78:	7852      	ldrb	r2, [r2, #1]
 800df7a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800df7e:	f1be 0f09 	cmp.w	lr, #9
 800df82:	d939      	bls.n	800dff8 <_strtod_l+0x340>
 800df84:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800df86:	1a76      	subs	r6, r6, r1
 800df88:	2e08      	cmp	r6, #8
 800df8a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800df8e:	dc03      	bgt.n	800df98 <_strtod_l+0x2e0>
 800df90:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800df92:	4588      	cmp	r8, r1
 800df94:	bfa8      	it	ge
 800df96:	4688      	movge	r8, r1
 800df98:	f1bc 0f00 	cmp.w	ip, #0
 800df9c:	d001      	beq.n	800dfa2 <_strtod_l+0x2ea>
 800df9e:	f1c8 0800 	rsb	r8, r8, #0
 800dfa2:	2d00      	cmp	r5, #0
 800dfa4:	d14e      	bne.n	800e044 <_strtod_l+0x38c>
 800dfa6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dfa8:	4308      	orrs	r0, r1
 800dfaa:	f47f aebe 	bne.w	800dd2a <_strtod_l+0x72>
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	f47f aed6 	bne.w	800dd60 <_strtod_l+0xa8>
 800dfb4:	2a69      	cmp	r2, #105	@ 0x69
 800dfb6:	d028      	beq.n	800e00a <_strtod_l+0x352>
 800dfb8:	dc25      	bgt.n	800e006 <_strtod_l+0x34e>
 800dfba:	2a49      	cmp	r2, #73	@ 0x49
 800dfbc:	d025      	beq.n	800e00a <_strtod_l+0x352>
 800dfbe:	2a4e      	cmp	r2, #78	@ 0x4e
 800dfc0:	f47f aece 	bne.w	800dd60 <_strtod_l+0xa8>
 800dfc4:	499b      	ldr	r1, [pc, #620]	@ (800e234 <_strtod_l+0x57c>)
 800dfc6:	a819      	add	r0, sp, #100	@ 0x64
 800dfc8:	f002 fdee 	bl	8010ba8 <__match>
 800dfcc:	2800      	cmp	r0, #0
 800dfce:	f43f aec7 	beq.w	800dd60 <_strtod_l+0xa8>
 800dfd2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dfd4:	781b      	ldrb	r3, [r3, #0]
 800dfd6:	2b28      	cmp	r3, #40	@ 0x28
 800dfd8:	d12e      	bne.n	800e038 <_strtod_l+0x380>
 800dfda:	4997      	ldr	r1, [pc, #604]	@ (800e238 <_strtod_l+0x580>)
 800dfdc:	aa1c      	add	r2, sp, #112	@ 0x70
 800dfde:	a819      	add	r0, sp, #100	@ 0x64
 800dfe0:	f002 fdf6 	bl	8010bd0 <__hexnan>
 800dfe4:	2805      	cmp	r0, #5
 800dfe6:	d127      	bne.n	800e038 <_strtod_l+0x380>
 800dfe8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dfea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800dfee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800dff2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800dff6:	e698      	b.n	800dd2a <_strtod_l+0x72>
 800dff8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800dffa:	fb08 2101 	mla	r1, r8, r1, r2
 800dffe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e002:	920e      	str	r2, [sp, #56]	@ 0x38
 800e004:	e7b5      	b.n	800df72 <_strtod_l+0x2ba>
 800e006:	2a6e      	cmp	r2, #110	@ 0x6e
 800e008:	e7da      	b.n	800dfc0 <_strtod_l+0x308>
 800e00a:	498c      	ldr	r1, [pc, #560]	@ (800e23c <_strtod_l+0x584>)
 800e00c:	a819      	add	r0, sp, #100	@ 0x64
 800e00e:	f002 fdcb 	bl	8010ba8 <__match>
 800e012:	2800      	cmp	r0, #0
 800e014:	f43f aea4 	beq.w	800dd60 <_strtod_l+0xa8>
 800e018:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e01a:	4989      	ldr	r1, [pc, #548]	@ (800e240 <_strtod_l+0x588>)
 800e01c:	3b01      	subs	r3, #1
 800e01e:	a819      	add	r0, sp, #100	@ 0x64
 800e020:	9319      	str	r3, [sp, #100]	@ 0x64
 800e022:	f002 fdc1 	bl	8010ba8 <__match>
 800e026:	b910      	cbnz	r0, 800e02e <_strtod_l+0x376>
 800e028:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e02a:	3301      	adds	r3, #1
 800e02c:	9319      	str	r3, [sp, #100]	@ 0x64
 800e02e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800e250 <_strtod_l+0x598>
 800e032:	f04f 0a00 	mov.w	sl, #0
 800e036:	e678      	b.n	800dd2a <_strtod_l+0x72>
 800e038:	4882      	ldr	r0, [pc, #520]	@ (800e244 <_strtod_l+0x58c>)
 800e03a:	f001 fc85 	bl	800f948 <nan>
 800e03e:	ec5b ab10 	vmov	sl, fp, d0
 800e042:	e672      	b.n	800dd2a <_strtod_l+0x72>
 800e044:	eba8 0309 	sub.w	r3, r8, r9
 800e048:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e04a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e04c:	2f00      	cmp	r7, #0
 800e04e:	bf08      	it	eq
 800e050:	462f      	moveq	r7, r5
 800e052:	2d10      	cmp	r5, #16
 800e054:	462c      	mov	r4, r5
 800e056:	bfa8      	it	ge
 800e058:	2410      	movge	r4, #16
 800e05a:	f7f2 fa7b 	bl	8000554 <__aeabi_ui2d>
 800e05e:	2d09      	cmp	r5, #9
 800e060:	4682      	mov	sl, r0
 800e062:	468b      	mov	fp, r1
 800e064:	dc13      	bgt.n	800e08e <_strtod_l+0x3d6>
 800e066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e068:	2b00      	cmp	r3, #0
 800e06a:	f43f ae5e 	beq.w	800dd2a <_strtod_l+0x72>
 800e06e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e070:	dd78      	ble.n	800e164 <_strtod_l+0x4ac>
 800e072:	2b16      	cmp	r3, #22
 800e074:	dc5f      	bgt.n	800e136 <_strtod_l+0x47e>
 800e076:	4974      	ldr	r1, [pc, #464]	@ (800e248 <_strtod_l+0x590>)
 800e078:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e07c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e080:	4652      	mov	r2, sl
 800e082:	465b      	mov	r3, fp
 800e084:	f7f2 fae0 	bl	8000648 <__aeabi_dmul>
 800e088:	4682      	mov	sl, r0
 800e08a:	468b      	mov	fp, r1
 800e08c:	e64d      	b.n	800dd2a <_strtod_l+0x72>
 800e08e:	4b6e      	ldr	r3, [pc, #440]	@ (800e248 <_strtod_l+0x590>)
 800e090:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e094:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e098:	f7f2 fad6 	bl	8000648 <__aeabi_dmul>
 800e09c:	4682      	mov	sl, r0
 800e09e:	9808      	ldr	r0, [sp, #32]
 800e0a0:	468b      	mov	fp, r1
 800e0a2:	f7f2 fa57 	bl	8000554 <__aeabi_ui2d>
 800e0a6:	4602      	mov	r2, r0
 800e0a8:	460b      	mov	r3, r1
 800e0aa:	4650      	mov	r0, sl
 800e0ac:	4659      	mov	r1, fp
 800e0ae:	f7f2 f915 	bl	80002dc <__adddf3>
 800e0b2:	2d0f      	cmp	r5, #15
 800e0b4:	4682      	mov	sl, r0
 800e0b6:	468b      	mov	fp, r1
 800e0b8:	ddd5      	ble.n	800e066 <_strtod_l+0x3ae>
 800e0ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0bc:	1b2c      	subs	r4, r5, r4
 800e0be:	441c      	add	r4, r3
 800e0c0:	2c00      	cmp	r4, #0
 800e0c2:	f340 8096 	ble.w	800e1f2 <_strtod_l+0x53a>
 800e0c6:	f014 030f 	ands.w	r3, r4, #15
 800e0ca:	d00a      	beq.n	800e0e2 <_strtod_l+0x42a>
 800e0cc:	495e      	ldr	r1, [pc, #376]	@ (800e248 <_strtod_l+0x590>)
 800e0ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e0d2:	4652      	mov	r2, sl
 800e0d4:	465b      	mov	r3, fp
 800e0d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0da:	f7f2 fab5 	bl	8000648 <__aeabi_dmul>
 800e0de:	4682      	mov	sl, r0
 800e0e0:	468b      	mov	fp, r1
 800e0e2:	f034 040f 	bics.w	r4, r4, #15
 800e0e6:	d073      	beq.n	800e1d0 <_strtod_l+0x518>
 800e0e8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e0ec:	dd48      	ble.n	800e180 <_strtod_l+0x4c8>
 800e0ee:	2400      	movs	r4, #0
 800e0f0:	46a0      	mov	r8, r4
 800e0f2:	940a      	str	r4, [sp, #40]	@ 0x28
 800e0f4:	46a1      	mov	r9, r4
 800e0f6:	9a05      	ldr	r2, [sp, #20]
 800e0f8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800e250 <_strtod_l+0x598>
 800e0fc:	2322      	movs	r3, #34	@ 0x22
 800e0fe:	6013      	str	r3, [r2, #0]
 800e100:	f04f 0a00 	mov.w	sl, #0
 800e104:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e106:	2b00      	cmp	r3, #0
 800e108:	f43f ae0f 	beq.w	800dd2a <_strtod_l+0x72>
 800e10c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e10e:	9805      	ldr	r0, [sp, #20]
 800e110:	f002 ff02 	bl	8010f18 <_Bfree>
 800e114:	9805      	ldr	r0, [sp, #20]
 800e116:	4649      	mov	r1, r9
 800e118:	f002 fefe 	bl	8010f18 <_Bfree>
 800e11c:	9805      	ldr	r0, [sp, #20]
 800e11e:	4641      	mov	r1, r8
 800e120:	f002 fefa 	bl	8010f18 <_Bfree>
 800e124:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e126:	9805      	ldr	r0, [sp, #20]
 800e128:	f002 fef6 	bl	8010f18 <_Bfree>
 800e12c:	9805      	ldr	r0, [sp, #20]
 800e12e:	4621      	mov	r1, r4
 800e130:	f002 fef2 	bl	8010f18 <_Bfree>
 800e134:	e5f9      	b.n	800dd2a <_strtod_l+0x72>
 800e136:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e138:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e13c:	4293      	cmp	r3, r2
 800e13e:	dbbc      	blt.n	800e0ba <_strtod_l+0x402>
 800e140:	4c41      	ldr	r4, [pc, #260]	@ (800e248 <_strtod_l+0x590>)
 800e142:	f1c5 050f 	rsb	r5, r5, #15
 800e146:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e14a:	4652      	mov	r2, sl
 800e14c:	465b      	mov	r3, fp
 800e14e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e152:	f7f2 fa79 	bl	8000648 <__aeabi_dmul>
 800e156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e158:	1b5d      	subs	r5, r3, r5
 800e15a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e15e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e162:	e78f      	b.n	800e084 <_strtod_l+0x3cc>
 800e164:	3316      	adds	r3, #22
 800e166:	dba8      	blt.n	800e0ba <_strtod_l+0x402>
 800e168:	4b37      	ldr	r3, [pc, #220]	@ (800e248 <_strtod_l+0x590>)
 800e16a:	eba9 0808 	sub.w	r8, r9, r8
 800e16e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e172:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e176:	4650      	mov	r0, sl
 800e178:	4659      	mov	r1, fp
 800e17a:	f7f2 fb8f 	bl	800089c <__aeabi_ddiv>
 800e17e:	e783      	b.n	800e088 <_strtod_l+0x3d0>
 800e180:	4b32      	ldr	r3, [pc, #200]	@ (800e24c <_strtod_l+0x594>)
 800e182:	9308      	str	r3, [sp, #32]
 800e184:	2300      	movs	r3, #0
 800e186:	1124      	asrs	r4, r4, #4
 800e188:	4650      	mov	r0, sl
 800e18a:	4659      	mov	r1, fp
 800e18c:	461e      	mov	r6, r3
 800e18e:	2c01      	cmp	r4, #1
 800e190:	dc21      	bgt.n	800e1d6 <_strtod_l+0x51e>
 800e192:	b10b      	cbz	r3, 800e198 <_strtod_l+0x4e0>
 800e194:	4682      	mov	sl, r0
 800e196:	468b      	mov	fp, r1
 800e198:	492c      	ldr	r1, [pc, #176]	@ (800e24c <_strtod_l+0x594>)
 800e19a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e19e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e1a2:	4652      	mov	r2, sl
 800e1a4:	465b      	mov	r3, fp
 800e1a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1aa:	f7f2 fa4d 	bl	8000648 <__aeabi_dmul>
 800e1ae:	4b28      	ldr	r3, [pc, #160]	@ (800e250 <_strtod_l+0x598>)
 800e1b0:	460a      	mov	r2, r1
 800e1b2:	400b      	ands	r3, r1
 800e1b4:	4927      	ldr	r1, [pc, #156]	@ (800e254 <_strtod_l+0x59c>)
 800e1b6:	428b      	cmp	r3, r1
 800e1b8:	4682      	mov	sl, r0
 800e1ba:	d898      	bhi.n	800e0ee <_strtod_l+0x436>
 800e1bc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e1c0:	428b      	cmp	r3, r1
 800e1c2:	bf86      	itte	hi
 800e1c4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800e258 <_strtod_l+0x5a0>
 800e1c8:	f04f 3aff 	movhi.w	sl, #4294967295
 800e1cc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	9308      	str	r3, [sp, #32]
 800e1d4:	e07a      	b.n	800e2cc <_strtod_l+0x614>
 800e1d6:	07e2      	lsls	r2, r4, #31
 800e1d8:	d505      	bpl.n	800e1e6 <_strtod_l+0x52e>
 800e1da:	9b08      	ldr	r3, [sp, #32]
 800e1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1e0:	f7f2 fa32 	bl	8000648 <__aeabi_dmul>
 800e1e4:	2301      	movs	r3, #1
 800e1e6:	9a08      	ldr	r2, [sp, #32]
 800e1e8:	3208      	adds	r2, #8
 800e1ea:	3601      	adds	r6, #1
 800e1ec:	1064      	asrs	r4, r4, #1
 800e1ee:	9208      	str	r2, [sp, #32]
 800e1f0:	e7cd      	b.n	800e18e <_strtod_l+0x4d6>
 800e1f2:	d0ed      	beq.n	800e1d0 <_strtod_l+0x518>
 800e1f4:	4264      	negs	r4, r4
 800e1f6:	f014 020f 	ands.w	r2, r4, #15
 800e1fa:	d00a      	beq.n	800e212 <_strtod_l+0x55a>
 800e1fc:	4b12      	ldr	r3, [pc, #72]	@ (800e248 <_strtod_l+0x590>)
 800e1fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e202:	4650      	mov	r0, sl
 800e204:	4659      	mov	r1, fp
 800e206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e20a:	f7f2 fb47 	bl	800089c <__aeabi_ddiv>
 800e20e:	4682      	mov	sl, r0
 800e210:	468b      	mov	fp, r1
 800e212:	1124      	asrs	r4, r4, #4
 800e214:	d0dc      	beq.n	800e1d0 <_strtod_l+0x518>
 800e216:	2c1f      	cmp	r4, #31
 800e218:	dd20      	ble.n	800e25c <_strtod_l+0x5a4>
 800e21a:	2400      	movs	r4, #0
 800e21c:	46a0      	mov	r8, r4
 800e21e:	940a      	str	r4, [sp, #40]	@ 0x28
 800e220:	46a1      	mov	r9, r4
 800e222:	9a05      	ldr	r2, [sp, #20]
 800e224:	2322      	movs	r3, #34	@ 0x22
 800e226:	f04f 0a00 	mov.w	sl, #0
 800e22a:	f04f 0b00 	mov.w	fp, #0
 800e22e:	6013      	str	r3, [r2, #0]
 800e230:	e768      	b.n	800e104 <_strtod_l+0x44c>
 800e232:	bf00      	nop
 800e234:	0801276d 	.word	0x0801276d
 800e238:	08012710 	.word	0x08012710
 800e23c:	08012765 	.word	0x08012765
 800e240:	080127a4 	.word	0x080127a4
 800e244:	08012b35 	.word	0x08012b35
 800e248:	08012920 	.word	0x08012920
 800e24c:	080128f8 	.word	0x080128f8
 800e250:	7ff00000 	.word	0x7ff00000
 800e254:	7ca00000 	.word	0x7ca00000
 800e258:	7fefffff 	.word	0x7fefffff
 800e25c:	f014 0310 	ands.w	r3, r4, #16
 800e260:	bf18      	it	ne
 800e262:	236a      	movne	r3, #106	@ 0x6a
 800e264:	4ea9      	ldr	r6, [pc, #676]	@ (800e50c <_strtod_l+0x854>)
 800e266:	9308      	str	r3, [sp, #32]
 800e268:	4650      	mov	r0, sl
 800e26a:	4659      	mov	r1, fp
 800e26c:	2300      	movs	r3, #0
 800e26e:	07e2      	lsls	r2, r4, #31
 800e270:	d504      	bpl.n	800e27c <_strtod_l+0x5c4>
 800e272:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e276:	f7f2 f9e7 	bl	8000648 <__aeabi_dmul>
 800e27a:	2301      	movs	r3, #1
 800e27c:	1064      	asrs	r4, r4, #1
 800e27e:	f106 0608 	add.w	r6, r6, #8
 800e282:	d1f4      	bne.n	800e26e <_strtod_l+0x5b6>
 800e284:	b10b      	cbz	r3, 800e28a <_strtod_l+0x5d2>
 800e286:	4682      	mov	sl, r0
 800e288:	468b      	mov	fp, r1
 800e28a:	9b08      	ldr	r3, [sp, #32]
 800e28c:	b1b3      	cbz	r3, 800e2bc <_strtod_l+0x604>
 800e28e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e292:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e296:	2b00      	cmp	r3, #0
 800e298:	4659      	mov	r1, fp
 800e29a:	dd0f      	ble.n	800e2bc <_strtod_l+0x604>
 800e29c:	2b1f      	cmp	r3, #31
 800e29e:	dd55      	ble.n	800e34c <_strtod_l+0x694>
 800e2a0:	2b34      	cmp	r3, #52	@ 0x34
 800e2a2:	bfde      	ittt	le
 800e2a4:	f04f 33ff 	movle.w	r3, #4294967295
 800e2a8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e2ac:	4093      	lslle	r3, r2
 800e2ae:	f04f 0a00 	mov.w	sl, #0
 800e2b2:	bfcc      	ite	gt
 800e2b4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e2b8:	ea03 0b01 	andle.w	fp, r3, r1
 800e2bc:	2200      	movs	r2, #0
 800e2be:	2300      	movs	r3, #0
 800e2c0:	4650      	mov	r0, sl
 800e2c2:	4659      	mov	r1, fp
 800e2c4:	f7f2 fc28 	bl	8000b18 <__aeabi_dcmpeq>
 800e2c8:	2800      	cmp	r0, #0
 800e2ca:	d1a6      	bne.n	800e21a <_strtod_l+0x562>
 800e2cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e2ce:	9300      	str	r3, [sp, #0]
 800e2d0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e2d2:	9805      	ldr	r0, [sp, #20]
 800e2d4:	462b      	mov	r3, r5
 800e2d6:	463a      	mov	r2, r7
 800e2d8:	f002 fe86 	bl	8010fe8 <__s2b>
 800e2dc:	900a      	str	r0, [sp, #40]	@ 0x28
 800e2de:	2800      	cmp	r0, #0
 800e2e0:	f43f af05 	beq.w	800e0ee <_strtod_l+0x436>
 800e2e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e2e6:	2a00      	cmp	r2, #0
 800e2e8:	eba9 0308 	sub.w	r3, r9, r8
 800e2ec:	bfa8      	it	ge
 800e2ee:	2300      	movge	r3, #0
 800e2f0:	9312      	str	r3, [sp, #72]	@ 0x48
 800e2f2:	2400      	movs	r4, #0
 800e2f4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e2f8:	9316      	str	r3, [sp, #88]	@ 0x58
 800e2fa:	46a0      	mov	r8, r4
 800e2fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e2fe:	9805      	ldr	r0, [sp, #20]
 800e300:	6859      	ldr	r1, [r3, #4]
 800e302:	f002 fdc9 	bl	8010e98 <_Balloc>
 800e306:	4681      	mov	r9, r0
 800e308:	2800      	cmp	r0, #0
 800e30a:	f43f aef4 	beq.w	800e0f6 <_strtod_l+0x43e>
 800e30e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e310:	691a      	ldr	r2, [r3, #16]
 800e312:	3202      	adds	r2, #2
 800e314:	f103 010c 	add.w	r1, r3, #12
 800e318:	0092      	lsls	r2, r2, #2
 800e31a:	300c      	adds	r0, #12
 800e31c:	f001 fb05 	bl	800f92a <memcpy>
 800e320:	ec4b ab10 	vmov	d0, sl, fp
 800e324:	9805      	ldr	r0, [sp, #20]
 800e326:	aa1c      	add	r2, sp, #112	@ 0x70
 800e328:	a91b      	add	r1, sp, #108	@ 0x6c
 800e32a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e32e:	f003 f997 	bl	8011660 <__d2b>
 800e332:	901a      	str	r0, [sp, #104]	@ 0x68
 800e334:	2800      	cmp	r0, #0
 800e336:	f43f aede 	beq.w	800e0f6 <_strtod_l+0x43e>
 800e33a:	9805      	ldr	r0, [sp, #20]
 800e33c:	2101      	movs	r1, #1
 800e33e:	f002 fee9 	bl	8011114 <__i2b>
 800e342:	4680      	mov	r8, r0
 800e344:	b948      	cbnz	r0, 800e35a <_strtod_l+0x6a2>
 800e346:	f04f 0800 	mov.w	r8, #0
 800e34a:	e6d4      	b.n	800e0f6 <_strtod_l+0x43e>
 800e34c:	f04f 32ff 	mov.w	r2, #4294967295
 800e350:	fa02 f303 	lsl.w	r3, r2, r3
 800e354:	ea03 0a0a 	and.w	sl, r3, sl
 800e358:	e7b0      	b.n	800e2bc <_strtod_l+0x604>
 800e35a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e35c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e35e:	2d00      	cmp	r5, #0
 800e360:	bfab      	itete	ge
 800e362:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e364:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e366:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e368:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e36a:	bfac      	ite	ge
 800e36c:	18ef      	addge	r7, r5, r3
 800e36e:	1b5e      	sublt	r6, r3, r5
 800e370:	9b08      	ldr	r3, [sp, #32]
 800e372:	1aed      	subs	r5, r5, r3
 800e374:	4415      	add	r5, r2
 800e376:	4b66      	ldr	r3, [pc, #408]	@ (800e510 <_strtod_l+0x858>)
 800e378:	3d01      	subs	r5, #1
 800e37a:	429d      	cmp	r5, r3
 800e37c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e380:	da50      	bge.n	800e424 <_strtod_l+0x76c>
 800e382:	1b5b      	subs	r3, r3, r5
 800e384:	2b1f      	cmp	r3, #31
 800e386:	eba2 0203 	sub.w	r2, r2, r3
 800e38a:	f04f 0101 	mov.w	r1, #1
 800e38e:	dc3d      	bgt.n	800e40c <_strtod_l+0x754>
 800e390:	fa01 f303 	lsl.w	r3, r1, r3
 800e394:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e396:	2300      	movs	r3, #0
 800e398:	9310      	str	r3, [sp, #64]	@ 0x40
 800e39a:	18bd      	adds	r5, r7, r2
 800e39c:	9b08      	ldr	r3, [sp, #32]
 800e39e:	42af      	cmp	r7, r5
 800e3a0:	4416      	add	r6, r2
 800e3a2:	441e      	add	r6, r3
 800e3a4:	463b      	mov	r3, r7
 800e3a6:	bfa8      	it	ge
 800e3a8:	462b      	movge	r3, r5
 800e3aa:	42b3      	cmp	r3, r6
 800e3ac:	bfa8      	it	ge
 800e3ae:	4633      	movge	r3, r6
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	bfc2      	ittt	gt
 800e3b4:	1aed      	subgt	r5, r5, r3
 800e3b6:	1af6      	subgt	r6, r6, r3
 800e3b8:	1aff      	subgt	r7, r7, r3
 800e3ba:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	dd16      	ble.n	800e3ee <_strtod_l+0x736>
 800e3c0:	4641      	mov	r1, r8
 800e3c2:	9805      	ldr	r0, [sp, #20]
 800e3c4:	461a      	mov	r2, r3
 800e3c6:	f002 ff65 	bl	8011294 <__pow5mult>
 800e3ca:	4680      	mov	r8, r0
 800e3cc:	2800      	cmp	r0, #0
 800e3ce:	d0ba      	beq.n	800e346 <_strtod_l+0x68e>
 800e3d0:	4601      	mov	r1, r0
 800e3d2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e3d4:	9805      	ldr	r0, [sp, #20]
 800e3d6:	f002 feb3 	bl	8011140 <__multiply>
 800e3da:	900e      	str	r0, [sp, #56]	@ 0x38
 800e3dc:	2800      	cmp	r0, #0
 800e3de:	f43f ae8a 	beq.w	800e0f6 <_strtod_l+0x43e>
 800e3e2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e3e4:	9805      	ldr	r0, [sp, #20]
 800e3e6:	f002 fd97 	bl	8010f18 <_Bfree>
 800e3ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e3ec:	931a      	str	r3, [sp, #104]	@ 0x68
 800e3ee:	2d00      	cmp	r5, #0
 800e3f0:	dc1d      	bgt.n	800e42e <_strtod_l+0x776>
 800e3f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	dd23      	ble.n	800e440 <_strtod_l+0x788>
 800e3f8:	4649      	mov	r1, r9
 800e3fa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e3fc:	9805      	ldr	r0, [sp, #20]
 800e3fe:	f002 ff49 	bl	8011294 <__pow5mult>
 800e402:	4681      	mov	r9, r0
 800e404:	b9e0      	cbnz	r0, 800e440 <_strtod_l+0x788>
 800e406:	f04f 0900 	mov.w	r9, #0
 800e40a:	e674      	b.n	800e0f6 <_strtod_l+0x43e>
 800e40c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e410:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e414:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e418:	35e2      	adds	r5, #226	@ 0xe2
 800e41a:	fa01 f305 	lsl.w	r3, r1, r5
 800e41e:	9310      	str	r3, [sp, #64]	@ 0x40
 800e420:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e422:	e7ba      	b.n	800e39a <_strtod_l+0x6e2>
 800e424:	2300      	movs	r3, #0
 800e426:	9310      	str	r3, [sp, #64]	@ 0x40
 800e428:	2301      	movs	r3, #1
 800e42a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e42c:	e7b5      	b.n	800e39a <_strtod_l+0x6e2>
 800e42e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e430:	9805      	ldr	r0, [sp, #20]
 800e432:	462a      	mov	r2, r5
 800e434:	f002 ff88 	bl	8011348 <__lshift>
 800e438:	901a      	str	r0, [sp, #104]	@ 0x68
 800e43a:	2800      	cmp	r0, #0
 800e43c:	d1d9      	bne.n	800e3f2 <_strtod_l+0x73a>
 800e43e:	e65a      	b.n	800e0f6 <_strtod_l+0x43e>
 800e440:	2e00      	cmp	r6, #0
 800e442:	dd07      	ble.n	800e454 <_strtod_l+0x79c>
 800e444:	4649      	mov	r1, r9
 800e446:	9805      	ldr	r0, [sp, #20]
 800e448:	4632      	mov	r2, r6
 800e44a:	f002 ff7d 	bl	8011348 <__lshift>
 800e44e:	4681      	mov	r9, r0
 800e450:	2800      	cmp	r0, #0
 800e452:	d0d8      	beq.n	800e406 <_strtod_l+0x74e>
 800e454:	2f00      	cmp	r7, #0
 800e456:	dd08      	ble.n	800e46a <_strtod_l+0x7b2>
 800e458:	4641      	mov	r1, r8
 800e45a:	9805      	ldr	r0, [sp, #20]
 800e45c:	463a      	mov	r2, r7
 800e45e:	f002 ff73 	bl	8011348 <__lshift>
 800e462:	4680      	mov	r8, r0
 800e464:	2800      	cmp	r0, #0
 800e466:	f43f ae46 	beq.w	800e0f6 <_strtod_l+0x43e>
 800e46a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e46c:	9805      	ldr	r0, [sp, #20]
 800e46e:	464a      	mov	r2, r9
 800e470:	f002 fff2 	bl	8011458 <__mdiff>
 800e474:	4604      	mov	r4, r0
 800e476:	2800      	cmp	r0, #0
 800e478:	f43f ae3d 	beq.w	800e0f6 <_strtod_l+0x43e>
 800e47c:	68c3      	ldr	r3, [r0, #12]
 800e47e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e480:	2300      	movs	r3, #0
 800e482:	60c3      	str	r3, [r0, #12]
 800e484:	4641      	mov	r1, r8
 800e486:	f002 ffcb 	bl	8011420 <__mcmp>
 800e48a:	2800      	cmp	r0, #0
 800e48c:	da46      	bge.n	800e51c <_strtod_l+0x864>
 800e48e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e490:	ea53 030a 	orrs.w	r3, r3, sl
 800e494:	d16c      	bne.n	800e570 <_strtod_l+0x8b8>
 800e496:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d168      	bne.n	800e570 <_strtod_l+0x8b8>
 800e49e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e4a2:	0d1b      	lsrs	r3, r3, #20
 800e4a4:	051b      	lsls	r3, r3, #20
 800e4a6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e4aa:	d961      	bls.n	800e570 <_strtod_l+0x8b8>
 800e4ac:	6963      	ldr	r3, [r4, #20]
 800e4ae:	b913      	cbnz	r3, 800e4b6 <_strtod_l+0x7fe>
 800e4b0:	6923      	ldr	r3, [r4, #16]
 800e4b2:	2b01      	cmp	r3, #1
 800e4b4:	dd5c      	ble.n	800e570 <_strtod_l+0x8b8>
 800e4b6:	4621      	mov	r1, r4
 800e4b8:	2201      	movs	r2, #1
 800e4ba:	9805      	ldr	r0, [sp, #20]
 800e4bc:	f002 ff44 	bl	8011348 <__lshift>
 800e4c0:	4641      	mov	r1, r8
 800e4c2:	4604      	mov	r4, r0
 800e4c4:	f002 ffac 	bl	8011420 <__mcmp>
 800e4c8:	2800      	cmp	r0, #0
 800e4ca:	dd51      	ble.n	800e570 <_strtod_l+0x8b8>
 800e4cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e4d0:	9a08      	ldr	r2, [sp, #32]
 800e4d2:	0d1b      	lsrs	r3, r3, #20
 800e4d4:	051b      	lsls	r3, r3, #20
 800e4d6:	2a00      	cmp	r2, #0
 800e4d8:	d06b      	beq.n	800e5b2 <_strtod_l+0x8fa>
 800e4da:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e4de:	d868      	bhi.n	800e5b2 <_strtod_l+0x8fa>
 800e4e0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e4e4:	f67f ae9d 	bls.w	800e222 <_strtod_l+0x56a>
 800e4e8:	4b0a      	ldr	r3, [pc, #40]	@ (800e514 <_strtod_l+0x85c>)
 800e4ea:	4650      	mov	r0, sl
 800e4ec:	4659      	mov	r1, fp
 800e4ee:	2200      	movs	r2, #0
 800e4f0:	f7f2 f8aa 	bl	8000648 <__aeabi_dmul>
 800e4f4:	4b08      	ldr	r3, [pc, #32]	@ (800e518 <_strtod_l+0x860>)
 800e4f6:	400b      	ands	r3, r1
 800e4f8:	4682      	mov	sl, r0
 800e4fa:	468b      	mov	fp, r1
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	f47f ae05 	bne.w	800e10c <_strtod_l+0x454>
 800e502:	9a05      	ldr	r2, [sp, #20]
 800e504:	2322      	movs	r3, #34	@ 0x22
 800e506:	6013      	str	r3, [r2, #0]
 800e508:	e600      	b.n	800e10c <_strtod_l+0x454>
 800e50a:	bf00      	nop
 800e50c:	08012738 	.word	0x08012738
 800e510:	fffffc02 	.word	0xfffffc02
 800e514:	39500000 	.word	0x39500000
 800e518:	7ff00000 	.word	0x7ff00000
 800e51c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e520:	d165      	bne.n	800e5ee <_strtod_l+0x936>
 800e522:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e524:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e528:	b35a      	cbz	r2, 800e582 <_strtod_l+0x8ca>
 800e52a:	4a9f      	ldr	r2, [pc, #636]	@ (800e7a8 <_strtod_l+0xaf0>)
 800e52c:	4293      	cmp	r3, r2
 800e52e:	d12b      	bne.n	800e588 <_strtod_l+0x8d0>
 800e530:	9b08      	ldr	r3, [sp, #32]
 800e532:	4651      	mov	r1, sl
 800e534:	b303      	cbz	r3, 800e578 <_strtod_l+0x8c0>
 800e536:	4b9d      	ldr	r3, [pc, #628]	@ (800e7ac <_strtod_l+0xaf4>)
 800e538:	465a      	mov	r2, fp
 800e53a:	4013      	ands	r3, r2
 800e53c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e540:	f04f 32ff 	mov.w	r2, #4294967295
 800e544:	d81b      	bhi.n	800e57e <_strtod_l+0x8c6>
 800e546:	0d1b      	lsrs	r3, r3, #20
 800e548:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e54c:	fa02 f303 	lsl.w	r3, r2, r3
 800e550:	4299      	cmp	r1, r3
 800e552:	d119      	bne.n	800e588 <_strtod_l+0x8d0>
 800e554:	4b96      	ldr	r3, [pc, #600]	@ (800e7b0 <_strtod_l+0xaf8>)
 800e556:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e558:	429a      	cmp	r2, r3
 800e55a:	d102      	bne.n	800e562 <_strtod_l+0x8aa>
 800e55c:	3101      	adds	r1, #1
 800e55e:	f43f adca 	beq.w	800e0f6 <_strtod_l+0x43e>
 800e562:	4b92      	ldr	r3, [pc, #584]	@ (800e7ac <_strtod_l+0xaf4>)
 800e564:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e566:	401a      	ands	r2, r3
 800e568:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e56c:	f04f 0a00 	mov.w	sl, #0
 800e570:	9b08      	ldr	r3, [sp, #32]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d1b8      	bne.n	800e4e8 <_strtod_l+0x830>
 800e576:	e5c9      	b.n	800e10c <_strtod_l+0x454>
 800e578:	f04f 33ff 	mov.w	r3, #4294967295
 800e57c:	e7e8      	b.n	800e550 <_strtod_l+0x898>
 800e57e:	4613      	mov	r3, r2
 800e580:	e7e6      	b.n	800e550 <_strtod_l+0x898>
 800e582:	ea53 030a 	orrs.w	r3, r3, sl
 800e586:	d0a1      	beq.n	800e4cc <_strtod_l+0x814>
 800e588:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e58a:	b1db      	cbz	r3, 800e5c4 <_strtod_l+0x90c>
 800e58c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e58e:	4213      	tst	r3, r2
 800e590:	d0ee      	beq.n	800e570 <_strtod_l+0x8b8>
 800e592:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e594:	9a08      	ldr	r2, [sp, #32]
 800e596:	4650      	mov	r0, sl
 800e598:	4659      	mov	r1, fp
 800e59a:	b1bb      	cbz	r3, 800e5cc <_strtod_l+0x914>
 800e59c:	f7ff fb6d 	bl	800dc7a <sulp>
 800e5a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e5a4:	ec53 2b10 	vmov	r2, r3, d0
 800e5a8:	f7f1 fe98 	bl	80002dc <__adddf3>
 800e5ac:	4682      	mov	sl, r0
 800e5ae:	468b      	mov	fp, r1
 800e5b0:	e7de      	b.n	800e570 <_strtod_l+0x8b8>
 800e5b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e5b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e5ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e5be:	f04f 3aff 	mov.w	sl, #4294967295
 800e5c2:	e7d5      	b.n	800e570 <_strtod_l+0x8b8>
 800e5c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e5c6:	ea13 0f0a 	tst.w	r3, sl
 800e5ca:	e7e1      	b.n	800e590 <_strtod_l+0x8d8>
 800e5cc:	f7ff fb55 	bl	800dc7a <sulp>
 800e5d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e5d4:	ec53 2b10 	vmov	r2, r3, d0
 800e5d8:	f7f1 fe7e 	bl	80002d8 <__aeabi_dsub>
 800e5dc:	2200      	movs	r2, #0
 800e5de:	2300      	movs	r3, #0
 800e5e0:	4682      	mov	sl, r0
 800e5e2:	468b      	mov	fp, r1
 800e5e4:	f7f2 fa98 	bl	8000b18 <__aeabi_dcmpeq>
 800e5e8:	2800      	cmp	r0, #0
 800e5ea:	d0c1      	beq.n	800e570 <_strtod_l+0x8b8>
 800e5ec:	e619      	b.n	800e222 <_strtod_l+0x56a>
 800e5ee:	4641      	mov	r1, r8
 800e5f0:	4620      	mov	r0, r4
 800e5f2:	f003 f88d 	bl	8011710 <__ratio>
 800e5f6:	ec57 6b10 	vmov	r6, r7, d0
 800e5fa:	2200      	movs	r2, #0
 800e5fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e600:	4630      	mov	r0, r6
 800e602:	4639      	mov	r1, r7
 800e604:	f7f2 fa9c 	bl	8000b40 <__aeabi_dcmple>
 800e608:	2800      	cmp	r0, #0
 800e60a:	d06f      	beq.n	800e6ec <_strtod_l+0xa34>
 800e60c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d17a      	bne.n	800e708 <_strtod_l+0xa50>
 800e612:	f1ba 0f00 	cmp.w	sl, #0
 800e616:	d158      	bne.n	800e6ca <_strtod_l+0xa12>
 800e618:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e61a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d15a      	bne.n	800e6d8 <_strtod_l+0xa20>
 800e622:	4b64      	ldr	r3, [pc, #400]	@ (800e7b4 <_strtod_l+0xafc>)
 800e624:	2200      	movs	r2, #0
 800e626:	4630      	mov	r0, r6
 800e628:	4639      	mov	r1, r7
 800e62a:	f7f2 fa7f 	bl	8000b2c <__aeabi_dcmplt>
 800e62e:	2800      	cmp	r0, #0
 800e630:	d159      	bne.n	800e6e6 <_strtod_l+0xa2e>
 800e632:	4630      	mov	r0, r6
 800e634:	4639      	mov	r1, r7
 800e636:	4b60      	ldr	r3, [pc, #384]	@ (800e7b8 <_strtod_l+0xb00>)
 800e638:	2200      	movs	r2, #0
 800e63a:	f7f2 f805 	bl	8000648 <__aeabi_dmul>
 800e63e:	4606      	mov	r6, r0
 800e640:	460f      	mov	r7, r1
 800e642:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e646:	9606      	str	r6, [sp, #24]
 800e648:	9307      	str	r3, [sp, #28]
 800e64a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e64e:	4d57      	ldr	r5, [pc, #348]	@ (800e7ac <_strtod_l+0xaf4>)
 800e650:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e654:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e656:	401d      	ands	r5, r3
 800e658:	4b58      	ldr	r3, [pc, #352]	@ (800e7bc <_strtod_l+0xb04>)
 800e65a:	429d      	cmp	r5, r3
 800e65c:	f040 80b2 	bne.w	800e7c4 <_strtod_l+0xb0c>
 800e660:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e662:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e666:	ec4b ab10 	vmov	d0, sl, fp
 800e66a:	f002 ff89 	bl	8011580 <__ulp>
 800e66e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e672:	ec51 0b10 	vmov	r0, r1, d0
 800e676:	f7f1 ffe7 	bl	8000648 <__aeabi_dmul>
 800e67a:	4652      	mov	r2, sl
 800e67c:	465b      	mov	r3, fp
 800e67e:	f7f1 fe2d 	bl	80002dc <__adddf3>
 800e682:	460b      	mov	r3, r1
 800e684:	4949      	ldr	r1, [pc, #292]	@ (800e7ac <_strtod_l+0xaf4>)
 800e686:	4a4e      	ldr	r2, [pc, #312]	@ (800e7c0 <_strtod_l+0xb08>)
 800e688:	4019      	ands	r1, r3
 800e68a:	4291      	cmp	r1, r2
 800e68c:	4682      	mov	sl, r0
 800e68e:	d942      	bls.n	800e716 <_strtod_l+0xa5e>
 800e690:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e692:	4b47      	ldr	r3, [pc, #284]	@ (800e7b0 <_strtod_l+0xaf8>)
 800e694:	429a      	cmp	r2, r3
 800e696:	d103      	bne.n	800e6a0 <_strtod_l+0x9e8>
 800e698:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e69a:	3301      	adds	r3, #1
 800e69c:	f43f ad2b 	beq.w	800e0f6 <_strtod_l+0x43e>
 800e6a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e7b0 <_strtod_l+0xaf8>
 800e6a4:	f04f 3aff 	mov.w	sl, #4294967295
 800e6a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e6aa:	9805      	ldr	r0, [sp, #20]
 800e6ac:	f002 fc34 	bl	8010f18 <_Bfree>
 800e6b0:	9805      	ldr	r0, [sp, #20]
 800e6b2:	4649      	mov	r1, r9
 800e6b4:	f002 fc30 	bl	8010f18 <_Bfree>
 800e6b8:	9805      	ldr	r0, [sp, #20]
 800e6ba:	4641      	mov	r1, r8
 800e6bc:	f002 fc2c 	bl	8010f18 <_Bfree>
 800e6c0:	9805      	ldr	r0, [sp, #20]
 800e6c2:	4621      	mov	r1, r4
 800e6c4:	f002 fc28 	bl	8010f18 <_Bfree>
 800e6c8:	e618      	b.n	800e2fc <_strtod_l+0x644>
 800e6ca:	f1ba 0f01 	cmp.w	sl, #1
 800e6ce:	d103      	bne.n	800e6d8 <_strtod_l+0xa20>
 800e6d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	f43f ada5 	beq.w	800e222 <_strtod_l+0x56a>
 800e6d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e788 <_strtod_l+0xad0>
 800e6dc:	4f35      	ldr	r7, [pc, #212]	@ (800e7b4 <_strtod_l+0xafc>)
 800e6de:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e6e2:	2600      	movs	r6, #0
 800e6e4:	e7b1      	b.n	800e64a <_strtod_l+0x992>
 800e6e6:	4f34      	ldr	r7, [pc, #208]	@ (800e7b8 <_strtod_l+0xb00>)
 800e6e8:	2600      	movs	r6, #0
 800e6ea:	e7aa      	b.n	800e642 <_strtod_l+0x98a>
 800e6ec:	4b32      	ldr	r3, [pc, #200]	@ (800e7b8 <_strtod_l+0xb00>)
 800e6ee:	4630      	mov	r0, r6
 800e6f0:	4639      	mov	r1, r7
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	f7f1 ffa8 	bl	8000648 <__aeabi_dmul>
 800e6f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6fa:	4606      	mov	r6, r0
 800e6fc:	460f      	mov	r7, r1
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d09f      	beq.n	800e642 <_strtod_l+0x98a>
 800e702:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e706:	e7a0      	b.n	800e64a <_strtod_l+0x992>
 800e708:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e790 <_strtod_l+0xad8>
 800e70c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e710:	ec57 6b17 	vmov	r6, r7, d7
 800e714:	e799      	b.n	800e64a <_strtod_l+0x992>
 800e716:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e71a:	9b08      	ldr	r3, [sp, #32]
 800e71c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e720:	2b00      	cmp	r3, #0
 800e722:	d1c1      	bne.n	800e6a8 <_strtod_l+0x9f0>
 800e724:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e728:	0d1b      	lsrs	r3, r3, #20
 800e72a:	051b      	lsls	r3, r3, #20
 800e72c:	429d      	cmp	r5, r3
 800e72e:	d1bb      	bne.n	800e6a8 <_strtod_l+0x9f0>
 800e730:	4630      	mov	r0, r6
 800e732:	4639      	mov	r1, r7
 800e734:	f7f2 fae8 	bl	8000d08 <__aeabi_d2lz>
 800e738:	f7f1 ff58 	bl	80005ec <__aeabi_l2d>
 800e73c:	4602      	mov	r2, r0
 800e73e:	460b      	mov	r3, r1
 800e740:	4630      	mov	r0, r6
 800e742:	4639      	mov	r1, r7
 800e744:	f7f1 fdc8 	bl	80002d8 <__aeabi_dsub>
 800e748:	460b      	mov	r3, r1
 800e74a:	4602      	mov	r2, r0
 800e74c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e750:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e754:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e756:	ea46 060a 	orr.w	r6, r6, sl
 800e75a:	431e      	orrs	r6, r3
 800e75c:	d06f      	beq.n	800e83e <_strtod_l+0xb86>
 800e75e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e798 <_strtod_l+0xae0>)
 800e760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e764:	f7f2 f9e2 	bl	8000b2c <__aeabi_dcmplt>
 800e768:	2800      	cmp	r0, #0
 800e76a:	f47f accf 	bne.w	800e10c <_strtod_l+0x454>
 800e76e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e7a0 <_strtod_l+0xae8>)
 800e770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e774:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e778:	f7f2 f9f6 	bl	8000b68 <__aeabi_dcmpgt>
 800e77c:	2800      	cmp	r0, #0
 800e77e:	d093      	beq.n	800e6a8 <_strtod_l+0x9f0>
 800e780:	e4c4      	b.n	800e10c <_strtod_l+0x454>
 800e782:	bf00      	nop
 800e784:	f3af 8000 	nop.w
 800e788:	00000000 	.word	0x00000000
 800e78c:	bff00000 	.word	0xbff00000
 800e790:	00000000 	.word	0x00000000
 800e794:	3ff00000 	.word	0x3ff00000
 800e798:	94a03595 	.word	0x94a03595
 800e79c:	3fdfffff 	.word	0x3fdfffff
 800e7a0:	35afe535 	.word	0x35afe535
 800e7a4:	3fe00000 	.word	0x3fe00000
 800e7a8:	000fffff 	.word	0x000fffff
 800e7ac:	7ff00000 	.word	0x7ff00000
 800e7b0:	7fefffff 	.word	0x7fefffff
 800e7b4:	3ff00000 	.word	0x3ff00000
 800e7b8:	3fe00000 	.word	0x3fe00000
 800e7bc:	7fe00000 	.word	0x7fe00000
 800e7c0:	7c9fffff 	.word	0x7c9fffff
 800e7c4:	9b08      	ldr	r3, [sp, #32]
 800e7c6:	b323      	cbz	r3, 800e812 <_strtod_l+0xb5a>
 800e7c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e7cc:	d821      	bhi.n	800e812 <_strtod_l+0xb5a>
 800e7ce:	a328      	add	r3, pc, #160	@ (adr r3, 800e870 <_strtod_l+0xbb8>)
 800e7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d4:	4630      	mov	r0, r6
 800e7d6:	4639      	mov	r1, r7
 800e7d8:	f7f2 f9b2 	bl	8000b40 <__aeabi_dcmple>
 800e7dc:	b1a0      	cbz	r0, 800e808 <_strtod_l+0xb50>
 800e7de:	4639      	mov	r1, r7
 800e7e0:	4630      	mov	r0, r6
 800e7e2:	f7f2 fa09 	bl	8000bf8 <__aeabi_d2uiz>
 800e7e6:	2801      	cmp	r0, #1
 800e7e8:	bf38      	it	cc
 800e7ea:	2001      	movcc	r0, #1
 800e7ec:	f7f1 feb2 	bl	8000554 <__aeabi_ui2d>
 800e7f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7f2:	4606      	mov	r6, r0
 800e7f4:	460f      	mov	r7, r1
 800e7f6:	b9fb      	cbnz	r3, 800e838 <_strtod_l+0xb80>
 800e7f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e7fc:	9014      	str	r0, [sp, #80]	@ 0x50
 800e7fe:	9315      	str	r3, [sp, #84]	@ 0x54
 800e800:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e804:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e808:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e80a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e80e:	1b5b      	subs	r3, r3, r5
 800e810:	9311      	str	r3, [sp, #68]	@ 0x44
 800e812:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e816:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e81a:	f002 feb1 	bl	8011580 <__ulp>
 800e81e:	4650      	mov	r0, sl
 800e820:	ec53 2b10 	vmov	r2, r3, d0
 800e824:	4659      	mov	r1, fp
 800e826:	f7f1 ff0f 	bl	8000648 <__aeabi_dmul>
 800e82a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e82e:	f7f1 fd55 	bl	80002dc <__adddf3>
 800e832:	4682      	mov	sl, r0
 800e834:	468b      	mov	fp, r1
 800e836:	e770      	b.n	800e71a <_strtod_l+0xa62>
 800e838:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e83c:	e7e0      	b.n	800e800 <_strtod_l+0xb48>
 800e83e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e878 <_strtod_l+0xbc0>)
 800e840:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e844:	f7f2 f972 	bl	8000b2c <__aeabi_dcmplt>
 800e848:	e798      	b.n	800e77c <_strtod_l+0xac4>
 800e84a:	2300      	movs	r3, #0
 800e84c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e84e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e850:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e852:	6013      	str	r3, [r2, #0]
 800e854:	f7ff ba6d 	b.w	800dd32 <_strtod_l+0x7a>
 800e858:	2a65      	cmp	r2, #101	@ 0x65
 800e85a:	f43f ab66 	beq.w	800df2a <_strtod_l+0x272>
 800e85e:	2a45      	cmp	r2, #69	@ 0x45
 800e860:	f43f ab63 	beq.w	800df2a <_strtod_l+0x272>
 800e864:	2301      	movs	r3, #1
 800e866:	f7ff bb9e 	b.w	800dfa6 <_strtod_l+0x2ee>
 800e86a:	bf00      	nop
 800e86c:	f3af 8000 	nop.w
 800e870:	ffc00000 	.word	0xffc00000
 800e874:	41dfffff 	.word	0x41dfffff
 800e878:	94a03595 	.word	0x94a03595
 800e87c:	3fcfffff 	.word	0x3fcfffff

0800e880 <_strtod_r>:
 800e880:	4b01      	ldr	r3, [pc, #4]	@ (800e888 <_strtod_r+0x8>)
 800e882:	f7ff ba19 	b.w	800dcb8 <_strtod_l>
 800e886:	bf00      	nop
 800e888:	2000009c 	.word	0x2000009c

0800e88c <strtod>:
 800e88c:	460a      	mov	r2, r1
 800e88e:	4601      	mov	r1, r0
 800e890:	4802      	ldr	r0, [pc, #8]	@ (800e89c <strtod+0x10>)
 800e892:	4b03      	ldr	r3, [pc, #12]	@ (800e8a0 <strtod+0x14>)
 800e894:	6800      	ldr	r0, [r0, #0]
 800e896:	f7ff ba0f 	b.w	800dcb8 <_strtod_l>
 800e89a:	bf00      	nop
 800e89c:	20000208 	.word	0x20000208
 800e8a0:	2000009c 	.word	0x2000009c

0800e8a4 <__cvt>:
 800e8a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e8a8:	ec57 6b10 	vmov	r6, r7, d0
 800e8ac:	2f00      	cmp	r7, #0
 800e8ae:	460c      	mov	r4, r1
 800e8b0:	4619      	mov	r1, r3
 800e8b2:	463b      	mov	r3, r7
 800e8b4:	bfbb      	ittet	lt
 800e8b6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e8ba:	461f      	movlt	r7, r3
 800e8bc:	2300      	movge	r3, #0
 800e8be:	232d      	movlt	r3, #45	@ 0x2d
 800e8c0:	700b      	strb	r3, [r1, #0]
 800e8c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e8c4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e8c8:	4691      	mov	r9, r2
 800e8ca:	f023 0820 	bic.w	r8, r3, #32
 800e8ce:	bfbc      	itt	lt
 800e8d0:	4632      	movlt	r2, r6
 800e8d2:	4616      	movlt	r6, r2
 800e8d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e8d8:	d005      	beq.n	800e8e6 <__cvt+0x42>
 800e8da:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e8de:	d100      	bne.n	800e8e2 <__cvt+0x3e>
 800e8e0:	3401      	adds	r4, #1
 800e8e2:	2102      	movs	r1, #2
 800e8e4:	e000      	b.n	800e8e8 <__cvt+0x44>
 800e8e6:	2103      	movs	r1, #3
 800e8e8:	ab03      	add	r3, sp, #12
 800e8ea:	9301      	str	r3, [sp, #4]
 800e8ec:	ab02      	add	r3, sp, #8
 800e8ee:	9300      	str	r3, [sp, #0]
 800e8f0:	ec47 6b10 	vmov	d0, r6, r7
 800e8f4:	4653      	mov	r3, sl
 800e8f6:	4622      	mov	r2, r4
 800e8f8:	f001 f8be 	bl	800fa78 <_dtoa_r>
 800e8fc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e900:	4605      	mov	r5, r0
 800e902:	d119      	bne.n	800e938 <__cvt+0x94>
 800e904:	f019 0f01 	tst.w	r9, #1
 800e908:	d00e      	beq.n	800e928 <__cvt+0x84>
 800e90a:	eb00 0904 	add.w	r9, r0, r4
 800e90e:	2200      	movs	r2, #0
 800e910:	2300      	movs	r3, #0
 800e912:	4630      	mov	r0, r6
 800e914:	4639      	mov	r1, r7
 800e916:	f7f2 f8ff 	bl	8000b18 <__aeabi_dcmpeq>
 800e91a:	b108      	cbz	r0, 800e920 <__cvt+0x7c>
 800e91c:	f8cd 900c 	str.w	r9, [sp, #12]
 800e920:	2230      	movs	r2, #48	@ 0x30
 800e922:	9b03      	ldr	r3, [sp, #12]
 800e924:	454b      	cmp	r3, r9
 800e926:	d31e      	bcc.n	800e966 <__cvt+0xc2>
 800e928:	9b03      	ldr	r3, [sp, #12]
 800e92a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e92c:	1b5b      	subs	r3, r3, r5
 800e92e:	4628      	mov	r0, r5
 800e930:	6013      	str	r3, [r2, #0]
 800e932:	b004      	add	sp, #16
 800e934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e938:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e93c:	eb00 0904 	add.w	r9, r0, r4
 800e940:	d1e5      	bne.n	800e90e <__cvt+0x6a>
 800e942:	7803      	ldrb	r3, [r0, #0]
 800e944:	2b30      	cmp	r3, #48	@ 0x30
 800e946:	d10a      	bne.n	800e95e <__cvt+0xba>
 800e948:	2200      	movs	r2, #0
 800e94a:	2300      	movs	r3, #0
 800e94c:	4630      	mov	r0, r6
 800e94e:	4639      	mov	r1, r7
 800e950:	f7f2 f8e2 	bl	8000b18 <__aeabi_dcmpeq>
 800e954:	b918      	cbnz	r0, 800e95e <__cvt+0xba>
 800e956:	f1c4 0401 	rsb	r4, r4, #1
 800e95a:	f8ca 4000 	str.w	r4, [sl]
 800e95e:	f8da 3000 	ldr.w	r3, [sl]
 800e962:	4499      	add	r9, r3
 800e964:	e7d3      	b.n	800e90e <__cvt+0x6a>
 800e966:	1c59      	adds	r1, r3, #1
 800e968:	9103      	str	r1, [sp, #12]
 800e96a:	701a      	strb	r2, [r3, #0]
 800e96c:	e7d9      	b.n	800e922 <__cvt+0x7e>

0800e96e <__exponent>:
 800e96e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e970:	2900      	cmp	r1, #0
 800e972:	bfba      	itte	lt
 800e974:	4249      	neglt	r1, r1
 800e976:	232d      	movlt	r3, #45	@ 0x2d
 800e978:	232b      	movge	r3, #43	@ 0x2b
 800e97a:	2909      	cmp	r1, #9
 800e97c:	7002      	strb	r2, [r0, #0]
 800e97e:	7043      	strb	r3, [r0, #1]
 800e980:	dd29      	ble.n	800e9d6 <__exponent+0x68>
 800e982:	f10d 0307 	add.w	r3, sp, #7
 800e986:	461d      	mov	r5, r3
 800e988:	270a      	movs	r7, #10
 800e98a:	461a      	mov	r2, r3
 800e98c:	fbb1 f6f7 	udiv	r6, r1, r7
 800e990:	fb07 1416 	mls	r4, r7, r6, r1
 800e994:	3430      	adds	r4, #48	@ 0x30
 800e996:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e99a:	460c      	mov	r4, r1
 800e99c:	2c63      	cmp	r4, #99	@ 0x63
 800e99e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e9a2:	4631      	mov	r1, r6
 800e9a4:	dcf1      	bgt.n	800e98a <__exponent+0x1c>
 800e9a6:	3130      	adds	r1, #48	@ 0x30
 800e9a8:	1e94      	subs	r4, r2, #2
 800e9aa:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e9ae:	1c41      	adds	r1, r0, #1
 800e9b0:	4623      	mov	r3, r4
 800e9b2:	42ab      	cmp	r3, r5
 800e9b4:	d30a      	bcc.n	800e9cc <__exponent+0x5e>
 800e9b6:	f10d 0309 	add.w	r3, sp, #9
 800e9ba:	1a9b      	subs	r3, r3, r2
 800e9bc:	42ac      	cmp	r4, r5
 800e9be:	bf88      	it	hi
 800e9c0:	2300      	movhi	r3, #0
 800e9c2:	3302      	adds	r3, #2
 800e9c4:	4403      	add	r3, r0
 800e9c6:	1a18      	subs	r0, r3, r0
 800e9c8:	b003      	add	sp, #12
 800e9ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e9cc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e9d0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e9d4:	e7ed      	b.n	800e9b2 <__exponent+0x44>
 800e9d6:	2330      	movs	r3, #48	@ 0x30
 800e9d8:	3130      	adds	r1, #48	@ 0x30
 800e9da:	7083      	strb	r3, [r0, #2]
 800e9dc:	70c1      	strb	r1, [r0, #3]
 800e9de:	1d03      	adds	r3, r0, #4
 800e9e0:	e7f1      	b.n	800e9c6 <__exponent+0x58>
	...

0800e9e4 <_printf_float>:
 800e9e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9e8:	b08d      	sub	sp, #52	@ 0x34
 800e9ea:	460c      	mov	r4, r1
 800e9ec:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e9f0:	4616      	mov	r6, r2
 800e9f2:	461f      	mov	r7, r3
 800e9f4:	4605      	mov	r5, r0
 800e9f6:	f000 ff21 	bl	800f83c <_localeconv_r>
 800e9fa:	6803      	ldr	r3, [r0, #0]
 800e9fc:	9304      	str	r3, [sp, #16]
 800e9fe:	4618      	mov	r0, r3
 800ea00:	f7f1 fc5e 	bl	80002c0 <strlen>
 800ea04:	2300      	movs	r3, #0
 800ea06:	930a      	str	r3, [sp, #40]	@ 0x28
 800ea08:	f8d8 3000 	ldr.w	r3, [r8]
 800ea0c:	9005      	str	r0, [sp, #20]
 800ea0e:	3307      	adds	r3, #7
 800ea10:	f023 0307 	bic.w	r3, r3, #7
 800ea14:	f103 0208 	add.w	r2, r3, #8
 800ea18:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ea1c:	f8d4 b000 	ldr.w	fp, [r4]
 800ea20:	f8c8 2000 	str.w	r2, [r8]
 800ea24:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ea28:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ea2c:	9307      	str	r3, [sp, #28]
 800ea2e:	f8cd 8018 	str.w	r8, [sp, #24]
 800ea32:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ea36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ea3a:	4b9c      	ldr	r3, [pc, #624]	@ (800ecac <_printf_float+0x2c8>)
 800ea3c:	f04f 32ff 	mov.w	r2, #4294967295
 800ea40:	f7f2 f89c 	bl	8000b7c <__aeabi_dcmpun>
 800ea44:	bb70      	cbnz	r0, 800eaa4 <_printf_float+0xc0>
 800ea46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ea4a:	4b98      	ldr	r3, [pc, #608]	@ (800ecac <_printf_float+0x2c8>)
 800ea4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ea50:	f7f2 f876 	bl	8000b40 <__aeabi_dcmple>
 800ea54:	bb30      	cbnz	r0, 800eaa4 <_printf_float+0xc0>
 800ea56:	2200      	movs	r2, #0
 800ea58:	2300      	movs	r3, #0
 800ea5a:	4640      	mov	r0, r8
 800ea5c:	4649      	mov	r1, r9
 800ea5e:	f7f2 f865 	bl	8000b2c <__aeabi_dcmplt>
 800ea62:	b110      	cbz	r0, 800ea6a <_printf_float+0x86>
 800ea64:	232d      	movs	r3, #45	@ 0x2d
 800ea66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ea6a:	4a91      	ldr	r2, [pc, #580]	@ (800ecb0 <_printf_float+0x2cc>)
 800ea6c:	4b91      	ldr	r3, [pc, #580]	@ (800ecb4 <_printf_float+0x2d0>)
 800ea6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ea72:	bf94      	ite	ls
 800ea74:	4690      	movls	r8, r2
 800ea76:	4698      	movhi	r8, r3
 800ea78:	2303      	movs	r3, #3
 800ea7a:	6123      	str	r3, [r4, #16]
 800ea7c:	f02b 0304 	bic.w	r3, fp, #4
 800ea80:	6023      	str	r3, [r4, #0]
 800ea82:	f04f 0900 	mov.w	r9, #0
 800ea86:	9700      	str	r7, [sp, #0]
 800ea88:	4633      	mov	r3, r6
 800ea8a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ea8c:	4621      	mov	r1, r4
 800ea8e:	4628      	mov	r0, r5
 800ea90:	f000 f9d2 	bl	800ee38 <_printf_common>
 800ea94:	3001      	adds	r0, #1
 800ea96:	f040 808d 	bne.w	800ebb4 <_printf_float+0x1d0>
 800ea9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ea9e:	b00d      	add	sp, #52	@ 0x34
 800eaa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaa4:	4642      	mov	r2, r8
 800eaa6:	464b      	mov	r3, r9
 800eaa8:	4640      	mov	r0, r8
 800eaaa:	4649      	mov	r1, r9
 800eaac:	f7f2 f866 	bl	8000b7c <__aeabi_dcmpun>
 800eab0:	b140      	cbz	r0, 800eac4 <_printf_float+0xe0>
 800eab2:	464b      	mov	r3, r9
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	bfbc      	itt	lt
 800eab8:	232d      	movlt	r3, #45	@ 0x2d
 800eaba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800eabe:	4a7e      	ldr	r2, [pc, #504]	@ (800ecb8 <_printf_float+0x2d4>)
 800eac0:	4b7e      	ldr	r3, [pc, #504]	@ (800ecbc <_printf_float+0x2d8>)
 800eac2:	e7d4      	b.n	800ea6e <_printf_float+0x8a>
 800eac4:	6863      	ldr	r3, [r4, #4]
 800eac6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800eaca:	9206      	str	r2, [sp, #24]
 800eacc:	1c5a      	adds	r2, r3, #1
 800eace:	d13b      	bne.n	800eb48 <_printf_float+0x164>
 800ead0:	2306      	movs	r3, #6
 800ead2:	6063      	str	r3, [r4, #4]
 800ead4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ead8:	2300      	movs	r3, #0
 800eada:	6022      	str	r2, [r4, #0]
 800eadc:	9303      	str	r3, [sp, #12]
 800eade:	ab0a      	add	r3, sp, #40	@ 0x28
 800eae0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800eae4:	ab09      	add	r3, sp, #36	@ 0x24
 800eae6:	9300      	str	r3, [sp, #0]
 800eae8:	6861      	ldr	r1, [r4, #4]
 800eaea:	ec49 8b10 	vmov	d0, r8, r9
 800eaee:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800eaf2:	4628      	mov	r0, r5
 800eaf4:	f7ff fed6 	bl	800e8a4 <__cvt>
 800eaf8:	9b06      	ldr	r3, [sp, #24]
 800eafa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eafc:	2b47      	cmp	r3, #71	@ 0x47
 800eafe:	4680      	mov	r8, r0
 800eb00:	d129      	bne.n	800eb56 <_printf_float+0x172>
 800eb02:	1cc8      	adds	r0, r1, #3
 800eb04:	db02      	blt.n	800eb0c <_printf_float+0x128>
 800eb06:	6863      	ldr	r3, [r4, #4]
 800eb08:	4299      	cmp	r1, r3
 800eb0a:	dd41      	ble.n	800eb90 <_printf_float+0x1ac>
 800eb0c:	f1aa 0a02 	sub.w	sl, sl, #2
 800eb10:	fa5f fa8a 	uxtb.w	sl, sl
 800eb14:	3901      	subs	r1, #1
 800eb16:	4652      	mov	r2, sl
 800eb18:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800eb1c:	9109      	str	r1, [sp, #36]	@ 0x24
 800eb1e:	f7ff ff26 	bl	800e96e <__exponent>
 800eb22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eb24:	1813      	adds	r3, r2, r0
 800eb26:	2a01      	cmp	r2, #1
 800eb28:	4681      	mov	r9, r0
 800eb2a:	6123      	str	r3, [r4, #16]
 800eb2c:	dc02      	bgt.n	800eb34 <_printf_float+0x150>
 800eb2e:	6822      	ldr	r2, [r4, #0]
 800eb30:	07d2      	lsls	r2, r2, #31
 800eb32:	d501      	bpl.n	800eb38 <_printf_float+0x154>
 800eb34:	3301      	adds	r3, #1
 800eb36:	6123      	str	r3, [r4, #16]
 800eb38:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d0a2      	beq.n	800ea86 <_printf_float+0xa2>
 800eb40:	232d      	movs	r3, #45	@ 0x2d
 800eb42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eb46:	e79e      	b.n	800ea86 <_printf_float+0xa2>
 800eb48:	9a06      	ldr	r2, [sp, #24]
 800eb4a:	2a47      	cmp	r2, #71	@ 0x47
 800eb4c:	d1c2      	bne.n	800ead4 <_printf_float+0xf0>
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d1c0      	bne.n	800ead4 <_printf_float+0xf0>
 800eb52:	2301      	movs	r3, #1
 800eb54:	e7bd      	b.n	800ead2 <_printf_float+0xee>
 800eb56:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800eb5a:	d9db      	bls.n	800eb14 <_printf_float+0x130>
 800eb5c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800eb60:	d118      	bne.n	800eb94 <_printf_float+0x1b0>
 800eb62:	2900      	cmp	r1, #0
 800eb64:	6863      	ldr	r3, [r4, #4]
 800eb66:	dd0b      	ble.n	800eb80 <_printf_float+0x19c>
 800eb68:	6121      	str	r1, [r4, #16]
 800eb6a:	b913      	cbnz	r3, 800eb72 <_printf_float+0x18e>
 800eb6c:	6822      	ldr	r2, [r4, #0]
 800eb6e:	07d0      	lsls	r0, r2, #31
 800eb70:	d502      	bpl.n	800eb78 <_printf_float+0x194>
 800eb72:	3301      	adds	r3, #1
 800eb74:	440b      	add	r3, r1
 800eb76:	6123      	str	r3, [r4, #16]
 800eb78:	65a1      	str	r1, [r4, #88]	@ 0x58
 800eb7a:	f04f 0900 	mov.w	r9, #0
 800eb7e:	e7db      	b.n	800eb38 <_printf_float+0x154>
 800eb80:	b913      	cbnz	r3, 800eb88 <_printf_float+0x1a4>
 800eb82:	6822      	ldr	r2, [r4, #0]
 800eb84:	07d2      	lsls	r2, r2, #31
 800eb86:	d501      	bpl.n	800eb8c <_printf_float+0x1a8>
 800eb88:	3302      	adds	r3, #2
 800eb8a:	e7f4      	b.n	800eb76 <_printf_float+0x192>
 800eb8c:	2301      	movs	r3, #1
 800eb8e:	e7f2      	b.n	800eb76 <_printf_float+0x192>
 800eb90:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800eb94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb96:	4299      	cmp	r1, r3
 800eb98:	db05      	blt.n	800eba6 <_printf_float+0x1c2>
 800eb9a:	6823      	ldr	r3, [r4, #0]
 800eb9c:	6121      	str	r1, [r4, #16]
 800eb9e:	07d8      	lsls	r0, r3, #31
 800eba0:	d5ea      	bpl.n	800eb78 <_printf_float+0x194>
 800eba2:	1c4b      	adds	r3, r1, #1
 800eba4:	e7e7      	b.n	800eb76 <_printf_float+0x192>
 800eba6:	2900      	cmp	r1, #0
 800eba8:	bfd4      	ite	le
 800ebaa:	f1c1 0202 	rsble	r2, r1, #2
 800ebae:	2201      	movgt	r2, #1
 800ebb0:	4413      	add	r3, r2
 800ebb2:	e7e0      	b.n	800eb76 <_printf_float+0x192>
 800ebb4:	6823      	ldr	r3, [r4, #0]
 800ebb6:	055a      	lsls	r2, r3, #21
 800ebb8:	d407      	bmi.n	800ebca <_printf_float+0x1e6>
 800ebba:	6923      	ldr	r3, [r4, #16]
 800ebbc:	4642      	mov	r2, r8
 800ebbe:	4631      	mov	r1, r6
 800ebc0:	4628      	mov	r0, r5
 800ebc2:	47b8      	blx	r7
 800ebc4:	3001      	adds	r0, #1
 800ebc6:	d12b      	bne.n	800ec20 <_printf_float+0x23c>
 800ebc8:	e767      	b.n	800ea9a <_printf_float+0xb6>
 800ebca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ebce:	f240 80dd 	bls.w	800ed8c <_printf_float+0x3a8>
 800ebd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	2300      	movs	r3, #0
 800ebda:	f7f1 ff9d 	bl	8000b18 <__aeabi_dcmpeq>
 800ebde:	2800      	cmp	r0, #0
 800ebe0:	d033      	beq.n	800ec4a <_printf_float+0x266>
 800ebe2:	4a37      	ldr	r2, [pc, #220]	@ (800ecc0 <_printf_float+0x2dc>)
 800ebe4:	2301      	movs	r3, #1
 800ebe6:	4631      	mov	r1, r6
 800ebe8:	4628      	mov	r0, r5
 800ebea:	47b8      	blx	r7
 800ebec:	3001      	adds	r0, #1
 800ebee:	f43f af54 	beq.w	800ea9a <_printf_float+0xb6>
 800ebf2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ebf6:	4543      	cmp	r3, r8
 800ebf8:	db02      	blt.n	800ec00 <_printf_float+0x21c>
 800ebfa:	6823      	ldr	r3, [r4, #0]
 800ebfc:	07d8      	lsls	r0, r3, #31
 800ebfe:	d50f      	bpl.n	800ec20 <_printf_float+0x23c>
 800ec00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ec04:	4631      	mov	r1, r6
 800ec06:	4628      	mov	r0, r5
 800ec08:	47b8      	blx	r7
 800ec0a:	3001      	adds	r0, #1
 800ec0c:	f43f af45 	beq.w	800ea9a <_printf_float+0xb6>
 800ec10:	f04f 0900 	mov.w	r9, #0
 800ec14:	f108 38ff 	add.w	r8, r8, #4294967295
 800ec18:	f104 0a1a 	add.w	sl, r4, #26
 800ec1c:	45c8      	cmp	r8, r9
 800ec1e:	dc09      	bgt.n	800ec34 <_printf_float+0x250>
 800ec20:	6823      	ldr	r3, [r4, #0]
 800ec22:	079b      	lsls	r3, r3, #30
 800ec24:	f100 8103 	bmi.w	800ee2e <_printf_float+0x44a>
 800ec28:	68e0      	ldr	r0, [r4, #12]
 800ec2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec2c:	4298      	cmp	r0, r3
 800ec2e:	bfb8      	it	lt
 800ec30:	4618      	movlt	r0, r3
 800ec32:	e734      	b.n	800ea9e <_printf_float+0xba>
 800ec34:	2301      	movs	r3, #1
 800ec36:	4652      	mov	r2, sl
 800ec38:	4631      	mov	r1, r6
 800ec3a:	4628      	mov	r0, r5
 800ec3c:	47b8      	blx	r7
 800ec3e:	3001      	adds	r0, #1
 800ec40:	f43f af2b 	beq.w	800ea9a <_printf_float+0xb6>
 800ec44:	f109 0901 	add.w	r9, r9, #1
 800ec48:	e7e8      	b.n	800ec1c <_printf_float+0x238>
 800ec4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	dc39      	bgt.n	800ecc4 <_printf_float+0x2e0>
 800ec50:	4a1b      	ldr	r2, [pc, #108]	@ (800ecc0 <_printf_float+0x2dc>)
 800ec52:	2301      	movs	r3, #1
 800ec54:	4631      	mov	r1, r6
 800ec56:	4628      	mov	r0, r5
 800ec58:	47b8      	blx	r7
 800ec5a:	3001      	adds	r0, #1
 800ec5c:	f43f af1d 	beq.w	800ea9a <_printf_float+0xb6>
 800ec60:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ec64:	ea59 0303 	orrs.w	r3, r9, r3
 800ec68:	d102      	bne.n	800ec70 <_printf_float+0x28c>
 800ec6a:	6823      	ldr	r3, [r4, #0]
 800ec6c:	07d9      	lsls	r1, r3, #31
 800ec6e:	d5d7      	bpl.n	800ec20 <_printf_float+0x23c>
 800ec70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ec74:	4631      	mov	r1, r6
 800ec76:	4628      	mov	r0, r5
 800ec78:	47b8      	blx	r7
 800ec7a:	3001      	adds	r0, #1
 800ec7c:	f43f af0d 	beq.w	800ea9a <_printf_float+0xb6>
 800ec80:	f04f 0a00 	mov.w	sl, #0
 800ec84:	f104 0b1a 	add.w	fp, r4, #26
 800ec88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec8a:	425b      	negs	r3, r3
 800ec8c:	4553      	cmp	r3, sl
 800ec8e:	dc01      	bgt.n	800ec94 <_printf_float+0x2b0>
 800ec90:	464b      	mov	r3, r9
 800ec92:	e793      	b.n	800ebbc <_printf_float+0x1d8>
 800ec94:	2301      	movs	r3, #1
 800ec96:	465a      	mov	r2, fp
 800ec98:	4631      	mov	r1, r6
 800ec9a:	4628      	mov	r0, r5
 800ec9c:	47b8      	blx	r7
 800ec9e:	3001      	adds	r0, #1
 800eca0:	f43f aefb 	beq.w	800ea9a <_printf_float+0xb6>
 800eca4:	f10a 0a01 	add.w	sl, sl, #1
 800eca8:	e7ee      	b.n	800ec88 <_printf_float+0x2a4>
 800ecaa:	bf00      	nop
 800ecac:	7fefffff 	.word	0x7fefffff
 800ecb0:	08012760 	.word	0x08012760
 800ecb4:	08012764 	.word	0x08012764
 800ecb8:	08012768 	.word	0x08012768
 800ecbc:	0801276c 	.word	0x0801276c
 800ecc0:	08012770 	.word	0x08012770
 800ecc4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ecc6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ecca:	4553      	cmp	r3, sl
 800eccc:	bfa8      	it	ge
 800ecce:	4653      	movge	r3, sl
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	4699      	mov	r9, r3
 800ecd4:	dc36      	bgt.n	800ed44 <_printf_float+0x360>
 800ecd6:	f04f 0b00 	mov.w	fp, #0
 800ecda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ecde:	f104 021a 	add.w	r2, r4, #26
 800ece2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ece4:	9306      	str	r3, [sp, #24]
 800ece6:	eba3 0309 	sub.w	r3, r3, r9
 800ecea:	455b      	cmp	r3, fp
 800ecec:	dc31      	bgt.n	800ed52 <_printf_float+0x36e>
 800ecee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecf0:	459a      	cmp	sl, r3
 800ecf2:	dc3a      	bgt.n	800ed6a <_printf_float+0x386>
 800ecf4:	6823      	ldr	r3, [r4, #0]
 800ecf6:	07da      	lsls	r2, r3, #31
 800ecf8:	d437      	bmi.n	800ed6a <_printf_float+0x386>
 800ecfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecfc:	ebaa 0903 	sub.w	r9, sl, r3
 800ed00:	9b06      	ldr	r3, [sp, #24]
 800ed02:	ebaa 0303 	sub.w	r3, sl, r3
 800ed06:	4599      	cmp	r9, r3
 800ed08:	bfa8      	it	ge
 800ed0a:	4699      	movge	r9, r3
 800ed0c:	f1b9 0f00 	cmp.w	r9, #0
 800ed10:	dc33      	bgt.n	800ed7a <_printf_float+0x396>
 800ed12:	f04f 0800 	mov.w	r8, #0
 800ed16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ed1a:	f104 0b1a 	add.w	fp, r4, #26
 800ed1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed20:	ebaa 0303 	sub.w	r3, sl, r3
 800ed24:	eba3 0309 	sub.w	r3, r3, r9
 800ed28:	4543      	cmp	r3, r8
 800ed2a:	f77f af79 	ble.w	800ec20 <_printf_float+0x23c>
 800ed2e:	2301      	movs	r3, #1
 800ed30:	465a      	mov	r2, fp
 800ed32:	4631      	mov	r1, r6
 800ed34:	4628      	mov	r0, r5
 800ed36:	47b8      	blx	r7
 800ed38:	3001      	adds	r0, #1
 800ed3a:	f43f aeae 	beq.w	800ea9a <_printf_float+0xb6>
 800ed3e:	f108 0801 	add.w	r8, r8, #1
 800ed42:	e7ec      	b.n	800ed1e <_printf_float+0x33a>
 800ed44:	4642      	mov	r2, r8
 800ed46:	4631      	mov	r1, r6
 800ed48:	4628      	mov	r0, r5
 800ed4a:	47b8      	blx	r7
 800ed4c:	3001      	adds	r0, #1
 800ed4e:	d1c2      	bne.n	800ecd6 <_printf_float+0x2f2>
 800ed50:	e6a3      	b.n	800ea9a <_printf_float+0xb6>
 800ed52:	2301      	movs	r3, #1
 800ed54:	4631      	mov	r1, r6
 800ed56:	4628      	mov	r0, r5
 800ed58:	9206      	str	r2, [sp, #24]
 800ed5a:	47b8      	blx	r7
 800ed5c:	3001      	adds	r0, #1
 800ed5e:	f43f ae9c 	beq.w	800ea9a <_printf_float+0xb6>
 800ed62:	9a06      	ldr	r2, [sp, #24]
 800ed64:	f10b 0b01 	add.w	fp, fp, #1
 800ed68:	e7bb      	b.n	800ece2 <_printf_float+0x2fe>
 800ed6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ed6e:	4631      	mov	r1, r6
 800ed70:	4628      	mov	r0, r5
 800ed72:	47b8      	blx	r7
 800ed74:	3001      	adds	r0, #1
 800ed76:	d1c0      	bne.n	800ecfa <_printf_float+0x316>
 800ed78:	e68f      	b.n	800ea9a <_printf_float+0xb6>
 800ed7a:	9a06      	ldr	r2, [sp, #24]
 800ed7c:	464b      	mov	r3, r9
 800ed7e:	4442      	add	r2, r8
 800ed80:	4631      	mov	r1, r6
 800ed82:	4628      	mov	r0, r5
 800ed84:	47b8      	blx	r7
 800ed86:	3001      	adds	r0, #1
 800ed88:	d1c3      	bne.n	800ed12 <_printf_float+0x32e>
 800ed8a:	e686      	b.n	800ea9a <_printf_float+0xb6>
 800ed8c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ed90:	f1ba 0f01 	cmp.w	sl, #1
 800ed94:	dc01      	bgt.n	800ed9a <_printf_float+0x3b6>
 800ed96:	07db      	lsls	r3, r3, #31
 800ed98:	d536      	bpl.n	800ee08 <_printf_float+0x424>
 800ed9a:	2301      	movs	r3, #1
 800ed9c:	4642      	mov	r2, r8
 800ed9e:	4631      	mov	r1, r6
 800eda0:	4628      	mov	r0, r5
 800eda2:	47b8      	blx	r7
 800eda4:	3001      	adds	r0, #1
 800eda6:	f43f ae78 	beq.w	800ea9a <_printf_float+0xb6>
 800edaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800edae:	4631      	mov	r1, r6
 800edb0:	4628      	mov	r0, r5
 800edb2:	47b8      	blx	r7
 800edb4:	3001      	adds	r0, #1
 800edb6:	f43f ae70 	beq.w	800ea9a <_printf_float+0xb6>
 800edba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800edbe:	2200      	movs	r2, #0
 800edc0:	2300      	movs	r3, #0
 800edc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800edc6:	f7f1 fea7 	bl	8000b18 <__aeabi_dcmpeq>
 800edca:	b9c0      	cbnz	r0, 800edfe <_printf_float+0x41a>
 800edcc:	4653      	mov	r3, sl
 800edce:	f108 0201 	add.w	r2, r8, #1
 800edd2:	4631      	mov	r1, r6
 800edd4:	4628      	mov	r0, r5
 800edd6:	47b8      	blx	r7
 800edd8:	3001      	adds	r0, #1
 800edda:	d10c      	bne.n	800edf6 <_printf_float+0x412>
 800eddc:	e65d      	b.n	800ea9a <_printf_float+0xb6>
 800edde:	2301      	movs	r3, #1
 800ede0:	465a      	mov	r2, fp
 800ede2:	4631      	mov	r1, r6
 800ede4:	4628      	mov	r0, r5
 800ede6:	47b8      	blx	r7
 800ede8:	3001      	adds	r0, #1
 800edea:	f43f ae56 	beq.w	800ea9a <_printf_float+0xb6>
 800edee:	f108 0801 	add.w	r8, r8, #1
 800edf2:	45d0      	cmp	r8, sl
 800edf4:	dbf3      	blt.n	800edde <_printf_float+0x3fa>
 800edf6:	464b      	mov	r3, r9
 800edf8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800edfc:	e6df      	b.n	800ebbe <_printf_float+0x1da>
 800edfe:	f04f 0800 	mov.w	r8, #0
 800ee02:	f104 0b1a 	add.w	fp, r4, #26
 800ee06:	e7f4      	b.n	800edf2 <_printf_float+0x40e>
 800ee08:	2301      	movs	r3, #1
 800ee0a:	4642      	mov	r2, r8
 800ee0c:	e7e1      	b.n	800edd2 <_printf_float+0x3ee>
 800ee0e:	2301      	movs	r3, #1
 800ee10:	464a      	mov	r2, r9
 800ee12:	4631      	mov	r1, r6
 800ee14:	4628      	mov	r0, r5
 800ee16:	47b8      	blx	r7
 800ee18:	3001      	adds	r0, #1
 800ee1a:	f43f ae3e 	beq.w	800ea9a <_printf_float+0xb6>
 800ee1e:	f108 0801 	add.w	r8, r8, #1
 800ee22:	68e3      	ldr	r3, [r4, #12]
 800ee24:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ee26:	1a5b      	subs	r3, r3, r1
 800ee28:	4543      	cmp	r3, r8
 800ee2a:	dcf0      	bgt.n	800ee0e <_printf_float+0x42a>
 800ee2c:	e6fc      	b.n	800ec28 <_printf_float+0x244>
 800ee2e:	f04f 0800 	mov.w	r8, #0
 800ee32:	f104 0919 	add.w	r9, r4, #25
 800ee36:	e7f4      	b.n	800ee22 <_printf_float+0x43e>

0800ee38 <_printf_common>:
 800ee38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee3c:	4616      	mov	r6, r2
 800ee3e:	4698      	mov	r8, r3
 800ee40:	688a      	ldr	r2, [r1, #8]
 800ee42:	690b      	ldr	r3, [r1, #16]
 800ee44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ee48:	4293      	cmp	r3, r2
 800ee4a:	bfb8      	it	lt
 800ee4c:	4613      	movlt	r3, r2
 800ee4e:	6033      	str	r3, [r6, #0]
 800ee50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ee54:	4607      	mov	r7, r0
 800ee56:	460c      	mov	r4, r1
 800ee58:	b10a      	cbz	r2, 800ee5e <_printf_common+0x26>
 800ee5a:	3301      	adds	r3, #1
 800ee5c:	6033      	str	r3, [r6, #0]
 800ee5e:	6823      	ldr	r3, [r4, #0]
 800ee60:	0699      	lsls	r1, r3, #26
 800ee62:	bf42      	ittt	mi
 800ee64:	6833      	ldrmi	r3, [r6, #0]
 800ee66:	3302      	addmi	r3, #2
 800ee68:	6033      	strmi	r3, [r6, #0]
 800ee6a:	6825      	ldr	r5, [r4, #0]
 800ee6c:	f015 0506 	ands.w	r5, r5, #6
 800ee70:	d106      	bne.n	800ee80 <_printf_common+0x48>
 800ee72:	f104 0a19 	add.w	sl, r4, #25
 800ee76:	68e3      	ldr	r3, [r4, #12]
 800ee78:	6832      	ldr	r2, [r6, #0]
 800ee7a:	1a9b      	subs	r3, r3, r2
 800ee7c:	42ab      	cmp	r3, r5
 800ee7e:	dc26      	bgt.n	800eece <_printf_common+0x96>
 800ee80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ee84:	6822      	ldr	r2, [r4, #0]
 800ee86:	3b00      	subs	r3, #0
 800ee88:	bf18      	it	ne
 800ee8a:	2301      	movne	r3, #1
 800ee8c:	0692      	lsls	r2, r2, #26
 800ee8e:	d42b      	bmi.n	800eee8 <_printf_common+0xb0>
 800ee90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ee94:	4641      	mov	r1, r8
 800ee96:	4638      	mov	r0, r7
 800ee98:	47c8      	blx	r9
 800ee9a:	3001      	adds	r0, #1
 800ee9c:	d01e      	beq.n	800eedc <_printf_common+0xa4>
 800ee9e:	6823      	ldr	r3, [r4, #0]
 800eea0:	6922      	ldr	r2, [r4, #16]
 800eea2:	f003 0306 	and.w	r3, r3, #6
 800eea6:	2b04      	cmp	r3, #4
 800eea8:	bf02      	ittt	eq
 800eeaa:	68e5      	ldreq	r5, [r4, #12]
 800eeac:	6833      	ldreq	r3, [r6, #0]
 800eeae:	1aed      	subeq	r5, r5, r3
 800eeb0:	68a3      	ldr	r3, [r4, #8]
 800eeb2:	bf0c      	ite	eq
 800eeb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eeb8:	2500      	movne	r5, #0
 800eeba:	4293      	cmp	r3, r2
 800eebc:	bfc4      	itt	gt
 800eebe:	1a9b      	subgt	r3, r3, r2
 800eec0:	18ed      	addgt	r5, r5, r3
 800eec2:	2600      	movs	r6, #0
 800eec4:	341a      	adds	r4, #26
 800eec6:	42b5      	cmp	r5, r6
 800eec8:	d11a      	bne.n	800ef00 <_printf_common+0xc8>
 800eeca:	2000      	movs	r0, #0
 800eecc:	e008      	b.n	800eee0 <_printf_common+0xa8>
 800eece:	2301      	movs	r3, #1
 800eed0:	4652      	mov	r2, sl
 800eed2:	4641      	mov	r1, r8
 800eed4:	4638      	mov	r0, r7
 800eed6:	47c8      	blx	r9
 800eed8:	3001      	adds	r0, #1
 800eeda:	d103      	bne.n	800eee4 <_printf_common+0xac>
 800eedc:	f04f 30ff 	mov.w	r0, #4294967295
 800eee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eee4:	3501      	adds	r5, #1
 800eee6:	e7c6      	b.n	800ee76 <_printf_common+0x3e>
 800eee8:	18e1      	adds	r1, r4, r3
 800eeea:	1c5a      	adds	r2, r3, #1
 800eeec:	2030      	movs	r0, #48	@ 0x30
 800eeee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800eef2:	4422      	add	r2, r4
 800eef4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800eef8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800eefc:	3302      	adds	r3, #2
 800eefe:	e7c7      	b.n	800ee90 <_printf_common+0x58>
 800ef00:	2301      	movs	r3, #1
 800ef02:	4622      	mov	r2, r4
 800ef04:	4641      	mov	r1, r8
 800ef06:	4638      	mov	r0, r7
 800ef08:	47c8      	blx	r9
 800ef0a:	3001      	adds	r0, #1
 800ef0c:	d0e6      	beq.n	800eedc <_printf_common+0xa4>
 800ef0e:	3601      	adds	r6, #1
 800ef10:	e7d9      	b.n	800eec6 <_printf_common+0x8e>
	...

0800ef14 <_printf_i>:
 800ef14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ef18:	7e0f      	ldrb	r7, [r1, #24]
 800ef1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ef1c:	2f78      	cmp	r7, #120	@ 0x78
 800ef1e:	4691      	mov	r9, r2
 800ef20:	4680      	mov	r8, r0
 800ef22:	460c      	mov	r4, r1
 800ef24:	469a      	mov	sl, r3
 800ef26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ef2a:	d807      	bhi.n	800ef3c <_printf_i+0x28>
 800ef2c:	2f62      	cmp	r7, #98	@ 0x62
 800ef2e:	d80a      	bhi.n	800ef46 <_printf_i+0x32>
 800ef30:	2f00      	cmp	r7, #0
 800ef32:	f000 80d2 	beq.w	800f0da <_printf_i+0x1c6>
 800ef36:	2f58      	cmp	r7, #88	@ 0x58
 800ef38:	f000 80b9 	beq.w	800f0ae <_printf_i+0x19a>
 800ef3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ef40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ef44:	e03a      	b.n	800efbc <_printf_i+0xa8>
 800ef46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ef4a:	2b15      	cmp	r3, #21
 800ef4c:	d8f6      	bhi.n	800ef3c <_printf_i+0x28>
 800ef4e:	a101      	add	r1, pc, #4	@ (adr r1, 800ef54 <_printf_i+0x40>)
 800ef50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ef54:	0800efad 	.word	0x0800efad
 800ef58:	0800efc1 	.word	0x0800efc1
 800ef5c:	0800ef3d 	.word	0x0800ef3d
 800ef60:	0800ef3d 	.word	0x0800ef3d
 800ef64:	0800ef3d 	.word	0x0800ef3d
 800ef68:	0800ef3d 	.word	0x0800ef3d
 800ef6c:	0800efc1 	.word	0x0800efc1
 800ef70:	0800ef3d 	.word	0x0800ef3d
 800ef74:	0800ef3d 	.word	0x0800ef3d
 800ef78:	0800ef3d 	.word	0x0800ef3d
 800ef7c:	0800ef3d 	.word	0x0800ef3d
 800ef80:	0800f0c1 	.word	0x0800f0c1
 800ef84:	0800efeb 	.word	0x0800efeb
 800ef88:	0800f07b 	.word	0x0800f07b
 800ef8c:	0800ef3d 	.word	0x0800ef3d
 800ef90:	0800ef3d 	.word	0x0800ef3d
 800ef94:	0800f0e3 	.word	0x0800f0e3
 800ef98:	0800ef3d 	.word	0x0800ef3d
 800ef9c:	0800efeb 	.word	0x0800efeb
 800efa0:	0800ef3d 	.word	0x0800ef3d
 800efa4:	0800ef3d 	.word	0x0800ef3d
 800efa8:	0800f083 	.word	0x0800f083
 800efac:	6833      	ldr	r3, [r6, #0]
 800efae:	1d1a      	adds	r2, r3, #4
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	6032      	str	r2, [r6, #0]
 800efb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800efb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800efbc:	2301      	movs	r3, #1
 800efbe:	e09d      	b.n	800f0fc <_printf_i+0x1e8>
 800efc0:	6833      	ldr	r3, [r6, #0]
 800efc2:	6820      	ldr	r0, [r4, #0]
 800efc4:	1d19      	adds	r1, r3, #4
 800efc6:	6031      	str	r1, [r6, #0]
 800efc8:	0606      	lsls	r6, r0, #24
 800efca:	d501      	bpl.n	800efd0 <_printf_i+0xbc>
 800efcc:	681d      	ldr	r5, [r3, #0]
 800efce:	e003      	b.n	800efd8 <_printf_i+0xc4>
 800efd0:	0645      	lsls	r5, r0, #25
 800efd2:	d5fb      	bpl.n	800efcc <_printf_i+0xb8>
 800efd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800efd8:	2d00      	cmp	r5, #0
 800efda:	da03      	bge.n	800efe4 <_printf_i+0xd0>
 800efdc:	232d      	movs	r3, #45	@ 0x2d
 800efde:	426d      	negs	r5, r5
 800efe0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800efe4:	4859      	ldr	r0, [pc, #356]	@ (800f14c <_printf_i+0x238>)
 800efe6:	230a      	movs	r3, #10
 800efe8:	e011      	b.n	800f00e <_printf_i+0xfa>
 800efea:	6821      	ldr	r1, [r4, #0]
 800efec:	6833      	ldr	r3, [r6, #0]
 800efee:	0608      	lsls	r0, r1, #24
 800eff0:	f853 5b04 	ldr.w	r5, [r3], #4
 800eff4:	d402      	bmi.n	800effc <_printf_i+0xe8>
 800eff6:	0649      	lsls	r1, r1, #25
 800eff8:	bf48      	it	mi
 800effa:	b2ad      	uxthmi	r5, r5
 800effc:	2f6f      	cmp	r7, #111	@ 0x6f
 800effe:	4853      	ldr	r0, [pc, #332]	@ (800f14c <_printf_i+0x238>)
 800f000:	6033      	str	r3, [r6, #0]
 800f002:	bf14      	ite	ne
 800f004:	230a      	movne	r3, #10
 800f006:	2308      	moveq	r3, #8
 800f008:	2100      	movs	r1, #0
 800f00a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f00e:	6866      	ldr	r6, [r4, #4]
 800f010:	60a6      	str	r6, [r4, #8]
 800f012:	2e00      	cmp	r6, #0
 800f014:	bfa2      	ittt	ge
 800f016:	6821      	ldrge	r1, [r4, #0]
 800f018:	f021 0104 	bicge.w	r1, r1, #4
 800f01c:	6021      	strge	r1, [r4, #0]
 800f01e:	b90d      	cbnz	r5, 800f024 <_printf_i+0x110>
 800f020:	2e00      	cmp	r6, #0
 800f022:	d04b      	beq.n	800f0bc <_printf_i+0x1a8>
 800f024:	4616      	mov	r6, r2
 800f026:	fbb5 f1f3 	udiv	r1, r5, r3
 800f02a:	fb03 5711 	mls	r7, r3, r1, r5
 800f02e:	5dc7      	ldrb	r7, [r0, r7]
 800f030:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f034:	462f      	mov	r7, r5
 800f036:	42bb      	cmp	r3, r7
 800f038:	460d      	mov	r5, r1
 800f03a:	d9f4      	bls.n	800f026 <_printf_i+0x112>
 800f03c:	2b08      	cmp	r3, #8
 800f03e:	d10b      	bne.n	800f058 <_printf_i+0x144>
 800f040:	6823      	ldr	r3, [r4, #0]
 800f042:	07df      	lsls	r7, r3, #31
 800f044:	d508      	bpl.n	800f058 <_printf_i+0x144>
 800f046:	6923      	ldr	r3, [r4, #16]
 800f048:	6861      	ldr	r1, [r4, #4]
 800f04a:	4299      	cmp	r1, r3
 800f04c:	bfde      	ittt	le
 800f04e:	2330      	movle	r3, #48	@ 0x30
 800f050:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f054:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f058:	1b92      	subs	r2, r2, r6
 800f05a:	6122      	str	r2, [r4, #16]
 800f05c:	f8cd a000 	str.w	sl, [sp]
 800f060:	464b      	mov	r3, r9
 800f062:	aa03      	add	r2, sp, #12
 800f064:	4621      	mov	r1, r4
 800f066:	4640      	mov	r0, r8
 800f068:	f7ff fee6 	bl	800ee38 <_printf_common>
 800f06c:	3001      	adds	r0, #1
 800f06e:	d14a      	bne.n	800f106 <_printf_i+0x1f2>
 800f070:	f04f 30ff 	mov.w	r0, #4294967295
 800f074:	b004      	add	sp, #16
 800f076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f07a:	6823      	ldr	r3, [r4, #0]
 800f07c:	f043 0320 	orr.w	r3, r3, #32
 800f080:	6023      	str	r3, [r4, #0]
 800f082:	4833      	ldr	r0, [pc, #204]	@ (800f150 <_printf_i+0x23c>)
 800f084:	2778      	movs	r7, #120	@ 0x78
 800f086:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f08a:	6823      	ldr	r3, [r4, #0]
 800f08c:	6831      	ldr	r1, [r6, #0]
 800f08e:	061f      	lsls	r7, r3, #24
 800f090:	f851 5b04 	ldr.w	r5, [r1], #4
 800f094:	d402      	bmi.n	800f09c <_printf_i+0x188>
 800f096:	065f      	lsls	r7, r3, #25
 800f098:	bf48      	it	mi
 800f09a:	b2ad      	uxthmi	r5, r5
 800f09c:	6031      	str	r1, [r6, #0]
 800f09e:	07d9      	lsls	r1, r3, #31
 800f0a0:	bf44      	itt	mi
 800f0a2:	f043 0320 	orrmi.w	r3, r3, #32
 800f0a6:	6023      	strmi	r3, [r4, #0]
 800f0a8:	b11d      	cbz	r5, 800f0b2 <_printf_i+0x19e>
 800f0aa:	2310      	movs	r3, #16
 800f0ac:	e7ac      	b.n	800f008 <_printf_i+0xf4>
 800f0ae:	4827      	ldr	r0, [pc, #156]	@ (800f14c <_printf_i+0x238>)
 800f0b0:	e7e9      	b.n	800f086 <_printf_i+0x172>
 800f0b2:	6823      	ldr	r3, [r4, #0]
 800f0b4:	f023 0320 	bic.w	r3, r3, #32
 800f0b8:	6023      	str	r3, [r4, #0]
 800f0ba:	e7f6      	b.n	800f0aa <_printf_i+0x196>
 800f0bc:	4616      	mov	r6, r2
 800f0be:	e7bd      	b.n	800f03c <_printf_i+0x128>
 800f0c0:	6833      	ldr	r3, [r6, #0]
 800f0c2:	6825      	ldr	r5, [r4, #0]
 800f0c4:	6961      	ldr	r1, [r4, #20]
 800f0c6:	1d18      	adds	r0, r3, #4
 800f0c8:	6030      	str	r0, [r6, #0]
 800f0ca:	062e      	lsls	r6, r5, #24
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	d501      	bpl.n	800f0d4 <_printf_i+0x1c0>
 800f0d0:	6019      	str	r1, [r3, #0]
 800f0d2:	e002      	b.n	800f0da <_printf_i+0x1c6>
 800f0d4:	0668      	lsls	r0, r5, #25
 800f0d6:	d5fb      	bpl.n	800f0d0 <_printf_i+0x1bc>
 800f0d8:	8019      	strh	r1, [r3, #0]
 800f0da:	2300      	movs	r3, #0
 800f0dc:	6123      	str	r3, [r4, #16]
 800f0de:	4616      	mov	r6, r2
 800f0e0:	e7bc      	b.n	800f05c <_printf_i+0x148>
 800f0e2:	6833      	ldr	r3, [r6, #0]
 800f0e4:	1d1a      	adds	r2, r3, #4
 800f0e6:	6032      	str	r2, [r6, #0]
 800f0e8:	681e      	ldr	r6, [r3, #0]
 800f0ea:	6862      	ldr	r2, [r4, #4]
 800f0ec:	2100      	movs	r1, #0
 800f0ee:	4630      	mov	r0, r6
 800f0f0:	f7f1 f896 	bl	8000220 <memchr>
 800f0f4:	b108      	cbz	r0, 800f0fa <_printf_i+0x1e6>
 800f0f6:	1b80      	subs	r0, r0, r6
 800f0f8:	6060      	str	r0, [r4, #4]
 800f0fa:	6863      	ldr	r3, [r4, #4]
 800f0fc:	6123      	str	r3, [r4, #16]
 800f0fe:	2300      	movs	r3, #0
 800f100:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f104:	e7aa      	b.n	800f05c <_printf_i+0x148>
 800f106:	6923      	ldr	r3, [r4, #16]
 800f108:	4632      	mov	r2, r6
 800f10a:	4649      	mov	r1, r9
 800f10c:	4640      	mov	r0, r8
 800f10e:	47d0      	blx	sl
 800f110:	3001      	adds	r0, #1
 800f112:	d0ad      	beq.n	800f070 <_printf_i+0x15c>
 800f114:	6823      	ldr	r3, [r4, #0]
 800f116:	079b      	lsls	r3, r3, #30
 800f118:	d413      	bmi.n	800f142 <_printf_i+0x22e>
 800f11a:	68e0      	ldr	r0, [r4, #12]
 800f11c:	9b03      	ldr	r3, [sp, #12]
 800f11e:	4298      	cmp	r0, r3
 800f120:	bfb8      	it	lt
 800f122:	4618      	movlt	r0, r3
 800f124:	e7a6      	b.n	800f074 <_printf_i+0x160>
 800f126:	2301      	movs	r3, #1
 800f128:	4632      	mov	r2, r6
 800f12a:	4649      	mov	r1, r9
 800f12c:	4640      	mov	r0, r8
 800f12e:	47d0      	blx	sl
 800f130:	3001      	adds	r0, #1
 800f132:	d09d      	beq.n	800f070 <_printf_i+0x15c>
 800f134:	3501      	adds	r5, #1
 800f136:	68e3      	ldr	r3, [r4, #12]
 800f138:	9903      	ldr	r1, [sp, #12]
 800f13a:	1a5b      	subs	r3, r3, r1
 800f13c:	42ab      	cmp	r3, r5
 800f13e:	dcf2      	bgt.n	800f126 <_printf_i+0x212>
 800f140:	e7eb      	b.n	800f11a <_printf_i+0x206>
 800f142:	2500      	movs	r5, #0
 800f144:	f104 0619 	add.w	r6, r4, #25
 800f148:	e7f5      	b.n	800f136 <_printf_i+0x222>
 800f14a:	bf00      	nop
 800f14c:	08012772 	.word	0x08012772
 800f150:	08012783 	.word	0x08012783

0800f154 <_scanf_float>:
 800f154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f158:	b087      	sub	sp, #28
 800f15a:	4617      	mov	r7, r2
 800f15c:	9303      	str	r3, [sp, #12]
 800f15e:	688b      	ldr	r3, [r1, #8]
 800f160:	1e5a      	subs	r2, r3, #1
 800f162:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f166:	bf81      	itttt	hi
 800f168:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f16c:	eb03 0b05 	addhi.w	fp, r3, r5
 800f170:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f174:	608b      	strhi	r3, [r1, #8]
 800f176:	680b      	ldr	r3, [r1, #0]
 800f178:	460a      	mov	r2, r1
 800f17a:	f04f 0500 	mov.w	r5, #0
 800f17e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f182:	f842 3b1c 	str.w	r3, [r2], #28
 800f186:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f18a:	4680      	mov	r8, r0
 800f18c:	460c      	mov	r4, r1
 800f18e:	bf98      	it	ls
 800f190:	f04f 0b00 	movls.w	fp, #0
 800f194:	9201      	str	r2, [sp, #4]
 800f196:	4616      	mov	r6, r2
 800f198:	46aa      	mov	sl, r5
 800f19a:	46a9      	mov	r9, r5
 800f19c:	9502      	str	r5, [sp, #8]
 800f19e:	68a2      	ldr	r2, [r4, #8]
 800f1a0:	b152      	cbz	r2, 800f1b8 <_scanf_float+0x64>
 800f1a2:	683b      	ldr	r3, [r7, #0]
 800f1a4:	781b      	ldrb	r3, [r3, #0]
 800f1a6:	2b4e      	cmp	r3, #78	@ 0x4e
 800f1a8:	d864      	bhi.n	800f274 <_scanf_float+0x120>
 800f1aa:	2b40      	cmp	r3, #64	@ 0x40
 800f1ac:	d83c      	bhi.n	800f228 <_scanf_float+0xd4>
 800f1ae:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f1b2:	b2c8      	uxtb	r0, r1
 800f1b4:	280e      	cmp	r0, #14
 800f1b6:	d93a      	bls.n	800f22e <_scanf_float+0xda>
 800f1b8:	f1b9 0f00 	cmp.w	r9, #0
 800f1bc:	d003      	beq.n	800f1c6 <_scanf_float+0x72>
 800f1be:	6823      	ldr	r3, [r4, #0]
 800f1c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f1c4:	6023      	str	r3, [r4, #0]
 800f1c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f1ca:	f1ba 0f01 	cmp.w	sl, #1
 800f1ce:	f200 8117 	bhi.w	800f400 <_scanf_float+0x2ac>
 800f1d2:	9b01      	ldr	r3, [sp, #4]
 800f1d4:	429e      	cmp	r6, r3
 800f1d6:	f200 8108 	bhi.w	800f3ea <_scanf_float+0x296>
 800f1da:	2001      	movs	r0, #1
 800f1dc:	b007      	add	sp, #28
 800f1de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1e2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f1e6:	2a0d      	cmp	r2, #13
 800f1e8:	d8e6      	bhi.n	800f1b8 <_scanf_float+0x64>
 800f1ea:	a101      	add	r1, pc, #4	@ (adr r1, 800f1f0 <_scanf_float+0x9c>)
 800f1ec:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f1f0:	0800f337 	.word	0x0800f337
 800f1f4:	0800f1b9 	.word	0x0800f1b9
 800f1f8:	0800f1b9 	.word	0x0800f1b9
 800f1fc:	0800f1b9 	.word	0x0800f1b9
 800f200:	0800f397 	.word	0x0800f397
 800f204:	0800f36f 	.word	0x0800f36f
 800f208:	0800f1b9 	.word	0x0800f1b9
 800f20c:	0800f1b9 	.word	0x0800f1b9
 800f210:	0800f345 	.word	0x0800f345
 800f214:	0800f1b9 	.word	0x0800f1b9
 800f218:	0800f1b9 	.word	0x0800f1b9
 800f21c:	0800f1b9 	.word	0x0800f1b9
 800f220:	0800f1b9 	.word	0x0800f1b9
 800f224:	0800f2fd 	.word	0x0800f2fd
 800f228:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f22c:	e7db      	b.n	800f1e6 <_scanf_float+0x92>
 800f22e:	290e      	cmp	r1, #14
 800f230:	d8c2      	bhi.n	800f1b8 <_scanf_float+0x64>
 800f232:	a001      	add	r0, pc, #4	@ (adr r0, 800f238 <_scanf_float+0xe4>)
 800f234:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f238:	0800f2ed 	.word	0x0800f2ed
 800f23c:	0800f1b9 	.word	0x0800f1b9
 800f240:	0800f2ed 	.word	0x0800f2ed
 800f244:	0800f383 	.word	0x0800f383
 800f248:	0800f1b9 	.word	0x0800f1b9
 800f24c:	0800f295 	.word	0x0800f295
 800f250:	0800f2d3 	.word	0x0800f2d3
 800f254:	0800f2d3 	.word	0x0800f2d3
 800f258:	0800f2d3 	.word	0x0800f2d3
 800f25c:	0800f2d3 	.word	0x0800f2d3
 800f260:	0800f2d3 	.word	0x0800f2d3
 800f264:	0800f2d3 	.word	0x0800f2d3
 800f268:	0800f2d3 	.word	0x0800f2d3
 800f26c:	0800f2d3 	.word	0x0800f2d3
 800f270:	0800f2d3 	.word	0x0800f2d3
 800f274:	2b6e      	cmp	r3, #110	@ 0x6e
 800f276:	d809      	bhi.n	800f28c <_scanf_float+0x138>
 800f278:	2b60      	cmp	r3, #96	@ 0x60
 800f27a:	d8b2      	bhi.n	800f1e2 <_scanf_float+0x8e>
 800f27c:	2b54      	cmp	r3, #84	@ 0x54
 800f27e:	d07b      	beq.n	800f378 <_scanf_float+0x224>
 800f280:	2b59      	cmp	r3, #89	@ 0x59
 800f282:	d199      	bne.n	800f1b8 <_scanf_float+0x64>
 800f284:	2d07      	cmp	r5, #7
 800f286:	d197      	bne.n	800f1b8 <_scanf_float+0x64>
 800f288:	2508      	movs	r5, #8
 800f28a:	e02c      	b.n	800f2e6 <_scanf_float+0x192>
 800f28c:	2b74      	cmp	r3, #116	@ 0x74
 800f28e:	d073      	beq.n	800f378 <_scanf_float+0x224>
 800f290:	2b79      	cmp	r3, #121	@ 0x79
 800f292:	e7f6      	b.n	800f282 <_scanf_float+0x12e>
 800f294:	6821      	ldr	r1, [r4, #0]
 800f296:	05c8      	lsls	r0, r1, #23
 800f298:	d51b      	bpl.n	800f2d2 <_scanf_float+0x17e>
 800f29a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f29e:	6021      	str	r1, [r4, #0]
 800f2a0:	f109 0901 	add.w	r9, r9, #1
 800f2a4:	f1bb 0f00 	cmp.w	fp, #0
 800f2a8:	d003      	beq.n	800f2b2 <_scanf_float+0x15e>
 800f2aa:	3201      	adds	r2, #1
 800f2ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f2b0:	60a2      	str	r2, [r4, #8]
 800f2b2:	68a3      	ldr	r3, [r4, #8]
 800f2b4:	3b01      	subs	r3, #1
 800f2b6:	60a3      	str	r3, [r4, #8]
 800f2b8:	6923      	ldr	r3, [r4, #16]
 800f2ba:	3301      	adds	r3, #1
 800f2bc:	6123      	str	r3, [r4, #16]
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	3b01      	subs	r3, #1
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	607b      	str	r3, [r7, #4]
 800f2c6:	f340 8087 	ble.w	800f3d8 <_scanf_float+0x284>
 800f2ca:	683b      	ldr	r3, [r7, #0]
 800f2cc:	3301      	adds	r3, #1
 800f2ce:	603b      	str	r3, [r7, #0]
 800f2d0:	e765      	b.n	800f19e <_scanf_float+0x4a>
 800f2d2:	eb1a 0105 	adds.w	r1, sl, r5
 800f2d6:	f47f af6f 	bne.w	800f1b8 <_scanf_float+0x64>
 800f2da:	6822      	ldr	r2, [r4, #0]
 800f2dc:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f2e0:	6022      	str	r2, [r4, #0]
 800f2e2:	460d      	mov	r5, r1
 800f2e4:	468a      	mov	sl, r1
 800f2e6:	f806 3b01 	strb.w	r3, [r6], #1
 800f2ea:	e7e2      	b.n	800f2b2 <_scanf_float+0x15e>
 800f2ec:	6822      	ldr	r2, [r4, #0]
 800f2ee:	0610      	lsls	r0, r2, #24
 800f2f0:	f57f af62 	bpl.w	800f1b8 <_scanf_float+0x64>
 800f2f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f2f8:	6022      	str	r2, [r4, #0]
 800f2fa:	e7f4      	b.n	800f2e6 <_scanf_float+0x192>
 800f2fc:	f1ba 0f00 	cmp.w	sl, #0
 800f300:	d10e      	bne.n	800f320 <_scanf_float+0x1cc>
 800f302:	f1b9 0f00 	cmp.w	r9, #0
 800f306:	d10e      	bne.n	800f326 <_scanf_float+0x1d2>
 800f308:	6822      	ldr	r2, [r4, #0]
 800f30a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f30e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f312:	d108      	bne.n	800f326 <_scanf_float+0x1d2>
 800f314:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f318:	6022      	str	r2, [r4, #0]
 800f31a:	f04f 0a01 	mov.w	sl, #1
 800f31e:	e7e2      	b.n	800f2e6 <_scanf_float+0x192>
 800f320:	f1ba 0f02 	cmp.w	sl, #2
 800f324:	d055      	beq.n	800f3d2 <_scanf_float+0x27e>
 800f326:	2d01      	cmp	r5, #1
 800f328:	d002      	beq.n	800f330 <_scanf_float+0x1dc>
 800f32a:	2d04      	cmp	r5, #4
 800f32c:	f47f af44 	bne.w	800f1b8 <_scanf_float+0x64>
 800f330:	3501      	adds	r5, #1
 800f332:	b2ed      	uxtb	r5, r5
 800f334:	e7d7      	b.n	800f2e6 <_scanf_float+0x192>
 800f336:	f1ba 0f01 	cmp.w	sl, #1
 800f33a:	f47f af3d 	bne.w	800f1b8 <_scanf_float+0x64>
 800f33e:	f04f 0a02 	mov.w	sl, #2
 800f342:	e7d0      	b.n	800f2e6 <_scanf_float+0x192>
 800f344:	b97d      	cbnz	r5, 800f366 <_scanf_float+0x212>
 800f346:	f1b9 0f00 	cmp.w	r9, #0
 800f34a:	f47f af38 	bne.w	800f1be <_scanf_float+0x6a>
 800f34e:	6822      	ldr	r2, [r4, #0]
 800f350:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f354:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f358:	f040 8108 	bne.w	800f56c <_scanf_float+0x418>
 800f35c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f360:	6022      	str	r2, [r4, #0]
 800f362:	2501      	movs	r5, #1
 800f364:	e7bf      	b.n	800f2e6 <_scanf_float+0x192>
 800f366:	2d03      	cmp	r5, #3
 800f368:	d0e2      	beq.n	800f330 <_scanf_float+0x1dc>
 800f36a:	2d05      	cmp	r5, #5
 800f36c:	e7de      	b.n	800f32c <_scanf_float+0x1d8>
 800f36e:	2d02      	cmp	r5, #2
 800f370:	f47f af22 	bne.w	800f1b8 <_scanf_float+0x64>
 800f374:	2503      	movs	r5, #3
 800f376:	e7b6      	b.n	800f2e6 <_scanf_float+0x192>
 800f378:	2d06      	cmp	r5, #6
 800f37a:	f47f af1d 	bne.w	800f1b8 <_scanf_float+0x64>
 800f37e:	2507      	movs	r5, #7
 800f380:	e7b1      	b.n	800f2e6 <_scanf_float+0x192>
 800f382:	6822      	ldr	r2, [r4, #0]
 800f384:	0591      	lsls	r1, r2, #22
 800f386:	f57f af17 	bpl.w	800f1b8 <_scanf_float+0x64>
 800f38a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f38e:	6022      	str	r2, [r4, #0]
 800f390:	f8cd 9008 	str.w	r9, [sp, #8]
 800f394:	e7a7      	b.n	800f2e6 <_scanf_float+0x192>
 800f396:	6822      	ldr	r2, [r4, #0]
 800f398:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f39c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f3a0:	d006      	beq.n	800f3b0 <_scanf_float+0x25c>
 800f3a2:	0550      	lsls	r0, r2, #21
 800f3a4:	f57f af08 	bpl.w	800f1b8 <_scanf_float+0x64>
 800f3a8:	f1b9 0f00 	cmp.w	r9, #0
 800f3ac:	f000 80de 	beq.w	800f56c <_scanf_float+0x418>
 800f3b0:	0591      	lsls	r1, r2, #22
 800f3b2:	bf58      	it	pl
 800f3b4:	9902      	ldrpl	r1, [sp, #8]
 800f3b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f3ba:	bf58      	it	pl
 800f3bc:	eba9 0101 	subpl.w	r1, r9, r1
 800f3c0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f3c4:	bf58      	it	pl
 800f3c6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f3ca:	6022      	str	r2, [r4, #0]
 800f3cc:	f04f 0900 	mov.w	r9, #0
 800f3d0:	e789      	b.n	800f2e6 <_scanf_float+0x192>
 800f3d2:	f04f 0a03 	mov.w	sl, #3
 800f3d6:	e786      	b.n	800f2e6 <_scanf_float+0x192>
 800f3d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f3dc:	4639      	mov	r1, r7
 800f3de:	4640      	mov	r0, r8
 800f3e0:	4798      	blx	r3
 800f3e2:	2800      	cmp	r0, #0
 800f3e4:	f43f aedb 	beq.w	800f19e <_scanf_float+0x4a>
 800f3e8:	e6e6      	b.n	800f1b8 <_scanf_float+0x64>
 800f3ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f3ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f3f2:	463a      	mov	r2, r7
 800f3f4:	4640      	mov	r0, r8
 800f3f6:	4798      	blx	r3
 800f3f8:	6923      	ldr	r3, [r4, #16]
 800f3fa:	3b01      	subs	r3, #1
 800f3fc:	6123      	str	r3, [r4, #16]
 800f3fe:	e6e8      	b.n	800f1d2 <_scanf_float+0x7e>
 800f400:	1e6b      	subs	r3, r5, #1
 800f402:	2b06      	cmp	r3, #6
 800f404:	d824      	bhi.n	800f450 <_scanf_float+0x2fc>
 800f406:	2d02      	cmp	r5, #2
 800f408:	d836      	bhi.n	800f478 <_scanf_float+0x324>
 800f40a:	9b01      	ldr	r3, [sp, #4]
 800f40c:	429e      	cmp	r6, r3
 800f40e:	f67f aee4 	bls.w	800f1da <_scanf_float+0x86>
 800f412:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f416:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f41a:	463a      	mov	r2, r7
 800f41c:	4640      	mov	r0, r8
 800f41e:	4798      	blx	r3
 800f420:	6923      	ldr	r3, [r4, #16]
 800f422:	3b01      	subs	r3, #1
 800f424:	6123      	str	r3, [r4, #16]
 800f426:	e7f0      	b.n	800f40a <_scanf_float+0x2b6>
 800f428:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f42c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f430:	463a      	mov	r2, r7
 800f432:	4640      	mov	r0, r8
 800f434:	4798      	blx	r3
 800f436:	6923      	ldr	r3, [r4, #16]
 800f438:	3b01      	subs	r3, #1
 800f43a:	6123      	str	r3, [r4, #16]
 800f43c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f440:	fa5f fa8a 	uxtb.w	sl, sl
 800f444:	f1ba 0f02 	cmp.w	sl, #2
 800f448:	d1ee      	bne.n	800f428 <_scanf_float+0x2d4>
 800f44a:	3d03      	subs	r5, #3
 800f44c:	b2ed      	uxtb	r5, r5
 800f44e:	1b76      	subs	r6, r6, r5
 800f450:	6823      	ldr	r3, [r4, #0]
 800f452:	05da      	lsls	r2, r3, #23
 800f454:	d530      	bpl.n	800f4b8 <_scanf_float+0x364>
 800f456:	055b      	lsls	r3, r3, #21
 800f458:	d511      	bpl.n	800f47e <_scanf_float+0x32a>
 800f45a:	9b01      	ldr	r3, [sp, #4]
 800f45c:	429e      	cmp	r6, r3
 800f45e:	f67f aebc 	bls.w	800f1da <_scanf_float+0x86>
 800f462:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f466:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f46a:	463a      	mov	r2, r7
 800f46c:	4640      	mov	r0, r8
 800f46e:	4798      	blx	r3
 800f470:	6923      	ldr	r3, [r4, #16]
 800f472:	3b01      	subs	r3, #1
 800f474:	6123      	str	r3, [r4, #16]
 800f476:	e7f0      	b.n	800f45a <_scanf_float+0x306>
 800f478:	46aa      	mov	sl, r5
 800f47a:	46b3      	mov	fp, r6
 800f47c:	e7de      	b.n	800f43c <_scanf_float+0x2e8>
 800f47e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f482:	6923      	ldr	r3, [r4, #16]
 800f484:	2965      	cmp	r1, #101	@ 0x65
 800f486:	f103 33ff 	add.w	r3, r3, #4294967295
 800f48a:	f106 35ff 	add.w	r5, r6, #4294967295
 800f48e:	6123      	str	r3, [r4, #16]
 800f490:	d00c      	beq.n	800f4ac <_scanf_float+0x358>
 800f492:	2945      	cmp	r1, #69	@ 0x45
 800f494:	d00a      	beq.n	800f4ac <_scanf_float+0x358>
 800f496:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f49a:	463a      	mov	r2, r7
 800f49c:	4640      	mov	r0, r8
 800f49e:	4798      	blx	r3
 800f4a0:	6923      	ldr	r3, [r4, #16]
 800f4a2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f4a6:	3b01      	subs	r3, #1
 800f4a8:	1eb5      	subs	r5, r6, #2
 800f4aa:	6123      	str	r3, [r4, #16]
 800f4ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f4b0:	463a      	mov	r2, r7
 800f4b2:	4640      	mov	r0, r8
 800f4b4:	4798      	blx	r3
 800f4b6:	462e      	mov	r6, r5
 800f4b8:	6822      	ldr	r2, [r4, #0]
 800f4ba:	f012 0210 	ands.w	r2, r2, #16
 800f4be:	d001      	beq.n	800f4c4 <_scanf_float+0x370>
 800f4c0:	2000      	movs	r0, #0
 800f4c2:	e68b      	b.n	800f1dc <_scanf_float+0x88>
 800f4c4:	7032      	strb	r2, [r6, #0]
 800f4c6:	6823      	ldr	r3, [r4, #0]
 800f4c8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f4cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f4d0:	d11c      	bne.n	800f50c <_scanf_float+0x3b8>
 800f4d2:	9b02      	ldr	r3, [sp, #8]
 800f4d4:	454b      	cmp	r3, r9
 800f4d6:	eba3 0209 	sub.w	r2, r3, r9
 800f4da:	d123      	bne.n	800f524 <_scanf_float+0x3d0>
 800f4dc:	9901      	ldr	r1, [sp, #4]
 800f4de:	2200      	movs	r2, #0
 800f4e0:	4640      	mov	r0, r8
 800f4e2:	f7ff f9cd 	bl	800e880 <_strtod_r>
 800f4e6:	9b03      	ldr	r3, [sp, #12]
 800f4e8:	6821      	ldr	r1, [r4, #0]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	f011 0f02 	tst.w	r1, #2
 800f4f0:	ec57 6b10 	vmov	r6, r7, d0
 800f4f4:	f103 0204 	add.w	r2, r3, #4
 800f4f8:	d01f      	beq.n	800f53a <_scanf_float+0x3e6>
 800f4fa:	9903      	ldr	r1, [sp, #12]
 800f4fc:	600a      	str	r2, [r1, #0]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	e9c3 6700 	strd	r6, r7, [r3]
 800f504:	68e3      	ldr	r3, [r4, #12]
 800f506:	3301      	adds	r3, #1
 800f508:	60e3      	str	r3, [r4, #12]
 800f50a:	e7d9      	b.n	800f4c0 <_scanf_float+0x36c>
 800f50c:	9b04      	ldr	r3, [sp, #16]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d0e4      	beq.n	800f4dc <_scanf_float+0x388>
 800f512:	9905      	ldr	r1, [sp, #20]
 800f514:	230a      	movs	r3, #10
 800f516:	3101      	adds	r1, #1
 800f518:	4640      	mov	r0, r8
 800f51a:	f002 f9e9 	bl	80118f0 <_strtol_r>
 800f51e:	9b04      	ldr	r3, [sp, #16]
 800f520:	9e05      	ldr	r6, [sp, #20]
 800f522:	1ac2      	subs	r2, r0, r3
 800f524:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f528:	429e      	cmp	r6, r3
 800f52a:	bf28      	it	cs
 800f52c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800f530:	4910      	ldr	r1, [pc, #64]	@ (800f574 <_scanf_float+0x420>)
 800f532:	4630      	mov	r0, r6
 800f534:	f000 f8e4 	bl	800f700 <siprintf>
 800f538:	e7d0      	b.n	800f4dc <_scanf_float+0x388>
 800f53a:	f011 0f04 	tst.w	r1, #4
 800f53e:	9903      	ldr	r1, [sp, #12]
 800f540:	600a      	str	r2, [r1, #0]
 800f542:	d1dc      	bne.n	800f4fe <_scanf_float+0x3aa>
 800f544:	681d      	ldr	r5, [r3, #0]
 800f546:	4632      	mov	r2, r6
 800f548:	463b      	mov	r3, r7
 800f54a:	4630      	mov	r0, r6
 800f54c:	4639      	mov	r1, r7
 800f54e:	f7f1 fb15 	bl	8000b7c <__aeabi_dcmpun>
 800f552:	b128      	cbz	r0, 800f560 <_scanf_float+0x40c>
 800f554:	4808      	ldr	r0, [pc, #32]	@ (800f578 <_scanf_float+0x424>)
 800f556:	f000 f9ff 	bl	800f958 <nanf>
 800f55a:	ed85 0a00 	vstr	s0, [r5]
 800f55e:	e7d1      	b.n	800f504 <_scanf_float+0x3b0>
 800f560:	4630      	mov	r0, r6
 800f562:	4639      	mov	r1, r7
 800f564:	f7f1 fb68 	bl	8000c38 <__aeabi_d2f>
 800f568:	6028      	str	r0, [r5, #0]
 800f56a:	e7cb      	b.n	800f504 <_scanf_float+0x3b0>
 800f56c:	f04f 0900 	mov.w	r9, #0
 800f570:	e629      	b.n	800f1c6 <_scanf_float+0x72>
 800f572:	bf00      	nop
 800f574:	08012794 	.word	0x08012794
 800f578:	08012b35 	.word	0x08012b35

0800f57c <std>:
 800f57c:	2300      	movs	r3, #0
 800f57e:	b510      	push	{r4, lr}
 800f580:	4604      	mov	r4, r0
 800f582:	e9c0 3300 	strd	r3, r3, [r0]
 800f586:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f58a:	6083      	str	r3, [r0, #8]
 800f58c:	8181      	strh	r1, [r0, #12]
 800f58e:	6643      	str	r3, [r0, #100]	@ 0x64
 800f590:	81c2      	strh	r2, [r0, #14]
 800f592:	6183      	str	r3, [r0, #24]
 800f594:	4619      	mov	r1, r3
 800f596:	2208      	movs	r2, #8
 800f598:	305c      	adds	r0, #92	@ 0x5c
 800f59a:	f000 f935 	bl	800f808 <memset>
 800f59e:	4b0d      	ldr	r3, [pc, #52]	@ (800f5d4 <std+0x58>)
 800f5a0:	6263      	str	r3, [r4, #36]	@ 0x24
 800f5a2:	4b0d      	ldr	r3, [pc, #52]	@ (800f5d8 <std+0x5c>)
 800f5a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800f5dc <std+0x60>)
 800f5a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f5aa:	4b0d      	ldr	r3, [pc, #52]	@ (800f5e0 <std+0x64>)
 800f5ac:	6323      	str	r3, [r4, #48]	@ 0x30
 800f5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800f5e4 <std+0x68>)
 800f5b0:	6224      	str	r4, [r4, #32]
 800f5b2:	429c      	cmp	r4, r3
 800f5b4:	d006      	beq.n	800f5c4 <std+0x48>
 800f5b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f5ba:	4294      	cmp	r4, r2
 800f5bc:	d002      	beq.n	800f5c4 <std+0x48>
 800f5be:	33d0      	adds	r3, #208	@ 0xd0
 800f5c0:	429c      	cmp	r4, r3
 800f5c2:	d105      	bne.n	800f5d0 <std+0x54>
 800f5c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f5c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5cc:	f000 b9aa 	b.w	800f924 <__retarget_lock_init_recursive>
 800f5d0:	bd10      	pop	{r4, pc}
 800f5d2:	bf00      	nop
 800f5d4:	0800f741 	.word	0x0800f741
 800f5d8:	0800f763 	.word	0x0800f763
 800f5dc:	0800f79b 	.word	0x0800f79b
 800f5e0:	0800f7bf 	.word	0x0800f7bf
 800f5e4:	20000980 	.word	0x20000980

0800f5e8 <stdio_exit_handler>:
 800f5e8:	4a02      	ldr	r2, [pc, #8]	@ (800f5f4 <stdio_exit_handler+0xc>)
 800f5ea:	4903      	ldr	r1, [pc, #12]	@ (800f5f8 <stdio_exit_handler+0x10>)
 800f5ec:	4803      	ldr	r0, [pc, #12]	@ (800f5fc <stdio_exit_handler+0x14>)
 800f5ee:	f000 b869 	b.w	800f6c4 <_fwalk_sglue>
 800f5f2:	bf00      	nop
 800f5f4:	20000090 	.word	0x20000090
 800f5f8:	08011cc5 	.word	0x08011cc5
 800f5fc:	2000020c 	.word	0x2000020c

0800f600 <cleanup_stdio>:
 800f600:	6841      	ldr	r1, [r0, #4]
 800f602:	4b0c      	ldr	r3, [pc, #48]	@ (800f634 <cleanup_stdio+0x34>)
 800f604:	4299      	cmp	r1, r3
 800f606:	b510      	push	{r4, lr}
 800f608:	4604      	mov	r4, r0
 800f60a:	d001      	beq.n	800f610 <cleanup_stdio+0x10>
 800f60c:	f002 fb5a 	bl	8011cc4 <_fflush_r>
 800f610:	68a1      	ldr	r1, [r4, #8]
 800f612:	4b09      	ldr	r3, [pc, #36]	@ (800f638 <cleanup_stdio+0x38>)
 800f614:	4299      	cmp	r1, r3
 800f616:	d002      	beq.n	800f61e <cleanup_stdio+0x1e>
 800f618:	4620      	mov	r0, r4
 800f61a:	f002 fb53 	bl	8011cc4 <_fflush_r>
 800f61e:	68e1      	ldr	r1, [r4, #12]
 800f620:	4b06      	ldr	r3, [pc, #24]	@ (800f63c <cleanup_stdio+0x3c>)
 800f622:	4299      	cmp	r1, r3
 800f624:	d004      	beq.n	800f630 <cleanup_stdio+0x30>
 800f626:	4620      	mov	r0, r4
 800f628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f62c:	f002 bb4a 	b.w	8011cc4 <_fflush_r>
 800f630:	bd10      	pop	{r4, pc}
 800f632:	bf00      	nop
 800f634:	20000980 	.word	0x20000980
 800f638:	200009e8 	.word	0x200009e8
 800f63c:	20000a50 	.word	0x20000a50

0800f640 <global_stdio_init.part.0>:
 800f640:	b510      	push	{r4, lr}
 800f642:	4b0b      	ldr	r3, [pc, #44]	@ (800f670 <global_stdio_init.part.0+0x30>)
 800f644:	4c0b      	ldr	r4, [pc, #44]	@ (800f674 <global_stdio_init.part.0+0x34>)
 800f646:	4a0c      	ldr	r2, [pc, #48]	@ (800f678 <global_stdio_init.part.0+0x38>)
 800f648:	601a      	str	r2, [r3, #0]
 800f64a:	4620      	mov	r0, r4
 800f64c:	2200      	movs	r2, #0
 800f64e:	2104      	movs	r1, #4
 800f650:	f7ff ff94 	bl	800f57c <std>
 800f654:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f658:	2201      	movs	r2, #1
 800f65a:	2109      	movs	r1, #9
 800f65c:	f7ff ff8e 	bl	800f57c <std>
 800f660:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f664:	2202      	movs	r2, #2
 800f666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f66a:	2112      	movs	r1, #18
 800f66c:	f7ff bf86 	b.w	800f57c <std>
 800f670:	20000ab8 	.word	0x20000ab8
 800f674:	20000980 	.word	0x20000980
 800f678:	0800f5e9 	.word	0x0800f5e9

0800f67c <__sfp_lock_acquire>:
 800f67c:	4801      	ldr	r0, [pc, #4]	@ (800f684 <__sfp_lock_acquire+0x8>)
 800f67e:	f000 b952 	b.w	800f926 <__retarget_lock_acquire_recursive>
 800f682:	bf00      	nop
 800f684:	20000ac1 	.word	0x20000ac1

0800f688 <__sfp_lock_release>:
 800f688:	4801      	ldr	r0, [pc, #4]	@ (800f690 <__sfp_lock_release+0x8>)
 800f68a:	f000 b94d 	b.w	800f928 <__retarget_lock_release_recursive>
 800f68e:	bf00      	nop
 800f690:	20000ac1 	.word	0x20000ac1

0800f694 <__sinit>:
 800f694:	b510      	push	{r4, lr}
 800f696:	4604      	mov	r4, r0
 800f698:	f7ff fff0 	bl	800f67c <__sfp_lock_acquire>
 800f69c:	6a23      	ldr	r3, [r4, #32]
 800f69e:	b11b      	cbz	r3, 800f6a8 <__sinit+0x14>
 800f6a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6a4:	f7ff bff0 	b.w	800f688 <__sfp_lock_release>
 800f6a8:	4b04      	ldr	r3, [pc, #16]	@ (800f6bc <__sinit+0x28>)
 800f6aa:	6223      	str	r3, [r4, #32]
 800f6ac:	4b04      	ldr	r3, [pc, #16]	@ (800f6c0 <__sinit+0x2c>)
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d1f5      	bne.n	800f6a0 <__sinit+0xc>
 800f6b4:	f7ff ffc4 	bl	800f640 <global_stdio_init.part.0>
 800f6b8:	e7f2      	b.n	800f6a0 <__sinit+0xc>
 800f6ba:	bf00      	nop
 800f6bc:	0800f601 	.word	0x0800f601
 800f6c0:	20000ab8 	.word	0x20000ab8

0800f6c4 <_fwalk_sglue>:
 800f6c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6c8:	4607      	mov	r7, r0
 800f6ca:	4688      	mov	r8, r1
 800f6cc:	4614      	mov	r4, r2
 800f6ce:	2600      	movs	r6, #0
 800f6d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f6d4:	f1b9 0901 	subs.w	r9, r9, #1
 800f6d8:	d505      	bpl.n	800f6e6 <_fwalk_sglue+0x22>
 800f6da:	6824      	ldr	r4, [r4, #0]
 800f6dc:	2c00      	cmp	r4, #0
 800f6de:	d1f7      	bne.n	800f6d0 <_fwalk_sglue+0xc>
 800f6e0:	4630      	mov	r0, r6
 800f6e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6e6:	89ab      	ldrh	r3, [r5, #12]
 800f6e8:	2b01      	cmp	r3, #1
 800f6ea:	d907      	bls.n	800f6fc <_fwalk_sglue+0x38>
 800f6ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f6f0:	3301      	adds	r3, #1
 800f6f2:	d003      	beq.n	800f6fc <_fwalk_sglue+0x38>
 800f6f4:	4629      	mov	r1, r5
 800f6f6:	4638      	mov	r0, r7
 800f6f8:	47c0      	blx	r8
 800f6fa:	4306      	orrs	r6, r0
 800f6fc:	3568      	adds	r5, #104	@ 0x68
 800f6fe:	e7e9      	b.n	800f6d4 <_fwalk_sglue+0x10>

0800f700 <siprintf>:
 800f700:	b40e      	push	{r1, r2, r3}
 800f702:	b500      	push	{lr}
 800f704:	b09c      	sub	sp, #112	@ 0x70
 800f706:	ab1d      	add	r3, sp, #116	@ 0x74
 800f708:	9002      	str	r0, [sp, #8]
 800f70a:	9006      	str	r0, [sp, #24]
 800f70c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f710:	4809      	ldr	r0, [pc, #36]	@ (800f738 <siprintf+0x38>)
 800f712:	9107      	str	r1, [sp, #28]
 800f714:	9104      	str	r1, [sp, #16]
 800f716:	4909      	ldr	r1, [pc, #36]	@ (800f73c <siprintf+0x3c>)
 800f718:	f853 2b04 	ldr.w	r2, [r3], #4
 800f71c:	9105      	str	r1, [sp, #20]
 800f71e:	6800      	ldr	r0, [r0, #0]
 800f720:	9301      	str	r3, [sp, #4]
 800f722:	a902      	add	r1, sp, #8
 800f724:	f002 f94e 	bl	80119c4 <_svfiprintf_r>
 800f728:	9b02      	ldr	r3, [sp, #8]
 800f72a:	2200      	movs	r2, #0
 800f72c:	701a      	strb	r2, [r3, #0]
 800f72e:	b01c      	add	sp, #112	@ 0x70
 800f730:	f85d eb04 	ldr.w	lr, [sp], #4
 800f734:	b003      	add	sp, #12
 800f736:	4770      	bx	lr
 800f738:	20000208 	.word	0x20000208
 800f73c:	ffff0208 	.word	0xffff0208

0800f740 <__sread>:
 800f740:	b510      	push	{r4, lr}
 800f742:	460c      	mov	r4, r1
 800f744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f748:	f000 f89e 	bl	800f888 <_read_r>
 800f74c:	2800      	cmp	r0, #0
 800f74e:	bfab      	itete	ge
 800f750:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f752:	89a3      	ldrhlt	r3, [r4, #12]
 800f754:	181b      	addge	r3, r3, r0
 800f756:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f75a:	bfac      	ite	ge
 800f75c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f75e:	81a3      	strhlt	r3, [r4, #12]
 800f760:	bd10      	pop	{r4, pc}

0800f762 <__swrite>:
 800f762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f766:	461f      	mov	r7, r3
 800f768:	898b      	ldrh	r3, [r1, #12]
 800f76a:	05db      	lsls	r3, r3, #23
 800f76c:	4605      	mov	r5, r0
 800f76e:	460c      	mov	r4, r1
 800f770:	4616      	mov	r6, r2
 800f772:	d505      	bpl.n	800f780 <__swrite+0x1e>
 800f774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f778:	2302      	movs	r3, #2
 800f77a:	2200      	movs	r2, #0
 800f77c:	f000 f872 	bl	800f864 <_lseek_r>
 800f780:	89a3      	ldrh	r3, [r4, #12]
 800f782:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f786:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f78a:	81a3      	strh	r3, [r4, #12]
 800f78c:	4632      	mov	r2, r6
 800f78e:	463b      	mov	r3, r7
 800f790:	4628      	mov	r0, r5
 800f792:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f796:	f000 b889 	b.w	800f8ac <_write_r>

0800f79a <__sseek>:
 800f79a:	b510      	push	{r4, lr}
 800f79c:	460c      	mov	r4, r1
 800f79e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7a2:	f000 f85f 	bl	800f864 <_lseek_r>
 800f7a6:	1c43      	adds	r3, r0, #1
 800f7a8:	89a3      	ldrh	r3, [r4, #12]
 800f7aa:	bf15      	itete	ne
 800f7ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f7ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f7b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f7b6:	81a3      	strheq	r3, [r4, #12]
 800f7b8:	bf18      	it	ne
 800f7ba:	81a3      	strhne	r3, [r4, #12]
 800f7bc:	bd10      	pop	{r4, pc}

0800f7be <__sclose>:
 800f7be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7c2:	f000 b83f 	b.w	800f844 <_close_r>
	...

0800f7c8 <_vsiprintf_r>:
 800f7c8:	b500      	push	{lr}
 800f7ca:	b09b      	sub	sp, #108	@ 0x6c
 800f7cc:	9100      	str	r1, [sp, #0]
 800f7ce:	9104      	str	r1, [sp, #16]
 800f7d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f7d4:	9105      	str	r1, [sp, #20]
 800f7d6:	9102      	str	r1, [sp, #8]
 800f7d8:	4905      	ldr	r1, [pc, #20]	@ (800f7f0 <_vsiprintf_r+0x28>)
 800f7da:	9103      	str	r1, [sp, #12]
 800f7dc:	4669      	mov	r1, sp
 800f7de:	f002 f8f1 	bl	80119c4 <_svfiprintf_r>
 800f7e2:	9b00      	ldr	r3, [sp, #0]
 800f7e4:	2200      	movs	r2, #0
 800f7e6:	701a      	strb	r2, [r3, #0]
 800f7e8:	b01b      	add	sp, #108	@ 0x6c
 800f7ea:	f85d fb04 	ldr.w	pc, [sp], #4
 800f7ee:	bf00      	nop
 800f7f0:	ffff0208 	.word	0xffff0208

0800f7f4 <vsiprintf>:
 800f7f4:	4613      	mov	r3, r2
 800f7f6:	460a      	mov	r2, r1
 800f7f8:	4601      	mov	r1, r0
 800f7fa:	4802      	ldr	r0, [pc, #8]	@ (800f804 <vsiprintf+0x10>)
 800f7fc:	6800      	ldr	r0, [r0, #0]
 800f7fe:	f7ff bfe3 	b.w	800f7c8 <_vsiprintf_r>
 800f802:	bf00      	nop
 800f804:	20000208 	.word	0x20000208

0800f808 <memset>:
 800f808:	4402      	add	r2, r0
 800f80a:	4603      	mov	r3, r0
 800f80c:	4293      	cmp	r3, r2
 800f80e:	d100      	bne.n	800f812 <memset+0xa>
 800f810:	4770      	bx	lr
 800f812:	f803 1b01 	strb.w	r1, [r3], #1
 800f816:	e7f9      	b.n	800f80c <memset+0x4>

0800f818 <strncmp>:
 800f818:	b510      	push	{r4, lr}
 800f81a:	b16a      	cbz	r2, 800f838 <strncmp+0x20>
 800f81c:	3901      	subs	r1, #1
 800f81e:	1884      	adds	r4, r0, r2
 800f820:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f824:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f828:	429a      	cmp	r2, r3
 800f82a:	d103      	bne.n	800f834 <strncmp+0x1c>
 800f82c:	42a0      	cmp	r0, r4
 800f82e:	d001      	beq.n	800f834 <strncmp+0x1c>
 800f830:	2a00      	cmp	r2, #0
 800f832:	d1f5      	bne.n	800f820 <strncmp+0x8>
 800f834:	1ad0      	subs	r0, r2, r3
 800f836:	bd10      	pop	{r4, pc}
 800f838:	4610      	mov	r0, r2
 800f83a:	e7fc      	b.n	800f836 <strncmp+0x1e>

0800f83c <_localeconv_r>:
 800f83c:	4800      	ldr	r0, [pc, #0]	@ (800f840 <_localeconv_r+0x4>)
 800f83e:	4770      	bx	lr
 800f840:	2000018c 	.word	0x2000018c

0800f844 <_close_r>:
 800f844:	b538      	push	{r3, r4, r5, lr}
 800f846:	4d06      	ldr	r5, [pc, #24]	@ (800f860 <_close_r+0x1c>)
 800f848:	2300      	movs	r3, #0
 800f84a:	4604      	mov	r4, r0
 800f84c:	4608      	mov	r0, r1
 800f84e:	602b      	str	r3, [r5, #0]
 800f850:	f7f2 fb5e 	bl	8001f10 <_close>
 800f854:	1c43      	adds	r3, r0, #1
 800f856:	d102      	bne.n	800f85e <_close_r+0x1a>
 800f858:	682b      	ldr	r3, [r5, #0]
 800f85a:	b103      	cbz	r3, 800f85e <_close_r+0x1a>
 800f85c:	6023      	str	r3, [r4, #0]
 800f85e:	bd38      	pop	{r3, r4, r5, pc}
 800f860:	20000abc 	.word	0x20000abc

0800f864 <_lseek_r>:
 800f864:	b538      	push	{r3, r4, r5, lr}
 800f866:	4d07      	ldr	r5, [pc, #28]	@ (800f884 <_lseek_r+0x20>)
 800f868:	4604      	mov	r4, r0
 800f86a:	4608      	mov	r0, r1
 800f86c:	4611      	mov	r1, r2
 800f86e:	2200      	movs	r2, #0
 800f870:	602a      	str	r2, [r5, #0]
 800f872:	461a      	mov	r2, r3
 800f874:	f7f2 fb73 	bl	8001f5e <_lseek>
 800f878:	1c43      	adds	r3, r0, #1
 800f87a:	d102      	bne.n	800f882 <_lseek_r+0x1e>
 800f87c:	682b      	ldr	r3, [r5, #0]
 800f87e:	b103      	cbz	r3, 800f882 <_lseek_r+0x1e>
 800f880:	6023      	str	r3, [r4, #0]
 800f882:	bd38      	pop	{r3, r4, r5, pc}
 800f884:	20000abc 	.word	0x20000abc

0800f888 <_read_r>:
 800f888:	b538      	push	{r3, r4, r5, lr}
 800f88a:	4d07      	ldr	r5, [pc, #28]	@ (800f8a8 <_read_r+0x20>)
 800f88c:	4604      	mov	r4, r0
 800f88e:	4608      	mov	r0, r1
 800f890:	4611      	mov	r1, r2
 800f892:	2200      	movs	r2, #0
 800f894:	602a      	str	r2, [r5, #0]
 800f896:	461a      	mov	r2, r3
 800f898:	f7f2 fb01 	bl	8001e9e <_read>
 800f89c:	1c43      	adds	r3, r0, #1
 800f89e:	d102      	bne.n	800f8a6 <_read_r+0x1e>
 800f8a0:	682b      	ldr	r3, [r5, #0]
 800f8a2:	b103      	cbz	r3, 800f8a6 <_read_r+0x1e>
 800f8a4:	6023      	str	r3, [r4, #0]
 800f8a6:	bd38      	pop	{r3, r4, r5, pc}
 800f8a8:	20000abc 	.word	0x20000abc

0800f8ac <_write_r>:
 800f8ac:	b538      	push	{r3, r4, r5, lr}
 800f8ae:	4d07      	ldr	r5, [pc, #28]	@ (800f8cc <_write_r+0x20>)
 800f8b0:	4604      	mov	r4, r0
 800f8b2:	4608      	mov	r0, r1
 800f8b4:	4611      	mov	r1, r2
 800f8b6:	2200      	movs	r2, #0
 800f8b8:	602a      	str	r2, [r5, #0]
 800f8ba:	461a      	mov	r2, r3
 800f8bc:	f7f2 fb0c 	bl	8001ed8 <_write>
 800f8c0:	1c43      	adds	r3, r0, #1
 800f8c2:	d102      	bne.n	800f8ca <_write_r+0x1e>
 800f8c4:	682b      	ldr	r3, [r5, #0]
 800f8c6:	b103      	cbz	r3, 800f8ca <_write_r+0x1e>
 800f8c8:	6023      	str	r3, [r4, #0]
 800f8ca:	bd38      	pop	{r3, r4, r5, pc}
 800f8cc:	20000abc 	.word	0x20000abc

0800f8d0 <__errno>:
 800f8d0:	4b01      	ldr	r3, [pc, #4]	@ (800f8d8 <__errno+0x8>)
 800f8d2:	6818      	ldr	r0, [r3, #0]
 800f8d4:	4770      	bx	lr
 800f8d6:	bf00      	nop
 800f8d8:	20000208 	.word	0x20000208

0800f8dc <__libc_init_array>:
 800f8dc:	b570      	push	{r4, r5, r6, lr}
 800f8de:	4d0d      	ldr	r5, [pc, #52]	@ (800f914 <__libc_init_array+0x38>)
 800f8e0:	4c0d      	ldr	r4, [pc, #52]	@ (800f918 <__libc_init_array+0x3c>)
 800f8e2:	1b64      	subs	r4, r4, r5
 800f8e4:	10a4      	asrs	r4, r4, #2
 800f8e6:	2600      	movs	r6, #0
 800f8e8:	42a6      	cmp	r6, r4
 800f8ea:	d109      	bne.n	800f900 <__libc_init_array+0x24>
 800f8ec:	4d0b      	ldr	r5, [pc, #44]	@ (800f91c <__libc_init_array+0x40>)
 800f8ee:	4c0c      	ldr	r4, [pc, #48]	@ (800f920 <__libc_init_array+0x44>)
 800f8f0:	f002 fe90 	bl	8012614 <_init>
 800f8f4:	1b64      	subs	r4, r4, r5
 800f8f6:	10a4      	asrs	r4, r4, #2
 800f8f8:	2600      	movs	r6, #0
 800f8fa:	42a6      	cmp	r6, r4
 800f8fc:	d105      	bne.n	800f90a <__libc_init_array+0x2e>
 800f8fe:	bd70      	pop	{r4, r5, r6, pc}
 800f900:	f855 3b04 	ldr.w	r3, [r5], #4
 800f904:	4798      	blx	r3
 800f906:	3601      	adds	r6, #1
 800f908:	e7ee      	b.n	800f8e8 <__libc_init_array+0xc>
 800f90a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f90e:	4798      	blx	r3
 800f910:	3601      	adds	r6, #1
 800f912:	e7f2      	b.n	800f8fa <__libc_init_array+0x1e>
 800f914:	08012b50 	.word	0x08012b50
 800f918:	08012b50 	.word	0x08012b50
 800f91c:	08012b50 	.word	0x08012b50
 800f920:	08012b54 	.word	0x08012b54

0800f924 <__retarget_lock_init_recursive>:
 800f924:	4770      	bx	lr

0800f926 <__retarget_lock_acquire_recursive>:
 800f926:	4770      	bx	lr

0800f928 <__retarget_lock_release_recursive>:
 800f928:	4770      	bx	lr

0800f92a <memcpy>:
 800f92a:	440a      	add	r2, r1
 800f92c:	4291      	cmp	r1, r2
 800f92e:	f100 33ff 	add.w	r3, r0, #4294967295
 800f932:	d100      	bne.n	800f936 <memcpy+0xc>
 800f934:	4770      	bx	lr
 800f936:	b510      	push	{r4, lr}
 800f938:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f93c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f940:	4291      	cmp	r1, r2
 800f942:	d1f9      	bne.n	800f938 <memcpy+0xe>
 800f944:	bd10      	pop	{r4, pc}
	...

0800f948 <nan>:
 800f948:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f950 <nan+0x8>
 800f94c:	4770      	bx	lr
 800f94e:	bf00      	nop
 800f950:	00000000 	.word	0x00000000
 800f954:	7ff80000 	.word	0x7ff80000

0800f958 <nanf>:
 800f958:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f960 <nanf+0x8>
 800f95c:	4770      	bx	lr
 800f95e:	bf00      	nop
 800f960:	7fc00000 	.word	0x7fc00000

0800f964 <quorem>:
 800f964:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f968:	6903      	ldr	r3, [r0, #16]
 800f96a:	690c      	ldr	r4, [r1, #16]
 800f96c:	42a3      	cmp	r3, r4
 800f96e:	4607      	mov	r7, r0
 800f970:	db7e      	blt.n	800fa70 <quorem+0x10c>
 800f972:	3c01      	subs	r4, #1
 800f974:	f101 0814 	add.w	r8, r1, #20
 800f978:	00a3      	lsls	r3, r4, #2
 800f97a:	f100 0514 	add.w	r5, r0, #20
 800f97e:	9300      	str	r3, [sp, #0]
 800f980:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f984:	9301      	str	r3, [sp, #4]
 800f986:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f98a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f98e:	3301      	adds	r3, #1
 800f990:	429a      	cmp	r2, r3
 800f992:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f996:	fbb2 f6f3 	udiv	r6, r2, r3
 800f99a:	d32e      	bcc.n	800f9fa <quorem+0x96>
 800f99c:	f04f 0a00 	mov.w	sl, #0
 800f9a0:	46c4      	mov	ip, r8
 800f9a2:	46ae      	mov	lr, r5
 800f9a4:	46d3      	mov	fp, sl
 800f9a6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f9aa:	b298      	uxth	r0, r3
 800f9ac:	fb06 a000 	mla	r0, r6, r0, sl
 800f9b0:	0c02      	lsrs	r2, r0, #16
 800f9b2:	0c1b      	lsrs	r3, r3, #16
 800f9b4:	fb06 2303 	mla	r3, r6, r3, r2
 800f9b8:	f8de 2000 	ldr.w	r2, [lr]
 800f9bc:	b280      	uxth	r0, r0
 800f9be:	b292      	uxth	r2, r2
 800f9c0:	1a12      	subs	r2, r2, r0
 800f9c2:	445a      	add	r2, fp
 800f9c4:	f8de 0000 	ldr.w	r0, [lr]
 800f9c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f9cc:	b29b      	uxth	r3, r3
 800f9ce:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f9d2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f9d6:	b292      	uxth	r2, r2
 800f9d8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f9dc:	45e1      	cmp	r9, ip
 800f9de:	f84e 2b04 	str.w	r2, [lr], #4
 800f9e2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f9e6:	d2de      	bcs.n	800f9a6 <quorem+0x42>
 800f9e8:	9b00      	ldr	r3, [sp, #0]
 800f9ea:	58eb      	ldr	r3, [r5, r3]
 800f9ec:	b92b      	cbnz	r3, 800f9fa <quorem+0x96>
 800f9ee:	9b01      	ldr	r3, [sp, #4]
 800f9f0:	3b04      	subs	r3, #4
 800f9f2:	429d      	cmp	r5, r3
 800f9f4:	461a      	mov	r2, r3
 800f9f6:	d32f      	bcc.n	800fa58 <quorem+0xf4>
 800f9f8:	613c      	str	r4, [r7, #16]
 800f9fa:	4638      	mov	r0, r7
 800f9fc:	f001 fd10 	bl	8011420 <__mcmp>
 800fa00:	2800      	cmp	r0, #0
 800fa02:	db25      	blt.n	800fa50 <quorem+0xec>
 800fa04:	4629      	mov	r1, r5
 800fa06:	2000      	movs	r0, #0
 800fa08:	f858 2b04 	ldr.w	r2, [r8], #4
 800fa0c:	f8d1 c000 	ldr.w	ip, [r1]
 800fa10:	fa1f fe82 	uxth.w	lr, r2
 800fa14:	fa1f f38c 	uxth.w	r3, ip
 800fa18:	eba3 030e 	sub.w	r3, r3, lr
 800fa1c:	4403      	add	r3, r0
 800fa1e:	0c12      	lsrs	r2, r2, #16
 800fa20:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800fa24:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fa28:	b29b      	uxth	r3, r3
 800fa2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fa2e:	45c1      	cmp	r9, r8
 800fa30:	f841 3b04 	str.w	r3, [r1], #4
 800fa34:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fa38:	d2e6      	bcs.n	800fa08 <quorem+0xa4>
 800fa3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fa3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fa42:	b922      	cbnz	r2, 800fa4e <quorem+0xea>
 800fa44:	3b04      	subs	r3, #4
 800fa46:	429d      	cmp	r5, r3
 800fa48:	461a      	mov	r2, r3
 800fa4a:	d30b      	bcc.n	800fa64 <quorem+0x100>
 800fa4c:	613c      	str	r4, [r7, #16]
 800fa4e:	3601      	adds	r6, #1
 800fa50:	4630      	mov	r0, r6
 800fa52:	b003      	add	sp, #12
 800fa54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa58:	6812      	ldr	r2, [r2, #0]
 800fa5a:	3b04      	subs	r3, #4
 800fa5c:	2a00      	cmp	r2, #0
 800fa5e:	d1cb      	bne.n	800f9f8 <quorem+0x94>
 800fa60:	3c01      	subs	r4, #1
 800fa62:	e7c6      	b.n	800f9f2 <quorem+0x8e>
 800fa64:	6812      	ldr	r2, [r2, #0]
 800fa66:	3b04      	subs	r3, #4
 800fa68:	2a00      	cmp	r2, #0
 800fa6a:	d1ef      	bne.n	800fa4c <quorem+0xe8>
 800fa6c:	3c01      	subs	r4, #1
 800fa6e:	e7ea      	b.n	800fa46 <quorem+0xe2>
 800fa70:	2000      	movs	r0, #0
 800fa72:	e7ee      	b.n	800fa52 <quorem+0xee>
 800fa74:	0000      	movs	r0, r0
	...

0800fa78 <_dtoa_r>:
 800fa78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa7c:	69c7      	ldr	r7, [r0, #28]
 800fa7e:	b099      	sub	sp, #100	@ 0x64
 800fa80:	ed8d 0b02 	vstr	d0, [sp, #8]
 800fa84:	ec55 4b10 	vmov	r4, r5, d0
 800fa88:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800fa8a:	9109      	str	r1, [sp, #36]	@ 0x24
 800fa8c:	4683      	mov	fp, r0
 800fa8e:	920e      	str	r2, [sp, #56]	@ 0x38
 800fa90:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fa92:	b97f      	cbnz	r7, 800fab4 <_dtoa_r+0x3c>
 800fa94:	2010      	movs	r0, #16
 800fa96:	f001 f937 	bl	8010d08 <malloc>
 800fa9a:	4602      	mov	r2, r0
 800fa9c:	f8cb 001c 	str.w	r0, [fp, #28]
 800faa0:	b920      	cbnz	r0, 800faac <_dtoa_r+0x34>
 800faa2:	4ba7      	ldr	r3, [pc, #668]	@ (800fd40 <_dtoa_r+0x2c8>)
 800faa4:	21ef      	movs	r1, #239	@ 0xef
 800faa6:	48a7      	ldr	r0, [pc, #668]	@ (800fd44 <_dtoa_r+0x2cc>)
 800faa8:	f002 f95e 	bl	8011d68 <__assert_func>
 800faac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800fab0:	6007      	str	r7, [r0, #0]
 800fab2:	60c7      	str	r7, [r0, #12]
 800fab4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800fab8:	6819      	ldr	r1, [r3, #0]
 800faba:	b159      	cbz	r1, 800fad4 <_dtoa_r+0x5c>
 800fabc:	685a      	ldr	r2, [r3, #4]
 800fabe:	604a      	str	r2, [r1, #4]
 800fac0:	2301      	movs	r3, #1
 800fac2:	4093      	lsls	r3, r2
 800fac4:	608b      	str	r3, [r1, #8]
 800fac6:	4658      	mov	r0, fp
 800fac8:	f001 fa26 	bl	8010f18 <_Bfree>
 800facc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800fad0:	2200      	movs	r2, #0
 800fad2:	601a      	str	r2, [r3, #0]
 800fad4:	1e2b      	subs	r3, r5, #0
 800fad6:	bfb9      	ittee	lt
 800fad8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800fadc:	9303      	strlt	r3, [sp, #12]
 800fade:	2300      	movge	r3, #0
 800fae0:	6033      	strge	r3, [r6, #0]
 800fae2:	9f03      	ldr	r7, [sp, #12]
 800fae4:	4b98      	ldr	r3, [pc, #608]	@ (800fd48 <_dtoa_r+0x2d0>)
 800fae6:	bfbc      	itt	lt
 800fae8:	2201      	movlt	r2, #1
 800faea:	6032      	strlt	r2, [r6, #0]
 800faec:	43bb      	bics	r3, r7
 800faee:	d112      	bne.n	800fb16 <_dtoa_r+0x9e>
 800faf0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800faf2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800faf6:	6013      	str	r3, [r2, #0]
 800faf8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fafc:	4323      	orrs	r3, r4
 800fafe:	f000 854d 	beq.w	801059c <_dtoa_r+0xb24>
 800fb02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fb04:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800fd5c <_dtoa_r+0x2e4>
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	f000 854f 	beq.w	80105ac <_dtoa_r+0xb34>
 800fb0e:	f10a 0303 	add.w	r3, sl, #3
 800fb12:	f000 bd49 	b.w	80105a8 <_dtoa_r+0xb30>
 800fb16:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	ec51 0b17 	vmov	r0, r1, d7
 800fb20:	2300      	movs	r3, #0
 800fb22:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800fb26:	f7f0 fff7 	bl	8000b18 <__aeabi_dcmpeq>
 800fb2a:	4680      	mov	r8, r0
 800fb2c:	b158      	cbz	r0, 800fb46 <_dtoa_r+0xce>
 800fb2e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800fb30:	2301      	movs	r3, #1
 800fb32:	6013      	str	r3, [r2, #0]
 800fb34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fb36:	b113      	cbz	r3, 800fb3e <_dtoa_r+0xc6>
 800fb38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800fb3a:	4b84      	ldr	r3, [pc, #528]	@ (800fd4c <_dtoa_r+0x2d4>)
 800fb3c:	6013      	str	r3, [r2, #0]
 800fb3e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800fd60 <_dtoa_r+0x2e8>
 800fb42:	f000 bd33 	b.w	80105ac <_dtoa_r+0xb34>
 800fb46:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800fb4a:	aa16      	add	r2, sp, #88	@ 0x58
 800fb4c:	a917      	add	r1, sp, #92	@ 0x5c
 800fb4e:	4658      	mov	r0, fp
 800fb50:	f001 fd86 	bl	8011660 <__d2b>
 800fb54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800fb58:	4681      	mov	r9, r0
 800fb5a:	2e00      	cmp	r6, #0
 800fb5c:	d077      	beq.n	800fc4e <_dtoa_r+0x1d6>
 800fb5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fb60:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800fb64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fb68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fb6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800fb70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800fb74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800fb78:	4619      	mov	r1, r3
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	4b74      	ldr	r3, [pc, #464]	@ (800fd50 <_dtoa_r+0x2d8>)
 800fb7e:	f7f0 fbab 	bl	80002d8 <__aeabi_dsub>
 800fb82:	a369      	add	r3, pc, #420	@ (adr r3, 800fd28 <_dtoa_r+0x2b0>)
 800fb84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb88:	f7f0 fd5e 	bl	8000648 <__aeabi_dmul>
 800fb8c:	a368      	add	r3, pc, #416	@ (adr r3, 800fd30 <_dtoa_r+0x2b8>)
 800fb8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb92:	f7f0 fba3 	bl	80002dc <__adddf3>
 800fb96:	4604      	mov	r4, r0
 800fb98:	4630      	mov	r0, r6
 800fb9a:	460d      	mov	r5, r1
 800fb9c:	f7f0 fcea 	bl	8000574 <__aeabi_i2d>
 800fba0:	a365      	add	r3, pc, #404	@ (adr r3, 800fd38 <_dtoa_r+0x2c0>)
 800fba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba6:	f7f0 fd4f 	bl	8000648 <__aeabi_dmul>
 800fbaa:	4602      	mov	r2, r0
 800fbac:	460b      	mov	r3, r1
 800fbae:	4620      	mov	r0, r4
 800fbb0:	4629      	mov	r1, r5
 800fbb2:	f7f0 fb93 	bl	80002dc <__adddf3>
 800fbb6:	4604      	mov	r4, r0
 800fbb8:	460d      	mov	r5, r1
 800fbba:	f7f0 fff5 	bl	8000ba8 <__aeabi_d2iz>
 800fbbe:	2200      	movs	r2, #0
 800fbc0:	4607      	mov	r7, r0
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	4620      	mov	r0, r4
 800fbc6:	4629      	mov	r1, r5
 800fbc8:	f7f0 ffb0 	bl	8000b2c <__aeabi_dcmplt>
 800fbcc:	b140      	cbz	r0, 800fbe0 <_dtoa_r+0x168>
 800fbce:	4638      	mov	r0, r7
 800fbd0:	f7f0 fcd0 	bl	8000574 <__aeabi_i2d>
 800fbd4:	4622      	mov	r2, r4
 800fbd6:	462b      	mov	r3, r5
 800fbd8:	f7f0 ff9e 	bl	8000b18 <__aeabi_dcmpeq>
 800fbdc:	b900      	cbnz	r0, 800fbe0 <_dtoa_r+0x168>
 800fbde:	3f01      	subs	r7, #1
 800fbe0:	2f16      	cmp	r7, #22
 800fbe2:	d851      	bhi.n	800fc88 <_dtoa_r+0x210>
 800fbe4:	4b5b      	ldr	r3, [pc, #364]	@ (800fd54 <_dtoa_r+0x2dc>)
 800fbe6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800fbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fbf2:	f7f0 ff9b 	bl	8000b2c <__aeabi_dcmplt>
 800fbf6:	2800      	cmp	r0, #0
 800fbf8:	d048      	beq.n	800fc8c <_dtoa_r+0x214>
 800fbfa:	3f01      	subs	r7, #1
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	9312      	str	r3, [sp, #72]	@ 0x48
 800fc00:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800fc02:	1b9b      	subs	r3, r3, r6
 800fc04:	1e5a      	subs	r2, r3, #1
 800fc06:	bf44      	itt	mi
 800fc08:	f1c3 0801 	rsbmi	r8, r3, #1
 800fc0c:	2300      	movmi	r3, #0
 800fc0e:	9208      	str	r2, [sp, #32]
 800fc10:	bf54      	ite	pl
 800fc12:	f04f 0800 	movpl.w	r8, #0
 800fc16:	9308      	strmi	r3, [sp, #32]
 800fc18:	2f00      	cmp	r7, #0
 800fc1a:	db39      	blt.n	800fc90 <_dtoa_r+0x218>
 800fc1c:	9b08      	ldr	r3, [sp, #32]
 800fc1e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800fc20:	443b      	add	r3, r7
 800fc22:	9308      	str	r3, [sp, #32]
 800fc24:	2300      	movs	r3, #0
 800fc26:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc2a:	2b09      	cmp	r3, #9
 800fc2c:	d864      	bhi.n	800fcf8 <_dtoa_r+0x280>
 800fc2e:	2b05      	cmp	r3, #5
 800fc30:	bfc4      	itt	gt
 800fc32:	3b04      	subgt	r3, #4
 800fc34:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800fc36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc38:	f1a3 0302 	sub.w	r3, r3, #2
 800fc3c:	bfcc      	ite	gt
 800fc3e:	2400      	movgt	r4, #0
 800fc40:	2401      	movle	r4, #1
 800fc42:	2b03      	cmp	r3, #3
 800fc44:	d863      	bhi.n	800fd0e <_dtoa_r+0x296>
 800fc46:	e8df f003 	tbb	[pc, r3]
 800fc4a:	372a      	.short	0x372a
 800fc4c:	5535      	.short	0x5535
 800fc4e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800fc52:	441e      	add	r6, r3
 800fc54:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800fc58:	2b20      	cmp	r3, #32
 800fc5a:	bfc1      	itttt	gt
 800fc5c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800fc60:	409f      	lslgt	r7, r3
 800fc62:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800fc66:	fa24 f303 	lsrgt.w	r3, r4, r3
 800fc6a:	bfd6      	itet	le
 800fc6c:	f1c3 0320 	rsble	r3, r3, #32
 800fc70:	ea47 0003 	orrgt.w	r0, r7, r3
 800fc74:	fa04 f003 	lslle.w	r0, r4, r3
 800fc78:	f7f0 fc6c 	bl	8000554 <__aeabi_ui2d>
 800fc7c:	2201      	movs	r2, #1
 800fc7e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800fc82:	3e01      	subs	r6, #1
 800fc84:	9214      	str	r2, [sp, #80]	@ 0x50
 800fc86:	e777      	b.n	800fb78 <_dtoa_r+0x100>
 800fc88:	2301      	movs	r3, #1
 800fc8a:	e7b8      	b.n	800fbfe <_dtoa_r+0x186>
 800fc8c:	9012      	str	r0, [sp, #72]	@ 0x48
 800fc8e:	e7b7      	b.n	800fc00 <_dtoa_r+0x188>
 800fc90:	427b      	negs	r3, r7
 800fc92:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc94:	2300      	movs	r3, #0
 800fc96:	eba8 0807 	sub.w	r8, r8, r7
 800fc9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fc9c:	e7c4      	b.n	800fc28 <_dtoa_r+0x1b0>
 800fc9e:	2300      	movs	r3, #0
 800fca0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fca2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	dc35      	bgt.n	800fd14 <_dtoa_r+0x29c>
 800fca8:	2301      	movs	r3, #1
 800fcaa:	9300      	str	r3, [sp, #0]
 800fcac:	9307      	str	r3, [sp, #28]
 800fcae:	461a      	mov	r2, r3
 800fcb0:	920e      	str	r2, [sp, #56]	@ 0x38
 800fcb2:	e00b      	b.n	800fccc <_dtoa_r+0x254>
 800fcb4:	2301      	movs	r3, #1
 800fcb6:	e7f3      	b.n	800fca0 <_dtoa_r+0x228>
 800fcb8:	2300      	movs	r3, #0
 800fcba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fcbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fcbe:	18fb      	adds	r3, r7, r3
 800fcc0:	9300      	str	r3, [sp, #0]
 800fcc2:	3301      	adds	r3, #1
 800fcc4:	2b01      	cmp	r3, #1
 800fcc6:	9307      	str	r3, [sp, #28]
 800fcc8:	bfb8      	it	lt
 800fcca:	2301      	movlt	r3, #1
 800fccc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800fcd0:	2100      	movs	r1, #0
 800fcd2:	2204      	movs	r2, #4
 800fcd4:	f102 0514 	add.w	r5, r2, #20
 800fcd8:	429d      	cmp	r5, r3
 800fcda:	d91f      	bls.n	800fd1c <_dtoa_r+0x2a4>
 800fcdc:	6041      	str	r1, [r0, #4]
 800fcde:	4658      	mov	r0, fp
 800fce0:	f001 f8da 	bl	8010e98 <_Balloc>
 800fce4:	4682      	mov	sl, r0
 800fce6:	2800      	cmp	r0, #0
 800fce8:	d13c      	bne.n	800fd64 <_dtoa_r+0x2ec>
 800fcea:	4b1b      	ldr	r3, [pc, #108]	@ (800fd58 <_dtoa_r+0x2e0>)
 800fcec:	4602      	mov	r2, r0
 800fcee:	f240 11af 	movw	r1, #431	@ 0x1af
 800fcf2:	e6d8      	b.n	800faa6 <_dtoa_r+0x2e>
 800fcf4:	2301      	movs	r3, #1
 800fcf6:	e7e0      	b.n	800fcba <_dtoa_r+0x242>
 800fcf8:	2401      	movs	r4, #1
 800fcfa:	2300      	movs	r3, #0
 800fcfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800fcfe:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fd00:	f04f 33ff 	mov.w	r3, #4294967295
 800fd04:	9300      	str	r3, [sp, #0]
 800fd06:	9307      	str	r3, [sp, #28]
 800fd08:	2200      	movs	r2, #0
 800fd0a:	2312      	movs	r3, #18
 800fd0c:	e7d0      	b.n	800fcb0 <_dtoa_r+0x238>
 800fd0e:	2301      	movs	r3, #1
 800fd10:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fd12:	e7f5      	b.n	800fd00 <_dtoa_r+0x288>
 800fd14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fd16:	9300      	str	r3, [sp, #0]
 800fd18:	9307      	str	r3, [sp, #28]
 800fd1a:	e7d7      	b.n	800fccc <_dtoa_r+0x254>
 800fd1c:	3101      	adds	r1, #1
 800fd1e:	0052      	lsls	r2, r2, #1
 800fd20:	e7d8      	b.n	800fcd4 <_dtoa_r+0x25c>
 800fd22:	bf00      	nop
 800fd24:	f3af 8000 	nop.w
 800fd28:	636f4361 	.word	0x636f4361
 800fd2c:	3fd287a7 	.word	0x3fd287a7
 800fd30:	8b60c8b3 	.word	0x8b60c8b3
 800fd34:	3fc68a28 	.word	0x3fc68a28
 800fd38:	509f79fb 	.word	0x509f79fb
 800fd3c:	3fd34413 	.word	0x3fd34413
 800fd40:	080127ae 	.word	0x080127ae
 800fd44:	080127c5 	.word	0x080127c5
 800fd48:	7ff00000 	.word	0x7ff00000
 800fd4c:	08012771 	.word	0x08012771
 800fd50:	3ff80000 	.word	0x3ff80000
 800fd54:	08012920 	.word	0x08012920
 800fd58:	0801281d 	.word	0x0801281d
 800fd5c:	080127aa 	.word	0x080127aa
 800fd60:	08012770 	.word	0x08012770
 800fd64:	f8db 301c 	ldr.w	r3, [fp, #28]
 800fd68:	6018      	str	r0, [r3, #0]
 800fd6a:	9b07      	ldr	r3, [sp, #28]
 800fd6c:	2b0e      	cmp	r3, #14
 800fd6e:	f200 80a4 	bhi.w	800feba <_dtoa_r+0x442>
 800fd72:	2c00      	cmp	r4, #0
 800fd74:	f000 80a1 	beq.w	800feba <_dtoa_r+0x442>
 800fd78:	2f00      	cmp	r7, #0
 800fd7a:	dd33      	ble.n	800fde4 <_dtoa_r+0x36c>
 800fd7c:	4bad      	ldr	r3, [pc, #692]	@ (8010034 <_dtoa_r+0x5bc>)
 800fd7e:	f007 020f 	and.w	r2, r7, #15
 800fd82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fd86:	ed93 7b00 	vldr	d7, [r3]
 800fd8a:	05f8      	lsls	r0, r7, #23
 800fd8c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800fd90:	ea4f 1427 	mov.w	r4, r7, asr #4
 800fd94:	d516      	bpl.n	800fdc4 <_dtoa_r+0x34c>
 800fd96:	4ba8      	ldr	r3, [pc, #672]	@ (8010038 <_dtoa_r+0x5c0>)
 800fd98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fd9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fda0:	f7f0 fd7c 	bl	800089c <__aeabi_ddiv>
 800fda4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fda8:	f004 040f 	and.w	r4, r4, #15
 800fdac:	2603      	movs	r6, #3
 800fdae:	4da2      	ldr	r5, [pc, #648]	@ (8010038 <_dtoa_r+0x5c0>)
 800fdb0:	b954      	cbnz	r4, 800fdc8 <_dtoa_r+0x350>
 800fdb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fdb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fdba:	f7f0 fd6f 	bl	800089c <__aeabi_ddiv>
 800fdbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fdc2:	e028      	b.n	800fe16 <_dtoa_r+0x39e>
 800fdc4:	2602      	movs	r6, #2
 800fdc6:	e7f2      	b.n	800fdae <_dtoa_r+0x336>
 800fdc8:	07e1      	lsls	r1, r4, #31
 800fdca:	d508      	bpl.n	800fdde <_dtoa_r+0x366>
 800fdcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fdd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800fdd4:	f7f0 fc38 	bl	8000648 <__aeabi_dmul>
 800fdd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fddc:	3601      	adds	r6, #1
 800fdde:	1064      	asrs	r4, r4, #1
 800fde0:	3508      	adds	r5, #8
 800fde2:	e7e5      	b.n	800fdb0 <_dtoa_r+0x338>
 800fde4:	f000 80d2 	beq.w	800ff8c <_dtoa_r+0x514>
 800fde8:	427c      	negs	r4, r7
 800fdea:	4b92      	ldr	r3, [pc, #584]	@ (8010034 <_dtoa_r+0x5bc>)
 800fdec:	4d92      	ldr	r5, [pc, #584]	@ (8010038 <_dtoa_r+0x5c0>)
 800fdee:	f004 020f 	and.w	r2, r4, #15
 800fdf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fdf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fdfe:	f7f0 fc23 	bl	8000648 <__aeabi_dmul>
 800fe02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe06:	1124      	asrs	r4, r4, #4
 800fe08:	2300      	movs	r3, #0
 800fe0a:	2602      	movs	r6, #2
 800fe0c:	2c00      	cmp	r4, #0
 800fe0e:	f040 80b2 	bne.w	800ff76 <_dtoa_r+0x4fe>
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d1d3      	bne.n	800fdbe <_dtoa_r+0x346>
 800fe16:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800fe18:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	f000 80b7 	beq.w	800ff90 <_dtoa_r+0x518>
 800fe22:	4b86      	ldr	r3, [pc, #536]	@ (801003c <_dtoa_r+0x5c4>)
 800fe24:	2200      	movs	r2, #0
 800fe26:	4620      	mov	r0, r4
 800fe28:	4629      	mov	r1, r5
 800fe2a:	f7f0 fe7f 	bl	8000b2c <__aeabi_dcmplt>
 800fe2e:	2800      	cmp	r0, #0
 800fe30:	f000 80ae 	beq.w	800ff90 <_dtoa_r+0x518>
 800fe34:	9b07      	ldr	r3, [sp, #28]
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	f000 80aa 	beq.w	800ff90 <_dtoa_r+0x518>
 800fe3c:	9b00      	ldr	r3, [sp, #0]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	dd37      	ble.n	800feb2 <_dtoa_r+0x43a>
 800fe42:	1e7b      	subs	r3, r7, #1
 800fe44:	9304      	str	r3, [sp, #16]
 800fe46:	4620      	mov	r0, r4
 800fe48:	4b7d      	ldr	r3, [pc, #500]	@ (8010040 <_dtoa_r+0x5c8>)
 800fe4a:	2200      	movs	r2, #0
 800fe4c:	4629      	mov	r1, r5
 800fe4e:	f7f0 fbfb 	bl	8000648 <__aeabi_dmul>
 800fe52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe56:	9c00      	ldr	r4, [sp, #0]
 800fe58:	3601      	adds	r6, #1
 800fe5a:	4630      	mov	r0, r6
 800fe5c:	f7f0 fb8a 	bl	8000574 <__aeabi_i2d>
 800fe60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fe64:	f7f0 fbf0 	bl	8000648 <__aeabi_dmul>
 800fe68:	4b76      	ldr	r3, [pc, #472]	@ (8010044 <_dtoa_r+0x5cc>)
 800fe6a:	2200      	movs	r2, #0
 800fe6c:	f7f0 fa36 	bl	80002dc <__adddf3>
 800fe70:	4605      	mov	r5, r0
 800fe72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800fe76:	2c00      	cmp	r4, #0
 800fe78:	f040 808d 	bne.w	800ff96 <_dtoa_r+0x51e>
 800fe7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe80:	4b71      	ldr	r3, [pc, #452]	@ (8010048 <_dtoa_r+0x5d0>)
 800fe82:	2200      	movs	r2, #0
 800fe84:	f7f0 fa28 	bl	80002d8 <__aeabi_dsub>
 800fe88:	4602      	mov	r2, r0
 800fe8a:	460b      	mov	r3, r1
 800fe8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fe90:	462a      	mov	r2, r5
 800fe92:	4633      	mov	r3, r6
 800fe94:	f7f0 fe68 	bl	8000b68 <__aeabi_dcmpgt>
 800fe98:	2800      	cmp	r0, #0
 800fe9a:	f040 828b 	bne.w	80103b4 <_dtoa_r+0x93c>
 800fe9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fea2:	462a      	mov	r2, r5
 800fea4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800fea8:	f7f0 fe40 	bl	8000b2c <__aeabi_dcmplt>
 800feac:	2800      	cmp	r0, #0
 800feae:	f040 8128 	bne.w	8010102 <_dtoa_r+0x68a>
 800feb2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800feb6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800feba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800febc:	2b00      	cmp	r3, #0
 800febe:	f2c0 815a 	blt.w	8010176 <_dtoa_r+0x6fe>
 800fec2:	2f0e      	cmp	r7, #14
 800fec4:	f300 8157 	bgt.w	8010176 <_dtoa_r+0x6fe>
 800fec8:	4b5a      	ldr	r3, [pc, #360]	@ (8010034 <_dtoa_r+0x5bc>)
 800feca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800fece:	ed93 7b00 	vldr	d7, [r3]
 800fed2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	ed8d 7b00 	vstr	d7, [sp]
 800feda:	da03      	bge.n	800fee4 <_dtoa_r+0x46c>
 800fedc:	9b07      	ldr	r3, [sp, #28]
 800fede:	2b00      	cmp	r3, #0
 800fee0:	f340 8101 	ble.w	80100e6 <_dtoa_r+0x66e>
 800fee4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800fee8:	4656      	mov	r6, sl
 800feea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800feee:	4620      	mov	r0, r4
 800fef0:	4629      	mov	r1, r5
 800fef2:	f7f0 fcd3 	bl	800089c <__aeabi_ddiv>
 800fef6:	f7f0 fe57 	bl	8000ba8 <__aeabi_d2iz>
 800fefa:	4680      	mov	r8, r0
 800fefc:	f7f0 fb3a 	bl	8000574 <__aeabi_i2d>
 800ff00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff04:	f7f0 fba0 	bl	8000648 <__aeabi_dmul>
 800ff08:	4602      	mov	r2, r0
 800ff0a:	460b      	mov	r3, r1
 800ff0c:	4620      	mov	r0, r4
 800ff0e:	4629      	mov	r1, r5
 800ff10:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ff14:	f7f0 f9e0 	bl	80002d8 <__aeabi_dsub>
 800ff18:	f806 4b01 	strb.w	r4, [r6], #1
 800ff1c:	9d07      	ldr	r5, [sp, #28]
 800ff1e:	eba6 040a 	sub.w	r4, r6, sl
 800ff22:	42a5      	cmp	r5, r4
 800ff24:	4602      	mov	r2, r0
 800ff26:	460b      	mov	r3, r1
 800ff28:	f040 8117 	bne.w	801015a <_dtoa_r+0x6e2>
 800ff2c:	f7f0 f9d6 	bl	80002dc <__adddf3>
 800ff30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff34:	4604      	mov	r4, r0
 800ff36:	460d      	mov	r5, r1
 800ff38:	f7f0 fe16 	bl	8000b68 <__aeabi_dcmpgt>
 800ff3c:	2800      	cmp	r0, #0
 800ff3e:	f040 80f9 	bne.w	8010134 <_dtoa_r+0x6bc>
 800ff42:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff46:	4620      	mov	r0, r4
 800ff48:	4629      	mov	r1, r5
 800ff4a:	f7f0 fde5 	bl	8000b18 <__aeabi_dcmpeq>
 800ff4e:	b118      	cbz	r0, 800ff58 <_dtoa_r+0x4e0>
 800ff50:	f018 0f01 	tst.w	r8, #1
 800ff54:	f040 80ee 	bne.w	8010134 <_dtoa_r+0x6bc>
 800ff58:	4649      	mov	r1, r9
 800ff5a:	4658      	mov	r0, fp
 800ff5c:	f000 ffdc 	bl	8010f18 <_Bfree>
 800ff60:	2300      	movs	r3, #0
 800ff62:	7033      	strb	r3, [r6, #0]
 800ff64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ff66:	3701      	adds	r7, #1
 800ff68:	601f      	str	r7, [r3, #0]
 800ff6a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	f000 831d 	beq.w	80105ac <_dtoa_r+0xb34>
 800ff72:	601e      	str	r6, [r3, #0]
 800ff74:	e31a      	b.n	80105ac <_dtoa_r+0xb34>
 800ff76:	07e2      	lsls	r2, r4, #31
 800ff78:	d505      	bpl.n	800ff86 <_dtoa_r+0x50e>
 800ff7a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ff7e:	f7f0 fb63 	bl	8000648 <__aeabi_dmul>
 800ff82:	3601      	adds	r6, #1
 800ff84:	2301      	movs	r3, #1
 800ff86:	1064      	asrs	r4, r4, #1
 800ff88:	3508      	adds	r5, #8
 800ff8a:	e73f      	b.n	800fe0c <_dtoa_r+0x394>
 800ff8c:	2602      	movs	r6, #2
 800ff8e:	e742      	b.n	800fe16 <_dtoa_r+0x39e>
 800ff90:	9c07      	ldr	r4, [sp, #28]
 800ff92:	9704      	str	r7, [sp, #16]
 800ff94:	e761      	b.n	800fe5a <_dtoa_r+0x3e2>
 800ff96:	4b27      	ldr	r3, [pc, #156]	@ (8010034 <_dtoa_r+0x5bc>)
 800ff98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ff9a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ff9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ffa2:	4454      	add	r4, sl
 800ffa4:	2900      	cmp	r1, #0
 800ffa6:	d053      	beq.n	8010050 <_dtoa_r+0x5d8>
 800ffa8:	4928      	ldr	r1, [pc, #160]	@ (801004c <_dtoa_r+0x5d4>)
 800ffaa:	2000      	movs	r0, #0
 800ffac:	f7f0 fc76 	bl	800089c <__aeabi_ddiv>
 800ffb0:	4633      	mov	r3, r6
 800ffb2:	462a      	mov	r2, r5
 800ffb4:	f7f0 f990 	bl	80002d8 <__aeabi_dsub>
 800ffb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ffbc:	4656      	mov	r6, sl
 800ffbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ffc2:	f7f0 fdf1 	bl	8000ba8 <__aeabi_d2iz>
 800ffc6:	4605      	mov	r5, r0
 800ffc8:	f7f0 fad4 	bl	8000574 <__aeabi_i2d>
 800ffcc:	4602      	mov	r2, r0
 800ffce:	460b      	mov	r3, r1
 800ffd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ffd4:	f7f0 f980 	bl	80002d8 <__aeabi_dsub>
 800ffd8:	3530      	adds	r5, #48	@ 0x30
 800ffda:	4602      	mov	r2, r0
 800ffdc:	460b      	mov	r3, r1
 800ffde:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ffe2:	f806 5b01 	strb.w	r5, [r6], #1
 800ffe6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ffea:	f7f0 fd9f 	bl	8000b2c <__aeabi_dcmplt>
 800ffee:	2800      	cmp	r0, #0
 800fff0:	d171      	bne.n	80100d6 <_dtoa_r+0x65e>
 800fff2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fff6:	4911      	ldr	r1, [pc, #68]	@ (801003c <_dtoa_r+0x5c4>)
 800fff8:	2000      	movs	r0, #0
 800fffa:	f7f0 f96d 	bl	80002d8 <__aeabi_dsub>
 800fffe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010002:	f7f0 fd93 	bl	8000b2c <__aeabi_dcmplt>
 8010006:	2800      	cmp	r0, #0
 8010008:	f040 8095 	bne.w	8010136 <_dtoa_r+0x6be>
 801000c:	42a6      	cmp	r6, r4
 801000e:	f43f af50 	beq.w	800feb2 <_dtoa_r+0x43a>
 8010012:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010016:	4b0a      	ldr	r3, [pc, #40]	@ (8010040 <_dtoa_r+0x5c8>)
 8010018:	2200      	movs	r2, #0
 801001a:	f7f0 fb15 	bl	8000648 <__aeabi_dmul>
 801001e:	4b08      	ldr	r3, [pc, #32]	@ (8010040 <_dtoa_r+0x5c8>)
 8010020:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010024:	2200      	movs	r2, #0
 8010026:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801002a:	f7f0 fb0d 	bl	8000648 <__aeabi_dmul>
 801002e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010032:	e7c4      	b.n	800ffbe <_dtoa_r+0x546>
 8010034:	08012920 	.word	0x08012920
 8010038:	080128f8 	.word	0x080128f8
 801003c:	3ff00000 	.word	0x3ff00000
 8010040:	40240000 	.word	0x40240000
 8010044:	401c0000 	.word	0x401c0000
 8010048:	40140000 	.word	0x40140000
 801004c:	3fe00000 	.word	0x3fe00000
 8010050:	4631      	mov	r1, r6
 8010052:	4628      	mov	r0, r5
 8010054:	f7f0 faf8 	bl	8000648 <__aeabi_dmul>
 8010058:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801005c:	9415      	str	r4, [sp, #84]	@ 0x54
 801005e:	4656      	mov	r6, sl
 8010060:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010064:	f7f0 fda0 	bl	8000ba8 <__aeabi_d2iz>
 8010068:	4605      	mov	r5, r0
 801006a:	f7f0 fa83 	bl	8000574 <__aeabi_i2d>
 801006e:	4602      	mov	r2, r0
 8010070:	460b      	mov	r3, r1
 8010072:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010076:	f7f0 f92f 	bl	80002d8 <__aeabi_dsub>
 801007a:	3530      	adds	r5, #48	@ 0x30
 801007c:	f806 5b01 	strb.w	r5, [r6], #1
 8010080:	4602      	mov	r2, r0
 8010082:	460b      	mov	r3, r1
 8010084:	42a6      	cmp	r6, r4
 8010086:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801008a:	f04f 0200 	mov.w	r2, #0
 801008e:	d124      	bne.n	80100da <_dtoa_r+0x662>
 8010090:	4bac      	ldr	r3, [pc, #688]	@ (8010344 <_dtoa_r+0x8cc>)
 8010092:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010096:	f7f0 f921 	bl	80002dc <__adddf3>
 801009a:	4602      	mov	r2, r0
 801009c:	460b      	mov	r3, r1
 801009e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80100a2:	f7f0 fd61 	bl	8000b68 <__aeabi_dcmpgt>
 80100a6:	2800      	cmp	r0, #0
 80100a8:	d145      	bne.n	8010136 <_dtoa_r+0x6be>
 80100aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80100ae:	49a5      	ldr	r1, [pc, #660]	@ (8010344 <_dtoa_r+0x8cc>)
 80100b0:	2000      	movs	r0, #0
 80100b2:	f7f0 f911 	bl	80002d8 <__aeabi_dsub>
 80100b6:	4602      	mov	r2, r0
 80100b8:	460b      	mov	r3, r1
 80100ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80100be:	f7f0 fd35 	bl	8000b2c <__aeabi_dcmplt>
 80100c2:	2800      	cmp	r0, #0
 80100c4:	f43f aef5 	beq.w	800feb2 <_dtoa_r+0x43a>
 80100c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80100ca:	1e73      	subs	r3, r6, #1
 80100cc:	9315      	str	r3, [sp, #84]	@ 0x54
 80100ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80100d2:	2b30      	cmp	r3, #48	@ 0x30
 80100d4:	d0f8      	beq.n	80100c8 <_dtoa_r+0x650>
 80100d6:	9f04      	ldr	r7, [sp, #16]
 80100d8:	e73e      	b.n	800ff58 <_dtoa_r+0x4e0>
 80100da:	4b9b      	ldr	r3, [pc, #620]	@ (8010348 <_dtoa_r+0x8d0>)
 80100dc:	f7f0 fab4 	bl	8000648 <__aeabi_dmul>
 80100e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80100e4:	e7bc      	b.n	8010060 <_dtoa_r+0x5e8>
 80100e6:	d10c      	bne.n	8010102 <_dtoa_r+0x68a>
 80100e8:	4b98      	ldr	r3, [pc, #608]	@ (801034c <_dtoa_r+0x8d4>)
 80100ea:	2200      	movs	r2, #0
 80100ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80100f0:	f7f0 faaa 	bl	8000648 <__aeabi_dmul>
 80100f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80100f8:	f7f0 fd2c 	bl	8000b54 <__aeabi_dcmpge>
 80100fc:	2800      	cmp	r0, #0
 80100fe:	f000 8157 	beq.w	80103b0 <_dtoa_r+0x938>
 8010102:	2400      	movs	r4, #0
 8010104:	4625      	mov	r5, r4
 8010106:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010108:	43db      	mvns	r3, r3
 801010a:	9304      	str	r3, [sp, #16]
 801010c:	4656      	mov	r6, sl
 801010e:	2700      	movs	r7, #0
 8010110:	4621      	mov	r1, r4
 8010112:	4658      	mov	r0, fp
 8010114:	f000 ff00 	bl	8010f18 <_Bfree>
 8010118:	2d00      	cmp	r5, #0
 801011a:	d0dc      	beq.n	80100d6 <_dtoa_r+0x65e>
 801011c:	b12f      	cbz	r7, 801012a <_dtoa_r+0x6b2>
 801011e:	42af      	cmp	r7, r5
 8010120:	d003      	beq.n	801012a <_dtoa_r+0x6b2>
 8010122:	4639      	mov	r1, r7
 8010124:	4658      	mov	r0, fp
 8010126:	f000 fef7 	bl	8010f18 <_Bfree>
 801012a:	4629      	mov	r1, r5
 801012c:	4658      	mov	r0, fp
 801012e:	f000 fef3 	bl	8010f18 <_Bfree>
 8010132:	e7d0      	b.n	80100d6 <_dtoa_r+0x65e>
 8010134:	9704      	str	r7, [sp, #16]
 8010136:	4633      	mov	r3, r6
 8010138:	461e      	mov	r6, r3
 801013a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801013e:	2a39      	cmp	r2, #57	@ 0x39
 8010140:	d107      	bne.n	8010152 <_dtoa_r+0x6da>
 8010142:	459a      	cmp	sl, r3
 8010144:	d1f8      	bne.n	8010138 <_dtoa_r+0x6c0>
 8010146:	9a04      	ldr	r2, [sp, #16]
 8010148:	3201      	adds	r2, #1
 801014a:	9204      	str	r2, [sp, #16]
 801014c:	2230      	movs	r2, #48	@ 0x30
 801014e:	f88a 2000 	strb.w	r2, [sl]
 8010152:	781a      	ldrb	r2, [r3, #0]
 8010154:	3201      	adds	r2, #1
 8010156:	701a      	strb	r2, [r3, #0]
 8010158:	e7bd      	b.n	80100d6 <_dtoa_r+0x65e>
 801015a:	4b7b      	ldr	r3, [pc, #492]	@ (8010348 <_dtoa_r+0x8d0>)
 801015c:	2200      	movs	r2, #0
 801015e:	f7f0 fa73 	bl	8000648 <__aeabi_dmul>
 8010162:	2200      	movs	r2, #0
 8010164:	2300      	movs	r3, #0
 8010166:	4604      	mov	r4, r0
 8010168:	460d      	mov	r5, r1
 801016a:	f7f0 fcd5 	bl	8000b18 <__aeabi_dcmpeq>
 801016e:	2800      	cmp	r0, #0
 8010170:	f43f aebb 	beq.w	800feea <_dtoa_r+0x472>
 8010174:	e6f0      	b.n	800ff58 <_dtoa_r+0x4e0>
 8010176:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010178:	2a00      	cmp	r2, #0
 801017a:	f000 80db 	beq.w	8010334 <_dtoa_r+0x8bc>
 801017e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010180:	2a01      	cmp	r2, #1
 8010182:	f300 80bf 	bgt.w	8010304 <_dtoa_r+0x88c>
 8010186:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010188:	2a00      	cmp	r2, #0
 801018a:	f000 80b7 	beq.w	80102fc <_dtoa_r+0x884>
 801018e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010192:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010194:	4646      	mov	r6, r8
 8010196:	9a08      	ldr	r2, [sp, #32]
 8010198:	2101      	movs	r1, #1
 801019a:	441a      	add	r2, r3
 801019c:	4658      	mov	r0, fp
 801019e:	4498      	add	r8, r3
 80101a0:	9208      	str	r2, [sp, #32]
 80101a2:	f000 ffb7 	bl	8011114 <__i2b>
 80101a6:	4605      	mov	r5, r0
 80101a8:	b15e      	cbz	r6, 80101c2 <_dtoa_r+0x74a>
 80101aa:	9b08      	ldr	r3, [sp, #32]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	dd08      	ble.n	80101c2 <_dtoa_r+0x74a>
 80101b0:	42b3      	cmp	r3, r6
 80101b2:	9a08      	ldr	r2, [sp, #32]
 80101b4:	bfa8      	it	ge
 80101b6:	4633      	movge	r3, r6
 80101b8:	eba8 0803 	sub.w	r8, r8, r3
 80101bc:	1af6      	subs	r6, r6, r3
 80101be:	1ad3      	subs	r3, r2, r3
 80101c0:	9308      	str	r3, [sp, #32]
 80101c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80101c4:	b1f3      	cbz	r3, 8010204 <_dtoa_r+0x78c>
 80101c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	f000 80b7 	beq.w	801033c <_dtoa_r+0x8c4>
 80101ce:	b18c      	cbz	r4, 80101f4 <_dtoa_r+0x77c>
 80101d0:	4629      	mov	r1, r5
 80101d2:	4622      	mov	r2, r4
 80101d4:	4658      	mov	r0, fp
 80101d6:	f001 f85d 	bl	8011294 <__pow5mult>
 80101da:	464a      	mov	r2, r9
 80101dc:	4601      	mov	r1, r0
 80101de:	4605      	mov	r5, r0
 80101e0:	4658      	mov	r0, fp
 80101e2:	f000 ffad 	bl	8011140 <__multiply>
 80101e6:	4649      	mov	r1, r9
 80101e8:	9004      	str	r0, [sp, #16]
 80101ea:	4658      	mov	r0, fp
 80101ec:	f000 fe94 	bl	8010f18 <_Bfree>
 80101f0:	9b04      	ldr	r3, [sp, #16]
 80101f2:	4699      	mov	r9, r3
 80101f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80101f6:	1b1a      	subs	r2, r3, r4
 80101f8:	d004      	beq.n	8010204 <_dtoa_r+0x78c>
 80101fa:	4649      	mov	r1, r9
 80101fc:	4658      	mov	r0, fp
 80101fe:	f001 f849 	bl	8011294 <__pow5mult>
 8010202:	4681      	mov	r9, r0
 8010204:	2101      	movs	r1, #1
 8010206:	4658      	mov	r0, fp
 8010208:	f000 ff84 	bl	8011114 <__i2b>
 801020c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801020e:	4604      	mov	r4, r0
 8010210:	2b00      	cmp	r3, #0
 8010212:	f000 81cf 	beq.w	80105b4 <_dtoa_r+0xb3c>
 8010216:	461a      	mov	r2, r3
 8010218:	4601      	mov	r1, r0
 801021a:	4658      	mov	r0, fp
 801021c:	f001 f83a 	bl	8011294 <__pow5mult>
 8010220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010222:	2b01      	cmp	r3, #1
 8010224:	4604      	mov	r4, r0
 8010226:	f300 8095 	bgt.w	8010354 <_dtoa_r+0x8dc>
 801022a:	9b02      	ldr	r3, [sp, #8]
 801022c:	2b00      	cmp	r3, #0
 801022e:	f040 8087 	bne.w	8010340 <_dtoa_r+0x8c8>
 8010232:	9b03      	ldr	r3, [sp, #12]
 8010234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010238:	2b00      	cmp	r3, #0
 801023a:	f040 8089 	bne.w	8010350 <_dtoa_r+0x8d8>
 801023e:	9b03      	ldr	r3, [sp, #12]
 8010240:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010244:	0d1b      	lsrs	r3, r3, #20
 8010246:	051b      	lsls	r3, r3, #20
 8010248:	b12b      	cbz	r3, 8010256 <_dtoa_r+0x7de>
 801024a:	9b08      	ldr	r3, [sp, #32]
 801024c:	3301      	adds	r3, #1
 801024e:	9308      	str	r3, [sp, #32]
 8010250:	f108 0801 	add.w	r8, r8, #1
 8010254:	2301      	movs	r3, #1
 8010256:	930a      	str	r3, [sp, #40]	@ 0x28
 8010258:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801025a:	2b00      	cmp	r3, #0
 801025c:	f000 81b0 	beq.w	80105c0 <_dtoa_r+0xb48>
 8010260:	6923      	ldr	r3, [r4, #16]
 8010262:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010266:	6918      	ldr	r0, [r3, #16]
 8010268:	f000 ff08 	bl	801107c <__hi0bits>
 801026c:	f1c0 0020 	rsb	r0, r0, #32
 8010270:	9b08      	ldr	r3, [sp, #32]
 8010272:	4418      	add	r0, r3
 8010274:	f010 001f 	ands.w	r0, r0, #31
 8010278:	d077      	beq.n	801036a <_dtoa_r+0x8f2>
 801027a:	f1c0 0320 	rsb	r3, r0, #32
 801027e:	2b04      	cmp	r3, #4
 8010280:	dd6b      	ble.n	801035a <_dtoa_r+0x8e2>
 8010282:	9b08      	ldr	r3, [sp, #32]
 8010284:	f1c0 001c 	rsb	r0, r0, #28
 8010288:	4403      	add	r3, r0
 801028a:	4480      	add	r8, r0
 801028c:	4406      	add	r6, r0
 801028e:	9308      	str	r3, [sp, #32]
 8010290:	f1b8 0f00 	cmp.w	r8, #0
 8010294:	dd05      	ble.n	80102a2 <_dtoa_r+0x82a>
 8010296:	4649      	mov	r1, r9
 8010298:	4642      	mov	r2, r8
 801029a:	4658      	mov	r0, fp
 801029c:	f001 f854 	bl	8011348 <__lshift>
 80102a0:	4681      	mov	r9, r0
 80102a2:	9b08      	ldr	r3, [sp, #32]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	dd05      	ble.n	80102b4 <_dtoa_r+0x83c>
 80102a8:	4621      	mov	r1, r4
 80102aa:	461a      	mov	r2, r3
 80102ac:	4658      	mov	r0, fp
 80102ae:	f001 f84b 	bl	8011348 <__lshift>
 80102b2:	4604      	mov	r4, r0
 80102b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d059      	beq.n	801036e <_dtoa_r+0x8f6>
 80102ba:	4621      	mov	r1, r4
 80102bc:	4648      	mov	r0, r9
 80102be:	f001 f8af 	bl	8011420 <__mcmp>
 80102c2:	2800      	cmp	r0, #0
 80102c4:	da53      	bge.n	801036e <_dtoa_r+0x8f6>
 80102c6:	1e7b      	subs	r3, r7, #1
 80102c8:	9304      	str	r3, [sp, #16]
 80102ca:	4649      	mov	r1, r9
 80102cc:	2300      	movs	r3, #0
 80102ce:	220a      	movs	r2, #10
 80102d0:	4658      	mov	r0, fp
 80102d2:	f000 fe43 	bl	8010f5c <__multadd>
 80102d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80102d8:	4681      	mov	r9, r0
 80102da:	2b00      	cmp	r3, #0
 80102dc:	f000 8172 	beq.w	80105c4 <_dtoa_r+0xb4c>
 80102e0:	2300      	movs	r3, #0
 80102e2:	4629      	mov	r1, r5
 80102e4:	220a      	movs	r2, #10
 80102e6:	4658      	mov	r0, fp
 80102e8:	f000 fe38 	bl	8010f5c <__multadd>
 80102ec:	9b00      	ldr	r3, [sp, #0]
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	4605      	mov	r5, r0
 80102f2:	dc67      	bgt.n	80103c4 <_dtoa_r+0x94c>
 80102f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80102f6:	2b02      	cmp	r3, #2
 80102f8:	dc41      	bgt.n	801037e <_dtoa_r+0x906>
 80102fa:	e063      	b.n	80103c4 <_dtoa_r+0x94c>
 80102fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80102fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010302:	e746      	b.n	8010192 <_dtoa_r+0x71a>
 8010304:	9b07      	ldr	r3, [sp, #28]
 8010306:	1e5c      	subs	r4, r3, #1
 8010308:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801030a:	42a3      	cmp	r3, r4
 801030c:	bfbf      	itttt	lt
 801030e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010310:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8010312:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8010314:	1ae3      	sublt	r3, r4, r3
 8010316:	bfb4      	ite	lt
 8010318:	18d2      	addlt	r2, r2, r3
 801031a:	1b1c      	subge	r4, r3, r4
 801031c:	9b07      	ldr	r3, [sp, #28]
 801031e:	bfbc      	itt	lt
 8010320:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8010322:	2400      	movlt	r4, #0
 8010324:	2b00      	cmp	r3, #0
 8010326:	bfb5      	itete	lt
 8010328:	eba8 0603 	sublt.w	r6, r8, r3
 801032c:	9b07      	ldrge	r3, [sp, #28]
 801032e:	2300      	movlt	r3, #0
 8010330:	4646      	movge	r6, r8
 8010332:	e730      	b.n	8010196 <_dtoa_r+0x71e>
 8010334:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010336:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8010338:	4646      	mov	r6, r8
 801033a:	e735      	b.n	80101a8 <_dtoa_r+0x730>
 801033c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801033e:	e75c      	b.n	80101fa <_dtoa_r+0x782>
 8010340:	2300      	movs	r3, #0
 8010342:	e788      	b.n	8010256 <_dtoa_r+0x7de>
 8010344:	3fe00000 	.word	0x3fe00000
 8010348:	40240000 	.word	0x40240000
 801034c:	40140000 	.word	0x40140000
 8010350:	9b02      	ldr	r3, [sp, #8]
 8010352:	e780      	b.n	8010256 <_dtoa_r+0x7de>
 8010354:	2300      	movs	r3, #0
 8010356:	930a      	str	r3, [sp, #40]	@ 0x28
 8010358:	e782      	b.n	8010260 <_dtoa_r+0x7e8>
 801035a:	d099      	beq.n	8010290 <_dtoa_r+0x818>
 801035c:	9a08      	ldr	r2, [sp, #32]
 801035e:	331c      	adds	r3, #28
 8010360:	441a      	add	r2, r3
 8010362:	4498      	add	r8, r3
 8010364:	441e      	add	r6, r3
 8010366:	9208      	str	r2, [sp, #32]
 8010368:	e792      	b.n	8010290 <_dtoa_r+0x818>
 801036a:	4603      	mov	r3, r0
 801036c:	e7f6      	b.n	801035c <_dtoa_r+0x8e4>
 801036e:	9b07      	ldr	r3, [sp, #28]
 8010370:	9704      	str	r7, [sp, #16]
 8010372:	2b00      	cmp	r3, #0
 8010374:	dc20      	bgt.n	80103b8 <_dtoa_r+0x940>
 8010376:	9300      	str	r3, [sp, #0]
 8010378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801037a:	2b02      	cmp	r3, #2
 801037c:	dd1e      	ble.n	80103bc <_dtoa_r+0x944>
 801037e:	9b00      	ldr	r3, [sp, #0]
 8010380:	2b00      	cmp	r3, #0
 8010382:	f47f aec0 	bne.w	8010106 <_dtoa_r+0x68e>
 8010386:	4621      	mov	r1, r4
 8010388:	2205      	movs	r2, #5
 801038a:	4658      	mov	r0, fp
 801038c:	f000 fde6 	bl	8010f5c <__multadd>
 8010390:	4601      	mov	r1, r0
 8010392:	4604      	mov	r4, r0
 8010394:	4648      	mov	r0, r9
 8010396:	f001 f843 	bl	8011420 <__mcmp>
 801039a:	2800      	cmp	r0, #0
 801039c:	f77f aeb3 	ble.w	8010106 <_dtoa_r+0x68e>
 80103a0:	4656      	mov	r6, sl
 80103a2:	2331      	movs	r3, #49	@ 0x31
 80103a4:	f806 3b01 	strb.w	r3, [r6], #1
 80103a8:	9b04      	ldr	r3, [sp, #16]
 80103aa:	3301      	adds	r3, #1
 80103ac:	9304      	str	r3, [sp, #16]
 80103ae:	e6ae      	b.n	801010e <_dtoa_r+0x696>
 80103b0:	9c07      	ldr	r4, [sp, #28]
 80103b2:	9704      	str	r7, [sp, #16]
 80103b4:	4625      	mov	r5, r4
 80103b6:	e7f3      	b.n	80103a0 <_dtoa_r+0x928>
 80103b8:	9b07      	ldr	r3, [sp, #28]
 80103ba:	9300      	str	r3, [sp, #0]
 80103bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80103be:	2b00      	cmp	r3, #0
 80103c0:	f000 8104 	beq.w	80105cc <_dtoa_r+0xb54>
 80103c4:	2e00      	cmp	r6, #0
 80103c6:	dd05      	ble.n	80103d4 <_dtoa_r+0x95c>
 80103c8:	4629      	mov	r1, r5
 80103ca:	4632      	mov	r2, r6
 80103cc:	4658      	mov	r0, fp
 80103ce:	f000 ffbb 	bl	8011348 <__lshift>
 80103d2:	4605      	mov	r5, r0
 80103d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d05a      	beq.n	8010490 <_dtoa_r+0xa18>
 80103da:	6869      	ldr	r1, [r5, #4]
 80103dc:	4658      	mov	r0, fp
 80103de:	f000 fd5b 	bl	8010e98 <_Balloc>
 80103e2:	4606      	mov	r6, r0
 80103e4:	b928      	cbnz	r0, 80103f2 <_dtoa_r+0x97a>
 80103e6:	4b84      	ldr	r3, [pc, #528]	@ (80105f8 <_dtoa_r+0xb80>)
 80103e8:	4602      	mov	r2, r0
 80103ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80103ee:	f7ff bb5a 	b.w	800faa6 <_dtoa_r+0x2e>
 80103f2:	692a      	ldr	r2, [r5, #16]
 80103f4:	3202      	adds	r2, #2
 80103f6:	0092      	lsls	r2, r2, #2
 80103f8:	f105 010c 	add.w	r1, r5, #12
 80103fc:	300c      	adds	r0, #12
 80103fe:	f7ff fa94 	bl	800f92a <memcpy>
 8010402:	2201      	movs	r2, #1
 8010404:	4631      	mov	r1, r6
 8010406:	4658      	mov	r0, fp
 8010408:	f000 ff9e 	bl	8011348 <__lshift>
 801040c:	f10a 0301 	add.w	r3, sl, #1
 8010410:	9307      	str	r3, [sp, #28]
 8010412:	9b00      	ldr	r3, [sp, #0]
 8010414:	4453      	add	r3, sl
 8010416:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010418:	9b02      	ldr	r3, [sp, #8]
 801041a:	f003 0301 	and.w	r3, r3, #1
 801041e:	462f      	mov	r7, r5
 8010420:	930a      	str	r3, [sp, #40]	@ 0x28
 8010422:	4605      	mov	r5, r0
 8010424:	9b07      	ldr	r3, [sp, #28]
 8010426:	4621      	mov	r1, r4
 8010428:	3b01      	subs	r3, #1
 801042a:	4648      	mov	r0, r9
 801042c:	9300      	str	r3, [sp, #0]
 801042e:	f7ff fa99 	bl	800f964 <quorem>
 8010432:	4639      	mov	r1, r7
 8010434:	9002      	str	r0, [sp, #8]
 8010436:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801043a:	4648      	mov	r0, r9
 801043c:	f000 fff0 	bl	8011420 <__mcmp>
 8010440:	462a      	mov	r2, r5
 8010442:	9008      	str	r0, [sp, #32]
 8010444:	4621      	mov	r1, r4
 8010446:	4658      	mov	r0, fp
 8010448:	f001 f806 	bl	8011458 <__mdiff>
 801044c:	68c2      	ldr	r2, [r0, #12]
 801044e:	4606      	mov	r6, r0
 8010450:	bb02      	cbnz	r2, 8010494 <_dtoa_r+0xa1c>
 8010452:	4601      	mov	r1, r0
 8010454:	4648      	mov	r0, r9
 8010456:	f000 ffe3 	bl	8011420 <__mcmp>
 801045a:	4602      	mov	r2, r0
 801045c:	4631      	mov	r1, r6
 801045e:	4658      	mov	r0, fp
 8010460:	920e      	str	r2, [sp, #56]	@ 0x38
 8010462:	f000 fd59 	bl	8010f18 <_Bfree>
 8010466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010468:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801046a:	9e07      	ldr	r6, [sp, #28]
 801046c:	ea43 0102 	orr.w	r1, r3, r2
 8010470:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010472:	4319      	orrs	r1, r3
 8010474:	d110      	bne.n	8010498 <_dtoa_r+0xa20>
 8010476:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801047a:	d029      	beq.n	80104d0 <_dtoa_r+0xa58>
 801047c:	9b08      	ldr	r3, [sp, #32]
 801047e:	2b00      	cmp	r3, #0
 8010480:	dd02      	ble.n	8010488 <_dtoa_r+0xa10>
 8010482:	9b02      	ldr	r3, [sp, #8]
 8010484:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8010488:	9b00      	ldr	r3, [sp, #0]
 801048a:	f883 8000 	strb.w	r8, [r3]
 801048e:	e63f      	b.n	8010110 <_dtoa_r+0x698>
 8010490:	4628      	mov	r0, r5
 8010492:	e7bb      	b.n	801040c <_dtoa_r+0x994>
 8010494:	2201      	movs	r2, #1
 8010496:	e7e1      	b.n	801045c <_dtoa_r+0x9e4>
 8010498:	9b08      	ldr	r3, [sp, #32]
 801049a:	2b00      	cmp	r3, #0
 801049c:	db04      	blt.n	80104a8 <_dtoa_r+0xa30>
 801049e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80104a0:	430b      	orrs	r3, r1
 80104a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80104a4:	430b      	orrs	r3, r1
 80104a6:	d120      	bne.n	80104ea <_dtoa_r+0xa72>
 80104a8:	2a00      	cmp	r2, #0
 80104aa:	dded      	ble.n	8010488 <_dtoa_r+0xa10>
 80104ac:	4649      	mov	r1, r9
 80104ae:	2201      	movs	r2, #1
 80104b0:	4658      	mov	r0, fp
 80104b2:	f000 ff49 	bl	8011348 <__lshift>
 80104b6:	4621      	mov	r1, r4
 80104b8:	4681      	mov	r9, r0
 80104ba:	f000 ffb1 	bl	8011420 <__mcmp>
 80104be:	2800      	cmp	r0, #0
 80104c0:	dc03      	bgt.n	80104ca <_dtoa_r+0xa52>
 80104c2:	d1e1      	bne.n	8010488 <_dtoa_r+0xa10>
 80104c4:	f018 0f01 	tst.w	r8, #1
 80104c8:	d0de      	beq.n	8010488 <_dtoa_r+0xa10>
 80104ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80104ce:	d1d8      	bne.n	8010482 <_dtoa_r+0xa0a>
 80104d0:	9a00      	ldr	r2, [sp, #0]
 80104d2:	2339      	movs	r3, #57	@ 0x39
 80104d4:	7013      	strb	r3, [r2, #0]
 80104d6:	4633      	mov	r3, r6
 80104d8:	461e      	mov	r6, r3
 80104da:	3b01      	subs	r3, #1
 80104dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80104e0:	2a39      	cmp	r2, #57	@ 0x39
 80104e2:	d052      	beq.n	801058a <_dtoa_r+0xb12>
 80104e4:	3201      	adds	r2, #1
 80104e6:	701a      	strb	r2, [r3, #0]
 80104e8:	e612      	b.n	8010110 <_dtoa_r+0x698>
 80104ea:	2a00      	cmp	r2, #0
 80104ec:	dd07      	ble.n	80104fe <_dtoa_r+0xa86>
 80104ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80104f2:	d0ed      	beq.n	80104d0 <_dtoa_r+0xa58>
 80104f4:	9a00      	ldr	r2, [sp, #0]
 80104f6:	f108 0301 	add.w	r3, r8, #1
 80104fa:	7013      	strb	r3, [r2, #0]
 80104fc:	e608      	b.n	8010110 <_dtoa_r+0x698>
 80104fe:	9b07      	ldr	r3, [sp, #28]
 8010500:	9a07      	ldr	r2, [sp, #28]
 8010502:	f803 8c01 	strb.w	r8, [r3, #-1]
 8010506:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010508:	4293      	cmp	r3, r2
 801050a:	d028      	beq.n	801055e <_dtoa_r+0xae6>
 801050c:	4649      	mov	r1, r9
 801050e:	2300      	movs	r3, #0
 8010510:	220a      	movs	r2, #10
 8010512:	4658      	mov	r0, fp
 8010514:	f000 fd22 	bl	8010f5c <__multadd>
 8010518:	42af      	cmp	r7, r5
 801051a:	4681      	mov	r9, r0
 801051c:	f04f 0300 	mov.w	r3, #0
 8010520:	f04f 020a 	mov.w	r2, #10
 8010524:	4639      	mov	r1, r7
 8010526:	4658      	mov	r0, fp
 8010528:	d107      	bne.n	801053a <_dtoa_r+0xac2>
 801052a:	f000 fd17 	bl	8010f5c <__multadd>
 801052e:	4607      	mov	r7, r0
 8010530:	4605      	mov	r5, r0
 8010532:	9b07      	ldr	r3, [sp, #28]
 8010534:	3301      	adds	r3, #1
 8010536:	9307      	str	r3, [sp, #28]
 8010538:	e774      	b.n	8010424 <_dtoa_r+0x9ac>
 801053a:	f000 fd0f 	bl	8010f5c <__multadd>
 801053e:	4629      	mov	r1, r5
 8010540:	4607      	mov	r7, r0
 8010542:	2300      	movs	r3, #0
 8010544:	220a      	movs	r2, #10
 8010546:	4658      	mov	r0, fp
 8010548:	f000 fd08 	bl	8010f5c <__multadd>
 801054c:	4605      	mov	r5, r0
 801054e:	e7f0      	b.n	8010532 <_dtoa_r+0xaba>
 8010550:	9b00      	ldr	r3, [sp, #0]
 8010552:	2b00      	cmp	r3, #0
 8010554:	bfcc      	ite	gt
 8010556:	461e      	movgt	r6, r3
 8010558:	2601      	movle	r6, #1
 801055a:	4456      	add	r6, sl
 801055c:	2700      	movs	r7, #0
 801055e:	4649      	mov	r1, r9
 8010560:	2201      	movs	r2, #1
 8010562:	4658      	mov	r0, fp
 8010564:	f000 fef0 	bl	8011348 <__lshift>
 8010568:	4621      	mov	r1, r4
 801056a:	4681      	mov	r9, r0
 801056c:	f000 ff58 	bl	8011420 <__mcmp>
 8010570:	2800      	cmp	r0, #0
 8010572:	dcb0      	bgt.n	80104d6 <_dtoa_r+0xa5e>
 8010574:	d102      	bne.n	801057c <_dtoa_r+0xb04>
 8010576:	f018 0f01 	tst.w	r8, #1
 801057a:	d1ac      	bne.n	80104d6 <_dtoa_r+0xa5e>
 801057c:	4633      	mov	r3, r6
 801057e:	461e      	mov	r6, r3
 8010580:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010584:	2a30      	cmp	r2, #48	@ 0x30
 8010586:	d0fa      	beq.n	801057e <_dtoa_r+0xb06>
 8010588:	e5c2      	b.n	8010110 <_dtoa_r+0x698>
 801058a:	459a      	cmp	sl, r3
 801058c:	d1a4      	bne.n	80104d8 <_dtoa_r+0xa60>
 801058e:	9b04      	ldr	r3, [sp, #16]
 8010590:	3301      	adds	r3, #1
 8010592:	9304      	str	r3, [sp, #16]
 8010594:	2331      	movs	r3, #49	@ 0x31
 8010596:	f88a 3000 	strb.w	r3, [sl]
 801059a:	e5b9      	b.n	8010110 <_dtoa_r+0x698>
 801059c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801059e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80105fc <_dtoa_r+0xb84>
 80105a2:	b11b      	cbz	r3, 80105ac <_dtoa_r+0xb34>
 80105a4:	f10a 0308 	add.w	r3, sl, #8
 80105a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80105aa:	6013      	str	r3, [r2, #0]
 80105ac:	4650      	mov	r0, sl
 80105ae:	b019      	add	sp, #100	@ 0x64
 80105b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105b6:	2b01      	cmp	r3, #1
 80105b8:	f77f ae37 	ble.w	801022a <_dtoa_r+0x7b2>
 80105bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80105be:	930a      	str	r3, [sp, #40]	@ 0x28
 80105c0:	2001      	movs	r0, #1
 80105c2:	e655      	b.n	8010270 <_dtoa_r+0x7f8>
 80105c4:	9b00      	ldr	r3, [sp, #0]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	f77f aed6 	ble.w	8010378 <_dtoa_r+0x900>
 80105cc:	4656      	mov	r6, sl
 80105ce:	4621      	mov	r1, r4
 80105d0:	4648      	mov	r0, r9
 80105d2:	f7ff f9c7 	bl	800f964 <quorem>
 80105d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80105da:	f806 8b01 	strb.w	r8, [r6], #1
 80105de:	9b00      	ldr	r3, [sp, #0]
 80105e0:	eba6 020a 	sub.w	r2, r6, sl
 80105e4:	4293      	cmp	r3, r2
 80105e6:	ddb3      	ble.n	8010550 <_dtoa_r+0xad8>
 80105e8:	4649      	mov	r1, r9
 80105ea:	2300      	movs	r3, #0
 80105ec:	220a      	movs	r2, #10
 80105ee:	4658      	mov	r0, fp
 80105f0:	f000 fcb4 	bl	8010f5c <__multadd>
 80105f4:	4681      	mov	r9, r0
 80105f6:	e7ea      	b.n	80105ce <_dtoa_r+0xb56>
 80105f8:	0801281d 	.word	0x0801281d
 80105fc:	080127a1 	.word	0x080127a1

08010600 <_free_r>:
 8010600:	b538      	push	{r3, r4, r5, lr}
 8010602:	4605      	mov	r5, r0
 8010604:	2900      	cmp	r1, #0
 8010606:	d041      	beq.n	801068c <_free_r+0x8c>
 8010608:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801060c:	1f0c      	subs	r4, r1, #4
 801060e:	2b00      	cmp	r3, #0
 8010610:	bfb8      	it	lt
 8010612:	18e4      	addlt	r4, r4, r3
 8010614:	f000 fc34 	bl	8010e80 <__malloc_lock>
 8010618:	4a1d      	ldr	r2, [pc, #116]	@ (8010690 <_free_r+0x90>)
 801061a:	6813      	ldr	r3, [r2, #0]
 801061c:	b933      	cbnz	r3, 801062c <_free_r+0x2c>
 801061e:	6063      	str	r3, [r4, #4]
 8010620:	6014      	str	r4, [r2, #0]
 8010622:	4628      	mov	r0, r5
 8010624:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010628:	f000 bc30 	b.w	8010e8c <__malloc_unlock>
 801062c:	42a3      	cmp	r3, r4
 801062e:	d908      	bls.n	8010642 <_free_r+0x42>
 8010630:	6820      	ldr	r0, [r4, #0]
 8010632:	1821      	adds	r1, r4, r0
 8010634:	428b      	cmp	r3, r1
 8010636:	bf01      	itttt	eq
 8010638:	6819      	ldreq	r1, [r3, #0]
 801063a:	685b      	ldreq	r3, [r3, #4]
 801063c:	1809      	addeq	r1, r1, r0
 801063e:	6021      	streq	r1, [r4, #0]
 8010640:	e7ed      	b.n	801061e <_free_r+0x1e>
 8010642:	461a      	mov	r2, r3
 8010644:	685b      	ldr	r3, [r3, #4]
 8010646:	b10b      	cbz	r3, 801064c <_free_r+0x4c>
 8010648:	42a3      	cmp	r3, r4
 801064a:	d9fa      	bls.n	8010642 <_free_r+0x42>
 801064c:	6811      	ldr	r1, [r2, #0]
 801064e:	1850      	adds	r0, r2, r1
 8010650:	42a0      	cmp	r0, r4
 8010652:	d10b      	bne.n	801066c <_free_r+0x6c>
 8010654:	6820      	ldr	r0, [r4, #0]
 8010656:	4401      	add	r1, r0
 8010658:	1850      	adds	r0, r2, r1
 801065a:	4283      	cmp	r3, r0
 801065c:	6011      	str	r1, [r2, #0]
 801065e:	d1e0      	bne.n	8010622 <_free_r+0x22>
 8010660:	6818      	ldr	r0, [r3, #0]
 8010662:	685b      	ldr	r3, [r3, #4]
 8010664:	6053      	str	r3, [r2, #4]
 8010666:	4408      	add	r0, r1
 8010668:	6010      	str	r0, [r2, #0]
 801066a:	e7da      	b.n	8010622 <_free_r+0x22>
 801066c:	d902      	bls.n	8010674 <_free_r+0x74>
 801066e:	230c      	movs	r3, #12
 8010670:	602b      	str	r3, [r5, #0]
 8010672:	e7d6      	b.n	8010622 <_free_r+0x22>
 8010674:	6820      	ldr	r0, [r4, #0]
 8010676:	1821      	adds	r1, r4, r0
 8010678:	428b      	cmp	r3, r1
 801067a:	bf04      	itt	eq
 801067c:	6819      	ldreq	r1, [r3, #0]
 801067e:	685b      	ldreq	r3, [r3, #4]
 8010680:	6063      	str	r3, [r4, #4]
 8010682:	bf04      	itt	eq
 8010684:	1809      	addeq	r1, r1, r0
 8010686:	6021      	streq	r1, [r4, #0]
 8010688:	6054      	str	r4, [r2, #4]
 801068a:	e7ca      	b.n	8010622 <_free_r+0x22>
 801068c:	bd38      	pop	{r3, r4, r5, pc}
 801068e:	bf00      	nop
 8010690:	20000ac8 	.word	0x20000ac8

08010694 <rshift>:
 8010694:	6903      	ldr	r3, [r0, #16]
 8010696:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801069a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801069e:	ea4f 1261 	mov.w	r2, r1, asr #5
 80106a2:	f100 0414 	add.w	r4, r0, #20
 80106a6:	dd45      	ble.n	8010734 <rshift+0xa0>
 80106a8:	f011 011f 	ands.w	r1, r1, #31
 80106ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80106b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80106b4:	d10c      	bne.n	80106d0 <rshift+0x3c>
 80106b6:	f100 0710 	add.w	r7, r0, #16
 80106ba:	4629      	mov	r1, r5
 80106bc:	42b1      	cmp	r1, r6
 80106be:	d334      	bcc.n	801072a <rshift+0x96>
 80106c0:	1a9b      	subs	r3, r3, r2
 80106c2:	009b      	lsls	r3, r3, #2
 80106c4:	1eea      	subs	r2, r5, #3
 80106c6:	4296      	cmp	r6, r2
 80106c8:	bf38      	it	cc
 80106ca:	2300      	movcc	r3, #0
 80106cc:	4423      	add	r3, r4
 80106ce:	e015      	b.n	80106fc <rshift+0x68>
 80106d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80106d4:	f1c1 0820 	rsb	r8, r1, #32
 80106d8:	40cf      	lsrs	r7, r1
 80106da:	f105 0e04 	add.w	lr, r5, #4
 80106de:	46a1      	mov	r9, r4
 80106e0:	4576      	cmp	r6, lr
 80106e2:	46f4      	mov	ip, lr
 80106e4:	d815      	bhi.n	8010712 <rshift+0x7e>
 80106e6:	1a9a      	subs	r2, r3, r2
 80106e8:	0092      	lsls	r2, r2, #2
 80106ea:	3a04      	subs	r2, #4
 80106ec:	3501      	adds	r5, #1
 80106ee:	42ae      	cmp	r6, r5
 80106f0:	bf38      	it	cc
 80106f2:	2200      	movcc	r2, #0
 80106f4:	18a3      	adds	r3, r4, r2
 80106f6:	50a7      	str	r7, [r4, r2]
 80106f8:	b107      	cbz	r7, 80106fc <rshift+0x68>
 80106fa:	3304      	adds	r3, #4
 80106fc:	1b1a      	subs	r2, r3, r4
 80106fe:	42a3      	cmp	r3, r4
 8010700:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010704:	bf08      	it	eq
 8010706:	2300      	moveq	r3, #0
 8010708:	6102      	str	r2, [r0, #16]
 801070a:	bf08      	it	eq
 801070c:	6143      	streq	r3, [r0, #20]
 801070e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010712:	f8dc c000 	ldr.w	ip, [ip]
 8010716:	fa0c fc08 	lsl.w	ip, ip, r8
 801071a:	ea4c 0707 	orr.w	r7, ip, r7
 801071e:	f849 7b04 	str.w	r7, [r9], #4
 8010722:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010726:	40cf      	lsrs	r7, r1
 8010728:	e7da      	b.n	80106e0 <rshift+0x4c>
 801072a:	f851 cb04 	ldr.w	ip, [r1], #4
 801072e:	f847 cf04 	str.w	ip, [r7, #4]!
 8010732:	e7c3      	b.n	80106bc <rshift+0x28>
 8010734:	4623      	mov	r3, r4
 8010736:	e7e1      	b.n	80106fc <rshift+0x68>

08010738 <__hexdig_fun>:
 8010738:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801073c:	2b09      	cmp	r3, #9
 801073e:	d802      	bhi.n	8010746 <__hexdig_fun+0xe>
 8010740:	3820      	subs	r0, #32
 8010742:	b2c0      	uxtb	r0, r0
 8010744:	4770      	bx	lr
 8010746:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801074a:	2b05      	cmp	r3, #5
 801074c:	d801      	bhi.n	8010752 <__hexdig_fun+0x1a>
 801074e:	3847      	subs	r0, #71	@ 0x47
 8010750:	e7f7      	b.n	8010742 <__hexdig_fun+0xa>
 8010752:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010756:	2b05      	cmp	r3, #5
 8010758:	d801      	bhi.n	801075e <__hexdig_fun+0x26>
 801075a:	3827      	subs	r0, #39	@ 0x27
 801075c:	e7f1      	b.n	8010742 <__hexdig_fun+0xa>
 801075e:	2000      	movs	r0, #0
 8010760:	4770      	bx	lr
	...

08010764 <__gethex>:
 8010764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010768:	b085      	sub	sp, #20
 801076a:	468a      	mov	sl, r1
 801076c:	9302      	str	r3, [sp, #8]
 801076e:	680b      	ldr	r3, [r1, #0]
 8010770:	9001      	str	r0, [sp, #4]
 8010772:	4690      	mov	r8, r2
 8010774:	1c9c      	adds	r4, r3, #2
 8010776:	46a1      	mov	r9, r4
 8010778:	f814 0b01 	ldrb.w	r0, [r4], #1
 801077c:	2830      	cmp	r0, #48	@ 0x30
 801077e:	d0fa      	beq.n	8010776 <__gethex+0x12>
 8010780:	eba9 0303 	sub.w	r3, r9, r3
 8010784:	f1a3 0b02 	sub.w	fp, r3, #2
 8010788:	f7ff ffd6 	bl	8010738 <__hexdig_fun>
 801078c:	4605      	mov	r5, r0
 801078e:	2800      	cmp	r0, #0
 8010790:	d168      	bne.n	8010864 <__gethex+0x100>
 8010792:	49a0      	ldr	r1, [pc, #640]	@ (8010a14 <__gethex+0x2b0>)
 8010794:	2201      	movs	r2, #1
 8010796:	4648      	mov	r0, r9
 8010798:	f7ff f83e 	bl	800f818 <strncmp>
 801079c:	4607      	mov	r7, r0
 801079e:	2800      	cmp	r0, #0
 80107a0:	d167      	bne.n	8010872 <__gethex+0x10e>
 80107a2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80107a6:	4626      	mov	r6, r4
 80107a8:	f7ff ffc6 	bl	8010738 <__hexdig_fun>
 80107ac:	2800      	cmp	r0, #0
 80107ae:	d062      	beq.n	8010876 <__gethex+0x112>
 80107b0:	4623      	mov	r3, r4
 80107b2:	7818      	ldrb	r0, [r3, #0]
 80107b4:	2830      	cmp	r0, #48	@ 0x30
 80107b6:	4699      	mov	r9, r3
 80107b8:	f103 0301 	add.w	r3, r3, #1
 80107bc:	d0f9      	beq.n	80107b2 <__gethex+0x4e>
 80107be:	f7ff ffbb 	bl	8010738 <__hexdig_fun>
 80107c2:	fab0 f580 	clz	r5, r0
 80107c6:	096d      	lsrs	r5, r5, #5
 80107c8:	f04f 0b01 	mov.w	fp, #1
 80107cc:	464a      	mov	r2, r9
 80107ce:	4616      	mov	r6, r2
 80107d0:	3201      	adds	r2, #1
 80107d2:	7830      	ldrb	r0, [r6, #0]
 80107d4:	f7ff ffb0 	bl	8010738 <__hexdig_fun>
 80107d8:	2800      	cmp	r0, #0
 80107da:	d1f8      	bne.n	80107ce <__gethex+0x6a>
 80107dc:	498d      	ldr	r1, [pc, #564]	@ (8010a14 <__gethex+0x2b0>)
 80107de:	2201      	movs	r2, #1
 80107e0:	4630      	mov	r0, r6
 80107e2:	f7ff f819 	bl	800f818 <strncmp>
 80107e6:	2800      	cmp	r0, #0
 80107e8:	d13f      	bne.n	801086a <__gethex+0x106>
 80107ea:	b944      	cbnz	r4, 80107fe <__gethex+0x9a>
 80107ec:	1c74      	adds	r4, r6, #1
 80107ee:	4622      	mov	r2, r4
 80107f0:	4616      	mov	r6, r2
 80107f2:	3201      	adds	r2, #1
 80107f4:	7830      	ldrb	r0, [r6, #0]
 80107f6:	f7ff ff9f 	bl	8010738 <__hexdig_fun>
 80107fa:	2800      	cmp	r0, #0
 80107fc:	d1f8      	bne.n	80107f0 <__gethex+0x8c>
 80107fe:	1ba4      	subs	r4, r4, r6
 8010800:	00a7      	lsls	r7, r4, #2
 8010802:	7833      	ldrb	r3, [r6, #0]
 8010804:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010808:	2b50      	cmp	r3, #80	@ 0x50
 801080a:	d13e      	bne.n	801088a <__gethex+0x126>
 801080c:	7873      	ldrb	r3, [r6, #1]
 801080e:	2b2b      	cmp	r3, #43	@ 0x2b
 8010810:	d033      	beq.n	801087a <__gethex+0x116>
 8010812:	2b2d      	cmp	r3, #45	@ 0x2d
 8010814:	d034      	beq.n	8010880 <__gethex+0x11c>
 8010816:	1c71      	adds	r1, r6, #1
 8010818:	2400      	movs	r4, #0
 801081a:	7808      	ldrb	r0, [r1, #0]
 801081c:	f7ff ff8c 	bl	8010738 <__hexdig_fun>
 8010820:	1e43      	subs	r3, r0, #1
 8010822:	b2db      	uxtb	r3, r3
 8010824:	2b18      	cmp	r3, #24
 8010826:	d830      	bhi.n	801088a <__gethex+0x126>
 8010828:	f1a0 0210 	sub.w	r2, r0, #16
 801082c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010830:	f7ff ff82 	bl	8010738 <__hexdig_fun>
 8010834:	f100 3cff 	add.w	ip, r0, #4294967295
 8010838:	fa5f fc8c 	uxtb.w	ip, ip
 801083c:	f1bc 0f18 	cmp.w	ip, #24
 8010840:	f04f 030a 	mov.w	r3, #10
 8010844:	d91e      	bls.n	8010884 <__gethex+0x120>
 8010846:	b104      	cbz	r4, 801084a <__gethex+0xe6>
 8010848:	4252      	negs	r2, r2
 801084a:	4417      	add	r7, r2
 801084c:	f8ca 1000 	str.w	r1, [sl]
 8010850:	b1ed      	cbz	r5, 801088e <__gethex+0x12a>
 8010852:	f1bb 0f00 	cmp.w	fp, #0
 8010856:	bf0c      	ite	eq
 8010858:	2506      	moveq	r5, #6
 801085a:	2500      	movne	r5, #0
 801085c:	4628      	mov	r0, r5
 801085e:	b005      	add	sp, #20
 8010860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010864:	2500      	movs	r5, #0
 8010866:	462c      	mov	r4, r5
 8010868:	e7b0      	b.n	80107cc <__gethex+0x68>
 801086a:	2c00      	cmp	r4, #0
 801086c:	d1c7      	bne.n	80107fe <__gethex+0x9a>
 801086e:	4627      	mov	r7, r4
 8010870:	e7c7      	b.n	8010802 <__gethex+0x9e>
 8010872:	464e      	mov	r6, r9
 8010874:	462f      	mov	r7, r5
 8010876:	2501      	movs	r5, #1
 8010878:	e7c3      	b.n	8010802 <__gethex+0x9e>
 801087a:	2400      	movs	r4, #0
 801087c:	1cb1      	adds	r1, r6, #2
 801087e:	e7cc      	b.n	801081a <__gethex+0xb6>
 8010880:	2401      	movs	r4, #1
 8010882:	e7fb      	b.n	801087c <__gethex+0x118>
 8010884:	fb03 0002 	mla	r0, r3, r2, r0
 8010888:	e7ce      	b.n	8010828 <__gethex+0xc4>
 801088a:	4631      	mov	r1, r6
 801088c:	e7de      	b.n	801084c <__gethex+0xe8>
 801088e:	eba6 0309 	sub.w	r3, r6, r9
 8010892:	3b01      	subs	r3, #1
 8010894:	4629      	mov	r1, r5
 8010896:	2b07      	cmp	r3, #7
 8010898:	dc0a      	bgt.n	80108b0 <__gethex+0x14c>
 801089a:	9801      	ldr	r0, [sp, #4]
 801089c:	f000 fafc 	bl	8010e98 <_Balloc>
 80108a0:	4604      	mov	r4, r0
 80108a2:	b940      	cbnz	r0, 80108b6 <__gethex+0x152>
 80108a4:	4b5c      	ldr	r3, [pc, #368]	@ (8010a18 <__gethex+0x2b4>)
 80108a6:	4602      	mov	r2, r0
 80108a8:	21e4      	movs	r1, #228	@ 0xe4
 80108aa:	485c      	ldr	r0, [pc, #368]	@ (8010a1c <__gethex+0x2b8>)
 80108ac:	f001 fa5c 	bl	8011d68 <__assert_func>
 80108b0:	3101      	adds	r1, #1
 80108b2:	105b      	asrs	r3, r3, #1
 80108b4:	e7ef      	b.n	8010896 <__gethex+0x132>
 80108b6:	f100 0a14 	add.w	sl, r0, #20
 80108ba:	2300      	movs	r3, #0
 80108bc:	4655      	mov	r5, sl
 80108be:	469b      	mov	fp, r3
 80108c0:	45b1      	cmp	r9, r6
 80108c2:	d337      	bcc.n	8010934 <__gethex+0x1d0>
 80108c4:	f845 bb04 	str.w	fp, [r5], #4
 80108c8:	eba5 050a 	sub.w	r5, r5, sl
 80108cc:	10ad      	asrs	r5, r5, #2
 80108ce:	6125      	str	r5, [r4, #16]
 80108d0:	4658      	mov	r0, fp
 80108d2:	f000 fbd3 	bl	801107c <__hi0bits>
 80108d6:	016d      	lsls	r5, r5, #5
 80108d8:	f8d8 6000 	ldr.w	r6, [r8]
 80108dc:	1a2d      	subs	r5, r5, r0
 80108de:	42b5      	cmp	r5, r6
 80108e0:	dd54      	ble.n	801098c <__gethex+0x228>
 80108e2:	1bad      	subs	r5, r5, r6
 80108e4:	4629      	mov	r1, r5
 80108e6:	4620      	mov	r0, r4
 80108e8:	f000 ff67 	bl	80117ba <__any_on>
 80108ec:	4681      	mov	r9, r0
 80108ee:	b178      	cbz	r0, 8010910 <__gethex+0x1ac>
 80108f0:	1e6b      	subs	r3, r5, #1
 80108f2:	1159      	asrs	r1, r3, #5
 80108f4:	f003 021f 	and.w	r2, r3, #31
 80108f8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80108fc:	f04f 0901 	mov.w	r9, #1
 8010900:	fa09 f202 	lsl.w	r2, r9, r2
 8010904:	420a      	tst	r2, r1
 8010906:	d003      	beq.n	8010910 <__gethex+0x1ac>
 8010908:	454b      	cmp	r3, r9
 801090a:	dc36      	bgt.n	801097a <__gethex+0x216>
 801090c:	f04f 0902 	mov.w	r9, #2
 8010910:	4629      	mov	r1, r5
 8010912:	4620      	mov	r0, r4
 8010914:	f7ff febe 	bl	8010694 <rshift>
 8010918:	442f      	add	r7, r5
 801091a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801091e:	42bb      	cmp	r3, r7
 8010920:	da42      	bge.n	80109a8 <__gethex+0x244>
 8010922:	9801      	ldr	r0, [sp, #4]
 8010924:	4621      	mov	r1, r4
 8010926:	f000 faf7 	bl	8010f18 <_Bfree>
 801092a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801092c:	2300      	movs	r3, #0
 801092e:	6013      	str	r3, [r2, #0]
 8010930:	25a3      	movs	r5, #163	@ 0xa3
 8010932:	e793      	b.n	801085c <__gethex+0xf8>
 8010934:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010938:	2a2e      	cmp	r2, #46	@ 0x2e
 801093a:	d012      	beq.n	8010962 <__gethex+0x1fe>
 801093c:	2b20      	cmp	r3, #32
 801093e:	d104      	bne.n	801094a <__gethex+0x1e6>
 8010940:	f845 bb04 	str.w	fp, [r5], #4
 8010944:	f04f 0b00 	mov.w	fp, #0
 8010948:	465b      	mov	r3, fp
 801094a:	7830      	ldrb	r0, [r6, #0]
 801094c:	9303      	str	r3, [sp, #12]
 801094e:	f7ff fef3 	bl	8010738 <__hexdig_fun>
 8010952:	9b03      	ldr	r3, [sp, #12]
 8010954:	f000 000f 	and.w	r0, r0, #15
 8010958:	4098      	lsls	r0, r3
 801095a:	ea4b 0b00 	orr.w	fp, fp, r0
 801095e:	3304      	adds	r3, #4
 8010960:	e7ae      	b.n	80108c0 <__gethex+0x15c>
 8010962:	45b1      	cmp	r9, r6
 8010964:	d8ea      	bhi.n	801093c <__gethex+0x1d8>
 8010966:	492b      	ldr	r1, [pc, #172]	@ (8010a14 <__gethex+0x2b0>)
 8010968:	9303      	str	r3, [sp, #12]
 801096a:	2201      	movs	r2, #1
 801096c:	4630      	mov	r0, r6
 801096e:	f7fe ff53 	bl	800f818 <strncmp>
 8010972:	9b03      	ldr	r3, [sp, #12]
 8010974:	2800      	cmp	r0, #0
 8010976:	d1e1      	bne.n	801093c <__gethex+0x1d8>
 8010978:	e7a2      	b.n	80108c0 <__gethex+0x15c>
 801097a:	1ea9      	subs	r1, r5, #2
 801097c:	4620      	mov	r0, r4
 801097e:	f000 ff1c 	bl	80117ba <__any_on>
 8010982:	2800      	cmp	r0, #0
 8010984:	d0c2      	beq.n	801090c <__gethex+0x1a8>
 8010986:	f04f 0903 	mov.w	r9, #3
 801098a:	e7c1      	b.n	8010910 <__gethex+0x1ac>
 801098c:	da09      	bge.n	80109a2 <__gethex+0x23e>
 801098e:	1b75      	subs	r5, r6, r5
 8010990:	4621      	mov	r1, r4
 8010992:	9801      	ldr	r0, [sp, #4]
 8010994:	462a      	mov	r2, r5
 8010996:	f000 fcd7 	bl	8011348 <__lshift>
 801099a:	1b7f      	subs	r7, r7, r5
 801099c:	4604      	mov	r4, r0
 801099e:	f100 0a14 	add.w	sl, r0, #20
 80109a2:	f04f 0900 	mov.w	r9, #0
 80109a6:	e7b8      	b.n	801091a <__gethex+0x1b6>
 80109a8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80109ac:	42bd      	cmp	r5, r7
 80109ae:	dd6f      	ble.n	8010a90 <__gethex+0x32c>
 80109b0:	1bed      	subs	r5, r5, r7
 80109b2:	42ae      	cmp	r6, r5
 80109b4:	dc34      	bgt.n	8010a20 <__gethex+0x2bc>
 80109b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80109ba:	2b02      	cmp	r3, #2
 80109bc:	d022      	beq.n	8010a04 <__gethex+0x2a0>
 80109be:	2b03      	cmp	r3, #3
 80109c0:	d024      	beq.n	8010a0c <__gethex+0x2a8>
 80109c2:	2b01      	cmp	r3, #1
 80109c4:	d115      	bne.n	80109f2 <__gethex+0x28e>
 80109c6:	42ae      	cmp	r6, r5
 80109c8:	d113      	bne.n	80109f2 <__gethex+0x28e>
 80109ca:	2e01      	cmp	r6, #1
 80109cc:	d10b      	bne.n	80109e6 <__gethex+0x282>
 80109ce:	9a02      	ldr	r2, [sp, #8]
 80109d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80109d4:	6013      	str	r3, [r2, #0]
 80109d6:	2301      	movs	r3, #1
 80109d8:	6123      	str	r3, [r4, #16]
 80109da:	f8ca 3000 	str.w	r3, [sl]
 80109de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80109e0:	2562      	movs	r5, #98	@ 0x62
 80109e2:	601c      	str	r4, [r3, #0]
 80109e4:	e73a      	b.n	801085c <__gethex+0xf8>
 80109e6:	1e71      	subs	r1, r6, #1
 80109e8:	4620      	mov	r0, r4
 80109ea:	f000 fee6 	bl	80117ba <__any_on>
 80109ee:	2800      	cmp	r0, #0
 80109f0:	d1ed      	bne.n	80109ce <__gethex+0x26a>
 80109f2:	9801      	ldr	r0, [sp, #4]
 80109f4:	4621      	mov	r1, r4
 80109f6:	f000 fa8f 	bl	8010f18 <_Bfree>
 80109fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80109fc:	2300      	movs	r3, #0
 80109fe:	6013      	str	r3, [r2, #0]
 8010a00:	2550      	movs	r5, #80	@ 0x50
 8010a02:	e72b      	b.n	801085c <__gethex+0xf8>
 8010a04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d1f3      	bne.n	80109f2 <__gethex+0x28e>
 8010a0a:	e7e0      	b.n	80109ce <__gethex+0x26a>
 8010a0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d1dd      	bne.n	80109ce <__gethex+0x26a>
 8010a12:	e7ee      	b.n	80109f2 <__gethex+0x28e>
 8010a14:	0801270b 	.word	0x0801270b
 8010a18:	0801281d 	.word	0x0801281d
 8010a1c:	0801282e 	.word	0x0801282e
 8010a20:	1e6f      	subs	r7, r5, #1
 8010a22:	f1b9 0f00 	cmp.w	r9, #0
 8010a26:	d130      	bne.n	8010a8a <__gethex+0x326>
 8010a28:	b127      	cbz	r7, 8010a34 <__gethex+0x2d0>
 8010a2a:	4639      	mov	r1, r7
 8010a2c:	4620      	mov	r0, r4
 8010a2e:	f000 fec4 	bl	80117ba <__any_on>
 8010a32:	4681      	mov	r9, r0
 8010a34:	117a      	asrs	r2, r7, #5
 8010a36:	2301      	movs	r3, #1
 8010a38:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010a3c:	f007 071f 	and.w	r7, r7, #31
 8010a40:	40bb      	lsls	r3, r7
 8010a42:	4213      	tst	r3, r2
 8010a44:	4629      	mov	r1, r5
 8010a46:	4620      	mov	r0, r4
 8010a48:	bf18      	it	ne
 8010a4a:	f049 0902 	orrne.w	r9, r9, #2
 8010a4e:	f7ff fe21 	bl	8010694 <rshift>
 8010a52:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010a56:	1b76      	subs	r6, r6, r5
 8010a58:	2502      	movs	r5, #2
 8010a5a:	f1b9 0f00 	cmp.w	r9, #0
 8010a5e:	d047      	beq.n	8010af0 <__gethex+0x38c>
 8010a60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010a64:	2b02      	cmp	r3, #2
 8010a66:	d015      	beq.n	8010a94 <__gethex+0x330>
 8010a68:	2b03      	cmp	r3, #3
 8010a6a:	d017      	beq.n	8010a9c <__gethex+0x338>
 8010a6c:	2b01      	cmp	r3, #1
 8010a6e:	d109      	bne.n	8010a84 <__gethex+0x320>
 8010a70:	f019 0f02 	tst.w	r9, #2
 8010a74:	d006      	beq.n	8010a84 <__gethex+0x320>
 8010a76:	f8da 3000 	ldr.w	r3, [sl]
 8010a7a:	ea49 0903 	orr.w	r9, r9, r3
 8010a7e:	f019 0f01 	tst.w	r9, #1
 8010a82:	d10e      	bne.n	8010aa2 <__gethex+0x33e>
 8010a84:	f045 0510 	orr.w	r5, r5, #16
 8010a88:	e032      	b.n	8010af0 <__gethex+0x38c>
 8010a8a:	f04f 0901 	mov.w	r9, #1
 8010a8e:	e7d1      	b.n	8010a34 <__gethex+0x2d0>
 8010a90:	2501      	movs	r5, #1
 8010a92:	e7e2      	b.n	8010a5a <__gethex+0x2f6>
 8010a94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a96:	f1c3 0301 	rsb	r3, r3, #1
 8010a9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010a9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d0f0      	beq.n	8010a84 <__gethex+0x320>
 8010aa2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010aa6:	f104 0314 	add.w	r3, r4, #20
 8010aaa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010aae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010ab2:	f04f 0c00 	mov.w	ip, #0
 8010ab6:	4618      	mov	r0, r3
 8010ab8:	f853 2b04 	ldr.w	r2, [r3], #4
 8010abc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010ac0:	d01b      	beq.n	8010afa <__gethex+0x396>
 8010ac2:	3201      	adds	r2, #1
 8010ac4:	6002      	str	r2, [r0, #0]
 8010ac6:	2d02      	cmp	r5, #2
 8010ac8:	f104 0314 	add.w	r3, r4, #20
 8010acc:	d13c      	bne.n	8010b48 <__gethex+0x3e4>
 8010ace:	f8d8 2000 	ldr.w	r2, [r8]
 8010ad2:	3a01      	subs	r2, #1
 8010ad4:	42b2      	cmp	r2, r6
 8010ad6:	d109      	bne.n	8010aec <__gethex+0x388>
 8010ad8:	1171      	asrs	r1, r6, #5
 8010ada:	2201      	movs	r2, #1
 8010adc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010ae0:	f006 061f 	and.w	r6, r6, #31
 8010ae4:	fa02 f606 	lsl.w	r6, r2, r6
 8010ae8:	421e      	tst	r6, r3
 8010aea:	d13a      	bne.n	8010b62 <__gethex+0x3fe>
 8010aec:	f045 0520 	orr.w	r5, r5, #32
 8010af0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010af2:	601c      	str	r4, [r3, #0]
 8010af4:	9b02      	ldr	r3, [sp, #8]
 8010af6:	601f      	str	r7, [r3, #0]
 8010af8:	e6b0      	b.n	801085c <__gethex+0xf8>
 8010afa:	4299      	cmp	r1, r3
 8010afc:	f843 cc04 	str.w	ip, [r3, #-4]
 8010b00:	d8d9      	bhi.n	8010ab6 <__gethex+0x352>
 8010b02:	68a3      	ldr	r3, [r4, #8]
 8010b04:	459b      	cmp	fp, r3
 8010b06:	db17      	blt.n	8010b38 <__gethex+0x3d4>
 8010b08:	6861      	ldr	r1, [r4, #4]
 8010b0a:	9801      	ldr	r0, [sp, #4]
 8010b0c:	3101      	adds	r1, #1
 8010b0e:	f000 f9c3 	bl	8010e98 <_Balloc>
 8010b12:	4681      	mov	r9, r0
 8010b14:	b918      	cbnz	r0, 8010b1e <__gethex+0x3ba>
 8010b16:	4b1a      	ldr	r3, [pc, #104]	@ (8010b80 <__gethex+0x41c>)
 8010b18:	4602      	mov	r2, r0
 8010b1a:	2184      	movs	r1, #132	@ 0x84
 8010b1c:	e6c5      	b.n	80108aa <__gethex+0x146>
 8010b1e:	6922      	ldr	r2, [r4, #16]
 8010b20:	3202      	adds	r2, #2
 8010b22:	f104 010c 	add.w	r1, r4, #12
 8010b26:	0092      	lsls	r2, r2, #2
 8010b28:	300c      	adds	r0, #12
 8010b2a:	f7fe fefe 	bl	800f92a <memcpy>
 8010b2e:	4621      	mov	r1, r4
 8010b30:	9801      	ldr	r0, [sp, #4]
 8010b32:	f000 f9f1 	bl	8010f18 <_Bfree>
 8010b36:	464c      	mov	r4, r9
 8010b38:	6923      	ldr	r3, [r4, #16]
 8010b3a:	1c5a      	adds	r2, r3, #1
 8010b3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010b40:	6122      	str	r2, [r4, #16]
 8010b42:	2201      	movs	r2, #1
 8010b44:	615a      	str	r2, [r3, #20]
 8010b46:	e7be      	b.n	8010ac6 <__gethex+0x362>
 8010b48:	6922      	ldr	r2, [r4, #16]
 8010b4a:	455a      	cmp	r2, fp
 8010b4c:	dd0b      	ble.n	8010b66 <__gethex+0x402>
 8010b4e:	2101      	movs	r1, #1
 8010b50:	4620      	mov	r0, r4
 8010b52:	f7ff fd9f 	bl	8010694 <rshift>
 8010b56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010b5a:	3701      	adds	r7, #1
 8010b5c:	42bb      	cmp	r3, r7
 8010b5e:	f6ff aee0 	blt.w	8010922 <__gethex+0x1be>
 8010b62:	2501      	movs	r5, #1
 8010b64:	e7c2      	b.n	8010aec <__gethex+0x388>
 8010b66:	f016 061f 	ands.w	r6, r6, #31
 8010b6a:	d0fa      	beq.n	8010b62 <__gethex+0x3fe>
 8010b6c:	4453      	add	r3, sl
 8010b6e:	f1c6 0620 	rsb	r6, r6, #32
 8010b72:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010b76:	f000 fa81 	bl	801107c <__hi0bits>
 8010b7a:	42b0      	cmp	r0, r6
 8010b7c:	dbe7      	blt.n	8010b4e <__gethex+0x3ea>
 8010b7e:	e7f0      	b.n	8010b62 <__gethex+0x3fe>
 8010b80:	0801281d 	.word	0x0801281d

08010b84 <L_shift>:
 8010b84:	f1c2 0208 	rsb	r2, r2, #8
 8010b88:	0092      	lsls	r2, r2, #2
 8010b8a:	b570      	push	{r4, r5, r6, lr}
 8010b8c:	f1c2 0620 	rsb	r6, r2, #32
 8010b90:	6843      	ldr	r3, [r0, #4]
 8010b92:	6804      	ldr	r4, [r0, #0]
 8010b94:	fa03 f506 	lsl.w	r5, r3, r6
 8010b98:	432c      	orrs	r4, r5
 8010b9a:	40d3      	lsrs	r3, r2
 8010b9c:	6004      	str	r4, [r0, #0]
 8010b9e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010ba2:	4288      	cmp	r0, r1
 8010ba4:	d3f4      	bcc.n	8010b90 <L_shift+0xc>
 8010ba6:	bd70      	pop	{r4, r5, r6, pc}

08010ba8 <__match>:
 8010ba8:	b530      	push	{r4, r5, lr}
 8010baa:	6803      	ldr	r3, [r0, #0]
 8010bac:	3301      	adds	r3, #1
 8010bae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010bb2:	b914      	cbnz	r4, 8010bba <__match+0x12>
 8010bb4:	6003      	str	r3, [r0, #0]
 8010bb6:	2001      	movs	r0, #1
 8010bb8:	bd30      	pop	{r4, r5, pc}
 8010bba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010bbe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010bc2:	2d19      	cmp	r5, #25
 8010bc4:	bf98      	it	ls
 8010bc6:	3220      	addls	r2, #32
 8010bc8:	42a2      	cmp	r2, r4
 8010bca:	d0f0      	beq.n	8010bae <__match+0x6>
 8010bcc:	2000      	movs	r0, #0
 8010bce:	e7f3      	b.n	8010bb8 <__match+0x10>

08010bd0 <__hexnan>:
 8010bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bd4:	680b      	ldr	r3, [r1, #0]
 8010bd6:	6801      	ldr	r1, [r0, #0]
 8010bd8:	115e      	asrs	r6, r3, #5
 8010bda:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010bde:	f013 031f 	ands.w	r3, r3, #31
 8010be2:	b087      	sub	sp, #28
 8010be4:	bf18      	it	ne
 8010be6:	3604      	addne	r6, #4
 8010be8:	2500      	movs	r5, #0
 8010bea:	1f37      	subs	r7, r6, #4
 8010bec:	4682      	mov	sl, r0
 8010bee:	4690      	mov	r8, r2
 8010bf0:	9301      	str	r3, [sp, #4]
 8010bf2:	f846 5c04 	str.w	r5, [r6, #-4]
 8010bf6:	46b9      	mov	r9, r7
 8010bf8:	463c      	mov	r4, r7
 8010bfa:	9502      	str	r5, [sp, #8]
 8010bfc:	46ab      	mov	fp, r5
 8010bfe:	784a      	ldrb	r2, [r1, #1]
 8010c00:	1c4b      	adds	r3, r1, #1
 8010c02:	9303      	str	r3, [sp, #12]
 8010c04:	b342      	cbz	r2, 8010c58 <__hexnan+0x88>
 8010c06:	4610      	mov	r0, r2
 8010c08:	9105      	str	r1, [sp, #20]
 8010c0a:	9204      	str	r2, [sp, #16]
 8010c0c:	f7ff fd94 	bl	8010738 <__hexdig_fun>
 8010c10:	2800      	cmp	r0, #0
 8010c12:	d151      	bne.n	8010cb8 <__hexnan+0xe8>
 8010c14:	9a04      	ldr	r2, [sp, #16]
 8010c16:	9905      	ldr	r1, [sp, #20]
 8010c18:	2a20      	cmp	r2, #32
 8010c1a:	d818      	bhi.n	8010c4e <__hexnan+0x7e>
 8010c1c:	9b02      	ldr	r3, [sp, #8]
 8010c1e:	459b      	cmp	fp, r3
 8010c20:	dd13      	ble.n	8010c4a <__hexnan+0x7a>
 8010c22:	454c      	cmp	r4, r9
 8010c24:	d206      	bcs.n	8010c34 <__hexnan+0x64>
 8010c26:	2d07      	cmp	r5, #7
 8010c28:	dc04      	bgt.n	8010c34 <__hexnan+0x64>
 8010c2a:	462a      	mov	r2, r5
 8010c2c:	4649      	mov	r1, r9
 8010c2e:	4620      	mov	r0, r4
 8010c30:	f7ff ffa8 	bl	8010b84 <L_shift>
 8010c34:	4544      	cmp	r4, r8
 8010c36:	d952      	bls.n	8010cde <__hexnan+0x10e>
 8010c38:	2300      	movs	r3, #0
 8010c3a:	f1a4 0904 	sub.w	r9, r4, #4
 8010c3e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010c42:	f8cd b008 	str.w	fp, [sp, #8]
 8010c46:	464c      	mov	r4, r9
 8010c48:	461d      	mov	r5, r3
 8010c4a:	9903      	ldr	r1, [sp, #12]
 8010c4c:	e7d7      	b.n	8010bfe <__hexnan+0x2e>
 8010c4e:	2a29      	cmp	r2, #41	@ 0x29
 8010c50:	d157      	bne.n	8010d02 <__hexnan+0x132>
 8010c52:	3102      	adds	r1, #2
 8010c54:	f8ca 1000 	str.w	r1, [sl]
 8010c58:	f1bb 0f00 	cmp.w	fp, #0
 8010c5c:	d051      	beq.n	8010d02 <__hexnan+0x132>
 8010c5e:	454c      	cmp	r4, r9
 8010c60:	d206      	bcs.n	8010c70 <__hexnan+0xa0>
 8010c62:	2d07      	cmp	r5, #7
 8010c64:	dc04      	bgt.n	8010c70 <__hexnan+0xa0>
 8010c66:	462a      	mov	r2, r5
 8010c68:	4649      	mov	r1, r9
 8010c6a:	4620      	mov	r0, r4
 8010c6c:	f7ff ff8a 	bl	8010b84 <L_shift>
 8010c70:	4544      	cmp	r4, r8
 8010c72:	d936      	bls.n	8010ce2 <__hexnan+0x112>
 8010c74:	f1a8 0204 	sub.w	r2, r8, #4
 8010c78:	4623      	mov	r3, r4
 8010c7a:	f853 1b04 	ldr.w	r1, [r3], #4
 8010c7e:	f842 1f04 	str.w	r1, [r2, #4]!
 8010c82:	429f      	cmp	r7, r3
 8010c84:	d2f9      	bcs.n	8010c7a <__hexnan+0xaa>
 8010c86:	1b3b      	subs	r3, r7, r4
 8010c88:	f023 0303 	bic.w	r3, r3, #3
 8010c8c:	3304      	adds	r3, #4
 8010c8e:	3401      	adds	r4, #1
 8010c90:	3e03      	subs	r6, #3
 8010c92:	42b4      	cmp	r4, r6
 8010c94:	bf88      	it	hi
 8010c96:	2304      	movhi	r3, #4
 8010c98:	4443      	add	r3, r8
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	f843 2b04 	str.w	r2, [r3], #4
 8010ca0:	429f      	cmp	r7, r3
 8010ca2:	d2fb      	bcs.n	8010c9c <__hexnan+0xcc>
 8010ca4:	683b      	ldr	r3, [r7, #0]
 8010ca6:	b91b      	cbnz	r3, 8010cb0 <__hexnan+0xe0>
 8010ca8:	4547      	cmp	r7, r8
 8010caa:	d128      	bne.n	8010cfe <__hexnan+0x12e>
 8010cac:	2301      	movs	r3, #1
 8010cae:	603b      	str	r3, [r7, #0]
 8010cb0:	2005      	movs	r0, #5
 8010cb2:	b007      	add	sp, #28
 8010cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cb8:	3501      	adds	r5, #1
 8010cba:	2d08      	cmp	r5, #8
 8010cbc:	f10b 0b01 	add.w	fp, fp, #1
 8010cc0:	dd06      	ble.n	8010cd0 <__hexnan+0x100>
 8010cc2:	4544      	cmp	r4, r8
 8010cc4:	d9c1      	bls.n	8010c4a <__hexnan+0x7a>
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	f844 3c04 	str.w	r3, [r4, #-4]
 8010ccc:	2501      	movs	r5, #1
 8010cce:	3c04      	subs	r4, #4
 8010cd0:	6822      	ldr	r2, [r4, #0]
 8010cd2:	f000 000f 	and.w	r0, r0, #15
 8010cd6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010cda:	6020      	str	r0, [r4, #0]
 8010cdc:	e7b5      	b.n	8010c4a <__hexnan+0x7a>
 8010cde:	2508      	movs	r5, #8
 8010ce0:	e7b3      	b.n	8010c4a <__hexnan+0x7a>
 8010ce2:	9b01      	ldr	r3, [sp, #4]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d0dd      	beq.n	8010ca4 <__hexnan+0xd4>
 8010ce8:	f1c3 0320 	rsb	r3, r3, #32
 8010cec:	f04f 32ff 	mov.w	r2, #4294967295
 8010cf0:	40da      	lsrs	r2, r3
 8010cf2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010cf6:	4013      	ands	r3, r2
 8010cf8:	f846 3c04 	str.w	r3, [r6, #-4]
 8010cfc:	e7d2      	b.n	8010ca4 <__hexnan+0xd4>
 8010cfe:	3f04      	subs	r7, #4
 8010d00:	e7d0      	b.n	8010ca4 <__hexnan+0xd4>
 8010d02:	2004      	movs	r0, #4
 8010d04:	e7d5      	b.n	8010cb2 <__hexnan+0xe2>
	...

08010d08 <malloc>:
 8010d08:	4b02      	ldr	r3, [pc, #8]	@ (8010d14 <malloc+0xc>)
 8010d0a:	4601      	mov	r1, r0
 8010d0c:	6818      	ldr	r0, [r3, #0]
 8010d0e:	f000 b825 	b.w	8010d5c <_malloc_r>
 8010d12:	bf00      	nop
 8010d14:	20000208 	.word	0x20000208

08010d18 <sbrk_aligned>:
 8010d18:	b570      	push	{r4, r5, r6, lr}
 8010d1a:	4e0f      	ldr	r6, [pc, #60]	@ (8010d58 <sbrk_aligned+0x40>)
 8010d1c:	460c      	mov	r4, r1
 8010d1e:	6831      	ldr	r1, [r6, #0]
 8010d20:	4605      	mov	r5, r0
 8010d22:	b911      	cbnz	r1, 8010d2a <sbrk_aligned+0x12>
 8010d24:	f001 f810 	bl	8011d48 <_sbrk_r>
 8010d28:	6030      	str	r0, [r6, #0]
 8010d2a:	4621      	mov	r1, r4
 8010d2c:	4628      	mov	r0, r5
 8010d2e:	f001 f80b 	bl	8011d48 <_sbrk_r>
 8010d32:	1c43      	adds	r3, r0, #1
 8010d34:	d103      	bne.n	8010d3e <sbrk_aligned+0x26>
 8010d36:	f04f 34ff 	mov.w	r4, #4294967295
 8010d3a:	4620      	mov	r0, r4
 8010d3c:	bd70      	pop	{r4, r5, r6, pc}
 8010d3e:	1cc4      	adds	r4, r0, #3
 8010d40:	f024 0403 	bic.w	r4, r4, #3
 8010d44:	42a0      	cmp	r0, r4
 8010d46:	d0f8      	beq.n	8010d3a <sbrk_aligned+0x22>
 8010d48:	1a21      	subs	r1, r4, r0
 8010d4a:	4628      	mov	r0, r5
 8010d4c:	f000 fffc 	bl	8011d48 <_sbrk_r>
 8010d50:	3001      	adds	r0, #1
 8010d52:	d1f2      	bne.n	8010d3a <sbrk_aligned+0x22>
 8010d54:	e7ef      	b.n	8010d36 <sbrk_aligned+0x1e>
 8010d56:	bf00      	nop
 8010d58:	20000ac4 	.word	0x20000ac4

08010d5c <_malloc_r>:
 8010d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d60:	1ccd      	adds	r5, r1, #3
 8010d62:	f025 0503 	bic.w	r5, r5, #3
 8010d66:	3508      	adds	r5, #8
 8010d68:	2d0c      	cmp	r5, #12
 8010d6a:	bf38      	it	cc
 8010d6c:	250c      	movcc	r5, #12
 8010d6e:	2d00      	cmp	r5, #0
 8010d70:	4606      	mov	r6, r0
 8010d72:	db01      	blt.n	8010d78 <_malloc_r+0x1c>
 8010d74:	42a9      	cmp	r1, r5
 8010d76:	d904      	bls.n	8010d82 <_malloc_r+0x26>
 8010d78:	230c      	movs	r3, #12
 8010d7a:	6033      	str	r3, [r6, #0]
 8010d7c:	2000      	movs	r0, #0
 8010d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010d82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010e58 <_malloc_r+0xfc>
 8010d86:	f000 f87b 	bl	8010e80 <__malloc_lock>
 8010d8a:	f8d8 3000 	ldr.w	r3, [r8]
 8010d8e:	461c      	mov	r4, r3
 8010d90:	bb44      	cbnz	r4, 8010de4 <_malloc_r+0x88>
 8010d92:	4629      	mov	r1, r5
 8010d94:	4630      	mov	r0, r6
 8010d96:	f7ff ffbf 	bl	8010d18 <sbrk_aligned>
 8010d9a:	1c43      	adds	r3, r0, #1
 8010d9c:	4604      	mov	r4, r0
 8010d9e:	d158      	bne.n	8010e52 <_malloc_r+0xf6>
 8010da0:	f8d8 4000 	ldr.w	r4, [r8]
 8010da4:	4627      	mov	r7, r4
 8010da6:	2f00      	cmp	r7, #0
 8010da8:	d143      	bne.n	8010e32 <_malloc_r+0xd6>
 8010daa:	2c00      	cmp	r4, #0
 8010dac:	d04b      	beq.n	8010e46 <_malloc_r+0xea>
 8010dae:	6823      	ldr	r3, [r4, #0]
 8010db0:	4639      	mov	r1, r7
 8010db2:	4630      	mov	r0, r6
 8010db4:	eb04 0903 	add.w	r9, r4, r3
 8010db8:	f000 ffc6 	bl	8011d48 <_sbrk_r>
 8010dbc:	4581      	cmp	r9, r0
 8010dbe:	d142      	bne.n	8010e46 <_malloc_r+0xea>
 8010dc0:	6821      	ldr	r1, [r4, #0]
 8010dc2:	1a6d      	subs	r5, r5, r1
 8010dc4:	4629      	mov	r1, r5
 8010dc6:	4630      	mov	r0, r6
 8010dc8:	f7ff ffa6 	bl	8010d18 <sbrk_aligned>
 8010dcc:	3001      	adds	r0, #1
 8010dce:	d03a      	beq.n	8010e46 <_malloc_r+0xea>
 8010dd0:	6823      	ldr	r3, [r4, #0]
 8010dd2:	442b      	add	r3, r5
 8010dd4:	6023      	str	r3, [r4, #0]
 8010dd6:	f8d8 3000 	ldr.w	r3, [r8]
 8010dda:	685a      	ldr	r2, [r3, #4]
 8010ddc:	bb62      	cbnz	r2, 8010e38 <_malloc_r+0xdc>
 8010dde:	f8c8 7000 	str.w	r7, [r8]
 8010de2:	e00f      	b.n	8010e04 <_malloc_r+0xa8>
 8010de4:	6822      	ldr	r2, [r4, #0]
 8010de6:	1b52      	subs	r2, r2, r5
 8010de8:	d420      	bmi.n	8010e2c <_malloc_r+0xd0>
 8010dea:	2a0b      	cmp	r2, #11
 8010dec:	d917      	bls.n	8010e1e <_malloc_r+0xc2>
 8010dee:	1961      	adds	r1, r4, r5
 8010df0:	42a3      	cmp	r3, r4
 8010df2:	6025      	str	r5, [r4, #0]
 8010df4:	bf18      	it	ne
 8010df6:	6059      	strne	r1, [r3, #4]
 8010df8:	6863      	ldr	r3, [r4, #4]
 8010dfa:	bf08      	it	eq
 8010dfc:	f8c8 1000 	streq.w	r1, [r8]
 8010e00:	5162      	str	r2, [r4, r5]
 8010e02:	604b      	str	r3, [r1, #4]
 8010e04:	4630      	mov	r0, r6
 8010e06:	f000 f841 	bl	8010e8c <__malloc_unlock>
 8010e0a:	f104 000b 	add.w	r0, r4, #11
 8010e0e:	1d23      	adds	r3, r4, #4
 8010e10:	f020 0007 	bic.w	r0, r0, #7
 8010e14:	1ac2      	subs	r2, r0, r3
 8010e16:	bf1c      	itt	ne
 8010e18:	1a1b      	subne	r3, r3, r0
 8010e1a:	50a3      	strne	r3, [r4, r2]
 8010e1c:	e7af      	b.n	8010d7e <_malloc_r+0x22>
 8010e1e:	6862      	ldr	r2, [r4, #4]
 8010e20:	42a3      	cmp	r3, r4
 8010e22:	bf0c      	ite	eq
 8010e24:	f8c8 2000 	streq.w	r2, [r8]
 8010e28:	605a      	strne	r2, [r3, #4]
 8010e2a:	e7eb      	b.n	8010e04 <_malloc_r+0xa8>
 8010e2c:	4623      	mov	r3, r4
 8010e2e:	6864      	ldr	r4, [r4, #4]
 8010e30:	e7ae      	b.n	8010d90 <_malloc_r+0x34>
 8010e32:	463c      	mov	r4, r7
 8010e34:	687f      	ldr	r7, [r7, #4]
 8010e36:	e7b6      	b.n	8010da6 <_malloc_r+0x4a>
 8010e38:	461a      	mov	r2, r3
 8010e3a:	685b      	ldr	r3, [r3, #4]
 8010e3c:	42a3      	cmp	r3, r4
 8010e3e:	d1fb      	bne.n	8010e38 <_malloc_r+0xdc>
 8010e40:	2300      	movs	r3, #0
 8010e42:	6053      	str	r3, [r2, #4]
 8010e44:	e7de      	b.n	8010e04 <_malloc_r+0xa8>
 8010e46:	230c      	movs	r3, #12
 8010e48:	6033      	str	r3, [r6, #0]
 8010e4a:	4630      	mov	r0, r6
 8010e4c:	f000 f81e 	bl	8010e8c <__malloc_unlock>
 8010e50:	e794      	b.n	8010d7c <_malloc_r+0x20>
 8010e52:	6005      	str	r5, [r0, #0]
 8010e54:	e7d6      	b.n	8010e04 <_malloc_r+0xa8>
 8010e56:	bf00      	nop
 8010e58:	20000ac8 	.word	0x20000ac8

08010e5c <__ascii_mbtowc>:
 8010e5c:	b082      	sub	sp, #8
 8010e5e:	b901      	cbnz	r1, 8010e62 <__ascii_mbtowc+0x6>
 8010e60:	a901      	add	r1, sp, #4
 8010e62:	b142      	cbz	r2, 8010e76 <__ascii_mbtowc+0x1a>
 8010e64:	b14b      	cbz	r3, 8010e7a <__ascii_mbtowc+0x1e>
 8010e66:	7813      	ldrb	r3, [r2, #0]
 8010e68:	600b      	str	r3, [r1, #0]
 8010e6a:	7812      	ldrb	r2, [r2, #0]
 8010e6c:	1e10      	subs	r0, r2, #0
 8010e6e:	bf18      	it	ne
 8010e70:	2001      	movne	r0, #1
 8010e72:	b002      	add	sp, #8
 8010e74:	4770      	bx	lr
 8010e76:	4610      	mov	r0, r2
 8010e78:	e7fb      	b.n	8010e72 <__ascii_mbtowc+0x16>
 8010e7a:	f06f 0001 	mvn.w	r0, #1
 8010e7e:	e7f8      	b.n	8010e72 <__ascii_mbtowc+0x16>

08010e80 <__malloc_lock>:
 8010e80:	4801      	ldr	r0, [pc, #4]	@ (8010e88 <__malloc_lock+0x8>)
 8010e82:	f7fe bd50 	b.w	800f926 <__retarget_lock_acquire_recursive>
 8010e86:	bf00      	nop
 8010e88:	20000ac0 	.word	0x20000ac0

08010e8c <__malloc_unlock>:
 8010e8c:	4801      	ldr	r0, [pc, #4]	@ (8010e94 <__malloc_unlock+0x8>)
 8010e8e:	f7fe bd4b 	b.w	800f928 <__retarget_lock_release_recursive>
 8010e92:	bf00      	nop
 8010e94:	20000ac0 	.word	0x20000ac0

08010e98 <_Balloc>:
 8010e98:	b570      	push	{r4, r5, r6, lr}
 8010e9a:	69c6      	ldr	r6, [r0, #28]
 8010e9c:	4604      	mov	r4, r0
 8010e9e:	460d      	mov	r5, r1
 8010ea0:	b976      	cbnz	r6, 8010ec0 <_Balloc+0x28>
 8010ea2:	2010      	movs	r0, #16
 8010ea4:	f7ff ff30 	bl	8010d08 <malloc>
 8010ea8:	4602      	mov	r2, r0
 8010eaa:	61e0      	str	r0, [r4, #28]
 8010eac:	b920      	cbnz	r0, 8010eb8 <_Balloc+0x20>
 8010eae:	4b18      	ldr	r3, [pc, #96]	@ (8010f10 <_Balloc+0x78>)
 8010eb0:	4818      	ldr	r0, [pc, #96]	@ (8010f14 <_Balloc+0x7c>)
 8010eb2:	216b      	movs	r1, #107	@ 0x6b
 8010eb4:	f000 ff58 	bl	8011d68 <__assert_func>
 8010eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010ebc:	6006      	str	r6, [r0, #0]
 8010ebe:	60c6      	str	r6, [r0, #12]
 8010ec0:	69e6      	ldr	r6, [r4, #28]
 8010ec2:	68f3      	ldr	r3, [r6, #12]
 8010ec4:	b183      	cbz	r3, 8010ee8 <_Balloc+0x50>
 8010ec6:	69e3      	ldr	r3, [r4, #28]
 8010ec8:	68db      	ldr	r3, [r3, #12]
 8010eca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010ece:	b9b8      	cbnz	r0, 8010f00 <_Balloc+0x68>
 8010ed0:	2101      	movs	r1, #1
 8010ed2:	fa01 f605 	lsl.w	r6, r1, r5
 8010ed6:	1d72      	adds	r2, r6, #5
 8010ed8:	0092      	lsls	r2, r2, #2
 8010eda:	4620      	mov	r0, r4
 8010edc:	f000 ff62 	bl	8011da4 <_calloc_r>
 8010ee0:	b160      	cbz	r0, 8010efc <_Balloc+0x64>
 8010ee2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010ee6:	e00e      	b.n	8010f06 <_Balloc+0x6e>
 8010ee8:	2221      	movs	r2, #33	@ 0x21
 8010eea:	2104      	movs	r1, #4
 8010eec:	4620      	mov	r0, r4
 8010eee:	f000 ff59 	bl	8011da4 <_calloc_r>
 8010ef2:	69e3      	ldr	r3, [r4, #28]
 8010ef4:	60f0      	str	r0, [r6, #12]
 8010ef6:	68db      	ldr	r3, [r3, #12]
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d1e4      	bne.n	8010ec6 <_Balloc+0x2e>
 8010efc:	2000      	movs	r0, #0
 8010efe:	bd70      	pop	{r4, r5, r6, pc}
 8010f00:	6802      	ldr	r2, [r0, #0]
 8010f02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010f06:	2300      	movs	r3, #0
 8010f08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010f0c:	e7f7      	b.n	8010efe <_Balloc+0x66>
 8010f0e:	bf00      	nop
 8010f10:	080127ae 	.word	0x080127ae
 8010f14:	0801288e 	.word	0x0801288e

08010f18 <_Bfree>:
 8010f18:	b570      	push	{r4, r5, r6, lr}
 8010f1a:	69c6      	ldr	r6, [r0, #28]
 8010f1c:	4605      	mov	r5, r0
 8010f1e:	460c      	mov	r4, r1
 8010f20:	b976      	cbnz	r6, 8010f40 <_Bfree+0x28>
 8010f22:	2010      	movs	r0, #16
 8010f24:	f7ff fef0 	bl	8010d08 <malloc>
 8010f28:	4602      	mov	r2, r0
 8010f2a:	61e8      	str	r0, [r5, #28]
 8010f2c:	b920      	cbnz	r0, 8010f38 <_Bfree+0x20>
 8010f2e:	4b09      	ldr	r3, [pc, #36]	@ (8010f54 <_Bfree+0x3c>)
 8010f30:	4809      	ldr	r0, [pc, #36]	@ (8010f58 <_Bfree+0x40>)
 8010f32:	218f      	movs	r1, #143	@ 0x8f
 8010f34:	f000 ff18 	bl	8011d68 <__assert_func>
 8010f38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010f3c:	6006      	str	r6, [r0, #0]
 8010f3e:	60c6      	str	r6, [r0, #12]
 8010f40:	b13c      	cbz	r4, 8010f52 <_Bfree+0x3a>
 8010f42:	69eb      	ldr	r3, [r5, #28]
 8010f44:	6862      	ldr	r2, [r4, #4]
 8010f46:	68db      	ldr	r3, [r3, #12]
 8010f48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010f4c:	6021      	str	r1, [r4, #0]
 8010f4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010f52:	bd70      	pop	{r4, r5, r6, pc}
 8010f54:	080127ae 	.word	0x080127ae
 8010f58:	0801288e 	.word	0x0801288e

08010f5c <__multadd>:
 8010f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f60:	690d      	ldr	r5, [r1, #16]
 8010f62:	4607      	mov	r7, r0
 8010f64:	460c      	mov	r4, r1
 8010f66:	461e      	mov	r6, r3
 8010f68:	f101 0c14 	add.w	ip, r1, #20
 8010f6c:	2000      	movs	r0, #0
 8010f6e:	f8dc 3000 	ldr.w	r3, [ip]
 8010f72:	b299      	uxth	r1, r3
 8010f74:	fb02 6101 	mla	r1, r2, r1, r6
 8010f78:	0c1e      	lsrs	r6, r3, #16
 8010f7a:	0c0b      	lsrs	r3, r1, #16
 8010f7c:	fb02 3306 	mla	r3, r2, r6, r3
 8010f80:	b289      	uxth	r1, r1
 8010f82:	3001      	adds	r0, #1
 8010f84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010f88:	4285      	cmp	r5, r0
 8010f8a:	f84c 1b04 	str.w	r1, [ip], #4
 8010f8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010f92:	dcec      	bgt.n	8010f6e <__multadd+0x12>
 8010f94:	b30e      	cbz	r6, 8010fda <__multadd+0x7e>
 8010f96:	68a3      	ldr	r3, [r4, #8]
 8010f98:	42ab      	cmp	r3, r5
 8010f9a:	dc19      	bgt.n	8010fd0 <__multadd+0x74>
 8010f9c:	6861      	ldr	r1, [r4, #4]
 8010f9e:	4638      	mov	r0, r7
 8010fa0:	3101      	adds	r1, #1
 8010fa2:	f7ff ff79 	bl	8010e98 <_Balloc>
 8010fa6:	4680      	mov	r8, r0
 8010fa8:	b928      	cbnz	r0, 8010fb6 <__multadd+0x5a>
 8010faa:	4602      	mov	r2, r0
 8010fac:	4b0c      	ldr	r3, [pc, #48]	@ (8010fe0 <__multadd+0x84>)
 8010fae:	480d      	ldr	r0, [pc, #52]	@ (8010fe4 <__multadd+0x88>)
 8010fb0:	21ba      	movs	r1, #186	@ 0xba
 8010fb2:	f000 fed9 	bl	8011d68 <__assert_func>
 8010fb6:	6922      	ldr	r2, [r4, #16]
 8010fb8:	3202      	adds	r2, #2
 8010fba:	f104 010c 	add.w	r1, r4, #12
 8010fbe:	0092      	lsls	r2, r2, #2
 8010fc0:	300c      	adds	r0, #12
 8010fc2:	f7fe fcb2 	bl	800f92a <memcpy>
 8010fc6:	4621      	mov	r1, r4
 8010fc8:	4638      	mov	r0, r7
 8010fca:	f7ff ffa5 	bl	8010f18 <_Bfree>
 8010fce:	4644      	mov	r4, r8
 8010fd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010fd4:	3501      	adds	r5, #1
 8010fd6:	615e      	str	r6, [r3, #20]
 8010fd8:	6125      	str	r5, [r4, #16]
 8010fda:	4620      	mov	r0, r4
 8010fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fe0:	0801281d 	.word	0x0801281d
 8010fe4:	0801288e 	.word	0x0801288e

08010fe8 <__s2b>:
 8010fe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010fec:	460c      	mov	r4, r1
 8010fee:	4615      	mov	r5, r2
 8010ff0:	461f      	mov	r7, r3
 8010ff2:	2209      	movs	r2, #9
 8010ff4:	3308      	adds	r3, #8
 8010ff6:	4606      	mov	r6, r0
 8010ff8:	fb93 f3f2 	sdiv	r3, r3, r2
 8010ffc:	2100      	movs	r1, #0
 8010ffe:	2201      	movs	r2, #1
 8011000:	429a      	cmp	r2, r3
 8011002:	db09      	blt.n	8011018 <__s2b+0x30>
 8011004:	4630      	mov	r0, r6
 8011006:	f7ff ff47 	bl	8010e98 <_Balloc>
 801100a:	b940      	cbnz	r0, 801101e <__s2b+0x36>
 801100c:	4602      	mov	r2, r0
 801100e:	4b19      	ldr	r3, [pc, #100]	@ (8011074 <__s2b+0x8c>)
 8011010:	4819      	ldr	r0, [pc, #100]	@ (8011078 <__s2b+0x90>)
 8011012:	21d3      	movs	r1, #211	@ 0xd3
 8011014:	f000 fea8 	bl	8011d68 <__assert_func>
 8011018:	0052      	lsls	r2, r2, #1
 801101a:	3101      	adds	r1, #1
 801101c:	e7f0      	b.n	8011000 <__s2b+0x18>
 801101e:	9b08      	ldr	r3, [sp, #32]
 8011020:	6143      	str	r3, [r0, #20]
 8011022:	2d09      	cmp	r5, #9
 8011024:	f04f 0301 	mov.w	r3, #1
 8011028:	6103      	str	r3, [r0, #16]
 801102a:	dd16      	ble.n	801105a <__s2b+0x72>
 801102c:	f104 0909 	add.w	r9, r4, #9
 8011030:	46c8      	mov	r8, r9
 8011032:	442c      	add	r4, r5
 8011034:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011038:	4601      	mov	r1, r0
 801103a:	3b30      	subs	r3, #48	@ 0x30
 801103c:	220a      	movs	r2, #10
 801103e:	4630      	mov	r0, r6
 8011040:	f7ff ff8c 	bl	8010f5c <__multadd>
 8011044:	45a0      	cmp	r8, r4
 8011046:	d1f5      	bne.n	8011034 <__s2b+0x4c>
 8011048:	f1a5 0408 	sub.w	r4, r5, #8
 801104c:	444c      	add	r4, r9
 801104e:	1b2d      	subs	r5, r5, r4
 8011050:	1963      	adds	r3, r4, r5
 8011052:	42bb      	cmp	r3, r7
 8011054:	db04      	blt.n	8011060 <__s2b+0x78>
 8011056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801105a:	340a      	adds	r4, #10
 801105c:	2509      	movs	r5, #9
 801105e:	e7f6      	b.n	801104e <__s2b+0x66>
 8011060:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011064:	4601      	mov	r1, r0
 8011066:	3b30      	subs	r3, #48	@ 0x30
 8011068:	220a      	movs	r2, #10
 801106a:	4630      	mov	r0, r6
 801106c:	f7ff ff76 	bl	8010f5c <__multadd>
 8011070:	e7ee      	b.n	8011050 <__s2b+0x68>
 8011072:	bf00      	nop
 8011074:	0801281d 	.word	0x0801281d
 8011078:	0801288e 	.word	0x0801288e

0801107c <__hi0bits>:
 801107c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011080:	4603      	mov	r3, r0
 8011082:	bf36      	itet	cc
 8011084:	0403      	lslcc	r3, r0, #16
 8011086:	2000      	movcs	r0, #0
 8011088:	2010      	movcc	r0, #16
 801108a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801108e:	bf3c      	itt	cc
 8011090:	021b      	lslcc	r3, r3, #8
 8011092:	3008      	addcc	r0, #8
 8011094:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011098:	bf3c      	itt	cc
 801109a:	011b      	lslcc	r3, r3, #4
 801109c:	3004      	addcc	r0, #4
 801109e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80110a2:	bf3c      	itt	cc
 80110a4:	009b      	lslcc	r3, r3, #2
 80110a6:	3002      	addcc	r0, #2
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	db05      	blt.n	80110b8 <__hi0bits+0x3c>
 80110ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80110b0:	f100 0001 	add.w	r0, r0, #1
 80110b4:	bf08      	it	eq
 80110b6:	2020      	moveq	r0, #32
 80110b8:	4770      	bx	lr

080110ba <__lo0bits>:
 80110ba:	6803      	ldr	r3, [r0, #0]
 80110bc:	4602      	mov	r2, r0
 80110be:	f013 0007 	ands.w	r0, r3, #7
 80110c2:	d00b      	beq.n	80110dc <__lo0bits+0x22>
 80110c4:	07d9      	lsls	r1, r3, #31
 80110c6:	d421      	bmi.n	801110c <__lo0bits+0x52>
 80110c8:	0798      	lsls	r0, r3, #30
 80110ca:	bf49      	itett	mi
 80110cc:	085b      	lsrmi	r3, r3, #1
 80110ce:	089b      	lsrpl	r3, r3, #2
 80110d0:	2001      	movmi	r0, #1
 80110d2:	6013      	strmi	r3, [r2, #0]
 80110d4:	bf5c      	itt	pl
 80110d6:	6013      	strpl	r3, [r2, #0]
 80110d8:	2002      	movpl	r0, #2
 80110da:	4770      	bx	lr
 80110dc:	b299      	uxth	r1, r3
 80110de:	b909      	cbnz	r1, 80110e4 <__lo0bits+0x2a>
 80110e0:	0c1b      	lsrs	r3, r3, #16
 80110e2:	2010      	movs	r0, #16
 80110e4:	b2d9      	uxtb	r1, r3
 80110e6:	b909      	cbnz	r1, 80110ec <__lo0bits+0x32>
 80110e8:	3008      	adds	r0, #8
 80110ea:	0a1b      	lsrs	r3, r3, #8
 80110ec:	0719      	lsls	r1, r3, #28
 80110ee:	bf04      	itt	eq
 80110f0:	091b      	lsreq	r3, r3, #4
 80110f2:	3004      	addeq	r0, #4
 80110f4:	0799      	lsls	r1, r3, #30
 80110f6:	bf04      	itt	eq
 80110f8:	089b      	lsreq	r3, r3, #2
 80110fa:	3002      	addeq	r0, #2
 80110fc:	07d9      	lsls	r1, r3, #31
 80110fe:	d403      	bmi.n	8011108 <__lo0bits+0x4e>
 8011100:	085b      	lsrs	r3, r3, #1
 8011102:	f100 0001 	add.w	r0, r0, #1
 8011106:	d003      	beq.n	8011110 <__lo0bits+0x56>
 8011108:	6013      	str	r3, [r2, #0]
 801110a:	4770      	bx	lr
 801110c:	2000      	movs	r0, #0
 801110e:	4770      	bx	lr
 8011110:	2020      	movs	r0, #32
 8011112:	4770      	bx	lr

08011114 <__i2b>:
 8011114:	b510      	push	{r4, lr}
 8011116:	460c      	mov	r4, r1
 8011118:	2101      	movs	r1, #1
 801111a:	f7ff febd 	bl	8010e98 <_Balloc>
 801111e:	4602      	mov	r2, r0
 8011120:	b928      	cbnz	r0, 801112e <__i2b+0x1a>
 8011122:	4b05      	ldr	r3, [pc, #20]	@ (8011138 <__i2b+0x24>)
 8011124:	4805      	ldr	r0, [pc, #20]	@ (801113c <__i2b+0x28>)
 8011126:	f240 1145 	movw	r1, #325	@ 0x145
 801112a:	f000 fe1d 	bl	8011d68 <__assert_func>
 801112e:	2301      	movs	r3, #1
 8011130:	6144      	str	r4, [r0, #20]
 8011132:	6103      	str	r3, [r0, #16]
 8011134:	bd10      	pop	{r4, pc}
 8011136:	bf00      	nop
 8011138:	0801281d 	.word	0x0801281d
 801113c:	0801288e 	.word	0x0801288e

08011140 <__multiply>:
 8011140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011144:	4614      	mov	r4, r2
 8011146:	690a      	ldr	r2, [r1, #16]
 8011148:	6923      	ldr	r3, [r4, #16]
 801114a:	429a      	cmp	r2, r3
 801114c:	bfa8      	it	ge
 801114e:	4623      	movge	r3, r4
 8011150:	460f      	mov	r7, r1
 8011152:	bfa4      	itt	ge
 8011154:	460c      	movge	r4, r1
 8011156:	461f      	movge	r7, r3
 8011158:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801115c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011160:	68a3      	ldr	r3, [r4, #8]
 8011162:	6861      	ldr	r1, [r4, #4]
 8011164:	eb0a 0609 	add.w	r6, sl, r9
 8011168:	42b3      	cmp	r3, r6
 801116a:	b085      	sub	sp, #20
 801116c:	bfb8      	it	lt
 801116e:	3101      	addlt	r1, #1
 8011170:	f7ff fe92 	bl	8010e98 <_Balloc>
 8011174:	b930      	cbnz	r0, 8011184 <__multiply+0x44>
 8011176:	4602      	mov	r2, r0
 8011178:	4b44      	ldr	r3, [pc, #272]	@ (801128c <__multiply+0x14c>)
 801117a:	4845      	ldr	r0, [pc, #276]	@ (8011290 <__multiply+0x150>)
 801117c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011180:	f000 fdf2 	bl	8011d68 <__assert_func>
 8011184:	f100 0514 	add.w	r5, r0, #20
 8011188:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801118c:	462b      	mov	r3, r5
 801118e:	2200      	movs	r2, #0
 8011190:	4543      	cmp	r3, r8
 8011192:	d321      	bcc.n	80111d8 <__multiply+0x98>
 8011194:	f107 0114 	add.w	r1, r7, #20
 8011198:	f104 0214 	add.w	r2, r4, #20
 801119c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80111a0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80111a4:	9302      	str	r3, [sp, #8]
 80111a6:	1b13      	subs	r3, r2, r4
 80111a8:	3b15      	subs	r3, #21
 80111aa:	f023 0303 	bic.w	r3, r3, #3
 80111ae:	3304      	adds	r3, #4
 80111b0:	f104 0715 	add.w	r7, r4, #21
 80111b4:	42ba      	cmp	r2, r7
 80111b6:	bf38      	it	cc
 80111b8:	2304      	movcc	r3, #4
 80111ba:	9301      	str	r3, [sp, #4]
 80111bc:	9b02      	ldr	r3, [sp, #8]
 80111be:	9103      	str	r1, [sp, #12]
 80111c0:	428b      	cmp	r3, r1
 80111c2:	d80c      	bhi.n	80111de <__multiply+0x9e>
 80111c4:	2e00      	cmp	r6, #0
 80111c6:	dd03      	ble.n	80111d0 <__multiply+0x90>
 80111c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d05b      	beq.n	8011288 <__multiply+0x148>
 80111d0:	6106      	str	r6, [r0, #16]
 80111d2:	b005      	add	sp, #20
 80111d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111d8:	f843 2b04 	str.w	r2, [r3], #4
 80111dc:	e7d8      	b.n	8011190 <__multiply+0x50>
 80111de:	f8b1 a000 	ldrh.w	sl, [r1]
 80111e2:	f1ba 0f00 	cmp.w	sl, #0
 80111e6:	d024      	beq.n	8011232 <__multiply+0xf2>
 80111e8:	f104 0e14 	add.w	lr, r4, #20
 80111ec:	46a9      	mov	r9, r5
 80111ee:	f04f 0c00 	mov.w	ip, #0
 80111f2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80111f6:	f8d9 3000 	ldr.w	r3, [r9]
 80111fa:	fa1f fb87 	uxth.w	fp, r7
 80111fe:	b29b      	uxth	r3, r3
 8011200:	fb0a 330b 	mla	r3, sl, fp, r3
 8011204:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011208:	f8d9 7000 	ldr.w	r7, [r9]
 801120c:	4463      	add	r3, ip
 801120e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011212:	fb0a c70b 	mla	r7, sl, fp, ip
 8011216:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801121a:	b29b      	uxth	r3, r3
 801121c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011220:	4572      	cmp	r2, lr
 8011222:	f849 3b04 	str.w	r3, [r9], #4
 8011226:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801122a:	d8e2      	bhi.n	80111f2 <__multiply+0xb2>
 801122c:	9b01      	ldr	r3, [sp, #4]
 801122e:	f845 c003 	str.w	ip, [r5, r3]
 8011232:	9b03      	ldr	r3, [sp, #12]
 8011234:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011238:	3104      	adds	r1, #4
 801123a:	f1b9 0f00 	cmp.w	r9, #0
 801123e:	d021      	beq.n	8011284 <__multiply+0x144>
 8011240:	682b      	ldr	r3, [r5, #0]
 8011242:	f104 0c14 	add.w	ip, r4, #20
 8011246:	46ae      	mov	lr, r5
 8011248:	f04f 0a00 	mov.w	sl, #0
 801124c:	f8bc b000 	ldrh.w	fp, [ip]
 8011250:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8011254:	fb09 770b 	mla	r7, r9, fp, r7
 8011258:	4457      	add	r7, sl
 801125a:	b29b      	uxth	r3, r3
 801125c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011260:	f84e 3b04 	str.w	r3, [lr], #4
 8011264:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011268:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801126c:	f8be 3000 	ldrh.w	r3, [lr]
 8011270:	fb09 330a 	mla	r3, r9, sl, r3
 8011274:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011278:	4562      	cmp	r2, ip
 801127a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801127e:	d8e5      	bhi.n	801124c <__multiply+0x10c>
 8011280:	9f01      	ldr	r7, [sp, #4]
 8011282:	51eb      	str	r3, [r5, r7]
 8011284:	3504      	adds	r5, #4
 8011286:	e799      	b.n	80111bc <__multiply+0x7c>
 8011288:	3e01      	subs	r6, #1
 801128a:	e79b      	b.n	80111c4 <__multiply+0x84>
 801128c:	0801281d 	.word	0x0801281d
 8011290:	0801288e 	.word	0x0801288e

08011294 <__pow5mult>:
 8011294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011298:	4615      	mov	r5, r2
 801129a:	f012 0203 	ands.w	r2, r2, #3
 801129e:	4607      	mov	r7, r0
 80112a0:	460e      	mov	r6, r1
 80112a2:	d007      	beq.n	80112b4 <__pow5mult+0x20>
 80112a4:	4c25      	ldr	r4, [pc, #148]	@ (801133c <__pow5mult+0xa8>)
 80112a6:	3a01      	subs	r2, #1
 80112a8:	2300      	movs	r3, #0
 80112aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80112ae:	f7ff fe55 	bl	8010f5c <__multadd>
 80112b2:	4606      	mov	r6, r0
 80112b4:	10ad      	asrs	r5, r5, #2
 80112b6:	d03d      	beq.n	8011334 <__pow5mult+0xa0>
 80112b8:	69fc      	ldr	r4, [r7, #28]
 80112ba:	b97c      	cbnz	r4, 80112dc <__pow5mult+0x48>
 80112bc:	2010      	movs	r0, #16
 80112be:	f7ff fd23 	bl	8010d08 <malloc>
 80112c2:	4602      	mov	r2, r0
 80112c4:	61f8      	str	r0, [r7, #28]
 80112c6:	b928      	cbnz	r0, 80112d4 <__pow5mult+0x40>
 80112c8:	4b1d      	ldr	r3, [pc, #116]	@ (8011340 <__pow5mult+0xac>)
 80112ca:	481e      	ldr	r0, [pc, #120]	@ (8011344 <__pow5mult+0xb0>)
 80112cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80112d0:	f000 fd4a 	bl	8011d68 <__assert_func>
 80112d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80112d8:	6004      	str	r4, [r0, #0]
 80112da:	60c4      	str	r4, [r0, #12]
 80112dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80112e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80112e4:	b94c      	cbnz	r4, 80112fa <__pow5mult+0x66>
 80112e6:	f240 2171 	movw	r1, #625	@ 0x271
 80112ea:	4638      	mov	r0, r7
 80112ec:	f7ff ff12 	bl	8011114 <__i2b>
 80112f0:	2300      	movs	r3, #0
 80112f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80112f6:	4604      	mov	r4, r0
 80112f8:	6003      	str	r3, [r0, #0]
 80112fa:	f04f 0900 	mov.w	r9, #0
 80112fe:	07eb      	lsls	r3, r5, #31
 8011300:	d50a      	bpl.n	8011318 <__pow5mult+0x84>
 8011302:	4631      	mov	r1, r6
 8011304:	4622      	mov	r2, r4
 8011306:	4638      	mov	r0, r7
 8011308:	f7ff ff1a 	bl	8011140 <__multiply>
 801130c:	4631      	mov	r1, r6
 801130e:	4680      	mov	r8, r0
 8011310:	4638      	mov	r0, r7
 8011312:	f7ff fe01 	bl	8010f18 <_Bfree>
 8011316:	4646      	mov	r6, r8
 8011318:	106d      	asrs	r5, r5, #1
 801131a:	d00b      	beq.n	8011334 <__pow5mult+0xa0>
 801131c:	6820      	ldr	r0, [r4, #0]
 801131e:	b938      	cbnz	r0, 8011330 <__pow5mult+0x9c>
 8011320:	4622      	mov	r2, r4
 8011322:	4621      	mov	r1, r4
 8011324:	4638      	mov	r0, r7
 8011326:	f7ff ff0b 	bl	8011140 <__multiply>
 801132a:	6020      	str	r0, [r4, #0]
 801132c:	f8c0 9000 	str.w	r9, [r0]
 8011330:	4604      	mov	r4, r0
 8011332:	e7e4      	b.n	80112fe <__pow5mult+0x6a>
 8011334:	4630      	mov	r0, r6
 8011336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801133a:	bf00      	nop
 801133c:	080128e8 	.word	0x080128e8
 8011340:	080127ae 	.word	0x080127ae
 8011344:	0801288e 	.word	0x0801288e

08011348 <__lshift>:
 8011348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801134c:	460c      	mov	r4, r1
 801134e:	6849      	ldr	r1, [r1, #4]
 8011350:	6923      	ldr	r3, [r4, #16]
 8011352:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011356:	68a3      	ldr	r3, [r4, #8]
 8011358:	4607      	mov	r7, r0
 801135a:	4691      	mov	r9, r2
 801135c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011360:	f108 0601 	add.w	r6, r8, #1
 8011364:	42b3      	cmp	r3, r6
 8011366:	db0b      	blt.n	8011380 <__lshift+0x38>
 8011368:	4638      	mov	r0, r7
 801136a:	f7ff fd95 	bl	8010e98 <_Balloc>
 801136e:	4605      	mov	r5, r0
 8011370:	b948      	cbnz	r0, 8011386 <__lshift+0x3e>
 8011372:	4602      	mov	r2, r0
 8011374:	4b28      	ldr	r3, [pc, #160]	@ (8011418 <__lshift+0xd0>)
 8011376:	4829      	ldr	r0, [pc, #164]	@ (801141c <__lshift+0xd4>)
 8011378:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801137c:	f000 fcf4 	bl	8011d68 <__assert_func>
 8011380:	3101      	adds	r1, #1
 8011382:	005b      	lsls	r3, r3, #1
 8011384:	e7ee      	b.n	8011364 <__lshift+0x1c>
 8011386:	2300      	movs	r3, #0
 8011388:	f100 0114 	add.w	r1, r0, #20
 801138c:	f100 0210 	add.w	r2, r0, #16
 8011390:	4618      	mov	r0, r3
 8011392:	4553      	cmp	r3, sl
 8011394:	db33      	blt.n	80113fe <__lshift+0xb6>
 8011396:	6920      	ldr	r0, [r4, #16]
 8011398:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801139c:	f104 0314 	add.w	r3, r4, #20
 80113a0:	f019 091f 	ands.w	r9, r9, #31
 80113a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80113a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80113ac:	d02b      	beq.n	8011406 <__lshift+0xbe>
 80113ae:	f1c9 0e20 	rsb	lr, r9, #32
 80113b2:	468a      	mov	sl, r1
 80113b4:	2200      	movs	r2, #0
 80113b6:	6818      	ldr	r0, [r3, #0]
 80113b8:	fa00 f009 	lsl.w	r0, r0, r9
 80113bc:	4310      	orrs	r0, r2
 80113be:	f84a 0b04 	str.w	r0, [sl], #4
 80113c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80113c6:	459c      	cmp	ip, r3
 80113c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80113cc:	d8f3      	bhi.n	80113b6 <__lshift+0x6e>
 80113ce:	ebac 0304 	sub.w	r3, ip, r4
 80113d2:	3b15      	subs	r3, #21
 80113d4:	f023 0303 	bic.w	r3, r3, #3
 80113d8:	3304      	adds	r3, #4
 80113da:	f104 0015 	add.w	r0, r4, #21
 80113de:	4584      	cmp	ip, r0
 80113e0:	bf38      	it	cc
 80113e2:	2304      	movcc	r3, #4
 80113e4:	50ca      	str	r2, [r1, r3]
 80113e6:	b10a      	cbz	r2, 80113ec <__lshift+0xa4>
 80113e8:	f108 0602 	add.w	r6, r8, #2
 80113ec:	3e01      	subs	r6, #1
 80113ee:	4638      	mov	r0, r7
 80113f0:	612e      	str	r6, [r5, #16]
 80113f2:	4621      	mov	r1, r4
 80113f4:	f7ff fd90 	bl	8010f18 <_Bfree>
 80113f8:	4628      	mov	r0, r5
 80113fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80113fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8011402:	3301      	adds	r3, #1
 8011404:	e7c5      	b.n	8011392 <__lshift+0x4a>
 8011406:	3904      	subs	r1, #4
 8011408:	f853 2b04 	ldr.w	r2, [r3], #4
 801140c:	f841 2f04 	str.w	r2, [r1, #4]!
 8011410:	459c      	cmp	ip, r3
 8011412:	d8f9      	bhi.n	8011408 <__lshift+0xc0>
 8011414:	e7ea      	b.n	80113ec <__lshift+0xa4>
 8011416:	bf00      	nop
 8011418:	0801281d 	.word	0x0801281d
 801141c:	0801288e 	.word	0x0801288e

08011420 <__mcmp>:
 8011420:	690a      	ldr	r2, [r1, #16]
 8011422:	4603      	mov	r3, r0
 8011424:	6900      	ldr	r0, [r0, #16]
 8011426:	1a80      	subs	r0, r0, r2
 8011428:	b530      	push	{r4, r5, lr}
 801142a:	d10e      	bne.n	801144a <__mcmp+0x2a>
 801142c:	3314      	adds	r3, #20
 801142e:	3114      	adds	r1, #20
 8011430:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011434:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011438:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801143c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011440:	4295      	cmp	r5, r2
 8011442:	d003      	beq.n	801144c <__mcmp+0x2c>
 8011444:	d205      	bcs.n	8011452 <__mcmp+0x32>
 8011446:	f04f 30ff 	mov.w	r0, #4294967295
 801144a:	bd30      	pop	{r4, r5, pc}
 801144c:	42a3      	cmp	r3, r4
 801144e:	d3f3      	bcc.n	8011438 <__mcmp+0x18>
 8011450:	e7fb      	b.n	801144a <__mcmp+0x2a>
 8011452:	2001      	movs	r0, #1
 8011454:	e7f9      	b.n	801144a <__mcmp+0x2a>
	...

08011458 <__mdiff>:
 8011458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801145c:	4689      	mov	r9, r1
 801145e:	4606      	mov	r6, r0
 8011460:	4611      	mov	r1, r2
 8011462:	4648      	mov	r0, r9
 8011464:	4614      	mov	r4, r2
 8011466:	f7ff ffdb 	bl	8011420 <__mcmp>
 801146a:	1e05      	subs	r5, r0, #0
 801146c:	d112      	bne.n	8011494 <__mdiff+0x3c>
 801146e:	4629      	mov	r1, r5
 8011470:	4630      	mov	r0, r6
 8011472:	f7ff fd11 	bl	8010e98 <_Balloc>
 8011476:	4602      	mov	r2, r0
 8011478:	b928      	cbnz	r0, 8011486 <__mdiff+0x2e>
 801147a:	4b3f      	ldr	r3, [pc, #252]	@ (8011578 <__mdiff+0x120>)
 801147c:	f240 2137 	movw	r1, #567	@ 0x237
 8011480:	483e      	ldr	r0, [pc, #248]	@ (801157c <__mdiff+0x124>)
 8011482:	f000 fc71 	bl	8011d68 <__assert_func>
 8011486:	2301      	movs	r3, #1
 8011488:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801148c:	4610      	mov	r0, r2
 801148e:	b003      	add	sp, #12
 8011490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011494:	bfbc      	itt	lt
 8011496:	464b      	movlt	r3, r9
 8011498:	46a1      	movlt	r9, r4
 801149a:	4630      	mov	r0, r6
 801149c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80114a0:	bfba      	itte	lt
 80114a2:	461c      	movlt	r4, r3
 80114a4:	2501      	movlt	r5, #1
 80114a6:	2500      	movge	r5, #0
 80114a8:	f7ff fcf6 	bl	8010e98 <_Balloc>
 80114ac:	4602      	mov	r2, r0
 80114ae:	b918      	cbnz	r0, 80114b8 <__mdiff+0x60>
 80114b0:	4b31      	ldr	r3, [pc, #196]	@ (8011578 <__mdiff+0x120>)
 80114b2:	f240 2145 	movw	r1, #581	@ 0x245
 80114b6:	e7e3      	b.n	8011480 <__mdiff+0x28>
 80114b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80114bc:	6926      	ldr	r6, [r4, #16]
 80114be:	60c5      	str	r5, [r0, #12]
 80114c0:	f109 0310 	add.w	r3, r9, #16
 80114c4:	f109 0514 	add.w	r5, r9, #20
 80114c8:	f104 0e14 	add.w	lr, r4, #20
 80114cc:	f100 0b14 	add.w	fp, r0, #20
 80114d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80114d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80114d8:	9301      	str	r3, [sp, #4]
 80114da:	46d9      	mov	r9, fp
 80114dc:	f04f 0c00 	mov.w	ip, #0
 80114e0:	9b01      	ldr	r3, [sp, #4]
 80114e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80114e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80114ea:	9301      	str	r3, [sp, #4]
 80114ec:	fa1f f38a 	uxth.w	r3, sl
 80114f0:	4619      	mov	r1, r3
 80114f2:	b283      	uxth	r3, r0
 80114f4:	1acb      	subs	r3, r1, r3
 80114f6:	0c00      	lsrs	r0, r0, #16
 80114f8:	4463      	add	r3, ip
 80114fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80114fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011502:	b29b      	uxth	r3, r3
 8011504:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011508:	4576      	cmp	r6, lr
 801150a:	f849 3b04 	str.w	r3, [r9], #4
 801150e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011512:	d8e5      	bhi.n	80114e0 <__mdiff+0x88>
 8011514:	1b33      	subs	r3, r6, r4
 8011516:	3b15      	subs	r3, #21
 8011518:	f023 0303 	bic.w	r3, r3, #3
 801151c:	3415      	adds	r4, #21
 801151e:	3304      	adds	r3, #4
 8011520:	42a6      	cmp	r6, r4
 8011522:	bf38      	it	cc
 8011524:	2304      	movcc	r3, #4
 8011526:	441d      	add	r5, r3
 8011528:	445b      	add	r3, fp
 801152a:	461e      	mov	r6, r3
 801152c:	462c      	mov	r4, r5
 801152e:	4544      	cmp	r4, r8
 8011530:	d30e      	bcc.n	8011550 <__mdiff+0xf8>
 8011532:	f108 0103 	add.w	r1, r8, #3
 8011536:	1b49      	subs	r1, r1, r5
 8011538:	f021 0103 	bic.w	r1, r1, #3
 801153c:	3d03      	subs	r5, #3
 801153e:	45a8      	cmp	r8, r5
 8011540:	bf38      	it	cc
 8011542:	2100      	movcc	r1, #0
 8011544:	440b      	add	r3, r1
 8011546:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801154a:	b191      	cbz	r1, 8011572 <__mdiff+0x11a>
 801154c:	6117      	str	r7, [r2, #16]
 801154e:	e79d      	b.n	801148c <__mdiff+0x34>
 8011550:	f854 1b04 	ldr.w	r1, [r4], #4
 8011554:	46e6      	mov	lr, ip
 8011556:	0c08      	lsrs	r0, r1, #16
 8011558:	fa1c fc81 	uxtah	ip, ip, r1
 801155c:	4471      	add	r1, lr
 801155e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011562:	b289      	uxth	r1, r1
 8011564:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011568:	f846 1b04 	str.w	r1, [r6], #4
 801156c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011570:	e7dd      	b.n	801152e <__mdiff+0xd6>
 8011572:	3f01      	subs	r7, #1
 8011574:	e7e7      	b.n	8011546 <__mdiff+0xee>
 8011576:	bf00      	nop
 8011578:	0801281d 	.word	0x0801281d
 801157c:	0801288e 	.word	0x0801288e

08011580 <__ulp>:
 8011580:	b082      	sub	sp, #8
 8011582:	ed8d 0b00 	vstr	d0, [sp]
 8011586:	9a01      	ldr	r2, [sp, #4]
 8011588:	4b0f      	ldr	r3, [pc, #60]	@ (80115c8 <__ulp+0x48>)
 801158a:	4013      	ands	r3, r2
 801158c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011590:	2b00      	cmp	r3, #0
 8011592:	dc08      	bgt.n	80115a6 <__ulp+0x26>
 8011594:	425b      	negs	r3, r3
 8011596:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801159a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801159e:	da04      	bge.n	80115aa <__ulp+0x2a>
 80115a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80115a4:	4113      	asrs	r3, r2
 80115a6:	2200      	movs	r2, #0
 80115a8:	e008      	b.n	80115bc <__ulp+0x3c>
 80115aa:	f1a2 0314 	sub.w	r3, r2, #20
 80115ae:	2b1e      	cmp	r3, #30
 80115b0:	bfda      	itte	le
 80115b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80115b6:	40da      	lsrle	r2, r3
 80115b8:	2201      	movgt	r2, #1
 80115ba:	2300      	movs	r3, #0
 80115bc:	4619      	mov	r1, r3
 80115be:	4610      	mov	r0, r2
 80115c0:	ec41 0b10 	vmov	d0, r0, r1
 80115c4:	b002      	add	sp, #8
 80115c6:	4770      	bx	lr
 80115c8:	7ff00000 	.word	0x7ff00000

080115cc <__b2d>:
 80115cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115d0:	6906      	ldr	r6, [r0, #16]
 80115d2:	f100 0814 	add.w	r8, r0, #20
 80115d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80115da:	1f37      	subs	r7, r6, #4
 80115dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80115e0:	4610      	mov	r0, r2
 80115e2:	f7ff fd4b 	bl	801107c <__hi0bits>
 80115e6:	f1c0 0320 	rsb	r3, r0, #32
 80115ea:	280a      	cmp	r0, #10
 80115ec:	600b      	str	r3, [r1, #0]
 80115ee:	491b      	ldr	r1, [pc, #108]	@ (801165c <__b2d+0x90>)
 80115f0:	dc15      	bgt.n	801161e <__b2d+0x52>
 80115f2:	f1c0 0c0b 	rsb	ip, r0, #11
 80115f6:	fa22 f30c 	lsr.w	r3, r2, ip
 80115fa:	45b8      	cmp	r8, r7
 80115fc:	ea43 0501 	orr.w	r5, r3, r1
 8011600:	bf34      	ite	cc
 8011602:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011606:	2300      	movcs	r3, #0
 8011608:	3015      	adds	r0, #21
 801160a:	fa02 f000 	lsl.w	r0, r2, r0
 801160e:	fa23 f30c 	lsr.w	r3, r3, ip
 8011612:	4303      	orrs	r3, r0
 8011614:	461c      	mov	r4, r3
 8011616:	ec45 4b10 	vmov	d0, r4, r5
 801161a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801161e:	45b8      	cmp	r8, r7
 8011620:	bf3a      	itte	cc
 8011622:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011626:	f1a6 0708 	subcc.w	r7, r6, #8
 801162a:	2300      	movcs	r3, #0
 801162c:	380b      	subs	r0, #11
 801162e:	d012      	beq.n	8011656 <__b2d+0x8a>
 8011630:	f1c0 0120 	rsb	r1, r0, #32
 8011634:	fa23 f401 	lsr.w	r4, r3, r1
 8011638:	4082      	lsls	r2, r0
 801163a:	4322      	orrs	r2, r4
 801163c:	4547      	cmp	r7, r8
 801163e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8011642:	bf8c      	ite	hi
 8011644:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8011648:	2200      	movls	r2, #0
 801164a:	4083      	lsls	r3, r0
 801164c:	40ca      	lsrs	r2, r1
 801164e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8011652:	4313      	orrs	r3, r2
 8011654:	e7de      	b.n	8011614 <__b2d+0x48>
 8011656:	ea42 0501 	orr.w	r5, r2, r1
 801165a:	e7db      	b.n	8011614 <__b2d+0x48>
 801165c:	3ff00000 	.word	0x3ff00000

08011660 <__d2b>:
 8011660:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011664:	460f      	mov	r7, r1
 8011666:	2101      	movs	r1, #1
 8011668:	ec59 8b10 	vmov	r8, r9, d0
 801166c:	4616      	mov	r6, r2
 801166e:	f7ff fc13 	bl	8010e98 <_Balloc>
 8011672:	4604      	mov	r4, r0
 8011674:	b930      	cbnz	r0, 8011684 <__d2b+0x24>
 8011676:	4602      	mov	r2, r0
 8011678:	4b23      	ldr	r3, [pc, #140]	@ (8011708 <__d2b+0xa8>)
 801167a:	4824      	ldr	r0, [pc, #144]	@ (801170c <__d2b+0xac>)
 801167c:	f240 310f 	movw	r1, #783	@ 0x30f
 8011680:	f000 fb72 	bl	8011d68 <__assert_func>
 8011684:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011688:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801168c:	b10d      	cbz	r5, 8011692 <__d2b+0x32>
 801168e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011692:	9301      	str	r3, [sp, #4]
 8011694:	f1b8 0300 	subs.w	r3, r8, #0
 8011698:	d023      	beq.n	80116e2 <__d2b+0x82>
 801169a:	4668      	mov	r0, sp
 801169c:	9300      	str	r3, [sp, #0]
 801169e:	f7ff fd0c 	bl	80110ba <__lo0bits>
 80116a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80116a6:	b1d0      	cbz	r0, 80116de <__d2b+0x7e>
 80116a8:	f1c0 0320 	rsb	r3, r0, #32
 80116ac:	fa02 f303 	lsl.w	r3, r2, r3
 80116b0:	430b      	orrs	r3, r1
 80116b2:	40c2      	lsrs	r2, r0
 80116b4:	6163      	str	r3, [r4, #20]
 80116b6:	9201      	str	r2, [sp, #4]
 80116b8:	9b01      	ldr	r3, [sp, #4]
 80116ba:	61a3      	str	r3, [r4, #24]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	bf0c      	ite	eq
 80116c0:	2201      	moveq	r2, #1
 80116c2:	2202      	movne	r2, #2
 80116c4:	6122      	str	r2, [r4, #16]
 80116c6:	b1a5      	cbz	r5, 80116f2 <__d2b+0x92>
 80116c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80116cc:	4405      	add	r5, r0
 80116ce:	603d      	str	r5, [r7, #0]
 80116d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80116d4:	6030      	str	r0, [r6, #0]
 80116d6:	4620      	mov	r0, r4
 80116d8:	b003      	add	sp, #12
 80116da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80116de:	6161      	str	r1, [r4, #20]
 80116e0:	e7ea      	b.n	80116b8 <__d2b+0x58>
 80116e2:	a801      	add	r0, sp, #4
 80116e4:	f7ff fce9 	bl	80110ba <__lo0bits>
 80116e8:	9b01      	ldr	r3, [sp, #4]
 80116ea:	6163      	str	r3, [r4, #20]
 80116ec:	3020      	adds	r0, #32
 80116ee:	2201      	movs	r2, #1
 80116f0:	e7e8      	b.n	80116c4 <__d2b+0x64>
 80116f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80116f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80116fa:	6038      	str	r0, [r7, #0]
 80116fc:	6918      	ldr	r0, [r3, #16]
 80116fe:	f7ff fcbd 	bl	801107c <__hi0bits>
 8011702:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011706:	e7e5      	b.n	80116d4 <__d2b+0x74>
 8011708:	0801281d 	.word	0x0801281d
 801170c:	0801288e 	.word	0x0801288e

08011710 <__ratio>:
 8011710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011714:	b085      	sub	sp, #20
 8011716:	e9cd 1000 	strd	r1, r0, [sp]
 801171a:	a902      	add	r1, sp, #8
 801171c:	f7ff ff56 	bl	80115cc <__b2d>
 8011720:	9800      	ldr	r0, [sp, #0]
 8011722:	a903      	add	r1, sp, #12
 8011724:	ec55 4b10 	vmov	r4, r5, d0
 8011728:	f7ff ff50 	bl	80115cc <__b2d>
 801172c:	9b01      	ldr	r3, [sp, #4]
 801172e:	6919      	ldr	r1, [r3, #16]
 8011730:	9b00      	ldr	r3, [sp, #0]
 8011732:	691b      	ldr	r3, [r3, #16]
 8011734:	1ac9      	subs	r1, r1, r3
 8011736:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801173a:	1a9b      	subs	r3, r3, r2
 801173c:	ec5b ab10 	vmov	sl, fp, d0
 8011740:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8011744:	2b00      	cmp	r3, #0
 8011746:	bfce      	itee	gt
 8011748:	462a      	movgt	r2, r5
 801174a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801174e:	465a      	movle	r2, fp
 8011750:	462f      	mov	r7, r5
 8011752:	46d9      	mov	r9, fp
 8011754:	bfcc      	ite	gt
 8011756:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801175a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801175e:	464b      	mov	r3, r9
 8011760:	4652      	mov	r2, sl
 8011762:	4620      	mov	r0, r4
 8011764:	4639      	mov	r1, r7
 8011766:	f7ef f899 	bl	800089c <__aeabi_ddiv>
 801176a:	ec41 0b10 	vmov	d0, r0, r1
 801176e:	b005      	add	sp, #20
 8011770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011774 <__copybits>:
 8011774:	3901      	subs	r1, #1
 8011776:	b570      	push	{r4, r5, r6, lr}
 8011778:	1149      	asrs	r1, r1, #5
 801177a:	6914      	ldr	r4, [r2, #16]
 801177c:	3101      	adds	r1, #1
 801177e:	f102 0314 	add.w	r3, r2, #20
 8011782:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011786:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801178a:	1f05      	subs	r5, r0, #4
 801178c:	42a3      	cmp	r3, r4
 801178e:	d30c      	bcc.n	80117aa <__copybits+0x36>
 8011790:	1aa3      	subs	r3, r4, r2
 8011792:	3b11      	subs	r3, #17
 8011794:	f023 0303 	bic.w	r3, r3, #3
 8011798:	3211      	adds	r2, #17
 801179a:	42a2      	cmp	r2, r4
 801179c:	bf88      	it	hi
 801179e:	2300      	movhi	r3, #0
 80117a0:	4418      	add	r0, r3
 80117a2:	2300      	movs	r3, #0
 80117a4:	4288      	cmp	r0, r1
 80117a6:	d305      	bcc.n	80117b4 <__copybits+0x40>
 80117a8:	bd70      	pop	{r4, r5, r6, pc}
 80117aa:	f853 6b04 	ldr.w	r6, [r3], #4
 80117ae:	f845 6f04 	str.w	r6, [r5, #4]!
 80117b2:	e7eb      	b.n	801178c <__copybits+0x18>
 80117b4:	f840 3b04 	str.w	r3, [r0], #4
 80117b8:	e7f4      	b.n	80117a4 <__copybits+0x30>

080117ba <__any_on>:
 80117ba:	f100 0214 	add.w	r2, r0, #20
 80117be:	6900      	ldr	r0, [r0, #16]
 80117c0:	114b      	asrs	r3, r1, #5
 80117c2:	4298      	cmp	r0, r3
 80117c4:	b510      	push	{r4, lr}
 80117c6:	db11      	blt.n	80117ec <__any_on+0x32>
 80117c8:	dd0a      	ble.n	80117e0 <__any_on+0x26>
 80117ca:	f011 011f 	ands.w	r1, r1, #31
 80117ce:	d007      	beq.n	80117e0 <__any_on+0x26>
 80117d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80117d4:	fa24 f001 	lsr.w	r0, r4, r1
 80117d8:	fa00 f101 	lsl.w	r1, r0, r1
 80117dc:	428c      	cmp	r4, r1
 80117de:	d10b      	bne.n	80117f8 <__any_on+0x3e>
 80117e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80117e4:	4293      	cmp	r3, r2
 80117e6:	d803      	bhi.n	80117f0 <__any_on+0x36>
 80117e8:	2000      	movs	r0, #0
 80117ea:	bd10      	pop	{r4, pc}
 80117ec:	4603      	mov	r3, r0
 80117ee:	e7f7      	b.n	80117e0 <__any_on+0x26>
 80117f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80117f4:	2900      	cmp	r1, #0
 80117f6:	d0f5      	beq.n	80117e4 <__any_on+0x2a>
 80117f8:	2001      	movs	r0, #1
 80117fa:	e7f6      	b.n	80117ea <__any_on+0x30>

080117fc <_strtol_l.constprop.0>:
 80117fc:	2b24      	cmp	r3, #36	@ 0x24
 80117fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011802:	4686      	mov	lr, r0
 8011804:	4690      	mov	r8, r2
 8011806:	d801      	bhi.n	801180c <_strtol_l.constprop.0+0x10>
 8011808:	2b01      	cmp	r3, #1
 801180a:	d106      	bne.n	801181a <_strtol_l.constprop.0+0x1e>
 801180c:	f7fe f860 	bl	800f8d0 <__errno>
 8011810:	2316      	movs	r3, #22
 8011812:	6003      	str	r3, [r0, #0]
 8011814:	2000      	movs	r0, #0
 8011816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801181a:	4834      	ldr	r0, [pc, #208]	@ (80118ec <_strtol_l.constprop.0+0xf0>)
 801181c:	460d      	mov	r5, r1
 801181e:	462a      	mov	r2, r5
 8011820:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011824:	5d06      	ldrb	r6, [r0, r4]
 8011826:	f016 0608 	ands.w	r6, r6, #8
 801182a:	d1f8      	bne.n	801181e <_strtol_l.constprop.0+0x22>
 801182c:	2c2d      	cmp	r4, #45	@ 0x2d
 801182e:	d12d      	bne.n	801188c <_strtol_l.constprop.0+0x90>
 8011830:	782c      	ldrb	r4, [r5, #0]
 8011832:	2601      	movs	r6, #1
 8011834:	1c95      	adds	r5, r2, #2
 8011836:	f033 0210 	bics.w	r2, r3, #16
 801183a:	d109      	bne.n	8011850 <_strtol_l.constprop.0+0x54>
 801183c:	2c30      	cmp	r4, #48	@ 0x30
 801183e:	d12a      	bne.n	8011896 <_strtol_l.constprop.0+0x9a>
 8011840:	782a      	ldrb	r2, [r5, #0]
 8011842:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011846:	2a58      	cmp	r2, #88	@ 0x58
 8011848:	d125      	bne.n	8011896 <_strtol_l.constprop.0+0x9a>
 801184a:	786c      	ldrb	r4, [r5, #1]
 801184c:	2310      	movs	r3, #16
 801184e:	3502      	adds	r5, #2
 8011850:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8011854:	f10c 3cff 	add.w	ip, ip, #4294967295
 8011858:	2200      	movs	r2, #0
 801185a:	fbbc f9f3 	udiv	r9, ip, r3
 801185e:	4610      	mov	r0, r2
 8011860:	fb03 ca19 	mls	sl, r3, r9, ip
 8011864:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8011868:	2f09      	cmp	r7, #9
 801186a:	d81b      	bhi.n	80118a4 <_strtol_l.constprop.0+0xa8>
 801186c:	463c      	mov	r4, r7
 801186e:	42a3      	cmp	r3, r4
 8011870:	dd27      	ble.n	80118c2 <_strtol_l.constprop.0+0xc6>
 8011872:	1c57      	adds	r7, r2, #1
 8011874:	d007      	beq.n	8011886 <_strtol_l.constprop.0+0x8a>
 8011876:	4581      	cmp	r9, r0
 8011878:	d320      	bcc.n	80118bc <_strtol_l.constprop.0+0xc0>
 801187a:	d101      	bne.n	8011880 <_strtol_l.constprop.0+0x84>
 801187c:	45a2      	cmp	sl, r4
 801187e:	db1d      	blt.n	80118bc <_strtol_l.constprop.0+0xc0>
 8011880:	fb00 4003 	mla	r0, r0, r3, r4
 8011884:	2201      	movs	r2, #1
 8011886:	f815 4b01 	ldrb.w	r4, [r5], #1
 801188a:	e7eb      	b.n	8011864 <_strtol_l.constprop.0+0x68>
 801188c:	2c2b      	cmp	r4, #43	@ 0x2b
 801188e:	bf04      	itt	eq
 8011890:	782c      	ldrbeq	r4, [r5, #0]
 8011892:	1c95      	addeq	r5, r2, #2
 8011894:	e7cf      	b.n	8011836 <_strtol_l.constprop.0+0x3a>
 8011896:	2b00      	cmp	r3, #0
 8011898:	d1da      	bne.n	8011850 <_strtol_l.constprop.0+0x54>
 801189a:	2c30      	cmp	r4, #48	@ 0x30
 801189c:	bf0c      	ite	eq
 801189e:	2308      	moveq	r3, #8
 80118a0:	230a      	movne	r3, #10
 80118a2:	e7d5      	b.n	8011850 <_strtol_l.constprop.0+0x54>
 80118a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80118a8:	2f19      	cmp	r7, #25
 80118aa:	d801      	bhi.n	80118b0 <_strtol_l.constprop.0+0xb4>
 80118ac:	3c37      	subs	r4, #55	@ 0x37
 80118ae:	e7de      	b.n	801186e <_strtol_l.constprop.0+0x72>
 80118b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80118b4:	2f19      	cmp	r7, #25
 80118b6:	d804      	bhi.n	80118c2 <_strtol_l.constprop.0+0xc6>
 80118b8:	3c57      	subs	r4, #87	@ 0x57
 80118ba:	e7d8      	b.n	801186e <_strtol_l.constprop.0+0x72>
 80118bc:	f04f 32ff 	mov.w	r2, #4294967295
 80118c0:	e7e1      	b.n	8011886 <_strtol_l.constprop.0+0x8a>
 80118c2:	1c53      	adds	r3, r2, #1
 80118c4:	d108      	bne.n	80118d8 <_strtol_l.constprop.0+0xdc>
 80118c6:	2322      	movs	r3, #34	@ 0x22
 80118c8:	f8ce 3000 	str.w	r3, [lr]
 80118cc:	4660      	mov	r0, ip
 80118ce:	f1b8 0f00 	cmp.w	r8, #0
 80118d2:	d0a0      	beq.n	8011816 <_strtol_l.constprop.0+0x1a>
 80118d4:	1e69      	subs	r1, r5, #1
 80118d6:	e006      	b.n	80118e6 <_strtol_l.constprop.0+0xea>
 80118d8:	b106      	cbz	r6, 80118dc <_strtol_l.constprop.0+0xe0>
 80118da:	4240      	negs	r0, r0
 80118dc:	f1b8 0f00 	cmp.w	r8, #0
 80118e0:	d099      	beq.n	8011816 <_strtol_l.constprop.0+0x1a>
 80118e2:	2a00      	cmp	r2, #0
 80118e4:	d1f6      	bne.n	80118d4 <_strtol_l.constprop.0+0xd8>
 80118e6:	f8c8 1000 	str.w	r1, [r8]
 80118ea:	e794      	b.n	8011816 <_strtol_l.constprop.0+0x1a>
 80118ec:	080129e9 	.word	0x080129e9

080118f0 <_strtol_r>:
 80118f0:	f7ff bf84 	b.w	80117fc <_strtol_l.constprop.0>

080118f4 <__ascii_wctomb>:
 80118f4:	4603      	mov	r3, r0
 80118f6:	4608      	mov	r0, r1
 80118f8:	b141      	cbz	r1, 801190c <__ascii_wctomb+0x18>
 80118fa:	2aff      	cmp	r2, #255	@ 0xff
 80118fc:	d904      	bls.n	8011908 <__ascii_wctomb+0x14>
 80118fe:	228a      	movs	r2, #138	@ 0x8a
 8011900:	601a      	str	r2, [r3, #0]
 8011902:	f04f 30ff 	mov.w	r0, #4294967295
 8011906:	4770      	bx	lr
 8011908:	700a      	strb	r2, [r1, #0]
 801190a:	2001      	movs	r0, #1
 801190c:	4770      	bx	lr

0801190e <__ssputs_r>:
 801190e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011912:	688e      	ldr	r6, [r1, #8]
 8011914:	461f      	mov	r7, r3
 8011916:	42be      	cmp	r6, r7
 8011918:	680b      	ldr	r3, [r1, #0]
 801191a:	4682      	mov	sl, r0
 801191c:	460c      	mov	r4, r1
 801191e:	4690      	mov	r8, r2
 8011920:	d82d      	bhi.n	801197e <__ssputs_r+0x70>
 8011922:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011926:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801192a:	d026      	beq.n	801197a <__ssputs_r+0x6c>
 801192c:	6965      	ldr	r5, [r4, #20]
 801192e:	6909      	ldr	r1, [r1, #16]
 8011930:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011934:	eba3 0901 	sub.w	r9, r3, r1
 8011938:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801193c:	1c7b      	adds	r3, r7, #1
 801193e:	444b      	add	r3, r9
 8011940:	106d      	asrs	r5, r5, #1
 8011942:	429d      	cmp	r5, r3
 8011944:	bf38      	it	cc
 8011946:	461d      	movcc	r5, r3
 8011948:	0553      	lsls	r3, r2, #21
 801194a:	d527      	bpl.n	801199c <__ssputs_r+0x8e>
 801194c:	4629      	mov	r1, r5
 801194e:	f7ff fa05 	bl	8010d5c <_malloc_r>
 8011952:	4606      	mov	r6, r0
 8011954:	b360      	cbz	r0, 80119b0 <__ssputs_r+0xa2>
 8011956:	6921      	ldr	r1, [r4, #16]
 8011958:	464a      	mov	r2, r9
 801195a:	f7fd ffe6 	bl	800f92a <memcpy>
 801195e:	89a3      	ldrh	r3, [r4, #12]
 8011960:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011964:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011968:	81a3      	strh	r3, [r4, #12]
 801196a:	6126      	str	r6, [r4, #16]
 801196c:	6165      	str	r5, [r4, #20]
 801196e:	444e      	add	r6, r9
 8011970:	eba5 0509 	sub.w	r5, r5, r9
 8011974:	6026      	str	r6, [r4, #0]
 8011976:	60a5      	str	r5, [r4, #8]
 8011978:	463e      	mov	r6, r7
 801197a:	42be      	cmp	r6, r7
 801197c:	d900      	bls.n	8011980 <__ssputs_r+0x72>
 801197e:	463e      	mov	r6, r7
 8011980:	6820      	ldr	r0, [r4, #0]
 8011982:	4632      	mov	r2, r6
 8011984:	4641      	mov	r1, r8
 8011986:	f000 f9c5 	bl	8011d14 <memmove>
 801198a:	68a3      	ldr	r3, [r4, #8]
 801198c:	1b9b      	subs	r3, r3, r6
 801198e:	60a3      	str	r3, [r4, #8]
 8011990:	6823      	ldr	r3, [r4, #0]
 8011992:	4433      	add	r3, r6
 8011994:	6023      	str	r3, [r4, #0]
 8011996:	2000      	movs	r0, #0
 8011998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801199c:	462a      	mov	r2, r5
 801199e:	f000 fa15 	bl	8011dcc <_realloc_r>
 80119a2:	4606      	mov	r6, r0
 80119a4:	2800      	cmp	r0, #0
 80119a6:	d1e0      	bne.n	801196a <__ssputs_r+0x5c>
 80119a8:	6921      	ldr	r1, [r4, #16]
 80119aa:	4650      	mov	r0, sl
 80119ac:	f7fe fe28 	bl	8010600 <_free_r>
 80119b0:	230c      	movs	r3, #12
 80119b2:	f8ca 3000 	str.w	r3, [sl]
 80119b6:	89a3      	ldrh	r3, [r4, #12]
 80119b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80119bc:	81a3      	strh	r3, [r4, #12]
 80119be:	f04f 30ff 	mov.w	r0, #4294967295
 80119c2:	e7e9      	b.n	8011998 <__ssputs_r+0x8a>

080119c4 <_svfiprintf_r>:
 80119c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119c8:	4698      	mov	r8, r3
 80119ca:	898b      	ldrh	r3, [r1, #12]
 80119cc:	061b      	lsls	r3, r3, #24
 80119ce:	b09d      	sub	sp, #116	@ 0x74
 80119d0:	4607      	mov	r7, r0
 80119d2:	460d      	mov	r5, r1
 80119d4:	4614      	mov	r4, r2
 80119d6:	d510      	bpl.n	80119fa <_svfiprintf_r+0x36>
 80119d8:	690b      	ldr	r3, [r1, #16]
 80119da:	b973      	cbnz	r3, 80119fa <_svfiprintf_r+0x36>
 80119dc:	2140      	movs	r1, #64	@ 0x40
 80119de:	f7ff f9bd 	bl	8010d5c <_malloc_r>
 80119e2:	6028      	str	r0, [r5, #0]
 80119e4:	6128      	str	r0, [r5, #16]
 80119e6:	b930      	cbnz	r0, 80119f6 <_svfiprintf_r+0x32>
 80119e8:	230c      	movs	r3, #12
 80119ea:	603b      	str	r3, [r7, #0]
 80119ec:	f04f 30ff 	mov.w	r0, #4294967295
 80119f0:	b01d      	add	sp, #116	@ 0x74
 80119f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119f6:	2340      	movs	r3, #64	@ 0x40
 80119f8:	616b      	str	r3, [r5, #20]
 80119fa:	2300      	movs	r3, #0
 80119fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80119fe:	2320      	movs	r3, #32
 8011a00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011a04:	f8cd 800c 	str.w	r8, [sp, #12]
 8011a08:	2330      	movs	r3, #48	@ 0x30
 8011a0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011ba8 <_svfiprintf_r+0x1e4>
 8011a0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011a12:	f04f 0901 	mov.w	r9, #1
 8011a16:	4623      	mov	r3, r4
 8011a18:	469a      	mov	sl, r3
 8011a1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011a1e:	b10a      	cbz	r2, 8011a24 <_svfiprintf_r+0x60>
 8011a20:	2a25      	cmp	r2, #37	@ 0x25
 8011a22:	d1f9      	bne.n	8011a18 <_svfiprintf_r+0x54>
 8011a24:	ebba 0b04 	subs.w	fp, sl, r4
 8011a28:	d00b      	beq.n	8011a42 <_svfiprintf_r+0x7e>
 8011a2a:	465b      	mov	r3, fp
 8011a2c:	4622      	mov	r2, r4
 8011a2e:	4629      	mov	r1, r5
 8011a30:	4638      	mov	r0, r7
 8011a32:	f7ff ff6c 	bl	801190e <__ssputs_r>
 8011a36:	3001      	adds	r0, #1
 8011a38:	f000 80a7 	beq.w	8011b8a <_svfiprintf_r+0x1c6>
 8011a3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011a3e:	445a      	add	r2, fp
 8011a40:	9209      	str	r2, [sp, #36]	@ 0x24
 8011a42:	f89a 3000 	ldrb.w	r3, [sl]
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	f000 809f 	beq.w	8011b8a <_svfiprintf_r+0x1c6>
 8011a4c:	2300      	movs	r3, #0
 8011a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8011a52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a56:	f10a 0a01 	add.w	sl, sl, #1
 8011a5a:	9304      	str	r3, [sp, #16]
 8011a5c:	9307      	str	r3, [sp, #28]
 8011a5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011a62:	931a      	str	r3, [sp, #104]	@ 0x68
 8011a64:	4654      	mov	r4, sl
 8011a66:	2205      	movs	r2, #5
 8011a68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a6c:	484e      	ldr	r0, [pc, #312]	@ (8011ba8 <_svfiprintf_r+0x1e4>)
 8011a6e:	f7ee fbd7 	bl	8000220 <memchr>
 8011a72:	9a04      	ldr	r2, [sp, #16]
 8011a74:	b9d8      	cbnz	r0, 8011aae <_svfiprintf_r+0xea>
 8011a76:	06d0      	lsls	r0, r2, #27
 8011a78:	bf44      	itt	mi
 8011a7a:	2320      	movmi	r3, #32
 8011a7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a80:	0711      	lsls	r1, r2, #28
 8011a82:	bf44      	itt	mi
 8011a84:	232b      	movmi	r3, #43	@ 0x2b
 8011a86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a8a:	f89a 3000 	ldrb.w	r3, [sl]
 8011a8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a90:	d015      	beq.n	8011abe <_svfiprintf_r+0xfa>
 8011a92:	9a07      	ldr	r2, [sp, #28]
 8011a94:	4654      	mov	r4, sl
 8011a96:	2000      	movs	r0, #0
 8011a98:	f04f 0c0a 	mov.w	ip, #10
 8011a9c:	4621      	mov	r1, r4
 8011a9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011aa2:	3b30      	subs	r3, #48	@ 0x30
 8011aa4:	2b09      	cmp	r3, #9
 8011aa6:	d94b      	bls.n	8011b40 <_svfiprintf_r+0x17c>
 8011aa8:	b1b0      	cbz	r0, 8011ad8 <_svfiprintf_r+0x114>
 8011aaa:	9207      	str	r2, [sp, #28]
 8011aac:	e014      	b.n	8011ad8 <_svfiprintf_r+0x114>
 8011aae:	eba0 0308 	sub.w	r3, r0, r8
 8011ab2:	fa09 f303 	lsl.w	r3, r9, r3
 8011ab6:	4313      	orrs	r3, r2
 8011ab8:	9304      	str	r3, [sp, #16]
 8011aba:	46a2      	mov	sl, r4
 8011abc:	e7d2      	b.n	8011a64 <_svfiprintf_r+0xa0>
 8011abe:	9b03      	ldr	r3, [sp, #12]
 8011ac0:	1d19      	adds	r1, r3, #4
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	9103      	str	r1, [sp, #12]
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	bfbb      	ittet	lt
 8011aca:	425b      	neglt	r3, r3
 8011acc:	f042 0202 	orrlt.w	r2, r2, #2
 8011ad0:	9307      	strge	r3, [sp, #28]
 8011ad2:	9307      	strlt	r3, [sp, #28]
 8011ad4:	bfb8      	it	lt
 8011ad6:	9204      	strlt	r2, [sp, #16]
 8011ad8:	7823      	ldrb	r3, [r4, #0]
 8011ada:	2b2e      	cmp	r3, #46	@ 0x2e
 8011adc:	d10a      	bne.n	8011af4 <_svfiprintf_r+0x130>
 8011ade:	7863      	ldrb	r3, [r4, #1]
 8011ae0:	2b2a      	cmp	r3, #42	@ 0x2a
 8011ae2:	d132      	bne.n	8011b4a <_svfiprintf_r+0x186>
 8011ae4:	9b03      	ldr	r3, [sp, #12]
 8011ae6:	1d1a      	adds	r2, r3, #4
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	9203      	str	r2, [sp, #12]
 8011aec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011af0:	3402      	adds	r4, #2
 8011af2:	9305      	str	r3, [sp, #20]
 8011af4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011bb8 <_svfiprintf_r+0x1f4>
 8011af8:	7821      	ldrb	r1, [r4, #0]
 8011afa:	2203      	movs	r2, #3
 8011afc:	4650      	mov	r0, sl
 8011afe:	f7ee fb8f 	bl	8000220 <memchr>
 8011b02:	b138      	cbz	r0, 8011b14 <_svfiprintf_r+0x150>
 8011b04:	9b04      	ldr	r3, [sp, #16]
 8011b06:	eba0 000a 	sub.w	r0, r0, sl
 8011b0a:	2240      	movs	r2, #64	@ 0x40
 8011b0c:	4082      	lsls	r2, r0
 8011b0e:	4313      	orrs	r3, r2
 8011b10:	3401      	adds	r4, #1
 8011b12:	9304      	str	r3, [sp, #16]
 8011b14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b18:	4824      	ldr	r0, [pc, #144]	@ (8011bac <_svfiprintf_r+0x1e8>)
 8011b1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011b1e:	2206      	movs	r2, #6
 8011b20:	f7ee fb7e 	bl	8000220 <memchr>
 8011b24:	2800      	cmp	r0, #0
 8011b26:	d036      	beq.n	8011b96 <_svfiprintf_r+0x1d2>
 8011b28:	4b21      	ldr	r3, [pc, #132]	@ (8011bb0 <_svfiprintf_r+0x1ec>)
 8011b2a:	bb1b      	cbnz	r3, 8011b74 <_svfiprintf_r+0x1b0>
 8011b2c:	9b03      	ldr	r3, [sp, #12]
 8011b2e:	3307      	adds	r3, #7
 8011b30:	f023 0307 	bic.w	r3, r3, #7
 8011b34:	3308      	adds	r3, #8
 8011b36:	9303      	str	r3, [sp, #12]
 8011b38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b3a:	4433      	add	r3, r6
 8011b3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b3e:	e76a      	b.n	8011a16 <_svfiprintf_r+0x52>
 8011b40:	fb0c 3202 	mla	r2, ip, r2, r3
 8011b44:	460c      	mov	r4, r1
 8011b46:	2001      	movs	r0, #1
 8011b48:	e7a8      	b.n	8011a9c <_svfiprintf_r+0xd8>
 8011b4a:	2300      	movs	r3, #0
 8011b4c:	3401      	adds	r4, #1
 8011b4e:	9305      	str	r3, [sp, #20]
 8011b50:	4619      	mov	r1, r3
 8011b52:	f04f 0c0a 	mov.w	ip, #10
 8011b56:	4620      	mov	r0, r4
 8011b58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011b5c:	3a30      	subs	r2, #48	@ 0x30
 8011b5e:	2a09      	cmp	r2, #9
 8011b60:	d903      	bls.n	8011b6a <_svfiprintf_r+0x1a6>
 8011b62:	2b00      	cmp	r3, #0
 8011b64:	d0c6      	beq.n	8011af4 <_svfiprintf_r+0x130>
 8011b66:	9105      	str	r1, [sp, #20]
 8011b68:	e7c4      	b.n	8011af4 <_svfiprintf_r+0x130>
 8011b6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8011b6e:	4604      	mov	r4, r0
 8011b70:	2301      	movs	r3, #1
 8011b72:	e7f0      	b.n	8011b56 <_svfiprintf_r+0x192>
 8011b74:	ab03      	add	r3, sp, #12
 8011b76:	9300      	str	r3, [sp, #0]
 8011b78:	462a      	mov	r2, r5
 8011b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8011bb4 <_svfiprintf_r+0x1f0>)
 8011b7c:	a904      	add	r1, sp, #16
 8011b7e:	4638      	mov	r0, r7
 8011b80:	f7fc ff30 	bl	800e9e4 <_printf_float>
 8011b84:	1c42      	adds	r2, r0, #1
 8011b86:	4606      	mov	r6, r0
 8011b88:	d1d6      	bne.n	8011b38 <_svfiprintf_r+0x174>
 8011b8a:	89ab      	ldrh	r3, [r5, #12]
 8011b8c:	065b      	lsls	r3, r3, #25
 8011b8e:	f53f af2d 	bmi.w	80119ec <_svfiprintf_r+0x28>
 8011b92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011b94:	e72c      	b.n	80119f0 <_svfiprintf_r+0x2c>
 8011b96:	ab03      	add	r3, sp, #12
 8011b98:	9300      	str	r3, [sp, #0]
 8011b9a:	462a      	mov	r2, r5
 8011b9c:	4b05      	ldr	r3, [pc, #20]	@ (8011bb4 <_svfiprintf_r+0x1f0>)
 8011b9e:	a904      	add	r1, sp, #16
 8011ba0:	4638      	mov	r0, r7
 8011ba2:	f7fd f9b7 	bl	800ef14 <_printf_i>
 8011ba6:	e7ed      	b.n	8011b84 <_svfiprintf_r+0x1c0>
 8011ba8:	08012ae9 	.word	0x08012ae9
 8011bac:	08012af3 	.word	0x08012af3
 8011bb0:	0800e9e5 	.word	0x0800e9e5
 8011bb4:	0801190f 	.word	0x0801190f
 8011bb8:	08012aef 	.word	0x08012aef

08011bbc <__sflush_r>:
 8011bbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bc4:	0716      	lsls	r6, r2, #28
 8011bc6:	4605      	mov	r5, r0
 8011bc8:	460c      	mov	r4, r1
 8011bca:	d454      	bmi.n	8011c76 <__sflush_r+0xba>
 8011bcc:	684b      	ldr	r3, [r1, #4]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	dc02      	bgt.n	8011bd8 <__sflush_r+0x1c>
 8011bd2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	dd48      	ble.n	8011c6a <__sflush_r+0xae>
 8011bd8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011bda:	2e00      	cmp	r6, #0
 8011bdc:	d045      	beq.n	8011c6a <__sflush_r+0xae>
 8011bde:	2300      	movs	r3, #0
 8011be0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011be4:	682f      	ldr	r7, [r5, #0]
 8011be6:	6a21      	ldr	r1, [r4, #32]
 8011be8:	602b      	str	r3, [r5, #0]
 8011bea:	d030      	beq.n	8011c4e <__sflush_r+0x92>
 8011bec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011bee:	89a3      	ldrh	r3, [r4, #12]
 8011bf0:	0759      	lsls	r1, r3, #29
 8011bf2:	d505      	bpl.n	8011c00 <__sflush_r+0x44>
 8011bf4:	6863      	ldr	r3, [r4, #4]
 8011bf6:	1ad2      	subs	r2, r2, r3
 8011bf8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011bfa:	b10b      	cbz	r3, 8011c00 <__sflush_r+0x44>
 8011bfc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011bfe:	1ad2      	subs	r2, r2, r3
 8011c00:	2300      	movs	r3, #0
 8011c02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011c04:	6a21      	ldr	r1, [r4, #32]
 8011c06:	4628      	mov	r0, r5
 8011c08:	47b0      	blx	r6
 8011c0a:	1c43      	adds	r3, r0, #1
 8011c0c:	89a3      	ldrh	r3, [r4, #12]
 8011c0e:	d106      	bne.n	8011c1e <__sflush_r+0x62>
 8011c10:	6829      	ldr	r1, [r5, #0]
 8011c12:	291d      	cmp	r1, #29
 8011c14:	d82b      	bhi.n	8011c6e <__sflush_r+0xb2>
 8011c16:	4a2a      	ldr	r2, [pc, #168]	@ (8011cc0 <__sflush_r+0x104>)
 8011c18:	410a      	asrs	r2, r1
 8011c1a:	07d6      	lsls	r6, r2, #31
 8011c1c:	d427      	bmi.n	8011c6e <__sflush_r+0xb2>
 8011c1e:	2200      	movs	r2, #0
 8011c20:	6062      	str	r2, [r4, #4]
 8011c22:	04d9      	lsls	r1, r3, #19
 8011c24:	6922      	ldr	r2, [r4, #16]
 8011c26:	6022      	str	r2, [r4, #0]
 8011c28:	d504      	bpl.n	8011c34 <__sflush_r+0x78>
 8011c2a:	1c42      	adds	r2, r0, #1
 8011c2c:	d101      	bne.n	8011c32 <__sflush_r+0x76>
 8011c2e:	682b      	ldr	r3, [r5, #0]
 8011c30:	b903      	cbnz	r3, 8011c34 <__sflush_r+0x78>
 8011c32:	6560      	str	r0, [r4, #84]	@ 0x54
 8011c34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011c36:	602f      	str	r7, [r5, #0]
 8011c38:	b1b9      	cbz	r1, 8011c6a <__sflush_r+0xae>
 8011c3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011c3e:	4299      	cmp	r1, r3
 8011c40:	d002      	beq.n	8011c48 <__sflush_r+0x8c>
 8011c42:	4628      	mov	r0, r5
 8011c44:	f7fe fcdc 	bl	8010600 <_free_r>
 8011c48:	2300      	movs	r3, #0
 8011c4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8011c4c:	e00d      	b.n	8011c6a <__sflush_r+0xae>
 8011c4e:	2301      	movs	r3, #1
 8011c50:	4628      	mov	r0, r5
 8011c52:	47b0      	blx	r6
 8011c54:	4602      	mov	r2, r0
 8011c56:	1c50      	adds	r0, r2, #1
 8011c58:	d1c9      	bne.n	8011bee <__sflush_r+0x32>
 8011c5a:	682b      	ldr	r3, [r5, #0]
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d0c6      	beq.n	8011bee <__sflush_r+0x32>
 8011c60:	2b1d      	cmp	r3, #29
 8011c62:	d001      	beq.n	8011c68 <__sflush_r+0xac>
 8011c64:	2b16      	cmp	r3, #22
 8011c66:	d11e      	bne.n	8011ca6 <__sflush_r+0xea>
 8011c68:	602f      	str	r7, [r5, #0]
 8011c6a:	2000      	movs	r0, #0
 8011c6c:	e022      	b.n	8011cb4 <__sflush_r+0xf8>
 8011c6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c72:	b21b      	sxth	r3, r3
 8011c74:	e01b      	b.n	8011cae <__sflush_r+0xf2>
 8011c76:	690f      	ldr	r7, [r1, #16]
 8011c78:	2f00      	cmp	r7, #0
 8011c7a:	d0f6      	beq.n	8011c6a <__sflush_r+0xae>
 8011c7c:	0793      	lsls	r3, r2, #30
 8011c7e:	680e      	ldr	r6, [r1, #0]
 8011c80:	bf08      	it	eq
 8011c82:	694b      	ldreq	r3, [r1, #20]
 8011c84:	600f      	str	r7, [r1, #0]
 8011c86:	bf18      	it	ne
 8011c88:	2300      	movne	r3, #0
 8011c8a:	eba6 0807 	sub.w	r8, r6, r7
 8011c8e:	608b      	str	r3, [r1, #8]
 8011c90:	f1b8 0f00 	cmp.w	r8, #0
 8011c94:	dde9      	ble.n	8011c6a <__sflush_r+0xae>
 8011c96:	6a21      	ldr	r1, [r4, #32]
 8011c98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011c9a:	4643      	mov	r3, r8
 8011c9c:	463a      	mov	r2, r7
 8011c9e:	4628      	mov	r0, r5
 8011ca0:	47b0      	blx	r6
 8011ca2:	2800      	cmp	r0, #0
 8011ca4:	dc08      	bgt.n	8011cb8 <__sflush_r+0xfc>
 8011ca6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011caa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011cae:	81a3      	strh	r3, [r4, #12]
 8011cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8011cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011cb8:	4407      	add	r7, r0
 8011cba:	eba8 0800 	sub.w	r8, r8, r0
 8011cbe:	e7e7      	b.n	8011c90 <__sflush_r+0xd4>
 8011cc0:	dfbffffe 	.word	0xdfbffffe

08011cc4 <_fflush_r>:
 8011cc4:	b538      	push	{r3, r4, r5, lr}
 8011cc6:	690b      	ldr	r3, [r1, #16]
 8011cc8:	4605      	mov	r5, r0
 8011cca:	460c      	mov	r4, r1
 8011ccc:	b913      	cbnz	r3, 8011cd4 <_fflush_r+0x10>
 8011cce:	2500      	movs	r5, #0
 8011cd0:	4628      	mov	r0, r5
 8011cd2:	bd38      	pop	{r3, r4, r5, pc}
 8011cd4:	b118      	cbz	r0, 8011cde <_fflush_r+0x1a>
 8011cd6:	6a03      	ldr	r3, [r0, #32]
 8011cd8:	b90b      	cbnz	r3, 8011cde <_fflush_r+0x1a>
 8011cda:	f7fd fcdb 	bl	800f694 <__sinit>
 8011cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d0f3      	beq.n	8011cce <_fflush_r+0xa>
 8011ce6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011ce8:	07d0      	lsls	r0, r2, #31
 8011cea:	d404      	bmi.n	8011cf6 <_fflush_r+0x32>
 8011cec:	0599      	lsls	r1, r3, #22
 8011cee:	d402      	bmi.n	8011cf6 <_fflush_r+0x32>
 8011cf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011cf2:	f7fd fe18 	bl	800f926 <__retarget_lock_acquire_recursive>
 8011cf6:	4628      	mov	r0, r5
 8011cf8:	4621      	mov	r1, r4
 8011cfa:	f7ff ff5f 	bl	8011bbc <__sflush_r>
 8011cfe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011d00:	07da      	lsls	r2, r3, #31
 8011d02:	4605      	mov	r5, r0
 8011d04:	d4e4      	bmi.n	8011cd0 <_fflush_r+0xc>
 8011d06:	89a3      	ldrh	r3, [r4, #12]
 8011d08:	059b      	lsls	r3, r3, #22
 8011d0a:	d4e1      	bmi.n	8011cd0 <_fflush_r+0xc>
 8011d0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011d0e:	f7fd fe0b 	bl	800f928 <__retarget_lock_release_recursive>
 8011d12:	e7dd      	b.n	8011cd0 <_fflush_r+0xc>

08011d14 <memmove>:
 8011d14:	4288      	cmp	r0, r1
 8011d16:	b510      	push	{r4, lr}
 8011d18:	eb01 0402 	add.w	r4, r1, r2
 8011d1c:	d902      	bls.n	8011d24 <memmove+0x10>
 8011d1e:	4284      	cmp	r4, r0
 8011d20:	4623      	mov	r3, r4
 8011d22:	d807      	bhi.n	8011d34 <memmove+0x20>
 8011d24:	1e43      	subs	r3, r0, #1
 8011d26:	42a1      	cmp	r1, r4
 8011d28:	d008      	beq.n	8011d3c <memmove+0x28>
 8011d2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011d2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011d32:	e7f8      	b.n	8011d26 <memmove+0x12>
 8011d34:	4402      	add	r2, r0
 8011d36:	4601      	mov	r1, r0
 8011d38:	428a      	cmp	r2, r1
 8011d3a:	d100      	bne.n	8011d3e <memmove+0x2a>
 8011d3c:	bd10      	pop	{r4, pc}
 8011d3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011d42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011d46:	e7f7      	b.n	8011d38 <memmove+0x24>

08011d48 <_sbrk_r>:
 8011d48:	b538      	push	{r3, r4, r5, lr}
 8011d4a:	4d06      	ldr	r5, [pc, #24]	@ (8011d64 <_sbrk_r+0x1c>)
 8011d4c:	2300      	movs	r3, #0
 8011d4e:	4604      	mov	r4, r0
 8011d50:	4608      	mov	r0, r1
 8011d52:	602b      	str	r3, [r5, #0]
 8011d54:	f7f0 f910 	bl	8001f78 <_sbrk>
 8011d58:	1c43      	adds	r3, r0, #1
 8011d5a:	d102      	bne.n	8011d62 <_sbrk_r+0x1a>
 8011d5c:	682b      	ldr	r3, [r5, #0]
 8011d5e:	b103      	cbz	r3, 8011d62 <_sbrk_r+0x1a>
 8011d60:	6023      	str	r3, [r4, #0]
 8011d62:	bd38      	pop	{r3, r4, r5, pc}
 8011d64:	20000abc 	.word	0x20000abc

08011d68 <__assert_func>:
 8011d68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011d6a:	4614      	mov	r4, r2
 8011d6c:	461a      	mov	r2, r3
 8011d6e:	4b09      	ldr	r3, [pc, #36]	@ (8011d94 <__assert_func+0x2c>)
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	4605      	mov	r5, r0
 8011d74:	68d8      	ldr	r0, [r3, #12]
 8011d76:	b954      	cbnz	r4, 8011d8e <__assert_func+0x26>
 8011d78:	4b07      	ldr	r3, [pc, #28]	@ (8011d98 <__assert_func+0x30>)
 8011d7a:	461c      	mov	r4, r3
 8011d7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011d80:	9100      	str	r1, [sp, #0]
 8011d82:	462b      	mov	r3, r5
 8011d84:	4905      	ldr	r1, [pc, #20]	@ (8011d9c <__assert_func+0x34>)
 8011d86:	f000 f84f 	bl	8011e28 <fiprintf>
 8011d8a:	f000 f85f 	bl	8011e4c <abort>
 8011d8e:	4b04      	ldr	r3, [pc, #16]	@ (8011da0 <__assert_func+0x38>)
 8011d90:	e7f4      	b.n	8011d7c <__assert_func+0x14>
 8011d92:	bf00      	nop
 8011d94:	20000208 	.word	0x20000208
 8011d98:	08012b35 	.word	0x08012b35
 8011d9c:	08012b07 	.word	0x08012b07
 8011da0:	08012afa 	.word	0x08012afa

08011da4 <_calloc_r>:
 8011da4:	b570      	push	{r4, r5, r6, lr}
 8011da6:	fba1 5402 	umull	r5, r4, r1, r2
 8011daa:	b93c      	cbnz	r4, 8011dbc <_calloc_r+0x18>
 8011dac:	4629      	mov	r1, r5
 8011dae:	f7fe ffd5 	bl	8010d5c <_malloc_r>
 8011db2:	4606      	mov	r6, r0
 8011db4:	b928      	cbnz	r0, 8011dc2 <_calloc_r+0x1e>
 8011db6:	2600      	movs	r6, #0
 8011db8:	4630      	mov	r0, r6
 8011dba:	bd70      	pop	{r4, r5, r6, pc}
 8011dbc:	220c      	movs	r2, #12
 8011dbe:	6002      	str	r2, [r0, #0]
 8011dc0:	e7f9      	b.n	8011db6 <_calloc_r+0x12>
 8011dc2:	462a      	mov	r2, r5
 8011dc4:	4621      	mov	r1, r4
 8011dc6:	f7fd fd1f 	bl	800f808 <memset>
 8011dca:	e7f5      	b.n	8011db8 <_calloc_r+0x14>

08011dcc <_realloc_r>:
 8011dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dd0:	4680      	mov	r8, r0
 8011dd2:	4615      	mov	r5, r2
 8011dd4:	460c      	mov	r4, r1
 8011dd6:	b921      	cbnz	r1, 8011de2 <_realloc_r+0x16>
 8011dd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011ddc:	4611      	mov	r1, r2
 8011dde:	f7fe bfbd 	b.w	8010d5c <_malloc_r>
 8011de2:	b92a      	cbnz	r2, 8011df0 <_realloc_r+0x24>
 8011de4:	f7fe fc0c 	bl	8010600 <_free_r>
 8011de8:	2400      	movs	r4, #0
 8011dea:	4620      	mov	r0, r4
 8011dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011df0:	f000 f833 	bl	8011e5a <_malloc_usable_size_r>
 8011df4:	4285      	cmp	r5, r0
 8011df6:	4606      	mov	r6, r0
 8011df8:	d802      	bhi.n	8011e00 <_realloc_r+0x34>
 8011dfa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8011dfe:	d8f4      	bhi.n	8011dea <_realloc_r+0x1e>
 8011e00:	4629      	mov	r1, r5
 8011e02:	4640      	mov	r0, r8
 8011e04:	f7fe ffaa 	bl	8010d5c <_malloc_r>
 8011e08:	4607      	mov	r7, r0
 8011e0a:	2800      	cmp	r0, #0
 8011e0c:	d0ec      	beq.n	8011de8 <_realloc_r+0x1c>
 8011e0e:	42b5      	cmp	r5, r6
 8011e10:	462a      	mov	r2, r5
 8011e12:	4621      	mov	r1, r4
 8011e14:	bf28      	it	cs
 8011e16:	4632      	movcs	r2, r6
 8011e18:	f7fd fd87 	bl	800f92a <memcpy>
 8011e1c:	4621      	mov	r1, r4
 8011e1e:	4640      	mov	r0, r8
 8011e20:	f7fe fbee 	bl	8010600 <_free_r>
 8011e24:	463c      	mov	r4, r7
 8011e26:	e7e0      	b.n	8011dea <_realloc_r+0x1e>

08011e28 <fiprintf>:
 8011e28:	b40e      	push	{r1, r2, r3}
 8011e2a:	b503      	push	{r0, r1, lr}
 8011e2c:	4601      	mov	r1, r0
 8011e2e:	ab03      	add	r3, sp, #12
 8011e30:	4805      	ldr	r0, [pc, #20]	@ (8011e48 <fiprintf+0x20>)
 8011e32:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e36:	6800      	ldr	r0, [r0, #0]
 8011e38:	9301      	str	r3, [sp, #4]
 8011e3a:	f000 f83f 	bl	8011ebc <_vfiprintf_r>
 8011e3e:	b002      	add	sp, #8
 8011e40:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e44:	b003      	add	sp, #12
 8011e46:	4770      	bx	lr
 8011e48:	20000208 	.word	0x20000208

08011e4c <abort>:
 8011e4c:	b508      	push	{r3, lr}
 8011e4e:	2006      	movs	r0, #6
 8011e50:	f000 fa08 	bl	8012264 <raise>
 8011e54:	2001      	movs	r0, #1
 8011e56:	f7f0 f817 	bl	8001e88 <_exit>

08011e5a <_malloc_usable_size_r>:
 8011e5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011e5e:	1f18      	subs	r0, r3, #4
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	bfbc      	itt	lt
 8011e64:	580b      	ldrlt	r3, [r1, r0]
 8011e66:	18c0      	addlt	r0, r0, r3
 8011e68:	4770      	bx	lr

08011e6a <__sfputc_r>:
 8011e6a:	6893      	ldr	r3, [r2, #8]
 8011e6c:	3b01      	subs	r3, #1
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	b410      	push	{r4}
 8011e72:	6093      	str	r3, [r2, #8]
 8011e74:	da08      	bge.n	8011e88 <__sfputc_r+0x1e>
 8011e76:	6994      	ldr	r4, [r2, #24]
 8011e78:	42a3      	cmp	r3, r4
 8011e7a:	db01      	blt.n	8011e80 <__sfputc_r+0x16>
 8011e7c:	290a      	cmp	r1, #10
 8011e7e:	d103      	bne.n	8011e88 <__sfputc_r+0x1e>
 8011e80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e84:	f000 b932 	b.w	80120ec <__swbuf_r>
 8011e88:	6813      	ldr	r3, [r2, #0]
 8011e8a:	1c58      	adds	r0, r3, #1
 8011e8c:	6010      	str	r0, [r2, #0]
 8011e8e:	7019      	strb	r1, [r3, #0]
 8011e90:	4608      	mov	r0, r1
 8011e92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e96:	4770      	bx	lr

08011e98 <__sfputs_r>:
 8011e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e9a:	4606      	mov	r6, r0
 8011e9c:	460f      	mov	r7, r1
 8011e9e:	4614      	mov	r4, r2
 8011ea0:	18d5      	adds	r5, r2, r3
 8011ea2:	42ac      	cmp	r4, r5
 8011ea4:	d101      	bne.n	8011eaa <__sfputs_r+0x12>
 8011ea6:	2000      	movs	r0, #0
 8011ea8:	e007      	b.n	8011eba <__sfputs_r+0x22>
 8011eaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011eae:	463a      	mov	r2, r7
 8011eb0:	4630      	mov	r0, r6
 8011eb2:	f7ff ffda 	bl	8011e6a <__sfputc_r>
 8011eb6:	1c43      	adds	r3, r0, #1
 8011eb8:	d1f3      	bne.n	8011ea2 <__sfputs_r+0xa>
 8011eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011ebc <_vfiprintf_r>:
 8011ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ec0:	460d      	mov	r5, r1
 8011ec2:	b09d      	sub	sp, #116	@ 0x74
 8011ec4:	4614      	mov	r4, r2
 8011ec6:	4698      	mov	r8, r3
 8011ec8:	4606      	mov	r6, r0
 8011eca:	b118      	cbz	r0, 8011ed4 <_vfiprintf_r+0x18>
 8011ecc:	6a03      	ldr	r3, [r0, #32]
 8011ece:	b90b      	cbnz	r3, 8011ed4 <_vfiprintf_r+0x18>
 8011ed0:	f7fd fbe0 	bl	800f694 <__sinit>
 8011ed4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ed6:	07d9      	lsls	r1, r3, #31
 8011ed8:	d405      	bmi.n	8011ee6 <_vfiprintf_r+0x2a>
 8011eda:	89ab      	ldrh	r3, [r5, #12]
 8011edc:	059a      	lsls	r2, r3, #22
 8011ede:	d402      	bmi.n	8011ee6 <_vfiprintf_r+0x2a>
 8011ee0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011ee2:	f7fd fd20 	bl	800f926 <__retarget_lock_acquire_recursive>
 8011ee6:	89ab      	ldrh	r3, [r5, #12]
 8011ee8:	071b      	lsls	r3, r3, #28
 8011eea:	d501      	bpl.n	8011ef0 <_vfiprintf_r+0x34>
 8011eec:	692b      	ldr	r3, [r5, #16]
 8011eee:	b99b      	cbnz	r3, 8011f18 <_vfiprintf_r+0x5c>
 8011ef0:	4629      	mov	r1, r5
 8011ef2:	4630      	mov	r0, r6
 8011ef4:	f000 f938 	bl	8012168 <__swsetup_r>
 8011ef8:	b170      	cbz	r0, 8011f18 <_vfiprintf_r+0x5c>
 8011efa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011efc:	07dc      	lsls	r4, r3, #31
 8011efe:	d504      	bpl.n	8011f0a <_vfiprintf_r+0x4e>
 8011f00:	f04f 30ff 	mov.w	r0, #4294967295
 8011f04:	b01d      	add	sp, #116	@ 0x74
 8011f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f0a:	89ab      	ldrh	r3, [r5, #12]
 8011f0c:	0598      	lsls	r0, r3, #22
 8011f0e:	d4f7      	bmi.n	8011f00 <_vfiprintf_r+0x44>
 8011f10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011f12:	f7fd fd09 	bl	800f928 <__retarget_lock_release_recursive>
 8011f16:	e7f3      	b.n	8011f00 <_vfiprintf_r+0x44>
 8011f18:	2300      	movs	r3, #0
 8011f1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f1c:	2320      	movs	r3, #32
 8011f1e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011f22:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f26:	2330      	movs	r3, #48	@ 0x30
 8011f28:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80120d8 <_vfiprintf_r+0x21c>
 8011f2c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011f30:	f04f 0901 	mov.w	r9, #1
 8011f34:	4623      	mov	r3, r4
 8011f36:	469a      	mov	sl, r3
 8011f38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f3c:	b10a      	cbz	r2, 8011f42 <_vfiprintf_r+0x86>
 8011f3e:	2a25      	cmp	r2, #37	@ 0x25
 8011f40:	d1f9      	bne.n	8011f36 <_vfiprintf_r+0x7a>
 8011f42:	ebba 0b04 	subs.w	fp, sl, r4
 8011f46:	d00b      	beq.n	8011f60 <_vfiprintf_r+0xa4>
 8011f48:	465b      	mov	r3, fp
 8011f4a:	4622      	mov	r2, r4
 8011f4c:	4629      	mov	r1, r5
 8011f4e:	4630      	mov	r0, r6
 8011f50:	f7ff ffa2 	bl	8011e98 <__sfputs_r>
 8011f54:	3001      	adds	r0, #1
 8011f56:	f000 80a7 	beq.w	80120a8 <_vfiprintf_r+0x1ec>
 8011f5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011f5c:	445a      	add	r2, fp
 8011f5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8011f60:	f89a 3000 	ldrb.w	r3, [sl]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	f000 809f 	beq.w	80120a8 <_vfiprintf_r+0x1ec>
 8011f6a:	2300      	movs	r3, #0
 8011f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8011f70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011f74:	f10a 0a01 	add.w	sl, sl, #1
 8011f78:	9304      	str	r3, [sp, #16]
 8011f7a:	9307      	str	r3, [sp, #28]
 8011f7c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011f80:	931a      	str	r3, [sp, #104]	@ 0x68
 8011f82:	4654      	mov	r4, sl
 8011f84:	2205      	movs	r2, #5
 8011f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f8a:	4853      	ldr	r0, [pc, #332]	@ (80120d8 <_vfiprintf_r+0x21c>)
 8011f8c:	f7ee f948 	bl	8000220 <memchr>
 8011f90:	9a04      	ldr	r2, [sp, #16]
 8011f92:	b9d8      	cbnz	r0, 8011fcc <_vfiprintf_r+0x110>
 8011f94:	06d1      	lsls	r1, r2, #27
 8011f96:	bf44      	itt	mi
 8011f98:	2320      	movmi	r3, #32
 8011f9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f9e:	0713      	lsls	r3, r2, #28
 8011fa0:	bf44      	itt	mi
 8011fa2:	232b      	movmi	r3, #43	@ 0x2b
 8011fa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011fa8:	f89a 3000 	ldrb.w	r3, [sl]
 8011fac:	2b2a      	cmp	r3, #42	@ 0x2a
 8011fae:	d015      	beq.n	8011fdc <_vfiprintf_r+0x120>
 8011fb0:	9a07      	ldr	r2, [sp, #28]
 8011fb2:	4654      	mov	r4, sl
 8011fb4:	2000      	movs	r0, #0
 8011fb6:	f04f 0c0a 	mov.w	ip, #10
 8011fba:	4621      	mov	r1, r4
 8011fbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011fc0:	3b30      	subs	r3, #48	@ 0x30
 8011fc2:	2b09      	cmp	r3, #9
 8011fc4:	d94b      	bls.n	801205e <_vfiprintf_r+0x1a2>
 8011fc6:	b1b0      	cbz	r0, 8011ff6 <_vfiprintf_r+0x13a>
 8011fc8:	9207      	str	r2, [sp, #28]
 8011fca:	e014      	b.n	8011ff6 <_vfiprintf_r+0x13a>
 8011fcc:	eba0 0308 	sub.w	r3, r0, r8
 8011fd0:	fa09 f303 	lsl.w	r3, r9, r3
 8011fd4:	4313      	orrs	r3, r2
 8011fd6:	9304      	str	r3, [sp, #16]
 8011fd8:	46a2      	mov	sl, r4
 8011fda:	e7d2      	b.n	8011f82 <_vfiprintf_r+0xc6>
 8011fdc:	9b03      	ldr	r3, [sp, #12]
 8011fde:	1d19      	adds	r1, r3, #4
 8011fe0:	681b      	ldr	r3, [r3, #0]
 8011fe2:	9103      	str	r1, [sp, #12]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	bfbb      	ittet	lt
 8011fe8:	425b      	neglt	r3, r3
 8011fea:	f042 0202 	orrlt.w	r2, r2, #2
 8011fee:	9307      	strge	r3, [sp, #28]
 8011ff0:	9307      	strlt	r3, [sp, #28]
 8011ff2:	bfb8      	it	lt
 8011ff4:	9204      	strlt	r2, [sp, #16]
 8011ff6:	7823      	ldrb	r3, [r4, #0]
 8011ff8:	2b2e      	cmp	r3, #46	@ 0x2e
 8011ffa:	d10a      	bne.n	8012012 <_vfiprintf_r+0x156>
 8011ffc:	7863      	ldrb	r3, [r4, #1]
 8011ffe:	2b2a      	cmp	r3, #42	@ 0x2a
 8012000:	d132      	bne.n	8012068 <_vfiprintf_r+0x1ac>
 8012002:	9b03      	ldr	r3, [sp, #12]
 8012004:	1d1a      	adds	r2, r3, #4
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	9203      	str	r2, [sp, #12]
 801200a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801200e:	3402      	adds	r4, #2
 8012010:	9305      	str	r3, [sp, #20]
 8012012:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80120e8 <_vfiprintf_r+0x22c>
 8012016:	7821      	ldrb	r1, [r4, #0]
 8012018:	2203      	movs	r2, #3
 801201a:	4650      	mov	r0, sl
 801201c:	f7ee f900 	bl	8000220 <memchr>
 8012020:	b138      	cbz	r0, 8012032 <_vfiprintf_r+0x176>
 8012022:	9b04      	ldr	r3, [sp, #16]
 8012024:	eba0 000a 	sub.w	r0, r0, sl
 8012028:	2240      	movs	r2, #64	@ 0x40
 801202a:	4082      	lsls	r2, r0
 801202c:	4313      	orrs	r3, r2
 801202e:	3401      	adds	r4, #1
 8012030:	9304      	str	r3, [sp, #16]
 8012032:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012036:	4829      	ldr	r0, [pc, #164]	@ (80120dc <_vfiprintf_r+0x220>)
 8012038:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801203c:	2206      	movs	r2, #6
 801203e:	f7ee f8ef 	bl	8000220 <memchr>
 8012042:	2800      	cmp	r0, #0
 8012044:	d03f      	beq.n	80120c6 <_vfiprintf_r+0x20a>
 8012046:	4b26      	ldr	r3, [pc, #152]	@ (80120e0 <_vfiprintf_r+0x224>)
 8012048:	bb1b      	cbnz	r3, 8012092 <_vfiprintf_r+0x1d6>
 801204a:	9b03      	ldr	r3, [sp, #12]
 801204c:	3307      	adds	r3, #7
 801204e:	f023 0307 	bic.w	r3, r3, #7
 8012052:	3308      	adds	r3, #8
 8012054:	9303      	str	r3, [sp, #12]
 8012056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012058:	443b      	add	r3, r7
 801205a:	9309      	str	r3, [sp, #36]	@ 0x24
 801205c:	e76a      	b.n	8011f34 <_vfiprintf_r+0x78>
 801205e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012062:	460c      	mov	r4, r1
 8012064:	2001      	movs	r0, #1
 8012066:	e7a8      	b.n	8011fba <_vfiprintf_r+0xfe>
 8012068:	2300      	movs	r3, #0
 801206a:	3401      	adds	r4, #1
 801206c:	9305      	str	r3, [sp, #20]
 801206e:	4619      	mov	r1, r3
 8012070:	f04f 0c0a 	mov.w	ip, #10
 8012074:	4620      	mov	r0, r4
 8012076:	f810 2b01 	ldrb.w	r2, [r0], #1
 801207a:	3a30      	subs	r2, #48	@ 0x30
 801207c:	2a09      	cmp	r2, #9
 801207e:	d903      	bls.n	8012088 <_vfiprintf_r+0x1cc>
 8012080:	2b00      	cmp	r3, #0
 8012082:	d0c6      	beq.n	8012012 <_vfiprintf_r+0x156>
 8012084:	9105      	str	r1, [sp, #20]
 8012086:	e7c4      	b.n	8012012 <_vfiprintf_r+0x156>
 8012088:	fb0c 2101 	mla	r1, ip, r1, r2
 801208c:	4604      	mov	r4, r0
 801208e:	2301      	movs	r3, #1
 8012090:	e7f0      	b.n	8012074 <_vfiprintf_r+0x1b8>
 8012092:	ab03      	add	r3, sp, #12
 8012094:	9300      	str	r3, [sp, #0]
 8012096:	462a      	mov	r2, r5
 8012098:	4b12      	ldr	r3, [pc, #72]	@ (80120e4 <_vfiprintf_r+0x228>)
 801209a:	a904      	add	r1, sp, #16
 801209c:	4630      	mov	r0, r6
 801209e:	f7fc fca1 	bl	800e9e4 <_printf_float>
 80120a2:	4607      	mov	r7, r0
 80120a4:	1c78      	adds	r0, r7, #1
 80120a6:	d1d6      	bne.n	8012056 <_vfiprintf_r+0x19a>
 80120a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120aa:	07d9      	lsls	r1, r3, #31
 80120ac:	d405      	bmi.n	80120ba <_vfiprintf_r+0x1fe>
 80120ae:	89ab      	ldrh	r3, [r5, #12]
 80120b0:	059a      	lsls	r2, r3, #22
 80120b2:	d402      	bmi.n	80120ba <_vfiprintf_r+0x1fe>
 80120b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80120b6:	f7fd fc37 	bl	800f928 <__retarget_lock_release_recursive>
 80120ba:	89ab      	ldrh	r3, [r5, #12]
 80120bc:	065b      	lsls	r3, r3, #25
 80120be:	f53f af1f 	bmi.w	8011f00 <_vfiprintf_r+0x44>
 80120c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80120c4:	e71e      	b.n	8011f04 <_vfiprintf_r+0x48>
 80120c6:	ab03      	add	r3, sp, #12
 80120c8:	9300      	str	r3, [sp, #0]
 80120ca:	462a      	mov	r2, r5
 80120cc:	4b05      	ldr	r3, [pc, #20]	@ (80120e4 <_vfiprintf_r+0x228>)
 80120ce:	a904      	add	r1, sp, #16
 80120d0:	4630      	mov	r0, r6
 80120d2:	f7fc ff1f 	bl	800ef14 <_printf_i>
 80120d6:	e7e4      	b.n	80120a2 <_vfiprintf_r+0x1e6>
 80120d8:	08012ae9 	.word	0x08012ae9
 80120dc:	08012af3 	.word	0x08012af3
 80120e0:	0800e9e5 	.word	0x0800e9e5
 80120e4:	08011e99 	.word	0x08011e99
 80120e8:	08012aef 	.word	0x08012aef

080120ec <__swbuf_r>:
 80120ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120ee:	460e      	mov	r6, r1
 80120f0:	4614      	mov	r4, r2
 80120f2:	4605      	mov	r5, r0
 80120f4:	b118      	cbz	r0, 80120fe <__swbuf_r+0x12>
 80120f6:	6a03      	ldr	r3, [r0, #32]
 80120f8:	b90b      	cbnz	r3, 80120fe <__swbuf_r+0x12>
 80120fa:	f7fd facb 	bl	800f694 <__sinit>
 80120fe:	69a3      	ldr	r3, [r4, #24]
 8012100:	60a3      	str	r3, [r4, #8]
 8012102:	89a3      	ldrh	r3, [r4, #12]
 8012104:	071a      	lsls	r2, r3, #28
 8012106:	d501      	bpl.n	801210c <__swbuf_r+0x20>
 8012108:	6923      	ldr	r3, [r4, #16]
 801210a:	b943      	cbnz	r3, 801211e <__swbuf_r+0x32>
 801210c:	4621      	mov	r1, r4
 801210e:	4628      	mov	r0, r5
 8012110:	f000 f82a 	bl	8012168 <__swsetup_r>
 8012114:	b118      	cbz	r0, 801211e <__swbuf_r+0x32>
 8012116:	f04f 37ff 	mov.w	r7, #4294967295
 801211a:	4638      	mov	r0, r7
 801211c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801211e:	6823      	ldr	r3, [r4, #0]
 8012120:	6922      	ldr	r2, [r4, #16]
 8012122:	1a98      	subs	r0, r3, r2
 8012124:	6963      	ldr	r3, [r4, #20]
 8012126:	b2f6      	uxtb	r6, r6
 8012128:	4283      	cmp	r3, r0
 801212a:	4637      	mov	r7, r6
 801212c:	dc05      	bgt.n	801213a <__swbuf_r+0x4e>
 801212e:	4621      	mov	r1, r4
 8012130:	4628      	mov	r0, r5
 8012132:	f7ff fdc7 	bl	8011cc4 <_fflush_r>
 8012136:	2800      	cmp	r0, #0
 8012138:	d1ed      	bne.n	8012116 <__swbuf_r+0x2a>
 801213a:	68a3      	ldr	r3, [r4, #8]
 801213c:	3b01      	subs	r3, #1
 801213e:	60a3      	str	r3, [r4, #8]
 8012140:	6823      	ldr	r3, [r4, #0]
 8012142:	1c5a      	adds	r2, r3, #1
 8012144:	6022      	str	r2, [r4, #0]
 8012146:	701e      	strb	r6, [r3, #0]
 8012148:	6962      	ldr	r2, [r4, #20]
 801214a:	1c43      	adds	r3, r0, #1
 801214c:	429a      	cmp	r2, r3
 801214e:	d004      	beq.n	801215a <__swbuf_r+0x6e>
 8012150:	89a3      	ldrh	r3, [r4, #12]
 8012152:	07db      	lsls	r3, r3, #31
 8012154:	d5e1      	bpl.n	801211a <__swbuf_r+0x2e>
 8012156:	2e0a      	cmp	r6, #10
 8012158:	d1df      	bne.n	801211a <__swbuf_r+0x2e>
 801215a:	4621      	mov	r1, r4
 801215c:	4628      	mov	r0, r5
 801215e:	f7ff fdb1 	bl	8011cc4 <_fflush_r>
 8012162:	2800      	cmp	r0, #0
 8012164:	d0d9      	beq.n	801211a <__swbuf_r+0x2e>
 8012166:	e7d6      	b.n	8012116 <__swbuf_r+0x2a>

08012168 <__swsetup_r>:
 8012168:	b538      	push	{r3, r4, r5, lr}
 801216a:	4b29      	ldr	r3, [pc, #164]	@ (8012210 <__swsetup_r+0xa8>)
 801216c:	4605      	mov	r5, r0
 801216e:	6818      	ldr	r0, [r3, #0]
 8012170:	460c      	mov	r4, r1
 8012172:	b118      	cbz	r0, 801217c <__swsetup_r+0x14>
 8012174:	6a03      	ldr	r3, [r0, #32]
 8012176:	b90b      	cbnz	r3, 801217c <__swsetup_r+0x14>
 8012178:	f7fd fa8c 	bl	800f694 <__sinit>
 801217c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012180:	0719      	lsls	r1, r3, #28
 8012182:	d422      	bmi.n	80121ca <__swsetup_r+0x62>
 8012184:	06da      	lsls	r2, r3, #27
 8012186:	d407      	bmi.n	8012198 <__swsetup_r+0x30>
 8012188:	2209      	movs	r2, #9
 801218a:	602a      	str	r2, [r5, #0]
 801218c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012190:	81a3      	strh	r3, [r4, #12]
 8012192:	f04f 30ff 	mov.w	r0, #4294967295
 8012196:	e033      	b.n	8012200 <__swsetup_r+0x98>
 8012198:	0758      	lsls	r0, r3, #29
 801219a:	d512      	bpl.n	80121c2 <__swsetup_r+0x5a>
 801219c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801219e:	b141      	cbz	r1, 80121b2 <__swsetup_r+0x4a>
 80121a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80121a4:	4299      	cmp	r1, r3
 80121a6:	d002      	beq.n	80121ae <__swsetup_r+0x46>
 80121a8:	4628      	mov	r0, r5
 80121aa:	f7fe fa29 	bl	8010600 <_free_r>
 80121ae:	2300      	movs	r3, #0
 80121b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80121b2:	89a3      	ldrh	r3, [r4, #12]
 80121b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80121b8:	81a3      	strh	r3, [r4, #12]
 80121ba:	2300      	movs	r3, #0
 80121bc:	6063      	str	r3, [r4, #4]
 80121be:	6923      	ldr	r3, [r4, #16]
 80121c0:	6023      	str	r3, [r4, #0]
 80121c2:	89a3      	ldrh	r3, [r4, #12]
 80121c4:	f043 0308 	orr.w	r3, r3, #8
 80121c8:	81a3      	strh	r3, [r4, #12]
 80121ca:	6923      	ldr	r3, [r4, #16]
 80121cc:	b94b      	cbnz	r3, 80121e2 <__swsetup_r+0x7a>
 80121ce:	89a3      	ldrh	r3, [r4, #12]
 80121d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80121d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80121d8:	d003      	beq.n	80121e2 <__swsetup_r+0x7a>
 80121da:	4621      	mov	r1, r4
 80121dc:	4628      	mov	r0, r5
 80121de:	f000 f883 	bl	80122e8 <__smakebuf_r>
 80121e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121e6:	f013 0201 	ands.w	r2, r3, #1
 80121ea:	d00a      	beq.n	8012202 <__swsetup_r+0x9a>
 80121ec:	2200      	movs	r2, #0
 80121ee:	60a2      	str	r2, [r4, #8]
 80121f0:	6962      	ldr	r2, [r4, #20]
 80121f2:	4252      	negs	r2, r2
 80121f4:	61a2      	str	r2, [r4, #24]
 80121f6:	6922      	ldr	r2, [r4, #16]
 80121f8:	b942      	cbnz	r2, 801220c <__swsetup_r+0xa4>
 80121fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80121fe:	d1c5      	bne.n	801218c <__swsetup_r+0x24>
 8012200:	bd38      	pop	{r3, r4, r5, pc}
 8012202:	0799      	lsls	r1, r3, #30
 8012204:	bf58      	it	pl
 8012206:	6962      	ldrpl	r2, [r4, #20]
 8012208:	60a2      	str	r2, [r4, #8]
 801220a:	e7f4      	b.n	80121f6 <__swsetup_r+0x8e>
 801220c:	2000      	movs	r0, #0
 801220e:	e7f7      	b.n	8012200 <__swsetup_r+0x98>
 8012210:	20000208 	.word	0x20000208

08012214 <_raise_r>:
 8012214:	291f      	cmp	r1, #31
 8012216:	b538      	push	{r3, r4, r5, lr}
 8012218:	4605      	mov	r5, r0
 801221a:	460c      	mov	r4, r1
 801221c:	d904      	bls.n	8012228 <_raise_r+0x14>
 801221e:	2316      	movs	r3, #22
 8012220:	6003      	str	r3, [r0, #0]
 8012222:	f04f 30ff 	mov.w	r0, #4294967295
 8012226:	bd38      	pop	{r3, r4, r5, pc}
 8012228:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801222a:	b112      	cbz	r2, 8012232 <_raise_r+0x1e>
 801222c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012230:	b94b      	cbnz	r3, 8012246 <_raise_r+0x32>
 8012232:	4628      	mov	r0, r5
 8012234:	f000 f830 	bl	8012298 <_getpid_r>
 8012238:	4622      	mov	r2, r4
 801223a:	4601      	mov	r1, r0
 801223c:	4628      	mov	r0, r5
 801223e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012242:	f000 b817 	b.w	8012274 <_kill_r>
 8012246:	2b01      	cmp	r3, #1
 8012248:	d00a      	beq.n	8012260 <_raise_r+0x4c>
 801224a:	1c59      	adds	r1, r3, #1
 801224c:	d103      	bne.n	8012256 <_raise_r+0x42>
 801224e:	2316      	movs	r3, #22
 8012250:	6003      	str	r3, [r0, #0]
 8012252:	2001      	movs	r0, #1
 8012254:	e7e7      	b.n	8012226 <_raise_r+0x12>
 8012256:	2100      	movs	r1, #0
 8012258:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801225c:	4620      	mov	r0, r4
 801225e:	4798      	blx	r3
 8012260:	2000      	movs	r0, #0
 8012262:	e7e0      	b.n	8012226 <_raise_r+0x12>

08012264 <raise>:
 8012264:	4b02      	ldr	r3, [pc, #8]	@ (8012270 <raise+0xc>)
 8012266:	4601      	mov	r1, r0
 8012268:	6818      	ldr	r0, [r3, #0]
 801226a:	f7ff bfd3 	b.w	8012214 <_raise_r>
 801226e:	bf00      	nop
 8012270:	20000208 	.word	0x20000208

08012274 <_kill_r>:
 8012274:	b538      	push	{r3, r4, r5, lr}
 8012276:	4d07      	ldr	r5, [pc, #28]	@ (8012294 <_kill_r+0x20>)
 8012278:	2300      	movs	r3, #0
 801227a:	4604      	mov	r4, r0
 801227c:	4608      	mov	r0, r1
 801227e:	4611      	mov	r1, r2
 8012280:	602b      	str	r3, [r5, #0]
 8012282:	f7ef fdf1 	bl	8001e68 <_kill>
 8012286:	1c43      	adds	r3, r0, #1
 8012288:	d102      	bne.n	8012290 <_kill_r+0x1c>
 801228a:	682b      	ldr	r3, [r5, #0]
 801228c:	b103      	cbz	r3, 8012290 <_kill_r+0x1c>
 801228e:	6023      	str	r3, [r4, #0]
 8012290:	bd38      	pop	{r3, r4, r5, pc}
 8012292:	bf00      	nop
 8012294:	20000abc 	.word	0x20000abc

08012298 <_getpid_r>:
 8012298:	f7ef bdde 	b.w	8001e58 <_getpid>

0801229c <__swhatbuf_r>:
 801229c:	b570      	push	{r4, r5, r6, lr}
 801229e:	460c      	mov	r4, r1
 80122a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80122a4:	2900      	cmp	r1, #0
 80122a6:	b096      	sub	sp, #88	@ 0x58
 80122a8:	4615      	mov	r5, r2
 80122aa:	461e      	mov	r6, r3
 80122ac:	da0d      	bge.n	80122ca <__swhatbuf_r+0x2e>
 80122ae:	89a3      	ldrh	r3, [r4, #12]
 80122b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80122b4:	f04f 0100 	mov.w	r1, #0
 80122b8:	bf14      	ite	ne
 80122ba:	2340      	movne	r3, #64	@ 0x40
 80122bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80122c0:	2000      	movs	r0, #0
 80122c2:	6031      	str	r1, [r6, #0]
 80122c4:	602b      	str	r3, [r5, #0]
 80122c6:	b016      	add	sp, #88	@ 0x58
 80122c8:	bd70      	pop	{r4, r5, r6, pc}
 80122ca:	466a      	mov	r2, sp
 80122cc:	f000 f848 	bl	8012360 <_fstat_r>
 80122d0:	2800      	cmp	r0, #0
 80122d2:	dbec      	blt.n	80122ae <__swhatbuf_r+0x12>
 80122d4:	9901      	ldr	r1, [sp, #4]
 80122d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80122da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80122de:	4259      	negs	r1, r3
 80122e0:	4159      	adcs	r1, r3
 80122e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80122e6:	e7eb      	b.n	80122c0 <__swhatbuf_r+0x24>

080122e8 <__smakebuf_r>:
 80122e8:	898b      	ldrh	r3, [r1, #12]
 80122ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80122ec:	079d      	lsls	r5, r3, #30
 80122ee:	4606      	mov	r6, r0
 80122f0:	460c      	mov	r4, r1
 80122f2:	d507      	bpl.n	8012304 <__smakebuf_r+0x1c>
 80122f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80122f8:	6023      	str	r3, [r4, #0]
 80122fa:	6123      	str	r3, [r4, #16]
 80122fc:	2301      	movs	r3, #1
 80122fe:	6163      	str	r3, [r4, #20]
 8012300:	b003      	add	sp, #12
 8012302:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012304:	ab01      	add	r3, sp, #4
 8012306:	466a      	mov	r2, sp
 8012308:	f7ff ffc8 	bl	801229c <__swhatbuf_r>
 801230c:	9f00      	ldr	r7, [sp, #0]
 801230e:	4605      	mov	r5, r0
 8012310:	4639      	mov	r1, r7
 8012312:	4630      	mov	r0, r6
 8012314:	f7fe fd22 	bl	8010d5c <_malloc_r>
 8012318:	b948      	cbnz	r0, 801232e <__smakebuf_r+0x46>
 801231a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801231e:	059a      	lsls	r2, r3, #22
 8012320:	d4ee      	bmi.n	8012300 <__smakebuf_r+0x18>
 8012322:	f023 0303 	bic.w	r3, r3, #3
 8012326:	f043 0302 	orr.w	r3, r3, #2
 801232a:	81a3      	strh	r3, [r4, #12]
 801232c:	e7e2      	b.n	80122f4 <__smakebuf_r+0xc>
 801232e:	89a3      	ldrh	r3, [r4, #12]
 8012330:	6020      	str	r0, [r4, #0]
 8012332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012336:	81a3      	strh	r3, [r4, #12]
 8012338:	9b01      	ldr	r3, [sp, #4]
 801233a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801233e:	b15b      	cbz	r3, 8012358 <__smakebuf_r+0x70>
 8012340:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012344:	4630      	mov	r0, r6
 8012346:	f000 f81d 	bl	8012384 <_isatty_r>
 801234a:	b128      	cbz	r0, 8012358 <__smakebuf_r+0x70>
 801234c:	89a3      	ldrh	r3, [r4, #12]
 801234e:	f023 0303 	bic.w	r3, r3, #3
 8012352:	f043 0301 	orr.w	r3, r3, #1
 8012356:	81a3      	strh	r3, [r4, #12]
 8012358:	89a3      	ldrh	r3, [r4, #12]
 801235a:	431d      	orrs	r5, r3
 801235c:	81a5      	strh	r5, [r4, #12]
 801235e:	e7cf      	b.n	8012300 <__smakebuf_r+0x18>

08012360 <_fstat_r>:
 8012360:	b538      	push	{r3, r4, r5, lr}
 8012362:	4d07      	ldr	r5, [pc, #28]	@ (8012380 <_fstat_r+0x20>)
 8012364:	2300      	movs	r3, #0
 8012366:	4604      	mov	r4, r0
 8012368:	4608      	mov	r0, r1
 801236a:	4611      	mov	r1, r2
 801236c:	602b      	str	r3, [r5, #0]
 801236e:	f7ef fddb 	bl	8001f28 <_fstat>
 8012372:	1c43      	adds	r3, r0, #1
 8012374:	d102      	bne.n	801237c <_fstat_r+0x1c>
 8012376:	682b      	ldr	r3, [r5, #0]
 8012378:	b103      	cbz	r3, 801237c <_fstat_r+0x1c>
 801237a:	6023      	str	r3, [r4, #0]
 801237c:	bd38      	pop	{r3, r4, r5, pc}
 801237e:	bf00      	nop
 8012380:	20000abc 	.word	0x20000abc

08012384 <_isatty_r>:
 8012384:	b538      	push	{r3, r4, r5, lr}
 8012386:	4d06      	ldr	r5, [pc, #24]	@ (80123a0 <_isatty_r+0x1c>)
 8012388:	2300      	movs	r3, #0
 801238a:	4604      	mov	r4, r0
 801238c:	4608      	mov	r0, r1
 801238e:	602b      	str	r3, [r5, #0]
 8012390:	f7ef fdda 	bl	8001f48 <_isatty>
 8012394:	1c43      	adds	r3, r0, #1
 8012396:	d102      	bne.n	801239e <_isatty_r+0x1a>
 8012398:	682b      	ldr	r3, [r5, #0]
 801239a:	b103      	cbz	r3, 801239e <_isatty_r+0x1a>
 801239c:	6023      	str	r3, [r4, #0]
 801239e:	bd38      	pop	{r3, r4, r5, pc}
 80123a0:	20000abc 	.word	0x20000abc

080123a4 <fmod>:
 80123a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123a6:	ed2d 8b02 	vpush	{d8}
 80123aa:	ec57 6b10 	vmov	r6, r7, d0
 80123ae:	ec55 4b11 	vmov	r4, r5, d1
 80123b2:	f000 f825 	bl	8012400 <__ieee754_fmod>
 80123b6:	4622      	mov	r2, r4
 80123b8:	462b      	mov	r3, r5
 80123ba:	4630      	mov	r0, r6
 80123bc:	4639      	mov	r1, r7
 80123be:	eeb0 8a40 	vmov.f32	s16, s0
 80123c2:	eef0 8a60 	vmov.f32	s17, s1
 80123c6:	f7ee fbd9 	bl	8000b7c <__aeabi_dcmpun>
 80123ca:	b990      	cbnz	r0, 80123f2 <fmod+0x4e>
 80123cc:	2200      	movs	r2, #0
 80123ce:	2300      	movs	r3, #0
 80123d0:	4620      	mov	r0, r4
 80123d2:	4629      	mov	r1, r5
 80123d4:	f7ee fba0 	bl	8000b18 <__aeabi_dcmpeq>
 80123d8:	b158      	cbz	r0, 80123f2 <fmod+0x4e>
 80123da:	f7fd fa79 	bl	800f8d0 <__errno>
 80123de:	2321      	movs	r3, #33	@ 0x21
 80123e0:	6003      	str	r3, [r0, #0]
 80123e2:	2200      	movs	r2, #0
 80123e4:	2300      	movs	r3, #0
 80123e6:	4610      	mov	r0, r2
 80123e8:	4619      	mov	r1, r3
 80123ea:	f7ee fa57 	bl	800089c <__aeabi_ddiv>
 80123ee:	ec41 0b18 	vmov	d8, r0, r1
 80123f2:	eeb0 0a48 	vmov.f32	s0, s16
 80123f6:	eef0 0a68 	vmov.f32	s1, s17
 80123fa:	ecbd 8b02 	vpop	{d8}
 80123fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012400 <__ieee754_fmod>:
 8012400:	ec53 2b11 	vmov	r2, r3, d1
 8012404:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 8012408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801240c:	ea52 040c 	orrs.w	r4, r2, ip
 8012410:	ec51 0b10 	vmov	r0, r1, d0
 8012414:	461e      	mov	r6, r3
 8012416:	4617      	mov	r7, r2
 8012418:	4696      	mov	lr, r2
 801241a:	d00c      	beq.n	8012436 <__ieee754_fmod+0x36>
 801241c:	4c77      	ldr	r4, [pc, #476]	@ (80125fc <__ieee754_fmod+0x1fc>)
 801241e:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8012422:	45a0      	cmp	r8, r4
 8012424:	4689      	mov	r9, r1
 8012426:	d806      	bhi.n	8012436 <__ieee754_fmod+0x36>
 8012428:	4254      	negs	r4, r2
 801242a:	4d75      	ldr	r5, [pc, #468]	@ (8012600 <__ieee754_fmod+0x200>)
 801242c:	4314      	orrs	r4, r2
 801242e:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 8012432:	42ac      	cmp	r4, r5
 8012434:	d909      	bls.n	801244a <__ieee754_fmod+0x4a>
 8012436:	f7ee f907 	bl	8000648 <__aeabi_dmul>
 801243a:	4602      	mov	r2, r0
 801243c:	460b      	mov	r3, r1
 801243e:	f7ee fa2d 	bl	800089c <__aeabi_ddiv>
 8012442:	ec41 0b10 	vmov	d0, r0, r1
 8012446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801244a:	45e0      	cmp	r8, ip
 801244c:	4682      	mov	sl, r0
 801244e:	4604      	mov	r4, r0
 8012450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8012454:	dc09      	bgt.n	801246a <__ieee754_fmod+0x6a>
 8012456:	dbf4      	blt.n	8012442 <__ieee754_fmod+0x42>
 8012458:	4282      	cmp	r2, r0
 801245a:	d8f2      	bhi.n	8012442 <__ieee754_fmod+0x42>
 801245c:	d105      	bne.n	801246a <__ieee754_fmod+0x6a>
 801245e:	4b69      	ldr	r3, [pc, #420]	@ (8012604 <__ieee754_fmod+0x204>)
 8012460:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8012464:	e9d3 0100 	ldrd	r0, r1, [r3]
 8012468:	e7eb      	b.n	8012442 <__ieee754_fmod+0x42>
 801246a:	4a65      	ldr	r2, [pc, #404]	@ (8012600 <__ieee754_fmod+0x200>)
 801246c:	ea19 0f02 	tst.w	r9, r2
 8012470:	d148      	bne.n	8012504 <__ieee754_fmod+0x104>
 8012472:	f1b8 0f00 	cmp.w	r8, #0
 8012476:	d13d      	bne.n	80124f4 <__ieee754_fmod+0xf4>
 8012478:	4963      	ldr	r1, [pc, #396]	@ (8012608 <__ieee754_fmod+0x208>)
 801247a:	4653      	mov	r3, sl
 801247c:	2b00      	cmp	r3, #0
 801247e:	dc36      	bgt.n	80124ee <__ieee754_fmod+0xee>
 8012480:	4216      	tst	r6, r2
 8012482:	d14f      	bne.n	8012524 <__ieee754_fmod+0x124>
 8012484:	f1bc 0f00 	cmp.w	ip, #0
 8012488:	d144      	bne.n	8012514 <__ieee754_fmod+0x114>
 801248a:	4a5f      	ldr	r2, [pc, #380]	@ (8012608 <__ieee754_fmod+0x208>)
 801248c:	463b      	mov	r3, r7
 801248e:	2b00      	cmp	r3, #0
 8012490:	dc3d      	bgt.n	801250e <__ieee754_fmod+0x10e>
 8012492:	485e      	ldr	r0, [pc, #376]	@ (801260c <__ieee754_fmod+0x20c>)
 8012494:	4281      	cmp	r1, r0
 8012496:	db4a      	blt.n	801252e <__ieee754_fmod+0x12e>
 8012498:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801249c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80124a0:	485a      	ldr	r0, [pc, #360]	@ (801260c <__ieee754_fmod+0x20c>)
 80124a2:	4282      	cmp	r2, r0
 80124a4:	db57      	blt.n	8012556 <__ieee754_fmod+0x156>
 80124a6:	f3c6 0613 	ubfx	r6, r6, #0, #20
 80124aa:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 80124ae:	1a89      	subs	r1, r1, r2
 80124b0:	1b98      	subs	r0, r3, r6
 80124b2:	eba4 070e 	sub.w	r7, r4, lr
 80124b6:	2900      	cmp	r1, #0
 80124b8:	d162      	bne.n	8012580 <__ieee754_fmod+0x180>
 80124ba:	4574      	cmp	r4, lr
 80124bc:	bf38      	it	cc
 80124be:	f100 30ff 	addcc.w	r0, r0, #4294967295
 80124c2:	2800      	cmp	r0, #0
 80124c4:	bfa4      	itt	ge
 80124c6:	463c      	movge	r4, r7
 80124c8:	4603      	movge	r3, r0
 80124ca:	ea53 0104 	orrs.w	r1, r3, r4
 80124ce:	d0c6      	beq.n	801245e <__ieee754_fmod+0x5e>
 80124d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80124d4:	db69      	blt.n	80125aa <__ieee754_fmod+0x1aa>
 80124d6:	494d      	ldr	r1, [pc, #308]	@ (801260c <__ieee754_fmod+0x20c>)
 80124d8:	428a      	cmp	r2, r1
 80124da:	db6c      	blt.n	80125b6 <__ieee754_fmod+0x1b6>
 80124dc:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80124e0:	432b      	orrs	r3, r5
 80124e2:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 80124e6:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80124ea:	4620      	mov	r0, r4
 80124ec:	e7a9      	b.n	8012442 <__ieee754_fmod+0x42>
 80124ee:	3901      	subs	r1, #1
 80124f0:	005b      	lsls	r3, r3, #1
 80124f2:	e7c3      	b.n	801247c <__ieee754_fmod+0x7c>
 80124f4:	4945      	ldr	r1, [pc, #276]	@ (801260c <__ieee754_fmod+0x20c>)
 80124f6:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	ddc0      	ble.n	8012480 <__ieee754_fmod+0x80>
 80124fe:	3901      	subs	r1, #1
 8012500:	005b      	lsls	r3, r3, #1
 8012502:	e7fa      	b.n	80124fa <__ieee754_fmod+0xfa>
 8012504:	ea4f 5128 	mov.w	r1, r8, asr #20
 8012508:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 801250c:	e7b8      	b.n	8012480 <__ieee754_fmod+0x80>
 801250e:	3a01      	subs	r2, #1
 8012510:	005b      	lsls	r3, r3, #1
 8012512:	e7bc      	b.n	801248e <__ieee754_fmod+0x8e>
 8012514:	4a3d      	ldr	r2, [pc, #244]	@ (801260c <__ieee754_fmod+0x20c>)
 8012516:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 801251a:	2b00      	cmp	r3, #0
 801251c:	ddb9      	ble.n	8012492 <__ieee754_fmod+0x92>
 801251e:	3a01      	subs	r2, #1
 8012520:	005b      	lsls	r3, r3, #1
 8012522:	e7fa      	b.n	801251a <__ieee754_fmod+0x11a>
 8012524:	ea4f 522c 	mov.w	r2, ip, asr #20
 8012528:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 801252c:	e7b1      	b.n	8012492 <__ieee754_fmod+0x92>
 801252e:	1a40      	subs	r0, r0, r1
 8012530:	281f      	cmp	r0, #31
 8012532:	dc0a      	bgt.n	801254a <__ieee754_fmod+0x14a>
 8012534:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 8012538:	fa08 f800 	lsl.w	r8, r8, r0
 801253c:	fa2a f303 	lsr.w	r3, sl, r3
 8012540:	ea43 0308 	orr.w	r3, r3, r8
 8012544:	fa0a f400 	lsl.w	r4, sl, r0
 8012548:	e7aa      	b.n	80124a0 <__ieee754_fmod+0xa0>
 801254a:	4b31      	ldr	r3, [pc, #196]	@ (8012610 <__ieee754_fmod+0x210>)
 801254c:	1a5b      	subs	r3, r3, r1
 801254e:	fa0a f303 	lsl.w	r3, sl, r3
 8012552:	2400      	movs	r4, #0
 8012554:	e7a4      	b.n	80124a0 <__ieee754_fmod+0xa0>
 8012556:	1a80      	subs	r0, r0, r2
 8012558:	281f      	cmp	r0, #31
 801255a:	dc0a      	bgt.n	8012572 <__ieee754_fmod+0x172>
 801255c:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 8012560:	fa0c fc00 	lsl.w	ip, ip, r0
 8012564:	fa27 f606 	lsr.w	r6, r7, r6
 8012568:	ea46 060c 	orr.w	r6, r6, ip
 801256c:	fa07 fe00 	lsl.w	lr, r7, r0
 8012570:	e79d      	b.n	80124ae <__ieee754_fmod+0xae>
 8012572:	4e27      	ldr	r6, [pc, #156]	@ (8012610 <__ieee754_fmod+0x210>)
 8012574:	1ab6      	subs	r6, r6, r2
 8012576:	fa07 f606 	lsl.w	r6, r7, r6
 801257a:	f04f 0e00 	mov.w	lr, #0
 801257e:	e796      	b.n	80124ae <__ieee754_fmod+0xae>
 8012580:	4574      	cmp	r4, lr
 8012582:	bf38      	it	cc
 8012584:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8012588:	2800      	cmp	r0, #0
 801258a:	da05      	bge.n	8012598 <__ieee754_fmod+0x198>
 801258c:	0fe0      	lsrs	r0, r4, #31
 801258e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8012592:	0064      	lsls	r4, r4, #1
 8012594:	3901      	subs	r1, #1
 8012596:	e78b      	b.n	80124b0 <__ieee754_fmod+0xb0>
 8012598:	ea50 0307 	orrs.w	r3, r0, r7
 801259c:	f43f af5f 	beq.w	801245e <__ieee754_fmod+0x5e>
 80125a0:	0ffb      	lsrs	r3, r7, #31
 80125a2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80125a6:	007c      	lsls	r4, r7, #1
 80125a8:	e7f4      	b.n	8012594 <__ieee754_fmod+0x194>
 80125aa:	0fe1      	lsrs	r1, r4, #31
 80125ac:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 80125b0:	0064      	lsls	r4, r4, #1
 80125b2:	3a01      	subs	r2, #1
 80125b4:	e78c      	b.n	80124d0 <__ieee754_fmod+0xd0>
 80125b6:	1a89      	subs	r1, r1, r2
 80125b8:	2914      	cmp	r1, #20
 80125ba:	dc0a      	bgt.n	80125d2 <__ieee754_fmod+0x1d2>
 80125bc:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 80125c0:	fa03 f202 	lsl.w	r2, r3, r2
 80125c4:	40cc      	lsrs	r4, r1
 80125c6:	4322      	orrs	r2, r4
 80125c8:	410b      	asrs	r3, r1
 80125ca:	ea43 0105 	orr.w	r1, r3, r5
 80125ce:	4610      	mov	r0, r2
 80125d0:	e737      	b.n	8012442 <__ieee754_fmod+0x42>
 80125d2:	291f      	cmp	r1, #31
 80125d4:	dc07      	bgt.n	80125e6 <__ieee754_fmod+0x1e6>
 80125d6:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 80125da:	40cc      	lsrs	r4, r1
 80125dc:	fa03 f202 	lsl.w	r2, r3, r2
 80125e0:	4322      	orrs	r2, r4
 80125e2:	462b      	mov	r3, r5
 80125e4:	e7f1      	b.n	80125ca <__ieee754_fmod+0x1ca>
 80125e6:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 80125ea:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 80125ee:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 80125f2:	32e2      	adds	r2, #226	@ 0xe2
 80125f4:	fa43 f202 	asr.w	r2, r3, r2
 80125f8:	e7f3      	b.n	80125e2 <__ieee754_fmod+0x1e2>
 80125fa:	bf00      	nop
 80125fc:	7fefffff 	.word	0x7fefffff
 8012600:	7ff00000 	.word	0x7ff00000
 8012604:	08012b38 	.word	0x08012b38
 8012608:	fffffbed 	.word	0xfffffbed
 801260c:	fffffc02 	.word	0xfffffc02
 8012610:	fffffbe2 	.word	0xfffffbe2

08012614 <_init>:
 8012614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012616:	bf00      	nop
 8012618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801261a:	bc08      	pop	{r3}
 801261c:	469e      	mov	lr, r3
 801261e:	4770      	bx	lr

08012620 <_fini>:
 8012620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012622:	bf00      	nop
 8012624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012626:	bc08      	pop	{r3}
 8012628:	469e      	mov	lr, r3
 801262a:	4770      	bx	lr
