<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_pcfg_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6800_2ip_2hpm__pcfg__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_pcfg_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6800_2ip_2hpm__pcfg__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_PCFG_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_PCFG_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t BANDGAP;                     <span class="comment">/* 0x0: BANGGAP control */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t LDO1P1;                      <span class="comment">/* 0x4: 1V LDO config */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t LDO2P5;                      <span class="comment">/* 0x8: 2.5V LDO config */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0xC - 0xF: Reserved */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t DCDC_MODE;                   <span class="comment">/* 0x10: DCDC mode select */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __RW uint32_t DCDC_LPMODE;                 <span class="comment">/* 0x14: DCDC low power mode */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __RW uint32_t DCDC_PROT;                   <span class="comment">/* 0x18: DCDC protection */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __RW uint32_t DCDC_CURRENT;                <span class="comment">/* 0x1C: DCDC current estimation */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __RW uint32_t DCDC_ADVMODE;                <span class="comment">/* 0x20: DCDC advance setting */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __RW uint32_t DCDC_ADVPARAM;               <span class="comment">/* 0x24: DCDC advance parameter */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    __RW uint32_t DCDC_MISC;                   <span class="comment">/* 0x28: DCDC misc parameter */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __RW uint32_t DCDC_DEBUG;                  <span class="comment">/* 0x2C: DCDC Debug */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    __RW uint32_t DCDC_START_TIME;             <span class="comment">/* 0x30: DCDC ramp time */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    __RW uint32_t DCDC_RESUME_TIME;            <span class="comment">/* 0x34: DCDC resume time */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    __R  uint8_t  RESERVED1[8];                <span class="comment">/* 0x38 - 0x3F: Reserved */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    __RW uint32_t POWER_TRAP;                  <span class="comment">/* 0x40: power trap */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    __RW uint32_t WAKE_CAUSE;                  <span class="comment">/* 0x44: Wake up source */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    __RW uint32_t WAKE_MASK;                   <span class="comment">/* 0x48: Wake up mask */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    __RW uint32_t SCG_CTRL;                    <span class="comment">/* 0x4C: Clock gate control in PMIC */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    __R  uint8_t  RESERVED2[16];               <span class="comment">/* 0x50 - 0x5F: Reserved */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    __RW uint32_t RC24M;                       <span class="comment">/* 0x60: RC 24M config */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    __RW uint32_t RC24M_TRACK;                 <span class="comment">/* 0x64: RC 24M track mode */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    __RW uint32_t TRACK_TARGET;                <span class="comment">/* 0x68: RC 24M track target */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    __R  uint32_t STATUS;                      <span class="comment">/* 0x6C: RC 24M track status */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#a0b3e3e9e3af27b46490fcbb014695905">   37</a></span>    __R  uint8_t  RESERVED3[16];               <span class="comment">/* 0x70 - 0x7F: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#ab215c3966355fe749a86c76ba23c3966">   38</a></span>    __RW uint32_t <a class="code hl_variable" href="structPCFG__Type.html#ab215c3966355fe749a86c76ba23c3966">DCDCM_MODE</a>;                  <span class="comment">/* 0x80: DCDCM mode select */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#ae8f9849343d6948969efa99a393a4cf0">   39</a></span>    __RW uint32_t <a class="code hl_variable" href="structPCFG__Type.html#ae8f9849343d6948969efa99a393a4cf0">DCDCM_LPMODE</a>;                <span class="comment">/* 0x84: DCDCM low power mode */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#ac7c2e77fa5486cb46322b39589ed83ab">   40</a></span>    __RW uint32_t <a class="code hl_variable" href="structPCFG__Type.html#ac7c2e77fa5486cb46322b39589ed83ab">DCDCM_PROT</a>;                  <span class="comment">/* 0x88: DCDCM protection */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#a2e83bccda7bceb1ab2172b014f143e9b">   41</a></span>    __RW uint32_t <a class="code hl_variable" href="structPCFG__Type.html#a2e83bccda7bceb1ab2172b014f143e9b">DCDCM_CURRENT</a>;               <span class="comment">/* 0x8C: DCDCM current estimation */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#ad8e4879b7da44dc2b5d7a808c37717cc">   42</a></span>    __RW uint32_t <a class="code hl_variable" href="structPCFG__Type.html#ad8e4879b7da44dc2b5d7a808c37717cc">DCDCM_ADVMODE</a>;               <span class="comment">/* 0x90: DCDCM advance setting */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#a929ece94a3ca7bcc596b90d5c2209357">   43</a></span>    __RW uint32_t <a class="code hl_variable" href="structPCFG__Type.html#a929ece94a3ca7bcc596b90d5c2209357">DCDCM_ADVPARAM</a>;              <span class="comment">/* 0x94: DCDCM advance parameter */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#a9e06a07d569808fda4f9c067fce85629">   44</a></span>    __RW uint32_t <a class="code hl_variable" href="structPCFG__Type.html#a9e06a07d569808fda4f9c067fce85629">DCDCM_MISC</a>;                  <span class="comment">/* 0x98: DCDCM misc parameter */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#a888b76e6a676491c06764fee9c552697">   45</a></span>    __RW uint32_t <a class="code hl_variable" href="structPCFG__Type.html#a888b76e6a676491c06764fee9c552697">DCDCM_DEBUG</a>;                 <span class="comment">/* 0x9C: DCDCM Debug */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#a9723303f296879c883c670314caeac59">   46</a></span>    __RW uint32_t <a class="code hl_variable" href="structPCFG__Type.html#a9723303f296879c883c670314caeac59">DCDCM_START_TIME</a>;            <span class="comment">/* 0xA0: DCDCM ramp time */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#a68dcceb1a17197b53fb9f9c497c9d7bd">   47</a></span>    __RW uint32_t <a class="code hl_variable" href="structPCFG__Type.html#a68dcceb1a17197b53fb9f9c497c9d7bd">DCDCM_RESUME_TIME</a>;           <span class="comment">/* 0xA4: DCDCM resume time */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structPCFG__Type.html#a2268929d6f634758788f63cf946053c6">   48</a></span>    __RW uint32_t <a class="code hl_variable" href="structPCFG__Type.html#a2268929d6f634758788f63cf946053c6">DCDCM_POWER_CONFIG</a>;          <span class="comment">/* 0xA8: DCDCM power config */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>} <a class="code hl_struct" href="structPCFG__Type.html">PCFG_Type</a>;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* Bitfield definition for register: BANDGAP */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/*</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * VBG_TRIMMED (RW)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> *</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * Bandgap trim happened, this bit set by hardware after trim value loaded, and stop load, write 0 will clear this bit and reload trim value</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * 0: bandgap is not trimmed</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * 1: bandgap is trimmed</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab62d8970fd8dfb5650a1cac80436de6f">   60</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_TRIMMED_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a1b7a74f6e2bf7ed1830da51a1903421f">   61</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_TRIMMED_SHIFT (31U)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0c22a59d7f673e41ed7895af5c3d2c5d">   62</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_TRIMMED_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_VBG_TRIMMED_SHIFT) &amp; PCFG_BANDGAP_VBG_TRIMMED_MASK)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6bf1596932234ba265f88fac29dca8fb">   63</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_TRIMMED_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_VBG_TRIMMED_MASK) &gt;&gt; PCFG_BANDGAP_VBG_TRIMMED_SHIFT)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/*</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * LOWPOWER_MODE (RW)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> *</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * Banggap work in low power mode, banggap function limited</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * 0: banggap works in normal mode</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * 1: banggap works in low power mode</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8fc9a9c4207c7012a236eb6c616f7413">   72</a></span><span class="preprocessor">#define PCFG_BANDGAP_LOWPOWER_MODE_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad7c8028b5e78b9d9409738cede2a14c9">   73</a></span><span class="preprocessor">#define PCFG_BANDGAP_LOWPOWER_MODE_SHIFT (25U)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a61191a02f84fc99e5d812e9d1145f1ce">   74</a></span><span class="preprocessor">#define PCFG_BANDGAP_LOWPOWER_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_LOWPOWER_MODE_SHIFT) &amp; PCFG_BANDGAP_LOWPOWER_MODE_MASK)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a62c69530c0f400491cce93aa11305015">   75</a></span><span class="preprocessor">#define PCFG_BANDGAP_LOWPOWER_MODE_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_LOWPOWER_MODE_MASK) &gt;&gt; PCFG_BANDGAP_LOWPOWER_MODE_SHIFT)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/*</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * POWER_SAVE (RW)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> *</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * Banggap work in power save mode, banggap function normally</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * 0: banggap works in high performance mode</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * 1: banggap works in power saving mode</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#afed531fb06f1bc936a881537e306ff71">   84</a></span><span class="preprocessor">#define PCFG_BANDGAP_POWER_SAVE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a76cdc0f68ef8d93535723a7548b2a872">   85</a></span><span class="preprocessor">#define PCFG_BANDGAP_POWER_SAVE_SHIFT (24U)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac2512ca1a198a3938185168119c6dc32">   86</a></span><span class="preprocessor">#define PCFG_BANDGAP_POWER_SAVE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_POWER_SAVE_SHIFT) &amp; PCFG_BANDGAP_POWER_SAVE_MASK)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9fd4f2048651de9070b75d4a04c97a8e">   87</a></span><span class="preprocessor">#define PCFG_BANDGAP_POWER_SAVE_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_POWER_SAVE_MASK) &gt;&gt; PCFG_BANDGAP_POWER_SAVE_SHIFT)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/*</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * VBG_1P0_TRIM (RW)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> *</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * Banggap 1.0V output trim value</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab8d58d66520505aaa34c32f84a97d619">   94</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_1P0_TRIM_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aa8a155f1b5aa8d4850d7fe6a254d8a45">   95</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_1P0_TRIM_SHIFT (16U)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9f118f8528cc7f794239d3dd45d3fe2d">   96</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_1P0_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_VBG_1P0_TRIM_SHIFT) &amp; PCFG_BANDGAP_VBG_1P0_TRIM_MASK)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a5c3ea719b57b066a2b7b34b51f0f7bd3">   97</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_1P0_TRIM_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_VBG_1P0_TRIM_MASK) &gt;&gt; PCFG_BANDGAP_VBG_1P0_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/*</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * VBG_P65_TRIM (RW)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> *</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * Banggap 1.0V output trim value</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae61eb52c437ea84fc0c41332e161e70e">  104</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P65_TRIM_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6f8771afccaf8e76e2c66ce81c65d174">  105</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P65_TRIM_SHIFT (8U)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a42a8cdbda86da3387d13b992fba99793">  106</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P65_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_VBG_P65_TRIM_SHIFT) &amp; PCFG_BANDGAP_VBG_P65_TRIM_MASK)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a14019290bae4b7d5a26a1e3dd215ba14">  107</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P65_TRIM_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_VBG_P65_TRIM_MASK) &gt;&gt; PCFG_BANDGAP_VBG_P65_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/*</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * VBG_P50_TRIM (RW)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> *</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * Banggap 1.0V output trim value</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a75d4dd694ee81951e76903c2b801289f">  114</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P50_TRIM_MASK (0x1FU)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3ead2020ffa2a2ce3dce651ae2fe4251">  115</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P50_TRIM_SHIFT (0U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aa528bea5c375f77fe11eb7adb10357e3">  116</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P50_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_BANDGAP_VBG_P50_TRIM_SHIFT) &amp; PCFG_BANDGAP_VBG_P50_TRIM_MASK)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af97032548e733e5ee2c203e682b7b805">  117</a></span><span class="preprocessor">#define PCFG_BANDGAP_VBG_P50_TRIM_GET(x) (((uint32_t)(x) &amp; PCFG_BANDGAP_VBG_P50_TRIM_MASK) &gt;&gt; PCFG_BANDGAP_VBG_P50_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/* Bitfield definition for register: LDO1P1 */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/*</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * VOLT (RW)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> *</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * LDO output voltage in mV,  value valid through 700-1320, , step 20mV.  Hardware select voltage no less than target if not on valid steps, with maximum 1320mV.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * 700: 700mV</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * 720: 720mV</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * 1320:1320mV</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad30e6efa80e321642640736d9a37e7f8">  129</a></span><span class="preprocessor">#define PCFG_LDO1P1_VOLT_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a5ebff9bdc919f01415763188dcb0928e">  130</a></span><span class="preprocessor">#define PCFG_LDO1P1_VOLT_SHIFT (0U)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3ecd50756f48cf6c961d8fce5e00fd75">  131</a></span><span class="preprocessor">#define PCFG_LDO1P1_VOLT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_LDO1P1_VOLT_SHIFT) &amp; PCFG_LDO1P1_VOLT_MASK)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2039d3becd7796980343eef35de5f0a7">  132</a></span><span class="preprocessor">#define PCFG_LDO1P1_VOLT_GET(x) (((uint32_t)(x) &amp; PCFG_LDO1P1_VOLT_MASK) &gt;&gt; PCFG_LDO1P1_VOLT_SHIFT)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* Bitfield definition for register: LDO2P5 */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/*</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * READY (RO)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> *</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * Ready flag, will set 1ms after enabled or voltage change</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * 0: LDO is not ready for use</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * 1: LDO is ready</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7dee0149a6ee97fa288901ae007ed632">  142</a></span><span class="preprocessor">#define PCFG_LDO2P5_READY_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#acfadd074956caaff1ce7ff0012e00b1e">  143</a></span><span class="preprocessor">#define PCFG_LDO2P5_READY_SHIFT (28U)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a01bf8c7ca5990873c8008c842b173fb7">  144</a></span><span class="preprocessor">#define PCFG_LDO2P5_READY_GET(x) (((uint32_t)(x) &amp; PCFG_LDO2P5_READY_MASK) &gt;&gt; PCFG_LDO2P5_READY_SHIFT)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/*</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> *</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * LDO enable</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * 0: turn off LDO</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * 1: turn on LDO</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3ebea26c896530e63fd83343c63cadf6">  153</a></span><span class="preprocessor">#define PCFG_LDO2P5_ENABLE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae911b1ec31de70a213e0a94bd870debe">  154</a></span><span class="preprocessor">#define PCFG_LDO2P5_ENABLE_SHIFT (16U)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad0f43f6dbe59b4d184312dd79bbeca6c">  155</a></span><span class="preprocessor">#define PCFG_LDO2P5_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_LDO2P5_ENABLE_SHIFT) &amp; PCFG_LDO2P5_ENABLE_MASK)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#abe97d5bb9ba881c0c047b6c0c1c25a50">  156</a></span><span class="preprocessor">#define PCFG_LDO2P5_ENABLE_GET(x) (((uint32_t)(x) &amp; PCFG_LDO2P5_ENABLE_MASK) &gt;&gt; PCFG_LDO2P5_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/*</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * VOLT (RW)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> *</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * LDO output voltage in mV,  value valid through 2125-2900, step 25mV.  Hardware select voltage no less than target if not on valid steps, with maximum 2900mV.</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * 2125: 2125mV</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * 2150: 2150mV</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * 2900:2900mV</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a72a77c70977048616d5dd846dadb9371">  167</a></span><span class="preprocessor">#define PCFG_LDO2P5_VOLT_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab68e2a5870d82f43a34028a36f44e383">  168</a></span><span class="preprocessor">#define PCFG_LDO2P5_VOLT_SHIFT (0U)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9069ad762c9bb19e45ba2d38cda8f0ae">  169</a></span><span class="preprocessor">#define PCFG_LDO2P5_VOLT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_LDO2P5_VOLT_SHIFT) &amp; PCFG_LDO2P5_VOLT_MASK)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a670dff3f69d0290a8c3708bb31284d68">  170</a></span><span class="preprocessor">#define PCFG_LDO2P5_VOLT_GET(x) (((uint32_t)(x) &amp; PCFG_LDO2P5_VOLT_MASK) &gt;&gt; PCFG_LDO2P5_VOLT_SHIFT)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/* Bitfield definition for register: DCDC_MODE */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/*</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * READY (RO)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> *</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * Ready flag</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * 0: DCDC is applying new change</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * 1: DCDC is ready</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a53d0b172ac928a6ac7d52ed6b9c1c3bd">  180</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_READY_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a13b9fb3ee044e8b2f6d25db16059b9cf">  181</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_READY_SHIFT (28U)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a5a41e210bb312b805277015265fc6fc0">  182</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_READY_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MODE_READY_MASK) &gt;&gt; PCFG_DCDC_MODE_READY_SHIFT)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/*</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> *</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * DCDC work mode</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * XX0: turn off</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * 001: basic mode</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * 011: generic mode</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * 101: automatic mode</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * 111: expert mode</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#abecb5bbbc5f4c179fc8c2b2be7b271f7">  194</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_MODE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad363b3b6a8e838bf8bff382ec6891b0e">  195</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_MODE_SHIFT (16U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3756fb95a66a0de505aebbb1d082b3b3">  196</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MODE_MODE_SHIFT) &amp; PCFG_DCDC_MODE_MODE_MASK)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae6cda20da82d65973ea6c5a432da1774">  197</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_MODE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MODE_MODE_MASK) &gt;&gt; PCFG_DCDC_MODE_MODE_SHIFT)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/*</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> * VOLT (RW)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> *</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * DCDC voltage in mV in normal mode,  value valid through 600-1375, , step 25mV.  Hardware select voltage no less than target if not on valid steps, with maximum 1375mV.</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * 600: 600mV</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * 625: 625mV</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * 1375:1375mV</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a09223237831549974ecb01e4d8f07031">  208</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_VOLT_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af50e391d0c33bf4005429f1043f6ffa2">  209</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_VOLT_SHIFT (0U)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7ab70732b64a94ed7f565c19e67477a6">  210</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_VOLT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MODE_VOLT_SHIFT) &amp; PCFG_DCDC_MODE_VOLT_MASK)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab2ac2762cc97f66960b1033962e23910">  211</a></span><span class="preprocessor">#define PCFG_DCDC_MODE_VOLT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MODE_VOLT_MASK) &gt;&gt; PCFG_DCDC_MODE_VOLT_SHIFT)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/* Bitfield definition for register: DCDC_LPMODE */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/*</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * STBY_VOLT (RW)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> *</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * DCDC voltage in mV in standby mode,  ,  value valid through 600-1375, , step 25mV.  Hardware select voltage no less than target if not on valid steps, with maximum 1375mV.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * 600: 600mV</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * 625: 625mV</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * 1375:1375mV</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af811ae5453b37c1ae97882d5ab5bccc7">  223</a></span><span class="preprocessor">#define PCFG_DCDC_LPMODE_STBY_VOLT_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7031c11edb8f94e51d544a61fab4fcba">  224</a></span><span class="preprocessor">#define PCFG_DCDC_LPMODE_STBY_VOLT_SHIFT (0U)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac1cdef69d0cfdf9928298f23504582c5">  225</a></span><span class="preprocessor">#define PCFG_DCDC_LPMODE_STBY_VOLT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_LPMODE_STBY_VOLT_SHIFT) &amp; PCFG_DCDC_LPMODE_STBY_VOLT_MASK)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af541ae870620f7ea925417d5b08f2e50">  226</a></span><span class="preprocessor">#define PCFG_DCDC_LPMODE_STBY_VOLT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_LPMODE_STBY_VOLT_MASK) &gt;&gt; PCFG_DCDC_LPMODE_STBY_VOLT_SHIFT)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/* Bitfield definition for register: DCDC_PROT */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">/*</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * ILIMIT_LP (RW)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> *</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * over current setting for low power mode</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * 0:250mA</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * 1:200mA</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ade4b9108b8ca250121d0fb70ddb6fbea">  236</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_ILIMIT_LP_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab445cbdecbca05e32d57c414676f802b">  237</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_ILIMIT_LP_SHIFT (28U)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af22984a7b28d772e3eee5b38d0e2ad65">  238</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_ILIMIT_LP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_PROT_ILIMIT_LP_SHIFT) &amp; PCFG_DCDC_PROT_ILIMIT_LP_MASK)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac25fbf9e743e1522548d1bceac7c991f">  239</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_ILIMIT_LP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_ILIMIT_LP_MASK) &gt;&gt; PCFG_DCDC_PROT_ILIMIT_LP_SHIFT)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/*</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * OVERLOAD_LP (RO)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> *</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * over current in low power mode</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * 0: current is below setting</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * 1: overcurrent happened in low power mode</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae0ee44c0f2a064db704ce0da1e53c965">  248</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERLOAD_LP_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a462dd925121fc14669675c4642ed7944">  249</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERLOAD_LP_SHIFT (24U)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8da2f3558fcedf8675aadcf5b5021d90">  250</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERLOAD_LP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_OVERLOAD_LP_MASK) &gt;&gt; PCFG_DCDC_PROT_OVERLOAD_LP_SHIFT)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">/*</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * DISABLE_POWER_LOSS (RW)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> *</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * disable power loss protection</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * 0: power loss protection enabled, DCDC shuts down when power loss</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * 1: power loss protection disabled, DCDC try working after power voltage drop</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a26267c94db655e348b8fb2cfadbf0f66">  259</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_POWER_LOSS_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a864bf3e99b6e77b30c11eb59b1314abc">  260</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_POWER_LOSS_SHIFT (23U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a44f7e27ddfb42b7ef23ebcaef4c708ab">  261</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_POWER_LOSS_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_PROT_DISABLE_POWER_LOSS_SHIFT) &amp; PCFG_DCDC_PROT_DISABLE_POWER_LOSS_MASK)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#acbe23814dbed823ce0de3e110c5c80af">  262</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_POWER_LOSS_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_DISABLE_POWER_LOSS_MASK) &gt;&gt; PCFG_DCDC_PROT_DISABLE_POWER_LOSS_SHIFT)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/*</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * POWER_LOSS_FLAG (RO)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> *</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * power loss</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * 0: input power is good</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * 1: input power is too low</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4f6d1217440e6cf2cd728ffdae8b2d93">  271</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_POWER_LOSS_FLAG_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2371713e9c48df851db0ec3794379fb2">  272</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_POWER_LOSS_FLAG_SHIFT (16U)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aec153e7bceb54f9ce048bb397cdf6be4">  273</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_POWER_LOSS_FLAG_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_POWER_LOSS_FLAG_MASK) &gt;&gt; PCFG_DCDC_PROT_POWER_LOSS_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/*</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * DISABLE_OVERVOLTAGE (RW)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * output over voltage protection</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * 0: protection enabled, DCDC will shut down is output voltage is unexpected high</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * 1: protection disabled, DCDC continue to adjust output voltage</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab7707abc3043b729188a5996beb21a6c">  282</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_MASK (0x8000U)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#adf77802bacd25b8d596c889d0500d573">  283</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_SHIFT (15U)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab45bf540e5b0d846b476048324269cf2">  284</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_SHIFT) &amp; PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_MASK)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0c5a2daf8ad8a8adf89eff9b48dd2159">  285</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_MASK) &gt;&gt; PCFG_DCDC_PROT_DISABLE_OVERVOLTAGE_SHIFT)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/*</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * OVERVOLT_FLAG (RO)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> *</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * output over voltage flag</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * 0: output is normal</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * 1: output is unexpected high</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aac6f7643a904b58aae3bf9e7474f08e1">  294</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERVOLT_FLAG_MASK (0x100U)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a595fe393cbaeee44a9b2d7513cd58d96">  295</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERVOLT_FLAG_SHIFT (8U)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae52ab8b5d7caa619a322aecaf4237e38">  296</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_OVERVOLT_FLAG_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_OVERVOLT_FLAG_MASK) &gt;&gt; PCFG_DCDC_PROT_OVERVOLT_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">/*</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> * DISABLE_SHORT (RW)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> *</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * disable output short circuit protection</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * 0: short circuits protection enabled, DCDC shut down if short circuit on output detected</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * 1: short circuit protection disabled</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aed5fbf70ebbb49d38ad4ae8b2c94a5c2">  305</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_SHORT_MASK (0x80U)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af6abf95b380b602ae840e53b2922d44d">  306</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_SHORT_SHIFT (7U)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9f0026cb8d1e92af730f8c1fc7c2a184">  307</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_SHORT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_PROT_DISABLE_SHORT_SHIFT) &amp; PCFG_DCDC_PROT_DISABLE_SHORT_MASK)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3d7881c5faa916bc11cc0a915f8bbcf1">  308</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_DISABLE_SHORT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_DISABLE_SHORT_MASK) &gt;&gt; PCFG_DCDC_PROT_DISABLE_SHORT_SHIFT)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/*</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * SHORT_CURRENT (RW)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> *</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * short circuit current setting</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * 0: 2.0A,</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * 1: 1.3A</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a528b9a111aa7720bb107278e87e70904">  317</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_CURRENT_MASK (0x10U)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#abaadcdc63bc9ecc5a7e0007a1bfc4c77">  318</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_CURRENT_SHIFT (4U)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a80c724489569b7b2ee08fdeba83290b7">  319</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_CURRENT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_PROT_SHORT_CURRENT_SHIFT) &amp; PCFG_DCDC_PROT_SHORT_CURRENT_MASK)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0280cf3682538040e4ceca964c1cef4d">  320</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_CURRENT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_SHORT_CURRENT_MASK) &gt;&gt; PCFG_DCDC_PROT_SHORT_CURRENT_SHIFT)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/*</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * SHORT_FLAG (RO)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> *</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * short circuit flag</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * 0: current is within limit</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * 1: short circuits detected</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6947c2046a920443b803245bc7276f16">  329</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_FLAG_MASK (0x1U)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a119ded1391e6bda9b6d55c78f6c9e701">  330</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_FLAG_SHIFT (0U)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a81f878e517587a1b3eba0396d5e6d2e1">  331</a></span><span class="preprocessor">#define PCFG_DCDC_PROT_SHORT_FLAG_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_PROT_SHORT_FLAG_MASK) &gt;&gt; PCFG_DCDC_PROT_SHORT_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">/* Bitfield definition for register: DCDC_CURRENT */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">/*</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * ESTI_EN (RW)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> *</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * enable current measure</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> */</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a34cdf209a8313899cce892ed24ec1095">  339</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_ESTI_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7c5248b2603f727cf8af83af726fc4c9">  340</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_ESTI_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4ea1f7de3bba7f1e2cf4945faeabbcb7">  341</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_ESTI_EN_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_CURRENT_ESTI_EN_SHIFT) &amp; PCFG_DCDC_CURRENT_ESTI_EN_MASK)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a79a5d6df759556a2c1a535d288faa463">  342</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_ESTI_EN_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_CURRENT_ESTI_EN_MASK) &gt;&gt; PCFG_DCDC_CURRENT_ESTI_EN_SHIFT)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">/*</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * VALID (RO)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> *</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * Current level valid</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * 0: data is invalid</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * 1: data is valid</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0664d07719de7ecd58239b508f297a69">  351</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_VALID_MASK (0x100U)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a897a46254e8f1fc84dea813705d5d1c5">  352</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_VALID_SHIFT (8U)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a16d98e1b15b5bea50008da850bb12086">  353</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_VALID_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_CURRENT_VALID_MASK) &gt;&gt; PCFG_DCDC_CURRENT_VALID_SHIFT)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/*</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> * LEVEL (RO)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> *</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * DCDC current level, current level is num * 50mA</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7c7496dd92eb18fd26d1f208d40544db">  360</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_LEVEL_MASK (0x1FU)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8ac0754c988a0cb3e1248b79d7a2e175">  361</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_LEVEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6d6676c4a0896844c77cb42c2e12432e">  362</a></span><span class="preprocessor">#define PCFG_DCDC_CURRENT_LEVEL_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_CURRENT_LEVEL_MASK) &gt;&gt; PCFG_DCDC_CURRENT_LEVEL_SHIFT)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/* Bitfield definition for register: DCDC_ADVMODE */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/*</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * EN_RCSCALE (RW)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> *</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * Enable RC scale</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a70d45d08ae88d6be8f393725f562bd3c">  370</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_RCSCALE_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a15be24246b60cd5114dd651874ffe93e">  371</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_RCSCALE_SHIFT (24U)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a491faed575e4f4593d5923de9e481b3a">  372</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_RCSCALE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_RCSCALE_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_RCSCALE_MASK)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac7f0c597e8740d962ba97f185d750744">  373</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_RCSCALE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_RCSCALE_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_RCSCALE_SHIFT)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/*</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * DC_C (RW)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> *</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * Loop C number</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9e413442142d08de565f82dfe0395c6e">  380</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_C_MASK (0x300000UL)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a03cb964749af95427e2311336296097a">  381</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_C_SHIFT (20U)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7c2196bb63b3e807030e583f6f840e9c">  382</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_C_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_DC_C_SHIFT) &amp; PCFG_DCDC_ADVMODE_DC_C_MASK)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a366f741dd8d057cb239cbc0ee3a480fe">  383</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_C_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_DC_C_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_DC_C_SHIFT)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">/*</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> * DC_R (RW)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> *</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * Loop R number</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#add51b7a5d68c694612e6719f8583f961">  390</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_R_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#afa1829116a57fd58bc8b987cea3daabe">  391</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_R_SHIFT (16U)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a1b400ac556c12e4a5bafc95261a25657">  392</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_R_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_DC_R_SHIFT) &amp; PCFG_DCDC_ADVMODE_DC_R_MASK)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6d7986ecce2b4e9e3d4b3a5d43e71a63">  393</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_DC_R_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_DC_R_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_DC_R_SHIFT)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">/*</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * EN_FF_DET (RW)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> *</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> * enable feed forward detect</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> * 0: feed forward detect is disabled</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * 1: feed forward detect is enabled</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af065668de2826071aa51056e4199c8d2">  402</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_DET_MASK (0x40U)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a39c077473e3306002a8a86459074e98c">  403</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_DET_SHIFT (6U)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7bf2bc85baa06fd32ed863ce42149c42">  404</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_DET_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_FF_DET_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_FF_DET_MASK)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad80ce2a55006aaa0bfbd5ac0a6c535c8">  405</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_DET_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_FF_DET_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_FF_DET_SHIFT)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">/*</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> * EN_FF_LOOP (RW)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> *</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * enable feed forward loop</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * 0: feed forward loop is disabled</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * 1: feed forward loop is enabled</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aea95eebc66567f1a3dda6d9d73f7f95e">  414</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_LOOP_MASK (0x20U)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2c12836c8af4235020438f808ae5eb13">  415</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_LOOP_SHIFT (5U)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a50ede6aef5f6a2663513966a45a1f919">  416</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_LOOP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_FF_LOOP_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_FF_LOOP_MASK)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a781c85b543f4ff33f548fbb4eb79172f">  417</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_FF_LOOP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_FF_LOOP_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_FF_LOOP_SHIFT)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">/*</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * EN_DCM_EXIT (RW)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> *</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * avoid over voltage</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * 0: stay in DCM mode when voltage excess</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * 1: change to CCM mode when voltage excess</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a163134661a39d3c853f6ac0daa140974">  426</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_EXIT_MASK (0x8U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a01ae244fc8260c9b67ba57d35423240d">  427</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_EXIT_SHIFT (3U)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a59bbd469d30c55edda3d98f68bdc0a10">  428</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_EXIT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_DCM_EXIT_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_DCM_EXIT_MASK)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0526a256b080e460a263d6727c7e59f1">  429</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_EXIT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_DCM_EXIT_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_DCM_EXIT_SHIFT)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/*</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * EN_SKIP (RW)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> *</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * enable skip on narrow pulse</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * 0: do not skip narrow pulse</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * 1: skip narrow pulse</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> */</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9698f678df54bb77467afb40764d78f6">  438</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_SKIP_MASK (0x4U)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a01c12c471a2ec6b4d144604bc7814a82">  439</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_SKIP_SHIFT (2U)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6fa2373a61ea458af1b7b5acecd4002b">  440</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_SKIP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_SKIP_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_SKIP_MASK)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#abea3afe1c70b5ae061afb7ec251ee77b">  441</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_SKIP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_SKIP_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_SKIP_SHIFT)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">/*</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * EN_IDLE (RW)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> *</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * enable skip when voltage is higher than threshold</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> * 0: do not skip</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> * 1: skip if voltage is excess</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a030582abe9e18d605f869a74051fa8e6">  450</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_IDLE_MASK (0x2U)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aec956bf1eeb89243cbb478b073c83b53">  451</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_IDLE_SHIFT (1U)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a15dab8b9dc7f0277cd5f1c3ca962f85b">  452</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_IDLE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_IDLE_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_IDLE_MASK)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a66900fc3061c1f8e97eaf6f733273833">  453</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_IDLE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_IDLE_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_IDLE_SHIFT)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">/*</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> * EN_DCM (RW)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> *</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * DCM mode</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * 0: CCM mode</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * 1: DCM mode</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#abaca5ee29d331154984d5bd6e861bf80">  462</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_MASK (0x1U)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aebae0c88bd90cff1a51c7d0de3c4999f">  463</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_SHIFT (0U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a46abf6dc716758d2c52c7c2303fd122a">  464</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVMODE_EN_DCM_SHIFT) &amp; PCFG_DCDC_ADVMODE_EN_DCM_MASK)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4c0fa2951da1b8adc89c3f1a52f19ac1">  465</a></span><span class="preprocessor">#define PCFG_DCDC_ADVMODE_EN_DCM_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVMODE_EN_DCM_MASK) &gt;&gt; PCFG_DCDC_ADVMODE_EN_DCM_SHIFT)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/* Bitfield definition for register: DCDC_ADVPARAM */</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">/*</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * MIN_DUT (RW)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> *</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * minimum duty cycle</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> */</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a552cada19a7c7981abcd65f8a8e7e042">  473</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MIN_DUT_MASK (0x7F00U)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4924e4b9a1a2a1f409d246ae3d5cd02d">  474</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MIN_DUT_SHIFT (8U)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af599189c33758a26276fd7628463bf62">  475</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MIN_DUT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVPARAM_MIN_DUT_SHIFT) &amp; PCFG_DCDC_ADVPARAM_MIN_DUT_MASK)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4c54b6439ac79f466d9c020e73945e92">  476</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MIN_DUT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVPARAM_MIN_DUT_MASK) &gt;&gt; PCFG_DCDC_ADVPARAM_MIN_DUT_SHIFT)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * MAX_DUT (RW)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> *</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * maximum duty cycle</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a44e87e5d12ab7a0acd53f3ed4d15d4ee">  483</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MAX_DUT_MASK (0x7FU)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8a4965463f23687f2832a8051f87754f">  484</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MAX_DUT_SHIFT (0U)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a83559335801b776dbe624b5104f66b07">  485</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MAX_DUT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_ADVPARAM_MAX_DUT_SHIFT) &amp; PCFG_DCDC_ADVPARAM_MAX_DUT_MASK)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8f7ec4afe6a8e0e54febe71e09c1949a">  486</a></span><span class="preprocessor">#define PCFG_DCDC_ADVPARAM_MAX_DUT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_ADVPARAM_MAX_DUT_MASK) &gt;&gt; PCFG_DCDC_ADVPARAM_MAX_DUT_SHIFT)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">/* Bitfield definition for register: DCDC_MISC */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">/*</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * EN_HYST (RW)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> *</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * hysteres enable</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab1f247e1c02f632a430116bb4e24ac5e">  494</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_HYST_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a651840b5f79eaf2252100dcf158b8412">  495</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_HYST_SHIFT (28U)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a163c4be1bd0f01b50538ba45026c2aad">  496</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_HYST_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_EN_HYST_SHIFT) &amp; PCFG_DCDC_MISC_EN_HYST_MASK)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3d7b37aac051f0a3f3f9e8e1fccecade">  497</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_HYST_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_EN_HYST_MASK) &gt;&gt; PCFG_DCDC_MISC_EN_HYST_SHIFT)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/*</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> * HYST_SIGN (RW)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> *</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * hysteres sign</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> */</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aebac86a0b1833e339480ff5e545bd9b6">  504</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_SIGN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae6ff87f81ef9ad73c7f3cba4940ed1da">  505</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_SIGN_SHIFT (25U)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6072064123086b9a7b6f33df97842db0">  506</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_SIGN_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_HYST_SIGN_SHIFT) &amp; PCFG_DCDC_MISC_HYST_SIGN_MASK)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7bc7f61427c64609e77a87bb34108b6e">  507</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_SIGN_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_HYST_SIGN_MASK) &gt;&gt; PCFG_DCDC_MISC_HYST_SIGN_SHIFT)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">/*</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * HYST_THRS (RW)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> *</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * hysteres threshold</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> */</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae46edee609d63a7aad585ae78f216554">  514</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_THRS_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7442d9dc94a271e244146eab3f4f2fc9">  515</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_THRS_SHIFT (24U)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aa60a84972a2985b37c5db1743405cacd">  516</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_THRS_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_HYST_THRS_SHIFT) &amp; PCFG_DCDC_MISC_HYST_THRS_MASK)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6db3b52489bfe61db4c0d0a724e5f413">  517</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_HYST_THRS_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_HYST_THRS_MASK) &gt;&gt; PCFG_DCDC_MISC_HYST_THRS_SHIFT)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">/*</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * RC_SCALE (RW)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> *</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * Loop RC scale threshold</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aee4e2589189c156d164430821b97e170">  524</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_RC_SCALE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aedc81b677d7e175f3a0c67b759f99f73">  525</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_RC_SCALE_SHIFT (20U)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a60467a833aed86cb66aef7c9fde0eaf7">  526</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_RC_SCALE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_RC_SCALE_SHIFT) &amp; PCFG_DCDC_MISC_RC_SCALE_MASK)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a61063cd7595f61415691ccd5c70268dd">  527</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_RC_SCALE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_RC_SCALE_MASK) &gt;&gt; PCFG_DCDC_MISC_RC_SCALE_SHIFT)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/*</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * DC_FF (RW)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> *</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * Loop feed forward number</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a394d6be4636471da2e659737f0e88dc7">  534</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DC_FF_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a62c9853b154721ce814247a86129b3e2">  535</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DC_FF_SHIFT (16U)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#adf94d1c7c7554cda4247effe507e1c87">  536</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DC_FF_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_DC_FF_SHIFT) &amp; PCFG_DCDC_MISC_DC_FF_MASK)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a543b4df0215827a8b2d5c5f01d51ed82">  537</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DC_FF_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_DC_FF_MASK) &gt;&gt; PCFG_DCDC_MISC_DC_FF_SHIFT)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">/*</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> * OL_THRE (RW)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> *</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * overload threshold in low power mode</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a53f13af7ba4125658c694014cac33727">  544</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_THRE_MASK (0x300U)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a838beb2f098778016ab66aa3b0202d37">  545</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_THRE_SHIFT (8U)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad0cea5d77638dae114679c21da245569">  546</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_THRE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_OL_THRE_SHIFT) &amp; PCFG_DCDC_MISC_OL_THRE_MASK)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a480f48b50ef8314321b292f30698b917">  547</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_THRE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_OL_THRE_MASK) &gt;&gt; PCFG_DCDC_MISC_OL_THRE_SHIFT)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">/*</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * OL_HYST (RW)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> *</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * voltage ripple threshold in low power mode</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> * 0: 12.5mV</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * 1: 25mV</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a24b5d0eca59b4dab0a54bede0a6f15d0">  556</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_HYST_MASK (0x10U)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#acbd1a065a3d0a3953a438c3a4a228b97">  557</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_HYST_SHIFT (4U)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9958eec5bb360645121b4818dc86e08c">  558</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_HYST_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_OL_HYST_SHIFT) &amp; PCFG_DCDC_MISC_OL_HYST_MASK)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4e52164ca9435ea39acb89289b0fd036">  559</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_OL_HYST_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_OL_HYST_MASK) &gt;&gt; PCFG_DCDC_MISC_OL_HYST_SHIFT)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/*</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * DELAY (RW)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> *</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> * enable delay</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * 0: delay disabled,</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> * 1: delay enabled</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> */</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7f2c295403ca2bda7228cae16086880e">  568</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DELAY_MASK (0x4U)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af204950e3f595648c86b024641e48469">  569</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DELAY_SHIFT (2U)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a96b504e014a914ad119155bbd0acafab">  570</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_DELAY_SHIFT) &amp; PCFG_DCDC_MISC_DELAY_MASK)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4e062ee3e16f34f56024b37c262df98d">  571</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_DELAY_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_DELAY_MASK) &gt;&gt; PCFG_DCDC_MISC_DELAY_SHIFT)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">/*</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * CLK_SEL (RW)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> *</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * clock selection</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> * 0: select DCDC internal oscillator</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * 1: select RC24M oscillator</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> */</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a45ba21196d3c25e6efd1c0677eedee06">  580</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_CLK_SEL_MASK (0x2U)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a76a6fe09f48073cea2167095eeacaa2d">  581</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_CLK_SEL_SHIFT (1U)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8256a5c85177cb44758b48abbe250c8e">  582</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_CLK_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_CLK_SEL_SHIFT) &amp; PCFG_DCDC_MISC_CLK_SEL_MASK)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a29d4172de366a702bfca7e6972276ada">  583</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_CLK_SEL_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_CLK_SEL_MASK) &gt;&gt; PCFG_DCDC_MISC_CLK_SEL_SHIFT)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">/*</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> * EN_STEP (RW)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> *</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> * enable stepping in voltage change</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * 0: stepping disabled,</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * 1: steping enabled</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0d24ecffb37a3ab3f45b4bb43b8f52f9">  592</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_STEP_MASK (0x1U)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aa4a91b3f6d97706f10e851f15186f8d1">  593</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_STEP_SHIFT (0U)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#acacc6b9d5617060554aceeaa04c84906">  594</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_STEP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_MISC_EN_STEP_SHIFT) &amp; PCFG_DCDC_MISC_EN_STEP_MASK)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4a616561c136418beac8a541d07dfc1a">  595</a></span><span class="preprocessor">#define PCFG_DCDC_MISC_EN_STEP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_MISC_EN_STEP_MASK) &gt;&gt; PCFG_DCDC_MISC_EN_STEP_SHIFT)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">/* Bitfield definition for register: DCDC_DEBUG */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">/*</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> * UPDATE_TIME (RW)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> *</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> * DCDC voltage change time in 24M clock cycles, default value is 1mS</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a42e5d2044584cdb5ecbbdba265f5537d">  603</a></span><span class="preprocessor">#define PCFG_DCDC_DEBUG_UPDATE_TIME_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a395154205f66f35c99635eed2bc3c192">  604</a></span><span class="preprocessor">#define PCFG_DCDC_DEBUG_UPDATE_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aeb82bc3694cbaffefd7e8ce2b6087184">  605</a></span><span class="preprocessor">#define PCFG_DCDC_DEBUG_UPDATE_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_DEBUG_UPDATE_TIME_SHIFT) &amp; PCFG_DCDC_DEBUG_UPDATE_TIME_MASK)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8d92bfa6f78cf87410d483478ba9a6f2">  606</a></span><span class="preprocessor">#define PCFG_DCDC_DEBUG_UPDATE_TIME_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_DEBUG_UPDATE_TIME_MASK) &gt;&gt; PCFG_DCDC_DEBUG_UPDATE_TIME_SHIFT)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/* Bitfield definition for register: DCDC_START_TIME */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">/*</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * START_TIME (RW)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> *</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * Start delay for DCDC to turn on, in 24M clock cycles, default value is 3mS</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a47bddf68e82ff9671d21f8b413ea5f71">  614</a></span><span class="preprocessor">#define PCFG_DCDC_START_TIME_START_TIME_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aec34ed879961d4c93074459a9be51a53">  615</a></span><span class="preprocessor">#define PCFG_DCDC_START_TIME_START_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6f19e7c64c61e07df17a2a26a02912d6">  616</a></span><span class="preprocessor">#define PCFG_DCDC_START_TIME_START_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_START_TIME_START_TIME_SHIFT) &amp; PCFG_DCDC_START_TIME_START_TIME_MASK)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6a8fbd6593f6ec95fd635652015e59c8">  617</a></span><span class="preprocessor">#define PCFG_DCDC_START_TIME_START_TIME_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_START_TIME_START_TIME_MASK) &gt;&gt; PCFG_DCDC_START_TIME_START_TIME_SHIFT)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">/* Bitfield definition for register: DCDC_RESUME_TIME */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">/*</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> * RESUME_TIME (RW)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> *</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * Resume delay for DCDC to recover from low power mode, in 24M clock cycles, default value is 1.5mS</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> */</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3fed880f5ed3470e400e0839e81eccc7">  625</a></span><span class="preprocessor">#define PCFG_DCDC_RESUME_TIME_RESUME_TIME_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af411d184e58ce0e9b6e6c0962614587b">  626</a></span><span class="preprocessor">#define PCFG_DCDC_RESUME_TIME_RESUME_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aba4b6e50289ebf9b16192f1c9e184d39">  627</a></span><span class="preprocessor">#define PCFG_DCDC_RESUME_TIME_RESUME_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDC_RESUME_TIME_RESUME_TIME_SHIFT) &amp; PCFG_DCDC_RESUME_TIME_RESUME_TIME_MASK)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a000bf5e83fbe6d401f18e3807ebc7fc1">  628</a></span><span class="preprocessor">#define PCFG_DCDC_RESUME_TIME_RESUME_TIME_GET(x) (((uint32_t)(x) &amp; PCFG_DCDC_RESUME_TIME_RESUME_TIME_MASK) &gt;&gt; PCFG_DCDC_RESUME_TIME_RESUME_TIME_SHIFT)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/* Bitfield definition for register: POWER_TRAP */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">/*</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> * TRIGGERED (RW)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> *</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> * Low power trap status, thit bit will set when power related low power flow triggered, write 1 to clear this flag.</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> * 0: low power trap is not triggered</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> * 1: low power trap triggered</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> */</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a04fe25d3706bd3cab2459005173adb99">  638</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRIGGERED_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a397490c2fe27c263e97d6152ffebe6a3">  639</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRIGGERED_SHIFT (31U)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af8ff179c365d8c043ea594c042cabf06">  640</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRIGGERED_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_POWER_TRAP_TRIGGERED_SHIFT) &amp; PCFG_POWER_TRAP_TRIGGERED_MASK)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2c8f51cfae207b3944e149721ab10d5b">  641</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRIGGERED_GET(x) (((uint32_t)(x) &amp; PCFG_POWER_TRAP_TRIGGERED_MASK) &gt;&gt; PCFG_POWER_TRAP_TRIGGERED_SHIFT)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">/*</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> * RETENTION (RW)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> *</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> * DCDC enter standby mode, which will reduce voltage for memory content retention</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> * 0: Shutdown DCDC</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> * 1: reduce DCDC voltage</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> */</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a319b01b93b755d43c218264c996729f7">  650</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_RETENTION_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af26b6099e15f061dec2de31b4223f48c">  651</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_RETENTION_SHIFT (16U)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a1260af7fefb511963e934a6bd250dbd9">  652</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_RETENTION_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_POWER_TRAP_RETENTION_SHIFT) &amp; PCFG_POWER_TRAP_RETENTION_MASK)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad75eafc3e7aa8c1f0e550c1e8c31da22">  653</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_RETENTION_GET(x) (((uint32_t)(x) &amp; PCFG_POWER_TRAP_RETENTION_MASK) &gt;&gt; PCFG_POWER_TRAP_RETENTION_SHIFT)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/*</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * TRAP (RW)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> *</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> * Enable trap of SOC power supply, trap is used to hold SOC in low power mode for DCDC to enter further low power mode, this bit will self-clear when power related low pwer flow triggered</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * 0: trap not enabled, pmic side low power function disabled</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> * 1: trap enabled, STOP operation leads to PMIC low power flow if SOC is not retentioned.</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> */</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aa457a7239e0d61778d7e162a944c6e9a">  662</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRAP_MASK (0x1U)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a172e3cfa154874aed086c4761511c86b">  663</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRAP_SHIFT (0U)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2fc611ae6a757dad57c8ef79a4586989">  664</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRAP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_POWER_TRAP_TRAP_SHIFT) &amp; PCFG_POWER_TRAP_TRAP_MASK)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a97aa6ecb78e3af87fdbbc504f4a46513">  665</a></span><span class="preprocessor">#define PCFG_POWER_TRAP_TRAP_GET(x) (((uint32_t)(x) &amp; PCFG_POWER_TRAP_TRAP_MASK) &gt;&gt; PCFG_POWER_TRAP_TRAP_SHIFT)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">/* Bitfield definition for register: WAKE_CAUSE */</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">/*</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * CAUSE (RW)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> *</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * wake up cause, each bit represents one wake up source, write 1 to clear the register bit</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * 0: wake up source is not active during last wakeup</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * 1: wake up source is active furing last wakeup</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> * bit 0: pmic_enable</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> * bit 5: VAD interrupt</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> * bit 6: VAD wake interrupt</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> * bit 7: UART interrupt</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * bit 8: TMR interrupt</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> * bit 9: WDG interrupt</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> * bit10: GPIO in PMIC interrupt</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> * bit16: Security violation in BATT</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> * bit17: GPIO in BATT interrupt</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> * bit19: RTC alarm interrupt</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> */</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab888ffc0f4197554dc4ea5d41fefb1a8">  685</a></span><span class="preprocessor">#define PCFG_WAKE_CAUSE_CAUSE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab07657ce68a577fb422c530b9d69b08c">  686</a></span><span class="preprocessor">#define PCFG_WAKE_CAUSE_CAUSE_SHIFT (0U)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#adace19707bb17ce64c38a1a3f6bb4e00">  687</a></span><span class="preprocessor">#define PCFG_WAKE_CAUSE_CAUSE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_WAKE_CAUSE_CAUSE_SHIFT) &amp; PCFG_WAKE_CAUSE_CAUSE_MASK)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a806555c8c745771978d5a0df5d0ea440">  688</a></span><span class="preprocessor">#define PCFG_WAKE_CAUSE_CAUSE_GET(x) (((uint32_t)(x) &amp; PCFG_WAKE_CAUSE_CAUSE_MASK) &gt;&gt; PCFG_WAKE_CAUSE_CAUSE_SHIFT)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/* Bitfield definition for register: WAKE_MASK */</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/*</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * MASK (RW)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> *</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * mask for wake up sources, each bit represents one wakeup source</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * 0: allow source to wake up system</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> * 1: disallow source to wakeup system</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> * bit 0: pmic_enable</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * bit 5: VAD interrupt</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> * bit 6: VAD wake interrupt</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> * bit 7: UART interrupt</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> * bit 8: TMR interrupt</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> * bit 9: WDG interrupt</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * bit10: GPIO in PMIC interrupt</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> * bit16: Security violation in BATT</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> * bit17: GPIO in BATT interrupt</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> * bit19: RTC alarm interrupt</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#afe5ae4c0de79b76a81424c592e62bb08">  708</a></span><span class="preprocessor">#define PCFG_WAKE_MASK_MASK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae02cd969766c75ba37a2291f1c804d45">  709</a></span><span class="preprocessor">#define PCFG_WAKE_MASK_MASK_SHIFT (0U)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2387216b2382b6b5c382400651b96f25">  710</a></span><span class="preprocessor">#define PCFG_WAKE_MASK_MASK_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_WAKE_MASK_MASK_SHIFT) &amp; PCFG_WAKE_MASK_MASK_MASK)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af2e7358381c5d600ba3eb91ea587ea15">  711</a></span><span class="preprocessor">#define PCFG_WAKE_MASK_MASK_GET(x) (((uint32_t)(x) &amp; PCFG_WAKE_MASK_MASK_MASK) &gt;&gt; PCFG_WAKE_MASK_MASK_SHIFT)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">/* Bitfield definition for register: SCG_CTRL */</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">/*</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * SCG (RW)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> *</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * control whether clock being gated during PMIC low power flow, 2 bits for each peripheral</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * 00,01: reserved</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> * 10: clock is always off</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> * 11: clock is always on</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> * bit6-7:gpio</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> * bit8-9:ioc</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> * bit10-11: timer</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> * bit12-13:wdog</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> * bit14-15:uart</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> * bit16-17:VAD</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> * bit18-19:SRAM</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3c29f2c716d98803f37fb91f7d16cf0a">  729</a></span><span class="preprocessor">#define PCFG_SCG_CTRL_SCG_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6e15fa7acaa38b445af43fc310a121af">  730</a></span><span class="preprocessor">#define PCFG_SCG_CTRL_SCG_SHIFT (0U)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a575acd03afc4cd14112302a61e4caabd">  731</a></span><span class="preprocessor">#define PCFG_SCG_CTRL_SCG_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_SCG_CTRL_SCG_SHIFT) &amp; PCFG_SCG_CTRL_SCG_MASK)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aefdc528821404ae9b7ab7d602a8b2131">  732</a></span><span class="preprocessor">#define PCFG_SCG_CTRL_SCG_GET(x) (((uint32_t)(x) &amp; PCFG_SCG_CTRL_SCG_MASK) &gt;&gt; PCFG_SCG_CTRL_SCG_SHIFT)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">/* Bitfield definition for register: RC24M */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">/*</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> * RC_TRIMMED (RW)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> *</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * RC24M trim happened, this bit set by hardware after trim value loaded, and stop load, write 0 will clear this bit and reload trim value</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> * 0: RC is not trimmed</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * 1: RC is trimmed</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aececae6b3bf67ff06bc5406a55355e0b">  742</a></span><span class="preprocessor">#define PCFG_RC24M_RC_TRIMMED_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab99f53baa2f18ae0ca122f94517b9d02">  743</a></span><span class="preprocessor">#define PCFG_RC24M_RC_TRIMMED_SHIFT (31U)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2f54b6822a8e8806f38cc1a86166ee0b">  744</a></span><span class="preprocessor">#define PCFG_RC24M_RC_TRIMMED_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_RC_TRIMMED_SHIFT) &amp; PCFG_RC24M_RC_TRIMMED_MASK)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2a1f983405b691b9fa19fcb31b722e52">  745</a></span><span class="preprocessor">#define PCFG_RC24M_RC_TRIMMED_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_RC_TRIMMED_MASK) &gt;&gt; PCFG_RC24M_RC_TRIMMED_SHIFT)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">/*</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * TRIM_C (RW)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> *</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * Coarse trim for RC24M, bigger value means faster</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0be811694438096fa48cd1e8586a895e">  752</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_C_MASK (0x700U)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad05aaff3d518081cc0d573b30bccda19">  753</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_C_SHIFT (8U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a650fb6dd08660c541f3bd62be3e4c431">  754</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_C_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_TRIM_C_SHIFT) &amp; PCFG_RC24M_TRIM_C_MASK)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4a7dfa9e1c583389ac7f00b389e629a8">  755</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_C_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_TRIM_C_MASK) &gt;&gt; PCFG_RC24M_TRIM_C_SHIFT)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/*</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * TRIM_F (RW)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> *</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> * Fine trim for RC24M, bigger value means faster</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> */</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a5af4df2475d70dc701824ecb8e4003a6">  762</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_F_MASK (0x1FU)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a65f4f49c915b68e5325aa963d1e14436">  763</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_F_SHIFT (0U)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a221c86128e278e17fc5e53913f1f2365">  764</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_F_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_TRIM_F_SHIFT) &amp; PCFG_RC24M_TRIM_F_MASK)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac7c5b38e41683083c1b7a0a989513521">  765</a></span><span class="preprocessor">#define PCFG_RC24M_TRIM_F_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_TRIM_F_MASK) &gt;&gt; PCFG_RC24M_TRIM_F_SHIFT)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">/* Bitfield definition for register: RC24M_TRACK */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">/*</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> * SEL24M (RW)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> *</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> * Select track reference</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * 0: select 32K as reference</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> * 1: select 24M XTAL as reference</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> */</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a004bf3b25dbb0be7494187cedb38fb4a">  775</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_SEL24M_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab38d0aeb1ac9bb73d1465231110a383e">  776</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_SEL24M_SHIFT (16U)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2dd45bae0f62e3d71187999dfd9105a1">  777</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_SEL24M_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_TRACK_SEL24M_SHIFT) &amp; PCFG_RC24M_TRACK_SEL24M_MASK)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a91ee093de326539448d22689606a74b1">  778</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_SEL24M_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_TRACK_SEL24M_MASK) &gt;&gt; PCFG_RC24M_TRACK_SEL24M_SHIFT)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">/*</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> * RETURN (RW)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> *</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * Retrun default value when XTAL loss</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> * 0: remain last tracking value</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> * 1: switch to default value</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7527c77d69a9ce3cc0d8d207d397f210">  787</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_RETURN_MASK (0x10U)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4897661eca7c6d1f38296af718f936c6">  788</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_RETURN_SHIFT (4U)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9e979a95187bb9ad3ffd39d7e2f2d62e">  789</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_RETURN_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_TRACK_RETURN_SHIFT) &amp; PCFG_RC24M_TRACK_RETURN_MASK)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#abde077d5dc4feefd14f2599473b6d670">  790</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_RETURN_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_TRACK_RETURN_MASK) &gt;&gt; PCFG_RC24M_TRACK_RETURN_SHIFT)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">/*</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> * TRACK (RW)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> *</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> * track mode</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * 0: RC24M free running</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * 1: track RC24M to external XTAL</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> */</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6bd471f4f04b600a2c0a9f353c88c06d">  799</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_TRACK_MASK (0x1U)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af237a874bf7a80b80747cdb6b92ccb06">  800</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_TRACK_SHIFT (0U)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae3b930ff2bc0975f719218919a5331a6">  801</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_TRACK_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_RC24M_TRACK_TRACK_SHIFT) &amp; PCFG_RC24M_TRACK_TRACK_MASK)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a15122b7a2322e282589c916c45ff7dfd">  802</a></span><span class="preprocessor">#define PCFG_RC24M_TRACK_TRACK_GET(x) (((uint32_t)(x) &amp; PCFG_RC24M_TRACK_TRACK_MASK) &gt;&gt; PCFG_RC24M_TRACK_TRACK_SHIFT)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">/* Bitfield definition for register: TRACK_TARGET */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/*</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> * PRE_DIV (RW)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> *</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> * Divider for reference source</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> */</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af0f6960b59b9afc9f798b9b7ec4840ce">  810</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_PRE_DIV_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2c02f92dc7d40a5e825c2d306b42bdab">  811</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_PRE_DIV_SHIFT (16U)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac21cf25446b3448f7780475445c0ccb5">  812</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_PRE_DIV_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_TRACK_TARGET_PRE_DIV_SHIFT) &amp; PCFG_TRACK_TARGET_PRE_DIV_MASK)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a031ee81d97f8b235f6c1b7126db37974">  813</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_PRE_DIV_GET(x) (((uint32_t)(x) &amp; PCFG_TRACK_TARGET_PRE_DIV_MASK) &gt;&gt; PCFG_TRACK_TARGET_PRE_DIV_SHIFT)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">/*</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> * TARGET (RW)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> *</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> * Target frequency multiplier of divided source</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> */</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a1d0b53bbe9a980010e9c5b9607d102d7">  820</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_TARGET_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#adb56ea57157bfbb66d28a073d6400b73">  821</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_TARGET_SHIFT (0U)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3387de0dd51fb581f963f90f4e01a990">  822</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_TARGET_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_TRACK_TARGET_TARGET_SHIFT) &amp; PCFG_TRACK_TARGET_TARGET_MASK)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aa11f2a1772819610dab3fd67eb72efee">  823</a></span><span class="preprocessor">#define PCFG_TRACK_TARGET_TARGET_GET(x) (((uint32_t)(x) &amp; PCFG_TRACK_TARGET_TARGET_MASK) &gt;&gt; PCFG_TRACK_TARGET_TARGET_SHIFT)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">/* Bitfield definition for register: STATUS */</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">/*</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> * SEL32K (RO)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> *</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> * track is using XTAL32K</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * 0: track is not using XTAL32K</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> * 1: track is using XTAL32K</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> */</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3f4c623dbd7ec25a4e2053cc6d059783">  833</a></span><span class="preprocessor">#define PCFG_STATUS_SEL32K_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a161e77f2afe33eb15401964c4f51e166">  834</a></span><span class="preprocessor">#define PCFG_STATUS_SEL32K_SHIFT (20U)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac10ddab9600556bb691262526b38e71d">  835</a></span><span class="preprocessor">#define PCFG_STATUS_SEL32K_GET(x) (((uint32_t)(x) &amp; PCFG_STATUS_SEL32K_MASK) &gt;&gt; PCFG_STATUS_SEL32K_SHIFT)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">/*</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> * SEL24M (RO)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> *</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> * track is using XTAL24M</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> * 0: track is not using XTAL24M</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * 1: track is using XTAL24M</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> */</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4401882a108007087162fae87084762d">  844</a></span><span class="preprocessor">#define PCFG_STATUS_SEL24M_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aef94f27adfa4f848637863c757f212a2">  845</a></span><span class="preprocessor">#define PCFG_STATUS_SEL24M_SHIFT (16U)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#afed9f5525d3a3f6fbd287e6345277f69">  846</a></span><span class="preprocessor">#define PCFG_STATUS_SEL24M_GET(x) (((uint32_t)(x) &amp; PCFG_STATUS_SEL24M_MASK) &gt;&gt; PCFG_STATUS_SEL24M_SHIFT)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span> </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">/*</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> * EN_TRIM (RO)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> *</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> * default value takes effect</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * 0: default value is invalid</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> * 1: default value is valid</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> */</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4c8c4f3597fb2dcb59da501db4d309d0">  855</a></span><span class="preprocessor">#define PCFG_STATUS_EN_TRIM_MASK (0x8000U)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9a1ed3a318a29b662d294d9ddb842eb0">  856</a></span><span class="preprocessor">#define PCFG_STATUS_EN_TRIM_SHIFT (15U)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#adbe5b3e08c66dfe1ed621727df55174a">  857</a></span><span class="preprocessor">#define PCFG_STATUS_EN_TRIM_GET(x) (((uint32_t)(x) &amp; PCFG_STATUS_EN_TRIM_MASK) &gt;&gt; PCFG_STATUS_EN_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span> </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">/*</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> * TRIM_C (RO)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> *</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> * default coarse trim value</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> */</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a58e34055036b33a422540c1b3fe90a1f">  864</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_C_MASK (0x700U)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a38bb6f0f79077e79b574995bcd25927b">  865</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_C_SHIFT (8U)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a65ea8c7594779457d166efadb7bb7308">  866</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_C_GET(x) (((uint32_t)(x) &amp; PCFG_STATUS_TRIM_C_MASK) &gt;&gt; PCFG_STATUS_TRIM_C_SHIFT)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">/*</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> * TRIM_F (RO)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> *</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> * default fine trim value</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> */</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6114d2a56fcff3465d71b8d3d3919e1d">  873</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_F_MASK (0x1FU)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a1ff47a2941a45241541aea4aadfe2f5c">  874</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_F_SHIFT (0U)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aacf99c105602a4f5cba14a6d978cb907">  875</a></span><span class="preprocessor">#define PCFG_STATUS_TRIM_F_GET(x) (((uint32_t)(x) &amp; PCFG_STATUS_TRIM_F_MASK) &gt;&gt; PCFG_STATUS_TRIM_F_SHIFT)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">/* Bitfield definition for register: DCDCM_MODE */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">/*</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"> * READY (RO)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment"> *</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> * Ready flag</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> * 0: DCDCM is applying new change</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * 1: DCDCM is ready</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> */</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a638732193ba48f2248f450589608b582">  885</a></span><span class="preprocessor">#define PCFG_DCDCM_MODE_READY_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a893af899d5983af173586fd55a936b94">  886</a></span><span class="preprocessor">#define PCFG_DCDCM_MODE_READY_SHIFT (28U)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3665b2d59ee59ce01d06538740850e0f">  887</a></span><span class="preprocessor">#define PCFG_DCDCM_MODE_READY_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MODE_READY_MASK) &gt;&gt; PCFG_DCDCM_MODE_READY_SHIFT)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment">/*</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> *</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> * DCDCM work mode</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * XX0: turn off</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> * 001: basic mode</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> * 011: generic mode</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> * 101: automatic mode</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> * 111: expert mode</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment"> */</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a31a76a7972b22d6ad503a333c4d4036b">  899</a></span><span class="preprocessor">#define PCFG_DCDCM_MODE_MODE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a979b685cb427c5b0f1d01d3a1b18a102">  900</a></span><span class="preprocessor">#define PCFG_DCDCM_MODE_MODE_SHIFT (16U)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aa04bf37cc6397c5f492aed3c9caf348c">  901</a></span><span class="preprocessor">#define PCFG_DCDCM_MODE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MODE_MODE_SHIFT) &amp; PCFG_DCDCM_MODE_MODE_MASK)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7ea7a7de8b3f0ee5ea07298d02fe04b8">  902</a></span><span class="preprocessor">#define PCFG_DCDCM_MODE_MODE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MODE_MODE_MASK) &gt;&gt; PCFG_DCDCM_MODE_MODE_SHIFT)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span> </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">/*</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> * VOLT (RW)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> *</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> * DCDCM voltage in mV in normal mode,  value valid through 600-1375, , step 25mV.  Hardware select voltage no less than target if not on valid steps, with maximum 1375mV.</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"> * 600: 600mV</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> * 625: 625mV</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> * 1375:1375mV</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a02fe5f0f440ee69a80f74fb1236c088c">  913</a></span><span class="preprocessor">#define PCFG_DCDCM_MODE_VOLT_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0661818c2f01183e37b00cf7160a7337">  914</a></span><span class="preprocessor">#define PCFG_DCDCM_MODE_VOLT_SHIFT (0U)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9d1f5def4d79b1a365e017836ad8daea">  915</a></span><span class="preprocessor">#define PCFG_DCDCM_MODE_VOLT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MODE_VOLT_SHIFT) &amp; PCFG_DCDCM_MODE_VOLT_MASK)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a808e07789ca9d0261e569dc0c7815efe">  916</a></span><span class="preprocessor">#define PCFG_DCDCM_MODE_VOLT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MODE_VOLT_MASK) &gt;&gt; PCFG_DCDCM_MODE_VOLT_SHIFT)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">/* Bitfield definition for register: DCDCM_LPMODE */</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">/*</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"> * STBY_VOLT (RW)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> *</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> * DCDCM voltage in mV in standby mode,  ,  value valid through 600-1375, , step 25mV.  Hardware select voltage no less than target if not on valid steps, with maximum 1375mV.</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> * 600: 600mV</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> * 625: 625mV</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"> * 1375:1375mV</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> */</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a45411f031217bc482dd14bb0fc9e7c4b">  928</a></span><span class="preprocessor">#define PCFG_DCDCM_LPMODE_STBY_VOLT_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac594763ed9bedc6df2065b3d40bc55d2">  929</a></span><span class="preprocessor">#define PCFG_DCDCM_LPMODE_STBY_VOLT_SHIFT (0U)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aa95271deb0d823397cd19ea779e60e6a">  930</a></span><span class="preprocessor">#define PCFG_DCDCM_LPMODE_STBY_VOLT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_LPMODE_STBY_VOLT_SHIFT) &amp; PCFG_DCDCM_LPMODE_STBY_VOLT_MASK)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac220156a0366168a0acedf89f59a45e4">  931</a></span><span class="preprocessor">#define PCFG_DCDCM_LPMODE_STBY_VOLT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_LPMODE_STBY_VOLT_MASK) &gt;&gt; PCFG_DCDCM_LPMODE_STBY_VOLT_SHIFT)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">/* Bitfield definition for register: DCDCM_PROT */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">/*</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> * ILIMIT_LP (RW)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> *</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * over current setting for low power mode</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> * 0:250mA</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> * 1:200mA</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a16a70218f1e1b1f20ab41136176c6bb7">  941</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_ILIMIT_LP_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#abea1b7fe9f4e01931eeb7e66436e61ef">  942</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_ILIMIT_LP_SHIFT (28U)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a56c049f8aa7040da729707d890291692">  943</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_ILIMIT_LP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_PROT_ILIMIT_LP_SHIFT) &amp; PCFG_DCDCM_PROT_ILIMIT_LP_MASK)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a179d0457c53df3c3981cdec3a76c45d2">  944</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_ILIMIT_LP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_PROT_ILIMIT_LP_MASK) &gt;&gt; PCFG_DCDCM_PROT_ILIMIT_LP_SHIFT)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">/*</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> * OVERLOAD_LP (RO)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> *</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * over current in low power mode</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * 0: current is below setting</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> * 1: overcurrent happened in low power mode</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment"> */</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a52050a1d80cc52f66762a557ed55a7cf">  953</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_OVERLOAD_LP_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a1fb5ed28b9d03f169577f7eaf3ce68b8">  954</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_OVERLOAD_LP_SHIFT (24U)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2289ccecf6e7bfe61b48576b01f36dfb">  955</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_OVERLOAD_LP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_PROT_OVERLOAD_LP_MASK) &gt;&gt; PCFG_DCDCM_PROT_OVERLOAD_LP_SHIFT)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">/*</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment"> * DISABLE_POWER_LOSS (RW)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> *</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> * disable power loss protection</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> * 0: power loss protection enabled, DCDCM shuts down when power loss</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> * 1: power loss protection disabled, DCDCM try working after power voltage drop</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> */</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a13a6804ac9867f56f907beacaacfce4a">  964</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_POWER_LOSS_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6a3cfbba28ba3c47e9a526ff7aff4347">  965</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_POWER_LOSS_SHIFT (23U)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af42bccf22d9e0494df48a98759121555">  966</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_POWER_LOSS_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_PROT_DISABLE_POWER_LOSS_SHIFT) &amp; PCFG_DCDCM_PROT_DISABLE_POWER_LOSS_MASK)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2b54a2bece0ee1273c95db42405d3dd6">  967</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_POWER_LOSS_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_PROT_DISABLE_POWER_LOSS_MASK) &gt;&gt; PCFG_DCDCM_PROT_DISABLE_POWER_LOSS_SHIFT)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">/*</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment"> * POWER_LOSS_FLAG (RO)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment"> *</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> * power loss</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * 0: input power is good</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> * 1: input power is too low</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> */</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a055ee666844de5ebf1fd2ebd55bc23d9">  976</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_POWER_LOSS_FLAG_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad450d0eb03044aa19560e91adb7fa4e8">  977</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_POWER_LOSS_FLAG_SHIFT (16U)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aa97fe8cdf2139c1af17408390b9f777e">  978</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_POWER_LOSS_FLAG_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_PROT_POWER_LOSS_FLAG_MASK) &gt;&gt; PCFG_DCDCM_PROT_POWER_LOSS_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">/*</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment"> * DISABLE_OVERVOLTAGE (RW)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment"> *</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment"> * output over voltage protection</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"> * 0: protection enabled, DCDCM will shut down is output voltage is unexpected high</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> * 1: protection disabled, DCDCM continue to adjust output voltage</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"> */</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3be82e5407888d16d19bf953cacae224">  987</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_OVERVOLTAGE_MASK (0x8000U)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a662b2324b1fdddfc42ebc8eff4c7c653">  988</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_OVERVOLTAGE_SHIFT (15U)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4d43cb60debbd519a8eb7d3a8ef48cf1">  989</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_OVERVOLTAGE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_PROT_DISABLE_OVERVOLTAGE_SHIFT) &amp; PCFG_DCDCM_PROT_DISABLE_OVERVOLTAGE_MASK)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a1ae151840e6f06918d4006a9f37f4cf7">  990</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_OVERVOLTAGE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_PROT_DISABLE_OVERVOLTAGE_MASK) &gt;&gt; PCFG_DCDCM_PROT_DISABLE_OVERVOLTAGE_SHIFT)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">/*</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> * OVERVOLT_FLAG (RO)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> *</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> * output over voltage flag</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"> * 0: output is normal</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"> * 1: output is unexpected high</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> */</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7a1f0bd742b4c98d600203c69103f6f7">  999</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_OVERVOLT_FLAG_MASK (0x100U)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6586594995aad3284c1e895a5d910d7a"> 1000</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_OVERVOLT_FLAG_SHIFT (8U)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2853201cd2db7dde6ce3cd3b1efcbc06"> 1001</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_OVERVOLT_FLAG_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_PROT_OVERVOLT_FLAG_MASK) &gt;&gt; PCFG_DCDCM_PROT_OVERVOLT_FLAG_SHIFT)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">/*</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> * DISABLE_SHORT (RW)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> *</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> * disable output short circuit protection</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment"> * 0: short circuits protection enabled, DCDCM shut down if short circuit on output detected</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"> * 1: short circuit protection disabled</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"> */</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aa201f6d6121f4dbfdb7e1e69d007f233"> 1010</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_SHORT_MASK (0x80U)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae956d50ca9479a54add98390bc99f6f3"> 1011</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_SHORT_SHIFT (7U)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a5c1f4f4d0e71bb458da150dc3ffd67e6"> 1012</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_SHORT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_PROT_DISABLE_SHORT_SHIFT) &amp; PCFG_DCDCM_PROT_DISABLE_SHORT_MASK)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9524332494590f62dc805013202ed70a"> 1013</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_DISABLE_SHORT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_PROT_DISABLE_SHORT_MASK) &gt;&gt; PCFG_DCDCM_PROT_DISABLE_SHORT_SHIFT)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">/*</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> * SHORT_CURRENT (RW)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> *</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> * short circuit current setting</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> * 0: 2.0A</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment"> * 1: 1.3A</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment"> */</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a666612268880250a1280f4745287c436"> 1022</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_SHORT_CURRENT_MASK (0x10U)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3bc9090f1ae99a8b46321fb686028179"> 1023</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_SHORT_CURRENT_SHIFT (4U)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2f65a59898ffe18e057a2f0972dc0558"> 1024</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_SHORT_CURRENT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_PROT_SHORT_CURRENT_SHIFT) &amp; PCFG_DCDCM_PROT_SHORT_CURRENT_MASK)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac339a7337f46b715593ba39db1f3d0b0"> 1025</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_SHORT_CURRENT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_PROT_SHORT_CURRENT_MASK) &gt;&gt; PCFG_DCDCM_PROT_SHORT_CURRENT_SHIFT)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">/*</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment"> * SHORT_FLAG (RO)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment"> *</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment"> * short circuit flag</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment"> * 0: current is within limit</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment"> * 1: short circuits detected</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> */</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a78296a3f0e53d6120fe5836e3347688b"> 1034</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_SHORT_FLAG_MASK (0x1U)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a806ce8a72f5d76529cd50bbbb3cca2a1"> 1035</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_SHORT_FLAG_SHIFT (0U)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a13d466da5ad52eba4dbf3bcc23b6ccf7"> 1036</a></span><span class="preprocessor">#define PCFG_DCDCM_PROT_SHORT_FLAG_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_PROT_SHORT_FLAG_MASK) &gt;&gt; PCFG_DCDCM_PROT_SHORT_FLAG_SHIFT)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">/* Bitfield definition for register: DCDCM_CURRENT */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">/*</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment"> * ESTI_EN (RW)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> *</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"> * enable current measure</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment"> */</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae9da0f586064b936e211aa400681753c"> 1044</a></span><span class="preprocessor">#define PCFG_DCDCM_CURRENT_ESTI_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2ee0893b14700085c1f7ed97a6b7fb6d"> 1045</a></span><span class="preprocessor">#define PCFG_DCDCM_CURRENT_ESTI_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#afee8a8032382060bd895480d023e365c"> 1046</a></span><span class="preprocessor">#define PCFG_DCDCM_CURRENT_ESTI_EN_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_CURRENT_ESTI_EN_SHIFT) &amp; PCFG_DCDCM_CURRENT_ESTI_EN_MASK)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac9805f99baec97130b796f11c9a1ef07"> 1047</a></span><span class="preprocessor">#define PCFG_DCDCM_CURRENT_ESTI_EN_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_CURRENT_ESTI_EN_MASK) &gt;&gt; PCFG_DCDCM_CURRENT_ESTI_EN_SHIFT)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span> </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">/*</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment"> * VALID (RO)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment"> *</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment"> * Current level valid</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"> * 0: data is invalid</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> * 1: data is valid</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"> */</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae32af934af45ae3473ab02b02cadb59c"> 1056</a></span><span class="preprocessor">#define PCFG_DCDCM_CURRENT_VALID_MASK (0x100U)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad460cef7f4c092ec7e061da50e27749a"> 1057</a></span><span class="preprocessor">#define PCFG_DCDCM_CURRENT_VALID_SHIFT (8U)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a48d70d3372138ca089be70b0fc9d8680"> 1058</a></span><span class="preprocessor">#define PCFG_DCDCM_CURRENT_VALID_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_CURRENT_VALID_MASK) &gt;&gt; PCFG_DCDCM_CURRENT_VALID_SHIFT)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">/*</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment"> * LEVEL (RO)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment"> *</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment"> * DCDCM current level, current level is num * 50mA</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment"> */</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7c1373ed27baf64ac2d5d55e3eff9746"> 1065</a></span><span class="preprocessor">#define PCFG_DCDCM_CURRENT_LEVEL_MASK (0x1FU)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3f1e535036780d68ff73656e0cb85622"> 1066</a></span><span class="preprocessor">#define PCFG_DCDCM_CURRENT_LEVEL_SHIFT (0U)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a650f12f81e9b0f370e9ebed9af7f481a"> 1067</a></span><span class="preprocessor">#define PCFG_DCDCM_CURRENT_LEVEL_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_CURRENT_LEVEL_MASK) &gt;&gt; PCFG_DCDCM_CURRENT_LEVEL_SHIFT)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">/* Bitfield definition for register: DCDCM_ADVMODE */</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">/*</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"> * EN_RCSCALE (RW)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment"> *</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"> * Enable RC scale</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment"> */</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6204961fd05572a11f97a8798d7e829f"> 1075</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_RCSCALE_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af4a2e2d3da183f8a1dab5b3cb7d329d7"> 1076</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_RCSCALE_SHIFT (24U)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8fe8eba81e1a999716c5f73784090854"> 1077</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_RCSCALE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVMODE_EN_RCSCALE_SHIFT) &amp; PCFG_DCDCM_ADVMODE_EN_RCSCALE_MASK)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7a37207ce6131bd6cbe244fa52a290b8"> 1078</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_RCSCALE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVMODE_EN_RCSCALE_MASK) &gt;&gt; PCFG_DCDCM_ADVMODE_EN_RCSCALE_SHIFT)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span> </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">/*</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment"> * DC_C (RW)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment"> *</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment"> * Loop C number</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> */</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac2f70013f6d832e52bbaf83a12661ae4"> 1085</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_DC_C_MASK (0x300000UL)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6c5c34aa9e3c2b0802bf9cfed8a46021"> 1086</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_DC_C_SHIFT (20U)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8f232dcc8bd8661cf7f1071e95e189cc"> 1087</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_DC_C_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVMODE_DC_C_SHIFT) &amp; PCFG_DCDCM_ADVMODE_DC_C_MASK)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af85124df4449c22d9bbdd3a2604f7336"> 1088</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_DC_C_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVMODE_DC_C_MASK) &gt;&gt; PCFG_DCDCM_ADVMODE_DC_C_SHIFT)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment">/*</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> * DC_R (RW)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> *</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> * Loop R number</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> */</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a05a4f577e8c3bc9d1320e12d757c6d0b"> 1095</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_DC_R_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8e883ab9cab98a5d81c5c07ccd3bca1d"> 1096</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_DC_R_SHIFT (16U)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a68e6476b3f08a28caefc3dd26b1482af"> 1097</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_DC_R_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVMODE_DC_R_SHIFT) &amp; PCFG_DCDCM_ADVMODE_DC_R_MASK)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae0ffe2d78c51f36800fc8cfd5d157d6a"> 1098</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_DC_R_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVMODE_DC_R_MASK) &gt;&gt; PCFG_DCDCM_ADVMODE_DC_R_SHIFT)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">/*</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> * EN_FF_DET (RW)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> *</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> * enable feed forward detect</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"> * 0: feed forward detect is disabled</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"> * 1: feed forward detect is enabled</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment"> */</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a949575d60ac861128ac90243440715d5"> 1107</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_FF_DET_MASK (0x40U)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3c97ae02d08a54e25460b495e9d09e94"> 1108</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_FF_DET_SHIFT (6U)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a5de494bbd550b453bf12b64588020880"> 1109</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_FF_DET_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVMODE_EN_FF_DET_SHIFT) &amp; PCFG_DCDCM_ADVMODE_EN_FF_DET_MASK)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a65a232fe566215312756f9b696354cc6"> 1110</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_FF_DET_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVMODE_EN_FF_DET_MASK) &gt;&gt; PCFG_DCDCM_ADVMODE_EN_FF_DET_SHIFT)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">/*</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment"> * EN_FF_LOOP (RW)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"> *</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> * enable feed forward loop</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment"> * 0: feed forward loop is disabled</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> * 1: feed forward loop is enabled</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment"> */</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a86b7c59fda58ede51d065a5878825aff"> 1119</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_FF_LOOP_MASK (0x20U)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a62a59e7729e634ca21b6f59d8f08bed1"> 1120</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_FF_LOOP_SHIFT (5U)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4f9bca5bcd4ca443d013dfea4009eecd"> 1121</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_FF_LOOP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVMODE_EN_FF_LOOP_SHIFT) &amp; PCFG_DCDCM_ADVMODE_EN_FF_LOOP_MASK)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#afae9a9d6e9e5931d1f67150d1309c4be"> 1122</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_FF_LOOP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVMODE_EN_FF_LOOP_MASK) &gt;&gt; PCFG_DCDCM_ADVMODE_EN_FF_LOOP_SHIFT)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span> </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">/*</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment"> * EN_AUTOLP (RW)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment"> *</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> * enable auto enter low power mode</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment"> * 0: do not enter low power mode</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> * 1: enter low power mode if current is detected low</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"> */</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab4ac1d29c208e24360bc1a21e531b246"> 1131</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_AUTOLP_MASK (0x10U)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a6fcb4cda17be97b3ffe85d6bf9573ba7"> 1132</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_AUTOLP_SHIFT (4U)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2592127db1ce9e02bdbb0260d8a67dc5"> 1133</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_AUTOLP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVMODE_EN_AUTOLP_SHIFT) &amp; PCFG_DCDCM_ADVMODE_EN_AUTOLP_MASK)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a5f142a3a9607670b58ad7342788c0ac6"> 1134</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_AUTOLP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVMODE_EN_AUTOLP_MASK) &gt;&gt; PCFG_DCDCM_ADVMODE_EN_AUTOLP_SHIFT)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span> </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">/*</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"> * EN_DCM_EXIT (RW)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment"> *</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment"> * avoid over voltage</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> * 0: stay in DCM mode when voltage excess</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> * 1: change to CCM mode when voltage excess</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment"> */</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0083cb58a995933c176759d78c4df75c"> 1143</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_DCM_EXIT_MASK (0x8U)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8994d1d5d2ca8a4e0dec8386da4ce606"> 1144</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_DCM_EXIT_SHIFT (3U)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4012ba8bc92f8f1fd282405d2d787036"> 1145</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_DCM_EXIT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVMODE_EN_DCM_EXIT_SHIFT) &amp; PCFG_DCDCM_ADVMODE_EN_DCM_EXIT_MASK)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad28ceac03d895dd1eabd645059cb10fe"> 1146</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_DCM_EXIT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVMODE_EN_DCM_EXIT_MASK) &gt;&gt; PCFG_DCDCM_ADVMODE_EN_DCM_EXIT_SHIFT)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span> </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">/*</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment"> * EN_SKIP (RW)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"> *</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment"> * enable skip on narrow pulse</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"> * 0: do not skip narrow pulse</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> * 1: skip narrow pulse</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> */</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9c5fda05ee7f69e9c588d1cd6f607eff"> 1155</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_SKIP_MASK (0x4U)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3d35d7d64064ddef961e82ac537e4c2a"> 1156</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_SKIP_SHIFT (2U)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab0a8d6ab0e94e56f986047fbd2e1a8a3"> 1157</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_SKIP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVMODE_EN_SKIP_SHIFT) &amp; PCFG_DCDCM_ADVMODE_EN_SKIP_MASK)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af0499fce7a448589141eb23be8bfb8b3"> 1158</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_SKIP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVMODE_EN_SKIP_MASK) &gt;&gt; PCFG_DCDCM_ADVMODE_EN_SKIP_SHIFT)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">/*</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment"> * EN_IDLE (RW)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment"> *</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment"> * enable skip when voltage is higher than threshold</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment"> * 0: do not skip</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> * 1: skip if voltage is excess</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> */</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a49052f61dc96676b2585158066e5645a"> 1167</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_IDLE_MASK (0x2U)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a084b430ef1ed83027cd4586436f8acac"> 1168</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_IDLE_SHIFT (1U)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9c79d3805f7f6b749eab39702be4da33"> 1169</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_IDLE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVMODE_EN_IDLE_SHIFT) &amp; PCFG_DCDCM_ADVMODE_EN_IDLE_MASK)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad3dae04a2d3a76de32790e196a887a74"> 1170</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_IDLE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVMODE_EN_IDLE_MASK) &gt;&gt; PCFG_DCDCM_ADVMODE_EN_IDLE_SHIFT)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span> </div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">/*</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment"> * EN_DCM (RW)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"> *</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> * DCM mode</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment"> * 0: CCM mode</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment"> * 1: DCM mode</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment"> */</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#afe2ca2740be8a443f7d3a842fee4e809"> 1179</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_DCM_MASK (0x1U)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a66e67ab3deedd07c70c39a987907d49e"> 1180</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_DCM_SHIFT (0U)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac59bc881d7ddaa827801b5b8f0f942d9"> 1181</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_DCM_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVMODE_EN_DCM_SHIFT) &amp; PCFG_DCDCM_ADVMODE_EN_DCM_MASK)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3a4a5c858cf8d4433944b3dec3a610d8"> 1182</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVMODE_EN_DCM_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVMODE_EN_DCM_MASK) &gt;&gt; PCFG_DCDCM_ADVMODE_EN_DCM_SHIFT)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">/* Bitfield definition for register: DCDCM_ADVPARAM */</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">/*</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment"> * MIN_DUT (RW)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment"> *</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment"> * minimum duty cycle</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment"> */</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a36d558cc7c748561d4dfe927d9c56286"> 1190</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVPARAM_MIN_DUT_MASK (0x7F00U)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad37adf29ed056dfeb2bc086e46ba8ade"> 1191</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVPARAM_MIN_DUT_SHIFT (8U)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2babc551a8fd919c940e4a5eac3ed79f"> 1192</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVPARAM_MIN_DUT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVPARAM_MIN_DUT_SHIFT) &amp; PCFG_DCDCM_ADVPARAM_MIN_DUT_MASK)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3489b66f525c4c8439f1b9babe690cec"> 1193</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVPARAM_MIN_DUT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVPARAM_MIN_DUT_MASK) &gt;&gt; PCFG_DCDCM_ADVPARAM_MIN_DUT_SHIFT)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span> </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">/*</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment"> * MAX_DUT (RW)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment"> *</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment"> * maximum duty cycle</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment"> */</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a1aa76081e9e566cab0b77339ed489d02"> 1200</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVPARAM_MAX_DUT_MASK (0x7FU)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab196bd83a9273535f41ad018174a01d7"> 1201</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVPARAM_MAX_DUT_SHIFT (0U)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#addb6ca910749653c905ddcd219454e79"> 1202</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVPARAM_MAX_DUT_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_ADVPARAM_MAX_DUT_SHIFT) &amp; PCFG_DCDCM_ADVPARAM_MAX_DUT_MASK)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a524fc7da5a760b3df4f5f2d11f96c5e7"> 1203</a></span><span class="preprocessor">#define PCFG_DCDCM_ADVPARAM_MAX_DUT_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_ADVPARAM_MAX_DUT_MASK) &gt;&gt; PCFG_DCDCM_ADVPARAM_MAX_DUT_SHIFT)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span> </div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment">/* Bitfield definition for register: DCDCM_MISC */</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">/*</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment"> * EN_HYST (RW)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment"> *</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment"> * hysteres enable</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment"> */</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a07f61a2531e06363a1c7db9a198bef0c"> 1211</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_EN_HYST_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a28f687e9fd69dd861ab9060476c6a382"> 1212</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_EN_HYST_SHIFT (28U)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a094666678e2506326e7bace67341eafa"> 1213</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_EN_HYST_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MISC_EN_HYST_SHIFT) &amp; PCFG_DCDCM_MISC_EN_HYST_MASK)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a932b75ce5aaf1f9f01fc27f14848354c"> 1214</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_EN_HYST_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MISC_EN_HYST_MASK) &gt;&gt; PCFG_DCDCM_MISC_EN_HYST_SHIFT)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">/*</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment"> * HYST_SIGN (RW)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment"> *</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment"> * hysteres sign</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment"> */</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a3a5194d46b64ef412ac04e0ac1f48c9b"> 1221</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_HYST_SIGN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a44542c925ad1b6f88b3a2de5e01b183a"> 1222</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_HYST_SIGN_SHIFT (25U)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#abb0f25cb664e7ce0681418fe62dc17e1"> 1223</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_HYST_SIGN_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MISC_HYST_SIGN_SHIFT) &amp; PCFG_DCDCM_MISC_HYST_SIGN_MASK)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a75cb9d5cb98823748bf76aef01d29066"> 1224</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_HYST_SIGN_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MISC_HYST_SIGN_MASK) &gt;&gt; PCFG_DCDCM_MISC_HYST_SIGN_SHIFT)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span> </div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment">/*</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment"> * HYST_THRS (RW)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment"> *</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment"> * hysteres threshold</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"> */</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0e24318675a2c1e69febbc0bec8f6b4c"> 1231</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_HYST_THRS_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a63ce9d0cc60d4f709b3382f8b1a66d05"> 1232</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_HYST_THRS_SHIFT (24U)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2b01f230cde7abfaab1d3985f371d0be"> 1233</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_HYST_THRS_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MISC_HYST_THRS_SHIFT) &amp; PCFG_DCDCM_MISC_HYST_THRS_MASK)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aca7e04df3ad5cf5fd42359c9b81795d1"> 1234</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_HYST_THRS_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MISC_HYST_THRS_MASK) &gt;&gt; PCFG_DCDCM_MISC_HYST_THRS_SHIFT)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span> </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">/*</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment"> * RC_SCALE (RW)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment"> *</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment"> * Loop RC scale threshold</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"> */</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af93cd66623d93feeffd63654c25dfd99"> 1241</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_RC_SCALE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a1b8f8151b6c8a09528519d6de848d404"> 1242</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_RC_SCALE_SHIFT (20U)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af300bf68875ec01870d22e8673a431b9"> 1243</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_RC_SCALE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MISC_RC_SCALE_SHIFT) &amp; PCFG_DCDCM_MISC_RC_SCALE_MASK)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a368f576220dce809bcc617c777747703"> 1244</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_RC_SCALE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MISC_RC_SCALE_MASK) &gt;&gt; PCFG_DCDCM_MISC_RC_SCALE_SHIFT)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span> </div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment">/*</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment"> * DC_FF (RW)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment"> *</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment"> * Loop feed forward number</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment"> */</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad1c6d0b7c430d89d5e39d1f11a958379"> 1251</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_DC_FF_MASK (0x70000UL)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0afed95fa136ec914942fde8f4ac8efd"> 1252</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_DC_FF_SHIFT (16U)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af89be1e1abf406abc5814a01fa01be58"> 1253</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_DC_FF_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MISC_DC_FF_SHIFT) &amp; PCFG_DCDCM_MISC_DC_FF_MASK)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#acb5c0a4f5468f35cdf0559f26464e346"> 1254</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_DC_FF_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MISC_DC_FF_MASK) &gt;&gt; PCFG_DCDCM_MISC_DC_FF_SHIFT)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">/*</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment"> * OL_THRE (RW)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment"> *</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment"> * overload for threshold for lod power mode</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> */</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aaee5e95cfc4582925be97cd8a331505b"> 1261</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_OL_THRE_MASK (0x300U)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae0baf528f279765b074f287bdd794949"> 1262</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_OL_THRE_SHIFT (8U)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4a1b86755d4cf7e65ab6c61cf4f73be4"> 1263</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_OL_THRE_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MISC_OL_THRE_SHIFT) &amp; PCFG_DCDCM_MISC_OL_THRE_MASK)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a07fd8a3f531670a924cd79a8fda3696a"> 1264</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_OL_THRE_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MISC_OL_THRE_MASK) &gt;&gt; PCFG_DCDCM_MISC_OL_THRE_SHIFT)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span> </div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment">/*</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment"> * OL_HYST (RW)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment"> *</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"> * current hysteres range</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"> * 0: 12.5mV</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> * 1: 25mV</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment"> */</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a8ea94b46fcead44812ff62631bb44789"> 1273</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_OL_HYST_MASK (0x10U)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a41926e9fa1c38f3b87dd9f226a238699"> 1274</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_OL_HYST_SHIFT (4U)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a27f0d35a72662e19f589dacdb85cd4ac"> 1275</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_OL_HYST_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MISC_OL_HYST_SHIFT) &amp; PCFG_DCDCM_MISC_OL_HYST_MASK)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a961570aaa3a2a1fc97b110e5bd6cf773"> 1276</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_OL_HYST_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MISC_OL_HYST_MASK) &gt;&gt; PCFG_DCDCM_MISC_OL_HYST_SHIFT)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">/*</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> * DELAY (RW)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"> *</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment"> * enable delay</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"> * 0: delay disabled,</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment"> * 1: delay enabled</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment"> */</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0d755ae3ddf636def09c773061a013c8"> 1285</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_DELAY_MASK (0x4U)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a84aeeff48d1765ad1ef94d8491652116"> 1286</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_DELAY_SHIFT (2U)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4661506feda6aab811f6df4f30a43026"> 1287</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MISC_DELAY_SHIFT) &amp; PCFG_DCDCM_MISC_DELAY_MASK)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a2c62f43143b27e580bc3470dbf445e72"> 1288</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_DELAY_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MISC_DELAY_MASK) &gt;&gt; PCFG_DCDCM_MISC_DELAY_SHIFT)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">/*</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"> * CLK_SEL (RW)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> *</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> * clock selection</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> * 0: select DCDCM internal oscillator</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"> * 1: select RC24M oscillator</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment"> */</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a833740ebda3b236c6f7d9b9acc4ebad1"> 1297</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_CLK_SEL_MASK (0x2U)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a699376980b14ad3dc09fb1dd200c65e6"> 1298</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_CLK_SEL_SHIFT (1U)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a47c06fbb3fe8bc1f6cd3ede91cc540a4"> 1299</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_CLK_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MISC_CLK_SEL_SHIFT) &amp; PCFG_DCDCM_MISC_CLK_SEL_MASK)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a9696c9af2e16cc5353ea10a2dfc72f3a"> 1300</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_CLK_SEL_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MISC_CLK_SEL_MASK) &gt;&gt; PCFG_DCDCM_MISC_CLK_SEL_SHIFT)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span> </div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">/*</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment"> * EN_STEP (RW)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment"> *</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> * enable stepping in voltage change</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> * 0: stepping disabled,</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> * 1: steping enabled</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment"> */</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ac3273d5fad743a55256a86f6d65634cf"> 1309</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_EN_STEP_MASK (0x1U)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae54d08b597149084589697d7892c028f"> 1310</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_EN_STEP_SHIFT (0U)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a78c30f11fa55cebf58818817b0e43ad8"> 1311</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_EN_STEP_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_MISC_EN_STEP_SHIFT) &amp; PCFG_DCDCM_MISC_EN_STEP_MASK)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a7a829430b7bdc276d13a5d3b033aa056"> 1312</a></span><span class="preprocessor">#define PCFG_DCDCM_MISC_EN_STEP_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_MISC_EN_STEP_MASK) &gt;&gt; PCFG_DCDCM_MISC_EN_STEP_SHIFT)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span> </div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">/* Bitfield definition for register: DCDCM_DEBUG */</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment">/*</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment"> * UPDATE_TIME (RW)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment"> *</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment"> * DCDCM voltage change time in 24M clock cycles, default value is 1mS</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment"> */</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#acfe1888f55bf8d2087e58205d56948a7"> 1320</a></span><span class="preprocessor">#define PCFG_DCDCM_DEBUG_UPDATE_TIME_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a4fae05f40e2a17f079c598669d77fec9"> 1321</a></span><span class="preprocessor">#define PCFG_DCDCM_DEBUG_UPDATE_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a08fdb433c49118493a5baa9b886c7f31"> 1322</a></span><span class="preprocessor">#define PCFG_DCDCM_DEBUG_UPDATE_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_DEBUG_UPDATE_TIME_SHIFT) &amp; PCFG_DCDCM_DEBUG_UPDATE_TIME_MASK)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#af2c563845f52b0f5732498e6a6b91a75"> 1323</a></span><span class="preprocessor">#define PCFG_DCDCM_DEBUG_UPDATE_TIME_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_DEBUG_UPDATE_TIME_MASK) &gt;&gt; PCFG_DCDCM_DEBUG_UPDATE_TIME_SHIFT)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span> </div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">/* Bitfield definition for register: DCDCM_START_TIME */</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment">/*</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment"> * START_TIME (RW)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment"> *</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment"> * Start delay for DCDCM to turn on, in 24M clock cycles, default value is 3mS</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment"> */</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a688779a082fab72a7c1b10ac9e84c79c"> 1331</a></span><span class="preprocessor">#define PCFG_DCDCM_START_TIME_START_TIME_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a86e21b879d94c7e23643222033085d15"> 1332</a></span><span class="preprocessor">#define PCFG_DCDCM_START_TIME_START_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a216c135a2d0dfe4582693da408e0bca7"> 1333</a></span><span class="preprocessor">#define PCFG_DCDCM_START_TIME_START_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_START_TIME_START_TIME_SHIFT) &amp; PCFG_DCDCM_START_TIME_START_TIME_MASK)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#aef8ccb4acdd742c54345a293154feb53"> 1334</a></span><span class="preprocessor">#define PCFG_DCDCM_START_TIME_START_TIME_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_START_TIME_START_TIME_MASK) &gt;&gt; PCFG_DCDCM_START_TIME_START_TIME_SHIFT)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span> </div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment">/* Bitfield definition for register: DCDCM_RESUME_TIME */</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment">/*</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment"> * RESUME_TIME (RW)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment"> *</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment"> * Resume delay for DCDCM to recover from low power mode, in 24M clock cycles, default value is 10uS</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment"> */</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ab2a043446fc77faf1dd26862fd735dcb"> 1342</a></span><span class="preprocessor">#define PCFG_DCDCM_RESUME_TIME_RESUME_TIME_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a914d66a8077905e32fe6b39e95a8f8b8"> 1343</a></span><span class="preprocessor">#define PCFG_DCDCM_RESUME_TIME_RESUME_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a62b6d9f989bf76928c82a4c79c3df6bb"> 1344</a></span><span class="preprocessor">#define PCFG_DCDCM_RESUME_TIME_RESUME_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_RESUME_TIME_RESUME_TIME_SHIFT) &amp; PCFG_DCDCM_RESUME_TIME_RESUME_TIME_MASK)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a0500bf4ecb5246fa190978de42fb49a7"> 1345</a></span><span class="preprocessor">#define PCFG_DCDCM_RESUME_TIME_RESUME_TIME_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_RESUME_TIME_RESUME_TIME_MASK) &gt;&gt; PCFG_DCDCM_RESUME_TIME_RESUME_TIME_SHIFT)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span> </div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment">/* Bitfield definition for register: DCDCM_POWER_CONFIG */</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment">/*</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment"> * RETENTION (RW)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment"> *</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment"> * DCDCM enter standby mode, which will reduce voltage for memory content retention</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment"> * 0: Shutdown DCDCM</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment"> * 1: reduce DCDC voltage</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment"> */</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ae0dfd13af07c72a5e7878ffb6ff05d28"> 1355</a></span><span class="preprocessor">#define PCFG_DCDCM_POWER_CONFIG_RETENTION_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ad4c0a79c5519675a6b883f80e6f6e375"> 1356</a></span><span class="preprocessor">#define PCFG_DCDCM_POWER_CONFIG_RETENTION_SHIFT (16U)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#ada6c4048bee0a2bc812256a47d38e3e7"> 1357</a></span><span class="preprocessor">#define PCFG_DCDCM_POWER_CONFIG_RETENTION_SET(x) (((uint32_t)(x) &lt;&lt; PCFG_DCDCM_POWER_CONFIG_RETENTION_SHIFT) &amp; PCFG_DCDCM_POWER_CONFIG_RETENTION_MASK)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html#a302c4a73e719126516f538e77b615b91"> 1358</a></span><span class="preprocessor">#define PCFG_DCDCM_POWER_CONFIG_RETENTION_GET(x) (((uint32_t)(x) &amp; PCFG_DCDCM_POWER_CONFIG_RETENTION_MASK) &gt;&gt; PCFG_DCDCM_POWER_CONFIG_RETENTION_SHIFT)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span> </div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_PCFG_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPCFG__Type_html"><div class="ttname"><a href="structPCFG__Type.html">PCFG_Type</a></div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:12</div></div>
<div class="ttc" id="astructPCFG__Type_html_a2268929d6f634758788f63cf946053c6"><div class="ttname"><a href="structPCFG__Type.html#a2268929d6f634758788f63cf946053c6">PCFG_Type::DCDCM_POWER_CONFIG</a></div><div class="ttdeci">__RW uint32_t DCDCM_POWER_CONFIG</div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:48</div></div>
<div class="ttc" id="astructPCFG__Type_html_a2e83bccda7bceb1ab2172b014f143e9b"><div class="ttname"><a href="structPCFG__Type.html#a2e83bccda7bceb1ab2172b014f143e9b">PCFG_Type::DCDCM_CURRENT</a></div><div class="ttdeci">__RW uint32_t DCDCM_CURRENT</div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:41</div></div>
<div class="ttc" id="astructPCFG__Type_html_a68dcceb1a17197b53fb9f9c497c9d7bd"><div class="ttname"><a href="structPCFG__Type.html#a68dcceb1a17197b53fb9f9c497c9d7bd">PCFG_Type::DCDCM_RESUME_TIME</a></div><div class="ttdeci">__RW uint32_t DCDCM_RESUME_TIME</div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:47</div></div>
<div class="ttc" id="astructPCFG__Type_html_a888b76e6a676491c06764fee9c552697"><div class="ttname"><a href="structPCFG__Type.html#a888b76e6a676491c06764fee9c552697">PCFG_Type::DCDCM_DEBUG</a></div><div class="ttdeci">__RW uint32_t DCDCM_DEBUG</div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:45</div></div>
<div class="ttc" id="astructPCFG__Type_html_a929ece94a3ca7bcc596b90d5c2209357"><div class="ttname"><a href="structPCFG__Type.html#a929ece94a3ca7bcc596b90d5c2209357">PCFG_Type::DCDCM_ADVPARAM</a></div><div class="ttdeci">__RW uint32_t DCDCM_ADVPARAM</div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:43</div></div>
<div class="ttc" id="astructPCFG__Type_html_a9723303f296879c883c670314caeac59"><div class="ttname"><a href="structPCFG__Type.html#a9723303f296879c883c670314caeac59">PCFG_Type::DCDCM_START_TIME</a></div><div class="ttdeci">__RW uint32_t DCDCM_START_TIME</div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:46</div></div>
<div class="ttc" id="astructPCFG__Type_html_a9e06a07d569808fda4f9c067fce85629"><div class="ttname"><a href="structPCFG__Type.html#a9e06a07d569808fda4f9c067fce85629">PCFG_Type::DCDCM_MISC</a></div><div class="ttdeci">__RW uint32_t DCDCM_MISC</div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:44</div></div>
<div class="ttc" id="astructPCFG__Type_html_ab215c3966355fe749a86c76ba23c3966"><div class="ttname"><a href="structPCFG__Type.html#ab215c3966355fe749a86c76ba23c3966">PCFG_Type::DCDCM_MODE</a></div><div class="ttdeci">__RW uint32_t DCDCM_MODE</div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:38</div></div>
<div class="ttc" id="astructPCFG__Type_html_ac7c2e77fa5486cb46322b39589ed83ab"><div class="ttname"><a href="structPCFG__Type.html#ac7c2e77fa5486cb46322b39589ed83ab">PCFG_Type::DCDCM_PROT</a></div><div class="ttdeci">__RW uint32_t DCDCM_PROT</div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:40</div></div>
<div class="ttc" id="astructPCFG__Type_html_ad8e4879b7da44dc2b5d7a808c37717cc"><div class="ttname"><a href="structPCFG__Type.html#ad8e4879b7da44dc2b5d7a808c37717cc">PCFG_Type::DCDCM_ADVMODE</a></div><div class="ttdeci">__RW uint32_t DCDCM_ADVMODE</div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:42</div></div>
<div class="ttc" id="astructPCFG__Type_html_ae8f9849343d6948969efa99a393a4cf0"><div class="ttname"><a href="structPCFG__Type.html#ae8f9849343d6948969efa99a393a4cf0">PCFG_Type::DCDCM_LPMODE</a></div><div class="ttdeci">__RW uint32_t DCDCM_LPMODE</div><div class="ttdef"><b>Definition</b> hpm_pcfg_regs.h:39</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="HPM6800_2ip_2hpm__pcfg__regs_8h.html">hpm_pcfg_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:50:41 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
