Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Aug  1 13:47:05 2019
| Host         : MXGUA05NBC18560 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_spi_master_control_sets_placed.rpt
| Design       : top_spi_master
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              65 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+------------------+------------------+----------------+
|  wires[clk]    | CTRL/E[0]                     | CLK_DIV/rst      |                2 |              8 |
|  wires[clk]    | SEND_COMM/cnt_comm[0]_i_1_n_0 | CLK_DIV/rst      |                5 |             18 |
|  clk_IBUF_BUFG |                               | CLK_DIV/rst      |                8 |             28 |
|  wires[clk]    |                               | CLK_DIV/rst      |               13 |             37 |
+----------------+-------------------------------+------------------+------------------+----------------+


