// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Self_attention_Pipeline_l_norm_i2_l_j1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v84_15_address0,
        v84_15_ce0,
        v84_15_we0,
        v84_15_d0,
        v84_15_address1,
        v84_15_ce1,
        v84_15_q1,
        v84_14_address0,
        v84_14_ce0,
        v84_14_we0,
        v84_14_d0,
        v84_14_address1,
        v84_14_ce1,
        v84_14_q1,
        v84_13_address0,
        v84_13_ce0,
        v84_13_we0,
        v84_13_d0,
        v84_13_address1,
        v84_13_ce1,
        v84_13_q1,
        v84_12_address0,
        v84_12_ce0,
        v84_12_we0,
        v84_12_d0,
        v84_12_address1,
        v84_12_ce1,
        v84_12_q1,
        v84_11_address0,
        v84_11_ce0,
        v84_11_we0,
        v84_11_d0,
        v84_11_address1,
        v84_11_ce1,
        v84_11_q1,
        v84_10_address0,
        v84_10_ce0,
        v84_10_we0,
        v84_10_d0,
        v84_10_address1,
        v84_10_ce1,
        v84_10_q1,
        v84_9_address0,
        v84_9_ce0,
        v84_9_we0,
        v84_9_d0,
        v84_9_address1,
        v84_9_ce1,
        v84_9_q1,
        v84_8_address0,
        v84_8_ce0,
        v84_8_we0,
        v84_8_d0,
        v84_8_address1,
        v84_8_ce1,
        v84_8_q1,
        v84_7_address0,
        v84_7_ce0,
        v84_7_we0,
        v84_7_d0,
        v84_7_address1,
        v84_7_ce1,
        v84_7_q1,
        v84_6_address0,
        v84_6_ce0,
        v84_6_we0,
        v84_6_d0,
        v84_6_address1,
        v84_6_ce1,
        v84_6_q1,
        v84_5_address0,
        v84_5_ce0,
        v84_5_we0,
        v84_5_d0,
        v84_5_address1,
        v84_5_ce1,
        v84_5_q1,
        v84_4_address0,
        v84_4_ce0,
        v84_4_we0,
        v84_4_d0,
        v84_4_address1,
        v84_4_ce1,
        v84_4_q1,
        v84_3_address0,
        v84_3_ce0,
        v84_3_we0,
        v84_3_d0,
        v84_3_address1,
        v84_3_ce1,
        v84_3_q1,
        v84_2_address0,
        v84_2_ce0,
        v84_2_we0,
        v84_2_d0,
        v84_2_address1,
        v84_2_ce1,
        v84_2_q1,
        v84_1_address0,
        v84_1_ce0,
        v84_1_we0,
        v84_1_d0,
        v84_1_address1,
        v84_1_ce1,
        v84_1_q1,
        v84_address0,
        v84_ce0,
        v84_we0,
        v84_d0,
        v84_address1,
        v84_ce1,
        v84_q1,
        grp_fu_2399_p_din0,
        grp_fu_2399_p_din1,
        grp_fu_2399_p_dout0,
        grp_fu_2399_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] v84_15_address0;
output   v84_15_ce0;
output   v84_15_we0;
output  [31:0] v84_15_d0;
output  [3:0] v84_15_address1;
output   v84_15_ce1;
input  [31:0] v84_15_q1;
output  [3:0] v84_14_address0;
output   v84_14_ce0;
output   v84_14_we0;
output  [31:0] v84_14_d0;
output  [3:0] v84_14_address1;
output   v84_14_ce1;
input  [31:0] v84_14_q1;
output  [3:0] v84_13_address0;
output   v84_13_ce0;
output   v84_13_we0;
output  [31:0] v84_13_d0;
output  [3:0] v84_13_address1;
output   v84_13_ce1;
input  [31:0] v84_13_q1;
output  [3:0] v84_12_address0;
output   v84_12_ce0;
output   v84_12_we0;
output  [31:0] v84_12_d0;
output  [3:0] v84_12_address1;
output   v84_12_ce1;
input  [31:0] v84_12_q1;
output  [3:0] v84_11_address0;
output   v84_11_ce0;
output   v84_11_we0;
output  [31:0] v84_11_d0;
output  [3:0] v84_11_address1;
output   v84_11_ce1;
input  [31:0] v84_11_q1;
output  [3:0] v84_10_address0;
output   v84_10_ce0;
output   v84_10_we0;
output  [31:0] v84_10_d0;
output  [3:0] v84_10_address1;
output   v84_10_ce1;
input  [31:0] v84_10_q1;
output  [3:0] v84_9_address0;
output   v84_9_ce0;
output   v84_9_we0;
output  [31:0] v84_9_d0;
output  [3:0] v84_9_address1;
output   v84_9_ce1;
input  [31:0] v84_9_q1;
output  [3:0] v84_8_address0;
output   v84_8_ce0;
output   v84_8_we0;
output  [31:0] v84_8_d0;
output  [3:0] v84_8_address1;
output   v84_8_ce1;
input  [31:0] v84_8_q1;
output  [3:0] v84_7_address0;
output   v84_7_ce0;
output   v84_7_we0;
output  [31:0] v84_7_d0;
output  [3:0] v84_7_address1;
output   v84_7_ce1;
input  [31:0] v84_7_q1;
output  [3:0] v84_6_address0;
output   v84_6_ce0;
output   v84_6_we0;
output  [31:0] v84_6_d0;
output  [3:0] v84_6_address1;
output   v84_6_ce1;
input  [31:0] v84_6_q1;
output  [3:0] v84_5_address0;
output   v84_5_ce0;
output   v84_5_we0;
output  [31:0] v84_5_d0;
output  [3:0] v84_5_address1;
output   v84_5_ce1;
input  [31:0] v84_5_q1;
output  [3:0] v84_4_address0;
output   v84_4_ce0;
output   v84_4_we0;
output  [31:0] v84_4_d0;
output  [3:0] v84_4_address1;
output   v84_4_ce1;
input  [31:0] v84_4_q1;
output  [3:0] v84_3_address0;
output   v84_3_ce0;
output   v84_3_we0;
output  [31:0] v84_3_d0;
output  [3:0] v84_3_address1;
output   v84_3_ce1;
input  [31:0] v84_3_q1;
output  [3:0] v84_2_address0;
output   v84_2_ce0;
output   v84_2_we0;
output  [31:0] v84_2_d0;
output  [3:0] v84_2_address1;
output   v84_2_ce1;
input  [31:0] v84_2_q1;
output  [3:0] v84_1_address0;
output   v84_1_ce0;
output   v84_1_we0;
output  [31:0] v84_1_d0;
output  [3:0] v84_1_address1;
output   v84_1_ce1;
input  [31:0] v84_1_q1;
output  [3:0] v84_address0;
output   v84_ce0;
output   v84_we0;
output  [31:0] v84_d0;
output  [3:0] v84_address1;
output   v84_ce1;
input  [31:0] v84_q1;
output  [31:0] grp_fu_2399_p_din0;
output  [31:0] grp_fu_2399_p_din1;
input  [31:0] grp_fu_2399_p_dout0;
output   grp_fu_2399_p_ce;

reg ap_idle;
reg v84_15_ce0;
reg v84_15_we0;
reg v84_15_ce1;
reg v84_14_ce0;
reg v84_14_we0;
reg v84_14_ce1;
reg v84_13_ce0;
reg v84_13_we0;
reg v84_13_ce1;
reg v84_12_ce0;
reg v84_12_we0;
reg v84_12_ce1;
reg v84_11_ce0;
reg v84_11_we0;
reg v84_11_ce1;
reg v84_10_ce0;
reg v84_10_we0;
reg v84_10_ce1;
reg v84_9_ce0;
reg v84_9_we0;
reg v84_9_ce1;
reg v84_8_ce0;
reg v84_8_we0;
reg v84_8_ce1;
reg v84_7_ce0;
reg v84_7_we0;
reg v84_7_ce1;
reg v84_6_ce0;
reg v84_6_we0;
reg v84_6_ce1;
reg v84_5_ce0;
reg v84_5_we0;
reg v84_5_ce1;
reg v84_4_ce0;
reg v84_4_we0;
reg v84_4_ce1;
reg v84_3_ce0;
reg v84_3_we0;
reg v84_3_ce1;
reg v84_2_ce0;
reg v84_2_we0;
reg v84_2_ce1;
reg v84_1_ce0;
reg v84_1_we0;
reg v84_1_ce1;
reg v84_ce0;
reg v84_we0;
reg v84_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln48_fu_389_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln48_fu_435_p1;
reg   [1:0] trunc_ln48_reg_619;
reg   [1:0] trunc_ln48_reg_619_pp0_iter1_reg;
reg   [1:0] trunc_ln48_reg_619_pp0_iter2_reg;
reg   [1:0] trunc_ln48_reg_619_pp0_iter3_reg;
reg   [1:0] trunc_ln48_reg_619_pp0_iter4_reg;
reg   [1:0] trunc_ln48_reg_619_pp0_iter5_reg;
reg   [1:0] trunc_ln48_reg_619_pp0_iter6_reg;
reg   [1:0] p_cast12_mid2_v_reg_624;
wire   [1:0] trunc_ln49_fu_449_p1;
reg   [1:0] trunc_ln49_reg_630;
reg   [1:0] trunc_ln49_reg_630_pp0_iter1_reg;
reg   [1:0] trunc_ln49_reg_630_pp0_iter2_reg;
reg   [1:0] trunc_ln49_reg_630_pp0_iter3_reg;
reg   [1:0] trunc_ln49_reg_630_pp0_iter4_reg;
reg   [1:0] trunc_ln49_reg_630_pp0_iter5_reg;
reg   [1:0] trunc_ln49_reg_630_pp0_iter6_reg;
reg   [1:0] lshr_ln2_reg_638;
reg   [3:0] v84_addr_reg_643;
reg   [3:0] v84_addr_reg_643_pp0_iter2_reg;
reg   [3:0] v84_addr_reg_643_pp0_iter3_reg;
reg   [3:0] v84_addr_reg_643_pp0_iter4_reg;
reg   [3:0] v84_addr_reg_643_pp0_iter5_reg;
reg   [3:0] v84_addr_reg_643_pp0_iter6_reg;
reg   [3:0] v84_1_addr_reg_649;
reg   [3:0] v84_1_addr_reg_649_pp0_iter2_reg;
reg   [3:0] v84_1_addr_reg_649_pp0_iter3_reg;
reg   [3:0] v84_1_addr_reg_649_pp0_iter4_reg;
reg   [3:0] v84_1_addr_reg_649_pp0_iter5_reg;
reg   [3:0] v84_1_addr_reg_649_pp0_iter6_reg;
reg   [3:0] v84_2_addr_reg_655;
reg   [3:0] v84_2_addr_reg_655_pp0_iter2_reg;
reg   [3:0] v84_2_addr_reg_655_pp0_iter3_reg;
reg   [3:0] v84_2_addr_reg_655_pp0_iter4_reg;
reg   [3:0] v84_2_addr_reg_655_pp0_iter5_reg;
reg   [3:0] v84_2_addr_reg_655_pp0_iter6_reg;
reg   [3:0] v84_3_addr_reg_661;
reg   [3:0] v84_3_addr_reg_661_pp0_iter2_reg;
reg   [3:0] v84_3_addr_reg_661_pp0_iter3_reg;
reg   [3:0] v84_3_addr_reg_661_pp0_iter4_reg;
reg   [3:0] v84_3_addr_reg_661_pp0_iter5_reg;
reg   [3:0] v84_3_addr_reg_661_pp0_iter6_reg;
reg   [3:0] v84_4_addr_reg_667;
reg   [3:0] v84_4_addr_reg_667_pp0_iter2_reg;
reg   [3:0] v84_4_addr_reg_667_pp0_iter3_reg;
reg   [3:0] v84_4_addr_reg_667_pp0_iter4_reg;
reg   [3:0] v84_4_addr_reg_667_pp0_iter5_reg;
reg   [3:0] v84_4_addr_reg_667_pp0_iter6_reg;
reg   [3:0] v84_5_addr_reg_673;
reg   [3:0] v84_5_addr_reg_673_pp0_iter2_reg;
reg   [3:0] v84_5_addr_reg_673_pp0_iter3_reg;
reg   [3:0] v84_5_addr_reg_673_pp0_iter4_reg;
reg   [3:0] v84_5_addr_reg_673_pp0_iter5_reg;
reg   [3:0] v84_5_addr_reg_673_pp0_iter6_reg;
reg   [3:0] v84_6_addr_reg_679;
reg   [3:0] v84_6_addr_reg_679_pp0_iter2_reg;
reg   [3:0] v84_6_addr_reg_679_pp0_iter3_reg;
reg   [3:0] v84_6_addr_reg_679_pp0_iter4_reg;
reg   [3:0] v84_6_addr_reg_679_pp0_iter5_reg;
reg   [3:0] v84_6_addr_reg_679_pp0_iter6_reg;
reg   [3:0] v84_7_addr_reg_685;
reg   [3:0] v84_7_addr_reg_685_pp0_iter2_reg;
reg   [3:0] v84_7_addr_reg_685_pp0_iter3_reg;
reg   [3:0] v84_7_addr_reg_685_pp0_iter4_reg;
reg   [3:0] v84_7_addr_reg_685_pp0_iter5_reg;
reg   [3:0] v84_7_addr_reg_685_pp0_iter6_reg;
reg   [3:0] v84_8_addr_reg_691;
reg   [3:0] v84_8_addr_reg_691_pp0_iter2_reg;
reg   [3:0] v84_8_addr_reg_691_pp0_iter3_reg;
reg   [3:0] v84_8_addr_reg_691_pp0_iter4_reg;
reg   [3:0] v84_8_addr_reg_691_pp0_iter5_reg;
reg   [3:0] v84_8_addr_reg_691_pp0_iter6_reg;
reg   [3:0] v84_9_addr_reg_697;
reg   [3:0] v84_9_addr_reg_697_pp0_iter2_reg;
reg   [3:0] v84_9_addr_reg_697_pp0_iter3_reg;
reg   [3:0] v84_9_addr_reg_697_pp0_iter4_reg;
reg   [3:0] v84_9_addr_reg_697_pp0_iter5_reg;
reg   [3:0] v84_9_addr_reg_697_pp0_iter6_reg;
reg   [3:0] v84_10_addr_reg_703;
reg   [3:0] v84_10_addr_reg_703_pp0_iter2_reg;
reg   [3:0] v84_10_addr_reg_703_pp0_iter3_reg;
reg   [3:0] v84_10_addr_reg_703_pp0_iter4_reg;
reg   [3:0] v84_10_addr_reg_703_pp0_iter5_reg;
reg   [3:0] v84_10_addr_reg_703_pp0_iter6_reg;
reg   [3:0] v84_11_addr_reg_709;
reg   [3:0] v84_11_addr_reg_709_pp0_iter2_reg;
reg   [3:0] v84_11_addr_reg_709_pp0_iter3_reg;
reg   [3:0] v84_11_addr_reg_709_pp0_iter4_reg;
reg   [3:0] v84_11_addr_reg_709_pp0_iter5_reg;
reg   [3:0] v84_11_addr_reg_709_pp0_iter6_reg;
reg   [3:0] v84_12_addr_reg_715;
reg   [3:0] v84_12_addr_reg_715_pp0_iter2_reg;
reg   [3:0] v84_12_addr_reg_715_pp0_iter3_reg;
reg   [3:0] v84_12_addr_reg_715_pp0_iter4_reg;
reg   [3:0] v84_12_addr_reg_715_pp0_iter5_reg;
reg   [3:0] v84_12_addr_reg_715_pp0_iter6_reg;
reg   [3:0] v84_13_addr_reg_721;
reg   [3:0] v84_13_addr_reg_721_pp0_iter2_reg;
reg   [3:0] v84_13_addr_reg_721_pp0_iter3_reg;
reg   [3:0] v84_13_addr_reg_721_pp0_iter4_reg;
reg   [3:0] v84_13_addr_reg_721_pp0_iter5_reg;
reg   [3:0] v84_13_addr_reg_721_pp0_iter6_reg;
reg   [3:0] v84_14_addr_reg_727;
reg   [3:0] v84_14_addr_reg_727_pp0_iter2_reg;
reg   [3:0] v84_14_addr_reg_727_pp0_iter3_reg;
reg   [3:0] v84_14_addr_reg_727_pp0_iter4_reg;
reg   [3:0] v84_14_addr_reg_727_pp0_iter5_reg;
reg   [3:0] v84_14_addr_reg_727_pp0_iter6_reg;
reg   [3:0] v84_15_addr_reg_733;
reg   [3:0] v84_15_addr_reg_733_pp0_iter2_reg;
reg   [3:0] v84_15_addr_reg_733_pp0_iter3_reg;
reg   [3:0] v84_15_addr_reg_733_pp0_iter4_reg;
reg   [3:0] v84_15_addr_reg_733_pp0_iter5_reg;
reg   [3:0] v84_15_addr_reg_733_pp0_iter6_reg;
wire   [31:0] v36_fu_581_p6;
reg   [31:0] v36_reg_739;
reg   [31:0] v37_reg_744;
wire   [63:0] zext_ln51_2_fu_509_p1;
wire    ap_block_pp0_stage0;
reg   [3:0] j1_fu_82;
wire   [3:0] add_ln49_fu_463_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_j1_load;
reg   [3:0] i2_fu_86;
wire   [3:0] select_ln48_1_fu_427_p3;
reg   [3:0] ap_sig_allocacmp_i2_load;
reg   [7:0] indvar_flatten19_fu_90;
wire   [7:0] add_ln48_1_fu_395_p2;
reg   [7:0] ap_sig_allocacmp_indvar_flatten19_load;
wire   [0:0] icmp_ln49_fu_413_p2;
wire   [3:0] add_ln48_fu_407_p2;
wire   [3:0] select_ln48_fu_419_p3;
wire   [3:0] tmp_s_fu_487_p3;
wire   [3:0] zext_ln51_fu_484_p1;
wire   [3:0] sub_ln51_fu_494_p2;
wire   [3:0] zext_ln51_1_fu_500_p1;
wire   [3:0] add_ln51_fu_503_p2;
wire   [31:0] tmp_24_fu_529_p6;
wire   [31:0] tmp_25_fu_542_p6;
wire   [31:0] tmp_26_fu_555_p6;
wire   [31:0] tmp_27_fu_568_p6;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Bert_layer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U4191(
    .din0(v84_q1),
    .din1(v84_1_q1),
    .din2(v84_2_q1),
    .din3(v84_3_q1),
    .din4(trunc_ln49_reg_630_pp0_iter1_reg),
    .dout(tmp_24_fu_529_p6)
);

Bert_layer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U4192(
    .din0(v84_4_q1),
    .din1(v84_5_q1),
    .din2(v84_6_q1),
    .din3(v84_7_q1),
    .din4(trunc_ln49_reg_630_pp0_iter1_reg),
    .dout(tmp_25_fu_542_p6)
);

Bert_layer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U4193(
    .din0(v84_8_q1),
    .din1(v84_9_q1),
    .din2(v84_10_q1),
    .din3(v84_11_q1),
    .din4(trunc_ln49_reg_630_pp0_iter1_reg),
    .dout(tmp_26_fu_555_p6)
);

Bert_layer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U4194(
    .din0(v84_12_q1),
    .din1(v84_13_q1),
    .din2(v84_14_q1),
    .din3(v84_15_q1),
    .din4(trunc_ln49_reg_630_pp0_iter1_reg),
    .dout(tmp_27_fu_568_p6)
);

Bert_layer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U4195(
    .din0(tmp_24_fu_529_p6),
    .din1(tmp_25_fu_542_p6),
    .din2(tmp_26_fu_555_p6),
    .din3(tmp_27_fu_568_p6),
    .din4(trunc_ln48_reg_619_pp0_iter1_reg),
    .dout(v36_fu_581_p6)
);

Bert_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln48_fu_389_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i2_fu_86 <= select_ln48_1_fu_427_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i2_fu_86 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln48_fu_389_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten19_fu_90 <= add_ln48_1_fu_395_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten19_fu_90 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln48_fu_389_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j1_fu_82 <= add_ln49_fu_463_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j1_fu_82 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        trunc_ln48_reg_619_pp0_iter1_reg <= trunc_ln48_reg_619;
        trunc_ln49_reg_630_pp0_iter1_reg <= trunc_ln49_reg_630;
        v84_10_addr_reg_703 <= zext_ln51_2_fu_509_p1;
        v84_11_addr_reg_709 <= zext_ln51_2_fu_509_p1;
        v84_12_addr_reg_715 <= zext_ln51_2_fu_509_p1;
        v84_13_addr_reg_721 <= zext_ln51_2_fu_509_p1;
        v84_14_addr_reg_727 <= zext_ln51_2_fu_509_p1;
        v84_15_addr_reg_733 <= zext_ln51_2_fu_509_p1;
        v84_1_addr_reg_649 <= zext_ln51_2_fu_509_p1;
        v84_2_addr_reg_655 <= zext_ln51_2_fu_509_p1;
        v84_3_addr_reg_661 <= zext_ln51_2_fu_509_p1;
        v84_4_addr_reg_667 <= zext_ln51_2_fu_509_p1;
        v84_5_addr_reg_673 <= zext_ln51_2_fu_509_p1;
        v84_6_addr_reg_679 <= zext_ln51_2_fu_509_p1;
        v84_7_addr_reg_685 <= zext_ln51_2_fu_509_p1;
        v84_8_addr_reg_691 <= zext_ln51_2_fu_509_p1;
        v84_9_addr_reg_697 <= zext_ln51_2_fu_509_p1;
        v84_addr_reg_643 <= zext_ln51_2_fu_509_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        trunc_ln48_reg_619_pp0_iter2_reg <= trunc_ln48_reg_619_pp0_iter1_reg;
        trunc_ln48_reg_619_pp0_iter3_reg <= trunc_ln48_reg_619_pp0_iter2_reg;
        trunc_ln48_reg_619_pp0_iter4_reg <= trunc_ln48_reg_619_pp0_iter3_reg;
        trunc_ln48_reg_619_pp0_iter5_reg <= trunc_ln48_reg_619_pp0_iter4_reg;
        trunc_ln48_reg_619_pp0_iter6_reg <= trunc_ln48_reg_619_pp0_iter5_reg;
        trunc_ln49_reg_630_pp0_iter2_reg <= trunc_ln49_reg_630_pp0_iter1_reg;
        trunc_ln49_reg_630_pp0_iter3_reg <= trunc_ln49_reg_630_pp0_iter2_reg;
        trunc_ln49_reg_630_pp0_iter4_reg <= trunc_ln49_reg_630_pp0_iter3_reg;
        trunc_ln49_reg_630_pp0_iter5_reg <= trunc_ln49_reg_630_pp0_iter4_reg;
        trunc_ln49_reg_630_pp0_iter6_reg <= trunc_ln49_reg_630_pp0_iter5_reg;
        v36_reg_739 <= v36_fu_581_p6;
        v37_reg_744 <= grp_fu_2399_p_dout0;
        v84_10_addr_reg_703_pp0_iter2_reg <= v84_10_addr_reg_703;
        v84_10_addr_reg_703_pp0_iter3_reg <= v84_10_addr_reg_703_pp0_iter2_reg;
        v84_10_addr_reg_703_pp0_iter4_reg <= v84_10_addr_reg_703_pp0_iter3_reg;
        v84_10_addr_reg_703_pp0_iter5_reg <= v84_10_addr_reg_703_pp0_iter4_reg;
        v84_10_addr_reg_703_pp0_iter6_reg <= v84_10_addr_reg_703_pp0_iter5_reg;
        v84_11_addr_reg_709_pp0_iter2_reg <= v84_11_addr_reg_709;
        v84_11_addr_reg_709_pp0_iter3_reg <= v84_11_addr_reg_709_pp0_iter2_reg;
        v84_11_addr_reg_709_pp0_iter4_reg <= v84_11_addr_reg_709_pp0_iter3_reg;
        v84_11_addr_reg_709_pp0_iter5_reg <= v84_11_addr_reg_709_pp0_iter4_reg;
        v84_11_addr_reg_709_pp0_iter6_reg <= v84_11_addr_reg_709_pp0_iter5_reg;
        v84_12_addr_reg_715_pp0_iter2_reg <= v84_12_addr_reg_715;
        v84_12_addr_reg_715_pp0_iter3_reg <= v84_12_addr_reg_715_pp0_iter2_reg;
        v84_12_addr_reg_715_pp0_iter4_reg <= v84_12_addr_reg_715_pp0_iter3_reg;
        v84_12_addr_reg_715_pp0_iter5_reg <= v84_12_addr_reg_715_pp0_iter4_reg;
        v84_12_addr_reg_715_pp0_iter6_reg <= v84_12_addr_reg_715_pp0_iter5_reg;
        v84_13_addr_reg_721_pp0_iter2_reg <= v84_13_addr_reg_721;
        v84_13_addr_reg_721_pp0_iter3_reg <= v84_13_addr_reg_721_pp0_iter2_reg;
        v84_13_addr_reg_721_pp0_iter4_reg <= v84_13_addr_reg_721_pp0_iter3_reg;
        v84_13_addr_reg_721_pp0_iter5_reg <= v84_13_addr_reg_721_pp0_iter4_reg;
        v84_13_addr_reg_721_pp0_iter6_reg <= v84_13_addr_reg_721_pp0_iter5_reg;
        v84_14_addr_reg_727_pp0_iter2_reg <= v84_14_addr_reg_727;
        v84_14_addr_reg_727_pp0_iter3_reg <= v84_14_addr_reg_727_pp0_iter2_reg;
        v84_14_addr_reg_727_pp0_iter4_reg <= v84_14_addr_reg_727_pp0_iter3_reg;
        v84_14_addr_reg_727_pp0_iter5_reg <= v84_14_addr_reg_727_pp0_iter4_reg;
        v84_14_addr_reg_727_pp0_iter6_reg <= v84_14_addr_reg_727_pp0_iter5_reg;
        v84_15_addr_reg_733_pp0_iter2_reg <= v84_15_addr_reg_733;
        v84_15_addr_reg_733_pp0_iter3_reg <= v84_15_addr_reg_733_pp0_iter2_reg;
        v84_15_addr_reg_733_pp0_iter4_reg <= v84_15_addr_reg_733_pp0_iter3_reg;
        v84_15_addr_reg_733_pp0_iter5_reg <= v84_15_addr_reg_733_pp0_iter4_reg;
        v84_15_addr_reg_733_pp0_iter6_reg <= v84_15_addr_reg_733_pp0_iter5_reg;
        v84_1_addr_reg_649_pp0_iter2_reg <= v84_1_addr_reg_649;
        v84_1_addr_reg_649_pp0_iter3_reg <= v84_1_addr_reg_649_pp0_iter2_reg;
        v84_1_addr_reg_649_pp0_iter4_reg <= v84_1_addr_reg_649_pp0_iter3_reg;
        v84_1_addr_reg_649_pp0_iter5_reg <= v84_1_addr_reg_649_pp0_iter4_reg;
        v84_1_addr_reg_649_pp0_iter6_reg <= v84_1_addr_reg_649_pp0_iter5_reg;
        v84_2_addr_reg_655_pp0_iter2_reg <= v84_2_addr_reg_655;
        v84_2_addr_reg_655_pp0_iter3_reg <= v84_2_addr_reg_655_pp0_iter2_reg;
        v84_2_addr_reg_655_pp0_iter4_reg <= v84_2_addr_reg_655_pp0_iter3_reg;
        v84_2_addr_reg_655_pp0_iter5_reg <= v84_2_addr_reg_655_pp0_iter4_reg;
        v84_2_addr_reg_655_pp0_iter6_reg <= v84_2_addr_reg_655_pp0_iter5_reg;
        v84_3_addr_reg_661_pp0_iter2_reg <= v84_3_addr_reg_661;
        v84_3_addr_reg_661_pp0_iter3_reg <= v84_3_addr_reg_661_pp0_iter2_reg;
        v84_3_addr_reg_661_pp0_iter4_reg <= v84_3_addr_reg_661_pp0_iter3_reg;
        v84_3_addr_reg_661_pp0_iter5_reg <= v84_3_addr_reg_661_pp0_iter4_reg;
        v84_3_addr_reg_661_pp0_iter6_reg <= v84_3_addr_reg_661_pp0_iter5_reg;
        v84_4_addr_reg_667_pp0_iter2_reg <= v84_4_addr_reg_667;
        v84_4_addr_reg_667_pp0_iter3_reg <= v84_4_addr_reg_667_pp0_iter2_reg;
        v84_4_addr_reg_667_pp0_iter4_reg <= v84_4_addr_reg_667_pp0_iter3_reg;
        v84_4_addr_reg_667_pp0_iter5_reg <= v84_4_addr_reg_667_pp0_iter4_reg;
        v84_4_addr_reg_667_pp0_iter6_reg <= v84_4_addr_reg_667_pp0_iter5_reg;
        v84_5_addr_reg_673_pp0_iter2_reg <= v84_5_addr_reg_673;
        v84_5_addr_reg_673_pp0_iter3_reg <= v84_5_addr_reg_673_pp0_iter2_reg;
        v84_5_addr_reg_673_pp0_iter4_reg <= v84_5_addr_reg_673_pp0_iter3_reg;
        v84_5_addr_reg_673_pp0_iter5_reg <= v84_5_addr_reg_673_pp0_iter4_reg;
        v84_5_addr_reg_673_pp0_iter6_reg <= v84_5_addr_reg_673_pp0_iter5_reg;
        v84_6_addr_reg_679_pp0_iter2_reg <= v84_6_addr_reg_679;
        v84_6_addr_reg_679_pp0_iter3_reg <= v84_6_addr_reg_679_pp0_iter2_reg;
        v84_6_addr_reg_679_pp0_iter4_reg <= v84_6_addr_reg_679_pp0_iter3_reg;
        v84_6_addr_reg_679_pp0_iter5_reg <= v84_6_addr_reg_679_pp0_iter4_reg;
        v84_6_addr_reg_679_pp0_iter6_reg <= v84_6_addr_reg_679_pp0_iter5_reg;
        v84_7_addr_reg_685_pp0_iter2_reg <= v84_7_addr_reg_685;
        v84_7_addr_reg_685_pp0_iter3_reg <= v84_7_addr_reg_685_pp0_iter2_reg;
        v84_7_addr_reg_685_pp0_iter4_reg <= v84_7_addr_reg_685_pp0_iter3_reg;
        v84_7_addr_reg_685_pp0_iter5_reg <= v84_7_addr_reg_685_pp0_iter4_reg;
        v84_7_addr_reg_685_pp0_iter6_reg <= v84_7_addr_reg_685_pp0_iter5_reg;
        v84_8_addr_reg_691_pp0_iter2_reg <= v84_8_addr_reg_691;
        v84_8_addr_reg_691_pp0_iter3_reg <= v84_8_addr_reg_691_pp0_iter2_reg;
        v84_8_addr_reg_691_pp0_iter4_reg <= v84_8_addr_reg_691_pp0_iter3_reg;
        v84_8_addr_reg_691_pp0_iter5_reg <= v84_8_addr_reg_691_pp0_iter4_reg;
        v84_8_addr_reg_691_pp0_iter6_reg <= v84_8_addr_reg_691_pp0_iter5_reg;
        v84_9_addr_reg_697_pp0_iter2_reg <= v84_9_addr_reg_697;
        v84_9_addr_reg_697_pp0_iter3_reg <= v84_9_addr_reg_697_pp0_iter2_reg;
        v84_9_addr_reg_697_pp0_iter4_reg <= v84_9_addr_reg_697_pp0_iter3_reg;
        v84_9_addr_reg_697_pp0_iter5_reg <= v84_9_addr_reg_697_pp0_iter4_reg;
        v84_9_addr_reg_697_pp0_iter6_reg <= v84_9_addr_reg_697_pp0_iter5_reg;
        v84_addr_reg_643_pp0_iter2_reg <= v84_addr_reg_643;
        v84_addr_reg_643_pp0_iter3_reg <= v84_addr_reg_643_pp0_iter2_reg;
        v84_addr_reg_643_pp0_iter4_reg <= v84_addr_reg_643_pp0_iter3_reg;
        v84_addr_reg_643_pp0_iter5_reg <= v84_addr_reg_643_pp0_iter4_reg;
        v84_addr_reg_643_pp0_iter6_reg <= v84_addr_reg_643_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln48_fu_389_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln2_reg_638 <= {{select_ln48_fu_419_p3[3:2]}};
        p_cast12_mid2_v_reg_624 <= {{select_ln48_1_fu_427_p3[3:2]}};
        trunc_ln48_reg_619 <= trunc_ln48_fu_435_p1;
        trunc_ln49_reg_630 <= trunc_ln49_fu_449_p1;
    end
end

always @ (*) begin
    if (((icmp_ln48_fu_389_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i2_load = 4'd0;
    end else begin
        ap_sig_allocacmp_i2_load = i2_fu_86;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten19_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten19_load = indvar_flatten19_fu_90;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j1_load = 4'd0;
    end else begin
        ap_sig_allocacmp_j1_load = j1_fu_82;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_10_ce0 = 1'b1;
    end else begin
        v84_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_10_ce1 = 1'b1;
    end else begin
        v84_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd2) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd2))) begin
        v84_10_we0 = 1'b1;
    end else begin
        v84_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_11_ce0 = 1'b1;
    end else begin
        v84_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_11_ce1 = 1'b1;
    end else begin
        v84_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd3) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd2))) begin
        v84_11_we0 = 1'b1;
    end else begin
        v84_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_12_ce0 = 1'b1;
    end else begin
        v84_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_12_ce1 = 1'b1;
    end else begin
        v84_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd0) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd3))) begin
        v84_12_we0 = 1'b1;
    end else begin
        v84_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_13_ce0 = 1'b1;
    end else begin
        v84_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_13_ce1 = 1'b1;
    end else begin
        v84_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd1) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd3))) begin
        v84_13_we0 = 1'b1;
    end else begin
        v84_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_14_ce0 = 1'b1;
    end else begin
        v84_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_14_ce1 = 1'b1;
    end else begin
        v84_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd2) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd3))) begin
        v84_14_we0 = 1'b1;
    end else begin
        v84_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_15_ce0 = 1'b1;
    end else begin
        v84_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_15_ce1 = 1'b1;
    end else begin
        v84_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd3) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd3))) begin
        v84_15_we0 = 1'b1;
    end else begin
        v84_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_1_ce0 = 1'b1;
    end else begin
        v84_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_1_ce1 = 1'b1;
    end else begin
        v84_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd1) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd0))) begin
        v84_1_we0 = 1'b1;
    end else begin
        v84_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_2_ce0 = 1'b1;
    end else begin
        v84_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_2_ce1 = 1'b1;
    end else begin
        v84_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd2) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd0))) begin
        v84_2_we0 = 1'b1;
    end else begin
        v84_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_3_ce0 = 1'b1;
    end else begin
        v84_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_3_ce1 = 1'b1;
    end else begin
        v84_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd3) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd0))) begin
        v84_3_we0 = 1'b1;
    end else begin
        v84_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_4_ce0 = 1'b1;
    end else begin
        v84_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_4_ce1 = 1'b1;
    end else begin
        v84_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd0) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd1))) begin
        v84_4_we0 = 1'b1;
    end else begin
        v84_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_5_ce0 = 1'b1;
    end else begin
        v84_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_5_ce1 = 1'b1;
    end else begin
        v84_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd1) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd1))) begin
        v84_5_we0 = 1'b1;
    end else begin
        v84_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_6_ce0 = 1'b1;
    end else begin
        v84_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_6_ce1 = 1'b1;
    end else begin
        v84_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd2) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd1))) begin
        v84_6_we0 = 1'b1;
    end else begin
        v84_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_7_ce0 = 1'b1;
    end else begin
        v84_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_7_ce1 = 1'b1;
    end else begin
        v84_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd3) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd1))) begin
        v84_7_we0 = 1'b1;
    end else begin
        v84_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_8_ce0 = 1'b1;
    end else begin
        v84_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_8_ce1 = 1'b1;
    end else begin
        v84_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd0) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd2))) begin
        v84_8_we0 = 1'b1;
    end else begin
        v84_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_9_ce0 = 1'b1;
    end else begin
        v84_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_9_ce1 = 1'b1;
    end else begin
        v84_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd1) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd2))) begin
        v84_9_we0 = 1'b1;
    end else begin
        v84_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v84_ce0 = 1'b1;
    end else begin
        v84_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v84_ce1 = 1'b1;
    end else begin
        v84_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln49_reg_630_pp0_iter6_reg == 2'd0) & (trunc_ln48_reg_619_pp0_iter6_reg == 2'd0))) begin
        v84_we0 = 1'b1;
    end else begin
        v84_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln48_1_fu_395_p2 = (ap_sig_allocacmp_indvar_flatten19_load + 8'd1);

assign add_ln48_fu_407_p2 = (ap_sig_allocacmp_i2_load + 4'd1);

assign add_ln49_fu_463_p2 = (select_ln48_fu_419_p3 + 4'd1);

assign add_ln51_fu_503_p2 = (sub_ln51_fu_494_p2 + zext_ln51_1_fu_500_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_2399_p_ce = 1'b1;

assign grp_fu_2399_p_din0 = v36_reg_739;

assign grp_fu_2399_p_din1 = 32'd1040187392;

assign icmp_ln48_fu_389_p2 = ((ap_sig_allocacmp_indvar_flatten19_load == 8'd144) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_413_p2 = ((ap_sig_allocacmp_j1_load == 4'd12) ? 1'b1 : 1'b0);

assign select_ln48_1_fu_427_p3 = ((icmp_ln49_fu_413_p2[0:0] == 1'b1) ? add_ln48_fu_407_p2 : ap_sig_allocacmp_i2_load);

assign select_ln48_fu_419_p3 = ((icmp_ln49_fu_413_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_j1_load);

assign sub_ln51_fu_494_p2 = (tmp_s_fu_487_p3 - zext_ln51_fu_484_p1);

assign tmp_s_fu_487_p3 = {{p_cast12_mid2_v_reg_624}, {2'd0}};

assign trunc_ln48_fu_435_p1 = select_ln48_1_fu_427_p3[1:0];

assign trunc_ln49_fu_449_p1 = select_ln48_fu_419_p3[1:0];

assign v84_10_address0 = v84_10_addr_reg_703_pp0_iter6_reg;

assign v84_10_address1 = zext_ln51_2_fu_509_p1;

assign v84_10_d0 = v37_reg_744;

assign v84_11_address0 = v84_11_addr_reg_709_pp0_iter6_reg;

assign v84_11_address1 = zext_ln51_2_fu_509_p1;

assign v84_11_d0 = v37_reg_744;

assign v84_12_address0 = v84_12_addr_reg_715_pp0_iter6_reg;

assign v84_12_address1 = zext_ln51_2_fu_509_p1;

assign v84_12_d0 = v37_reg_744;

assign v84_13_address0 = v84_13_addr_reg_721_pp0_iter6_reg;

assign v84_13_address1 = zext_ln51_2_fu_509_p1;

assign v84_13_d0 = v37_reg_744;

assign v84_14_address0 = v84_14_addr_reg_727_pp0_iter6_reg;

assign v84_14_address1 = zext_ln51_2_fu_509_p1;

assign v84_14_d0 = v37_reg_744;

assign v84_15_address0 = v84_15_addr_reg_733_pp0_iter6_reg;

assign v84_15_address1 = zext_ln51_2_fu_509_p1;

assign v84_15_d0 = v37_reg_744;

assign v84_1_address0 = v84_1_addr_reg_649_pp0_iter6_reg;

assign v84_1_address1 = zext_ln51_2_fu_509_p1;

assign v84_1_d0 = v37_reg_744;

assign v84_2_address0 = v84_2_addr_reg_655_pp0_iter6_reg;

assign v84_2_address1 = zext_ln51_2_fu_509_p1;

assign v84_2_d0 = v37_reg_744;

assign v84_3_address0 = v84_3_addr_reg_661_pp0_iter6_reg;

assign v84_3_address1 = zext_ln51_2_fu_509_p1;

assign v84_3_d0 = v37_reg_744;

assign v84_4_address0 = v84_4_addr_reg_667_pp0_iter6_reg;

assign v84_4_address1 = zext_ln51_2_fu_509_p1;

assign v84_4_d0 = v37_reg_744;

assign v84_5_address0 = v84_5_addr_reg_673_pp0_iter6_reg;

assign v84_5_address1 = zext_ln51_2_fu_509_p1;

assign v84_5_d0 = v37_reg_744;

assign v84_6_address0 = v84_6_addr_reg_679_pp0_iter6_reg;

assign v84_6_address1 = zext_ln51_2_fu_509_p1;

assign v84_6_d0 = v37_reg_744;

assign v84_7_address0 = v84_7_addr_reg_685_pp0_iter6_reg;

assign v84_7_address1 = zext_ln51_2_fu_509_p1;

assign v84_7_d0 = v37_reg_744;

assign v84_8_address0 = v84_8_addr_reg_691_pp0_iter6_reg;

assign v84_8_address1 = zext_ln51_2_fu_509_p1;

assign v84_8_d0 = v37_reg_744;

assign v84_9_address0 = v84_9_addr_reg_697_pp0_iter6_reg;

assign v84_9_address1 = zext_ln51_2_fu_509_p1;

assign v84_9_d0 = v37_reg_744;

assign v84_address0 = v84_addr_reg_643_pp0_iter6_reg;

assign v84_address1 = zext_ln51_2_fu_509_p1;

assign v84_d0 = v37_reg_744;

assign zext_ln51_1_fu_500_p1 = lshr_ln2_reg_638;

assign zext_ln51_2_fu_509_p1 = add_ln51_fu_503_p2;

assign zext_ln51_fu_484_p1 = p_cast12_mid2_v_reg_624;

endmodule //Bert_layer_Self_attention_Pipeline_l_norm_i2_l_j1
