#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 13 09:26:30 2022
# Process ID: 10516
# Current directory: E:/xintu_work/ram/ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16332 E:\xintu_work\ram\ram\ram.xpr
# Log file: E:/xintu_work/ram/ram/vivado.log
# Journal file: E:/xintu_work/ram/ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/xintu_work/ram/ram/ram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 808.945 ; gain = 149.527
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 09:29:57 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 09:32:42 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:03:35 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:04:52 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:06:47 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:10:16 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:10:50 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:17:52 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Thu Oct 13 10:18:34 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1281.117 ; gain = 0.105
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1281.117 ; gain = 0.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1281.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1545.578 ; gain = 698.594
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:46:06 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:47:13 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:48:00 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:48:51 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:51:11 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:56:22 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 10:59:50 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 11:00:29 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 11:26:08 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 11:29:54 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 11:32:18 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 11:41:26 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Oct 13 11:48:09 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 14:27:38 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 14:27:38 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2609.152 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2609.152 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 14:29:28 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 14:29:28 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2609.152 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2609.152 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 14:31:10 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 14:31:10 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2737.691 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2737.691 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 14:33:47 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 14:33:47 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2737.691 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2737.691 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 14:41:13 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 14:41:13 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 14:44:55 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 14:44:55 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 14:51:21 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 14:51:21 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 14:53:42 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 14:53:42 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 14:55:25 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 14:55:25 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 15:02:23 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 15:02:23 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 15:04:09 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 15:04:09 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 15:06:08 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 15:06:08 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 15:13:48 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 15:13:48 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 15:15:46 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 15:15:46 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 16:37:42 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 16:37:42 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 16:39:43 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 16:39:43 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 16:40:29 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 16:40:30 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 16:46:07 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 16:46:07 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2737.691 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2737.691 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 17:13:39 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 17:13:39 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 17:33:23 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 17:33:23 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 17:37:36 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 17:37:36 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 17:46:24 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 17:46:24 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 13 17:58:48 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 13 17:58:48 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri Oct 14 09:53:36 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 09:53:36 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
set_property is_enabled true [get_files  E:/xintu_work/ram/ram/ram.srcs/sources_1/new/sp_ram.v]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  E:/xintu_work/ram/ram/ram.srcs/sources_1/new/tdp_ram.v]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri Oct 14 10:07:38 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 10:07:38 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3236.316 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3236.316 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3236.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property is_enabled false [get_files  E:/xintu_work/ram/ram/ram.srcs/sources_1/new/sp_ram.v]
set_property is_enabled true [get_files  E:/xintu_work/ram/ram/ram.srcs/sources_1/new/tdp_ram.v]
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri Oct 14 11:08:41 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 11:08:41 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Fri Oct 14 11:14:10 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 11:14:10 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3358.973 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3358.973 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3468.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: tdp_ram
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3468.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tdp_ram' [E:/xintu_work/ram/ram/ram.srcs/sources_1/new/tdp_ram.v:15]
	Parameter WD_WIDTHA bound to: 8 - type: integer 
	Parameter WA_DEPTHA bound to: 2048 - type: integer 
	Parameter RD_WIDTHA bound to: 8 - type: integer 
	Parameter DELAYA bound to: 0 - type: integer 
	Parameter MODEA bound to: write_first - type: string 
	Parameter WD_MOVEA bound to: 3 - type: integer 
	Parameter RD_MOVEA bound to: 3 - type: integer 
	Parameter WA_WIDTHA bound to: 11 - type: integer 
	Parameter RA_DEPTHA bound to: 2048 - type: integer 
	Parameter RA_WIDTHA bound to: 11 - type: integer 
	Parameter DATAMAX_WIDTHA bound to: 8 - type: integer 
	Parameter ADDRMIN_WIDTHA bound to: 11 - type: integer 
	Parameter ADDRMAX_WIDTHA bound to: 11 - type: integer 
	Parameter AWIDTH_DIFA bound to: 0 - type: integer 
	Parameter DWIDTH_MULA bound to: 1 - type: integer 
	Parameter WD_WIDTHB bound to: 8 - type: integer 
	Parameter WA_DEPTHB bound to: 2048 - type: integer 
	Parameter RD_WIDTHB bound to: 8 - type: integer 
	Parameter DELAYB bound to: 0 - type: integer 
	Parameter MODEB bound to: write_first - type: string 
	Parameter WD_MOVEB bound to: 3 - type: integer 
	Parameter RD_MOVEB bound to: 3 - type: integer 
	Parameter WA_WIDTHB bound to: 11 - type: integer 
	Parameter RA_DEPTHB bound to: 2048 - type: integer 
	Parameter RA_WIDTHB bound to: 11 - type: integer 
	Parameter DATAMAX_WIDTHB bound to: 8 - type: integer 
	Parameter ADDRMIN_WIDTHB bound to: 11 - type: integer 
	Parameter ADDRMAX_WIDTHB bound to: 11 - type: integer 
	Parameter AWIDTH_DIFB bound to: 0 - type: integer 
	Parameter DWIDTH_MULB bound to: 1 - type: integer 
	Parameter DATAMAX_WIDTHAB bound to: 8 - type: integer 
	Parameter ADDRMIN_WIDTHAB bound to: 11 - type: integer 
	Parameter AWIDTH_DIFAB bound to: 0 - type: integer 
	Parameter DWIDTH_MULAB bound to: 1 - type: integer 
	Parameter TYPE bound to: block - type: string 
INFO: [Synth 8-6155] done synthesizing module 'tdp_ram' (1#1) [E:/xintu_work/ram/ram/ram.srcs/sources_1/new/tdp_ram.v:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3468.578 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3468.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3468.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3468.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3468.578 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
current_design impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 11:24:38 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 11:24:38 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
current_design synth_1
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 11:31:04 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 11:31:04 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3796.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3796.676 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design synth_1
current_design impl_1
current_design rtl_1
current_design synth_1
current_design impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 11:43:00 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 11:43:00 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3956.066 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3956.066 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 13:57:33 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 13:57:33 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 13:59:02 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 13:59:02 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 14:02:07 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 14:02:07 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 14:10:27 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 14:10:27 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 14:18:13 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 14:18:13 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 14:21:23 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 14:21:23 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 14:22:50 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 14:22:50 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 14:33:51 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 14:33:51 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 14:46:25 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 14:46:25 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 14:54:44 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 14:54:44 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 15:08:34 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 15:08:34 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 15:10:57 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 15:10:57 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 15:17:26 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 15:17:26 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 15:20:00 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 15:20:00 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 15:23:25 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 15:23:25 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 15:27:02 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 15:27:02 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 15:28:11 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 15:28:11 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 15:32:39 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 15:32:39 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 15:57:43 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 15:57:43 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 16:00:09 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 16:00:09 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 16:14:04 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 16:14:04 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 16:29:46 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 16:29:46 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 16:33:49 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 16:33:49 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 16:37:45 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 16:37:45 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 16:39:40 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 16:39:40 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 16:41:51 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 16:41:51 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 16:44:42 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 16:44:42 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 16:53:01 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 16:53:01 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 16:55:33 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 16:55:33 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 17:02:07 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 17:02:07 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 17:04:20 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 17:04:20 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 17:12:33 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 17:12:33 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 17:16:04 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 17:16:05 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 17:17:37 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 17:17:37 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 17:22:37 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 17:22:37 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.061 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.061 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 17:29:05 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 17:29:05 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 17:30:00 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 17:30:00 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 17:38:30 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 17:38:30 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property is_enabled true [get_files  E:/xintu_work/ram/ram/ram.srcs/sources_1/new/sp_ram.v]
set_property is_enabled false [get_files  E:/xintu_work/ram/ram/ram.srcs/sources_1/new/tdp_ram.v]
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 17:44:11 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 17:44:11 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sp_ram' is not ideal for floorplanning, since the cellview 'sp_ram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 17:56:29 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 17:56:29 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 18:02:32 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 18:02:33 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 14 18:06:26 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Fri Oct 14 18:06:26 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4320.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4320.859 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 18:10:04 2022...
