(window.webpackJsonp=window.webpackJsonp||[]).push([[35],{444:function(e,a,r){"use strict";r.r(a);var t=r(5),i=Object(t.a)({},(function(){var e=this,a=e._self._c;return a("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[a("ol",[a("li",[e._v("A survey of architectural approaches for improving GPGPU performance, programmability and heterogeneity")])]),e._v(" "),a("hr"),e._v(" "),a("h3",{attrs:{id:"_1-a-survey-of-architectural-approaches-for-improving-gpgpu-performance-programmability-and-heterogeneity"}},[a("a",{staticClass:"header-anchor",attrs:{href:"#_1-a-survey-of-architectural-approaches-for-improving-gpgpu-performance-programmability-and-heterogeneity"}},[e._v("#")]),e._v(" 1. A survey of architectural approaches for improving GPGPU performance, programmability and heterogeneity")]),e._v(" "),a("p",[e._v("Four major improvement")]),e._v(" "),a("ul",[a("li",[e._v("mitigating the impact of control flow divergence")]),e._v(" "),a("li",[e._v("alleviating resource contention and efficient utilization of memory bandwidth across the entire memory hierarchy, including caches, interconnection and main\nmemory")]),e._v(" "),a("li",[e._v("increasing the available parallelism and concurrency")]),e._v(" "),a("li",[e._v("improving pipeline execution and exploiting scalarization opportunities.")])]),e._v(" "),a("p",[a("img",{attrs:{src:"https://github.com/hitqshao/qishao-notes/assets/23403286/d9c6b47b-d469-4154-9dc5-b0b0f4168d70",alt:"image"}})]),e._v(" "),a("p",[a("strong",[e._v("Control flow divergence")])]),e._v(" "),a("ol",[a("li",[e._v("First, GPUs employ PDOM stack-based mechanism that serializes the execution of divergent paths. This serialization of divergent paths reduces the available thread level parallelism\n(i.e., the number of active warps at a time) which limits the ability of GPUs to hide long memory instruction latency.")]),e._v(" "),a("li",[e._v("Control divergence limits the number of active threads in the running warps. As a result, SIMD execution units are not efficiently utilized when a diverged warp is executed.")]),e._v(" "),a("li",[e._v("Control divergence may also lead memory divergence wherein threads in the same warp access different regions of memory and thus the memory coalescing unit fails to reduce memory requests. Memory divergence causes huge pressure on memory resources and leads long memory latency and performance degradation.")]),e._v(" "),a("li",[e._v("Irregular applications tend to cause workload imbalance in such a way that assigned work (i.e., active threads per CTAs) to some GPU cores are larger than others.")])]),e._v(" "),a("p",[a("img",{attrs:{src:"https://github.com/hitqshao/qishao-notes/assets/23403286/f9f7621e-ba28-4261-84bf-73b7ba00d9c4",alt:"image"}})]),e._v(" "),a("ol",[a("li",[a("p",[a("strong",[e._v("Regrouping Divergent warps")]),a("br"),e._v("\nInstead, DWF dynamically re-forms divergent warps into new non-divergent warps on the fly."),a("br"),e._v("\nMoreover, DWF does not reconverge diverged warp at IPDOM in order to amortize coalesced memory address of converged warps.\n"),a("img",{attrs:{src:"https://github.com/hitqshao/qishao-notes/assets/23403286/bae42a54-ea88-477b-8103-61fd313f03c1",alt:"image"}})])]),e._v(" "),a("li",[a("p",[a("strong",[e._v("Large Warp/CTA compaction")])])])]),e._v(" "),a("ul",[a("li",[a("p",[e._v("Thread Block Compaction (TBC)\nAllows a group of warps, that belong to the same thread block, to share the same PDOM stack."),a("br"),e._v("\nHowever, TBC stalls all warps within a CTA on any potentially divergent branch until all warps reach the branch point.\n"),a("img",{attrs:{src:"https://github.com/hitqshao/qishao-notes/assets/23403286/0f41fa75-67e0-40e3-9f3b-fe1e55ca9d3e",alt:"image"}})])]),e._v(" "),a("li",[a("p",[e._v("C")])])])])}),[],!1,null,null,null);a.default=i.exports}}]);