{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@306:316@HdlIdDef", "//   wrt_en, rd_en, clk, rst, shift, increAddr, mem_ack, lsu_stall, \n//   lsu_rdy, lsu_select, load_src_a, set_freez, clr_freez, wb_en,\n//   load_wb, shift_wb);\n\n   //flops_ex_mem\n   wire \t ex_ld1_st0;\n   assign ex_ld1_st0 = (|ex_rd_en) ? 1'b1 : ((|ex_wr_en) ? 1'b0 : 1'bx);\n\n   PS_flops_ex_mem_lsu flops_ex_mem(\n\t\t\t\t    .in_mem_wr_data(ex_wr_data),\n\t\t\t\t    .in_rd_en(ctrl_rd_en),\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@307:317", "//   lsu_rdy, lsu_select, load_src_a, set_freez, clr_freez, wb_en,\n//   load_wb, shift_wb);\n\n   //flops_ex_mem\n   wire \t ex_ld1_st0;\n   assign ex_ld1_st0 = (|ex_rd_en) ? 1'b1 : ((|ex_wr_en) ? 1'b0 : 1'bx);\n\n   PS_flops_ex_mem_lsu flops_ex_mem(\n\t\t\t\t    .in_mem_wr_data(ex_wr_data),\n\t\t\t\t    .in_rd_en(ctrl_rd_en),\n\t\t\t\t    .in_wr_en(ctrl_wr_en),\n"]], "Diff Content": {"Delete": [[311, "   wire \t ex_ld1_st0;\n"]], "Add": []}}