

================================================================
== Vitis HLS Report for 'Mem2Stream_Batch_64u_3072u_s'
================================================================
* Date:           Thu May 29 09:35:01 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_166_1  |        ?|        ?|  398 ~ 6158|          -|          -|     ?|        no|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [../dma.h:163]   --->   Operation 21 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c160, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numReps"   --->   Operation 23 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 24 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %numReps_c160, i32 %numReps_read"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i32 %numReps_read"   --->   Operation 26 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter0, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hostmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_23, void @empty_24, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%store_ln163 = store i32 0, i32 %rep" [../dma.h:163]   --->   Operation 29 'store' 'store_ln163' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln166 = br void %while.cond" [../dma.h:166]   --->   Operation 30 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%rep_8 = load i32 %rep" [../dma.h:170]   --->   Operation 31 'load' 'rep_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln166 = icmp_eq  i32 %rep_8, i32 %numReps_read" [../dma.h:166]   --->   Operation 32 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %while.body, void %while.end" [../dma.h:166]   --->   Operation 33 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i32 %rep_8" [../dma.h:163]   --->   Operation 34 'trunc' 'trunc_ln163' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%icmp_ln168 = icmp_eq  i4 %empty, i4 %trunc_ln163" [../dma.h:168]   --->   Operation 35 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln166)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sub_ln170)   --->   "%shl_ln170 = shl i32 %rep_8, i32 9" [../dma.h:170]   --->   Operation 36 'shl' 'shl_ln170' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln170)   --->   "%shl_ln170_1 = shl i32 %rep_8, i32 7" [../dma.h:170]   --->   Operation 37 'shl' 'shl_ln170_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln170 = sub i32 %shl_ln170, i32 %shl_ln170_1" [../dma.h:170]   --->   Operation 38 'sub' 'sub_ln170' <Predicate = (!icmp_ln166)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %sub_ln170, i3 0" [../dma.h:140->../dma.h:170]   --->   Operation 39 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i35 %shl_ln1" [../dma.h:140->../dma.h:170]   --->   Operation 40 'zext' 'zext_ln140' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.52ns)   --->   "%add_ln140 = add i64 %zext_ln140, i64 %in_read" [../dma.h:140->../dma.h:170]   --->   Operation 41 'add' 'add_ln140' <Predicate = (!icmp_ln166)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln140, i32 3, i32 63" [../dma.h:140->../dma.h:174]   --->   Operation 42 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln178 = ret" [../dma.h:178]   --->   Operation 43 'ret' 'ret_ln178' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../dma.h:166]   --->   Operation 44 'specloopname' 'specloopname_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i61 %trunc_ln2" [../dma.h:140->../dma.h:174]   --->   Operation 45 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%hostmem_addr = getelementptr i64 %hostmem, i64 %sext_ln140" [../dma.h:140->../dma.h:174]   --->   Operation 46 'getelementptr' 'hostmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %if.else, void %if.then" [../dma.h:168]   --->   Operation 47 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [8/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 48 'readreq' 'empty_1197' <Predicate = (!icmp_ln168)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 49 [1/1] (2.55ns)   --->   "%rep_10 = add i32 %rep_8, i32 1" [../dma.h:175]   --->   Operation 49 'add' 'rep_10' <Predicate = (!icmp_ln168)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.70ns)   --->   "%store_ln163 = store i32 %rep_10, i32 %rep" [../dma.h:163]   --->   Operation 50 'store' 'store_ln163' <Predicate = (!icmp_ln168)> <Delay = 1.70>
ST_3 : Operation 51 [8/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 51 'readreq' 'empty_1195' <Predicate = (icmp_ln168)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [1/1] (2.55ns)   --->   "%rep_9 = add i32 %rep_8, i32 16" [../dma.h:171]   --->   Operation 52 'add' 'rep_9' <Predicate = (icmp_ln168)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.70ns)   --->   "%store_ln163 = store i32 %rep_9, i32 %rep" [../dma.h:163]   --->   Operation 53 'store' 'store_ln163' <Predicate = (icmp_ln168)> <Delay = 1.70>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 54 [7/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 54 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 55 [6/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 55 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 56 [5/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 56 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 57 [4/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 57 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 58 [3/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 58 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 59 [2/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 59 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 60 [1/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 60 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%empty_1198 = wait i32 @_ssdm_op_Wait"   --->   Operation 61 'wait' 'empty_1198' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16, i64 %hostmem, i61 %trunc_ln2, i64 %inter0" [../dma.h:140->../dma.h:174]   --->   Operation 62 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16, i64 %hostmem, i61 %trunc_ln2, i64 %inter0" [../dma.h:140->../dma.h:174]   --->   Operation 63 'call' 'call_ln140' <Predicate = (!icmp_ln168)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1, i64 %hostmem, i61 %trunc_ln2, i64 %inter0" [../dma.h:140->../dma.h:174]   --->   Operation 65 'call' 'call_ln140' <Predicate = (icmp_ln168)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln172 = br void %if.end" [../dma.h:172]   --->   Operation 66 'br' 'br_ln172' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln166 = br void %while.cond" [../dma.h:166]   --->   Operation 67 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 7.30>
ST_13 : Operation 68 [7/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 68 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 4> <Delay = 7.30>
ST_14 : Operation 69 [6/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 69 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 5> <Delay = 7.30>
ST_15 : Operation 70 [5/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 70 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 6> <Delay = 7.30>
ST_16 : Operation 71 [4/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 71 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 7> <Delay = 7.30>
ST_17 : Operation 72 [3/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 72 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 8> <Delay = 7.30>
ST_18 : Operation 73 [2/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 73 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 9> <Delay = 7.30>
ST_19 : Operation 74 [1/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 74 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 10> <Delay = 0.00>
ST_20 : Operation 75 [1/1] (0.00ns)   --->   "%empty_1196 = wait i32 @_ssdm_op_Wait"   --->   Operation 75 'wait' 'empty_1196' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1, i64 %hostmem, i61 %trunc_ln2, i64 %inter0" [../dma.h:140->../dma.h:174]   --->   Operation 76 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.634ns
The critical path consists of the following:
	wire read operation ('numReps_read') on port 'numReps' [8]  (0.000 ns)
	fifo write operation ('write_ln0') on port 'numReps_c160' [10]  (3.634 ns)

 <State 2>: 6.072ns
The critical path consists of the following:
	'load' operation 32 bit ('rep', ../dma.h:170) on local variable 'rep', ../dma.h:163 [17]  (0.000 ns)
	'shl' operation 32 bit ('shl_ln170', ../dma.h:170) [24]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln170', ../dma.h:170) [26]  (2.552 ns)
	'add' operation 64 bit ('add_ln140', ../dma.h:140->../dma.h:170) [29]  (3.520 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 64 bit ('hostmem_addr', ../dma.h:140->../dma.h:174) [32]  (0.000 ns)
	bus request operation ('empty_1197', ../dma.h:140->../dma.h:174) on port 'hostmem' (../dma.h:140->../dma.h:174) [35]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1197', ../dma.h:140->../dma.h:174) on port 'hostmem' (../dma.h:140->../dma.h:174) [35]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1197', ../dma.h:140->../dma.h:174) on port 'hostmem' (../dma.h:140->../dma.h:174) [35]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1197', ../dma.h:140->../dma.h:174) on port 'hostmem' (../dma.h:140->../dma.h:174) [35]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1197', ../dma.h:140->../dma.h:174) on port 'hostmem' (../dma.h:140->../dma.h:174) [35]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1197', ../dma.h:140->../dma.h:174) on port 'hostmem' (../dma.h:140->../dma.h:174) [35]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1197', ../dma.h:140->../dma.h:174) on port 'hostmem' (../dma.h:140->../dma.h:174) [35]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1197', ../dma.h:140->../dma.h:174) on port 'hostmem' (../dma.h:140->../dma.h:174) [35]  (7.300 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1195', ../dma.h:140->../dma.h:170) on port 'hostmem' (../dma.h:140->../dma.h:170) [42]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1195', ../dma.h:140->../dma.h:170) on port 'hostmem' (../dma.h:140->../dma.h:170) [42]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1195', ../dma.h:140->../dma.h:170) on port 'hostmem' (../dma.h:140->../dma.h:170) [42]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1195', ../dma.h:140->../dma.h:170) on port 'hostmem' (../dma.h:140->../dma.h:170) [42]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1195', ../dma.h:140->../dma.h:170) on port 'hostmem' (../dma.h:140->../dma.h:170) [42]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1195', ../dma.h:140->../dma.h:170) on port 'hostmem' (../dma.h:140->../dma.h:170) [42]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_1195', ../dma.h:140->../dma.h:170) on port 'hostmem' (../dma.h:140->../dma.h:170) [42]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
