** Error: (vlib-35) Failed to create directory "__work".
File exists. (errno = EEXIST)
QuestaSim vlog 10.4c Compiler 2015.07 Jul 19 2015
Start time: 13:22:50 on May 09,2017
vlog "+define+RANDSEED=3" -work __work EXMEMmod.v IDEXmod.v IFIDmod.v MEMWBmod.v SignExtend11_16.v SignExtend5_16.v SignExtend8_16.v ZeroExtend11_16.v ZeroExtend5_16.v ZeroExtend8_16.v alu.v and16.v and2.v and3.v and4.v and5.v bit_rotate.v branch_ctrl.v cache.v cla16.v cla4.v clkrst.v dec3_8.v decode.v dff.v dff1.v dff16.v dff3.v dff5.v execute.v fetch.v final_memory.v forwarding_unit.v four_bank_mem.v hazard_detection.v inv16.v jump_ctrl.v left_rotate.v left_shift.v master_ctrl.v mem_system.v memc.v memory.v memory2c_align.v memv.v mux2_1.v mux2_1_16.v mux2_1_3.v mux4_1.v mux4_1_16.v mux4_1_3.v mux8_1.v mux8_1_16.v nand2.v not1.v or16.v or2.v or3.v or4.v or5.v proc.v proc_hier.v proc_hier_pbench.v quadmux2_1.v quadmux4_1.v quadmux8_1.v reg16.v rf.v rf_bypass.v right_rotate.v right_shift.v shifter.v shifter1.v shifter2.v shifter4.v shifter8.v writeback.v xor16.v xor2.v xor3.v zero_out.v 
-- Compiling module EXMEMmod
-- Compiling module IDEXmod
-- Compiling module IFIDmod
-- Compiling module MEMWBmod
-- Compiling module SignExtend11_16
-- Compiling module SignExtend5_16
-- Compiling module SignExtend8_16
-- Compiling module ZeroExtend11_16
-- Compiling module ZeroExtend5_16
-- Compiling module ZeroExtend8_16
-- Compiling module alu
-- Compiling module and16
-- Compiling module and2
-- Compiling module and3
-- Compiling module and4
-- Compiling module and5
-- Compiling module bit_rotate
-- Compiling module branch_ctrl
-- Compiling module cache
-- Compiling module cla16
-- Compiling module cla4
-- Compiling module clkrst
-- Compiling module dec3_8
-- Compiling module decode
-- Compiling module dff
-- Compiling module dff1
-- Compiling module dff16
-- Compiling module dff3
-- Compiling module dff5
-- Compiling module execute
-- Compiling module fetch
-- Compiling module final_memory
-- Compiling module forwarding_unit
-- Compiling module four_bank_mem
-- Compiling module hazard_detection
-- Compiling module inv16
-- Compiling module jump_ctrl
-- Compiling module left_rotate
-- Compiling module left_shift
-- Compiling module master_ctrl
-- Compiling module mem_system
-- Compiling module memc
-- Compiling module memory
-- Compiling module memory2c_align
-- Compiling module memv
-- Compiling module mux2_1
-- Compiling module mux2_1_16
-- Compiling module mux2_1_3
-- Compiling module mux4_1
-- Compiling module mux4_1_16
-- Compiling module mux4_1_3
-- Compiling module mux8_1
-- Compiling module mux8_1_16
-- Compiling module nand2
-- Compiling module not1
-- Compiling module or16
-- Compiling module or2
-- Compiling module or3
-- Compiling module or4
-- Compiling module or5
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module quadmux2_1
-- Compiling module quadmux4_1
-- Compiling module quadmux8_1
-- Compiling module reg16
-- Compiling module rf
-- Compiling module rf_bypass
-- Compiling module right_rotate
-- Compiling module right_shift
-- Compiling module shifter
-- Compiling module shifter1
-- Compiling module shifter2
-- Compiling module shifter4
-- Compiling module shifter8
-- Compiling module writeback
-- Compiling module xor16
-- Compiling module xor2
-- Compiling module xor3
-- Compiling module zero_out

Top level modules:
	ZeroExtend11_16
	memory2c_align
	proc_hier_pbench
	shifter
End time: 13:22:50 on May 09,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:22:51 on May 09,2017
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 549705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:22:53 on May 09,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:22:57 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 547305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:22:59 on May 09,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:23:01 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 548105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:23:03 on May 09,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:23:05 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 548105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:23:06 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:23:08 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 546505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:23:10 on May 09,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:23:12 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 545705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:23:13 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:23:16 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 546505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:23:17 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:23:20 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 543305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:23:22 on May 09,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:23:24 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 545705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:23:25 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:23:28 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 544905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:23:29 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:23:33 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 544905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:23:34 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
