.nh
.TH "FNEG (scalar) -- A64" "7" " "  "instruction" "float"
.SS FNEG (scalar)
 Floating-point Negate (scalar)

 Floating-point Negate (scalar). This instruction negates the value in the
 SIMD&FP source register and writes the result to the SIMD&FP destination
 register.

 Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers,
 and the current Security state and Exception level, an attempt to execute the
 instruction might be trapped.



.SS Floating-point - A64 - float
 
                                                                   
       29                                                          
     30 |              21                                          
   31 | |        24  22 |      17  15        10         5         0
    | | |         |   | |       |   |         |         |         |
  |0|0|0|1 1 1 1 0|. .|1|0 0 0 0|1 0|1 0 0 0 0|. . . . .|. . . . .|
  |   |           |             |             |         |
  `-M `-S         `-ftype       `-opc         `-Rn      `-Rd
  
  
 
.SS Half-precision(ftype == 11)
 
 FNEG  <Hd>, <Hn>
.SS Single-precision(ftype == 00)
 
 FNEG  <Sd>, <Sn>
.SS Double-precision(ftype == 01)
 
 FNEG  <Dd>, <Dn>
 
 integer d = UInt(Rd);
 integer n = UInt(Rn);
 
 integer datasize;
 case ftype of
     when '00' datasize = 32;
     when '01' datasize = 64;
     when '10' UNDEFINED;
     when '11'
         if HaveFP16Ext() then
             datasize = 16;
         else
             UNDEFINED;
 
 FPUnaryOp fpop;
 case opc of
     when '00' fpop = FPUnaryOp_MOV;
     when '01' fpop = FPUnaryOp_ABS;
     when '10' fpop = FPUnaryOp_NEG;
     when '11' fpop = FPUnaryOp_SQRT;
 
 CheckFPAdvSIMDEnabled64();
 
 bits(datasize) result;
 bits(datasize) operand = V[n];
 
 case fpop of
     when FPUnaryOp_MOV  result = operand;
     when FPUnaryOp_ABS  result = FPAbs(operand);
     when FPUnaryOp_NEG  result = FPNeg(operand);
     when FPUnaryOp_SQRT result = FPSqrt(operand, FPCR);
 
 V[d] = result;
 

.SS Assembler Symbols

 <Dd>
  Encoded in Rd
  Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd"
  field.

 <Dn>
  Encoded in Rn
  Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

 <Hd>
  Encoded in Rd
  Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd"
  field.

 <Hn>
  Encoded in Rn
  Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

 <Sd>
  Encoded in Rd
  Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd"
  field.

 <Sn>
  Encoded in Rn
  Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.



.SS Operation

 CheckFPAdvSIMDEnabled64();
 
 bits(datasize) result;
 bits(datasize) operand = V[n];
 
 case fpop of
     when FPUnaryOp_MOV  result = operand;
     when FPUnaryOp_ABS  result = FPAbs(operand);
     when FPUnaryOp_NEG  result = FPNeg(operand);
     when FPUnaryOp_SQRT result = FPSqrt(operand, FPCR);
 
 V[d] = result;

