digraph "CFG for '_Z9crossFadePfS_i' function" {
	label="CFG for '_Z9crossFadePfS_i' function";

	Node0x5f192b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = sitofp i32 %12 to float\l  %14 = sitofp i32 %2 to float\l  %15 = fadd contract float %14, -1.000000e+00\l  %16 = fdiv contract float %13, %15\l  %17 = shl nsw i32 %12, 1\l  %18 = sext i32 %17 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %21 = fsub contract float 1.000000e+00, %16\l  %22 = fmul contract float %20, %21\l  %23 = getelementptr inbounds float, float addrspace(1)* %1, i64 %18\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = fmul contract float %24, %16\l  %26 = fadd contract float %25, %22\l  store float %26, float addrspace(1)* %19, align 4, !tbaa !7\l  %27 = add nuw nsw i32 %17, 1\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %0, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %31 = fmul contract float %30, %21\l  %32 = getelementptr inbounds float, float addrspace(1)* %1, i64 %28\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7\l  %34 = fmul contract float %33, %16\l  %35 = fadd contract float %34, %31\l  store float %35, float addrspace(1)* %29, align 4, !tbaa !7\l  ret void\l}"];
}
