#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-659-g791c056b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x565233bc64b0 .scope module, "div_tb" "div_tb" 2 2;
 .timescale -9 -12;
v0x565233c13120_0 .var "D", 3 0;
v0x565233c13200_0 .var "clk", 0 0;
v0x565233c132c0_0 .var "d", 3 0;
v0x565233c13390_0 .net "q", 3 0, v0x565233c12a70_0;  1 drivers
v0x565233c13460_0 .var "rst", 0 0;
v0x565233c13550_0 .var "start", 0 0;
S_0x565233b929c0 .scope module, "div1" "division_block" 2 10, 3 3 0, S_0x565233bc64b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /OUTPUT 4 "q";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done_division";
v0x565233c11900_0 .var "D_aux", 3 0;
L_0x7f4021f083c0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x565233c11a10_0 .net/2u *"_s12", 3 0, L_0x7f4021f083c0;  1 drivers
L_0x7f4021f08408 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x565233c11ad0_0 .net/2u *"_s16", 3 0, L_0x7f4021f08408;  1 drivers
L_0x7f4021f082e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x565233c11bc0_0 .net/2u *"_s2", 0 0, L_0x7f4021f082e8;  1 drivers
L_0x7f4021f08450 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x565233c11ca0_0 .net/2u *"_s20", 3 0, L_0x7f4021f08450;  1 drivers
L_0x7f4021f08498 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x565233c11d80_0 .net/2u *"_s24", 3 0, L_0x7f4021f08498;  1 drivers
v0x565233c11e60_0 .net *"_s5", 2 0, L_0x565233c17ae0;  1 drivers
v0x565233c11f40_0 .net "a", 3 0, v0x565233c13120_0;  1 drivers
v0x565233c12050_0 .var "aux_sumy_v2", 7 0;
v0x565233c12130_0 .net "b", 3 0, v0x565233c132c0_0;  1 drivers
v0x565233c121f0_0 .net "clk", 0 0, v0x565233c13200_0;  1 drivers
v0x565233c12290_0 .var "complement_result_sel", 0 0;
v0x565233c12350_0 .var "counter", 3 0;
v0x565233c12430_0 .var "d_aux", 3 0;
v0x565233c124f0_0 .net "done", 0 0, L_0x565233c181f0;  1 drivers
v0x565233c12590_0 .net "done_division", 0 0, L_0x565233c17e30;  1 drivers
v0x565233c12650_0 .net "done_valid", 0 0, L_0x565233c16290;  1 drivers
v0x565233c12850_0 .net "done_valid_xor", 0 0, L_0x565233c17ed0;  1 drivers
v0x565233c12910_0 .net "first_nr_aux", 3 0, v0x565233c0db30_0;  1 drivers
v0x565233c129d0_0 .net "multiply_done", 0 0, L_0x565233c17ff0;  1 drivers
v0x565233c12a70_0 .var "q", 3 0;
v0x565233c12b50_0 .net "quociente", 3 0, v0x565233bcee20_0;  1 drivers
v0x565233c12c10_0 .net "quociente_XOR", 3 0, v0x565233c11540_0;  1 drivers
v0x565233c12cb0_0 .net "resto", 3 0, L_0x565233c161f0;  1 drivers
v0x565233c12d80_0 .net "rst", 0 0, v0x565233c13460_0;  1 drivers
v0x565233c12e20_0 .net "second_nr_aux", 3 0, v0x565233c0ddd0_0;  1 drivers
v0x565233c12ef0_0 .net "start", 0 0, v0x565233c13550_0;  1 drivers
v0x565233c12f90_0 .var "start_aux", 0 0;
L_0x565233c17ae0 .part v0x565233bcee20_0, 0, 3;
L_0x565233c17b80 .concat [ 3 1 0 0], L_0x565233c17ae0, L_0x7f4021f082e8;
L_0x565233c17e30 .cmp/eq 4, v0x565233c12350_0, L_0x7f4021f083c0;
L_0x565233c17ed0 .cmp/eq 4, v0x565233c12350_0, L_0x7f4021f08408;
L_0x565233c17ff0 .cmp/eq 4, v0x565233c12350_0, L_0x7f4021f08450;
L_0x565233c181f0 .cmp/eq 4, v0x565233c12350_0, L_0x7f4021f08498;
S_0x565233b98920 .scope module, "div1" "div_par" 3 45, 4 3 0, S_0x565233b929c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 4 "d";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 4 "q";
    .port_info 4 /OUTPUT 4 "r";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "valid";
v0x565233be8160_0 .net "D", 3 0, v0x565233c11900_0;  1 drivers
v0x565233be5ff0_0 .var "Dext", 7 0;
L_0x7f4021f08210 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x565233be3e80_0 .net/2u *"_s2", 2 0, L_0x7f4021f08210;  1 drivers
v0x565233bda130_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
v0x565233bd7fc0_0 .var "cnt", 2 0;
v0x565233bd0f90_0 .net "d", 3 0, v0x565233c12430_0;  1 drivers
v0x565233bcee20_0 .var "q", 3 0;
v0x565233c05f50_0 .net "r", 3 0, L_0x565233c161f0;  alias, 1 drivers
v0x565233c06030_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c06180_0 .net "start", 0 0, v0x565233c12f90_0;  1 drivers
v0x565233c06240_0 .net "valid", 0 0, L_0x565233c16290;  alias, 1 drivers
E_0x565233bdd770 .event posedge, v0x565233bda130_0;
L_0x565233c161f0 .part v0x565233be5ff0_0, 0, 4;
L_0x565233c16290 .cmp/eq 3, v0x565233bd7fc0_0, L_0x7f4021f08210;
S_0x565233c06400 .scope module, "multiply_comple2" "division_complement_to_2" 3 34, 5 3 0, S_0x565233b929c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "first_nr_reg";
    .port_info 3 /INPUT 4 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 4 "first_nr";
    .port_info 6 /OUTPUT 4 "second_nr";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f4021f08060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x565233c0d5e0_0 .net "ci", 0 0, L_0x7f4021f08060;  1 drivers
v0x565233c0d6a0_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
v0x565233c0d760_0 .var "complement1_finish", 0 0;
v0x565233c0d830_0 .net "complement1_finish_nr1", 0 0, v0x565233c096e0_0;  1 drivers
v0x565233c0d900_0 .net "complement1_finish_nr2", 0 0, v0x565233c0cd40_0;  1 drivers
L_0x7f4021f081c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x565233c0d9a0_0 .net "complement1_sel", 0 0, L_0x7f4021f081c8;  1 drivers
L_0x7f4021f08018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x565233c0da40_0 .net "dumb_0", 3 0, L_0x7f4021f08018;  1 drivers
v0x565233c0db30_0 .var "first_nr", 3 0;
v0x565233c0dbd0_0 .net "first_nr_aux", 3 0, v0x565233c099e0_0;  1 drivers
v0x565233c0dc90_0 .net "first_nr_reg", 3 0, v0x565233c13120_0;  alias, 1 drivers
v0x565233c0dd30_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c0ddd0_0 .var "second_nr", 3 0;
v0x565233c0de90_0 .net "second_nr_aux", 3 0, v0x565233c0d220_0;  1 drivers
v0x565233c0df80_0 .net "second_nr_reg", 3 0, v0x565233c132c0_0;  alias, 1 drivers
S_0x565233c06680 .scope module, "division_complement_first_nr" "division_4bits_XOR" 5 26, 6 3 0, S_0x565233c06400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f4021f080f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x565233becd40 .functor XOR 4, v0x565233c13120_0, L_0x7f4021f080f0, C4<0000>, C4<0000>;
o0x7f4021f51bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x565233c08b60_0 name=_s35
v0x565233c08c60_0 .net *"_s7", 0 0, L_0x565233c136b0;  1 drivers
v0x565233c08d40_0 .net *"_s9", 2 0, L_0x565233c137a0;  1 drivers
v0x565233c08e00_0 .net "a", 3 0, v0x565233c13120_0;  alias, 1 drivers
v0x565233c08ee0_0 .net "a_xor", 3 0, L_0x565233becd40;  1 drivers
v0x565233c08fc0_0 .net "aux1", 0 0, L_0x565233c13b60;  1 drivers
v0x565233c090b0_0 .net "aux2", 0 0, L_0x565233c14190;  1 drivers
v0x565233c091a0_0 .net "aux3", 0 0, L_0x565233c14740;  1 drivers
v0x565233c09240_0 .net "aux_xor", 3 0, L_0x7f4021f080f0;  1 drivers
v0x565233c09390_0 .net "b", 3 0, L_0x7f4021f08018;  alias, 1 drivers
v0x565233c09470_0 .net "ci", 0 0, L_0x7f4021f08060;  alias, 1 drivers
v0x565233c09510_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
o0x7f4021f51d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x565233c09640_0 .net "co", 0 0, o0x7f4021f51d08;  0 drivers
v0x565233c096e0_0 .var "complement1_finish", 0 0;
v0x565233c097a0_0 .net "complement1_sel", 0 0, L_0x7f4021f081c8;  alias, 1 drivers
L_0x7f4021f080a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x565233c09860_0 .net "dumby", 3 0, L_0x7f4021f080a8;  1 drivers
v0x565233c09940_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c099e0_0 .var "sum", 3 0;
v0x565233c09ac0_0 .net "sum_aux", 3 0, L_0x565233c182d0;  1 drivers
v0x565233c09ba0_0 .net "sum_aux_v2", 3 0, L_0x565233c13870;  1 drivers
E_0x565233b87760 .event posedge, v0x565233c06030_0, v0x565233bda130_0;
L_0x565233c136b0 .part L_0x7f4021f080a8, 3, 1;
L_0x565233c137a0 .part L_0x565233c182d0, 0, 3;
L_0x565233c13870 .concat [ 3 1 0 0], L_0x565233c137a0, L_0x565233c136b0;
L_0x565233c13c70 .part L_0x565233becd40, 0, 1;
L_0x565233c13d90 .part L_0x7f4021f08018, 0, 1;
L_0x565233c142a0 .part L_0x565233becd40, 1, 1;
L_0x565233c14380 .part L_0x7f4021f08018, 1, 1;
L_0x565233c148a0 .part L_0x565233becd40, 2, 1;
L_0x565233c14a20 .part L_0x7f4021f08018, 2, 1;
L_0x565233c182d0 .concat [ 1 1 1 1], L_0x565233bdd160, L_0x565233c140f0, L_0x565233c146a0, o0x7f4021f51bb8;
S_0x565233c06930 .scope module, "adder0" "full_adder" 6 30, 7 3 0, S_0x565233c06680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x565233bf14e0 .functor XOR 1, L_0x565233c13c70, L_0x565233c13d90, C4<0>, C4<0>;
L_0x565233be9020 .functor AND 1, L_0x565233bf14e0, L_0x7f4021f08060, C4<1>, C4<1>;
L_0x565233bdda00 .functor AND 1, L_0x565233c13c70, L_0x565233c13d90, C4<1>, C4<1>;
L_0x565233bdd160 .functor XOR 1, L_0x565233bf14e0, L_0x7f4021f08060, C4<0>, C4<0>;
L_0x565233c13b60 .functor OR 1, L_0x565233be9020, L_0x565233bdda00, C4<0>, C4<0>;
v0x565233c06be0_0 .net "a", 0 0, L_0x565233c13c70;  1 drivers
v0x565233c06cc0_0 .net "b", 0 0, L_0x565233c13d90;  1 drivers
v0x565233c06d80_0 .net "ci", 0 0, L_0x7f4021f08060;  alias, 1 drivers
v0x565233c06e20_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
v0x565233c06ec0_0 .net "co", 0 0, L_0x565233c13b60;  alias, 1 drivers
v0x565233c06fb0_0 .net "out_and1", 0 0, L_0x565233be9020;  1 drivers
v0x565233c07070_0 .net "out_and2", 0 0, L_0x565233bdda00;  1 drivers
v0x565233c07130_0 .net "out_xor", 0 0, L_0x565233bf14e0;  1 drivers
v0x565233c071f0_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c07320_0 .net "sum", 0 0, L_0x565233bdd160;  1 drivers
S_0x565233c074a0 .scope module, "adder1" "full_adder" 6 40, 7 3 0, S_0x565233c06680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x565233c13ec0 .functor XOR 1, L_0x565233c142a0, L_0x565233c14380, C4<0>, C4<0>;
L_0x565233c13f30 .functor AND 1, L_0x565233c13ec0, L_0x565233c13b60, C4<1>, C4<1>;
L_0x565233c14030 .functor AND 1, L_0x565233c142a0, L_0x565233c14380, C4<1>, C4<1>;
L_0x565233c140f0 .functor XOR 1, L_0x565233c13ec0, L_0x565233c13b60, C4<0>, C4<0>;
L_0x565233c14190 .functor OR 1, L_0x565233c13f30, L_0x565233c14030, C4<0>, C4<0>;
v0x565233c07700_0 .net "a", 0 0, L_0x565233c142a0;  1 drivers
v0x565233c077c0_0 .net "b", 0 0, L_0x565233c14380;  1 drivers
v0x565233c07880_0 .net "ci", 0 0, L_0x565233c13b60;  alias, 1 drivers
v0x565233c07920_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
v0x565233c07a10_0 .net "co", 0 0, L_0x565233c14190;  alias, 1 drivers
v0x565233c07b00_0 .net "out_and1", 0 0, L_0x565233c13f30;  1 drivers
v0x565233c07ba0_0 .net "out_and2", 0 0, L_0x565233c14030;  1 drivers
v0x565233c07c60_0 .net "out_xor", 0 0, L_0x565233c13ec0;  1 drivers
v0x565233c07d20_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c07e50_0 .net "sum", 0 0, L_0x565233c140f0;  1 drivers
S_0x565233c07ff0 .scope module, "adder2" "full_adder" 6 50, 7 3 0, S_0x565233c06680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x565233c14420 .functor XOR 1, L_0x565233c148a0, L_0x565233c14a20, C4<0>, C4<0>;
L_0x565233c14490 .functor AND 1, L_0x565233c14420, L_0x565233c14190, C4<1>, C4<1>;
L_0x565233c145e0 .functor AND 1, L_0x565233c148a0, L_0x565233c14a20, C4<1>, C4<1>;
L_0x565233c146a0 .functor XOR 1, L_0x565233c14420, L_0x565233c14190, C4<0>, C4<0>;
L_0x565233c14740 .functor OR 1, L_0x565233c14490, L_0x565233c145e0, C4<0>, C4<0>;
v0x565233c08280_0 .net "a", 0 0, L_0x565233c148a0;  1 drivers
v0x565233c08340_0 .net "b", 0 0, L_0x565233c14a20;  1 drivers
v0x565233c08400_0 .net "ci", 0 0, L_0x565233c14190;  alias, 1 drivers
v0x565233c084a0_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
v0x565233c08540_0 .net "co", 0 0, L_0x565233c14740;  alias, 1 drivers
v0x565233c08630_0 .net "out_and1", 0 0, L_0x565233c14490;  1 drivers
v0x565233c086d0_0 .net "out_and2", 0 0, L_0x565233c145e0;  1 drivers
v0x565233c08790_0 .net "out_xor", 0 0, L_0x565233c14420;  1 drivers
v0x565233c08850_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c08980_0 .net "sum", 0 0, L_0x565233c146a0;  1 drivers
S_0x565233c09da0 .scope module, "division_complement_second_nr" "division_4bits_XOR" 5 38, 6 3 0, S_0x565233c06400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f4021f08180 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x565233c14ac0 .functor XOR 4, v0x565233c132c0_0, L_0x7f4021f08180, C4<0000>, C4<0000>;
o0x7f4021f527e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x565233c0c270_0 name=_s35
v0x565233c0c370_0 .net *"_s7", 0 0, L_0x565233c14bc0;  1 drivers
v0x565233c0c450_0 .net *"_s9", 2 0, L_0x565233c14cb0;  1 drivers
v0x565233c0c510_0 .net "a", 3 0, v0x565233c132c0_0;  alias, 1 drivers
v0x565233c0c5f0_0 .net "a_xor", 3 0, L_0x565233c14ac0;  1 drivers
v0x565233c0c6d0_0 .net "aux1", 0 0, L_0x565233c152e0;  1 drivers
v0x565233c0c7c0_0 .net "aux2", 0 0, L_0x565233c15840;  1 drivers
v0x565233c0c8b0_0 .net "aux3", 0 0, L_0x565233c15e70;  1 drivers
v0x565233c0c950_0 .net "aux_xor", 3 0, L_0x7f4021f08180;  1 drivers
v0x565233c0caa0_0 .net "b", 3 0, L_0x7f4021f08018;  alias, 1 drivers
v0x565233c0cb60_0 .net "ci", 0 0, L_0x7f4021f08060;  alias, 1 drivers
v0x565233c0cc00_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
o0x7f4021f52908 .functor BUFZ 1, C4<z>; HiZ drive
v0x565233c0cca0_0 .net "co", 0 0, o0x7f4021f52908;  0 drivers
v0x565233c0cd40_0 .var "complement1_finish", 0 0;
v0x565233c0ce00_0 .net "complement1_sel", 0 0, L_0x7f4021f081c8;  alias, 1 drivers
L_0x7f4021f08138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x565233c0cea0_0 .net "dumby", 3 0, L_0x7f4021f08138;  1 drivers
v0x565233c0cf60_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c0d220_0 .var "sum", 3 0;
v0x565233c0d300_0 .net "sum_aux", 3 0, L_0x565233c18510;  1 drivers
v0x565233c0d3e0_0 .net "sum_aux_v2", 3 0, L_0x565233c14d50;  1 drivers
L_0x565233c14bc0 .part L_0x7f4021f08138, 3, 1;
L_0x565233c14cb0 .part L_0x565233c18510, 0, 3;
L_0x565233c14d50 .concat [ 3 1 0 0], L_0x565233c14cb0, L_0x565233c14bc0;
L_0x565233c153f0 .part L_0x565233c14ac0, 0, 1;
L_0x565233c15510 .part L_0x7f4021f08018, 0, 1;
L_0x565233c15950 .part L_0x565233c14ac0, 1, 1;
L_0x565233c15a30 .part L_0x7f4021f08018, 1, 1;
L_0x565233c15fd0 .part L_0x565233c14ac0, 2, 1;
L_0x565233c16150 .part L_0x7f4021f08018, 2, 1;
L_0x565233c18510 .concat [ 1 1 1 1], L_0x565233c15240, L_0x565233c157a0, L_0x565233c15dd0, o0x7f4021f527e8;
S_0x565233c0a030 .scope module, "adder0" "full_adder" 6 30, 7 3 0, S_0x565233c09da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x565233c14e90 .functor XOR 1, L_0x565233c153f0, L_0x565233c15510, C4<0>, C4<0>;
L_0x565233c14f30 .functor AND 1, L_0x565233c14e90, L_0x7f4021f08060, C4<1>, C4<1>;
L_0x565233c15130 .functor AND 1, L_0x565233c153f0, L_0x565233c15510, C4<1>, C4<1>;
L_0x565233c15240 .functor XOR 1, L_0x565233c14e90, L_0x7f4021f08060, C4<0>, C4<0>;
L_0x565233c152e0 .functor OR 1, L_0x565233c14f30, L_0x565233c15130, C4<0>, C4<0>;
v0x565233c0a270_0 .net "a", 0 0, L_0x565233c153f0;  1 drivers
v0x565233c0a350_0 .net "b", 0 0, L_0x565233c15510;  1 drivers
v0x565233c0a410_0 .net "ci", 0 0, L_0x7f4021f08060;  alias, 1 drivers
v0x565233c0a500_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
v0x565233c0a5a0_0 .net "co", 0 0, L_0x565233c152e0;  alias, 1 drivers
v0x565233c0a690_0 .net "out_and1", 0 0, L_0x565233c14f30;  1 drivers
v0x565233c0a750_0 .net "out_and2", 0 0, L_0x565233c15130;  1 drivers
v0x565233c0a810_0 .net "out_xor", 0 0, L_0x565233c14e90;  1 drivers
v0x565233c0a8d0_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c0aa00_0 .net "sum", 0 0, L_0x565233c15240;  1 drivers
S_0x565233c0abe0 .scope module, "adder1" "full_adder" 6 40, 7 3 0, S_0x565233c09da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x565233c155b0 .functor XOR 1, L_0x565233c15950, L_0x565233c15a30, C4<0>, C4<0>;
L_0x565233c15620 .functor AND 1, L_0x565233c155b0, L_0x565233c152e0, C4<1>, C4<1>;
L_0x565233c156e0 .functor AND 1, L_0x565233c15950, L_0x565233c15a30, C4<1>, C4<1>;
L_0x565233c157a0 .functor XOR 1, L_0x565233c155b0, L_0x565233c152e0, C4<0>, C4<0>;
L_0x565233c15840 .functor OR 1, L_0x565233c15620, L_0x565233c156e0, C4<0>, C4<0>;
v0x565233c0ae40_0 .net "a", 0 0, L_0x565233c15950;  1 drivers
v0x565233c0af00_0 .net "b", 0 0, L_0x565233c15a30;  1 drivers
v0x565233c0afc0_0 .net "ci", 0 0, L_0x565233c152e0;  alias, 1 drivers
v0x565233c0b060_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
v0x565233c0b100_0 .net "co", 0 0, L_0x565233c15840;  alias, 1 drivers
v0x565233c0b1f0_0 .net "out_and1", 0 0, L_0x565233c15620;  1 drivers
v0x565233c0b290_0 .net "out_and2", 0 0, L_0x565233c156e0;  1 drivers
v0x565233c0b350_0 .net "out_xor", 0 0, L_0x565233c155b0;  1 drivers
v0x565233c0b410_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c0b540_0 .net "sum", 0 0, L_0x565233c157a0;  1 drivers
S_0x565233c0b720 .scope module, "adder2" "full_adder" 6 50, 7 3 0, S_0x565233c09da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x565233c15be0 .functor XOR 1, L_0x565233c15fd0, L_0x565233c16150, C4<0>, C4<0>;
L_0x565233c15c50 .functor AND 1, L_0x565233c15be0, L_0x565233c15840, C4<1>, C4<1>;
L_0x565233c15d10 .functor AND 1, L_0x565233c15fd0, L_0x565233c16150, C4<1>, C4<1>;
L_0x565233c15dd0 .functor XOR 1, L_0x565233c15be0, L_0x565233c15840, C4<0>, C4<0>;
L_0x565233c15e70 .functor OR 1, L_0x565233c15c50, L_0x565233c15d10, C4<0>, C4<0>;
v0x565233c0b960_0 .net "a", 0 0, L_0x565233c15fd0;  1 drivers
v0x565233c0ba20_0 .net "b", 0 0, L_0x565233c16150;  1 drivers
v0x565233c0bae0_0 .net "ci", 0 0, L_0x565233c15840;  alias, 1 drivers
v0x565233c0bbb0_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
v0x565233c0bc50_0 .net "co", 0 0, L_0x565233c15e70;  alias, 1 drivers
v0x565233c0bd40_0 .net "out_and1", 0 0, L_0x565233c15c50;  1 drivers
v0x565233c0bde0_0 .net "out_and2", 0 0, L_0x565233c15d10;  1 drivers
v0x565233c0bea0_0 .net "out_xor", 0 0, L_0x565233c15be0;  1 drivers
v0x565233c0bf60_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c0c090_0 .net "sum", 0 0, L_0x565233c15dd0;  1 drivers
S_0x565233c0e130 .scope module, "result_div" "division_4bits_XOR" 3 56, 6 3 0, S_0x565233b929c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f4021f082a0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x565233c16410 .functor XOR 4, L_0x565233c17b80, L_0x7f4021f082a0, C4<0000>, C4<0000>;
o0x7f4021f535f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x565233c10680_0 name=_s35
v0x565233c10780_0 .net *"_s7", 0 0, L_0x565233c164b0;  1 drivers
v0x565233c10860_0 .net *"_s9", 2 0, L_0x565233c165a0;  1 drivers
v0x565233c10920_0 .net "a", 3 0, L_0x565233c17b80;  1 drivers
v0x565233c10a00_0 .net "a_xor", 3 0, L_0x565233c16410;  1 drivers
v0x565233c10ae0_0 .net "aux1", 0 0, L_0x565233c16b70;  1 drivers
v0x565233c10bd0_0 .net "aux2", 0 0, L_0x565233c17160;  1 drivers
v0x565233c10cc0_0 .net "aux3", 0 0, L_0x565233c17760;  1 drivers
v0x565233c10d60_0 .net "aux_xor", 3 0, L_0x7f4021f082a0;  1 drivers
L_0x7f4021f08330 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x565233c10eb0_0 .net "b", 3 0, L_0x7f4021f08330;  1 drivers
L_0x7f4021f08378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x565233c10f90_0 .net "ci", 0 0, L_0x7f4021f08378;  1 drivers
v0x565233c11030_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
o0x7f4021f53748 .functor BUFZ 1, C4<z>; HiZ drive
v0x565233c110d0_0 .net "co", 0 0, o0x7f4021f53748;  0 drivers
v0x565233c11170_0 .var "complement1_finish", 0 0;
v0x565233c11230_0 .net "complement1_sel", 0 0, L_0x565233c16290;  alias, 1 drivers
L_0x7f4021f08258 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x565233c112d0_0 .net "dumby", 3 0, L_0x7f4021f08258;  1 drivers
v0x565233c11390_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c11540_0 .var "sum", 3 0;
v0x565233c11620_0 .net "sum_aux", 3 0, L_0x565233c18700;  1 drivers
v0x565233c11700_0 .net "sum_aux_v2", 3 0, L_0x565233c16670;  1 drivers
L_0x565233c164b0 .part L_0x7f4021f08258, 3, 1;
L_0x565233c165a0 .part L_0x565233c18700, 0, 3;
L_0x565233c16670 .concat [ 3 1 0 0], L_0x565233c165a0, L_0x565233c164b0;
L_0x565233c16c80 .part L_0x565233c16410, 0, 1;
L_0x565233c16da0 .part L_0x7f4021f08330, 0, 1;
L_0x565233c17270 .part L_0x565233c16410, 1, 1;
L_0x565233c17350 .part L_0x7f4021f08330, 1, 1;
L_0x565233c178c0 .part L_0x565233c16410, 2, 1;
L_0x565233c17a40 .part L_0x7f4021f08330, 2, 1;
L_0x565233c18700 .concat [ 1 1 1 1], L_0x565233c16ad0, L_0x565233c170c0, L_0x565233c176c0, o0x7f4021f535f8;
S_0x565233c0e420 .scope module, "adder0" "full_adder" 6 30, 7 3 0, S_0x565233c0e130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x565233c167e0 .functor XOR 1, L_0x565233c16c80, L_0x565233c16da0, C4<0>, C4<0>;
L_0x565233c16880 .functor AND 1, L_0x565233c167e0, L_0x7f4021f08378, C4<1>, C4<1>;
L_0x565233c169c0 .functor AND 1, L_0x565233c16c80, L_0x565233c16da0, C4<1>, C4<1>;
L_0x565233c16ad0 .functor XOR 1, L_0x565233c167e0, L_0x7f4021f08378, C4<0>, C4<0>;
L_0x565233c16b70 .functor OR 1, L_0x565233c16880, L_0x565233c169c0, C4<0>, C4<0>;
v0x565233c0e6b0_0 .net "a", 0 0, L_0x565233c16c80;  1 drivers
v0x565233c0e790_0 .net "b", 0 0, L_0x565233c16da0;  1 drivers
v0x565233c0e850_0 .net "ci", 0 0, L_0x7f4021f08378;  alias, 1 drivers
v0x565233c0e920_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
v0x565233c0e9c0_0 .net "co", 0 0, L_0x565233c16b70;  alias, 1 drivers
v0x565233c0ead0_0 .net "out_and1", 0 0, L_0x565233c16880;  1 drivers
v0x565233c0eb90_0 .net "out_and2", 0 0, L_0x565233c169c0;  1 drivers
v0x565233c0ec50_0 .net "out_xor", 0 0, L_0x565233c167e0;  1 drivers
v0x565233c0ed10_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c0edb0_0 .net "sum", 0 0, L_0x565233c16ad0;  1 drivers
S_0x565233c0ef90 .scope module, "adder1" "full_adder" 6 40, 7 3 0, S_0x565233c0e130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x565233c16e40 .functor XOR 1, L_0x565233c17270, L_0x565233c17350, C4<0>, C4<0>;
L_0x565233c16eb0 .functor AND 1, L_0x565233c16e40, L_0x565233c16b70, C4<1>, C4<1>;
L_0x565233c17000 .functor AND 1, L_0x565233c17270, L_0x565233c17350, C4<1>, C4<1>;
L_0x565233c170c0 .functor XOR 1, L_0x565233c16e40, L_0x565233c16b70, C4<0>, C4<0>;
L_0x565233c17160 .functor OR 1, L_0x565233c16eb0, L_0x565233c17000, C4<0>, C4<0>;
v0x565233c0f1f0_0 .net "a", 0 0, L_0x565233c17270;  1 drivers
v0x565233c0f2b0_0 .net "b", 0 0, L_0x565233c17350;  1 drivers
v0x565233c0f370_0 .net "ci", 0 0, L_0x565233c16b70;  alias, 1 drivers
v0x565233c0f440_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
v0x565233c0f4e0_0 .net "co", 0 0, L_0x565233c17160;  alias, 1 drivers
v0x565233c0f5d0_0 .net "out_and1", 0 0, L_0x565233c16eb0;  1 drivers
v0x565233c0f670_0 .net "out_and2", 0 0, L_0x565233c17000;  1 drivers
v0x565233c0f730_0 .net "out_xor", 0 0, L_0x565233c16e40;  1 drivers
v0x565233c0f7f0_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c0f920_0 .net "sum", 0 0, L_0x565233c170c0;  1 drivers
S_0x565233c0fb00 .scope module, "adder2" "full_adder" 6 50, 7 3 0, S_0x565233c0e130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x565233c17440 .functor XOR 1, L_0x565233c178c0, L_0x565233c17a40, C4<0>, C4<0>;
L_0x565233c174b0 .functor AND 1, L_0x565233c17440, L_0x565233c17160, C4<1>, C4<1>;
L_0x565233c17600 .functor AND 1, L_0x565233c178c0, L_0x565233c17a40, C4<1>, C4<1>;
L_0x565233c176c0 .functor XOR 1, L_0x565233c17440, L_0x565233c17160, C4<0>, C4<0>;
L_0x565233c17760 .functor OR 1, L_0x565233c174b0, L_0x565233c17600, C4<0>, C4<0>;
v0x565233c0fd40_0 .net "a", 0 0, L_0x565233c178c0;  1 drivers
v0x565233c0fe00_0 .net "b", 0 0, L_0x565233c17a40;  1 drivers
v0x565233c0fec0_0 .net "ci", 0 0, L_0x565233c17160;  alias, 1 drivers
v0x565233c0ffc0_0 .net "clk", 0 0, v0x565233c13200_0;  alias, 1 drivers
v0x565233c10060_0 .net "co", 0 0, L_0x565233c17760;  alias, 1 drivers
v0x565233c10150_0 .net "out_and1", 0 0, L_0x565233c174b0;  1 drivers
v0x565233c101f0_0 .net "out_and2", 0 0, L_0x565233c17600;  1 drivers
v0x565233c102b0_0 .net "out_xor", 0 0, L_0x565233c17440;  1 drivers
v0x565233c10370_0 .net "rst", 0 0, v0x565233c13460_0;  alias, 1 drivers
v0x565233c104a0_0 .net "sum", 0 0, L_0x565233c176c0;  1 drivers
    .scope S_0x565233c06680;
T_0 ;
    %wait E_0x565233b87760;
    %load/vec4 v0x565233c09940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x565233c099e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565233c096e0_0, 0;
T_0.0 ;
    %load/vec4 v0x565233c097a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x565233c08e00_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x565233c08e00_0;
    %assign/vec4 v0x565233c099e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565233c096e0_0, 0;
T_0.4 ;
    %load/vec4 v0x565233c08e00_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x565233c09ba0_0;
    %assign/vec4 v0x565233c099e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565233c096e0_0, 0;
T_0.6 ;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x565233c09da0;
T_1 ;
    %wait E_0x565233b87760;
    %load/vec4 v0x565233c0cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x565233c0d220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565233c0cd40_0, 0;
T_1.0 ;
    %load/vec4 v0x565233c0ce00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x565233c0c510_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x565233c0c510_0;
    %assign/vec4 v0x565233c0d220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565233c0cd40_0, 0;
T_1.4 ;
    %load/vec4 v0x565233c0c510_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x565233c0d3e0_0;
    %assign/vec4 v0x565233c0d220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565233c0cd40_0, 0;
T_1.6 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x565233c06400;
T_2 ;
    %wait E_0x565233b87760;
    %load/vec4 v0x565233c0d900_0;
    %load/vec4 v0x565233c0d830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565233c0d760_0, 0;
    %load/vec4 v0x565233c0dbd0_0;
    %assign/vec4 v0x565233c0db30_0, 0;
    %load/vec4 v0x565233c0de90_0;
    %assign/vec4 v0x565233c0ddd0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x565233b98920;
T_3 ;
    %wait E_0x565233bdd770;
    %load/vec4 v0x565233c06180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x565233bcee20_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x565233bd7fc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x565233bd7fc0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x565233be8160_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x565233be5ff0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x565233be5ff0_0;
    %load/vec4 v0x565233bd0f90_0;
    %pad/u 8;
    %ix/getv 4, v0x565233bd7fc0_0;
    %shiftl 4;
    %cmp/u;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x565233bd7fc0_0;
    %assign/vec4/off/d v0x565233bcee20_0, 4, 5;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x565233be5ff0_0;
    %load/vec4 v0x565233bd0f90_0;
    %pad/u 8;
    %ix/getv 4, v0x565233bd7fc0_0;
    %shiftl 4;
    %sub;
    %assign/vec4 v0x565233be5ff0_0, 0;
T_3.5 ;
T_3.3 ;
    %load/vec4 v0x565233bd7fc0_0;
    %cmpi/ne 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %load/vec4 v0x565233bd7fc0_0;
    %subi 1, 0, 3;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x565233bd7fc0_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0x565233bd7fc0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x565233c0e130;
T_4 ;
    %wait E_0x565233b87760;
    %load/vec4 v0x565233c11390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x565233c11540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565233c11170_0, 0;
T_4.0 ;
    %load/vec4 v0x565233c11230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x565233c10920_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x565233c10920_0;
    %assign/vec4 v0x565233c11540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565233c11170_0, 0;
T_4.4 ;
    %load/vec4 v0x565233c10920_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x565233c11700_0;
    %assign/vec4 v0x565233c11540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565233c11170_0, 0;
T_4.6 ;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x565233b929c0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565233c12290_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x565233b929c0;
T_6 ;
    %wait E_0x565233bdd770;
    %load/vec4 v0x565233c12d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x565233c12350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x565233c12050_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x565233c12ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x565233c12350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x565233c12050_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x565233c12350_0;
    %cmpi/ne 11, 0, 4;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x565233c12350_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x565233c12350_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x565233b929c0;
T_7 ;
    %wait E_0x565233bdd770;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565233c12f90_0, 0;
    %load/vec4 v0x565233c12350_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x565233c11f40_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x565233c12130_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x565233c11f40_0;
    %assign/vec4 v0x565233c11900_0, 0;
    %load/vec4 v0x565233c12130_0;
    %assign/vec4 v0x565233c12430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565233c12f90_0, 0;
T_7.0 ;
    %load/vec4 v0x565233c12350_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x565233c11f40_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x565233c12130_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x565233c12910_0;
    %assign/vec4 v0x565233c11900_0, 0;
    %load/vec4 v0x565233c12130_0;
    %assign/vec4 v0x565233c12430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565233c12f90_0, 0;
T_7.2 ;
    %load/vec4 v0x565233c12350_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x565233c11f40_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x565233c12130_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x565233c11f40_0;
    %assign/vec4 v0x565233c11900_0, 0;
    %load/vec4 v0x565233c12e20_0;
    %assign/vec4 v0x565233c12430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565233c12f90_0, 0;
T_7.4 ;
    %load/vec4 v0x565233c12350_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x565233c11f40_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x565233c12130_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x565233c12910_0;
    %assign/vec4 v0x565233c11900_0, 0;
    %load/vec4 v0x565233c12e20_0;
    %assign/vec4 v0x565233c12430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565233c12f90_0, 0;
T_7.6 ;
    %load/vec4 v0x565233c12850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x565233c11f40_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x565233c12130_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x565233c11f40_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x565233c12130_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.10, 9;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x565233c12c10_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x565233c12a70_0, 0;
T_7.10 ;
    %load/vec4 v0x565233c11f40_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x565233c12130_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x565233c11f40_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x565233c12130_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.12, 9;
    %load/vec4 v0x565233c12b50_0;
    %assign/vec4 v0x565233c12a70_0, 0;
T_7.12 ;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x565233bc64b0;
T_8 ;
    %vpi_call 2 21 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565233c13460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565233c13200_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x565233c13120_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565233c132c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565233c13550_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565233c13460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565233c13550_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565233c13550_0, 0, 1;
    %delay 400000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565233c13120_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565233c132c0_0, 0, 4;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565233c13550_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565233c13550_0, 0, 1;
    %delay 400000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x565233c13120_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565233c132c0_0, 0, 4;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565233c13550_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565233c13550_0, 0, 1;
    %delay 400000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x565233c13120_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x565233c132c0_0, 0, 4;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565233c13550_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565233c13550_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x565233bc64b0;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x565233c13200_0;
    %inv;
    %store/vec4 v0x565233c13200_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "div_par_tb.v";
    "signed_shfit_division.v";
    "div_par.v";
    "division_xcomplement_to_2.v";
    "division_4bits_XOR.v";
    "full_adder.v";
