// Seed: 4074153371
module module_0 (
    input  wor   id_0,
    output uwire id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
  logic [7:0] id_4;
  assign id_1 = id_3;
  assign id_4 = -1 ? id_4[1] : id_4;
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wand id_5
);
  logic id_7;
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri1 id_3
    , id_6,
    input tri id_4
);
endmodule
