// Seed: 415318938
module module_0 (
    output reg id_0,
    input logic id_1,
    input reg id_2,
    input supply1 id_3
);
  type_9(
      id_2, SystemTFIdentifier - 1 == id_1, 1
  );
  assign id_0 = id_3[1];
  assign id_0 = 1;
  always @(negedge id_2)
    if (1) id_0 <= 1;
    else begin
      id_0 <= {id_2{1}};
    end
  logic id_4;
endmodule
