# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 2000 3.2e-05 1024 0.2 2260 864256 76.6564 40.4709 2349.99 1255.21 3722.53 3722.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 2000 3.2e-05 1024 0.2 2260 864000 76.6496 40.5279 2800.79 1254.33 4172.51 4172.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 2000 3.2e-05 1024 0.2 2260 865280 76.5436 40.7905 2924.19 1256.62 4298.34 4298.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 2000 3.2e-05 1024 0.2 2260 866304 76.423 40.5803 2717.76 1256.33 4091.31 4091.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 2000 3.2e-05 1024 0.2 2260 864000 76.3692 40.4806 2749.27 1254.26 4120.59 4120.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 2000 3.2e-05 1024 0.2 2260 863744 76.4419 40.5459 2821.01 1254.23 4192.43 4192.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 2000 3.2e-05 1024 0.2 2260 864000 76.8081 40.6794 2835.67 1256.64 4210.01 4210.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 2000 3.2e-05 1024 0.2 2260 860160 76.4866 40.3675 2730.52 1252.29 4099.88 4100.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 2000 3.2e-05 1024 0.2 2260 860160 76.4597 40.372 2747.96 1252.61 4117.61 4117.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 2000 3.2e-05 1024 0.2 2260 864000 76.2768 40.4542 2965.27 1255.51 4337.71 4337.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 2000 3.2e-05 1024 0.2 2260 860160 76.3407 40.3538 3423.96 1252.76 4793.61 4793.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 2000 3.2e-05 1024 0.2 2265 866304 76.5549 40.5266 2394.01 1257.45 3768.74 3768.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 2000 3.2e-05 1024 0.2 2265 866560 76.7874 41.1218 2426.76 1257.74 3802.62 3802.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 2000 3.2e-05 1024 0.2 2265 866304 76.7041 40.5627 2409.87 1257.4 3784.75 3784.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 2000 3.2e-05 1024 0.2 2265 867328 76.7835 40.7471 2473.63 1257.85 3849.22 3849.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 2000 3.2e-05 1024 0.2 2265 864256 76.616 40.4685 2420.79 1255.07 3793.15 3793.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 2000 3.2e-05 1024 0.2 2265 864000 76.5164 40.5106 2850.8 1254.22 4222.26 4222.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 2000 3.2e-05 1024 0.2 2265 865280 76.5105 41.0481 2786.48 1257.5 4161.74 4161.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 2000 3.2e-05 1024 0.2 2265 866304 76.1775 40.5094 2972.02 1256.61 4345.52 4345.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 2000 3.2e-05 1024 0.2 2265 864000 76.2647 40.4753 2949.47 1254.11 4320.52 4320.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 2000 3.2e-05 1024 0.2 2265 863744 76.3139 40.4862 2967.46 1255.28 4339.74 4339.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 2000 3.2e-05 1024 0.2 2265 864000 76.6936 40.5941 2914.68 1257.95 4290.13 4290.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 2000 3.2e-05 1024 0.2 2265 860160 76.4552 40.3661 2781.24 1252.75 4151.03 4151.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 2000 3.2e-05 1024 0.2 2265 860160 76.3813 40.3874 3233.19 1253.54 4603.69 4603.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 2000 3.2e-05 1024 0.2 2265 864000 76.2494 40.4476 3259.83 1253.02 4629.74 4629.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 2000 3.2e-05 1024 0.2 2265 860160 76.3466 40.351 2952.14 1252.77 4321.81 4321.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 2000 3.2e-05 1024 0.2 2260 866304 76.6213 40.5012 2268.79 1257.45 3643.58 3643.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 2000 3.2e-05 1024 0.2 2260 866560 76.7367 40.6016 2555.25 1257.47 3930.26 3930.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 2000 3.2e-05 1024 0.2 2260 866304 76.6032 40.5566 2379.37 1257.49 3754.22 3754.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 2000 3.2e-05 1024 0.2 2260 865536 76.8173 40.6482 2413.14 1256.91 3787.71 3787.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 2000 3.2e-05 1024 0.2 2260 864256 76.4808 40.4793 2339.04 1255.19 3711.39 3711.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 2000 3.2e-05 1024 0.2 2260 864000 76.4386 40.9908 2994.2 1254.53 4366.37 4366.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 2000 3.2e-05 1024 0.2 2260 861696 76.3885 40.4906 2072.87 1255.18 3445.15 3445.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 2000 3.2e-05 1024 0.2 2260 865280 76.3671 40.5647 2890.96 1258.61 4266.72 4266.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 2000 3.2e-05 1024 0.2 2260 865280 76.1468 40.5166 2015.83 1257.18 3389.88 3390.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 2000 3.2e-05 1024 0.2 2260 866304 76.1866 40.5158 2711.51 1257.9 4086.31 4086.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 2000 3.2e-05 1024 0.2 2260 860160 76.3141 40.4232 1916.99 1253.5 3287.43 3287.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 2000 3.2e-05 1024 0.2 2260 864000 76.2286 40.4742 2825.94 1265.22 4208.05 4208.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 2000 3.2e-05 1024 0.2 2260 864000 76.1743 40.4685 1983.96 1253 3353.8 3353.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 2000 3.2e-05 1024 0.2 2260 863744 76.2934 40.4947 3574.53 1254.77 4946.29 4946.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 2000 3.2e-05 1024 0.2 2260 860160 75.8563 40.3819 2326.03 1251.42 3693.9 3694.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 2000 3.2e-05 1024 0.2 2260 864000 76.6454 41.1797 3430.71 1256.98 4805.71 4805.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 2000 3.2e-05 1024 0.2 2260 860160 76.9573 40.5488 2308.48 1256.84 3683.03 3683.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 2000 3.2e-05 1024 0.2 2260 860160 76.4076 40.3641 3304.99 1253.6 4675.56 4675.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 2000 3.2e-05 1024 0.2 2260 860160 76.2914 40.3648 2221.68 1252.75 3591.28 3591.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 2000 3.2e-05 1024 0.2 2260 860160 76.3466 40.3607 2887.69 1253.69 4258.31 4258.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 2000 3.2e-05 1024 0.2 2260 860160 76.3684 40.3641 2037.15 1253.1 3407.18 3407.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 2000 3.2e-05 1024 0.2 2260 864000 76.2183 40.8384 3027.38 1254.36 4399 4399.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 2000 3.2e-05 1024 0.2 2260 857600 76.7606 40.438 2162.93 1254.8 3535.14 3535.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 2000 3.2e-05 1024 0.2 2256 866304 76.5378 40.5094 2236.64 1257.49 3611.39 3611.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 2000 3.2e-05 1024 0.2 2256 865280 76.7676 40.6183 2364.19 1256.21 3737.98 3738.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 2000 3.2e-05 1024 0.2 2256 866304 76.5428 40.558 2335.65 1257.5 3710.46 3710.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 2000 3.2e-05 1024 0.2 2256 866304 76.2376 40.514 1513.4 1256.28 2886.64 2886.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 2000 3.2e-05 1024 0.2 2256 865536 76.6252 40.5951 2696.49 1257.09 4071 4071.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 2000 3.2e-05 1024 0.2 2256 863744 76.2984 40.4802 1704.26 1254.39 3075.64 3075.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 2000 3.2e-05 1024 0.2 2256 864256 76.3425 40.4746 2487.56 1255.21 3859.78 3859.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 2000 3.2e-05 1024 0.2 2256 860160 76.3623 40.3763 1612.74 1253.47 2983.14 2983.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 2000 3.2e-05 1024 0.2 2256 864000 76.4786 40.7549 2865.69 1256.23 4239.37 4239.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 2000 3.2e-05 1024 0.2 2256 861696 76.4055 40.489 1994.72 1255.8 3367.61 3367.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 2000 3.2e-05 1024 0.2 2256 865280 76.543 40.557 2725.2 1258.02 4100.52 4100.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 2000 3.2e-05 1024 0.2 2256 865280 76.1546 40.5045 1941.66 1256.39 3314.91 3315.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 2000 3.2e-05 1024 0.2 2256 866304 76.1694 40.5249 3471.81 1257.68 4846.41 4846.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 2000 3.2e-05 1024 0.2 2256 860160 76.3236 40.5737 2205.49 1252.68 3575.27 3575.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 2000 3.2e-05 1024 0.2 2256 860800 76.6478 40.4856 3395.84 1254.23 4767.41 4767.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 2000 3.2e-05 1024 0.2 2256 857600 76.9147 40.4559 2288.3 1254.49 3660.36 3660.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 2000 3.2e-05 1024 0.2 2256 863744 76.2873 40.4879 3330.37 1254.55 4701.9 4702.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 2000 3.2e-05 1024 0.2 2256 860160 75.8619 40.2778 2199.43 1249.96 3565.74 3565.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 2000 3.2e-05 1024 0.2 2256 864000 76.6651 40.6187 3257.97 1258 4633.46 4633.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 2000 3.2e-05 1024 0.2 2256 860160 76.9511 40.5545 2090.81 1257.72 3466.23 3466.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 2000 3.2e-05 1024 0.2 2256 860160 76.413 40.3648 3090.74 1252.19 4459.91 4460.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 2000 3.2e-05 1024 0.2 2256 860160 76.2865 40.3588 2080.72 1253.61 3451.18 3451.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 2000 3.2e-05 1024 0.2 2275 864256 76.5724 40.508 2554.86 1257.47 3929.62 3929.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 2000 3.2e-05 1024 0.2 2275 864000 77.0465 40.7081 2293.58 1257.45 3668.99 3669.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 2000 3.2e-05 1024 0.2 2275 862720 76.7417 40.6087 1480.75 1257.38 2855.69 2855.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 2000 3.2e-05 1024 0.2 2275 864768 76.5898 40.5566 2445.64 1257.43 3820.41 3820.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 2000 3.2e-05 1024 0.2 2275 863232 76.5684 40.5229 1579.67 1256.53 2953.49 2953.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 2000 3.2e-05 1024 0.2 2275 863744 76.8103 40.5852 2605.17 1256.58 3979.35 3979.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 2000 3.2e-05 1024 0.2 2275 860160 76.7425 40.7084 1649.31 1255.33 3022.29 3022.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 2000 3.2e-05 1024 0.2 2275 862208 76.6076 40.5563 2622.68 1256.13 3996.18 3996.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 2000 3.2e-05 1024 0.2 2275 860160 76.4884 40.3948 1696.67 1252.55 3066.32 3066.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 2000 3.2e-05 1024 0.2 2275 861696 76.696 40.5251 2887.1 1255.37 4259.9 4260.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 2000 3.2e-05 1024 0.2 2275 861696 76.4061 40.6282 2059.36 1266.9 3443.49 3443.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 2000 3.2e-05 1024 0.2 2275 862720 76.7989 40.5568 2805.15 1257.49 4180.19 4180.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 2000 3.2e-05 1024 0.2 2275 860160 76.8099 40.5131 1959.43 1256.7 3333.66 3333.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 2000 3.2e-05 1024 0.2 2275 863232 76.434 41.0051 3399.42 1257.51 4774.58 4774.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 2000 3.2e-05 1024 0.2 2275 860160 76.2918 40.3734 2264.36 1252.3 3633.54 3633.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 2000 3.2e-05 1024 0.2 2275 860800 76.6363 40.4729 3385.65 1253.37 4756.34 4756.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 2000 3.2e-05 1024 0.2 2275 857600 76.9282 40.4582 2251.85 1253.3 3622.75 3622.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 2000 3.2e-05 1024 0.2 2275 860160 76.6552 40.4828 3305.78 1254.38 4677.5 4677.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 2000 3.2e-05 1024 0.2 2275 852992 76.7868 40.2856 2146.91 1249.89 3514.08 3514.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 2000 3.2e-05 1024 0.2 2275 864000 76.6438 40.5955 3214.06 1257.59 4589.1 4589.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 2000 3.2e-05 1024 0.2 2275 860160 76.9109 40.5602 2115.3 1256.49 3489.46 3489.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 2000 3.2e-05 1024 0.2 2275 860160 76.3879 40.3638 3043.35 1254.57 4414.88 4415.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 2000 3.2e-05 1024 0.2 2275 860160 76.2925 40.4152 2144.77 1254.28 3515.96 3516.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 2000 3.2e-05 1024 0.2 2272 866304 76.4797 40.5115 2240.23 1257.2 3614.63 3614.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 2000 3.2e-05 1024 0.2 2272 864256 76.3878 40.4701 1439.86 1255.74 2812.65 2812.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 2000 3.2e-05 1024 0.2 2272 865280 76.7285 40.6056 2290.25 1256.56 3664.34 3664.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 2000 3.2e-05 1024 0.2 2272 865280 76.4443 40.5729 1479.7 1257.64 2854.57 2854.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 2000 3.2e-05 1024 0.2 2272 866304 76.4191 40.7593 2469.41 1256.24 3843.04 3843.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 2000 3.2e-05 1024 0.2 2272 866304 76.1401 40.5107 1593.3 1268.94 2979.1 2979.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 2000 3.2e-05 1024 0.2 2272 865536 76.6602 40.5972 2444.05 1257.1 3818.62 3818.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 2000 3.2e-05 1024 0.2 2272 863744 76.3092 40.4808 1560.59 1255.47 2933.05 2933.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 2000 3.2e-05 1024 0.2 2272 860160 76.7905 40.5173 1277.22 1255.6 2650.33 2650.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 2000 3.2e-05 1024 0.2 2272 864256 76.3458 40.4855 2396.25 1254.91 3773.05 3773.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 2000 3.2e-05 1024 0.2 2272 860160 76.4396 40.3653 1541.27 1253.57 2911.85 2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 2000 3.2e-05 1024 0.2 2272 860160 76.4649 40.362 1286.66 1254.04 2657.73 2657.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 2000 3.2e-05 1024 0.2 2272 864000 76.3905 40.5279 3510.75 1255.41 4883.28 4883.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 2000 3.2e-05 1024 0.2 2272 861696 76.373 40.4845 2214.05 1255.78 3586.89 3587.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 2000 3.2e-05 1024 0.2 2272 857088 76.6594 40.4092 1829.77 1252.88 3199.92 3200.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 2000 3.2e-05 1024 0.2 2272 865280 76.337 40.5647 3269.2 1257.26 4643.58 4643.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 2000 3.2e-05 1024 0.2 2272 865280 76.146 40.5092 2184.45 1258.03 3559.33 3559.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 2000 3.2e-05 1024 0.2 2272 860160 76.9836 40.5797 1827.13 1258.11 3203.01 3203.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 2000 3.2e-05 1024 0.2 2272 866304 76.1487 40.5422 3124.48 1258.51 4499.88 4500.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 2000 3.2e-05 1024 0.2 2272 860160 76.3208 40.3602 2004.78 1252.68 3374.35 3374.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 2000 3.2e-05 1024 0.2 2272 857088 75.9879 40.2989 1740.32 1249.48 3106.28 3106.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 2000 3.2e-05 1024 0.2 2272 860800 76.6769 40.4767 3043.5 1253.25 4414.12 4414.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 2000 3.2e-05 1024 0.2 2272 857600 76.9013 40.4576 2101.36 1254.12 3473.04 3473.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 2000 3.2e-05 1024 0.2 2272 854400 76.8014 40.3694 1748.32 1250.34 3116.04 3116.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 2000 3.2e-05 1024 0.2 2272 863744 76.2891 40.489 2975.69 1255.47 4348.13 4348.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 2000 3.2e-05 1024 0.2 2272 860160 75.8501 40.3374 2057.54 1250.82 3424.74 3424.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 2000 3.2e-05 1024 0.2 2272 860160 76.6974 40.5012 1703.23 1254.89 3075.53 3075.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 2000 3.2e-05 1024 0.2 2272 864000 76.6344 40.6231 2881.43 1256.67 4255.56 4255.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 2000 3.2e-05 1024 0.2 2272 860160 77.015 40.5647 2081.46 1268.86 3468.1 3468.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 2000 3.2e-05 1024 0.2 2272 852480 77.2407 40.4084 1702.72 1251.8 3072.37 3072.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 2000 3.2e-05 1024 0.2 2272 860160 76.3579 40.3675 2923.71 1252.38 4293.02 4293.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 2000 3.2e-05 1024 0.2 2272 860160 76.3139 40.4776 1981.64 1253.59 3352.25 3352.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 2000 3.2e-05 1024 0.2 2272 860160 76.3749 40.6113 1776.47 1253.76 3147.42 3147.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 2000 3.2e-05 1024 0.2 2280 864256 76.5347 40.5156 2283.45 1256.2 3656.92 3657.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 2000 3.2e-05 1024 0.2 2280 862208 76.51 40.8737 1467.78 1256.25 2841.62 2841.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 2000 3.2e-05 1024 0.2 2280 864000 76.7083 40.5928 2564.16 1256.73 3938.4 3938.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 2000 3.2e-05 1024 0.2 2280 862720 76.6959 40.5668 1653.22 1256.77 3027.46 3027.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 2000 3.2e-05 1024 0.2 2280 864000 76.5911 40.6012 1352.46 1256.55 2726.41 2726.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 2000 3.2e-05 1024 0.2 2280 863232 76.7716 40.6213 2396.95 1256.7 3771.25 3771.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 2000 3.2e-05 1024 0.2 2280 863232 76.4679 40.5356 1561.75 1256.61 2935.56 2935.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 2000 3.2e-05 1024 0.2 2280 861696 76.4286 40.4823 1285.8 1254.59 2657.49 2657.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 2000 3.2e-05 1024 0.2 2280 863744 76.7205 40.5992 3456.63 1257.81 4831.95 4832.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 2000 3.2e-05 1024 0.2 2280 860160 76.5891 40.4869 2146.89 1255.13 3519.29 3519.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 2000 3.2e-05 1024 0.2 2280 860160 76.8028 40.5311 1758.82 1255.54 3131.89 3132.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 2000 3.2e-05 1024 0.2 2280 862208 76.4364 40.4746 3160.08 1257.29 4534.48 4534.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 2000 3.2e-05 1024 0.2 2280 860160 76.3383 40.4381 1944.49 1252.53 3314 3314.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 2000 3.2e-05 1024 0.2 2280 860160 76.3009 40.3657 1589.17 1252.99 2959.01 2959.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 2000 3.2e-05 1024 0.2 2280 861696 76.6088 40.5231 3273.42 1255.58 4646.33 4646.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 2000 3.2e-05 1024 0.2 2280 861696 76.3676 40.4874 2117.02 1255.28 3489.36 3489.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 2000 3.2e-05 1024 0.2 2280 857088 76.6409 40.3968 1849.85 1252.3 3219.39 3219.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 2000 3.2e-05 1024 0.2 2280 857088 75.9575 40.251 1653.29 1250.91 3020.6 3020.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 2000 3.2e-05 1024 0.2 2280 862720 76.6229 40.5586 3055.81 1257.73 4430.92 4431.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 2000 3.2e-05 1024 0.2 2280 860160 76.8246 40.512 2067.72 1256.71 3441.97 3442.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 2000 3.2e-05 1024 0.2 2280 860160 76.9642 40.5605 1739.7 1256.42 3113.85 3114.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 2000 3.2e-05 1024 0.2 2280 849920 77.227 40.3126 1675.51 1262.06 3055.32 3055.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 2000 3.2e-05 1024 0.2 2280 863232 76.4474 40.516 2844.34 1257.46 4218.97 4219.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 2000 3.2e-05 1024 0.2 2280 860160 76.3079 40.704 2033.73 1252.58 3403.52 3403.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 2000 3.2e-05 1024 0.2 2280 857088 75.9903 40.2555 1679.98 1249.76 3046.2 3046.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 2000 3.2e-05 1024 0.2 2280 860160 76.3743 40.4678 1582.83 1254 2953.88 2954.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 2000 3.2e-05 1024 0.2 2280 860800 76.6727 40.4767 2986.31 1253.15 4356.82 4356.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 2000 3.2e-05 1024 0.2 2280 857600 76.9374 40.788 2023.13 1254.23 3395.29 3395.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 2000 3.2e-05 1024 0.2 2280 854400 76.8148 40.3645 1740.9 1261.42 3119.7 3119.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 2000 3.2e-05 1024 0.2 2280 857600 76.7522 40.4292 1609.32 1253.58 2980.28 2980.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 2000 3.2e-05 1024 0.2 2256 864256 76.4081 40.5175 2423.26 1256.2 3796.61 3796.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 2000 3.2e-05 1024 0.2 2256 862208 76.4534 40.4848 1557.6 1254.87 2929.61 2929.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 2000 3.2e-05 1024 0.2 2256 863232 76.3951 40.5182 1286.41 1268.94 2672.46 2672.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 2000 3.2e-05 1024 0.2 2256 864000 76.7574 40.7163 2360.07 1257.02 3734.76 3734.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 2000 3.2e-05 1024 0.2 2256 862720 76.6875 40.6117 1536.35 1258.01 2911.86 2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 2000 3.2e-05 1024 0.2 2256 864000 76.6661 40.5978 1265.29 1258.68 2641.42 2641.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 2000 3.2e-05 1024 0.2 2256 864768 76.3891 40.5546 3321.15 1256.59 4694.89 4695.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 2000 3.2e-05 1024 0.2 2256 863232 76.3964 40.5651 2066.38 1258.65 3442.2 3442.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 2000 3.2e-05 1024 0.2 2256 861696 76.3859 40.488 1670.55 1255.88 3043.5 3043.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 2000 3.2e-05 1024 0.2 2256 860160 76.2973 40.3635 1410.11 1264.9 2791.87 2792.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 2000 3.2e-05 1024 0.2 2256 863744 76.7113 40.5982 3070.3 1256.87 4444.68 4444.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 2000 3.2e-05 1024 0.2 2256 860160 76.5775 40.499 1923.68 1255.75 3296.71 3296.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 2000 3.2e-05 1024 0.2 2256 860160 76.7225 40.5304 1575.43 1254.67 2947.54 2947.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 2000 3.2e-05 1024 0.2 2256 852992 76.7159 40.2797 1408.27 1250.82 2776.28 2776.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 2000 3.2e-05 1024 0.2 2256 862208 76.4441 40.4746 2904.26 1255.96 4277.35 4277.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 2000 3.2e-05 1024 0.2 2256 860160 76.3457 40.364 1844.45 1253.49 3214.84 3214.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 2000 3.2e-05 1024 0.2 2256 860160 76.3144 40.3647 1503.85 1252.81 2873.54 2873.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 2000 3.2e-05 1024 0.2 2256 860160 76.2876 40.3558 1323.66 1253.63 2694.13 2694.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 2000 3.2e-05 1024 0.2 2256 861696 76.6017 40.71 2851.5 1254.23 4223.24 4223.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 2000 3.2e-05 1024 0.2 2256 861696 76.3651 40.486 1994.13 1254.66 3365.84 3365.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 2000 3.2e-05 1024 0.2 2256 857088 76.6568 40.3977 1682.41 1252.82 3052.49 3052.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 2000 3.2e-05 1024 0.2 2256 857088 75.9836 40.2452 1682.18 1248.86 3047.47 3047.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 2000 3.2e-05 1024 0.2 2256 862720 76.6409 40.5504 2802.32 1258.01 4177.73 4177.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 2000 3.2e-05 1024 0.2 2256 860160 76.7848 40.514 2020.08 1257.63 3395.21 3395.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 2000 3.2e-05 1024 0.2 2256 860160 76.9614 40.5545 1676.89 1257.71 3052.3 3052.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 2000 3.2e-05 1024 0.2 2256 849920 77.161 40.2779 1547.08 1249.74 2914.46 2914.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 2000 3.2e-05 1024 0.2 2300 862208 76.7356 40.5159 2563.41 1258.22 3939.09 3939.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 2000 3.2e-05 1024 0.2 2300 860160 76.7939 40.4849 1655.31 1255.85 3028.65 3028.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 2000 3.2e-05 1024 0.2 2300 860160 76.8225 40.5176 1356.76 1257.74 2732.03 2732.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 2000 3.2e-05 1024 0.2 2300 861440 77.3038 40.6059 2427.63 1256.52 3802.26 3802.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 2000 3.2e-05 1024 0.2 2300 860160 77.096 40.5578 1555.6 1257.63 2931.08 2931.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 2000 3.2e-05 1024 0.2 2300 860160 77.147 40.5974 1298.95 1256.74 2673.64 2673.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 2000 3.2e-05 1024 0.2 2300 860160 76.9018 40.5156 1116.72 1256.73 2491.08 2491.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 2000 3.2e-05 1024 0.2 2300 861696 76.8802 40.5524 3335.52 1256.54 4709.7 4709.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 2000 3.2e-05 1024 0.2 2300 860160 76.7893 40.5124 2053.68 1257.56 3428.74 3428.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 2000 3.2e-05 1024 0.2 2300 857088 77.0025 40.489 1671.35 1255.64 3044.68 3044.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 2000 3.2e-05 1024 0.2 2300 854016 77.1051 40.3538 1420.94 1252.62 2791.21 2791.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 2000 3.2e-05 1024 0.2 2300 861952 77.0526 40.8116 3077.59 1257.6 4453.27 4453.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 2000 3.2e-05 1024 0.2 2300 860160 76.5874 40.492 1938.41 1255.47 3311.17 3311.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 2000 3.2e-05 1024 0.2 2300 860160 76.7674 40.5325 1585.13 1255.79 2958.42 2958.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 2000 3.2e-05 1024 0.2 2300 852992 76.7112 40.2897 1413.11 1251.44 2781.75 2781.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 2000 3.2e-05 1024 0.2 2300 860160 76.8128 40.4745 2974.62 1256.24 4348.35 4348.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 2000 3.2e-05 1024 0.2 2300 856064 76.7881 40.3662 1898.46 1254.84 3270.67 3270.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 2000 3.2e-05 1024 0.2 2300 854016 77.1318 40.3553 1587.24 1252.5 2957.43 2957.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 2000 3.2e-05 1024 0.2 2300 851968 77.2292 40.3639 1376.19 1253.63 2747.62 2747.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 2000 3.2e-05 1024 0.2 2300 859392 76.9719 40.518 3045.72 1254.51 4417.95 4418.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 2000 3.2e-05 1024 0.2 2300 857088 76.9986 40.488 2163.3 1255.36 3536.36 3536.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 2000 3.2e-05 1024 0.2 2300 857088 76.6468 40.4009 1792.52 1251.66 3161.43 3161.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 2000 3.2e-05 1024 0.2 2300 847872 77.0819 40.2596 1681.44 1248.93 3047.92 3048.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 2000 3.2e-05 1024 0.2 2300 852480 77.2429 40.4222 1552.72 1251.59 2922.17 2922.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 2000 3.2e-05 1024 0.2 2300 860160 77.0057 40.5738 2980.98 1256.78 4355.55 4355.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 2000 3.2e-05 1024 0.2 2300 860160 76.8173 40.5082 2046.07 1257.59 3421.18 3421.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 2000 3.2e-05 1024 0.2 2300 860160 76.9526 40.554 1734.29 1257.74 3109.75 3109.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 2000 3.2e-05 1024 0.2 2300 849920 77.1688 40.5074 1587.1 1249.97 2954.94 2955.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 2000 3.2e-05 1024 0.2 2300 857600 76.7514 40.439 1527.2 1254.89 2899.48 2899.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 2000 3.2e-05 1024 0.2 2280 861184 76.9559 40.5078 2381.31 1268.85 3767.83 3767.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 2000 3.2e-05 1024 0.2 2280 860160 76.8017 40.5028 1552.47 1256.29 2926.27 2926.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 2000 3.2e-05 1024 0.2 2280 860160 76.9017 40.5647 1266.08 1256.56 2640.31 2640.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 2000 3.2e-05 1024 0.2 2280 856064 76.7848 40.3595 1088.51 1253.46 2459.31 2459.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 2000 3.2e-05 1024 0.2 2280 861440 77.0619 40.6018 3312.17 1256.84 4686.87 4687.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 2000 3.2e-05 1024 0.2 2280 860160 76.9862 40.5672 2045.41 1257.49 3420.65 3420.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 2000 3.2e-05 1024 0.2 2280 860160 77.1682 40.5954 1675.58 1257.85 3051.39 3051.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 2000 3.2e-05 1024 0.2 2280 860160 76.8138 40.8628 1415.27 1257.83 2790.97 2791.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 2000 3.2e-05 1024 0.2 2280 861696 76.8635 40.5827 3051.37 1269.5 4438.53 4438.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 2000 3.2e-05 1024 0.2 2280 860160 76.8308 40.5073 1906.35 1257.92 3281.81 3281.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 2000 3.2e-05 1024 0.2 2280 857088 77.0427 40.4916 1553.2 1255.32 2926.26 2926.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 2000 3.2e-05 1024 0.2 2280 854016 77.0942 40.3517 1390.29 1253.81 2761.74 2761.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 2000 3.2e-05 1024 0.2 2280 860160 76.9525 40.5568 1219.49 1256.86 2594.05 2594.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 2000 3.2e-05 1024 0.2 2280 861952 77.0155 40.5928 2891.1 1256.97 4265.89 4266.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 2000 3.2e-05 1024 0.2 2280 860160 76.5978 40.4767 1827.28 1255.46 3200.01 3200.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 2000 3.2e-05 1024 0.2 2280 860160 76.7282 40.5258 1536.25 1255.55 2909.26 2909.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 2000 3.2e-05 1024 0.2 2280 852992 76.7003 40.2862 1339.15 1249.88 2706.23 2706.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 2000 3.2e-05 1024 0.2 2280 851200 77.2223 40.3649 1182.24 1249.98 2550.01 2550.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 2000 3.2e-05 1024 0.2 2280 860160 76.8311 40.4782 2695.69 1255.57 4068.77 4068.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 2000 3.2e-05 1024 0.2 2280 856064 76.7813 40.3627 1762.29 1253.41 3133.05 3133.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 2000 3.2e-05 1024 0.2 2280 854016 77.1256 40.3517 1462.17 1253.3 2833.15 2833.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 2000 3.2e-05 1024 0.2 2280 851968 77.2756 40.3565 1312.98 1253.63 2684.44 2684.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 2000 3.2e-05 1024 0.2 2280 849920 77.1335 40.2734 1203.42 1251.09 2572.11 2572.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 2000 3.2e-05 1024 0.2 2304 864256 76.4476 40.5157 2368.46 1256.5 3742.11 3742.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 2000 3.2e-05 1024 0.2 2304 862208 76.487 40.8846 1516.36 1267.19 2901.13 2901.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 2000 3.2e-05 1024 0.2 2304 863232 76.383 40.5243 1258.76 1257.54 2633.4 2633.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 2000 3.2e-05 1024 0.2 2304 860160 76.3532 40.3592 1078.64 1253.46 2449.01 2449.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 2000 3.2e-05 1024 0.2 2304 864000 76.6206 41.2066 3197.03 1256.72 4571.78 4571.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 2000 3.2e-05 1024 0.2 2304 862720 76.5838 40.5596 1954.74 1257.77 3329.85 3329.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 2000 3.2e-05 1024 0.2 2304 864000 76.6135 40.6077 1609.02 1257.66 2984.1 2984.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 2000 3.2e-05 1024 0.2 2304 860160 76.8248 40.5428 1378.12 1257.83 2753.52 2753.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 2000 3.2e-05 1024 0.2 2304 857600 76.9188 40.4505 1254.42 1254.25 2626.23 2626.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 2000 3.2e-05 1024 0.2 2304 863232 76.5717 40.5627 2971.08 1257.43 4345.85 4346.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 2000 3.2e-05 1024 0.2 2304 863232 76.3735 40.5218 1858.53 1256.78 3232.41 3232.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 2000 3.2e-05 1024 0.2 2304 861696 76.3555 40.7229 1510.26 1254.57 2882.11 2882.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 2000 3.2e-05 1024 0.2 2304 860160 76.3068 40.3576 1334.04 1253.77 2704.68 2704.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 2000 3.2e-05 1024 0.2 2304 860160 76.9561 40.6637 1180.99 1258.88 2557.68 2557.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 2000 3.2e-05 1024 0.2 2304 863744 76.7014 40.6045 2763.74 1256.58 4137.84 4137.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 2000 3.2e-05 1024 0.2 2304 860160 76.61 40.5056 1746.02 1255.75 3119.09 3119.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 2000 3.2e-05 1024 0.2 2304 860160 76.7067 41.1013 1481.1 1254.63 2853.74 2853.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 2000 3.2e-05 1024 0.2 2304 852992 76.7175 40.2821 1291.52 1251.1 2659.82 2659.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 2000 3.2e-05 1024 0.2 2304 851200 77.2283 40.5018 1145.17 1249.66 2512.75 2512.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 2000 3.2e-05 1024 0.2 2304 862208 76.4431 40.48 2677.25 1255.84 4050.2 4050.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 2000 3.2e-05 1024 0.2 2304 860160 76.3268 40.3627 1732.12 1254.09 3103.1 3103.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 2000 3.2e-05 1024 0.2 2304 860160 76.3197 40.3604 1434.85 1265.72 2817.47 2817.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 2000 3.2e-05 1024 0.2 2304 860160 76.2969 40.9436 1297.98 1264.71 2680.13 2680.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 2000 3.2e-05 1024 0.2 2304 849920 77.1694 40.3284 1177.43 1250.96 2546.1 2546.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 2000 3.2e-05 1024 0.2 2304 860160 76.3651 40.3551 1107.41 1252.86 2477.19 2477.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 2000 3.2e-05 1024 0.2 2304 864256 76.5793 40.5679 2379.74 1258.75 3755.84 3755.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 2000 3.2e-05 1024 0.2 2304 863232 76.4922 41.0097 2699.67 1258.07 4075.45 4075.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 2000 3.2e-05 1024 0.2 2304 862208 76.3849 40.4786 1738.43 1255.24 3110.74 3110.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 2000 3.2e-05 1024 0.2 2304 863232 76.4491 40.6586 1422.95 1258.22 2798.47 2798.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 2000 3.2e-05 1024 0.2 2304 860160 76.3262 40.8134 1263.51 1253.46 2634.31 2634.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 2000 3.2e-05 1024 0.2 2304 860160 76.8087 40.512 1157.1 1257.61 2532.24 2532.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 2000 3.2e-05 1024 0.2 2304 860160 76.3052 40.3745 1068.12 1253.42 2438.42 2438.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 2000 3.2e-05 1024 0.2 2304 852992 76.7102 40.2831 995.797 1251.61 2364.61 2364.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 2000 3.2e-05 1024 0.2 2304 860160 76.303 40.4604 956.599 1253.61 2327.18 2327.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 2000 3.2e-05 1024 0.2 2280 852992 76.693 40.2734 899.905 1250.07 2267.14 2267.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 2000 3.2e-05 1024 0.2 2304 852992 76.7053 40.276 885.459 1249.77 2252.4 2252.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 2000 3.2e-05 1024 0.2 2300 851200 77.2379 40.3631 910.949 1250.5 2279.26 2279.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 2000 3.2e-05 1024 0.2 2256 851200 77.2473 40.4549 884.531 1263.54 2265.97 2266.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 2000 3.2e-05 1024 0.2 2272 860160 76.4512 40.864 1033.31 1252.54 2403.37 2403.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 2000 3.2e-05 1024 0.2 2272 860160 76.8662 40.5299 1565.29 1269.18 2952.07 2952.23
