// Seed: 1967206010
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_0 #(
    parameter id_14 = 32'd77
) (
    id_1,
    id_2,
    module_1,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire _id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_6,
      id_16,
      id_2
  );
  inout wire id_3;
  input wire id_2;
  or primCall (id_19, id_6, id_11, id_16, id_13, id_18, id_12, id_7, id_1);
  input wire id_1;
  logic [1 : id_14] \id_20 = id_15 == -1;
endmodule
