

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>SPI Module &mdash; F2837xd API Guide</title>
  

  
  
    <link rel="shortcut icon" href="../_static/tiicon.ico"/>
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../_static/theme_overrides.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../genindex.html"/>
        <link rel="search" title="Search" href="../search.html"/>
    <link rel="top" title="F2837xd API Guide" href="../index.html"/>
        <link rel="up" title="Modules" href="index.html"/>
        <link rel="next" title="SYSCTL Module" href="sysctl.html"/>
        <link rel="prev" title="SDFM Module" href="sdfm.html"/> 

  
  <script src="../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="../_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../index.html" class="icon icon-home"> F2837xd API Guide
          

          
          </a>

          
            
            
              <div class="version">
                v3.02.00.00
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../intro.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../model.html">Programming Models</a></li>
<li class="toctree-l1"><a class="reference internal" href="../usage.html">Driver Library Usage</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Modules</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="adc.html">ADC Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="asysctl.html">ASysCtl Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="can.html">CAN Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="cla.html">CLA Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="clb.html">CLB Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="cmpss.html">CMPSS Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="cputimer.html">CPU Timer Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="dac.html">DAC Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="dcsm.html">DCSM Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="dma.html">DMA Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="ecap.html">ECAP Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="emif.html">EMIF Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="epwm.html">EPWM Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="hrpwm.html">HRPWM Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="eqep.html">EQEP Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="flash.html">FLASH Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="gpio.html">GPIO Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="i2c.html">I2C Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="interrupt.html">Interrupt Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="mcbsp.html">MCBSP Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="memcfg.html">MEMCFG Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="sci.html">SCI Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="sdfm.html">SDFM Module</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">SPI Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="sysctl.html">SYSCTL Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="usb.html">USB Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="upp.html">UPP Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="version.html">Version</a></li>
<li class="toctree-l2"><a class="reference internal" href="xbar.html">XBAR Module</a></li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../index.html">F2837xd API Guide</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="index.html">Modules</a> &raquo;</li>
        
      <li>SPI Module</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="spi-module">
<span id="spi"></span><h1>SPI Module<a class="headerlink" href="#spi-module" title="Permalink to this headline">¶</a></h1>
<p>The serial peripheral interface (SPI) API provides a set of functions to
configure the device’s SPI module. Functions are provided to initialize the
module, to send and receive data, to obtain status information, and to manage
interrupts. Both master and slave modes are supported.</p>
<dl class="group">
<dt>
<span class="target" id="group__spi__api"></span><em>group</em> <code class="sig-name descname">spi_api</code></dt>
<dd><p>This module is used for SPI configurations. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Defines</p>
<dl class="cpp macro">
<dt id="c.SPI_INT_RX_OVERRUN">
<span class="target" id="group__spi__api_1ga722f6581e2778310f0ebde81f033d60"></span><code class="sig-name descname">SPI_INT_RX_OVERRUN</code><a class="headerlink" href="#c.SPI_INT_RX_OVERRUN" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive overrun interrupt. </p>
</dd></dl>

<dl class="cpp macro">
<dt id="c.SPI_INT_RX_DATA_TX_EMPTY">
<span class="target" id="group__spi__api_1gf32b2e771c02fc2c29ea5e7ea1bfa60b"></span><code class="sig-name descname">SPI_INT_RX_DATA_TX_EMPTY</code><a class="headerlink" href="#c.SPI_INT_RX_DATA_TX_EMPTY" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Data received, transmit empty. </p>
</dd></dl>

<dl class="cpp macro">
<dt id="c.SPI_INT_RXFF">
<span class="target" id="group__spi__api_1g4f974b76b629423b0f6a30ed9455b818"></span><code class="sig-name descname">SPI_INT_RXFF</code><a class="headerlink" href="#c.SPI_INT_RXFF" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>RX FIFO level interrupt. </p>
</dd></dl>

<dl class="cpp macro">
<dt id="c.SPI_INT_TXFF">
<span class="target" id="group__spi__api_1ge7ae0b1a6935524a5716920604bd3bbe"></span><code class="sig-name descname">SPI_INT_TXFF</code><a class="headerlink" href="#c.SPI_INT_TXFF" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>TX FIFO level interrupt. </p>
</dd></dl>

<dl class="cpp macro">
<dt id="c.SPI_INT_RXFF_OVERFLOW">
<span class="target" id="group__spi__api_1g26aae52ca6ab332fcdea29d8be59c251"></span><code class="sig-name descname">SPI_INT_RXFF_OVERFLOW</code><a class="headerlink" href="#c.SPI_INT_RXFF_OVERFLOW" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>RX FIFO overflow. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Enums</p>
<dl class="cpp enum">
<dt id="_CPPv420SPI_TransferProtocol">
<span id="_CPPv320SPI_TransferProtocol"></span><span id="_CPPv220SPI_TransferProtocol"></span><span class="target" id="group__spi__api_1g8bf71fc9fe54697fed735834aed4f8c9"></span><em class="property">enum </em><code class="sig-name descname">SPI_TransferProtocol</code><a class="headerlink" href="#_CPPv420SPI_TransferProtocol" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Values that can be passed to <a class="reference internal" href="#group__spi__api_1gb4501c46331fe9ba3b536b08c56a620e"><span class="std std-ref">SPI_setConfig()</span></a> as the <em>protocol</em> parameter. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt id="_CPPv417SPI_PROT_POL0PHA0">
<span id="_CPPv317SPI_PROT_POL0PHA0"></span><span id="_CPPv217SPI_PROT_POL0PHA0"></span><span class="target" id="group__spi__api_1gg8bf71fc9fe54697fed735834aed4f8c910600510593e33fd194be6a785879e33"></span><code class="sig-name descname">SPI_PROT_POL0PHA0</code> = 0x0000U<a class="headerlink" href="#_CPPv417SPI_PROT_POL0PHA0" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Mode 0. Polarity 0, phase 0. Rising edge without delay. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv417SPI_PROT_POL0PHA1">
<span id="_CPPv317SPI_PROT_POL0PHA1"></span><span id="_CPPv217SPI_PROT_POL0PHA1"></span><span class="target" id="group__spi__api_1gg8bf71fc9fe54697fed735834aed4f8c9b34db00abe9f6fca175770b3197a2d9b"></span><code class="sig-name descname">SPI_PROT_POL0PHA1</code> = 0x0002U<a class="headerlink" href="#_CPPv417SPI_PROT_POL0PHA1" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Mode 1. Polarity 0, phase 1. Rising edge with delay. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv417SPI_PROT_POL1PHA0">
<span id="_CPPv317SPI_PROT_POL1PHA0"></span><span id="_CPPv217SPI_PROT_POL1PHA0"></span><span class="target" id="group__spi__api_1gg8bf71fc9fe54697fed735834aed4f8c9a0ed4b2be81df1efb12dfb184a15b992"></span><code class="sig-name descname">SPI_PROT_POL1PHA0</code> = 0x0001U<a class="headerlink" href="#_CPPv417SPI_PROT_POL1PHA0" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Mode 2. Polarity 1, phase 0. Falling edge without delay. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv417SPI_PROT_POL1PHA1">
<span id="_CPPv317SPI_PROT_POL1PHA1"></span><span id="_CPPv217SPI_PROT_POL1PHA1"></span><span class="target" id="group__spi__api_1gg8bf71fc9fe54697fed735834aed4f8c9b6df52113d55ab7ca1a9c73f1f6f3fb7"></span><code class="sig-name descname">SPI_PROT_POL1PHA1</code> = 0x0003U<a class="headerlink" href="#_CPPv417SPI_PROT_POL1PHA1" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Mode 3. Polarity 1, phase 1. Falling edge with delay. </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt id="_CPPv48SPI_Mode">
<span id="_CPPv38SPI_Mode"></span><span id="_CPPv28SPI_Mode"></span><span class="target" id="group__spi__api_1ga02a6e5e4f2afea3637f7f0f2d3bf896"></span><em class="property">enum </em><code class="sig-name descname">SPI_Mode</code><a class="headerlink" href="#_CPPv48SPI_Mode" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Values that can be passed to <a class="reference internal" href="#group__spi__api_1gb4501c46331fe9ba3b536b08c56a620e"><span class="std std-ref">SPI_setConfig()</span></a> as the <em>mode</em> parameter. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt id="_CPPv414SPI_MODE_SLAVE">
<span id="_CPPv314SPI_MODE_SLAVE"></span><span id="_CPPv214SPI_MODE_SLAVE"></span><span class="target" id="group__spi__api_1gga02a6e5e4f2afea3637f7f0f2d3bf896fae1f704c7d6fc637592f81c8505e29c"></span><code class="sig-name descname">SPI_MODE_SLAVE</code> = 0x0002U<a class="headerlink" href="#_CPPv414SPI_MODE_SLAVE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>SPI slave. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv415SPI_MODE_MASTER">
<span id="_CPPv315SPI_MODE_MASTER"></span><span id="_CPPv215SPI_MODE_MASTER"></span><span class="target" id="group__spi__api_1gga02a6e5e4f2afea3637f7f0f2d3bf896cd2a9fbdfaab9edea6bc9387d4224c41"></span><code class="sig-name descname">SPI_MODE_MASTER</code> = 0x0006U<a class="headerlink" href="#_CPPv415SPI_MODE_MASTER" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>SPI master. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv417SPI_MODE_SLAVE_OD">
<span id="_CPPv317SPI_MODE_SLAVE_OD"></span><span id="_CPPv217SPI_MODE_SLAVE_OD"></span><span class="target" id="group__spi__api_1gga02a6e5e4f2afea3637f7f0f2d3bf896afd692f4f1146dba778c940332781f7b"></span><code class="sig-name descname">SPI_MODE_SLAVE_OD</code> = 0x0000U<a class="headerlink" href="#_CPPv417SPI_MODE_SLAVE_OD" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>SPI slave w/ output (TALK) disabled. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv418SPI_MODE_MASTER_OD">
<span id="_CPPv318SPI_MODE_MASTER_OD"></span><span id="_CPPv218SPI_MODE_MASTER_OD"></span><span class="target" id="group__spi__api_1gga02a6e5e4f2afea3637f7f0f2d3bf89621e56e24416ea7ea405ad73312ff56ab"></span><code class="sig-name descname">SPI_MODE_MASTER_OD</code> = 0x0004U<a class="headerlink" href="#_CPPv418SPI_MODE_MASTER_OD" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>SPI master w/ output (TALK) disabled. </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt id="_CPPv415SPI_TxFIFOLevel">
<span id="_CPPv315SPI_TxFIFOLevel"></span><span id="_CPPv215SPI_TxFIFOLevel"></span><span class="target" id="group__spi__api_1g0d1088a3e0d71a7afbd50f50ae16d0c7"></span><em class="property">enum </em><code class="sig-name descname">SPI_TxFIFOLevel</code><a class="headerlink" href="#_CPPv415SPI_TxFIFOLevel" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Values that can be passed to <a class="reference internal" href="#group__spi__api_1gc38df59f66b7324fbfa02190ad5a4c11"><span class="std std-ref">SPI_setFIFOInterruptLevel()</span></a> as the <em>txLevel</em> parameter, returned by <a class="reference internal" href="#group__spi__api_1g684bd6dcfebf4a6ff96a8e64b98d929c"><span class="std std-ref">SPI_getFIFOInterruptLevel()</span></a> in the <em>txLevel</em> parameter, and returned by <a class="reference internal" href="#group__spi__api_1g5277d3079178876519af781e40807e7e"><span class="std std-ref">SPI_getTxFIFOStatus()</span></a>. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt id="_CPPv416SPI_FIFO_TXEMPTY">
<span id="_CPPv316SPI_FIFO_TXEMPTY"></span><span id="_CPPv216SPI_FIFO_TXEMPTY"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c7ae0ff657f33c20de0dabcdc0252d4700"></span><code class="sig-name descname">SPI_FIFO_TXEMPTY</code> = 0x0000U<a class="headerlink" href="#_CPPv416SPI_FIFO_TXEMPTY" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO empty. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_TX0">
<span id="_CPPv312SPI_FIFO_TX0"></span><span id="_CPPv212SPI_FIFO_TX0"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c79fdcd83334434c99763a4642d605c4c5"></span><code class="sig-name descname">SPI_FIFO_TX0</code> = 0x0000U<a class="headerlink" href="#_CPPv412SPI_FIFO_TX0" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO empty. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_TX1">
<span id="_CPPv312SPI_FIFO_TX1"></span><span id="_CPPv212SPI_FIFO_TX1"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c7c1333f7ec651b32e9ea1b0d7b4642c9d"></span><code class="sig-name descname">SPI_FIFO_TX1</code> = 0x0001U<a class="headerlink" href="#_CPPv412SPI_FIFO_TX1" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 1/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_TX2">
<span id="_CPPv312SPI_FIFO_TX2"></span><span id="_CPPv212SPI_FIFO_TX2"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c784e6a2bb7c96cdfb3f613deae8967e62"></span><code class="sig-name descname">SPI_FIFO_TX2</code> = 0x0002U<a class="headerlink" href="#_CPPv412SPI_FIFO_TX2" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 2/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_TX3">
<span id="_CPPv312SPI_FIFO_TX3"></span><span id="_CPPv212SPI_FIFO_TX3"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c750304bacb4a58e9e006184475bed0f45"></span><code class="sig-name descname">SPI_FIFO_TX3</code> = 0x0003U<a class="headerlink" href="#_CPPv412SPI_FIFO_TX3" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 3/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_TX4">
<span id="_CPPv312SPI_FIFO_TX4"></span><span id="_CPPv212SPI_FIFO_TX4"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c7d11f242ec12ac660c24d4623d720059b"></span><code class="sig-name descname">SPI_FIFO_TX4</code> = 0x0004U<a class="headerlink" href="#_CPPv412SPI_FIFO_TX4" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 4/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_TX5">
<span id="_CPPv312SPI_FIFO_TX5"></span><span id="_CPPv212SPI_FIFO_TX5"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c7bd3cc69c75222e7c10368b259ff14aa1"></span><code class="sig-name descname">SPI_FIFO_TX5</code> = 0x0005U<a class="headerlink" href="#_CPPv412SPI_FIFO_TX5" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 5/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_TX6">
<span id="_CPPv312SPI_FIFO_TX6"></span><span id="_CPPv212SPI_FIFO_TX6"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c74d39b0fd7f8e90b92a269da4d4075921"></span><code class="sig-name descname">SPI_FIFO_TX6</code> = 0x0006U<a class="headerlink" href="#_CPPv412SPI_FIFO_TX6" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 6/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_TX7">
<span id="_CPPv312SPI_FIFO_TX7"></span><span id="_CPPv212SPI_FIFO_TX7"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c75a46cf84f8ef85490c7084f5ab2f7cad"></span><code class="sig-name descname">SPI_FIFO_TX7</code> = 0x0007U<a class="headerlink" href="#_CPPv412SPI_FIFO_TX7" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 7/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_TX8">
<span id="_CPPv312SPI_FIFO_TX8"></span><span id="_CPPv212SPI_FIFO_TX8"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c74a208a62fda8dfc7682a67736c0e5feb"></span><code class="sig-name descname">SPI_FIFO_TX8</code> = 0x0008U<a class="headerlink" href="#_CPPv412SPI_FIFO_TX8" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 8/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_TX9">
<span id="_CPPv312SPI_FIFO_TX9"></span><span id="_CPPv212SPI_FIFO_TX9"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c79661d05b118570a13d6dff8acf4cb702"></span><code class="sig-name descname">SPI_FIFO_TX9</code> = 0x0009U<a class="headerlink" href="#_CPPv412SPI_FIFO_TX9" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 9/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_TX10">
<span id="_CPPv313SPI_FIFO_TX10"></span><span id="_CPPv213SPI_FIFO_TX10"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c71789e1402edef3703d6401221f777aa9"></span><code class="sig-name descname">SPI_FIFO_TX10</code> = 0x000AU<a class="headerlink" href="#_CPPv413SPI_FIFO_TX10" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 10/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_TX11">
<span id="_CPPv313SPI_FIFO_TX11"></span><span id="_CPPv213SPI_FIFO_TX11"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c77647fddda4a9385edcca29cf1e6ca156"></span><code class="sig-name descname">SPI_FIFO_TX11</code> = 0x000BU<a class="headerlink" href="#_CPPv413SPI_FIFO_TX11" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 11/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_TX12">
<span id="_CPPv313SPI_FIFO_TX12"></span><span id="_CPPv213SPI_FIFO_TX12"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c75eb0784eadd5ddbbd20ae97428bb60f0"></span><code class="sig-name descname">SPI_FIFO_TX12</code> = 0x000CU<a class="headerlink" href="#_CPPv413SPI_FIFO_TX12" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 12/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_TX13">
<span id="_CPPv313SPI_FIFO_TX13"></span><span id="_CPPv213SPI_FIFO_TX13"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c78c862e1e71f3c9fde8ce8d3e93ab1bb6"></span><code class="sig-name descname">SPI_FIFO_TX13</code> = 0x000DU<a class="headerlink" href="#_CPPv413SPI_FIFO_TX13" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 13/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_TX14">
<span id="_CPPv313SPI_FIFO_TX14"></span><span id="_CPPv213SPI_FIFO_TX14"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c79614fd0c8361fa80e68d61828e84e915"></span><code class="sig-name descname">SPI_FIFO_TX14</code> = 0x000EU<a class="headerlink" href="#_CPPv413SPI_FIFO_TX14" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 14/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_TX15">
<span id="_CPPv313SPI_FIFO_TX15"></span><span id="_CPPv213SPI_FIFO_TX15"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c70e54e83237525988c5cd467a7821d543"></span><code class="sig-name descname">SPI_FIFO_TX15</code> = 0x000FU<a class="headerlink" href="#_CPPv413SPI_FIFO_TX15" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO 15/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_TX16">
<span id="_CPPv313SPI_FIFO_TX16"></span><span id="_CPPv213SPI_FIFO_TX16"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c7c5ce24216057eda299c2f8302969f1c8"></span><code class="sig-name descname">SPI_FIFO_TX16</code> = 0x0010U<a class="headerlink" href="#_CPPv413SPI_FIFO_TX16" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv415SPI_FIFO_TXFULL">
<span id="_CPPv315SPI_FIFO_TXFULL"></span><span id="_CPPv215SPI_FIFO_TXFULL"></span><span class="target" id="group__spi__api_1gg0d1088a3e0d71a7afbd50f50ae16d0c7b9a0f37a15080ca5c1e30b5427b293d3"></span><code class="sig-name descname">SPI_FIFO_TXFULL</code> = 0x0010U<a class="headerlink" href="#_CPPv415SPI_FIFO_TXFULL" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmit FIFO full. </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt id="_CPPv415SPI_RxFIFOLevel">
<span id="_CPPv315SPI_RxFIFOLevel"></span><span id="_CPPv215SPI_RxFIFOLevel"></span><span class="target" id="group__spi__api_1g84a7bc31ce4fd0d7ecd063d2599b29da"></span><em class="property">enum </em><code class="sig-name descname">SPI_RxFIFOLevel</code><a class="headerlink" href="#_CPPv415SPI_RxFIFOLevel" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Values that can be passed to <a class="reference internal" href="#group__spi__api_1gc38df59f66b7324fbfa02190ad5a4c11"><span class="std std-ref">SPI_setFIFOInterruptLevel()</span></a> as the <em>rxLevel</em> parameter, returned by <a class="reference internal" href="#group__spi__api_1g684bd6dcfebf4a6ff96a8e64b98d929c"><span class="std std-ref">SPI_getFIFOInterruptLevel()</span></a> in the <em>rxLevel</em> parameter, and returned by <a class="reference internal" href="#group__spi__api_1gc41accd876a0470f81b55907f156da5f"><span class="std std-ref">SPI_getRxFIFOStatus()</span></a>. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt id="_CPPv416SPI_FIFO_RXEMPTY">
<span id="_CPPv316SPI_FIFO_RXEMPTY"></span><span id="_CPPv216SPI_FIFO_RXEMPTY"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da5886ebb92849e7b02ee6e5d90374cc51"></span><code class="sig-name descname">SPI_FIFO_RXEMPTY</code> = 0x0000U<a class="headerlink" href="#_CPPv416SPI_FIFO_RXEMPTY" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO empty. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_RX0">
<span id="_CPPv312SPI_FIFO_RX0"></span><span id="_CPPv212SPI_FIFO_RX0"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da7b86d891ebd979d8bc139e11f5b595f9"></span><code class="sig-name descname">SPI_FIFO_RX0</code> = 0x0000U<a class="headerlink" href="#_CPPv412SPI_FIFO_RX0" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO empty. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_RX1">
<span id="_CPPv312SPI_FIFO_RX1"></span><span id="_CPPv212SPI_FIFO_RX1"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da0f252fe7a0990cf8c42c1803041e508f"></span><code class="sig-name descname">SPI_FIFO_RX1</code> = 0x0001U<a class="headerlink" href="#_CPPv412SPI_FIFO_RX1" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 1/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_RX2">
<span id="_CPPv312SPI_FIFO_RX2"></span><span id="_CPPv212SPI_FIFO_RX2"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da80134bc7b2e076aca05a88e5fa00085e"></span><code class="sig-name descname">SPI_FIFO_RX2</code> = 0x0002U<a class="headerlink" href="#_CPPv412SPI_FIFO_RX2" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 2/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_RX3">
<span id="_CPPv312SPI_FIFO_RX3"></span><span id="_CPPv212SPI_FIFO_RX3"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da065e92617c06d982b582de7c030b6b06"></span><code class="sig-name descname">SPI_FIFO_RX3</code> = 0x0003U<a class="headerlink" href="#_CPPv412SPI_FIFO_RX3" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 3/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_RX4">
<span id="_CPPv312SPI_FIFO_RX4"></span><span id="_CPPv212SPI_FIFO_RX4"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da42ad76872fa61e8369f84a4c1cdc1218"></span><code class="sig-name descname">SPI_FIFO_RX4</code> = 0x0004U<a class="headerlink" href="#_CPPv412SPI_FIFO_RX4" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 4/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_RX5">
<span id="_CPPv312SPI_FIFO_RX5"></span><span id="_CPPv212SPI_FIFO_RX5"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da4bd085a646fbc4441479b93fcafe62bf"></span><code class="sig-name descname">SPI_FIFO_RX5</code> = 0x0005U<a class="headerlink" href="#_CPPv412SPI_FIFO_RX5" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 5/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_RX6">
<span id="_CPPv312SPI_FIFO_RX6"></span><span id="_CPPv212SPI_FIFO_RX6"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da2185bef412b9e7c87d5311e233369999"></span><code class="sig-name descname">SPI_FIFO_RX6</code> = 0x0006U<a class="headerlink" href="#_CPPv412SPI_FIFO_RX6" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 6/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_RX7">
<span id="_CPPv312SPI_FIFO_RX7"></span><span id="_CPPv212SPI_FIFO_RX7"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da32f9c392476de98e069b83705b180d01"></span><code class="sig-name descname">SPI_FIFO_RX7</code> = 0x0007U<a class="headerlink" href="#_CPPv412SPI_FIFO_RX7" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 7/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_RX8">
<span id="_CPPv312SPI_FIFO_RX8"></span><span id="_CPPv212SPI_FIFO_RX8"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da313bb16bebd8bba19be2f84acf18f9c3"></span><code class="sig-name descname">SPI_FIFO_RX8</code> = 0x0008U<a class="headerlink" href="#_CPPv412SPI_FIFO_RX8" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 8/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv412SPI_FIFO_RX9">
<span id="_CPPv312SPI_FIFO_RX9"></span><span id="_CPPv212SPI_FIFO_RX9"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da4c4cc1faa571a0518a79ae2abb6aa6a2"></span><code class="sig-name descname">SPI_FIFO_RX9</code> = 0x0009U<a class="headerlink" href="#_CPPv412SPI_FIFO_RX9" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 9/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_RX10">
<span id="_CPPv313SPI_FIFO_RX10"></span><span id="_CPPv213SPI_FIFO_RX10"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29daa08adfe0b9ae503ee14b3fef68a8c76f"></span><code class="sig-name descname">SPI_FIFO_RX10</code> = 0x000AU<a class="headerlink" href="#_CPPv413SPI_FIFO_RX10" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 10/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_RX11">
<span id="_CPPv313SPI_FIFO_RX11"></span><span id="_CPPv213SPI_FIFO_RX11"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29dab2f23b14774f9d02abff1a525bf2143d"></span><code class="sig-name descname">SPI_FIFO_RX11</code> = 0x000BU<a class="headerlink" href="#_CPPv413SPI_FIFO_RX11" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 11/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_RX12">
<span id="_CPPv313SPI_FIFO_RX12"></span><span id="_CPPv213SPI_FIFO_RX12"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da168af4656b01a0cafd110f8cafb7c607"></span><code class="sig-name descname">SPI_FIFO_RX12</code> = 0x000CU<a class="headerlink" href="#_CPPv413SPI_FIFO_RX12" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 12/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_RX13">
<span id="_CPPv313SPI_FIFO_RX13"></span><span id="_CPPv213SPI_FIFO_RX13"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da85aebe0937d42c3d57ef1df22fd4977c"></span><code class="sig-name descname">SPI_FIFO_RX13</code> = 0x000DU<a class="headerlink" href="#_CPPv413SPI_FIFO_RX13" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 13/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_RX14">
<span id="_CPPv313SPI_FIFO_RX14"></span><span id="_CPPv213SPI_FIFO_RX14"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da827f7ad753f66315c277d74e2a0e8fde"></span><code class="sig-name descname">SPI_FIFO_RX14</code> = 0x000EU<a class="headerlink" href="#_CPPv413SPI_FIFO_RX14" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 14/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_RX15">
<span id="_CPPv313SPI_FIFO_RX15"></span><span id="_CPPv213SPI_FIFO_RX15"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da4bf547b3235afdd14670f17ef022ab37"></span><code class="sig-name descname">SPI_FIFO_RX15</code> = 0x000FU<a class="headerlink" href="#_CPPv413SPI_FIFO_RX15" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO 15/16 full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv413SPI_FIFO_RX16">
<span id="_CPPv313SPI_FIFO_RX16"></span><span id="_CPPv213SPI_FIFO_RX16"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29da857d33fa1684229ddda2df472c9a5c21"></span><code class="sig-name descname">SPI_FIFO_RX16</code> = 0x0010U<a class="headerlink" href="#_CPPv413SPI_FIFO_RX16" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv415SPI_FIFO_RXFULL">
<span id="_CPPv315SPI_FIFO_RXFULL"></span><span id="_CPPv215SPI_FIFO_RXFULL"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29daa6cbe0564731f96fc511447412a2bbff"></span><code class="sig-name descname">SPI_FIFO_RXFULL</code> = 0x0010U<a class="headerlink" href="#_CPPv415SPI_FIFO_RXFULL" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Receive FIFO full. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv418SPI_FIFO_RXDEFAULT">
<span id="_CPPv318SPI_FIFO_RXDEFAULT"></span><span id="_CPPv218SPI_FIFO_RXDEFAULT"></span><span class="target" id="group__spi__api_1gg84a7bc31ce4fd0d7ecd063d2599b29daf59a6a70000c609f23285a8ed3c85587"></span><code class="sig-name descname">SPI_FIFO_RXDEFAULT</code> = 0x001FU<a class="headerlink" href="#_CPPv418SPI_FIFO_RXDEFAULT" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>To prevent interrupt at reset. </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt id="_CPPv417SPI_EmulationMode">
<span id="_CPPv317SPI_EmulationMode"></span><span id="_CPPv217SPI_EmulationMode"></span><span class="target" id="group__spi__api_1g5888127a27e4e8f6cf17f5e0d6ff72a2"></span><em class="property">enum </em><code class="sig-name descname">SPI_EmulationMode</code><a class="headerlink" href="#_CPPv417SPI_EmulationMode" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Values that can be passed to <a class="reference internal" href="#group__spi__api_1g34ab3fdb528c64cfc61cc959bdc29821"><span class="std std-ref">SPI_setEmulationMode()</span></a> as the <em>mode</em> parameter. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt id="_CPPv425SPI_EMULATION_STOP_MIDWAY">
<span id="_CPPv325SPI_EMULATION_STOP_MIDWAY"></span><span id="_CPPv225SPI_EMULATION_STOP_MIDWAY"></span><span class="target" id="group__spi__api_1gg5888127a27e4e8f6cf17f5e0d6ff72a2bbd51e1f743d641ef1f65d074ee47a87"></span><code class="sig-name descname">SPI_EMULATION_STOP_MIDWAY</code> = 0x0000U<a class="headerlink" href="#_CPPv425SPI_EMULATION_STOP_MIDWAY" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmission stops after midway in the bit stream. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv422SPI_EMULATION_FREE_RUN">
<span id="_CPPv322SPI_EMULATION_FREE_RUN"></span><span id="_CPPv222SPI_EMULATION_FREE_RUN"></span><span class="target" id="group__spi__api_1gg5888127a27e4e8f6cf17f5e0d6ff72a249442e30556fa1abd7e4a2ddbe301b31"></span><code class="sig-name descname">SPI_EMULATION_FREE_RUN</code> = 0x0010U<a class="headerlink" href="#_CPPv422SPI_EMULATION_FREE_RUN" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Continue SPI operation regardless. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv433SPI_EMULATION_STOP_AFTER_TRANSMIT">
<span id="_CPPv333SPI_EMULATION_STOP_AFTER_TRANSMIT"></span><span id="_CPPv233SPI_EMULATION_STOP_AFTER_TRANSMIT"></span><span class="target" id="group__spi__api_1gg5888127a27e4e8f6cf17f5e0d6ff72a2669fc574166bb94f3877118bd683f165"></span><code class="sig-name descname">SPI_EMULATION_STOP_AFTER_TRANSMIT</code> = 0x0020U<a class="headerlink" href="#_CPPv433SPI_EMULATION_STOP_AFTER_TRANSMIT" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Transmission will stop after a started transmission completes. </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt id="_CPPv415SPI_STEPolarity">
<span id="_CPPv315SPI_STEPolarity"></span><span id="_CPPv215SPI_STEPolarity"></span><span class="target" id="group__spi__api_1g6ec39ad40a872abd9e9ab3abe8532b33"></span><em class="property">enum </em><code class="sig-name descname">SPI_STEPolarity</code><a class="headerlink" href="#_CPPv415SPI_STEPolarity" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Values that can be passed to <a class="reference internal" href="#group__spi__api_1g4b3f3ca7a348798e62e958e2570d7d4f"><span class="std std-ref">SPI_setSTESignalPolarity()</span></a> as the <em>polarity</em> parameter. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt id="_CPPv418SPI_STE_ACTIVE_LOW">
<span id="_CPPv318SPI_STE_ACTIVE_LOW"></span><span id="_CPPv218SPI_STE_ACTIVE_LOW"></span><span class="target" id="group__spi__api_1gg6ec39ad40a872abd9e9ab3abe8532b33679eddc7486d89becd048c77c42c45ef"></span><code class="sig-name descname">SPI_STE_ACTIVE_LOW</code> = 0x0000U<a class="headerlink" href="#_CPPv418SPI_STE_ACTIVE_LOW" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>SPISTE is active low (normal). </p>
</dd></dl>

<dl class="cpp enumerator">
<dt id="_CPPv419SPI_STE_ACTIVE_HIGH">
<span id="_CPPv319SPI_STE_ACTIVE_HIGH"></span><span id="_CPPv219SPI_STE_ACTIVE_HIGH"></span><span class="target" id="group__spi__api_1gg6ec39ad40a872abd9e9ab3abe8532b33e3b10835ccc2f5f15d350f23dbd20a9d"></span><code class="sig-name descname">SPI_STE_ACTIVE_HIGH</code> = 0x2U<a class="headerlink" href="#_CPPv419SPI_STE_ACTIVE_HIGH" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>SPISTE is active high (inverted). </p>
</dd></dl>

</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Functions</p>
<dl class="cpp function">
<dt id="_CPPv416SPI_enableModule8uint32_t">
<span id="_CPPv316SPI_enableModule8uint32_t"></span><span id="_CPPv216SPI_enableModule8uint32_t"></span><span id="SPI_enableModule__uint32_t"></span><span class="target" id="group__spi__api_1gb1ea290a3b430ffa5aa096856f782290"></span><em class="property">static</em> void <code class="sig-name descname">SPI_enableModule</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv416SPI_enableModule8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Enables the serial peripheral interface.</p>
<p><p>This function enables operation of the serial peripheral interface. The serial peripheral interface must be configured before it is enabled.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv417SPI_disableModule8uint32_t">
<span id="_CPPv317SPI_disableModule8uint32_t"></span><span id="_CPPv217SPI_disableModule8uint32_t"></span><span id="SPI_disableModule__uint32_t"></span><span class="target" id="group__spi__api_1g1db97268dda6ced86ce7e21051851281"></span><em class="property">static</em> void <code class="sig-name descname">SPI_disableModule</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417SPI_disableModule8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Disables the serial peripheral interface.</p>
<p><p>This function disables operation of the serial peripheral interface. Call this function before doing any configuration.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv414SPI_enableFIFO8uint32_t">
<span id="_CPPv314SPI_enableFIFO8uint32_t"></span><span id="_CPPv214SPI_enableFIFO8uint32_t"></span><span id="SPI_enableFIFO__uint32_t"></span><span class="target" id="group__spi__api_1gde7b341455a5f5cd42e99a81c99221bd"></span><em class="property">static</em> void <code class="sig-name descname">SPI_enableFIFO</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv414SPI_enableFIFO8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Enables the transmit and receive FIFOs.</p>
<p><p>This functions enables the transmit and receive FIFOs in the SPI.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv415SPI_disableFIFO8uint32_t">
<span id="_CPPv315SPI_disableFIFO8uint32_t"></span><span id="_CPPv215SPI_disableFIFO8uint32_t"></span><span id="SPI_disableFIFO__uint32_t"></span><span class="target" id="group__spi__api_1gc3c36c5adbdc09febc7b12a714a190ea"></span><em class="property">static</em> void <code class="sig-name descname">SPI_disableFIFO</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv415SPI_disableFIFO8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Disables the transmit and receive FIFOs.</p>
<p><p>This functions disables the transmit and receive FIFOs in the SPI.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv415SPI_resetTxFIFO8uint32_t">
<span id="_CPPv315SPI_resetTxFIFO8uint32_t"></span><span id="_CPPv215SPI_resetTxFIFO8uint32_t"></span><span id="SPI_resetTxFIFO__uint32_t"></span><span class="target" id="group__spi__api_1g4b685be09fea4208fd830d0857c14e88"></span><em class="property">static</em> void <code class="sig-name descname">SPI_resetTxFIFO</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv415SPI_resetTxFIFO8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Resets the transmit FIFO.</p>
<p><p>This function resets the transmit FIFO, setting the FIFO pointer back to zero.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv415SPI_resetRxFIFO8uint32_t">
<span id="_CPPv315SPI_resetRxFIFO8uint32_t"></span><span id="_CPPv215SPI_resetRxFIFO8uint32_t"></span><span id="SPI_resetRxFIFO__uint32_t"></span><span class="target" id="group__spi__api_1gdc7f7e024b431be61aeaddc576f4b989"></span><em class="property">static</em> void <code class="sig-name descname">SPI_resetRxFIFO</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv415SPI_resetRxFIFO8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Resets the receive FIFO.</p>
<p><p>This function resets the receive FIFO, setting the FIFO pointer back to zero.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv425SPI_setFIFOInterruptLevel8uint32_t15SPI_TxFIFOLevel15SPI_RxFIFOLevel">
<span id="_CPPv325SPI_setFIFOInterruptLevel8uint32_t15SPI_TxFIFOLevel15SPI_RxFIFOLevel"></span><span id="_CPPv225SPI_setFIFOInterruptLevel8uint32_t15SPI_TxFIFOLevel15SPI_RxFIFOLevel"></span><span id="SPI_setFIFOInterruptLevel__uint32_t.SPI_TxFIFOLevel.SPI_RxFIFOLevel"></span><span class="target" id="group__spi__api_1gc38df59f66b7324fbfa02190ad5a4c11"></span><em class="property">static</em> void <code class="sig-name descname">SPI_setFIFOInterruptLevel</code><span class="sig-paren">(</span>uint32_t <em>base</em>, <a class="reference internal" href="#_CPPv415SPI_TxFIFOLevel" title="SPI_TxFIFOLevel">SPI_TxFIFOLevel</a> <em>txLevel</em>, <a class="reference internal" href="#_CPPv415SPI_RxFIFOLevel" title="SPI_RxFIFOLevel">SPI_RxFIFOLevel</a> <em>rxLevel</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425SPI_setFIFOInterruptLevel8uint32_t15SPI_TxFIFOLevel15SPI_RxFIFOLevel" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Sets the FIFO level at which interrupts are generated.</p>
<p><p>This function sets the FIFO level at which transmit and receive interrupts are generated.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">txLevel</span></code>: is the transmit FIFO interrupt level, specified as <strong>SPI_FIFO_TX0</strong>, <strong>SPI_FIFO_TX1</strong>, <strong>SPI_FIFO_TX2</strong>, … or <strong>SPI_FIFO_TX16</strong>. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">rxLevel</span></code>: is the receive FIFO interrupt level, specified as <strong>SPI_FIFO_RX0</strong>, <strong>SPI_FIFO_RX1</strong>, <strong>SPI_FIFO_RX2</strong>, … or <strong>SPI_FIFO_RX16</strong>.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv425SPI_getFIFOInterruptLevel8uint32_tP15SPI_TxFIFOLevelP15SPI_RxFIFOLevel">
<span id="_CPPv325SPI_getFIFOInterruptLevel8uint32_tP15SPI_TxFIFOLevelP15SPI_RxFIFOLevel"></span><span id="_CPPv225SPI_getFIFOInterruptLevel8uint32_tP15SPI_TxFIFOLevelP15SPI_RxFIFOLevel"></span><span id="SPI_getFIFOInterruptLevel__uint32_t.SPI_TxFIFOLevelP.SPI_RxFIFOLevelP"></span><span class="target" id="group__spi__api_1g684bd6dcfebf4a6ff96a8e64b98d929c"></span><em class="property">static</em> void <code class="sig-name descname">SPI_getFIFOInterruptLevel</code><span class="sig-paren">(</span>uint32_t <em>base</em>, <a class="reference internal" href="#_CPPv415SPI_TxFIFOLevel" title="SPI_TxFIFOLevel">SPI_TxFIFOLevel</a> *<em>txLevel</em>, <a class="reference internal" href="#_CPPv415SPI_RxFIFOLevel" title="SPI_RxFIFOLevel">SPI_RxFIFOLevel</a> *<em>rxLevel</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425SPI_getFIFOInterruptLevel8uint32_tP15SPI_TxFIFOLevelP15SPI_RxFIFOLevel" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Gets the FIFO level at which interrupts are generated.</p>
<p><p>This function gets the FIFO level at which transmit and receive interrupts are generated.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">txLevel</span></code>: is a pointer to storage for the transmit FIFO level, returned as one of <strong>SPI_FIFO_TX0</strong>, <strong>SPI_FIFO_TX1</strong>, <strong>SPI_FIFO_TX2</strong>, … or <strong>SPI_FIFO_TX16</strong>. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">rxLevel</span></code>: is a pointer to storage for the receive FIFO level, returned as one of <strong>SPI_FIFO_RX0</strong>, <strong>SPI_FIFO_RX1</strong>, <strong>SPI_FIFO_RX2</strong>, … or <strong>SPI_FIFO_RX16</strong>.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv419SPI_getTxFIFOStatus8uint32_t">
<span id="_CPPv319SPI_getTxFIFOStatus8uint32_t"></span><span id="_CPPv219SPI_getTxFIFOStatus8uint32_t"></span><span id="SPI_getTxFIFOStatus__uint32_t"></span><span class="target" id="group__spi__api_1g5277d3079178876519af781e40807e7e"></span><em class="property">static</em> <a class="reference internal" href="#_CPPv415SPI_TxFIFOLevel" title="SPI_TxFIFOLevel">SPI_TxFIFOLevel</a> <code class="sig-name descname">SPI_getTxFIFOStatus</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv419SPI_getTxFIFOStatus8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the transmit FIFO status</p>
<p><p>This function gets the current number of words in the transmit FIFO.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>Returns the current number of words in the transmit FIFO specified as one of the following: <strong>SPI_FIFO_TX0</strong>, <strong>SPI_FIFO_TX1</strong>, <strong>SPI_FIFO_TX2</strong>, <strong>SPI_FIFO_TX3</strong>, …, or <strong>SPI_FIFO_TX16</strong> </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv419SPI_getRxFIFOStatus8uint32_t">
<span id="_CPPv319SPI_getRxFIFOStatus8uint32_t"></span><span id="_CPPv219SPI_getRxFIFOStatus8uint32_t"></span><span id="SPI_getRxFIFOStatus__uint32_t"></span><span class="target" id="group__spi__api_1gc41accd876a0470f81b55907f156da5f"></span><em class="property">static</em> <a class="reference internal" href="#_CPPv415SPI_RxFIFOLevel" title="SPI_RxFIFOLevel">SPI_RxFIFOLevel</a> <code class="sig-name descname">SPI_getRxFIFOStatus</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv419SPI_getRxFIFOStatus8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the receive FIFO status</p>
<p><p>This function gets the current number of words in the receive FIFO.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>Returns the current number of words in the receive FIFO specified as one of the following: <strong>SPI_FIFO_RX0</strong>, <strong>SPI_FIFO_RX1</strong>, <strong>SPI_FIFO_RX2</strong>, <strong>SPI_FIFO_RX3</strong>, …, or <strong>SPI_FIFO_RX16</strong> </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv410SPI_isBusy8uint32_t">
<span id="_CPPv310SPI_isBusy8uint32_t"></span><span id="_CPPv210SPI_isBusy8uint32_t"></span><span id="SPI_isBusy__uint32_t"></span><span class="target" id="group__spi__api_1g5d56b6d8accd3b00b5a429f28a86a201"></span><em class="property">static</em> bool <code class="sig-name descname">SPI_isBusy</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv410SPI_isBusy8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Determines whether the SPI transmitter is busy or not.</p>
<p><p>This function allows the caller to determine whether all transmitted bytes have cleared the transmitter hardware. If </p>
<strong>false</strong> is returned, then the transmit FIFO is empty and all bits of the last transmitted word have left the hardware shift register. This function is only valid when operating in FIFO mode.<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>Returns <strong>true</strong> if the SPI is transmitting or <strong>false</strong> if all transmissions are complete. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv424SPI_writeDataNonBlocking8uint32_t8uint16_t">
<span id="_CPPv324SPI_writeDataNonBlocking8uint32_t8uint16_t"></span><span id="_CPPv224SPI_writeDataNonBlocking8uint32_t8uint16_t"></span><span id="SPI_writeDataNonBlocking__uint32_t.uint16_t"></span><span class="target" id="group__spi__api_1gb50f21cb0da53121a9d155e71bf982cb"></span><em class="property">static</em> void <code class="sig-name descname">SPI_writeDataNonBlocking</code><span class="sig-paren">(</span>uint32_t <em>base</em>, uint16_t <em>data</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv424SPI_writeDataNonBlocking8uint32_t8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Puts a data element into the SPI transmit buffer.</p>
<p><p>This function places the supplied data into the transmit buffer of the specified SPI module.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">data</span></code>: is the left-justified data to be transmitted over SPI.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Note</strong></dt><dd><p>The data being sent must be left-justified in <em>data</em>. The lower 16 - N bits will be discarded where N is the data width selected in <a class="reference internal" href="#group__spi__api_1gb4501c46331fe9ba3b536b08c56a620e"><span class="std std-ref">SPI_setConfig()</span></a>. For example, if configured for a 6-bit data width, the lower 10 bits of data will be discarded.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv423SPI_readDataNonBlocking8uint32_t">
<span id="_CPPv323SPI_readDataNonBlocking8uint32_t"></span><span id="_CPPv223SPI_readDataNonBlocking8uint32_t"></span><span id="SPI_readDataNonBlocking__uint32_t"></span><span class="target" id="group__spi__api_1g0f14bad9197a75d50ff1fd91f4c00576"></span><em class="property">static</em> uint16_t <code class="sig-name descname">SPI_readDataNonBlocking</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv423SPI_readDataNonBlocking8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Gets a data element from the SPI receive buffer.</p>
<p><p>This function gets received data from the receive buffer of the specified SPI module and returns it.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Note</strong></dt><dd><p>Only the lower N bits of the value written to <em>data</em> contain valid data, where N is the data width as configured by <a class="reference internal" href="#group__spi__api_1gb4501c46331fe9ba3b536b08c56a620e"><span class="std std-ref">SPI_setConfig()</span></a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to <em>data</em> contain valid data.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>Returns the word of data read from the SPI receive buffer. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv425SPI_writeDataBlockingFIFO8uint32_t8uint16_t">
<span id="_CPPv325SPI_writeDataBlockingFIFO8uint32_t8uint16_t"></span><span id="_CPPv225SPI_writeDataBlockingFIFO8uint32_t8uint16_t"></span><span id="SPI_writeDataBlockingFIFO__uint32_t.uint16_t"></span><span class="target" id="group__spi__api_1g5f60e10ab228f688ac229548a0745072"></span><em class="property">static</em> void <code class="sig-name descname">SPI_writeDataBlockingFIFO</code><span class="sig-paren">(</span>uint32_t <em>base</em>, uint16_t <em>data</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425SPI_writeDataBlockingFIFO8uint32_t8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Waits for space in the FIFO and then puts data into the transmit buffer.</p>
<p><p>This function places the supplied data into the transmit buffer of the specified SPI module once space is available in the transmit FIFO. This function should only be used when the FIFO is enabled.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">data</span></code>: is the left-justified data to be transmitted over SPI.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Note</strong></dt><dd><p>The data being sent must be left-justified in <em>data</em>. The lower 16 - N bits will be discarded where N is the data width selected in <a class="reference internal" href="#group__spi__api_1gb4501c46331fe9ba3b536b08c56a620e"><span class="std std-ref">SPI_setConfig()</span></a>. For example, if configured for a 6-bit data width, the lower 10 bits of data will be discarded.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv424SPI_readDataBlockingFIFO8uint32_t">
<span id="_CPPv324SPI_readDataBlockingFIFO8uint32_t"></span><span id="_CPPv224SPI_readDataBlockingFIFO8uint32_t"></span><span id="SPI_readDataBlockingFIFO__uint32_t"></span><span class="target" id="group__spi__api_1ga4a12b117bddf97b74b9ca3ad8b69883"></span><em class="property">static</em> uint16_t <code class="sig-name descname">SPI_readDataBlockingFIFO</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv424SPI_readDataBlockingFIFO8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Waits for data in the FIFO and then reads it from the receive buffer.</p>
<p><p>This function waits until there is data in the receive FIFO and then reads received data from the receive buffer. This function should only be used when FIFO mode is enabled.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Note</strong></dt><dd><p>Only the lower N bits of the value written to <em>data</em> contain valid data, where N is the data width as configured by <a class="reference internal" href="#group__spi__api_1gb4501c46331fe9ba3b536b08c56a620e"><span class="std std-ref">SPI_setConfig()</span></a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to <em>data</em> contain valid data.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>Returns the word of data read from the SPI receive buffer. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv428SPI_writeDataBlockingNonFIFO8uint32_t8uint16_t">
<span id="_CPPv328SPI_writeDataBlockingNonFIFO8uint32_t8uint16_t"></span><span id="_CPPv228SPI_writeDataBlockingNonFIFO8uint32_t8uint16_t"></span><span id="SPI_writeDataBlockingNonFIFO__uint32_t.uint16_t"></span><span class="target" id="group__spi__api_1g50a1f3faed004573179a162498831660"></span><em class="property">static</em> void <code class="sig-name descname">SPI_writeDataBlockingNonFIFO</code><span class="sig-paren">(</span>uint32_t <em>base</em>, uint16_t <em>data</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv428SPI_writeDataBlockingNonFIFO8uint32_t8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Waits for the transmit buffer to empty and then writes data to it.</p>
<p><p>This function places the supplied data into the transmit buffer of the specified SPI module once it is empty. This function should not be used when FIFO mode is enabled.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">data</span></code>: is the left-justified data to be transmitted over SPI.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Note</strong></dt><dd><p>The data being sent must be left-justified in <em>data</em>. The lower 16 - N bits will be discarded where N is the data width selected in <a class="reference internal" href="#group__spi__api_1gb4501c46331fe9ba3b536b08c56a620e"><span class="std std-ref">SPI_setConfig()</span></a>. For example, if configured for a 6-bit data width, the lower 10 bits of data will be discarded.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv427SPI_readDataBlockingNonFIFO8uint32_t">
<span id="_CPPv327SPI_readDataBlockingNonFIFO8uint32_t"></span><span id="_CPPv227SPI_readDataBlockingNonFIFO8uint32_t"></span><span id="SPI_readDataBlockingNonFIFO__uint32_t"></span><span class="target" id="group__spi__api_1gfad94477ccbb89a4990bd6d2b1fc925e"></span><em class="property">static</em> uint16_t <code class="sig-name descname">SPI_readDataBlockingNonFIFO</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv427SPI_readDataBlockingNonFIFO8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Waits for data to be received and then reads it from the buffer.</p>
<p><p>This function waits for data to be received and then reads it from the receive buffer of the specified SPI module. This function should not be used when FIFO mode is enabled.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Note</strong></dt><dd><p>Only the lower N bits of the value written to <em>data</em> contain valid data, where N is the data width as configured by <a class="reference internal" href="#group__spi__api_1gb4501c46331fe9ba3b536b08c56a620e"><span class="std std-ref">SPI_setConfig()</span></a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to <em>data</em> contain valid data.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>Returns the word of data read from the SPI receive buffer. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv417SPI_enableTriWire8uint32_t">
<span id="_CPPv317SPI_enableTriWire8uint32_t"></span><span id="_CPPv217SPI_enableTriWire8uint32_t"></span><span id="SPI_enableTriWire__uint32_t"></span><span class="target" id="group__spi__api_1gc8e904763bbc3c0bf2d5267feaf1ada6"></span><em class="property">static</em> void <code class="sig-name descname">SPI_enableTriWire</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417SPI_enableTriWire8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Enables SPI 3-wire mode.</p>
<p><p>This function enables 3-wire mode. When in master mode, this allows SPISIMO to become SPIMOMI and SPISOMI to become free for non-SPI use. When in slave mode, SPISOMI because the SPISISO pin and SPISIMO is free for non-SPI use.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv418SPI_disableTriWire8uint32_t">
<span id="_CPPv318SPI_disableTriWire8uint32_t"></span><span id="_CPPv218SPI_disableTriWire8uint32_t"></span><span id="SPI_disableTriWire__uint32_t"></span><span class="target" id="group__spi__api_1g377ba9fc27927821a313b9b211413e9c"></span><em class="property">static</em> void <code class="sig-name descname">SPI_disableTriWire</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv418SPI_disableTriWire8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Disables SPI 3-wire mode.</p>
<p><p>This function disables 3-wire mode. SPI will operate in normal 4-wire mode.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv418SPI_enableLoopback8uint32_t">
<span id="_CPPv318SPI_enableLoopback8uint32_t"></span><span id="_CPPv218SPI_enableLoopback8uint32_t"></span><span id="SPI_enableLoopback__uint32_t"></span><span class="target" id="group__spi__api_1g9ca55f82bea6b064fbf3ae8370cd480b"></span><em class="property">static</em> void <code class="sig-name descname">SPI_enableLoopback</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv418SPI_enableLoopback8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Enables SPI loopback mode.</p>
<p><p>This function enables loopback mode. This mode is only valid during master mode and is helpful during device testing as it internally connects SIMO and SOMI.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv419SPI_disableLoopback8uint32_t">
<span id="_CPPv319SPI_disableLoopback8uint32_t"></span><span id="_CPPv219SPI_disableLoopback8uint32_t"></span><span id="SPI_disableLoopback__uint32_t"></span><span class="target" id="group__spi__api_1g47f44bf5c4535186b9f15dcfbdf3da86"></span><em class="property">static</em> void <code class="sig-name descname">SPI_disableLoopback</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv419SPI_disableLoopback8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Disables SPI loopback mode.</p>
<p><p>This function disables loopback mode. Loopback mode is disabled by default after reset.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv424SPI_setSTESignalPolarity8uint32_t15SPI_STEPolarity">
<span id="_CPPv324SPI_setSTESignalPolarity8uint32_t15SPI_STEPolarity"></span><span id="_CPPv224SPI_setSTESignalPolarity8uint32_t15SPI_STEPolarity"></span><span id="SPI_setSTESignalPolarity__uint32_t.SPI_STEPolarity"></span><span class="target" id="group__spi__api_1g4b3f3ca7a348798e62e958e2570d7d4f"></span><em class="property">static</em> void <code class="sig-name descname">SPI_setSTESignalPolarity</code><span class="sig-paren">(</span>uint32_t <em>base</em>, <a class="reference internal" href="#_CPPv415SPI_STEPolarity" title="SPI_STEPolarity">SPI_STEPolarity</a> <em>polarity</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv424SPI_setSTESignalPolarity8uint32_t15SPI_STEPolarity" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the slave select (SPISTE) signal polarity.</p>
<p><p>This function sets the polarity of the slave select (SPISTE) signal. The two modes to choose from for the </p>
<em>polarity</em> parameter are <strong>SPI_STE_ACTIVE_LOW</strong> for active-low polarity (typical) and <strong>SPI_STE_ACTIVE_HIGH</strong> for active-high polarity (considered inverted).<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">polarity</span></code>: is the SPISTE signal polarity.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Note</strong></dt><dd><p>This has no effect on the STE signal when in master mode. It is only applicable to slave mode.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv423SPI_enableHighSpeedMode8uint32_t">
<span id="_CPPv323SPI_enableHighSpeedMode8uint32_t"></span><span id="_CPPv223SPI_enableHighSpeedMode8uint32_t"></span><span id="SPI_enableHighSpeedMode__uint32_t"></span><span class="target" id="group__spi__api_1g1ed08a2f725cefd9a014d5e558b68fc1"></span><em class="property">static</em> void <code class="sig-name descname">SPI_enableHighSpeedMode</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv423SPI_enableHighSpeedMode8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Enables SPI high speed mode.</p>
<p><p>This function enables high speed mode.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv424SPI_disableHighSpeedMode8uint32_t">
<span id="_CPPv324SPI_disableHighSpeedMode8uint32_t"></span><span id="_CPPv224SPI_disableHighSpeedMode8uint32_t"></span><span id="SPI_disableHighSpeedMode__uint32_t"></span><span class="target" id="group__spi__api_1g747153231c1fb8f21daa130ca4b6a42b"></span><em class="property">static</em> void <code class="sig-name descname">SPI_disableHighSpeedMode</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv424SPI_disableHighSpeedMode8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Disables SPI high speed mode.</p>
<p><p>This function disables high speed mode. High speed mode is disabled by default after reset.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv420SPI_setEmulationMode8uint32_t17SPI_EmulationMode">
<span id="_CPPv320SPI_setEmulationMode8uint32_t17SPI_EmulationMode"></span><span id="_CPPv220SPI_setEmulationMode8uint32_t17SPI_EmulationMode"></span><span id="SPI_setEmulationMode__uint32_t.SPI_EmulationMode"></span><span class="target" id="group__spi__api_1g34ab3fdb528c64cfc61cc959bdc29821"></span><em class="property">static</em> void <code class="sig-name descname">SPI_setEmulationMode</code><span class="sig-paren">(</span>uint32_t <em>base</em>, <a class="reference internal" href="#_CPPv417SPI_EmulationMode" title="SPI_EmulationMode">SPI_EmulationMode</a> <em>mode</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv420SPI_setEmulationMode8uint32_t17SPI_EmulationMode" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Sets SPI emulation mode.</p>
<p><p>This function sets the behavior of the SPI operation when an emulation suspend occurs. The </p>
<em>mode</em> parameter can be one of the following:<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">mode</span></code>: is the emulation mode.</p></li>
</ul>
</dd>
</dl>
</p>
<p><ul class="simple">
<li><p><strong>SPI_EMULATION_STOP_MIDWAY</strong> - Transmission stops midway through the bit stream. The rest of the bits will be transmitting after the suspend is deasserted.</p></li>
<li><p><strong>SPI_EMULATION_STOP_AFTER_TRANSMIT</strong> - If the suspend occurs before the first SPICLK pulse, the transmission will not start. If it occurs later, the transmission will be completed.</p></li>
<li><p><strong>SPI_EMULATION_FREE_RUN</strong> - SPI operation continues regardless of a the suspend.</p></li>
</ul>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv426SPI_setTxFifoTransmitDelay8uint32_t8uint16_t">
<span id="_CPPv326SPI_setTxFifoTransmitDelay8uint32_t8uint16_t"></span><span id="_CPPv226SPI_setTxFifoTransmitDelay8uint32_t8uint16_t"></span><span id="SPI_setTxFifoTransmitDelay__uint32_t.uint16_t"></span><span class="target" id="group__spi__api_1gcadbd612fc171b130b844f47a5d9db5e"></span><em class="property">static</em> void <code class="sig-name descname">SPI_setTxFifoTransmitDelay</code><span class="sig-paren">(</span>uint32_t <em>base</em>, uint16_t <em>delay</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv426SPI_setTxFifoTransmitDelay8uint32_t8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Configures the FIFO Transmit Delay</p>
<p><p>This function sets the delay between every transfer from FIFO transmit buffer to transmit shift register. The delay is defined in number SPI serial clock cycles.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">delay</span></code>: Tx FIFO delay to be configured in cycles (0..0xFF)</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv425SPI_readRxEmulationBuffer8uint32_t">
<span id="_CPPv325SPI_readRxEmulationBuffer8uint32_t"></span><span id="_CPPv225SPI_readRxEmulationBuffer8uint32_t"></span><span id="SPI_readRxEmulationBuffer__uint32_t"></span><span class="target" id="group__spi__api_1g4905a1d6b214205b41f3fd70ed0f063b"></span><em class="property">static</em> uint16_t <code class="sig-name descname">SPI_readRxEmulationBuffer</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425SPI_readRxEmulationBuffer8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Returns the Emulation Buffer Received Data</p>
<p><p>This function returns the Emulation Buffer Received Data</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>Rx emulation buffer data </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv414SPI_enableTalk8uint32_t">
<span id="_CPPv314SPI_enableTalk8uint32_t"></span><span id="_CPPv214SPI_enableTalk8uint32_t"></span><span id="SPI_enableTalk__uint32_t"></span><span class="target" id="group__spi__api_1g4115ffc9b3b19ef560f54babcbb5d56a"></span><em class="property">static</em> void <code class="sig-name descname">SPI_enableTalk</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv414SPI_enableTalk8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Enable Trasnmit</p>
<p><p>This function sets the TALK bit enabling the data trasnmission. This bit is enabled by SPI_setConfig if the parameter  mode is selected as SPI_MODE_SLAVE or SPI_MODE_MASTER.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv415SPI_disableTalk8uint32_t">
<span id="_CPPv315SPI_disableTalk8uint32_t"></span><span id="_CPPv215SPI_disableTalk8uint32_t"></span><span id="SPI_disableTalk__uint32_t"></span><span class="target" id="group__spi__api_1g30749e1a40f0c2d9b8fca329fd1ea228"></span><em class="property">static</em> void <code class="sig-name descname">SPI_disableTalk</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv415SPI_disableTalk8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Disable Trasnmit</p>
<p><p>This function clears the TALK bit disabling the data trasnmission. The output pin will be put in high-impedance state. This bit is enabled by SPI_setConfig if the parameter  mode is selected as SPI_MODE_SLAVE or SPI_MODE_MASTER.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: is the base address of the SPI port.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>None </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv413SPI_setConfig8uint32_t8uint32_t20SPI_TransferProtocol8SPI_Mode8uint32_t8uint16_t">
<span id="_CPPv313SPI_setConfig8uint32_t8uint32_t20SPI_TransferProtocol8SPI_Mode8uint32_t8uint16_t"></span><span id="_CPPv213SPI_setConfig8uint32_t8uint32_t20SPI_TransferProtocol8SPI_Mode8uint32_t8uint16_t"></span><span id="SPI_setConfig__uint32_t.uint32_t.SPI_TransferProtocol.SPI_Mode.uint32_t.uint16_t"></span><span class="target" id="group__spi__api_1gb4501c46331fe9ba3b536b08c56a620e"></span>void <code class="sig-name descname">SPI_setConfig</code><span class="sig-paren">(</span>uint32_t <em>base</em>, uint32_t <em>lspclkHz</em>, <a class="reference internal" href="#_CPPv420SPI_TransferProtocol" title="SPI_TransferProtocol">SPI_TransferProtocol</a> <em>protocol</em>, <a class="reference internal" href="#_CPPv48SPI_Mode" title="SPI_Mode">SPI_Mode</a> <em>mode</em>, uint32_t <em>bitRate</em>, uint16_t <em>dataWidth</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv413SPI_setConfig8uint32_t8uint32_t20SPI_TransferProtocol8SPI_Mode8uint32_t8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Configures the serial peripheral interface.</p>
<p><p>This function configures the serial peripheral interface. It sets the SPI protocol, mode of operation, bit rate, and data width.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">lspclkHz</span></code>: is the rate of the clock supplied to the SPI module (LSPCLK) in Hz. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">protocol</span></code>: specifies the data transfer protocol. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">mode</span></code>: specifies the mode of operation. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">bitRate</span></code>: specifies the clock rate in Hz. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">dataWidth</span></code>: specifies number of bits transferred per frame.</p></li>
</ul>
</dd>
</dl>
</p>
<p>The <em>protocol</em> parameter defines the data frame format. The <em>protocol</em> parameter can be one of the following values: <strong>SPI_PROT_POL0PHA0</strong>, <strong>SPI_PROT_POL0PHA1</strong>, <strong>SPI_PROT_POL1PHA0</strong>, or <strong>SPI_PROT_POL1PHA1</strong>. These frame formats encode the following polarity and phase configurations:</p>
<p></p>
<p>The <em>mode</em> parameter defines the operating mode of the SPI module. The SPI module can operate as a master or slave; the SPI can also be be configured to disable output on its serial output line. The <em>mode</em> parameter can be one of the following values: <strong>SPI_MODE_MASTER</strong>, <strong>SPI_MODE_SLAVE</strong>, <strong>SPI_MODE_MASTER_OD</strong> or <strong>SPI_MODE_SLAVE_OD</strong> (“OD” indicates “output disabled”).</p>
<p>The <em>bitRate</em> parameter defines the bit rate for the SPI. This bit rate must satisfy the following clock ratio criteria:</p>
<p><ul class="simple">
<li><p><em>bitRate</em> can be no greater than lspclkHz divided by 4.</p></li>
<li><p><em>lspclkHz</em> / <em>bitRate</em> cannot be greater than 128.</p></li>
</ul>
</p>
<p>The <em>dataWidth</em> parameter defines the width of the data transfers and can be a value between 1 and 16, inclusive.</p>
<p>The peripheral clock is the low speed peripheral clock. This value is returned by <a class="reference internal" href="sysctl.html#group__sysctl__api_1g139f576a1f36e8d6da1e7e0633688368"><span class="std std-ref">SysCtl_getLowSpeedClock()</span></a>, or it can be explicitly hard coded if it is constant and known (to save the code/execution overhead of a call to <a class="reference internal" href="sysctl.html#group__sysctl__api_1g139f576a1f36e8d6da1e7e0633688368"><span class="std std-ref">SysCtl_getLowSpeedClock()</span></a>).</p>
<p><dl class="simple">
<dt><strong>Note</strong></dt><dd><p>SPI operation should be disabled via <a class="reference internal" href="#group__spi__api_1g1db97268dda6ced86ce7e21051851281"><span class="std std-ref">SPI_disableModule()</span></a> before any changes to its configuration.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv415SPI_setBaudRate8uint32_t8uint32_t8uint32_t">
<span id="_CPPv315SPI_setBaudRate8uint32_t8uint32_t8uint32_t"></span><span id="_CPPv215SPI_setBaudRate8uint32_t8uint32_t8uint32_t"></span><span id="SPI_setBaudRate__uint32_t.uint32_t.uint32_t"></span><span class="target" id="group__spi__api_1gdf79835f7cd7904646bee534c6e4a543"></span>void <code class="sig-name descname">SPI_setBaudRate</code><span class="sig-paren">(</span>uint32_t <em>base</em>, uint32_t <em>lspclkHz</em>, uint32_t <em>bitRate</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv415SPI_setBaudRate8uint32_t8uint32_t8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Configures the baud rate of the serial peripheral interface.</p>
<p><p>This function configures the SPI baud rate. The </p>
<em>bitRate</em> parameter defines the bit rate for the SPI. This bit rate must satisfy the following clock ratio criteria:<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">lspclkHz</span></code>: is the rate of the clock supplied to the SPI module (LSPCLK) in Hz. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">bitRate</span></code>: specifies the clock rate in Hz.</p></li>
</ul>
</dd>
</dl>
</p>
<p><ul class="simple">
<li><p><em>bitRate</em> can be no greater than <em>lspclkHz</em> divided by 4.</p></li>
<li><p><em>lspclkHz</em> / <em>bitRate</em> cannot be greater than 128.</p></li>
</ul>
</p>
<p>The peripheral clock is the low speed peripheral clock. This value is returned by <a class="reference internal" href="sysctl.html#group__sysctl__api_1g139f576a1f36e8d6da1e7e0633688368"><span class="std std-ref">SysCtl_getLowSpeedClock()</span></a>, or it can be explicitly hard coded if it is constant and known (to save the code/execution overhead of a call to <a class="reference internal" href="sysctl.html#group__sysctl__api_1g139f576a1f36e8d6da1e7e0633688368"><span class="std std-ref">SysCtl_getLowSpeedClock()</span></a>).</p>
<p><dl class="simple">
<dt><strong>Note</strong></dt><dd><p><a class="reference internal" href="#group__spi__api_1gb4501c46331fe9ba3b536b08c56a620e"><span class="std std-ref">SPI_setConfig()</span></a> also sets the baud rate. Use <a class="reference internal" href="#group__spi__api_1gdf79835f7cd7904646bee534c6e4a543"><span class="std std-ref">SPI_setBaudRate()</span></a> if you wish to configure it separately from protocol and mode.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv419SPI_enableInterrupt8uint32_t8uint32_t">
<span id="_CPPv319SPI_enableInterrupt8uint32_t8uint32_t"></span><span id="_CPPv219SPI_enableInterrupt8uint32_t8uint32_t"></span><span id="SPI_enableInterrupt__uint32_t.uint32_t"></span><span class="target" id="group__spi__api_1gf4bee9f896ee7ef764bb92a71e05cd51"></span>void <code class="sig-name descname">SPI_enableInterrupt</code><span class="sig-paren">(</span>uint32_t <em>base</em>, uint32_t <em>intFlags</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv419SPI_enableInterrupt8uint32_t8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Enables individual SPI interrupt sources.</p>
<p><p>This function enables the indicated SPI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. The </p>
<em>intFlags</em> parameter can be any of the following values:<ul class="simple">
<li><p><strong>SPI_INT_RX_OVERRUN</strong> - Receive overrun interrupt</p></li>
<li><p><strong>SPI_INT_RX_DATA_TX_EMPTY</strong> - Data received, transmit empty</p></li>
<li><p><strong>SPI_INT_RXFF</strong> (also enables <strong>SPI_INT_RXFF_OVERFLOW</strong>) - RX FIFO level interrupt (and RX FIFO overflow)</p></li>
<li><p><strong>SPI_INT_TXFF</strong> - TX FIFO level interrupt</p></li>
</ul>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">intFlags</span></code>: is a bit mask of the interrupt sources to be enabled.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Note</strong></dt><dd><p><strong>SPI_INT_RX_OVERRUN</strong>, <strong>SPI_INT_RX_DATA_TX_EMPTY</strong>, <strong>SPI_INT_RXFF_OVERFLOW</strong>, and <strong>SPI_INT_RXFF</strong> are associated with <strong>SPIRXINT</strong>; <strong>SPI_INT_TXFF</strong> is associated with <strong>SPITXINT</strong>.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv420SPI_disableInterrupt8uint32_t8uint32_t">
<span id="_CPPv320SPI_disableInterrupt8uint32_t8uint32_t"></span><span id="_CPPv220SPI_disableInterrupt8uint32_t8uint32_t"></span><span id="SPI_disableInterrupt__uint32_t.uint32_t"></span><span class="target" id="group__spi__api_1g0ed65e06a135f8de6a9fae929adbe19d"></span>void <code class="sig-name descname">SPI_disableInterrupt</code><span class="sig-paren">(</span>uint32_t <em>base</em>, uint32_t <em>intFlags</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv420SPI_disableInterrupt8uint32_t8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Disables individual SPI interrupt sources.</p>
<p><p>This function disables the indicated SPI interrupt sources. The </p>
<em>intFlags</em> parameter can be any of the following values:<ul class="simple">
<li><p><strong>SPI_INT_RX_OVERRUN</strong> </p></li>
<li><p><strong>SPI_INT_RX_DATA_TX_EMPTY</strong> </p></li>
<li><p><strong>SPI_INT_RXFF</strong> (also disables <strong>SPI_INT_RXFF_OVERFLOW</strong>)</p></li>
<li><p><strong>SPI_INT_TXFF</strong> </p></li>
</ul>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">intFlags</span></code>: is a bit mask of the interrupt sources to be disabled.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Note</strong></dt><dd><p><strong>SPI_INT_RX_OVERRUN</strong>, <strong>SPI_INT_RX_DATA_TX_EMPTY</strong>, <strong>SPI_INT_RXFF_OVERFLOW</strong>, and <strong>SPI_INT_RXFF</strong> are associated with <strong>SPIRXINT</strong>; <strong>SPI_INT_TXFF</strong> is associated with <strong>SPITXINT</strong>.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv422SPI_getInterruptStatus8uint32_t">
<span id="_CPPv322SPI_getInterruptStatus8uint32_t"></span><span id="_CPPv222SPI_getInterruptStatus8uint32_t"></span><span id="SPI_getInterruptStatus__uint32_t"></span><span class="target" id="group__spi__api_1g490089db64187cd8ad8cd532589a5232"></span>uint32_t <code class="sig-name descname">SPI_getInterruptStatus</code><span class="sig-paren">(</span>uint32_t <em>base</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv422SPI_getInterruptStatus8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Gets the current interrupt status.</p>
<p><p>This function returns the interrupt status for the SPI module.</p>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl class="simple">
<dt><strong>Return</strong></dt><dd><p>The current interrupt status, enumerated as a bit field of the following values:<ul class="simple">
<li><p><strong>SPI_INT_RX_OVERRUN</strong> - Receive overrun interrupt</p></li>
<li><p><strong>SPI_INT_RX_DATA_TX_EMPTY</strong> - Data received, transmit empty</p></li>
<li><p><strong>SPI_INT_RXFF</strong> - RX FIFO level interrupt</p></li>
<li><p><strong>SPI_INT_RXFF_OVERFLOW</strong> - RX FIFO overflow</p></li>
<li><p><strong>SPI_INT_TXFF</strong> - TX FIFO level interrupt </p></li>
</ul>
</p>
</dd>
</dl>
</p>
</dd></dl>

<dl class="cpp function">
<dt id="_CPPv424SPI_clearInterruptStatus8uint32_t8uint32_t">
<span id="_CPPv324SPI_clearInterruptStatus8uint32_t8uint32_t"></span><span id="_CPPv224SPI_clearInterruptStatus8uint32_t8uint32_t"></span><span id="SPI_clearInterruptStatus__uint32_t.uint32_t"></span><span class="target" id="group__spi__api_1g152b12f7c228401d72a7e367837a663f"></span>void <code class="sig-name descname">SPI_clearInterruptStatus</code><span class="sig-paren">(</span>uint32_t <em>base</em>, uint32_t <em>intFlags</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv424SPI_clearInterruptStatus8uint32_t8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Clears SPI interrupt sources.</p>
<p><p>This function clears the specified SPI interrupt sources so that they no longer assert. This function must be called in the interrupt handler to keep the interrupts from being triggered again immediately upon exit. The </p>
<em>intFlags</em> parameter can consist of a bit field of the following values:<ul class="simple">
<li><p><strong>SPI_INT_RX_OVERRUN</strong> </p></li>
<li><p><strong>SPI_INT_RX_DATA_TX_EMPTY</strong> </p></li>
<li><p><strong>SPI_INT_RXFF</strong> </p></li>
<li><p><strong>SPI_INT_RXFF_OVERFLOW</strong> </p></li>
<li><p><strong>SPI_INT_TXFF</strong> </p></li>
</ul>
<dl class="simple">
<dt><strong>Parameters</strong></dt><dd><ul class="breatheparameterlist simple">
<li><p><code class="docutils literal notranslate"><span class="pre">base</span></code>: specifies the SPI module base address. </p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">intFlags</span></code>: is a bit mask of the interrupt sources to be cleared.</p></li>
</ul>
</dd>
</dl>
</p>
<p><dl>
<dt><strong>Note</strong></dt><dd><p><strong>SPI_INT_RX_DATA_TX_EMPTY</strong> is cleared by a read of the receive receive buffer, so it usually doesn’t need to be cleared using this function.</p>
<p>Also note that <strong>SPI_INT_RX_OVERRUN</strong>, <strong>SPI_INT_RX_DATA_TX_EMPTY</strong>, <strong>SPI_INT_RXFF_OVERFLOW</strong>, and <strong>SPI_INT_RXFF</strong> are associated with <strong>SPIRXINT</strong>; <strong>SPI_INT_TXFF</strong> is associated with <strong>SPITXINT</strong>.</p>
</dd>
<dt><strong>Return</strong></dt><dd><p>None. </p>
</dd>
</dl>
</p>
</dd></dl>

</div>
</dd></dl>

<p>Before initializing the SPI module, the user first must put the module into the
reset state by calling SPI_disableModule(). The next call should be to
SPI_setConfig() to set properties like master or slave mode, bit rate of the
SPI clock signal, data width, and the number of bits per frame.</p>
<p>The next step is to do any any FIFO or interrupt configuration. FIFOs are
configured using SPI_enableFIFO() and SPI_disableFIFO() and
SPI_setFIFOInterruptLevel() if interrupts are desired. The functions
SPI_enableInterrupt(), SPI_disableInterrupt(), SPI_clearInterruptStatus(),
and SPI_getInterruptStatus() are for management of interrupts. Note that the
SPI module uses separate interrupt lines for its receive and transmit
interrupts when in FIFO mode, but only the “receive” interrupt line when not
in FIFO mode.</p>
<p>When configuration is complete, SPI_enableModule() should be called to enable
the operation of the module.</p>
<p>To transmit data, there are a few options. SPI_writeDataNonBlocking() will
simply write the specified data to the transmit buffer and return. It is left
up to the user to check beforehand that the module is ready for a new piece of
data to be written to the buffer. This means checking the buffer-full flag is
not set or, if in FIFO mode, checking how full the FIFO is using
SPI_getTxFIFOStatus() when in FIFO mode. The other option is to use one of the
two functions SPI_writeDataBlockingNonFIFO() and SPI_writeDataBlockingFIFO()
that will wait in a while-loop for the module to be ready.</p>
<p>When receiving data, again, there are a few options. SPI_readDataNonBlocking()
will immediately return the contents of the receive buffer. The user should
check that there is in fact data ready by checking the buffer-full flag or, if
in FIFO mode, checking how full the FIFO is using SPI_getRxFIFOStatus().
SPI_readDataBlockingNonFIFO() and SPI_readDataBlockingFIFO(), however, will
wait in a while-loop for data to become available.</p>
<p>The code for this module is contained in driverlib/spi.c, with driverlib/spi.h containing the API declarations for use by applications.</p>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="sysctl.html" class="btn btn-neutral float-right" title="SYSCTL Module" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="sdfm.html" class="btn btn-neutral float-left" title="SDFM Module" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">2020, Texas Instruments Incorporated</a>, Texas Instruments Incorporated. All rights reserved. <br>
        <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
      <span class="lastupdated">
        Last updated on May 26, 2020.
      </span>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  

  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../',
            VERSION:'v3.02.00.00',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  false,
            SOURCELINK_SUFFIX: '.txt'
        };
    </script>
      <script type="text/javascript" src="../_static/jquery.js"></script>
      <script type="text/javascript" src="../_static/underscore.js"></script>
      <script type="text/javascript" src="../_static/doctools.js"></script>
      <script type="text/javascript" src="../_static/language_data.js"></script>

    <script type="text/javascript" src="_static/searchtools.js"></script>
    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });

        $('body').on("mousewheel", function () {
            // Remove default behavior
            event.preventDefault();
            // Scroll without smoothing
            var wheelDelta = event.wheelDelta;
            var currentScrollPosition = window.pageYOffset;
            window.scrollTo(0, currentScrollPosition - wheelDelta);
        });
      });
  </script>
   

</body>
</html>