Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Jul  6 12:20:52 2018
| Host         : LV-1701 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: ahblite_to_axi/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__4/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__6/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mips_top0/LLbit0/LLbit_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_mem_addr_reg[0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_mem_addr_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 194 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[0]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[0]_rep__0/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[1]_rep/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[1]_rep__0/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/ben_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/pc_reg0/ce_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/if_wait_ahb_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/if_wait_d_sram_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/if_wait_i_sram_data_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_3bytes_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_wait_ahb_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_wait_d_sram_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_wait_i_sram_data_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 779 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.284        0.000                      0                13376        0.070        0.000                      0                13376        3.000        0.000                       0                  2943  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_pll        3.284        0.000                      0                13376        0.070        0.000                      0                13376        8.870        0.000                       0                  2939  
  clkfbout_clk_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.520ns  (logic 7.772ns (47.045%)  route 8.748ns (52.955%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.410    -1.778    mips_top0/id_ex0/clk_out1
    SLICE_X61Y103        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.379    -1.399 f  mips_top0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=67, routed)          1.273    -0.126    mips_top0/id_ex0/Q[2]
    SLICE_X68Y113        LUT2 (Prop_lut2_I1_O)        0.125    -0.001 f  mips_top0/id_ex0/hilo_temp_i_75/O
                         net (fo=1, routed)           0.367     0.366    mips_top0/id_ex0/hilo_temp_i_75_n_11
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.264     0.630 r  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=4, routed)           0.744     1.374    mips_top0/id_ex0/ex0/p_1_in4_in
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.105     1.479 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=123, routed)         1.376     2.856    mips_top0/id_ex0/ex0/mulres1
    SLICE_X67Y131        LUT4 (Prop_lut4_I1_O)        0.105     2.961 r  mips_top0/id_ex0/hilo_temp__1_i_1/O
                         net (fo=1, routed)           0.602     3.562    mips_top0/ex0/opdata1_mult[15]
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.397     6.959 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.961    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.232 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.948     9.180    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y122        LUT2 (Prop_lut2_I0_O)        0.105     9.285 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_8/O
                         net (fo=1, routed)           0.000     9.285    mips_top0/ex0/hilo_temp_o_reg[19]_i_8_n_11
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.765 f  mips_top0/ex0/hilo_temp_o_reg[19]_i_4/O[2]
                         net (fo=5, routed)           0.854    10.620    mips_top0/ex0/hilo_temp__3[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.244    10.864 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.864    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.308 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.308    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.408 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.408    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.508 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.008    11.516    mips_top0/ex0/hilo_temp_o_reg[28]_i_4_n_11
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.715 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/O[2]
                         net (fo=4, routed)           0.257    11.972    mips_top0/id_ex0/mulres0[30]
    SLICE_X79Y125        LUT6 (Prop_lut6_I3_O)        0.244    12.216 r  mips_top0/id_ex0/hilo_temp_o_reg[31]_i_5/O
                         net (fo=2, routed)           0.796    13.012    mips_top0/id_ex0/hilo_temp_o_reg[31]_i_5_n_11
    SLICE_X68Y124        LUT5 (Prop_lut5_I2_O)        0.105    13.117 r  mips_top0/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=1, routed)           0.537    13.654    mips_top0/id_ex0/mem_wdata[31]_i_2_n_11
    SLICE_X74Y120        LUT6 (Prop_lut6_I0_O)        0.105    13.759 r  mips_top0/id_ex0/mem_wdata[31]_i_1/O
                         net (fo=3, routed)           0.984    14.743    mips_top0/ex_mem0/ex_alusel_reg[2][31]
    SLICE_X57Y111        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.298    18.631    mips_top0/ex_mem0/clk_out1
    SLICE_X57Y111        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[31]/C
                         clock pessimism             -0.455    18.176    
                         clock uncertainty           -0.108    18.068    
    SLICE_X57Y111        FDRE (Setup_fdre_C_D)       -0.042    18.026    mips_top0/ex_mem0/mem_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         18.026    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.113ns  (logic 7.908ns (49.078%)  route 8.205ns (50.922%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.410    -1.778    mips_top0/id_ex0/clk_out1
    SLICE_X61Y103        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.379    -1.399 f  mips_top0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=67, routed)          1.273    -0.126    mips_top0/id_ex0/Q[2]
    SLICE_X68Y113        LUT2 (Prop_lut2_I1_O)        0.125    -0.001 f  mips_top0/id_ex0/hilo_temp_i_75/O
                         net (fo=1, routed)           0.367     0.366    mips_top0/id_ex0/hilo_temp_i_75_n_11
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.264     0.630 r  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=4, routed)           0.744     1.374    mips_top0/id_ex0/ex0/p_1_in4_in
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.105     1.479 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=123, routed)         1.376     2.856    mips_top0/id_ex0/ex0/mulres1
    SLICE_X67Y131        LUT4 (Prop_lut4_I1_O)        0.105     2.961 r  mips_top0/id_ex0/hilo_temp__1_i_1/O
                         net (fo=1, routed)           0.602     3.562    mips_top0/ex0/opdata1_mult[15]
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.397     6.959 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.961    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.232 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.948     9.180    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y122        LUT2 (Prop_lut2_I0_O)        0.105     9.285 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_8/O
                         net (fo=1, routed)           0.000     9.285    mips_top0/ex0/hilo_temp_o_reg[19]_i_8_n_11
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.765 f  mips_top0/ex0/hilo_temp_o_reg[19]_i_4/O[2]
                         net (fo=5, routed)           0.854    10.620    mips_top0/ex0/hilo_temp__3[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.244    10.864 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.864    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.308 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.308    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.408 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.408    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.508 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.008    11.516    mips_top0/ex0/hilo_temp_o_reg[28]_i_4_n_11
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.773 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=4, routed)           0.433    12.206    mips_top0/id_ex0/mulres0[29]
    SLICE_X78Y124        LUT6 (Prop_lut6_I3_O)        0.245    12.451 r  mips_top0/id_ex0/hilo_temp_o_reg[30]_i_4/O
                         net (fo=2, routed)           0.665    13.116    mips_top0/id_ex0/hilo_temp_o_reg[30]_i_4_n_11
    SLICE_X69Y121        LUT5 (Prop_lut5_I2_O)        0.105    13.221 r  mips_top0/id_ex0/mem_wdata[30]_i_3/O
                         net (fo=1, routed)           0.000    13.221    mips_top0/id_ex0/mem_wdata[30]_i_3_n_11
    SLICE_X69Y121        MUXF7 (Prop_muxf7_I1_O)      0.182    13.403 r  mips_top0/id_ex0/mem_wdata_reg[30]_i_1/O
                         net (fo=3, routed)           0.933    14.335    mips_top0/ex_mem0/ex_alusel_reg[2][30]
    SLICE_X58Y111        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.296    18.629    mips_top0/ex_mem0/clk_out1
    SLICE_X58Y111        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[30]/C
                         clock pessimism             -0.438    18.191    
                         clock uncertainty           -0.108    18.083    
    SLICE_X58Y111        FDRE (Setup_fdre_C_D)       -0.189    17.894    mips_top0/ex_mem0/mem_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                         17.894    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.048ns  (logic 7.846ns (48.892%)  route 8.202ns (51.108%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.410    -1.778    mips_top0/id_ex0/clk_out1
    SLICE_X61Y103        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.379    -1.399 f  mips_top0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=67, routed)          1.273    -0.126    mips_top0/id_ex0/Q[2]
    SLICE_X68Y113        LUT2 (Prop_lut2_I1_O)        0.125    -0.001 f  mips_top0/id_ex0/hilo_temp_i_75/O
                         net (fo=1, routed)           0.367     0.366    mips_top0/id_ex0/hilo_temp_i_75_n_11
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.264     0.630 r  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=4, routed)           0.744     1.374    mips_top0/id_ex0/ex0/p_1_in4_in
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.105     1.479 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=123, routed)         1.376     2.856    mips_top0/id_ex0/ex0/mulres1
    SLICE_X67Y131        LUT4 (Prop_lut4_I1_O)        0.105     2.961 r  mips_top0/id_ex0/hilo_temp__1_i_1/O
                         net (fo=1, routed)           0.602     3.562    mips_top0/ex0/opdata1_mult[15]
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.397     6.959 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.961    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.232 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.948     9.180    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y122        LUT2 (Prop_lut2_I0_O)        0.105     9.285 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_8/O
                         net (fo=1, routed)           0.000     9.285    mips_top0/ex0/hilo_temp_o_reg[19]_i_8_n_11
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.765 f  mips_top0/ex0/hilo_temp_o_reg[19]_i_4/O[2]
                         net (fo=5, routed)           0.854    10.620    mips_top0/ex0/hilo_temp__3[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.244    10.864 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.864    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.308 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.308    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.408 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.408    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.508 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.008    11.516    mips_top0/ex0/hilo_temp_o_reg[28]_i_4_n_11
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.694 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/O[0]
                         net (fo=4, routed)           0.266    11.959    mips_top0/id_ex0/mulres0[28]
    SLICE_X78Y125        LUT6 (Prop_lut6_I3_O)        0.238    12.197 r  mips_top0/id_ex0/hilo_temp_o_reg[29]_i_4/O
                         net (fo=2, routed)           0.765    12.962    mips_top0/id_ex0/hilo_temp_o_reg[29]_i_4_n_11
    SLICE_X69Y122        LUT5 (Prop_lut5_I2_O)        0.105    13.067 r  mips_top0/id_ex0/mem_wdata[29]_i_3/O
                         net (fo=1, routed)           0.000    13.067    mips_top0/id_ex0/mem_wdata[29]_i_3_n_11
    SLICE_X69Y122        MUXF7 (Prop_muxf7_I1_O)      0.206    13.273 r  mips_top0/id_ex0/mem_wdata_reg[29]_i_1/O
                         net (fo=3, routed)           0.997    14.270    mips_top0/ex_mem0/ex_alusel_reg[2][29]
    SLICE_X57Y109        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.300    18.633    mips_top0/ex_mem0/clk_out1
    SLICE_X57Y109        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[29]/C
                         clock pessimism             -0.455    18.178    
                         clock uncertainty           -0.108    18.070    
    SLICE_X57Y109        FDRE (Setup_fdre_C_D)       -0.192    17.878    mips_top0/ex_mem0/mem_wdata_reg[29]
  -------------------------------------------------------------------
                         required time                         17.878    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.990ns  (logic 7.808ns (48.831%)  route 8.182ns (51.169%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.410    -1.778    mips_top0/id_ex0/clk_out1
    SLICE_X61Y103        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.379    -1.399 f  mips_top0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=67, routed)          1.273    -0.126    mips_top0/id_ex0/Q[2]
    SLICE_X68Y113        LUT2 (Prop_lut2_I1_O)        0.125    -0.001 f  mips_top0/id_ex0/hilo_temp_i_75/O
                         net (fo=1, routed)           0.367     0.366    mips_top0/id_ex0/hilo_temp_i_75_n_11
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.264     0.630 r  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=4, routed)           0.744     1.374    mips_top0/id_ex0/ex0/p_1_in4_in
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.105     1.479 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=123, routed)         1.376     2.856    mips_top0/id_ex0/ex0/mulres1
    SLICE_X67Y131        LUT4 (Prop_lut4_I1_O)        0.105     2.961 r  mips_top0/id_ex0/hilo_temp__1_i_1/O
                         net (fo=1, routed)           0.602     3.562    mips_top0/ex0/opdata1_mult[15]
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.397     6.959 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.961    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.232 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.948     9.180    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y122        LUT2 (Prop_lut2_I0_O)        0.105     9.285 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_8/O
                         net (fo=1, routed)           0.000     9.285    mips_top0/ex0/hilo_temp_o_reg[19]_i_8_n_11
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.765 f  mips_top0/ex0/hilo_temp_o_reg[19]_i_4/O[2]
                         net (fo=5, routed)           0.854    10.620    mips_top0/ex0/hilo_temp__3[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.244    10.864 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.864    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.308 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.308    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.408 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.408    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.665 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/O[1]
                         net (fo=4, routed)           0.375    12.039    mips_top0/id_ex0/mulres0[25]
    SLICE_X78Y123        LUT6 (Prop_lut6_I3_O)        0.245    12.284 r  mips_top0/id_ex0/hilo_temp_o_reg[26]_i_4/O
                         net (fo=2, routed)           0.610    12.894    mips_top0/id_ex0/hilo_temp_o_reg[26]_i_4_n_11
    SLICE_X69Y124        LUT5 (Prop_lut5_I2_O)        0.105    12.999 r  mips_top0/id_ex0/mem_wdata[26]_i_3/O
                         net (fo=1, routed)           0.000    12.999    mips_top0/id_ex0/mem_wdata[26]_i_3_n_11
    SLICE_X69Y124        MUXF7 (Prop_muxf7_I1_O)      0.182    13.181 r  mips_top0/id_ex0/mem_wdata_reg[26]_i_1/O
                         net (fo=3, routed)           1.031    14.212    mips_top0/ex_mem0/ex_alusel_reg[2][26]
    SLICE_X58Y110        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.297    18.630    mips_top0/ex_mem0/clk_out1
    SLICE_X58Y110        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[26]/C
                         clock pessimism             -0.438    18.192    
                         clock uncertainty           -0.108    18.084    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)       -0.186    17.898    mips_top0/ex_mem0/mem_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.943ns  (logic 7.818ns (49.039%)  route 8.125ns (50.961%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.410    -1.778    mips_top0/id_ex0/clk_out1
    SLICE_X61Y103        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.379    -1.399 f  mips_top0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=67, routed)          1.273    -0.126    mips_top0/id_ex0/Q[2]
    SLICE_X68Y113        LUT2 (Prop_lut2_I1_O)        0.125    -0.001 f  mips_top0/id_ex0/hilo_temp_i_75/O
                         net (fo=1, routed)           0.367     0.366    mips_top0/id_ex0/hilo_temp_i_75_n_11
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.264     0.630 r  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=4, routed)           0.744     1.374    mips_top0/id_ex0/ex0/p_1_in4_in
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.105     1.479 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=123, routed)         1.376     2.856    mips_top0/id_ex0/ex0/mulres1
    SLICE_X67Y131        LUT4 (Prop_lut4_I1_O)        0.105     2.961 r  mips_top0/id_ex0/hilo_temp__1_i_1/O
                         net (fo=1, routed)           0.602     3.562    mips_top0/ex0/opdata1_mult[15]
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.397     6.959 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.961    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.232 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.948     9.180    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y122        LUT2 (Prop_lut2_I0_O)        0.105     9.285 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_8/O
                         net (fo=1, routed)           0.000     9.285    mips_top0/ex0/hilo_temp_o_reg[19]_i_8_n_11
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.765 f  mips_top0/ex0/hilo_temp_o_reg[19]_i_4/O[2]
                         net (fo=5, routed)           0.854    10.620    mips_top0/ex0/hilo_temp__3[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.244    10.864 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.864    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.308 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.308    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.408 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.408    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.670 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/O[3]
                         net (fo=4, routed)           0.370    12.040    mips_top0/id_ex0/mulres0[27]
    SLICE_X79Y124        LUT6 (Prop_lut6_I3_O)        0.250    12.290 r  mips_top0/id_ex0/hilo_temp_o_reg[28]_i_5/O
                         net (fo=2, routed)           0.754    13.044    mips_top0/id_ex0/hilo_temp_o_reg[28]_i_5_n_11
    SLICE_X65Y123        LUT5 (Prop_lut5_I2_O)        0.105    13.149 r  mips_top0/id_ex0/mem_wdata[28]_i_3/O
                         net (fo=1, routed)           0.000    13.149    mips_top0/id_ex0/mem_wdata[28]_i_3_n_11
    SLICE_X65Y123        MUXF7 (Prop_muxf7_I1_O)      0.182    13.331 r  mips_top0/id_ex0/mem_wdata_reg[28]_i_1/O
                         net (fo=3, routed)           0.834    14.165    mips_top0/ex_mem0/ex_alusel_reg[2][28]
    SLICE_X55Y111        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.298    18.631    mips_top0/ex_mem0/clk_out1
    SLICE_X55Y111        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[28]/C
                         clock pessimism             -0.455    18.176    
                         clock uncertainty           -0.108    18.068    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.206    17.862    mips_top0/ex_mem0/mem_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                         17.862    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.887ns  (logic 7.704ns (48.492%)  route 8.183ns (51.508%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.410    -1.778    mips_top0/id_ex0/clk_out1
    SLICE_X61Y103        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.379    -1.399 f  mips_top0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=67, routed)          1.273    -0.126    mips_top0/id_ex0/Q[2]
    SLICE_X68Y113        LUT2 (Prop_lut2_I1_O)        0.125    -0.001 f  mips_top0/id_ex0/hilo_temp_i_75/O
                         net (fo=1, routed)           0.367     0.366    mips_top0/id_ex0/hilo_temp_i_75_n_11
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.264     0.630 r  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=4, routed)           0.744     1.374    mips_top0/id_ex0/ex0/p_1_in4_in
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.105     1.479 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=123, routed)         1.376     2.856    mips_top0/id_ex0/ex0/mulres1
    SLICE_X67Y131        LUT4 (Prop_lut4_I1_O)        0.105     2.961 r  mips_top0/id_ex0/hilo_temp__1_i_1/O
                         net (fo=1, routed)           0.602     3.562    mips_top0/ex0/opdata1_mult[15]
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.397     6.959 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.961    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.232 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.948     9.180    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y122        LUT2 (Prop_lut2_I0_O)        0.105     9.285 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_8/O
                         net (fo=1, routed)           0.000     9.285    mips_top0/ex0/hilo_temp_o_reg[19]_i_8_n_11
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.765 f  mips_top0/ex0/hilo_temp_o_reg[19]_i_4/O[2]
                         net (fo=5, routed)           0.854    10.620    mips_top0/ex0/hilo_temp__3[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.244    10.864 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.864    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.308 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.308    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.565 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/O[1]
                         net (fo=4, routed)           0.271    11.836    mips_top0/id_ex0/mulres0[21]
    SLICE_X82Y123        LUT6 (Prop_lut6_I3_O)        0.245    12.081 r  mips_top0/id_ex0/hilo_temp_o_reg[22]_i_4/O
                         net (fo=2, routed)           0.751    12.832    mips_top0/id_ex0/hilo_temp_o_reg[22]_i_4_n_11
    SLICE_X68Y122        LUT5 (Prop_lut5_I2_O)        0.105    12.937 r  mips_top0/id_ex0/mem_wdata[22]_i_3/O
                         net (fo=1, routed)           0.000    12.937    mips_top0/id_ex0/mem_wdata[22]_i_3_n_11
    SLICE_X68Y122        MUXF7 (Prop_muxf7_I1_O)      0.178    13.115 r  mips_top0/id_ex0/mem_wdata_reg[22]_i_1/O
                         net (fo=3, routed)           0.995    14.109    mips_top0/ex_mem0/ex_alusel_reg[2][22]
    SLICE_X57Y111        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.298    18.631    mips_top0/ex_mem0/clk_out1
    SLICE_X57Y111        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[22]/C
                         clock pessimism             -0.455    18.176    
                         clock uncertainty           -0.108    18.068    
    SLICE_X57Y111        FDRE (Setup_fdre_C_D)       -0.183    17.885    mips_top0/ex_mem0/mem_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                         17.885    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 7.745ns (48.736%)  route 8.147ns (51.264%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.410    -1.778    mips_top0/id_ex0/clk_out1
    SLICE_X61Y103        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.379    -1.399 f  mips_top0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=67, routed)          1.273    -0.126    mips_top0/id_ex0/Q[2]
    SLICE_X68Y113        LUT2 (Prop_lut2_I1_O)        0.125    -0.001 f  mips_top0/id_ex0/hilo_temp_i_75/O
                         net (fo=1, routed)           0.367     0.366    mips_top0/id_ex0/hilo_temp_i_75_n_11
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.264     0.630 r  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=4, routed)           0.744     1.374    mips_top0/id_ex0/ex0/p_1_in4_in
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.105     1.479 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=123, routed)         1.376     2.856    mips_top0/id_ex0/ex0/mulres1
    SLICE_X67Y131        LUT4 (Prop_lut4_I1_O)        0.105     2.961 r  mips_top0/id_ex0/hilo_temp__1_i_1/O
                         net (fo=1, routed)           0.602     3.562    mips_top0/ex0/opdata1_mult[15]
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.397     6.959 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.961    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.232 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.948     9.180    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y122        LUT2 (Prop_lut2_I0_O)        0.105     9.285 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_8/O
                         net (fo=1, routed)           0.000     9.285    mips_top0/ex0/hilo_temp_o_reg[19]_i_8_n_11
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.765 f  mips_top0/ex0/hilo_temp_o_reg[19]_i_4/O[2]
                         net (fo=5, routed)           0.854    10.620    mips_top0/ex0/hilo_temp__3[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.244    10.864 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.864    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.308 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.308    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.408 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.408    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.607 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/O[2]
                         net (fo=4, routed)           0.355    11.962    mips_top0/id_ex0/mulres0[26]
    SLICE_X79Y124        LUT6 (Prop_lut6_I3_O)        0.244    12.206 r  mips_top0/id_ex0/hilo_temp_o_reg[27]_i_5/O
                         net (fo=2, routed)           0.780    12.986    mips_top0/id_ex0/hilo_temp_o_reg[27]_i_5_n_11
    SLICE_X64Y122        LUT5 (Prop_lut5_I2_O)        0.105    13.091 r  mips_top0/id_ex0/mem_wdata[27]_i_3/O
                         net (fo=1, routed)           0.000    13.091    mips_top0/id_ex0/mem_wdata[27]_i_3_n_11
    SLICE_X64Y122        MUXF7 (Prop_muxf7_I1_O)      0.178    13.269 r  mips_top0/id_ex0/mem_wdata_reg[27]_i_1/O
                         net (fo=3, routed)           0.845    14.114    mips_top0/ex_mem0/ex_alusel_reg[2][27]
    SLICE_X57Y110        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.299    18.632    mips_top0/ex_mem0/clk_out1
    SLICE_X57Y110        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[27]/C
                         clock pessimism             -0.455    18.177    
                         clock uncertainty           -0.108    18.069    
    SLICE_X57Y110        FDRE (Setup_fdre_C_D)       -0.168    17.901    mips_top0/ex_mem0/mem_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.849ns  (logic 7.718ns (48.698%)  route 8.131ns (51.302%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.410    -1.778    mips_top0/id_ex0/clk_out1
    SLICE_X61Y103        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.379    -1.399 f  mips_top0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=67, routed)          1.273    -0.126    mips_top0/id_ex0/Q[2]
    SLICE_X68Y113        LUT2 (Prop_lut2_I1_O)        0.125    -0.001 f  mips_top0/id_ex0/hilo_temp_i_75/O
                         net (fo=1, routed)           0.367     0.366    mips_top0/id_ex0/hilo_temp_i_75_n_11
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.264     0.630 r  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=4, routed)           0.744     1.374    mips_top0/id_ex0/ex0/p_1_in4_in
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.105     1.479 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=123, routed)         1.376     2.856    mips_top0/id_ex0/ex0/mulres1
    SLICE_X67Y131        LUT4 (Prop_lut4_I1_O)        0.105     2.961 r  mips_top0/id_ex0/hilo_temp__1_i_1/O
                         net (fo=1, routed)           0.602     3.562    mips_top0/ex0/opdata1_mult[15]
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.397     6.959 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.961    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.232 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.948     9.180    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y122        LUT2 (Prop_lut2_I0_O)        0.105     9.285 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_8/O
                         net (fo=1, routed)           0.000     9.285    mips_top0/ex0/hilo_temp_o_reg[19]_i_8_n_11
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.765 f  mips_top0/ex0/hilo_temp_o_reg[19]_i_4/O[2]
                         net (fo=5, routed)           0.854    10.620    mips_top0/ex0/hilo_temp__3[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.244    10.864 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.864    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.308 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.308    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.570 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/O[3]
                         net (fo=4, routed)           0.370    11.940    mips_top0/id_ex0/mulres0[23]
    SLICE_X79Y123        LUT6 (Prop_lut6_I3_O)        0.250    12.190 r  mips_top0/id_ex0/hilo_temp_o_reg[24]_i_5/O
                         net (fo=2, routed)           0.616    12.806    mips_top0/id_ex0/hilo_temp_o_reg[24]_i_5_n_11
    SLICE_X69Y122        LUT5 (Prop_lut5_I2_O)        0.105    12.911 r  mips_top0/id_ex0/mem_wdata[24]_i_3/O
                         net (fo=1, routed)           0.000    12.911    mips_top0/id_ex0/mem_wdata[24]_i_3_n_11
    SLICE_X69Y122        MUXF7 (Prop_muxf7_I1_O)      0.182    13.093 r  mips_top0/id_ex0/mem_wdata_reg[24]_i_1/O
                         net (fo=3, routed)           0.978    14.071    mips_top0/ex_mem0/ex_alusel_reg[2][24]
    SLICE_X57Y111        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.298    18.631    mips_top0/ex_mem0/clk_out1
    SLICE_X57Y111        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[24]/C
                         clock pessimism             -0.455    18.176    
                         clock uncertainty           -0.108    18.068    
    SLICE_X57Y111        FDRE (Setup_fdre_C_D)       -0.206    17.862    mips_top0/ex_mem0/mem_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         17.862    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.857ns  (logic 7.718ns (48.671%)  route 8.139ns (51.329%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.410    -1.778    mips_top0/id_ex0/clk_out1
    SLICE_X61Y103        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.379    -1.399 f  mips_top0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=67, routed)          1.273    -0.126    mips_top0/id_ex0/Q[2]
    SLICE_X68Y113        LUT2 (Prop_lut2_I1_O)        0.125    -0.001 f  mips_top0/id_ex0/hilo_temp_i_75/O
                         net (fo=1, routed)           0.367     0.366    mips_top0/id_ex0/hilo_temp_i_75_n_11
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.264     0.630 r  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=4, routed)           0.744     1.374    mips_top0/id_ex0/ex0/p_1_in4_in
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.105     1.479 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=123, routed)         1.376     2.856    mips_top0/id_ex0/ex0/mulres1
    SLICE_X67Y131        LUT4 (Prop_lut4_I1_O)        0.105     2.961 r  mips_top0/id_ex0/hilo_temp__1_i_1/O
                         net (fo=1, routed)           0.602     3.562    mips_top0/ex0/opdata1_mult[15]
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.397     6.959 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.961    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.232 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.948     9.180    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y122        LUT2 (Prop_lut2_I0_O)        0.105     9.285 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_8/O
                         net (fo=1, routed)           0.000     9.285    mips_top0/ex0/hilo_temp_o_reg[19]_i_8_n_11
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.765 f  mips_top0/ex0/hilo_temp_o_reg[19]_i_4/O[2]
                         net (fo=5, routed)           0.854    10.620    mips_top0/ex0/hilo_temp__3[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.244    10.864 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.864    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.308 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.308    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.408 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.408    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.586 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/O[0]
                         net (fo=4, routed)           0.369    11.955    mips_top0/id_ex0/mulres0[24]
    SLICE_X83Y124        LUT6 (Prop_lut6_I3_O)        0.238    12.193 r  mips_top0/id_ex0/hilo_temp_o_reg[25]_i_4/O
                         net (fo=2, routed)           0.778    12.971    mips_top0/id_ex0/hilo_temp_o_reg[25]_i_4_n_11
    SLICE_X64Y123        LUT5 (Prop_lut5_I2_O)        0.105    13.076 r  mips_top0/id_ex0/mem_wdata[25]_i_3/O
                         net (fo=1, routed)           0.000    13.076    mips_top0/id_ex0/mem_wdata[25]_i_3_n_11
    SLICE_X64Y123        MUXF7 (Prop_muxf7_I1_O)      0.178    13.254 r  mips_top0/id_ex0/mem_wdata_reg[25]_i_1/O
                         net (fo=3, routed)           0.826    14.080    mips_top0/ex_mem0/ex_alusel_reg[2][25]
    SLICE_X58Y110        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.297    18.630    mips_top0/ex_mem0/clk_out1
    SLICE_X58Y110        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[25]/C
                         clock pessimism             -0.438    18.192    
                         clock uncertainty           -0.108    18.084    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)       -0.178    17.906    mips_top0/ex_mem0/mem_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         17.906    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.761ns  (logic 7.622ns (48.359%)  route 8.139ns (51.641%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.410    -1.778    mips_top0/id_ex0/clk_out1
    SLICE_X61Y103        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.379    -1.399 f  mips_top0/id_ex0/ex_aluop_reg[4]/Q
                         net (fo=67, routed)          1.273    -0.126    mips_top0/id_ex0/Q[2]
    SLICE_X68Y113        LUT2 (Prop_lut2_I1_O)        0.125    -0.001 f  mips_top0/id_ex0/hilo_temp_i_75/O
                         net (fo=1, routed)           0.367     0.366    mips_top0/id_ex0/hilo_temp_i_75_n_11
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.264     0.630 r  mips_top0/id_ex0/hilo_temp_i_42/O
                         net (fo=4, routed)           0.744     1.374    mips_top0/id_ex0/ex0/p_1_in4_in
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.105     1.479 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=123, routed)         1.376     2.856    mips_top0/id_ex0/ex0/mulres1
    SLICE_X67Y131        LUT4 (Prop_lut4_I1_O)        0.105     2.961 r  mips_top0/id_ex0/hilo_temp__1_i_1/O
                         net (fo=1, routed)           0.602     3.562    mips_top0/ex0/opdata1_mult[15]
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      3.397     6.959 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.961    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.232 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.948     9.180    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y122        LUT2 (Prop_lut2_I0_O)        0.105     9.285 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_8/O
                         net (fo=1, routed)           0.000     9.285    mips_top0/ex0/hilo_temp_o_reg[19]_i_8_n_11
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.765 f  mips_top0/ex0/hilo_temp_o_reg[19]_i_4/O[2]
                         net (fo=5, routed)           0.854    10.620    mips_top0/ex0/hilo_temp__3[2]
    SLICE_X80Y122        LUT1 (Prop_lut1_I0_O)        0.244    10.864 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.864    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.308 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.308    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X80Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.486 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/O[0]
                         net (fo=4, routed)           0.380    11.866    mips_top0/id_ex0/mulres0[20]
    SLICE_X79Y123        LUT6 (Prop_lut6_I3_O)        0.238    12.104 r  mips_top0/id_ex0/hilo_temp_o_reg[21]_i_4/O
                         net (fo=2, routed)           0.760    12.864    mips_top0/id_ex0/hilo_temp_o_reg[21]_i_4_n_11
    SLICE_X67Y118        LUT5 (Prop_lut5_I2_O)        0.105    12.969 r  mips_top0/id_ex0/mem_wdata[21]_i_3/O
                         net (fo=1, routed)           0.000    12.969    mips_top0/id_ex0/mem_wdata[21]_i_3_n_11
    SLICE_X67Y118        MUXF7 (Prop_muxf7_I1_O)      0.182    13.151 r  mips_top0/id_ex0/mem_wdata_reg[21]_i_1/O
                         net (fo=3, routed)           0.833    13.983    mips_top0/ex_mem0/ex_alusel_reg[2][21]
    SLICE_X57Y110        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.299    18.632    mips_top0/ex_mem0/clk_out1
    SLICE_X57Y110        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[21]/C
                         clock pessimism             -0.455    18.177    
                         clock uncertainty           -0.108    18.069    
    SLICE_X57Y110        FDRE (Setup_fdre_C_D)       -0.186    17.883    mips_top0/ex_mem0/mem_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                         17.883    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  3.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.334%)  route 0.089ns (38.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.580    -0.540    mips_top0/mem_wb0/clk_out1
    SLICE_X63Y109        FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mips_top0/mem_wb0/wb_wdata_reg[18]/Q
                         net (fo=4, routed)           0.089    -0.310    mips_top0/regfile1/regs_reg_r1_0_31_18_23/DIA0
    SLICE_X62Y109        RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.851    -0.300    mips_top0/regfile1/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X62Y109        RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.227    -0.527    
    SLICE_X62Y109        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.380    mips_top0/regfile1/regs_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.478%)  route 0.207ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.583    -0.537    mips_top0/mem_wb0/clk_out1
    SLICE_X61Y105        FDRE                                         r  mips_top0/mem_wb0/wb_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mips_top0/mem_wb0/wb_wd_reg[2]/Q
                         net (fo=99, routed)          0.207    -0.189    mips_top0/regfile1/regs_reg_r2_0_31_30_31/ADDRD2
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.854    -0.297    mips_top0/regfile1/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.227    -0.524    
    SLICE_X60Y105        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.270    mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.478%)  route 0.207ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.583    -0.537    mips_top0/mem_wb0/clk_out1
    SLICE_X61Y105        FDRE                                         r  mips_top0/mem_wb0/wb_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mips_top0/mem_wb0/wb_wd_reg[2]/Q
                         net (fo=99, routed)          0.207    -0.189    mips_top0/regfile1/regs_reg_r2_0_31_30_31/ADDRD2
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.854    -0.297    mips_top0/regfile1/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.227    -0.524    
    SLICE_X60Y105        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.270    mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.478%)  route 0.207ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.583    -0.537    mips_top0/mem_wb0/clk_out1
    SLICE_X61Y105        FDRE                                         r  mips_top0/mem_wb0/wb_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mips_top0/mem_wb0/wb_wd_reg[2]/Q
                         net (fo=99, routed)          0.207    -0.189    mips_top0/regfile1/regs_reg_r2_0_31_30_31/ADDRD2
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.854    -0.297    mips_top0/regfile1/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.227    -0.524    
    SLICE_X60Y105        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.270    mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.478%)  route 0.207ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.583    -0.537    mips_top0/mem_wb0/clk_out1
    SLICE_X61Y105        FDRE                                         r  mips_top0/mem_wb0/wb_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mips_top0/mem_wb0/wb_wd_reg[2]/Q
                         net (fo=99, routed)          0.207    -0.189    mips_top0/regfile1/regs_reg_r2_0_31_30_31/ADDRD2
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.854    -0.297    mips_top0/regfile1/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.227    -0.524    
    SLICE_X60Y105        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.270    mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.478%)  route 0.207ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.583    -0.537    mips_top0/mem_wb0/clk_out1
    SLICE_X61Y105        FDRE                                         r  mips_top0/mem_wb0/wb_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mips_top0/mem_wb0/wb_wd_reg[2]/Q
                         net (fo=99, routed)          0.207    -0.189    mips_top0/regfile1/regs_reg_r2_0_31_30_31/ADDRD2
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.854    -0.297    mips_top0/regfile1/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.227    -0.524    
    SLICE_X60Y105        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.270    mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.478%)  route 0.207ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.583    -0.537    mips_top0/mem_wb0/clk_out1
    SLICE_X61Y105        FDRE                                         r  mips_top0/mem_wb0/wb_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mips_top0/mem_wb0/wb_wd_reg[2]/Q
                         net (fo=99, routed)          0.207    -0.189    mips_top0/regfile1/regs_reg_r2_0_31_30_31/ADDRD2
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.854    -0.297    mips_top0/regfile1/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMC_D1/CLK
                         clock pessimism             -0.227    -0.524    
    SLICE_X60Y105        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.270    mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.478%)  route 0.207ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.583    -0.537    mips_top0/mem_wb0/clk_out1
    SLICE_X61Y105        FDRE                                         r  mips_top0/mem_wb0/wb_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mips_top0/mem_wb0/wb_wd_reg[2]/Q
                         net (fo=99, routed)          0.207    -0.189    mips_top0/regfile1/regs_reg_r2_0_31_30_31/ADDRD2
    SLICE_X60Y105        RAMS32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.854    -0.297    mips_top0/regfile1/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y105        RAMS32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMD/CLK
                         clock pessimism             -0.227    -0.524    
    SLICE_X60Y105        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.270    mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.478%)  route 0.207ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.583    -0.537    mips_top0/mem_wb0/clk_out1
    SLICE_X61Y105        FDRE                                         r  mips_top0/mem_wb0/wb_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mips_top0/mem_wb0/wb_wd_reg[2]/Q
                         net (fo=99, routed)          0.207    -0.189    mips_top0/regfile1/regs_reg_r2_0_31_30_31/ADDRD2
    SLICE_X60Y105        RAMS32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.854    -0.297    mips_top0/regfile1/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y105        RAMS32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMD_D1/CLK
                         clock pessimism             -0.227    -0.524    
    SLICE_X60Y105        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.270    mips_top0/regfile1/regs_reg_r2_0_31_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.151%)  route 0.298ns (67.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.581    -0.539    mips_top0/mem_wb0/clk_out1
    SLICE_X63Y106        FDRE                                         r  mips_top0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mips_top0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.298    -0.100    mips_top0/regfile1/regs_reg_r1_0_31_0_5/ADDRD0
    SLICE_X64Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.851    -0.300    mips_top0/regfile1/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X64Y105        RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.203    -0.503    
    SLICE_X64Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.193    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y31    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y31    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y43    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y43    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y20    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y20    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y12    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y12    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y30    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y30    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y105   mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y105   mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y105   mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y105   mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y105   mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y105   mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y105   mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X64Y105   mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X62Y108   mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X62Y108   mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y109   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y109   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y109   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y109   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y109   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y109   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y109   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y109   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y106   mips_top0/regfile1/regs_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y106   mips_top0/regfile1/regs_reg_r1_0_31_30_31/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y12  clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT



