Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental tester.tester -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L tester=..\lib\tester -L uut=..\lib\uut -o tester.exe 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Starting static elaboration
ERROR:HDLCompiler:1654 - "..\tester\tester.v" Line 45: Instantiating <uut> from unknown module <adder6>
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
