module reg_to_alu_mux (
	output [31:0] out,
	input [31:0] inp0,
	input [31:0] inp1,
	input select
);














mux2x1 mux2x1_reg_to_alu_1 (
    .out(out[31]),
    .inp0(inp0[31]),
    .inp1(inp1[31]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_2 (
    .out(out[30]),
    .inp0(inp0[30]),
    .inp1(inp1[30]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_3 (
    .out(out[29]),
    .inp0(inp0[29]),
    .inp1(inp1[29]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_4 (
    .out(out[28]),
    .inp0(inp0[28]),
    .inp1(inp1[28]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_5 (
    .out(out[27]),
    .inp0(inp0[27]),
    .inp1(inp1[27]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_6 (
    .out(out[26]),
    .inp0(inp0[26]),
    .inp1(inp1[26]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_7 (
    .out(out[25]),
    .inp0(inp0[25]),
    .inp1(inp1[25]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_8 (
    .out(out[24]),
    .inp0(inp0[24]),
    .inp1(inp1[24]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_9 (
    .out(out[23]),
    .inp0(inp0[23]),
    .inp1(inp1[23]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_10 (
    .out(out[22]),
    .inp0(inp0[22]),
    .inp1(inp1[22]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_11 (
    .out(out[21]),
    .inp0(inp0[21]),
    .inp1(inp1[21]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_12 (
    .out(out[20]),
    .inp0(inp0[20]),
    .inp1(inp1[20]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_13 (
    .out(out[19]),
    .inp0(inp0[19]),
    .inp1(inp1[19]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_14 (
    .out(out[18]),
    .inp0(inp0[18]),
    .inp1(inp1[18]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_15 (
    .out(out[17]),
    .inp0(inp0[17]),
    .inp1(inp1[17]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_16 (
    .out(out[16]),
    .inp0(inp0[16]),
    .inp1(inp1[16]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_17 (
    .out(out[15]),
    .inp0(inp0[15]),
    .inp1(inp1[15]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_18 (
    .out(out[14]),
    .inp0(inp0[14]),
    .inp1(inp1[14]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_19 (
    .out(out[13]),
    .inp0(inp0[13]),
    .inp1(inp1[13]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_20 (
    .out(out[12]),
    .inp0(inp0[12]),
    .inp1(inp1[12]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_21 (
    .out(out[11]),
    .inp0(inp0[11]),
    .inp1(inp1[11]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_22 (
    .out(out[10]),
    .inp0(inp0[10]),
    .inp1(inp1[10]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_23 (
    .out(out[9]),
    .inp0(inp0[9]),
    .inp1(inp1[9]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_24 (
    .out(out[8]),
    .inp0(inp0[8]),
    .inp1(inp1[8]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_25 (
    .out(out[7]),
    .inp0(inp0[7]),
    .inp1(inp1[7]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_26 (
    .out(out[6]),
    .inp0(inp0[6]),
    .inp1(inp1[6]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_27 (
    .out(out[5]),
    .inp0(inp0[5]),
    .inp1(inp1[5]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_28 (
    .out(out[4]),
    .inp0(inp0[4]),
    .inp1(inp1[4]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_29 (
    .out(out[3]),
    .inp0(inp0[3]),
    .inp1(inp1[3]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_30 (
    .out(out[2]),
    .inp0(inp0[2]),
    .inp1(inp1[2]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_31 (
    .out(out[1]),
    .inp0(inp0[1]),
    .inp1(inp1[1]),
    .select(regDst)
);

mux2x1 mux2x1_reg_to_alu_32 (
    .out(out[0]),
    .inp0(inp0[0]),
    .inp1(inp1[0]),
    .select(regDst)
);






endmodule