$date
	Sat Sep  6 21:56:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_display $end
$var reg 8 ! data [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10101010 !
$end
