Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Feb 10 22:46:53 2017
| Host         : DESKTOP-C4JKFA3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                 |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------+-----------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                                |                             |                1 |              1 |
|  s_clk_sig     |                                                |                             |                1 |              2 |
|  s_clk_sig     |                                                | RST_IBUF                    |                2 |              2 |
|  CLK_IBUF_BUFG | CPU/program_counter_part/prog_rom_part/E[0]    |                             |                5 |              8 |
|  s_clk_sig     | CPU/control_unit_part/E[0]                     | CPU/control_unit_part/SR[0] |                4 |             10 |
|  s_clk_sig     | CPU/program_counter_part/prog_rom_part/s_rf_wr |                             |                2 |             16 |
+----------------+------------------------------------------------+-----------------------------+------------------+----------------+


