INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Codes/Digital-circuit-course/lab5_2_2/lab5_2_2.srcs/sources_1/new/All_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-311] analyzing module D_flipflop_posedge
INFO: [VRFC 10-311] analyzing module D_flipflop_negedge
INFO: [VRFC 10-311] analyzing module RS_latch
INFO: [VRFC 10-311] analyzing module All_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Codes/Digital-circuit-course/lab5_2_2/lab5_2_2.srcs/sim_1/new/All_Latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AllLatch_tb
