|CFXS_HWD_TestDev
system_clock => fixeddebounce:instance_ButtonDebouncer.clock
system_clock => interface_swd:instance_SWD_Interface.clock
i_switch[0] => ~NO_FANOUT~
i_switch[1] => ~NO_FANOUT~
i_switch[2] => ~NO_FANOUT~
i_switch[3] => ~NO_FANOUT~
i_button[0] => fixeddebounce:instance_ButtonDebouncer.input[0]
i_button[0] => interface_swd:instance_SWD_Interface.request_SendLineReset
i_button[1] => fixeddebounce:instance_ButtonDebouncer.input[1]
i_button[1] => interface_swd:instance_SWD_Interface.request_SendSwitchSequence
o_led[0] <= interface_swd:instance_SWD_Interface.status_Busy
o_led[1] <= <GND>
o_led[2] <= <GND>
o_led[3] <= <GND>
o_led[4] <= <GND>
o_led[5] <= <GND>
o_led[6] <= fixeddebounce:instance_ButtonDebouncer.output[0]
o_led[7] <= fixeddebounce:instance_ButtonDebouncer.output[1]
target_nreset <= target_nreset.DB_MAX_OUTPUT_PORT_TYPE
target_swclk <= interface_swd:instance_SWD_Interface.target_swclk
target_swdio <> interface_swd:instance_SWD_Interface.target_swdio
target_swo => dbg_target_swo.DATAIN
dbg_target_nreset <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_target_swclk <= interface_swd:instance_SWD_Interface.target_swclk
dbg_target_swdio <> dbg_target_swdio
dbg_target_swo <= target_swo.DB_MAX_OUTPUT_PORT_TYPE


|CFXS_HWD_TestDev|FixedDebounce:instance_ButtonDebouncer
nreset => reg_OutputState[0].ACLR
nreset => reg_OutputState[1].ACLR
nreset => reg_StableCount[0][0].ACLR
nreset => reg_StableCount[0][1].ACLR
nreset => reg_StableCount[0][2].ACLR
nreset => reg_StableCount[0][3].ACLR
nreset => reg_StableCount[0][4].ACLR
nreset => reg_StableCount[0][5].ACLR
nreset => reg_StableCount[0][6].ACLR
nreset => reg_StableCount[0][7].ACLR
nreset => reg_StableCount[0][8].ACLR
nreset => reg_StableCount[0][9].ACLR
nreset => reg_StableCount[0][10].ACLR
nreset => reg_StableCount[0][11].ACLR
nreset => reg_StableCount[0][12].ACLR
nreset => reg_StableCount[0][13].ACLR
nreset => reg_StableCount[0][14].ACLR
nreset => reg_StableCount[0][15].ACLR
nreset => reg_StableCount[0][16].ACLR
nreset => reg_StableCount[0][17].ACLR
nreset => reg_StableCount[0][18].ACLR
nreset => reg_StableCount[1][0].ACLR
nreset => reg_StableCount[1][1].ACLR
nreset => reg_StableCount[1][2].ACLR
nreset => reg_StableCount[1][3].ACLR
nreset => reg_StableCount[1][4].ACLR
nreset => reg_StableCount[1][5].ACLR
nreset => reg_StableCount[1][6].ACLR
nreset => reg_StableCount[1][7].ACLR
nreset => reg_StableCount[1][8].ACLR
nreset => reg_StableCount[1][9].ACLR
nreset => reg_StableCount[1][10].ACLR
nreset => reg_StableCount[1][11].ACLR
nreset => reg_StableCount[1][12].ACLR
nreset => reg_StableCount[1][13].ACLR
nreset => reg_StableCount[1][14].ACLR
nreset => reg_StableCount[1][15].ACLR
nreset => reg_StableCount[1][16].ACLR
nreset => reg_StableCount[1][17].ACLR
nreset => reg_StableCount[1][18].ACLR
clock => reg_OutputState[0].CLK
clock => reg_OutputState[1].CLK
clock => reg_StableCount[0][0].CLK
clock => reg_StableCount[0][1].CLK
clock => reg_StableCount[0][2].CLK
clock => reg_StableCount[0][3].CLK
clock => reg_StableCount[0][4].CLK
clock => reg_StableCount[0][5].CLK
clock => reg_StableCount[0][6].CLK
clock => reg_StableCount[0][7].CLK
clock => reg_StableCount[0][8].CLK
clock => reg_StableCount[0][9].CLK
clock => reg_StableCount[0][10].CLK
clock => reg_StableCount[0][11].CLK
clock => reg_StableCount[0][12].CLK
clock => reg_StableCount[0][13].CLK
clock => reg_StableCount[0][14].CLK
clock => reg_StableCount[0][15].CLK
clock => reg_StableCount[0][16].CLK
clock => reg_StableCount[0][17].CLK
clock => reg_StableCount[0][18].CLK
clock => reg_StableCount[1][0].CLK
clock => reg_StableCount[1][1].CLK
clock => reg_StableCount[1][2].CLK
clock => reg_StableCount[1][3].CLK
clock => reg_StableCount[1][4].CLK
clock => reg_StableCount[1][5].CLK
clock => reg_StableCount[1][6].CLK
clock => reg_StableCount[1][7].CLK
clock => reg_StableCount[1][8].CLK
clock => reg_StableCount[1][9].CLK
clock => reg_StableCount[1][10].CLK
clock => reg_StableCount[1][11].CLK
clock => reg_StableCount[1][12].CLK
clock => reg_StableCount[1][13].CLK
clock => reg_StableCount[1][14].CLK
clock => reg_StableCount[1][15].CLK
clock => reg_StableCount[1][16].CLK
clock => reg_StableCount[1][17].CLK
clock => reg_StableCount[1][18].CLK
input[0] => process_0.IN1
input[0] => reg_OutputState.DATAB
input[1] => process_0.IN1
input[1] => reg_OutputState.DATAB
output[0] <= reg_OutputState[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= reg_OutputState[1].DB_MAX_OUTPUT_PORT_TYPE


|CFXS_HWD_TestDev|Interface_SWD:instance_SWD_Interface
clock => clock_SWCLK_Divided.CLK
clock => reg_SWCLK_DividerCounter[0].CLK
clock => reg_SWCLK_DividerCounter[1].CLK
clock => reg_SWCLK_DividerCounter[2].CLK
clock => reg_SWCLK_DividerCounter[3].CLK
clock => reg_SWCLK_DividerCounter[4].CLK
cfg_SWCLK_Divider[0] => LessThan0.IN5
cfg_SWCLK_Divider[1] => LessThan0.IN4
cfg_SWCLK_Divider[2] => LessThan0.IN3
cfg_SWCLK_Divider[3] => LessThan0.IN2
cfg_SWCLK_Divider[4] => LessThan0.IN1
target_swclk <= target_swclk.DB_MAX_OUTPUT_PORT_TYPE
target_swdio <> target_swdio
request_SendLineReset => process_1.IN1
request_SendSwitchSequence => ~NO_FANOUT~
status_Busy <= reg_LineReset_InProgress.DB_MAX_OUTPUT_PORT_TYPE
mirror_target_swdio <= mirror_target_swdio.DB_MAX_OUTPUT_PORT_TYPE


