Loading plugins phase: Elapsed time ==> 0s.234ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\EZtimer.cyprj -d CYBLE-014008-00 -s C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o1 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.699ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  EZtimer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o1 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\EZtimer.cyprj -dcpsoc3 EZtimer.v -verilog
======================================================================

======================================================================
Compiling:  EZtimer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o1 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\EZtimer.cyprj -dcpsoc3 EZtimer.v -verilog
======================================================================

======================================================================
Compiling:  EZtimer.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o1 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\EZtimer.cyprj -dcpsoc3 -verilog EZtimer.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Dec 11 10:10:30 2015


======================================================================
Compiling:  EZtimer.v
Program  :   vpp
Options  :    -yv2 -q10 EZtimer.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Dec 11 10:10:30 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'EZtimer.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  EZtimer.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o1 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\EZtimer.cyprj -dcpsoc3 -verilog EZtimer.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Dec 11 10:10:30 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\codegentemp\EZtimer.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\codegentemp\EZtimer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  EZtimer.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o1 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\EZtimer.cyprj -dcpsoc3 -verilog EZtimer.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Dec 11 10:10:31 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\codegentemp\EZtimer.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\codegentemp\EZtimer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_9
	\BLE:Net_55\
	\PWM_34:PWMUDB:km_run\
	\PWM_34:PWMUDB:ctrl_cmpmode2_2\
	\PWM_34:PWMUDB:ctrl_cmpmode2_1\
	\PWM_34:PWMUDB:ctrl_cmpmode2_0\
	\PWM_34:PWMUDB:ctrl_cmpmode1_2\
	\PWM_34:PWMUDB:ctrl_cmpmode1_1\
	\PWM_34:PWMUDB:ctrl_cmpmode1_0\
	\PWM_34:PWMUDB:capt_rising\
	\PWM_34:PWMUDB:capt_falling\
	\PWM_34:PWMUDB:trig_rise\
	\PWM_34:PWMUDB:trig_fall\
	\PWM_34:PWMUDB:sc_kill\
	\PWM_34:PWMUDB:min_kill\
	\PWM_34:PWMUDB:db_tc\
	\PWM_34:PWMUDB:dith_sel\
	Net_2187
	Net_1394
	\PWM_34:PWMUDB:MODULE_1:b_31\
	\PWM_34:PWMUDB:MODULE_1:b_30\
	\PWM_34:PWMUDB:MODULE_1:b_29\
	\PWM_34:PWMUDB:MODULE_1:b_28\
	\PWM_34:PWMUDB:MODULE_1:b_27\
	\PWM_34:PWMUDB:MODULE_1:b_26\
	\PWM_34:PWMUDB:MODULE_1:b_25\
	\PWM_34:PWMUDB:MODULE_1:b_24\
	\PWM_34:PWMUDB:MODULE_1:b_23\
	\PWM_34:PWMUDB:MODULE_1:b_22\
	\PWM_34:PWMUDB:MODULE_1:b_21\
	\PWM_34:PWMUDB:MODULE_1:b_20\
	\PWM_34:PWMUDB:MODULE_1:b_19\
	\PWM_34:PWMUDB:MODULE_1:b_18\
	\PWM_34:PWMUDB:MODULE_1:b_17\
	\PWM_34:PWMUDB:MODULE_1:b_16\
	\PWM_34:PWMUDB:MODULE_1:b_15\
	\PWM_34:PWMUDB:MODULE_1:b_14\
	\PWM_34:PWMUDB:MODULE_1:b_13\
	\PWM_34:PWMUDB:MODULE_1:b_12\
	\PWM_34:PWMUDB:MODULE_1:b_11\
	\PWM_34:PWMUDB:MODULE_1:b_10\
	\PWM_34:PWMUDB:MODULE_1:b_9\
	\PWM_34:PWMUDB:MODULE_1:b_8\
	\PWM_34:PWMUDB:MODULE_1:b_7\
	\PWM_34:PWMUDB:MODULE_1:b_6\
	\PWM_34:PWMUDB:MODULE_1:b_5\
	\PWM_34:PWMUDB:MODULE_1:b_4\
	\PWM_34:PWMUDB:MODULE_1:b_3\
	\PWM_34:PWMUDB:MODULE_1:b_2\
	\PWM_34:PWMUDB:MODULE_1:b_1\
	\PWM_34:PWMUDB:MODULE_1:b_0\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_34:Net_139\
	\PWM_34:Net_138\
	\PWM_34:Net_183\
	\PWM_34:Net_181\
	\PWM_12:PWMUDB:km_run\
	\PWM_12:PWMUDB:ctrl_cmpmode2_2\
	\PWM_12:PWMUDB:ctrl_cmpmode2_1\
	\PWM_12:PWMUDB:ctrl_cmpmode2_0\
	\PWM_12:PWMUDB:ctrl_cmpmode1_2\
	\PWM_12:PWMUDB:ctrl_cmpmode1_1\
	\PWM_12:PWMUDB:ctrl_cmpmode1_0\
	\PWM_12:PWMUDB:capt_rising\
	\PWM_12:PWMUDB:capt_falling\
	\PWM_12:PWMUDB:trig_rise\
	\PWM_12:PWMUDB:trig_fall\
	\PWM_12:PWMUDB:sc_kill\
	\PWM_12:PWMUDB:min_kill\
	\PWM_12:PWMUDB:db_tc\
	\PWM_12:PWMUDB:dith_sel\
	Net_3650
	Net_3657
	\PWM_12:PWMUDB:MODULE_2:b_31\
	\PWM_12:PWMUDB:MODULE_2:b_30\
	\PWM_12:PWMUDB:MODULE_2:b_29\
	\PWM_12:PWMUDB:MODULE_2:b_28\
	\PWM_12:PWMUDB:MODULE_2:b_27\
	\PWM_12:PWMUDB:MODULE_2:b_26\
	\PWM_12:PWMUDB:MODULE_2:b_25\
	\PWM_12:PWMUDB:MODULE_2:b_24\
	\PWM_12:PWMUDB:MODULE_2:b_23\
	\PWM_12:PWMUDB:MODULE_2:b_22\
	\PWM_12:PWMUDB:MODULE_2:b_21\
	\PWM_12:PWMUDB:MODULE_2:b_20\
	\PWM_12:PWMUDB:MODULE_2:b_19\
	\PWM_12:PWMUDB:MODULE_2:b_18\
	\PWM_12:PWMUDB:MODULE_2:b_17\
	\PWM_12:PWMUDB:MODULE_2:b_16\
	\PWM_12:PWMUDB:MODULE_2:b_15\
	\PWM_12:PWMUDB:MODULE_2:b_14\
	\PWM_12:PWMUDB:MODULE_2:b_13\
	\PWM_12:PWMUDB:MODULE_2:b_12\
	\PWM_12:PWMUDB:MODULE_2:b_11\
	\PWM_12:PWMUDB:MODULE_2:b_10\
	\PWM_12:PWMUDB:MODULE_2:b_9\
	\PWM_12:PWMUDB:MODULE_2:b_8\
	\PWM_12:PWMUDB:MODULE_2:b_7\
	\PWM_12:PWMUDB:MODULE_2:b_6\
	\PWM_12:PWMUDB:MODULE_2:b_5\
	\PWM_12:PWMUDB:MODULE_2:b_4\
	\PWM_12:PWMUDB:MODULE_2:b_3\
	\PWM_12:PWMUDB:MODULE_2:b_2\
	\PWM_12:PWMUDB:MODULE_2:b_1\
	\PWM_12:PWMUDB:MODULE_2:b_0\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_12:Net_139\
	\PWM_12:Net_138\
	\PWM_12:Net_183\
	\PWM_12:Net_181\
	\SPI:Net_1195\
	\SPI:Net_1257\
	\SPI:uncfg_rx_irq\
	\SPI:Net_1099\
	\SPI:Net_1258\
	\SPI:Net_547\
	\SPI:Net_891\
	\SPI:Net_1001\
	\SPI:Net_899\
	\UART:Net_452\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	\UART:Net_547\
	\UART:Net_891\
	\UART:Net_1001\
	\UART:Net_899\

    Synthesized names
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_34:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_12:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 280 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_servo4_net_0
Aliasing tmpOE__Pin_beep_net_0 to tmpOE__Pin_servo4_net_0
Aliasing tmpOE__InputPin_net_0 to tmpOE__Pin_servo4_net_0
Aliasing tmpOE__Pin_GREEN_net_0 to tmpOE__Pin_servo4_net_0
Aliasing tmpOE__Pin_BLUE_net_0 to tmpOE__Pin_servo4_net_0
Aliasing tmpOE__Pin_RED_net_0 to tmpOE__Pin_servo4_net_0
Aliasing tmpOE__Pin_servo3_net_0 to tmpOE__Pin_servo4_net_0
Aliasing tmpOE__Pin_servo2_net_0 to tmpOE__Pin_servo4_net_0
Aliasing \PWM_34:Net_180\ to zero
Aliasing \PWM_34:PWMUDB:hwCapture\ to zero
Aliasing \PWM_34:Net_178\ to zero
Aliasing \PWM_34:PWMUDB:trig_out\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_34:Net_186\ to zero
Aliasing \PWM_34:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_34:Net_179\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_34:PWMUDB:ltch_kill_reg\\R\ to \PWM_34:PWMUDB:runmode_enable\\R\
Aliasing \PWM_34:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_34:PWMUDB:km_tc\ to zero
Aliasing \PWM_34:PWMUDB:min_kill_reg\\R\ to \PWM_34:PWMUDB:runmode_enable\\R\
Aliasing \PWM_34:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_34:PWMUDB:final_kill\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_34:PWMUDB:dith_count_1\\R\ to \PWM_34:PWMUDB:runmode_enable\\R\
Aliasing \PWM_34:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_34:PWMUDB:dith_count_0\\R\ to \PWM_34:PWMUDB:runmode_enable\\R\
Aliasing \PWM_34:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_34:PWMUDB:status_6\ to zero
Aliasing \PWM_34:PWMUDB:status_4\ to zero
Aliasing \PWM_34:PWMUDB:cmp1_status_reg\\R\ to \PWM_34:PWMUDB:runmode_enable\\R\
Aliasing \PWM_34:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_34:PWMUDB:cmp2_status_reg\\R\ to \PWM_34:PWMUDB:runmode_enable\\R\
Aliasing \PWM_34:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_34:PWMUDB:final_kill_reg\\R\ to \PWM_34:PWMUDB:runmode_enable\\R\
Aliasing \PWM_34:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_34:PWMUDB:cs_addr_0\ to \PWM_34:PWMUDB:runmode_enable\\R\
Aliasing \PWM_34:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_Beep:Net_75\ to zero
Aliasing \PWM_Beep:Net_69\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_Beep:Net_66\ to zero
Aliasing \PWM_Beep:Net_82\ to zero
Aliasing \PWM_Beep:Net_72\ to zero
Aliasing tmpOE__Pin_servo1_net_0 to tmpOE__Pin_servo4_net_0
Aliasing \PWM_12:Net_68\ to \PWM_34:Net_68\
Aliasing \PWM_12:Net_180\ to zero
Aliasing \PWM_12:PWMUDB:hwCapture\ to zero
Aliasing \PWM_12:Net_178\ to zero
Aliasing \PWM_12:PWMUDB:trig_out\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_12:Net_186\ to zero
Aliasing \PWM_12:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_12:Net_179\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_12:PWMUDB:ltch_kill_reg\\R\ to \PWM_12:PWMUDB:runmode_enable\\R\
Aliasing \PWM_12:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_12:PWMUDB:km_tc\ to zero
Aliasing \PWM_12:PWMUDB:min_kill_reg\\R\ to \PWM_12:PWMUDB:runmode_enable\\R\
Aliasing \PWM_12:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_12:PWMUDB:final_kill\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_12:PWMUDB:dith_count_1\\R\ to \PWM_12:PWMUDB:runmode_enable\\R\
Aliasing \PWM_12:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_12:PWMUDB:dith_count_0\\R\ to \PWM_12:PWMUDB:runmode_enable\\R\
Aliasing \PWM_12:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_12:PWMUDB:status_6\ to zero
Aliasing \PWM_12:PWMUDB:status_4\ to zero
Aliasing \PWM_12:PWMUDB:cmp1_status_reg\\R\ to \PWM_12:PWMUDB:runmode_enable\\R\
Aliasing \PWM_12:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_12:PWMUDB:cmp2_status_reg\\R\ to \PWM_12:PWMUDB:runmode_enable\\R\
Aliasing \PWM_12:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_12:PWMUDB:final_kill_reg\\R\ to \PWM_12:PWMUDB:runmode_enable\\R\
Aliasing \PWM_12:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_12:PWMUDB:cs_addr_0\ to \PWM_12:PWMUDB:runmode_enable\\R\
Aliasing \PWM_12:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_servo4_net_0
Aliasing \SPI:Net_459\ to zero
Aliasing \SPI:Net_452\ to zero
Aliasing \SPI:Net_1194\ to zero
Aliasing \SPI:Net_1196\ to zero
Aliasing \SPI:tmpOE__sclk_m_net_0\ to tmpOE__Pin_servo4_net_0
Aliasing \SPI:tmpOE__miso_m_net_0\ to tmpOE__Pin_servo4_net_0
Aliasing \SPI:tmpOE__mosi_m_net_0\ to tmpOE__Pin_servo4_net_0
Aliasing \SPI:tmpOE__ss0_m_net_0\ to tmpOE__Pin_servo4_net_0
Aliasing \SPI:Net_747\ to zero
Aliasing \UART:Net_459\ to zero
Aliasing \UART:Net_1194\ to zero
Aliasing \UART:Net_1195\ to zero
Aliasing \UART:Net_1196\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__Pin_servo4_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__Pin_servo4_net_0
Aliasing \UART:Net_747\ to zero
Aliasing \Timer_10ms:Net_81\ to \PWM_34:Net_68\
Aliasing \Timer_10ms:Net_75\ to zero
Aliasing \Timer_10ms:Net_69\ to tmpOE__Pin_servo4_net_0
Aliasing \Timer_10ms:Net_66\ to zero
Aliasing \Timer_10ms:Net_82\ to zero
Aliasing \Timer_10ms:Net_72\ to zero
Aliasing \PWM_34:PWMUDB:tc_i_reg\\D\ to \PWM_34:PWMUDB:status_2\
Aliasing \PWM_12:PWMUDB:tc_i_reg\\D\ to \PWM_12:PWMUDB:status_2\
Removing Rhs of wire Net_2189[9] = \PWM_34:PWMUDB:pwm2_i_reg\[235]
Removing Lhs of wire one[14] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire tmpOE__Pin_beep_net_0[17] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire tmpOE__InputPin_net_0[26] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire tmpOE__Pin_GREEN_net_0[31] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire tmpOE__Pin_BLUE_net_0[37] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire tmpOE__Pin_RED_net_0[43] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire tmpOE__Pin_servo3_net_0[49] = tmpOE__Pin_servo4_net_0[8]
Removing Rhs of wire Net_2188[50] = \PWM_34:PWMUDB:pwm1_i_reg\[233]
Removing Lhs of wire tmpOE__Pin_servo2_net_0[56] = tmpOE__Pin_servo4_net_0[8]
Removing Rhs of wire Net_3525[57] = \PWM_12:PWMUDB:pwm2_i_reg\[641]
Removing Lhs of wire \PWM_34:Net_68\[65] = Net_2726[440]
Removing Lhs of wire \PWM_34:PWMUDB:ctrl_enable\[76] = \PWM_34:PWMUDB:control_7\[68]
Removing Lhs of wire \PWM_34:Net_180\[84] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:hwCapture\[87] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:hwEnable\[88] = \PWM_34:PWMUDB:control_7\[68]
Removing Lhs of wire \PWM_34:Net_178\[90] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:trig_out\[93] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_34:PWMUDB:runmode_enable\\R\[95] = zero[13]
Removing Lhs of wire \PWM_34:Net_186\[96] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:runmode_enable\\S\[97] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:final_enable\[98] = \PWM_34:PWMUDB:runmode_enable\[94]
Removing Lhs of wire \PWM_34:Net_179\[101] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_34:PWMUDB:ltch_kill_reg\\R\[103] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:ltch_kill_reg\\S\[104] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:km_tc\[105] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:min_kill_reg\\R\[106] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:min_kill_reg\\S\[107] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:final_kill\[110] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_34:PWMUDB:add_vi_vv_MODGEN_1_1\[113] = \PWM_34:PWMUDB:MODULE_1:g2:a0:s_1\[399]
Removing Lhs of wire \PWM_34:PWMUDB:add_vi_vv_MODGEN_1_0\[115] = \PWM_34:PWMUDB:MODULE_1:g2:a0:s_0\[400]
Removing Lhs of wire \PWM_34:PWMUDB:dith_count_1\\R\[116] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:dith_count_1\\S\[117] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:dith_count_0\\R\[118] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:dith_count_0\\S\[119] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:status_6\[122] = zero[13]
Removing Rhs of wire \PWM_34:PWMUDB:status_5\[123] = \PWM_34:PWMUDB:final_kill_reg\[138]
Removing Lhs of wire \PWM_34:PWMUDB:status_4\[124] = zero[13]
Removing Rhs of wire \PWM_34:PWMUDB:status_3\[125] = \PWM_34:PWMUDB:fifo_full\[145]
Removing Rhs of wire \PWM_34:PWMUDB:status_1\[127] = \PWM_34:PWMUDB:cmp2_status_reg\[137]
Removing Rhs of wire \PWM_34:PWMUDB:status_0\[128] = \PWM_34:PWMUDB:cmp1_status_reg\[136]
Removing Lhs of wire \PWM_34:PWMUDB:cmp1_status_reg\\R\[139] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:cmp1_status_reg\\S\[140] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:cmp2_status_reg\\R\[141] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:cmp2_status_reg\\S\[142] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:final_kill_reg\\R\[143] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:final_kill_reg\\S\[144] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:cs_addr_2\[146] = \PWM_34:PWMUDB:tc_i\[100]
Removing Lhs of wire \PWM_34:PWMUDB:cs_addr_1\[147] = \PWM_34:PWMUDB:runmode_enable\[94]
Removing Lhs of wire \PWM_34:PWMUDB:cs_addr_0\[148] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:compare1\[229] = \PWM_34:PWMUDB:cmp1_less\[200]
Removing Lhs of wire \PWM_34:PWMUDB:compare2\[230] = \PWM_34:PWMUDB:cmp2_less\[203]
Removing Lhs of wire \PWM_34:PWMUDB:pwm_temp\[240] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_23\[281] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_22\[282] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_21\[283] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_20\[284] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_19\[285] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_18\[286] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_17\[287] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_16\[288] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_15\[289] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_14\[290] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_13\[291] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_12\[292] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_11\[293] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_10\[294] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_9\[295] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_8\[296] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_7\[297] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_6\[298] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_5\[299] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_4\[300] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_3\[301] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_2\[302] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_1\[303] = \PWM_34:PWMUDB:MODIN1_1\[304]
Removing Lhs of wire \PWM_34:PWMUDB:MODIN1_1\[304] = \PWM_34:PWMUDB:dith_count_1\[112]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:a_0\[305] = \PWM_34:PWMUDB:MODIN1_0\[306]
Removing Lhs of wire \PWM_34:PWMUDB:MODIN1_0\[306] = \PWM_34:PWMUDB:dith_count_0\[114]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[438] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[439] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_Beep:Net_81\[448] = Net_2393[459]
Removing Lhs of wire \PWM_Beep:Net_75\[449] = zero[13]
Removing Lhs of wire \PWM_Beep:Net_69\[450] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_Beep:Net_66\[451] = zero[13]
Removing Lhs of wire \PWM_Beep:Net_82\[452] = zero[13]
Removing Lhs of wire \PWM_Beep:Net_72\[453] = zero[13]
Removing Lhs of wire tmpOE__Pin_servo1_net_0[462] = tmpOE__Pin_servo4_net_0[8]
Removing Rhs of wire Net_3491[463] = \PWM_12:PWMUDB:pwm1_i_reg\[639]
Removing Lhs of wire \PWM_12:Net_68\[471] = Net_2726[440]
Removing Lhs of wire \PWM_12:PWMUDB:ctrl_enable\[482] = \PWM_12:PWMUDB:control_7\[474]
Removing Lhs of wire \PWM_12:Net_180\[490] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:hwCapture\[493] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:hwEnable\[494] = \PWM_12:PWMUDB:control_7\[474]
Removing Lhs of wire \PWM_12:Net_178\[496] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:trig_out\[499] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_12:PWMUDB:runmode_enable\\R\[501] = zero[13]
Removing Lhs of wire \PWM_12:Net_186\[502] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:runmode_enable\\S\[503] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:final_enable\[504] = \PWM_12:PWMUDB:runmode_enable\[500]
Removing Lhs of wire \PWM_12:Net_179\[507] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_12:PWMUDB:ltch_kill_reg\\R\[509] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:ltch_kill_reg\\S\[510] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:km_tc\[511] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:min_kill_reg\\R\[512] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:min_kill_reg\\S\[513] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:final_kill\[516] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_12:PWMUDB:add_vi_vv_MODGEN_2_1\[519] = \PWM_12:PWMUDB:MODULE_2:g2:a0:s_1\[805]
Removing Lhs of wire \PWM_12:PWMUDB:add_vi_vv_MODGEN_2_0\[521] = \PWM_12:PWMUDB:MODULE_2:g2:a0:s_0\[806]
Removing Lhs of wire \PWM_12:PWMUDB:dith_count_1\\R\[522] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:dith_count_1\\S\[523] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:dith_count_0\\R\[524] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:dith_count_0\\S\[525] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:status_6\[528] = zero[13]
Removing Rhs of wire \PWM_12:PWMUDB:status_5\[529] = \PWM_12:PWMUDB:final_kill_reg\[544]
Removing Lhs of wire \PWM_12:PWMUDB:status_4\[530] = zero[13]
Removing Rhs of wire \PWM_12:PWMUDB:status_3\[531] = \PWM_12:PWMUDB:fifo_full\[551]
Removing Rhs of wire \PWM_12:PWMUDB:status_1\[533] = \PWM_12:PWMUDB:cmp2_status_reg\[543]
Removing Rhs of wire \PWM_12:PWMUDB:status_0\[534] = \PWM_12:PWMUDB:cmp1_status_reg\[542]
Removing Lhs of wire \PWM_12:PWMUDB:cmp1_status_reg\\R\[545] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:cmp1_status_reg\\S\[546] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:cmp2_status_reg\\R\[547] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:cmp2_status_reg\\S\[548] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:final_kill_reg\\R\[549] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:final_kill_reg\\S\[550] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:cs_addr_2\[552] = \PWM_12:PWMUDB:tc_i\[506]
Removing Lhs of wire \PWM_12:PWMUDB:cs_addr_1\[553] = \PWM_12:PWMUDB:runmode_enable\[500]
Removing Lhs of wire \PWM_12:PWMUDB:cs_addr_0\[554] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:compare1\[635] = \PWM_12:PWMUDB:cmp1_less\[606]
Removing Lhs of wire \PWM_12:PWMUDB:compare2\[636] = \PWM_12:PWMUDB:cmp2_less\[609]
Removing Lhs of wire \PWM_12:PWMUDB:pwm_temp\[646] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_23\[687] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_22\[688] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_21\[689] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_20\[690] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_19\[691] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_18\[692] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_17\[693] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_16\[694] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_15\[695] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_14\[696] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_13\[697] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_12\[698] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_11\[699] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_10\[700] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_9\[701] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_8\[702] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_7\[703] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_6\[704] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_5\[705] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_4\[706] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_3\[707] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_2\[708] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_1\[709] = \PWM_12:PWMUDB:MODIN2_1\[710]
Removing Lhs of wire \PWM_12:PWMUDB:MODIN2_1\[710] = \PWM_12:PWMUDB:dith_count_1\[518]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:a_0\[711] = \PWM_12:PWMUDB:MODIN2_0\[712]
Removing Lhs of wire \PWM_12:PWMUDB:MODIN2_0\[712] = \PWM_12:PWMUDB:dith_count_0\[520]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[844] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[845] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \SPI:Net_459\[853] = zero[13]
Removing Lhs of wire \SPI:Net_652\[854] = zero[13]
Removing Lhs of wire \SPI:Net_452\[855] = zero[13]
Removing Lhs of wire \SPI:Net_1194\[856] = zero[13]
Removing Lhs of wire \SPI:Net_1196\[858] = zero[13]
Removing Lhs of wire \SPI:Net_654\[859] = zero[13]
Removing Lhs of wire \SPI:Net_1170\[862] = \SPI:Net_847\[852]
Removing Lhs of wire \SPI:Net_990\[863] = zero[13]
Removing Lhs of wire \SPI:Net_909\[864] = zero[13]
Removing Rhs of wire \SPI:Net_663\[865] = \SPI:Net_467\[866]
Removing Lhs of wire \SPI:tmpOE__sclk_m_net_0\[870] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \SPI:tmpOE__miso_m_net_0\[877] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \SPI:tmpOE__mosi_m_net_0\[882] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \SPI:tmpOE__ss0_m_net_0\[889] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \SPI:Net_1175\[895] = zero[13]
Removing Lhs of wire \SPI:Net_747\[896] = zero[13]
Removing Lhs of wire \UART:Net_459\[920] = zero[13]
Removing Lhs of wire \UART:Net_652\[921] = zero[13]
Removing Lhs of wire \UART:Net_1194\[923] = zero[13]
Removing Lhs of wire \UART:Net_1195\[924] = zero[13]
Removing Lhs of wire \UART:Net_1196\[925] = zero[13]
Removing Rhs of wire \UART:Net_654\[926] = \UART:Net_1197\[927]
Removing Lhs of wire \UART:Net_1170\[930] = \UART:Net_847\[919]
Removing Lhs of wire \UART:Net_990\[931] = zero[13]
Removing Lhs of wire \UART:Net_909\[932] = zero[13]
Removing Lhs of wire \UART:Net_663\[933] = zero[13]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[935] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[944] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \UART:Net_1175\[948] = zero[13]
Removing Lhs of wire \UART:Net_747\[949] = zero[13]
Removing Lhs of wire \Timer_10ms:Net_81\[974] = Net_2726[440]
Removing Lhs of wire \Timer_10ms:Net_75\[975] = zero[13]
Removing Lhs of wire \Timer_10ms:Net_69\[976] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \Timer_10ms:Net_66\[977] = zero[13]
Removing Lhs of wire \Timer_10ms:Net_82\[978] = zero[13]
Removing Lhs of wire \Timer_10ms:Net_72\[979] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:prevCapture\\D\[988] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:trig_last\\D\[989] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:prevCompare1\\D\[995] = \PWM_34:PWMUDB:cmp1\[131]
Removing Lhs of wire \PWM_34:PWMUDB:prevCompare2\\D\[996] = \PWM_34:PWMUDB:cmp2\[134]
Removing Lhs of wire \PWM_34:PWMUDB:cmp1_status_reg\\D\[997] = \PWM_34:PWMUDB:cmp1_status\[132]
Removing Lhs of wire \PWM_34:PWMUDB:cmp2_status_reg\\D\[998] = \PWM_34:PWMUDB:cmp2_status\[135]
Removing Lhs of wire \PWM_34:PWMUDB:pwm_i_reg\\D\[1000] = \PWM_34:PWMUDB:pwm_i\[232]
Removing Lhs of wire \PWM_34:PWMUDB:pwm1_i_reg\\D\[1001] = \PWM_34:PWMUDB:pwm1_i\[234]
Removing Lhs of wire \PWM_34:PWMUDB:pwm2_i_reg\\D\[1002] = \PWM_34:PWMUDB:pwm2_i\[236]
Removing Lhs of wire \PWM_34:PWMUDB:tc_i_reg\\D\[1003] = \PWM_34:PWMUDB:status_2\[126]
Removing Lhs of wire \PWM_12:PWMUDB:prevCapture\\D\[1005] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:trig_last\\D\[1006] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:prevCompare1\\D\[1012] = \PWM_12:PWMUDB:cmp1\[537]
Removing Lhs of wire \PWM_12:PWMUDB:prevCompare2\\D\[1013] = \PWM_12:PWMUDB:cmp2\[540]
Removing Lhs of wire \PWM_12:PWMUDB:cmp1_status_reg\\D\[1014] = \PWM_12:PWMUDB:cmp1_status\[538]
Removing Lhs of wire \PWM_12:PWMUDB:cmp2_status_reg\\D\[1015] = \PWM_12:PWMUDB:cmp2_status\[541]
Removing Lhs of wire \PWM_12:PWMUDB:pwm_i_reg\\D\[1017] = \PWM_12:PWMUDB:pwm_i\[638]
Removing Lhs of wire \PWM_12:PWMUDB:pwm1_i_reg\\D\[1018] = \PWM_12:PWMUDB:pwm1_i\[640]
Removing Lhs of wire \PWM_12:PWMUDB:pwm2_i_reg\\D\[1019] = \PWM_12:PWMUDB:pwm2_i\[642]
Removing Lhs of wire \PWM_12:PWMUDB:tc_i_reg\\D\[1020] = \PWM_12:PWMUDB:status_2\[532]

------------------------------------------------------
Aliased 0 equations, 215 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_servo4_net_0' (cost = 0):
tmpOE__Pin_servo4_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:cmp1\' (cost = 0):
\PWM_34:PWMUDB:cmp1\ <= (\PWM_34:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:cmp2\' (cost = 0):
\PWM_34:PWMUDB:cmp2\ <= (\PWM_34:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_34:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_34:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_34:PWMUDB:dith_count_1\ and \PWM_34:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:cmp1\' (cost = 0):
\PWM_12:PWMUDB:cmp1\ <= (\PWM_12:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:cmp2\' (cost = 0):
\PWM_12:PWMUDB:cmp2\ <= (\PWM_12:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_12:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_12:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_12:PWMUDB:dith_count_1\ and \PWM_12:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_34:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_34:PWMUDB:dith_count_1\ and \PWM_34:PWMUDB:dith_count_0\)
	OR (not \PWM_34:PWMUDB:dith_count_0\ and \PWM_34:PWMUDB:dith_count_1\));

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_12:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_12:PWMUDB:dith_count_1\ and \PWM_12:PWMUDB:dith_count_0\)
	OR (not \PWM_12:PWMUDB:dith_count_0\ and \PWM_12:PWMUDB:dith_count_1\));

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 52 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_34:PWMUDB:final_capture\ to zero
Aliasing \PWM_34:PWMUDB:pwm_i\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_12:PWMUDB:final_capture\ to zero
Aliasing \PWM_12:PWMUDB:pwm_i\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_34:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_34:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_34:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_12:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_12:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_servo4_net_0
Aliasing \PWM_12:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_34:PWMUDB:final_capture\[150] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:pwm_i\[232] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[409] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[419] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[429] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:final_capture\[556] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:pwm_i\[638] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[815] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[825] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[835] = zero[13]
Removing Lhs of wire \PWM_34:PWMUDB:min_kill_reg\\D\[987] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_34:PWMUDB:runmode_enable\\D\[990] = \PWM_34:PWMUDB:control_7\[68]
Removing Lhs of wire \PWM_34:PWMUDB:ltch_kill_reg\\D\[992] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_34:PWMUDB:final_kill_reg\\D\[999] = zero[13]
Removing Lhs of wire \PWM_12:PWMUDB:min_kill_reg\\D\[1004] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_12:PWMUDB:runmode_enable\\D\[1007] = \PWM_12:PWMUDB:control_7\[474]
Removing Lhs of wire \PWM_12:PWMUDB:ltch_kill_reg\\D\[1009] = tmpOE__Pin_servo4_net_0[8]
Removing Lhs of wire \PWM_12:PWMUDB:final_kill_reg\\D\[1016] = zero[13]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o1 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\EZtimer.cyprj -dcpsoc3 EZtimer.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.323ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Friday, 11 December 2015 10:10:31
Options: -yv2 -q10 -ygs -o1 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kevin\Documents\GitHub\EZtimer\Firmware\EZtimer.cydsn\EZtimer.cyprj -d CYBLE-014008-00 EZtimer.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_34:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_12:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_34:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_34:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_34:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_34:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_12:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_12:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_12:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_12:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'SPI_SCBCLK'. Signal=\SPI:Net_847_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_2726_ff7
    Digital Clock 0: Automatic-assigning  clock 'Clock_PWM'. Fanout=2, Signal=Net_2726_digital
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_Beep'. Signal=Net_2393_ff8
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_34:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_12:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_servo4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_servo4(0)__PA ,
            input => Net_2189 ,
            pad => Pin_servo4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_beep(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_beep(0)__PA ,
            input => Net_1561 ,
            pad => Pin_beep(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InputPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => InputPin(0)__PA ,
            pad => InputPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_GREEN(0)__PA ,
            pad => Pin_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_BLUE(0)__PA ,
            pad => Pin_BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RED(0)__PA ,
            pad => Pin_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_servo3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_servo3(0)__PA ,
            input => Net_2188 ,
            pad => Pin_servo3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_servo2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_servo2(0)__PA ,
            input => Net_3525 ,
            pad => Pin_servo2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_servo1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_servo1(0)__PA ,
            input => Net_3491 ,
            pad => Pin_servo1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SPI:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:sclk_m(0)\__PA ,
            input => \SPI:Net_1059\ ,
            pad => \SPI:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI:miso_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:miso_m(0)\__PA ,
            fb => \SPI:Net_663\ ,
            pad => \SPI:miso_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:mosi_m(0)\__PA ,
            input => \SPI:Net_1061\ ,
            pad => \SPI:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI:ss0_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:ss0_m(0)\__PA ,
            input => \SPI:ss_0\ ,
            pad => \SPI:ss0_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:Net_1062\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:Net_654\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_34:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:runmode_enable\ * \PWM_34:PWMUDB:tc_i\
        );
        Output = \PWM_34:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_12:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:runmode_enable\ * \PWM_12:PWMUDB:tc_i\
        );
        Output = \PWM_12:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_34:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:control_7\
        );
        Output = \PWM_34:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_34:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:cmp1_less\
        );
        Output = \PWM_34:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_34:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:cmp2_less\
        );
        Output = \PWM_34:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_34:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_34:PWMUDB:prevCompare1\ * \PWM_34:PWMUDB:cmp1_less\
        );
        Output = \PWM_34:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_34:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_34:PWMUDB:prevCompare2\ * \PWM_34:PWMUDB:cmp2_less\
        );
        Output = \PWM_34:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_2188, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:runmode_enable\ * \PWM_34:PWMUDB:cmp1_less\
        );
        Output = Net_2188 (fanout=1)

    MacroCell: Name=Net_2189, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:runmode_enable\ * \PWM_34:PWMUDB:cmp2_less\
        );
        Output = Net_2189 (fanout=1)

    MacroCell: Name=\PWM_12:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:control_7\
        );
        Output = \PWM_12:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_12:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:cmp1_less\
        );
        Output = \PWM_12:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_12:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:cmp2_less\
        );
        Output = \PWM_12:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_12:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_12:PWMUDB:prevCompare1\ * \PWM_12:PWMUDB:cmp1_less\
        );
        Output = \PWM_12:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_12:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_12:PWMUDB:prevCompare2\ * \PWM_12:PWMUDB:cmp2_less\
        );
        Output = \PWM_12:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_3491, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:runmode_enable\ * \PWM_12:PWMUDB:cmp1_less\
        );
        Output = Net_3491 (fanout=1)

    MacroCell: Name=Net_3525, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:runmode_enable\ * \PWM_12:PWMUDB:cmp2_less\
        );
        Output = Net_3525 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_34:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2726_digital ,
            cs_addr_2 => \PWM_34:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_34:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_34:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_34:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_34:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2726_digital ,
            cs_addr_2 => \PWM_34:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_34:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_34:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_34:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_34:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_34:PWMUDB:status_3\ ,
            chain_in => \PWM_34:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_34:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_12:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2726_digital ,
            cs_addr_2 => \PWM_12:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_12:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_12:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_12:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_12:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2726_digital ,
            cs_addr_2 => \PWM_12:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_12:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_12:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_12:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_12:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_12:PWMUDB:status_3\ ,
            chain_in => \PWM_12:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_12:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_34:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2726_digital ,
            status_3 => \PWM_34:PWMUDB:status_3\ ,
            status_2 => \PWM_34:PWMUDB:status_2\ ,
            status_1 => \PWM_34:PWMUDB:status_1\ ,
            status_0 => \PWM_34:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_12:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2726_digital ,
            status_3 => \PWM_12:PWMUDB:status_3\ ,
            status_2 => \PWM_12:PWMUDB:status_2\ ,
            status_1 => \PWM_12:PWMUDB:status_1\ ,
            status_0 => \PWM_12:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_34:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2726_digital ,
            control_7 => \PWM_34:PWMUDB:control_7\ ,
            control_6 => \PWM_34:PWMUDB:control_6\ ,
            control_5 => \PWM_34:PWMUDB:control_5\ ,
            control_4 => \PWM_34:PWMUDB:control_4\ ,
            control_3 => \PWM_34:PWMUDB:control_3\ ,
            control_2 => \PWM_34:PWMUDB:control_2\ ,
            control_1 => \PWM_34:PWMUDB:control_1\ ,
            control_0 => \PWM_34:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_12:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2726_digital ,
            control_7 => \PWM_12:PWMUDB:control_7\ ,
            control_6 => \PWM_12:PWMUDB:control_6\ ,
            control_5 => \PWM_12:PWMUDB:control_5\ ,
            control_4 => \PWM_12:PWMUDB:control_4\ ,
            control_3 => \PWM_12:PWMUDB:control_3\ ,
            control_2 => \PWM_12:PWMUDB:control_2\ ,
            control_1 => \PWM_12:PWMUDB:control_1\ ,
            control_0 => \PWM_12:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =InputInterrupt
        PORT MAP (
            interrupt => Net_386 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =TimerInterrupt
        PORT MAP (
            interrupt => Net_3688 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   15 :   10 :   25 : 60.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
Pre-configured Blocks         :    4 :    0 :    4 : 100.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.062ms
Tech mapping phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0091034s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0008358 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.50
                   Pterms :            4.00
               Macrocells :            4.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 131, final cost is 131 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       3.50 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_12:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:control_7\
        );
        Output = \PWM_12:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_12:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:runmode_enable\ * \PWM_12:PWMUDB:tc_i\
        );
        Output = \PWM_12:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3491, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:runmode_enable\ * \PWM_12:PWMUDB:cmp1_less\
        );
        Output = Net_3491 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3525, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:runmode_enable\ * \PWM_12:PWMUDB:cmp2_less\
        );
        Output = Net_3525 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_12:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:cmp1_less\
        );
        Output = \PWM_12:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_12:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_12:PWMUDB:prevCompare1\ * \PWM_12:PWMUDB:cmp1_less\
        );
        Output = \PWM_12:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_12:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_12:PWMUDB:cmp2_less\
        );
        Output = \PWM_12:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_12:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_12:PWMUDB:prevCompare2\ * \PWM_12:PWMUDB:cmp2_less\
        );
        Output = \PWM_12:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_12:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2726_digital ,
        cs_addr_2 => \PWM_12:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_12:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_12:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_12:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_12:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_12:PWMUDB:status_3\ ,
        chain_in => \PWM_12:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_12:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_12:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2726_digital ,
        status_3 => \PWM_12:PWMUDB:status_3\ ,
        status_2 => \PWM_12:PWMUDB:status_2\ ,
        status_1 => \PWM_12:PWMUDB:status_1\ ,
        status_0 => \PWM_12:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_12:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2726_digital ,
        control_7 => \PWM_12:PWMUDB:control_7\ ,
        control_6 => \PWM_12:PWMUDB:control_6\ ,
        control_5 => \PWM_12:PWMUDB:control_5\ ,
        control_4 => \PWM_12:PWMUDB:control_4\ ,
        control_3 => \PWM_12:PWMUDB:control_3\ ,
        control_2 => \PWM_12:PWMUDB:control_2\ ,
        control_1 => \PWM_12:PWMUDB:control_1\ ,
        control_0 => \PWM_12:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
datapathcell: Name =\PWM_34:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2726_digital ,
        cs_addr_2 => \PWM_34:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_34:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_34:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_34:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] contents:
datapathcell: Name =\PWM_12:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2726_digital ,
        cs_addr_2 => \PWM_12:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_12:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_12:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_12:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_34:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:control_7\
        );
        Output = \PWM_34:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_34:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:runmode_enable\ * \PWM_34:PWMUDB:tc_i\
        );
        Output = \PWM_34:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2188, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:runmode_enable\ * \PWM_34:PWMUDB:cmp1_less\
        );
        Output = Net_2188 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2189, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:runmode_enable\ * \PWM_34:PWMUDB:cmp2_less\
        );
        Output = Net_2189 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_34:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:cmp1_less\
        );
        Output = \PWM_34:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_34:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_34:PWMUDB:prevCompare1\ * \PWM_34:PWMUDB:cmp1_less\
        );
        Output = \PWM_34:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_34:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_34:PWMUDB:cmp2_less\
        );
        Output = \PWM_34:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_34:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2726_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_34:PWMUDB:prevCompare2\ * \PWM_34:PWMUDB:cmp2_less\
        );
        Output = \PWM_34:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_34:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2726_digital ,
        cs_addr_2 => \PWM_34:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_34:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_34:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_34:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_34:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_34:PWMUDB:status_3\ ,
        chain_in => \PWM_34:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_34:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_34:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2726_digital ,
        status_3 => \PWM_34:PWMUDB:status_3\ ,
        status_2 => \PWM_34:PWMUDB:status_2\ ,
        status_1 => \PWM_34:PWMUDB:status_1\ ,
        status_0 => \PWM_34:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_34:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2726_digital ,
        control_7 => \PWM_34:PWMUDB:control_7\ ,
        control_6 => \PWM_34:PWMUDB:control_6\ ,
        control_5 => \PWM_34:PWMUDB:control_5\ ,
        control_4 => \PWM_34:PWMUDB:control_4\ ,
        control_3 => \PWM_34:PWMUDB:control_3\ ,
        control_2 => \PWM_34:PWMUDB:control_2\ ,
        control_1 => \PWM_34:PWMUDB:control_1\ ,
        control_0 => \PWM_34:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =InputInterrupt
        PORT MAP (
            interrupt => Net_386 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =TimerInterrupt
        PORT MAP (
            interrupt => Net_3688 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:Net_1062\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \SPI:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:mosi_m(0)\__PA ,
        input => \SPI:Net_1061\ ,
        pad => \SPI:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \SPI:miso_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:miso_m(0)\__PA ,
        fb => \SPI:Net_663\ ,
        pad => \SPI:miso_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SPI:ss0_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:ss0_m(0)\__PA ,
        input => \SPI:ss_0\ ,
        pad => \SPI:ss0_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \SPI:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:sclk_m(0)\__PA ,
        input => \SPI:Net_1059\ ,
        pad => \SPI:sclk_m(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_servo3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_servo3(0)__PA ,
        input => Net_2188 ,
        pad => Pin_servo3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_servo1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_servo1(0)__PA ,
        input => Net_3491 ,
        pad => Pin_servo1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_servo2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_servo2(0)__PA ,
        input => Net_3525 ,
        pad => Pin_servo2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_servo4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_servo4(0)__PA ,
        input => Net_2189 ,
        pad => Pin_servo4(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RED(0)__PA ,
        pad => Pin_RED(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =InputPin
        PORT MAP (
            in_clock_en => tmpOE__Pin_servo4_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_servo4_net_0 ,
            out_reset => zero ,
            interrupt => Net_386 ,
            in_clock => ClockBlock_HFCLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "44906eef-7414-4079-8114-eb0c25d01ec7"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_beep(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_beep(0)__PA ,
        input => Net_1561 ,
        pad => Pin_beep(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:Net_654\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = InputPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => InputPin(0)__PA ,
        pad => InputPin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_GREEN(0)__PA ,
        pad => Pin_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_BLUE(0)__PA ,
        pad => Pin_BLUE(0)_PAD );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \SPI:Net_847_ff1\ ,
            ff_div_2 => \UART:Net_847_ff2\ ,
            ff_div_7 => Net_2726_ff7 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_8 => Net_2393_ff8 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\SPI:SCB\
        PORT MAP (
            clock => \SPI:Net_847_ff1\ ,
            interrupt => Net_2577 ,
            tx => \SPI:Net_1062\ ,
            rts => \SPI:Net_1053\ ,
            mosi_m => \SPI:Net_1061\ ,
            miso_m => \SPI:Net_663\ ,
            select_m_3 => \SPI:ss_3\ ,
            select_m_2 => \SPI:ss_2\ ,
            select_m_1 => \SPI:ss_1\ ,
            select_m_0 => \SPI:ss_0\ ,
            sclk_m => \SPI:Net_1059\ ,
            miso_s => \SPI:Net_1055\ ,
            tx_req => Net_2580 ,
            rx_req => Net_2579 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_2586 ,
            rx => \UART:Net_654\ ,
            tx => \UART:Net_1062\ ,
            rts => \UART:Net_1053\ ,
            mosi_m => \UART:Net_1061\ ,
            select_m_3 => \UART:ss_3\ ,
            select_m_2 => \UART:ss_2\ ,
            select_m_1 => \UART:ss_1\ ,
            select_m_0 => \UART:ss_0\ ,
            sclk_m => \UART:Net_1059\ ,
            miso_s => \UART:Net_1055\ ,
            tx_req => Net_2589 ,
            rx_req => Net_2588 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_Beep:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2393_ff8 ,
            capture => zero ,
            count => tmpOE__Pin_servo4_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2389 ,
            tr_overflow => Net_2388 ,
            tr_compare_match => Net_2390 ,
            line_out => Net_1561 ,
            line_out_compl => Net_2392 ,
            interrupt => Net_2387 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\Timer_10ms:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2726_ff7 ,
            capture => zero ,
            count => tmpOE__Pin_servo4_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_3690 ,
            tr_overflow => Net_3689 ,
            tr_compare_match => Net_3691 ,
            line_out => Net_3692 ,
            line_out_compl => Net_3693 ,
            interrupt => Net_3688 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_2726_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
        }
GANGED_PICU group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+--------------------
   0 |   1 |     * |      NONE |         CMOS_OUT |    \UART:tx(0)\ | In(\UART:Net_1062\)
     |   4 |     * |      NONE |         CMOS_OUT | \SPI:mosi_m(0)\ | In(\SPI:Net_1061\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | \SPI:miso_m(0)\ | FB(\SPI:Net_663\)
     |   6 |     * |      NONE |         CMOS_OUT |  \SPI:ss0_m(0)\ | In(\SPI:ss_0\)
     |   7 |     * |      NONE |         CMOS_OUT | \SPI:sclk_m(0)\ | In(\SPI:Net_1059\)
-----+-----+-------+-----------+------------------+-----------------+--------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |   Pin_servo3(0) | In(Net_2188)
     |   1 |     * |      NONE |         CMOS_OUT |   Pin_servo1(0) | In(Net_3491)
     |   2 |     * |      NONE |         CMOS_OUT |   Pin_servo2(0) | In(Net_3525)
     |   4 |     * |      NONE |         CMOS_OUT |   Pin_servo4(0) | In(Net_2189)
-----+-----+-------+-----------+------------------+-----------------+--------------------
   2 |   6 |     * |      NONE |         CMOS_OUT |      Pin_RED(0) | 
-----+-----+-------+-----------+------------------+-----------------+--------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     Pin_beep(0) | In(Net_1561)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    \UART:rx(0)\ | FB(\UART:Net_654\)
     |   5 |     * | ON_CHANGE |      RES_PULL_UP |     InputPin(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    Pin_GREEN(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |     Pin_BLUE(0) | 
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.598ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.653ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in EZtimer_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.408ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.470ms
API generation phase: Elapsed time ==> 2s.184ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
