/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire [10:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [29:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [36:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(celloutsig_1_17z ? celloutsig_1_6z : celloutsig_1_15z[7]);
  assign celloutsig_1_10z = ~((celloutsig_1_4z[1] | celloutsig_1_2z[1]) & celloutsig_1_4z[8]);
  assign celloutsig_1_13z = celloutsig_1_5z ^ celloutsig_1_4z[16];
  assign celloutsig_1_19z = celloutsig_1_3z ^ celloutsig_1_10z;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 12'h000;
    else _00_ <= in_data[41:30];
  assign celloutsig_0_5z = _00_[8:2] & { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_8z = celloutsig_0_5z & _00_[7:1];
  assign celloutsig_0_9z = { celloutsig_0_8z[2:1], celloutsig_0_7z } & celloutsig_0_4z;
  assign celloutsig_1_1z = in_data[107:103] & { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[4:1] & { celloutsig_1_0z[2], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[91:81] / { 1'h1, _00_[10:1] };
  assign celloutsig_1_5z = { celloutsig_1_0z[2], celloutsig_1_1z } == { celloutsig_1_2z[3:2], celloutsig_1_2z };
  assign celloutsig_1_17z = celloutsig_1_7z[26:8] == { celloutsig_1_4z[29:12], celloutsig_1_13z };
  assign celloutsig_0_7z = celloutsig_0_1z[10:7] === celloutsig_0_1z[3:0];
  assign celloutsig_1_3z = celloutsig_1_1z[2:0] && celloutsig_1_0z;
  assign celloutsig_1_6z = celloutsig_1_4z[17:14] && celloutsig_1_4z[28:25];
  assign celloutsig_0_4z = _00_[2:0] % { 1'h1, in_data[7:6] };
  assign celloutsig_1_4z = { in_data[146:136], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, in_data[136:117], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_2z = _00_[7] ? celloutsig_0_1z[10:7] : { 1'h0, _00_[6:4] };
  assign celloutsig_1_0z = in_data[161:159] >> in_data[141:139];
  assign celloutsig_1_15z = celloutsig_1_7z[32:25] <<< celloutsig_1_8z[7:0];
  assign celloutsig_1_8z = celloutsig_1_7z[28:19] ^ { celloutsig_1_7z[9:6], celloutsig_1_6z, celloutsig_1_1z };
  assign { celloutsig_1_7z[2], celloutsig_1_7z[6:3], celloutsig_1_7z[36:7] } = ~ { celloutsig_1_3z, celloutsig_1_2z, in_data[140:111] };
  assign celloutsig_1_7z[1:0] = { celloutsig_1_7z[2], celloutsig_1_7z[2] };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
