
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/nicolas/Git-Arqui/Arquitectura/uart/proyect/pa.fromHdl.tcl
# create_project -name uart -dir "/home/nicolas/Git-Arqui/Arquitectura/uart/proyect/planAhead_run_4" -part xc3s100ecp132-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file '/home/nicolas/Git-Arqui/Arquitectura/uart/proyect/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {transmitter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {receiver.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {baud_rate_gen.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {simple.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {alu.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-4
Using Verific elaboration
Parsing VHDL file "/home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/nicolas/Git-Arqui/Arquitectura/uart/proyect/transmitter.v" into library work
Analyzing Verilog file "/home/nicolas/Git-Arqui/Arquitectura/uart/proyect/receiver.v" into library work
Analyzing Verilog file "/home/nicolas/Git-Arqui/Arquitectura/uart/proyect/baud_rate_gen.v" into library work
Analyzing Verilog file "/home/nicolas/Git-Arqui/Arquitectura/uart/proyect/uart.v" into library work
Analyzing Verilog file "/home/nicolas/Git-Arqui/Arquitectura/uart/proyect/simple.v" into library work
Analyzing Verilog file "/home/nicolas/Git-Arqui/Arquitectura/uart/proyect/alu.v" into library work
Analyzing Verilog file "/home/nicolas/Git-Arqui/Arquitectura/uart/proyect/top.v" into library work
INFO: [Designutils 20-910] Reading macro library /home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /home/nicolas/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/nicolas/Git-Arqui/Arquitectura/uart/proyect/top.ucf]
Finished Parsing UCF File [/home/nicolas/Git-Arqui/Arquitectura/uart/proyect/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0e0516c0
update_compile_order -fileset sim_1
startgroup
set_property package_pin B2 [get_ports repeattx]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Oct 10 17:07:00 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
