Timing Analyzer report for ex9
Mon May 08 15:52:11 2006
Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'
  6. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  7. Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Type                                                       ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                                                                                  ; To                                                                                                                                                                     ; From Clock                                  ; To Clock                                    ; Failed Paths ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Worst-case tsu                                             ; N/A       ; None                             ; 15.508 ns                        ; SWITCH1                                                                                                                                                                                                               ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]                                                                                                     ; --                                          ; 50MHz                                       ; 0            ;
; Worst-case tco                                             ; N/A       ; None                             ; 7.698 ns                         ; T8052:inst|T51_Port:tp1|Port_Output[1]                                                                                                                                                                                ; LED[1]                                                                                                                                                                 ; 50MHz                                       ; --                                          ; 0            ;
; Worst-case tpd                                             ; N/A       ; None                             ; 1.879 ns                         ; altera_internal_jtag~TDO                                                                                                                                                                                              ; altera_reserved_tdo                                                                                                                                                    ; --                                          ; --                                          ; 0            ;
; Worst-case th                                              ; N/A       ; None                             ; 0.978 ns                         ; altera_internal_jtag~TMSUTAP                                                                                                                                                                                          ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                               ; --                                          ; altera_internal_jtag~TCKUTAP                ; 0            ;
; Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0' ; 10.681 ns ; 25.00 MHz ( period = 40.000 ns ) ; 34.11 MHz ( period = 29.319 ns ) ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                ; N/A       ; None                             ; 105.26 MHz ( period = 9.500 ns ) ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg11                                                ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_internal_jtag~TCKUTAP                ; altera_internal_jtag~TCKUTAP                ; 0            ;
; Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'  ; 0.727 ns  ; 25.00 MHz ( period = 40.000 ns ) ; N/A                              ; T8052:inst|rom_data_reg[2]                                                                                                                                                                                            ; T8052:inst|rom_data_reg[2]                                                                                                                                             ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                               ;           ;                                  ;                                  ;                                                                                                                                                                                                                       ;                                                                                                                                                                        ;                                             ;                                             ; 0            ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C12F256C7       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                             ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; altpll0:inst1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; 50MHz    ; 1                     ; 2                   ; -1.817 ns ;              ;
; 50MHz                                       ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                  ; To                                                                                                                                                                     ; From Clock                                  ; To Clock                                    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 10.681 ns                               ; 34.11 MHz ( period = 29.319 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.666 ns               ;
; 10.681 ns                               ; 34.11 MHz ( period = 29.319 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.666 ns               ;
; 10.681 ns                               ; 34.11 MHz ( period = 29.319 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.666 ns               ;
; 10.681 ns                               ; 34.11 MHz ( period = 29.319 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.666 ns               ;
; 10.681 ns                               ; 34.11 MHz ( period = 29.319 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.666 ns               ;
; 10.681 ns                               ; 34.11 MHz ( period = 29.319 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.666 ns               ;
; 10.681 ns                               ; 34.11 MHz ( period = 29.319 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.666 ns               ;
; 10.681 ns                               ; 34.11 MHz ( period = 29.319 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.666 ns               ;
; 10.693 ns                               ; 34.12 MHz ( period = 29.307 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.715 ns                 ; 29.022 ns               ;
; 10.797 ns                               ; 34.24 MHz ( period = 29.203 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.550 ns               ;
; 10.797 ns                               ; 34.24 MHz ( period = 29.203 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.550 ns               ;
; 10.797 ns                               ; 34.24 MHz ( period = 29.203 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.550 ns               ;
; 10.797 ns                               ; 34.24 MHz ( period = 29.203 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.550 ns               ;
; 10.797 ns                               ; 34.24 MHz ( period = 29.203 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.550 ns               ;
; 10.797 ns                               ; 34.24 MHz ( period = 29.203 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.550 ns               ;
; 10.797 ns                               ; 34.24 MHz ( period = 29.203 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.550 ns               ;
; 10.797 ns                               ; 34.24 MHz ( period = 29.203 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.347 ns                 ; 28.550 ns               ;
; 10.809 ns                               ; 34.26 MHz ( period = 29.191 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.715 ns                 ; 28.906 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg2  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg2  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg2  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg2  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg2  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg2  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg2  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg2  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg3  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg3  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg3  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg3  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg3  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg3  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg3  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg3  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg5  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg5  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg5  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg5  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg5  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg5  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg5  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg5  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg6  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg6  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg6  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg6  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg6  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg6  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg6  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg6  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg7  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg7  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg7  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg7  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg7  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg7  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg7  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg7  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg9  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg9  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg9  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg9  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg9  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg9  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg9  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg9  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg10 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg10 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg10 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg10 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg10 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg10 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg10 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg10 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.200 ns                               ; 34.72 MHz ( period = 28.800 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.414 ns                 ; 28.214 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg2  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg3  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg4  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg5  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg6  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg7  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg9  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg10 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.212 ns                               ; 34.74 MHz ( period = 28.788 ns )                    ; T8052:inst|T51:core51|PSW[7]                                                                                                                                                                                          ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~porta_address_reg11 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 28.570 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg11                                                ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg10                                                ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg9                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg8                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg7                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg6                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg5                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg4                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg3                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg2                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg1                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.276 ns                               ; 34.81 MHz ( period = 28.724 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg0                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 28.052 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg11                                                ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg10                                                ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg9                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg8                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg7                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg6                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg5                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg4                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg3                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg2                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg1                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.392 ns                               ; 34.96 MHz ( period = 28.608 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~porta_address_reg0                                                 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~porta_address_reg8  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.328 ns                 ; 27.936 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_we_reg        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_datain_reg0   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg0  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; 11.473 ns                               ; 35.05 MHz ( period = 28.527 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~porta_address_reg1  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.418 ns                 ; 27.945 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                       ;                                                                                                                                                                        ;                                             ;                                             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                    ; To                                                                                                                                                                                                    ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg0   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg1   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg2   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg3   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg4   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg5   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg6   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg7   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg8   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg9   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg10  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg11  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg0   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg1   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg2   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg3   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg4   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg5   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg6   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg7   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg8   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg9   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg10  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_address_reg11  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 118.01 MHz ( period = 8.474 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.172 ns                ;
; N/A                                     ; 118.32 MHz ( period = 8.452 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.150 ns                ;
; N/A                                     ; 118.36 MHz ( period = 8.449 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.147 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                           ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.004 ns                ;
; N/A                                     ; 124.01 MHz ( period = 8.064 ns )                    ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                 ; sld_hub:sld_hub_inst|hub_tdo~1366                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg0  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg1  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg2  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg3  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg4  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg5  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg6  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg7  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg8  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg9  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg10 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_address_reg11 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 125.82 MHz ( period = 7.948 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                               ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.646 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                             ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.681 ns                ;
; N/A                                     ; 126.17 MHz ( period = 7.926 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                               ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.624 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                               ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.621 ns                ;
; N/A                                     ; 126.49 MHz ( period = 7.906 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                             ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.659 ns                ;
; N/A                                     ; 126.53 MHz ( period = 7.903 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                             ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.656 ns                ;
; N/A                                     ; 127.57 MHz ( period = 7.839 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                           ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.592 ns                ;
; N/A                                     ; 127.91 MHz ( period = 7.818 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                           ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.602 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                           ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.584 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg0   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg1   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg2   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg3   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg4   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg5   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg6   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg7   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg8   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg9   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg10  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_address_reg11  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                             ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg0   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg1   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg2   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg3   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg4   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg5   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg6   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg7   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg8   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg9   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg10  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_address_reg11  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg0   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg1   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg2   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg3   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg4   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg5   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg6   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg7   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg8   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg9   ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg10  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.00 MHz ( period = 7.752 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~portb_address_reg11  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 129.03 MHz ( period = 7.750 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 130.06 MHz ( period = 7.689 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                               ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.451 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.340 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg0  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg1  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg2  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg3  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg4  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg5  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg6  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg7  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg8  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg9  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg10 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_address_reg11 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 132.63 MHz ( period = 7.540 ns )                    ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                 ; sld_hub:sld_hub_inst|hub_tdo~1366                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.539 ns                ;
; N/A                                     ; 134.28 MHz ( period = 7.447 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                           ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                             ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.158 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg0  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg1  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg2  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg3  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg4  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg5  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg6  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg7  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg8  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg9  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg10 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.08 MHz ( period = 7.403 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_address_reg11 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 135.43 MHz ( period = 7.384 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                             ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                             ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.150 ns                ;
; N/A                                     ; 135.96 MHz ( period = 7.355 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                           ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                               ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                               ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.049 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg0    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg1    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg2    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg3    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg4    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg5    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg6    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg7    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg8    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg9    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg10   ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_address_reg11   ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.95 MHz ( period = 7.302 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                               ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.031 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.928 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg0    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg1    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg2    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg3    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg4    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg5    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg6    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg7    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg8    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg9    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg10   ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_address_reg11   ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                               ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.922 ns                ;
; N/A                                     ; 138.72 MHz ( period = 7.209 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.938 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                             ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a2~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 139.06 MHz ( period = 7.191 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.920 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg0    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg1    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg2    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg3    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg4    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg5    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg6    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg7    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg8    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg9    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg10   ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_address_reg11   ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 141.84 MHz ( period = 7.050 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                           ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.803 ns                ;
; N/A                                     ; 142.29 MHz ( period = 7.028 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                           ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a3~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.781 ns                ;
; N/A                                     ; 142.35 MHz ( period = 7.025 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                           ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a6~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.778 ns                ;
; N/A                                     ; 142.59 MHz ( period = 7.013 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                             ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.833 ns                ;
; N/A                                     ; 142.78 MHz ( period = 7.004 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                           ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 142.94 MHz ( period = 6.996 ns )                    ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                 ; sld_hub:sld_hub_inst|hub_tdo~1367                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; 143.91 MHz ( period = 6.949 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                               ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.714 ns                ;
; N/A                                     ; 144.49 MHz ( period = 6.921 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                             ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a1~portb_we_reg                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.528 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                           ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a10~portb_we_reg                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.627 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                               ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.555 ns                ;
; N/A                                     ; 146.24 MHz ( period = 6.838 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~portb_we_reg                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg0    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg1    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg2    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg3    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg4    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg5    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg6    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg7    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg8    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg9    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg10   ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ram_block3a7~portb_address_reg11   ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 146.99 MHz ( period = 6.803 ns )                    ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                 ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 147.02 MHz ( period = 6.802 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                    ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~portb_address_reg1  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~portb_address_reg2  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~portb_address_reg3  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~portb_address_reg4  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~portb_address_reg5  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~portb_address_reg6  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~portb_address_reg7  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~portb_address_reg8  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~portb_address_reg9  ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~portb_address_reg10 ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.224 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                         ;                                                                                                                                                                                                       ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------------------------------------------------------+-------------------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                  ; To                                                    ; From Clock                                  ; To Clock                                    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------+-------------------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.727 ns                                ; T8052:inst|rom_data_reg[2]                            ; T8052:inst|rom_data_reg[2]                            ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.774 ns                                ; T8052:inst|T51:core51|PC[1]                           ; T8052:inst|T51:core51|OPC[1]                          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.589 ns                 ;
; 0.774 ns                                ; T8052:inst|T51:core51|PC[5]                           ; T8052:inst|T51:core51|OPC[5]                          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.589 ns                 ;
; 0.784 ns                                ; T8052:inst|T51:core51|PC[15]                          ; T8052:inst|T51:core51|PC[15]                          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.599 ns                 ;
; 0.785 ns                                ; T8052:inst|T51:core51|PC[14]                          ; T8052:inst|T51:core51|PC[14]                          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.600 ns                 ;
; 0.789 ns                                ; T8052:inst|T51:core51|PC[6]                           ; T8052:inst|T51:core51|OPC[6]                          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.604 ns                 ;
; 0.795 ns                                ; T8052:inst|T51:core51|PC[7]                           ; T8052:inst|T51:core51|OPC[7]                          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.610 ns                 ;
; 0.913 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]   ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.728 ns                 ;
; 0.920 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[12] ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.735 ns                 ;
; 0.922 ns                                ; T8052:inst|T51_TC01:tc01|TMOD[7]                      ; T8052:inst|T51_TC01:tc01|Tick1                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.737 ns                 ;
; 0.922 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[11]  ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[11]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.737 ns                 ;
; 0.923 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[11] ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.738 ns                 ;
; 0.925 ns                                ; T8052:inst|T51:core51|Int_Acc[3]                      ; T8052:inst|T51_Glue:glue51|TCON[7]                    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.740 ns                 ;
; 0.925 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[5]                  ; T8052:inst|T51_UART:uart|Baud_Cnt[5]                  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.740 ns                 ;
; 0.927 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]    ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.742 ns                 ;
; 0.930 ns                                ; T8052:inst|T51_TC01:tc01|Cnt1[12]                     ; T8052:inst|T51_TC01:tc01|Cnt1[12]                     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.745 ns                 ;
; 0.930 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[8]               ; T8052:inst|T51_UART:uart|RX_ShiftReg[8]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.745 ns                 ;
; 0.934 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]    ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.749 ns                 ;
; 0.935 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[8]   ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[8]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.750 ns                 ;
; 0.937 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[0]                         ; T8052:inst|T51_TC2:tc2|Cnt[0]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.752 ns                 ;
; 0.938 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[10] ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.753 ns                 ;
; 0.941 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]    ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.756 ns                 ;
; 0.943 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[10]                        ; T8052:inst|T51_TC2:tc2|Cnt[10]                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.758 ns                 ;
; 0.946 ns                                ; T8052:inst|T51:core51|PCPaused[3]                     ; T8052:inst|T51:core51|PCPaused[3]                     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.761 ns                 ;
; 0.946 ns                                ; T8052:inst|T51:core51|Int_Trig_r[0]                   ; T8052:inst|T51:core51|Int_Acc[0]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.761 ns                 ;
; 0.948 ns                                ; T8052:inst|T51:core51|Int_Trig_r[0]                   ; T8052:inst|T51:core51|Int_Acc[1]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.763 ns                 ;
; 0.949 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[2]                  ; T8052:inst|T51_UART:uart|BaudFix                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.764 ns                 ;
; 0.950 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]   ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.765 ns                 ;
; 0.952 ns                                ; T8052:inst|T51:core51|PCPaused[1]                     ; T8052:inst|T51:core51|PCPaused[1]                     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.767 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0]   ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.956 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                    ; T8052:inst|T51_UART:uart|TX_Cnt[1]                    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.771 ns                 ;
; 0.956 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                    ; T8052:inst|T51_UART:uart|TX_Cnt[2]                    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.771 ns                 ;
; 0.958 ns                                ; T8052:inst|T51:core51|FCycle[1]                       ; T8052:inst|T51:core51|FCycle[1]                       ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.773 ns                 ;
; 0.960 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                    ; T8052:inst|T51_UART:uart|TX_Tick                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.775 ns                 ;
; 0.961 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                 ; T8052:inst|T51_TC01:tc01|Prescaler[3]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.776 ns                 ;
; 0.961 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                    ; T8052:inst|T51_UART:uart|TX_Cnt[3]                    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.776 ns                 ;
; 0.963 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]   ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.778 ns                 ;
; 0.966 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                 ; T8052:inst|T51_TC01:tc01|Tick12                       ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.781 ns                 ;
; 0.967 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                 ; T8052:inst|T51_TC01:tc01|Prescaler[2]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.782 ns                 ;
; 0.970 ns                                ; T8052:inst|T51:core51|FCycle[1]                       ; T8052:inst|T51:core51|FCycle[0]                       ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.785 ns                 ;
; 0.976 ns                                ; T8052:inst|T51_UART:uart|Prescaler[0]                 ; T8052:inst|T51_TC01:tc01|Prescaler[1]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.791 ns                 ;
; 0.976 ns                                ; T8052:inst|T51_UART:uart|Prescaler[0]                 ; T8052:inst|T51_UART:uart|Prescaler[0]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.791 ns                 ;
; 0.992 ns                                ; T8052:inst|T51:core51|PC[10]                          ; T8052:inst|T51:core51|OPC[10]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.807 ns                 ;
; 0.995 ns                                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[0]                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[0]                ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.810 ns                 ;
; 1.087 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]    ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.902 ns                 ;
; 1.089 ns                                ; T8052:inst|T51_TC01:tc01|Tick12                       ; T8052:inst|T51_TC01:tc01|Tick0                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.904 ns                 ;
; 1.095 ns                                ; T8052:inst|T51:core51|HPInt                           ; T8052:inst|T51:core51|HPInt                           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.910 ns                 ;
; 1.095 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[13]  ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[13]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.910 ns                 ;
; 1.095 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[3]                  ; T8052:inst|T51_UART:uart|BaudFix                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.910 ns                 ;
; 1.098 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[12]  ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[12]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.913 ns                 ;
; 1.103 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[2]                    ; T8052:inst|T51_UART:uart|TX_Cnt[2]                    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.918 ns                 ;
; 1.107 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[2]                    ; T8052:inst|T51_UART:uart|TX_Tick                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.922 ns                 ;
; 1.107 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[8]               ; T8052:inst|T51_UART:uart|TX_ShiftReg[8]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.922 ns                 ;
; 1.108 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[2]                    ; T8052:inst|T51_UART:uart|TX_Cnt[3]                    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.923 ns                 ;
; 1.112 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[10]  ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[10]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.927 ns                 ;
; 1.116 ns                                ; T8052:inst|T51_UART:uart|Samples[1]                   ; T8052:inst|T51_UART:uart|RX_Filtered                  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.931 ns                 ;
; 1.118 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[2]                 ; T8052:inst|T51_TC01:tc01|Prescaler[2]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.933 ns                 ;
; 1.118 ns                                ; T8052:inst|T51_TC2:tc2|TCON[4]                        ; T8052:inst|T51_TC2:tc2|Tick12                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.933 ns                 ;
; 1.120 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[2]                 ; T8052:inst|T51_TC01:tc01|Tick12                       ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.935 ns                 ;
; 1.120 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[2]                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[2]                ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.935 ns                 ;
; 1.121 ns                                ; T8052:inst|T51_UART:uart|Samples[0]                   ; T8052:inst|T51_UART:uart|Samples[1]                   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.936 ns                 ;
; 1.121 ns                                ; T8052:inst|T51_UART:uart|TX_Data[5]                   ; T8052:inst|T51_UART:uart|TX_ShiftReg[4]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.936 ns                 ;
; 1.122 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[2]                 ; T8052:inst|T51_TC01:tc01|Prescaler[3]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.937 ns                 ;
; 1.122 ns                                ; T8052:inst|T51_UART:uart|Bit_Phase[0]                 ; T8052:inst|T51_UART:uart|Bit_Phase[0]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.937 ns                 ;
; 1.123 ns                                ; T8052:inst|T51_TC2:tc2|Prescaler[1]                   ; T8052:inst|T51_TC2:tc2|Prescaler[1]                   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.938 ns                 ;
; 1.132 ns                                ; T8052:inst|T51:core51|Inst[6]                         ; T8052:inst|T51:core51|Inst[6]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.947 ns                 ;
; 1.132 ns                                ; T8052:inst|T51:core51|Inst[3]                         ; T8052:inst|T51:core51|Inst[3]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.947 ns                 ;
; 1.143 ns                                ; T8052:inst|T51:core51|Inst[5]                         ; T8052:inst|T51:core51|Inst[5]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.958 ns                 ;
; 1.143 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[1]                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[1]                ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.958 ns                 ;
; 1.151 ns                                ; T8052:inst|T51:core51|IPending                        ; T8052:inst|T51:core51|Int_Acc[1]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.966 ns                 ;
; 1.155 ns                                ; T8052:inst|T51_UART:uart|RX_Filtered                  ; T8052:inst|T51_UART:uart|Bit_Phase[3]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.970 ns                 ;
; 1.156 ns                                ; T8052:inst|T51_UART:uart|RX_Filtered                  ; T8052:inst|T51_UART:uart|Bit_Phase[2]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.971 ns                 ;
; 1.158 ns                                ; T8052:inst|T51:core51|ICall                           ; T8052:inst|T51:core51|Int_Acc[0]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.973 ns                 ;
; 1.163 ns                                ; T8052:inst|T51:core51|B[7]                            ; T8052:inst|T51:core51|B[7]                            ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.978 ns                 ;
; 1.168 ns                                ; T8052:inst|T51:core51|PCPaused[2]                     ; T8052:inst|T51:core51|PCPaused[2]                     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.983 ns                 ;
; 1.173 ns                                ; T8052:inst|T51_TC2:tc2|TCON[7]                        ; T8052:inst|T51_TC2:tc2|TCON[7]                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.988 ns                 ;
; 1.174 ns                                ; T8052:inst|T51_TC01:tc01|Cnt1[9]                      ; T8052:inst|T51_TC01:tc01|Cnt1[9]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.989 ns                 ;
; 1.175 ns                                ; T8052:inst|T51_UART:uart|SCON[1]                      ; T8052:inst|T51_UART:uart|SCON[1]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.990 ns                 ;
; 1.175 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[14] ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.990 ns                 ;
; 1.175 ns                                ; T8052:inst|T51_TC2:tc2|TCON[2]                        ; T8052:inst|T51_TC2:tc2|Tick                           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.990 ns                 ;
; 1.175 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[3]                  ; T8052:inst|T51_UART:uart|Baud_Cnt[3]                  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.990 ns                 ;
; 1.176 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[13] ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.991 ns                 ;
; 1.177 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[8]  ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.992 ns                 ;
; 1.178 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[9]   ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[9]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.993 ns                 ;
; 1.181 ns                                ; T8052:inst|T51_TC01:tc01|TMOD[6]                      ; T8052:inst|T51_TC01:tc01|Tick1                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.996 ns                 ;
; 1.181 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[9]                         ; T8052:inst|T51_TC2:tc2|Cnt[9]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.996 ns                 ;
; 1.182 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[1]                         ; T8052:inst|T51_TC2:tc2|Cnt[1]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.997 ns                 ;
; 1.183 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[5]                         ; T8052:inst|T51_TC2:tc2|Cnt[5]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.998 ns                 ;
; 1.184 ns                                ; T8052:inst|T51:core51|DPL0[0]                         ; T8052:inst|T51:core51|DPL0[0]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.999 ns                 ;
; 1.184 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[0]                    ; T8052:inst|T51_UART:uart|TX_Cnt[0]                    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.999 ns                 ;
; 1.185 ns                                ; T8052:inst|T51_UART:uart|SCON[6]                      ; T8052:inst|T51_UART:uart|RX_Filtered                  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.000 ns                 ;
; 1.186 ns                                ; T8052:inst|T51_UART:uart|SCON[6]                      ; T8052:inst|T51_UART:uart|Samples[1]                   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.001 ns                 ;
; 1.187 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[7]                         ; T8052:inst|T51_TC2:tc2|Cnt[7]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.002 ns                 ;
; 1.187 ns                                ; T8052:inst|T51_UART:uart|Prescaler[2]                 ; T8052:inst|T51_UART:uart|Prescaler[2]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.002 ns                 ;
; 1.188 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[12]                        ; T8052:inst|T51_TC2:tc2|Cnt[12]                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.003 ns                 ;
; 1.190 ns                                ; T8052:inst|T51_UART:uart|Prescaler[1]                 ; T8052:inst|T51_UART:uart|Prescaler[1]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.005 ns                 ;
; 1.191 ns                                ; T8052:inst|T51_UART:uart|SCON[0]                      ; T8052:inst|T51_UART:uart|SCON[0]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.006 ns                 ;
; 1.191 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[13]                        ; T8052:inst|T51_TC2:tc2|Cnt[13]                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.006 ns                 ;
; 1.191 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[4]                  ; T8052:inst|T51_UART:uart|Baud_Cnt[4]                  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.006 ns                 ;
; 1.192 ns                                ; T8052:inst|T51:core51|B[3]                            ; T8052:inst|T51:core51|B[3]                            ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.007 ns                 ;
; 1.192 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]   ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.007 ns                 ;
; 1.193 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[15]                        ; T8052:inst|T51_TC2:tc2|Cnt[15]                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.008 ns                 ;
; 1.193 ns                                ; T8052:inst|T51_UART:uart|Bit_Phase[3]                 ; T8052:inst|T51_UART:uart|Bit_Phase[3]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.008 ns                 ;
; 1.195 ns                                ; T8052:inst|T51:core51|FCycle[0]                       ; T8052:inst|T51:core51|FCycle[0]                       ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.010 ns                 ;
; 1.195 ns                                ; T8052:inst|T51_UART:uart|Samples[1]                   ; T8052:inst|T51_UART:uart|Samples[1]                   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.010 ns                 ;
; 1.196 ns                                ; T8052:inst|T51_TC01:tc01|TMOD[3]                      ; T8052:inst|T51_TC01:tc01|Tick0                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.011 ns                 ;
; 1.197 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[4]                  ; T8052:inst|T51_UART:uart|BaudFix                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.012 ns                 ;
; 1.198 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[2]                  ; T8052:inst|T51_UART:uart|Baud_Cnt[2]                  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.013 ns                 ;
; 1.199 ns                                ; T8052:inst|T51_UART:uart|TXD_i                        ; T8052:inst|T51_UART:uart|TXD_i                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.014 ns                 ;
; 1.199 ns                                ; T8052:inst|T51_UART:uart|Prescaler[1]                 ; T8052:inst|T51_UART:uart|Tick6                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.014 ns                 ;
; 1.200 ns                                ; T8052:inst|T51_UART:uart|Samples[0]                   ; T8052:inst|T51_UART:uart|RX_Filtered                  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.015 ns                 ;
; 1.201 ns                                ; T8052:inst|T51_UART:uart|Samples[0]                   ; T8052:inst|T51_UART:uart|Samples[0]                   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.016 ns                 ;
; 1.203 ns                                ; T8052:inst|T51:core51|FCycle[0]                       ; T8052:inst|T51:core51|FCycle[1]                       ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.018 ns                 ;
; 1.219 ns                                ; T8052:inst|T51:core51|B[1]                            ; T8052:inst|T51:core51|B[1]                            ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.034 ns                 ;
; 1.220 ns                                ; T8052:inst|T51_TC2:tc2|TCON[5]                        ; T8052:inst|T51_TC2:tc2|Tick12                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.035 ns                 ;
; 1.225 ns                                ; T8052:inst|T51_UART:uart|Prescaler[0]                 ; T8052:inst|T51_TC01:tc01|Prescaler[3]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.040 ns                 ;
; 1.226 ns                                ; T8052:inst|T51_UART:uart|Prescaler[0]                 ; T8052:inst|T51_TC01:tc01|Tick12                       ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.041 ns                 ;
; 1.226 ns                                ; T8052:inst|T51_UART:uart|Prescaler[0]                 ; T8052:inst|T51_TC01:tc01|Prescaler[2]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.041 ns                 ;
; 1.229 ns                                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[2]                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[2]                ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.044 ns                 ;
; 1.231 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[3]                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[3]                ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.046 ns                 ;
; 1.233 ns                                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[1]                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[1]                ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.048 ns                 ;
; 1.236 ns                                ; T8052:inst|T51:core51|IPending                        ; T8052:inst|T51:core51|IPending                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.051 ns                 ;
; 1.238 ns                                ; T8052:inst|T51:core51|IPending                        ; T8052:inst|T51:core51|Int_Acc[0]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.053 ns                 ;
; 1.242 ns                                ; T8052:inst|T51:core51|B[0]                            ; T8052:inst|T51:core51|B[0]                            ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.057 ns                 ;
; 1.245 ns                                ; T8052:inst|T51:core51|P2R[0]                          ; T8052:inst|RAM_Addr_r[8]                              ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.060 ns                 ;
; 1.249 ns                                ; T8052:inst|T51:core51|DPL0[5]                         ; T8052:inst|T51:core51|DPL0[5]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.064 ns                 ;
; 1.250 ns                                ; T8052:inst|T51:core51|ICall                           ; T8052:inst|T51:core51|ICall                           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.065 ns                 ;
; 1.251 ns                                ; T8052:inst|T51:core51|ICall                           ; T8052:inst|T51:core51|Int_Acc[1]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.066 ns                 ;
; 1.252 ns                                ; T8052:inst|T51:core51|P2R[7]                          ; T8052:inst|RAM_Addr_r[15]                             ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.067 ns                 ;
; 1.258 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]                ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.073 ns                 ;
; 1.265 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[1]                ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.080 ns                 ;
; 1.273 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[1]               ; T8052:inst|T51_UART:uart|TX_ShiftReg[1]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.088 ns                 ;
; 1.300 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[9]  ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.115 ns                 ;
; 1.304 ns                                ; T8052:inst|T51_UART:uart|RX_Filtered                  ; T8052:inst|T51_UART:uart|RX_Filtered                  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.119 ns                 ;
; 1.309 ns                                ; T8052:inst|T51_TC2:tc2|TCON[1]                        ; T8052:inst|T51_TC2:tc2|Tick                           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.124 ns                 ;
; 1.310 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15] ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.125 ns                 ;
; 1.311 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]    ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.126 ns                 ;
; 1.312 ns                                ; T8052:inst|T51_TC01:tc01|Cnt1[10]                     ; T8052:inst|T51_TC01:tc01|Cnt1[10]                     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.127 ns                 ;
; 1.316 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[14]  ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[14]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.131 ns                 ;
; 1.316 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[4]                         ; T8052:inst|T51_TC2:tc2|Cnt[4]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.131 ns                 ;
; 1.316 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[1]                  ; T8052:inst|T51_UART:uart|Baud_Cnt[1]                  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.131 ns                 ;
; 1.317 ns                                ; T8052:inst|T51:core51|B[4]                            ; T8052:inst|T51:core51|B[4]                            ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.132 ns                 ;
; 1.319 ns                                ; T8052:inst|T51_TC01:tc01|TMOD[2]                      ; T8052:inst|T51_TC01:tc01|Tick0                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.134 ns                 ;
; 1.320 ns                                ; T8052:inst|T51_TC01:tc01|Cnt1[11]                     ; T8052:inst|T51_TC01:tc01|Cnt1[11]                     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.135 ns                 ;
; 1.320 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[6]                         ; T8052:inst|T51_TC2:tc2|Cnt[6]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.135 ns                 ;
; 1.321 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]   ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.136 ns                 ;
; 1.321 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[14]                        ; T8052:inst|T51_TC2:tc2|Cnt[14]                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.136 ns                 ;
; 1.321 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[8]                         ; T8052:inst|T51_TC2:tc2|Cnt[8]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.136 ns                 ;
; 1.321 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[3]                         ; T8052:inst|T51_TC2:tc2|Cnt[3]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.136 ns                 ;
; 1.322 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[11]                        ; T8052:inst|T51_TC2:tc2|Cnt[11]                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.137 ns                 ;
; 1.323 ns                                ; T8052:inst|T51_Glue:glue51|Int0_r[1]                  ; T8052:inst|T51_Glue:glue51|TCON[1]                    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.138 ns                 ;
; 1.323 ns                                ; T8052:inst|T51:core51|P2R[0]                          ; T8052:inst|T51:core51|P2R[0]                          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.138 ns                 ;
; 1.325 ns                                ; T8052:inst|T51:core51|B[5]                            ; T8052:inst|T51:core51|B[5]                            ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.140 ns                 ;
; 1.325 ns                                ; T8052:inst|T51_Glue:glue51|Int0_r[1]                  ; T8052:inst|T51_Glue:glue51|TCON[3]                    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.140 ns                 ;
; 1.328 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[8]               ; T8052:inst|T51_UART:uart|TX_ShiftReg[7]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.143 ns                 ;
; 1.329 ns                                ; T8052:inst|T51:core51|PCPaused[0]                     ; T8052:inst|T51:core51|PCPaused[0]                     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.144 ns                 ;
; 1.331 ns                                ; T8052:inst|T51:core51|INC_DPTR                        ; T8052:inst|T51:core51|DPH0[7]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.146 ns                 ;
; 1.332 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[3]                 ; T8052:inst|T51_TC01:tc01|Prescaler[3]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.147 ns                 ;
; 1.334 ns                                ; T8052:inst|T51:core51|INC_DPTR                        ; T8052:inst|T51:core51|DPL0[1]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.149 ns                 ;
; 1.335 ns                                ; T8052:inst|T51:core51|PCPaused[0]                     ; T8052:inst|T51:core51|PCPaused[2]                     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.150 ns                 ;
; 1.335 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2]   ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.150 ns                 ;
; 1.335 ns                                ; T8052:inst|T51_UART:uart|BaudC1_g                     ; T8052:inst|T51_UART:uart|BaudC1_g                     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.150 ns                 ;
; 1.336 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[3]                 ; T8052:inst|T51_TC01:tc01|Tick12                       ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.151 ns                 ;
; 1.336 ns                                ; T8052:inst|T51_UART:uart|TX_Start                     ; T8052:inst|T51_UART:uart|TX_Start                     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.151 ns                 ;
; 1.337 ns                                ; T8052:inst|T51_TC01:tc01|Cnt1[8]                      ; T8052:inst|T51_TC01:tc01|Cnt1[8]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.152 ns                 ;
; 1.337 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[3]                 ; T8052:inst|T51_TC01:tc01|Prescaler[2]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.152 ns                 ;
; 1.337 ns                                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[0]                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[3]                ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.152 ns                 ;
; 1.343 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                 ; T8052:inst|T51_TC01:tc01|Prescaler[1]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.158 ns                 ;
; 1.344 ns                                ; T8052:inst|T51:core51|B[2]                            ; T8052:inst|T51:core51|B[2]                            ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.159 ns                 ;
; 1.349 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]   ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.164 ns                 ;
; 1.349 ns                                ; T8052:inst|T51_UART:uart|TX_Data[7]                   ; T8052:inst|T51_UART:uart|TX_ShiftReg[7]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.164 ns                 ;
; 1.350 ns                                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[3]                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[3]                ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.165 ns                 ;
; 1.360 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[7]  ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.175 ns                 ;
; 1.367 ns                                ; T8052:inst|T51:core51|Inst[7]                         ; T8052:inst|T51:core51|Inst[7]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.182 ns                 ;
; 1.379 ns                                ; T8052:inst|T51:core51|IPending                        ; T8052:inst|T51:core51|HPInt                           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.194 ns                 ;
; 1.388 ns                                ; T8052:inst|T51:core51|B[0]                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.203 ns                 ;
; 1.395 ns                                ; T8052:inst|T51:core51|Inst[4]                         ; T8052:inst|T51:core51|Inst[4]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.210 ns                 ;
; 1.405 ns                                ; T8052:inst|T51_TC2:tc2|Cpt[15]                        ; T8052:inst|T51_TC2:tc2|Cnt[15]                        ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.220 ns                 ;
; 1.405 ns                                ; T8052:inst|T51_UART:uart|RX_Filtered                  ; T8052:inst|T51_UART:uart|Bit_Phase[1]                 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.220 ns                 ;
; 1.416 ns                                ; T8052:inst|T51_TC2:tc2|Cpt[7]                         ; T8052:inst|T51_TC2:tc2|Cnt[7]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.231 ns                 ;
; 1.440 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[1]               ; T8052:inst|T51_UART:uart|TX_ShiftReg[0]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.255 ns                 ;
; 1.443 ns                                ; T8052:inst|T51:core51|PC[8]                           ; T8052:inst|T51:core51|OPC[8]                          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.258 ns                 ;
; 1.447 ns                                ; T8052:inst|T51:core51|DPL0[7]                         ; T8052:inst|T51:core51|DPL0[7]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.262 ns                 ;
; 1.452 ns                                ; T8052:inst|T51:core51|P2R[1]                          ; T8052:inst|T51:core51|P2R[1]                          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.267 ns                 ;
; 1.454 ns                                ; T8052:inst|T51:core51|P2R[6]                          ; T8052:inst|T51:core51|P2R[6]                          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.269 ns                 ;
; 1.457 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[6]               ; T8052:inst|T51_UART:uart|TX_ShiftReg[6]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.272 ns                 ;
; 1.465 ns                                ; T8052:inst|T51:core51|PC[4]                           ; T8052:inst|T51:core51|OPC[4]                          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.177 ns                  ; 1.288 ns                 ;
; 1.467 ns                                ; T8052:inst|T51_TC01:tc01|Cnt0[5]                      ; T8052:inst|T51_TC01:tc01|Cnt0[5]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.282 ns                 ;
; 1.481 ns                                ; T8052:inst|RAM_Addr_r[14]                             ; T8052:inst|mux_sel_r[2]                               ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.296 ns                 ;
; 1.489 ns                                ; T8052:inst|T51_TC2:tc2|Cpt[2]                         ; T8052:inst|T51_TC2:tc2|Cnt[2]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.304 ns                 ;
; 1.501 ns                                ; T8052:inst|T51_UART:uart|Prescaler[0]                 ; T8052:inst|T51_TC2:tc2|Tick12                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.316 ns                 ;
; 1.506 ns                                ; T8052:inst|T51:core51|IP[5]                           ; T8052:inst|T51:core51|Int_Trig_r[5]                   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.321 ns                 ;
; 1.507 ns                                ; T8052:inst|T51:core51|P2R[1]                          ; T8052:inst|RAM_Addr_r[9]                              ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.322 ns                 ;
; 1.512 ns                                ; T8052:inst|T51:core51|P2R[6]                          ; T8052:inst|RAM_Addr_r[14]                             ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.327 ns                 ;
; 1.519 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[3]                    ; T8052:inst|T51_UART:uart|TX_Tick                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.334 ns                 ;
; 1.520 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[3]                    ; T8052:inst|T51_UART:uart|TX_Cnt[3]                    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.335 ns                 ;
; 1.525 ns                                ; T8052:inst|T51:core51|DPL0[3]                         ; T8052:inst|T51:core51|DPL0[3]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.340 ns                 ;
; 1.529 ns                                ; T8052:inst|T51:core51|PC[15]                          ; T8052:inst|T51:core51|OPC[15]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.244 ns                  ; 1.285 ns                 ;
; 1.535 ns                                ; T8052:inst|T51_TC2:tc2|Cnt[2]                         ; T8052:inst|T51_TC2:tc2|Cnt[2]                         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.350 ns                 ;
; 1.540 ns                                ; T8052:inst|T51:core51|Int_Trig_r[1]                   ; T8052:inst|T51:core51|Int_Acc[1]                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.355 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)   ;                                                       ;                                             ;                                             ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------+-------------------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                                ; To Clock                     ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 15.508 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]                                                                                                                                ; 50MHz                        ;
; N/A   ; None         ; 14.825 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0]                                                                                                                                ; 50MHz                        ;
; N/A   ; None         ; 14.797 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1]                                                                                                                                ; 50MHz                        ;
; N/A   ; None         ; 14.791 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[5]                                                                                                                                ; 50MHz                        ;
; N/A   ; None         ; 14.447 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3]                                                                                                                                ; 50MHz                        ;
; N/A   ; None         ; 14.418 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[4]                                                                                                                                ; 50MHz                        ;
; N/A   ; None         ; 13.857 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[6]                                                                                                                                ; 50MHz                        ;
; N/A   ; None         ; 13.855 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]                                                                                                                                ; 50MHz                        ;
; N/A   ; None         ; 13.477 ns  ; SCL                          ; T8052:inst|T51:core51|SFR_RData_r[7]                                                                                                                                                              ; 50MHz                        ;
; N/A   ; None         ; 12.967 ns  ; SWITCH3                      ; T8052:inst|T51:core51|SFR_RData_r[5]                                                                                                                                                              ; 50MHz                        ;
; N/A   ; None         ; 11.879 ns  ; SDA                          ; T8052:inst|T51:core51|SFR_RData_r[6]                                                                                                                                                              ; 50MHz                        ;
; N/A   ; None         ; 2.629 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.629 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.629 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.629 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.629 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.981 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.981 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.981 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.981 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.981 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.388 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.049 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.016 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.658 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.479 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.365 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.160 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.084 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.076 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.074 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.045 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.045 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.045 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.003 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.006 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.033 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.064 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.108 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.115 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.120 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.120 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.166 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.166 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.166 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.166 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.166 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.166 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.446 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.447 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.643 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.645 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.712 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.712 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.714 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.714 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.929 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.929 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.932 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------+
; tco                                                                                              ;
+-------+--------------+------------+----------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                   ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------+--------+------------+
; N/A   ; None         ; 7.698 ns   ; T8052:inst|T51_Port:tp1|Port_Output[1] ; LED[1] ; 50MHz      ;
; N/A   ; None         ; 6.301 ns   ; T8052:inst|T51_Port:tp0|Port_Output[1] ; SCL    ; 50MHz      ;
; N/A   ; None         ; 6.297 ns   ; T8052:inst|T51_Port:tp0|Port_Output[0] ; SDA    ; 50MHz      ;
; N/A   ; None         ; 6.223 ns   ; T8052:inst|T51_Port:tp1|Port_Output[2] ; LED[2] ; 50MHz      ;
; N/A   ; None         ; 5.905 ns   ; T8052:inst|T51_Port:tp1|Port_Output[6] ; LED[6] ; 50MHz      ;
; N/A   ; None         ; 5.898 ns   ; T8052:inst|T51_Port:tp1|Port_Output[4] ; LED[4] ; 50MHz      ;
; N/A   ; None         ; 5.830 ns   ; T8052:inst|T51_Port:tp1|Port_Output[5] ; LED[5] ; 50MHz      ;
; N/A   ; None         ; 5.609 ns   ; T8052:inst|T51_Port:tp1|Port_Output[3] ; LED[3] ; 50MHz      ;
; N/A   ; None         ; 4.683 ns   ; T8052:inst|T51_Port:tp1|Port_Output[7] ; LED[7] ; 50MHz      ;
+-------+--------------+------------+----------------------------------------+--------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 1.879 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                         ;
+---------------+-------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th  ; From                         ; To                                                                                                                                                                                                ; To Clock                     ;
+---------------+-------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 0.978 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.975 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.975 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.760 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.760 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.758 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.758 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.691 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.689 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.493 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.492 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.212 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.212 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.212 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.212 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.212 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.212 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.166 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.166 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.161 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.154 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.110 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.079 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.052 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.049 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.001 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.001 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.001 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.028 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.030 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.038 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.114 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.319 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.433 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.612 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.970 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.003 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.342 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.935 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.935 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.935 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.935 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.935 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.583 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.583 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.583 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.583 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.583 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -11.833 ns ; SDA                          ; T8052:inst|T51:core51|SFR_RData_r[6]                                                                                                                                                              ; 50MHz                        ;
; N/A           ; None        ; -12.921 ns ; SWITCH3                      ; T8052:inst|T51:core51|SFR_RData_r[5]                                                                                                                                                              ; 50MHz                        ;
; N/A           ; None        ; -13.431 ns ; SCL                          ; T8052:inst|T51:core51|SFR_RData_r[7]                                                                                                                                                              ; 50MHz                        ;
; N/A           ; None        ; -13.809 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]                                                                                                                                ; 50MHz                        ;
; N/A           ; None        ; -13.811 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[6]                                                                                                                                ; 50MHz                        ;
; N/A           ; None        ; -14.372 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[4]                                                                                                                                ; 50MHz                        ;
; N/A           ; None        ; -14.401 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3]                                                                                                                                ; 50MHz                        ;
; N/A           ; None        ; -14.745 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[5]                                                                                                                                ; 50MHz                        ;
; N/A           ; None        ; -14.751 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1]                                                                                                                                ; 50MHz                        ;
; N/A           ; None        ; -14.779 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0]                                                                                                                                ; 50MHz                        ;
; N/A           ; None        ; -15.462 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]                                                                                                                                ; 50MHz                        ;
+---------------+-------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition
    Info: Processing started: Mon May 08 15:51:59 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex9 -c ex9 --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Info: Found timing assignments -- calculating delays
Info: Slack time is 10.681 ns for clock "altpll0:inst1|altpll:altpll_component|_clk0" between source memory "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7" and destination memory "T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8"
    Info: Fmax is 34.11 MHz (period= 29.319 ns)
    Info: + Largest memory to memory requirement is 39.347 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 38.183 ns
                Info: Clock period of Destination clock "altpll0:inst1|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.817 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -1.817 ns
                Info: Clock period of Source clock "altpll0:inst1|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.817 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.004 ns
            Info: + Shortest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to destination memory is 2.174 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 992; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.535 ns) + CELL(0.639 ns) = 2.174 ns; Loc. = M4K_X19_Y11; Fanout = 1; MEM Node = 'T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8'
                Info: Total cell delay = 0.639 ns ( 29.39 % )
                Info: Total interconnect delay = 1.535 ns ( 70.61 % )
            Info: - Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source memory is 2.170 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 992; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.535 ns) + CELL(0.635 ns) = 2.170 ns; Loc. = M4K_X19_Y12; Fanout = 8; MEM Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7'
                Info: Total cell delay = 0.635 ns ( 29.26 % )
                Info: Total interconnect delay = 1.535 ns ( 70.74 % )
        Info: - Micro clock to output delay of source is 0.575 ns
        Info: - Micro setup delay of destination is 0.082 ns
    Info: - Longest memory to memory delay is 28.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y12; Fanout = 8; MEM Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7'
        Info: 2: + IC(0.000 ns) + CELL(3.819 ns) = 3.819 ns; Loc. = M4K_X19_Y12; Fanout = 2; MEM Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[4]'
        Info: 3: + IC(1.635 ns) + CELL(0.101 ns) = 5.555 ns; Loc. = LC_X26_Y10_N1; Fanout = 5; COMB Node = 'T8052:inst|T51:core51|Op_A[4]~664'
        Info: 4: + IC(2.516 ns) + CELL(0.522 ns) = 8.593 ns; Loc. = LC_X27_Y12_N9; Fanout = 11; COMB Node = 'T8052:inst|T51:core51|Op_A[4]~674'
        Info: 5: + IC(1.158 ns) + CELL(0.390 ns) = 10.141 ns; Loc. = LC_X28_Y13_N9; Fanout = 1; COMB Node = 'rtl~5384'
        Info: 6: + IC(1.140 ns) + CELL(0.522 ns) = 11.803 ns; Loc. = LC_X27_Y11_N8; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|CY_Out~896_BDD57'
        Info: 7: + IC(0.400 ns) + CELL(0.258 ns) = 12.461 ns; Loc. = LC_X27_Y11_N3; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|CY_Out~898_BDD59'
        Info: 8: + IC(2.113 ns) + CELL(0.258 ns) = 14.832 ns; Loc. = LC_X31_Y17_N9; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|CY_Out~893'
        Info: 9: + IC(0.395 ns) + CELL(0.258 ns) = 15.485 ns; Loc. = LC_X31_Y17_N2; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|Next_PSW7~448_BDD34'
        Info: 10: + IC(0.395 ns) + CELL(0.258 ns) = 16.138 ns; Loc. = LC_X31_Y17_N3; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|Next_PSW7~443'
        Info: 11: + IC(0.374 ns) + CELL(0.101 ns) = 16.613 ns; Loc. = LC_X31_Y17_N8; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|process12~1485'
        Info: 12: + IC(0.392 ns) + CELL(0.258 ns) = 17.263 ns; Loc. = LC_X31_Y17_N7; Fanout = 11; COMB Node = 'T8052:inst|T51:core51|process12~1486'
        Info: 13: + IC(1.131 ns) + CELL(0.258 ns) = 18.652 ns; Loc. = LC_X31_Y13_N0; Fanout = 8; COMB Node = 'T8052:inst|T51:core51|J_Skip~189'
        Info: 14: + IC(0.998 ns) + CELL(0.522 ns) = 20.172 ns; Loc. = LC_X31_Y13_N8; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|SP_Stall~163'
        Info: 15: + IC(0.370 ns) + CELL(0.390 ns) = 20.932 ns; Loc. = LC_X31_Y13_N6; Fanout = 21; COMB Node = 'T8052:inst|T51:core51|NPC~14525'
        Info: 16: + IC(1.658 ns) + CELL(0.258 ns) = 22.848 ns; Loc. = LC_X30_Y18_N7; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|PC[8]~215_BDD149'
        Info: 17: + IC(0.980 ns) + CELL(0.101 ns) = 23.929 ns; Loc. = LC_X30_Y18_N3; Fanout = 16; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[8]~5097'
        Info: 18: + IC(4.398 ns) + CELL(0.339 ns) = 28.666 ns; Loc. = M4K_X19_Y11; Fanout = 1; MEM Node = 'T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8'
        Info: Total cell delay = 8.613 ns ( 30.05 % )
        Info: Total interconnect delay = 20.053 ns ( 69.95 % )
Info: No valid register-to-register data paths exist for clock "50MHz"
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 105.26 MHz between source memory "T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg0" and destination register "T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]" (period= 9.5 ns)
    Info: + Longest memory to register delay is 8.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y10; Fanout = 1; MEM Node = 'T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.819 ns) = 3.819 ns; Loc. = M4K_X19_Y10; Fanout = 1; MEM Node = 'T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~PORTBDATAOUT0'
        Info: 3: + IC(4.312 ns) + CELL(0.258 ns) = 8.389 ns; Loc. = LC_X35_Y15_N4; Fanout = 1; COMB Node = 'T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[1]~85'
        Info: 4: + IC(0.397 ns) + CELL(0.102 ns) = 8.888 ns; Loc. = LC_X35_Y15_N9; Fanout = 4; REG Node = 'T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]'
        Info: Total cell delay = 4.179 ns ( 47.02 % )
        Info: Total interconnect delay = 4.709 ns ( 52.98 % )
    Info: - Smallest clock skew is -0.004 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.739 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 529; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.110 ns) + CELL(0.629 ns) = 4.739 ns; Loc. = LC_X35_Y15_N9; Fanout = 4; REG Node = 'T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]'
            Info: Total cell delay = 0.629 ns ( 13.27 % )
            Info: Total interconnect delay = 4.110 ns ( 86.73 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source memory is 4.743 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 529; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.108 ns) + CELL(0.635 ns) = 4.743 ns; Loc. = M4K_X19_Y10; Fanout = 1; MEM Node = 'T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg0'
            Info: Total cell delay = 0.635 ns ( 13.39 % )
            Info: Total interconnect delay = 4.108 ns ( 86.61 % )
    Info: + Micro clock to output delay of source is 0.575 ns
    Info: + Micro setup delay of destination is 0.033 ns
Info: Minimum slack time is 727 ps for clock "altpll0:inst1|altpll:altpll_component|_clk0" between source register "T8052:inst|rom_data_reg[2]" and destination register "T8052:inst|rom_data_reg[2]"
    Info: + Shortest register to register delay is 0.542 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y11_N2; Fanout = 3; REG Node = 'T8052:inst|rom_data_reg[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.542 ns) = 0.542 ns; Loc. = LC_X23_Y11_N2; Fanout = 3; REG Node = 'T8052:inst|rom_data_reg[2]'
        Info: Total cell delay = 0.542 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.185 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -1.817 ns
                Info: Clock period of Destination clock "altpll0:inst1|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.817 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -1.817 ns
                Info: Clock period of Source clock "altpll0:inst1|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.817 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to destination register is 2.164 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 992; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.535 ns) + CELL(0.629 ns) = 2.164 ns; Loc. = LC_X23_Y11_N2; Fanout = 3; REG Node = 'T8052:inst|rom_data_reg[2]'
                Info: Total cell delay = 0.629 ns ( 29.07 % )
                Info: Total interconnect delay = 1.535 ns ( 70.93 % )
            Info: - Shortest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 2.164 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 992; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.535 ns) + CELL(0.629 ns) = 2.164 ns; Loc. = LC_X23_Y11_N2; Fanout = 3; REG Node = 'T8052:inst|rom_data_reg[2]'
                Info: Total cell delay = 0.629 ns ( 29.07 % )
                Info: Total interconnect delay = 1.535 ns ( 70.93 % )
        Info: - Micro clock to output delay of source is 0.198 ns
        Info: + Micro hold delay of destination is 0.013 ns
Info: tsu for register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]" (data pin = "SWITCH1", clock pin = "50MHz") is 15.508 ns
    Info: + Longest pin to register delay is 15.770 ns
        Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T15; Fanout = 1; PIN Node = 'SWITCH1'
        Info: 2: + IC(9.290 ns) + CELL(0.101 ns) = 10.696 ns; Loc. = LC_X8_Y13_N5; Fanout = 418; COMB Node = 'inst2'
        Info: 3: + IC(4.307 ns) + CELL(0.767 ns) = 15.770 ns; Loc. = LC_X29_Y8_N9; Fanout = 5; REG Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]'
        Info: Total cell delay = 2.173 ns ( 13.78 % )
        Info: Total interconnect delay = 13.597 ns ( 86.22 % )
    Info: + Micro setup delay of destination is 0.033 ns
    Info: - Offset between input clock "50MHz" and output clock "altpll0:inst1|altpll:altpll_component|_clk0" is -1.817 ns
    Info: - Shortest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to destination register is 2.112 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 992; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.483 ns) + CELL(0.629 ns) = 2.112 ns; Loc. = LC_X29_Y8_N9; Fanout = 5; REG Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]'
        Info: Total cell delay = 0.629 ns ( 29.78 % )
        Info: Total interconnect delay = 1.483 ns ( 70.22 % )
Info: tco from clock "50MHz" to destination pin "LED[1]" through register "T8052:inst|T51_Port:tp1|Port_Output[1]" is 7.698 ns
    Info: + Offset between input clock "50MHz" and output clock "altpll0:inst1|altpll:altpll_component|_clk0" is -1.817 ns
    Info: + Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 2.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 992; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.572 ns) + CELL(0.629 ns) = 2.201 ns; Loc. = LC_X17_Y13_N4; Fanout = 2; REG Node = 'T8052:inst|T51_Port:tp1|Port_Output[1]'
        Info: Total cell delay = 0.629 ns ( 28.58 % )
        Info: Total interconnect delay = 1.572 ns ( 71.42 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 7.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y13_N4; Fanout = 2; REG Node = 'T8052:inst|T51_Port:tp1|Port_Output[1]'
        Info: 2: + IC(5.237 ns) + CELL(1.879 ns) = 7.116 ns; Loc. = PIN_N13; Fanout = 0; PIN Node = 'LED[1]'
        Info: Total cell delay = 1.879 ns ( 26.41 % )
        Info: Total interconnect delay = 5.237 ns ( 73.59 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 1.879 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(1.879 ns) = 1.879 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 1.879 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]" (data pin = "altera_internal_jtag~TMSUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 0.978 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.739 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 529; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(4.110 ns) + CELL(0.629 ns) = 4.739 ns; Loc. = LC_X41_Y13_N2; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]'
        Info: Total cell delay = 0.629 ns ( 13.27 % )
        Info: Total interconnect delay = 4.110 ns ( 86.73 % )
    Info: + Micro hold delay of destination is 0.013 ns
    Info: - Shortest pin to register delay is 3.774 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'
        Info: 2: + IC(3.501 ns) + CELL(0.273 ns) = 3.774 ns; Loc. = LC_X41_Y13_N2; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]'
        Info: Total cell delay = 0.273 ns ( 7.23 % )
        Info: Total interconnect delay = 3.501 ns ( 92.77 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Mon May 08 15:52:11 2006
    Info: Elapsed time: 00:00:13


