

================================================================
== Vitis HLS Report for 'srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_RndNormElementLoop'
================================================================
* Date:           Thu May 16 18:06:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.469 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.272 us|  0.272 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RndNormElementLoop  |       66|       66|         4|          1|          1|    64|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rnd_V = alloca i32 1"   --->   Operation 8 'alloca' 'rnd_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rnd_V_1 = alloca i32 1"   --->   Operation 9 'alloca' 'rnd_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rnd_V_2 = alloca i32 1"   --->   Operation 10 'alloca' 'rnd_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rnd_V_3 = alloca i32 1"   --->   Operation 11 'alloca' 'rnd_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rnd_V_4 = alloca i32 1"   --->   Operation 12 'alloca' 'rnd_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rnd_V_5 = alloca i32 1"   --->   Operation 13 'alloca' 'rnd_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rnd_V_6 = alloca i32 1"   --->   Operation 14 'alloca' 'rnd_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rnd_V_7 = alloca i32 1"   --->   Operation 15 'alloca' 'rnd_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rnd_V_8 = alloca i32 1"   --->   Operation 16 'alloca' 'rnd_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rnd_V_9 = alloca i32 1"   --->   Operation 17 'alloca' 'rnd_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rnd_V_10 = alloca i32 1"   --->   Operation 18 'alloca' 'rnd_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rnd_V_11 = alloca i32 1"   --->   Operation 19 'alloca' 'rnd_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rnd_V_12 = alloca i32 1"   --->   Operation 20 'alloca' 'rnd_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rnd_V_13 = alloca i32 1"   --->   Operation 21 'alloca' 'rnd_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rnd_V_14 = alloca i32 1"   --->   Operation 22 'alloca' 'rnd_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rnd_V_15 = alloca i32 1"   --->   Operation 23 'alloca' 'rnd_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rnd_V_16 = alloca i32 1"   --->   Operation 24 'alloca' 'rnd_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rnd_V_17 = alloca i32 1"   --->   Operation 25 'alloca' 'rnd_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rnd_V_18 = alloca i32 1"   --->   Operation 26 'alloca' 'rnd_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rnd_V_19 = alloca i32 1"   --->   Operation 27 'alloca' 'rnd_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rnd_V_20 = alloca i32 1"   --->   Operation 28 'alloca' 'rnd_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rnd_V_21 = alloca i32 1"   --->   Operation 29 'alloca' 'rnd_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rnd_V_22 = alloca i32 1"   --->   Operation 30 'alloca' 'rnd_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rnd_V_23 = alloca i32 1"   --->   Operation 31 'alloca' 'rnd_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rnd_V_24 = alloca i32 1"   --->   Operation 32 'alloca' 'rnd_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rnd_V_25 = alloca i32 1"   --->   Operation 33 'alloca' 'rnd_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rnd_V_26 = alloca i32 1"   --->   Operation 34 'alloca' 'rnd_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rnd_V_27 = alloca i32 1"   --->   Operation 35 'alloca' 'rnd_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%rnd_V_28 = alloca i32 1"   --->   Operation 36 'alloca' 'rnd_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rnd_V_29 = alloca i32 1"   --->   Operation 37 'alloca' 'rnd_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rnd_V_30 = alloca i32 1"   --->   Operation 38 'alloca' 'rnd_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%rnd_V_31 = alloca i32 1"   --->   Operation 39 'alloca' 'rnd_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%rnd_V_32 = alloca i32 1"   --->   Operation 40 'alloca' 'rnd_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rnd_V_33 = alloca i32 1"   --->   Operation 41 'alloca' 'rnd_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rnd_V_34 = alloca i32 1"   --->   Operation 42 'alloca' 'rnd_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rnd_V_35 = alloca i32 1"   --->   Operation 43 'alloca' 'rnd_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%rnd_V_36 = alloca i32 1"   --->   Operation 44 'alloca' 'rnd_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rnd_V_37 = alloca i32 1"   --->   Operation 45 'alloca' 'rnd_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%rnd_V_38 = alloca i32 1"   --->   Operation 46 'alloca' 'rnd_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rnd_V_39 = alloca i32 1"   --->   Operation 47 'alloca' 'rnd_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%rnd_V_40 = alloca i32 1"   --->   Operation 48 'alloca' 'rnd_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rnd_V_41 = alloca i32 1"   --->   Operation 49 'alloca' 'rnd_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%rnd_V_42 = alloca i32 1"   --->   Operation 50 'alloca' 'rnd_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rnd_V_43 = alloca i32 1"   --->   Operation 51 'alloca' 'rnd_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%rnd_V_44 = alloca i32 1"   --->   Operation 52 'alloca' 'rnd_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%rnd_V_45 = alloca i32 1"   --->   Operation 53 'alloca' 'rnd_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%rnd_V_46 = alloca i32 1"   --->   Operation 54 'alloca' 'rnd_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%rnd_V_47 = alloca i32 1"   --->   Operation 55 'alloca' 'rnd_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%rnd_V_48 = alloca i32 1"   --->   Operation 56 'alloca' 'rnd_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%rnd_V_49 = alloca i32 1"   --->   Operation 57 'alloca' 'rnd_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%rnd_V_50 = alloca i32 1"   --->   Operation 58 'alloca' 'rnd_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%rnd_V_51 = alloca i32 1"   --->   Operation 59 'alloca' 'rnd_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%rnd_V_52 = alloca i32 1"   --->   Operation 60 'alloca' 'rnd_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%rnd_V_53 = alloca i32 1"   --->   Operation 61 'alloca' 'rnd_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%rnd_V_54 = alloca i32 1"   --->   Operation 62 'alloca' 'rnd_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%rnd_V_55 = alloca i32 1"   --->   Operation 63 'alloca' 'rnd_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%rnd_V_56 = alloca i32 1"   --->   Operation 64 'alloca' 'rnd_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%rnd_V_57 = alloca i32 1"   --->   Operation 65 'alloca' 'rnd_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%rnd_V_58 = alloca i32 1"   --->   Operation 66 'alloca' 'rnd_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%rnd_V_59 = alloca i32 1"   --->   Operation 67 'alloca' 'rnd_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%rnd_V_60 = alloca i32 1"   --->   Operation 68 'alloca' 'rnd_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%rnd_V_61 = alloca i32 1"   --->   Operation 69 'alloca' 'rnd_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%rnd_V_62 = alloca i32 1"   --->   Operation 70 'alloca' 'rnd_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%rnd_V_63 = alloca i32 1"   --->   Operation 71 'alloca' 'rnd_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %SampleSumLoop"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 74 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 75 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.59ns)   --->   "%icmp_ln235 = icmp_eq  i7 %i_1, i7 64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:235]   --->   Operation 76 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln235 = add i7 %i_1, i7 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:235]   --->   Operation 78 'add' 'add_ln235' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %SampleSumLoop.split, void %for.inc89.exitStub" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:235]   --->   Operation 79 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 80 'zext' 'i_1_cast' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%rnd_array_V_addr = getelementptr i32 %rnd_array_V, i64 0, i64 %i_1_cast" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 81 'getelementptr' 'rnd_array_V_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%rnd_array_V_1_addr = getelementptr i32 %rnd_array_V_1, i64 0, i64 %i_1_cast" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 82 'getelementptr' 'rnd_array_V_1_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%rnd_array_V_2_addr = getelementptr i32 %rnd_array_V_2, i64 0, i64 %i_1_cast" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 83 'getelementptr' 'rnd_array_V_2_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%rnd_array_V_3_addr = getelementptr i32 %rnd_array_V_3, i64 0, i64 %i_1_cast" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 84 'getelementptr' 'rnd_array_V_3_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.69ns)   --->   "%rnd_array_V_load = load i6 %rnd_array_V_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 85 'load' 'rnd_array_V_load' <Predicate = (!icmp_ln235)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 86 [2/2] (0.69ns)   --->   "%rnd_array_V_1_load = load i6 %rnd_array_V_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 86 'load' 'rnd_array_V_1_load' <Predicate = (!icmp_ln235)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 87 [2/2] (0.69ns)   --->   "%rnd_array_V_2_load = load i6 %rnd_array_V_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 87 'load' 'rnd_array_V_2_load' <Predicate = (!icmp_ln235)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 88 [2/2] (0.69ns)   --->   "%rnd_array_V_3_load = load i6 %rnd_array_V_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 88 'load' 'rnd_array_V_3_load' <Predicate = (!icmp_ln235)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln240 = trunc i7 %i_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 89 'trunc' 'trunc_ln240' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.34ns)   --->   "%switch_ln240 = switch i6 %trunc_ln240, void %arrayidx76.case.63, i6 0, void %SampleSumLoop.split.arrayidx76.exit_crit_edge3, i6 1, void %arrayidx76.case.1, i6 2, void %arrayidx76.case.2, i6 3, void %arrayidx76.case.3, i6 4, void %arrayidx76.case.4, i6 5, void %arrayidx76.case.5, i6 6, void %arrayidx76.case.6, i6 7, void %arrayidx76.case.7, i6 8, void %arrayidx76.case.8, i6 9, void %arrayidx76.case.9, i6 10, void %arrayidx76.case.10, i6 11, void %arrayidx76.case.11, i6 12, void %arrayidx76.case.12, i6 13, void %arrayidx76.case.13, i6 14, void %arrayidx76.case.14, i6 15, void %arrayidx76.case.15, i6 16, void %arrayidx76.case.16, i6 17, void %arrayidx76.case.17, i6 18, void %arrayidx76.case.18, i6 19, void %arrayidx76.case.19, i6 20, void %arrayidx76.case.20, i6 21, void %arrayidx76.case.21, i6 22, void %arrayidx76.case.22, i6 23, void %arrayidx76.case.23, i6 24, void %arrayidx76.case.24, i6 25, void %arrayidx76.case.25, i6 26, void %arrayidx76.case.26, i6 27, void %arrayidx76.case.27, i6 28, void %arrayidx76.case.28, i6 29, void %arrayidx76.case.29, i6 30, void %arrayidx76.case.30, i6 31, void %arrayidx76.case.31, i6 32, void %arrayidx76.case.32, i6 33, void %arrayidx76.case.33, i6 34, void %arrayidx76.case.34, i6 35, void %arrayidx76.case.35, i6 36, void %arrayidx76.case.36, i6 37, void %arrayidx76.case.37, i6 38, void %arrayidx76.case.38, i6 39, void %arrayidx76.case.39, i6 40, void %arrayidx76.case.40, i6 41, void %arrayidx76.case.41, i6 42, void %arrayidx76.case.42, i6 43, void %arrayidx76.case.43, i6 44, void %arrayidx76.case.44, i6 45, void %arrayidx76.case.45, i6 46, void %arrayidx76.case.46, i6 47, void %arrayidx76.case.47, i6 48, void %arrayidx76.case.48, i6 49, void %arrayidx76.case.49, i6 50, void %arrayidx76.case.50, i6 51, void %arrayidx76.case.51, i6 52, void %arrayidx76.case.52, i6 53, void %arrayidx76.case.53, i6 54, void %arrayidx76.case.54, i6 55, void %arrayidx76.case.55, i6 56, void %arrayidx76.case.56, i6 57, void %arrayidx76.case.57, i6 58, void %arrayidx76.case.58, i6 59, void %arrayidx76.case.59, i6 60, void %arrayidx76.case.60, i6 61, void %arrayidx76.case.61, i6 62, void %SampleSumLoop.split.arrayidx76.exit_crit_edge" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 90 'switch' 'switch_ln240' <Predicate = (!icmp_ln235)> <Delay = 0.34>
ST_1 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln235 = store i7 %add_ln235, i7 %i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:235]   --->   Operation 91 'store' 'store_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.38>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln235 = br void %SampleSumLoop" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:235]   --->   Operation 92 'br' 'br_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 93 [1/2] (0.69ns)   --->   "%rnd_array_V_load = load i6 %rnd_array_V_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 93 'load' 'rnd_array_V_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 94 [1/2] (0.69ns)   --->   "%rnd_array_V_1_load = load i6 %rnd_array_V_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 94 'load' 'rnd_array_V_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 95 [1/2] (0.69ns)   --->   "%rnd_array_V_2_load = load i6 %rnd_array_V_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 95 'load' 'rnd_array_V_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 96 [1/2] (0.69ns)   --->   "%rnd_array_V_3_load = load i6 %rnd_array_V_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 96 'load' 'rnd_array_V_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln840 = sext i32 %rnd_array_V_load"   --->   Operation 97 'sext' 'sext_ln840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln840_1 = sext i32 %rnd_array_V_1_load"   --->   Operation 98 'sext' 'sext_ln840_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.88ns)   --->   "%add_ln840 = add i33 %sext_ln840_1, i33 %sext_ln840"   --->   Operation 99 'add' 'add_ln840' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln840_2 = sext i33 %add_ln840"   --->   Operation 100 'sext' 'sext_ln840_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln840_3 = sext i32 %rnd_array_V_2_load"   --->   Operation 101 'sext' 'sext_ln840_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln840_4 = sext i32 %rnd_array_V_3_load"   --->   Operation 102 'sext' 'sext_ln840_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.88ns)   --->   "%add_ln840_1 = add i33 %sext_ln840_3, i33 %sext_ln840_4"   --->   Operation 103 'add' 'add_ln840_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln840_5 = sext i33 %add_ln840_1"   --->   Operation 104 'sext' 'sext_ln840_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.89ns)   --->   "%r_V = add i34 %sext_ln840_5, i34 %sext_ln840_2"   --->   Operation 105 'add' 'r_V' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i34 %r_V"   --->   Operation 106 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [2/2] (2.27ns)   --->   "%r_V_1 = mul i67 %sext_ln1270, i67 7437903818"   --->   Operation 107 'mul' 'r_V_1' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%rnd_V_load = load i32 %rnd_V"   --->   Operation 240 'load' 'rnd_V_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%rnd_V_1_load = load i32 %rnd_V_1"   --->   Operation 241 'load' 'rnd_V_1_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%rnd_V_2_load = load i32 %rnd_V_2"   --->   Operation 242 'load' 'rnd_V_2_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%rnd_V_3_load = load i32 %rnd_V_3"   --->   Operation 243 'load' 'rnd_V_3_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%rnd_V_4_load = load i32 %rnd_V_4"   --->   Operation 244 'load' 'rnd_V_4_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%rnd_V_5_load = load i32 %rnd_V_5"   --->   Operation 245 'load' 'rnd_V_5_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%rnd_V_6_load = load i32 %rnd_V_6"   --->   Operation 246 'load' 'rnd_V_6_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%rnd_V_7_load = load i32 %rnd_V_7"   --->   Operation 247 'load' 'rnd_V_7_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%rnd_V_8_load = load i32 %rnd_V_8"   --->   Operation 248 'load' 'rnd_V_8_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%rnd_V_9_load = load i32 %rnd_V_9"   --->   Operation 249 'load' 'rnd_V_9_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%rnd_V_10_load = load i32 %rnd_V_10"   --->   Operation 250 'load' 'rnd_V_10_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%rnd_V_11_load = load i32 %rnd_V_11"   --->   Operation 251 'load' 'rnd_V_11_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%rnd_V_12_load = load i32 %rnd_V_12"   --->   Operation 252 'load' 'rnd_V_12_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%rnd_V_13_load = load i32 %rnd_V_13"   --->   Operation 253 'load' 'rnd_V_13_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%rnd_V_14_load = load i32 %rnd_V_14"   --->   Operation 254 'load' 'rnd_V_14_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%rnd_V_15_load = load i32 %rnd_V_15"   --->   Operation 255 'load' 'rnd_V_15_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%rnd_V_16_load = load i32 %rnd_V_16"   --->   Operation 256 'load' 'rnd_V_16_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%rnd_V_17_load = load i32 %rnd_V_17"   --->   Operation 257 'load' 'rnd_V_17_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%rnd_V_18_load = load i32 %rnd_V_18"   --->   Operation 258 'load' 'rnd_V_18_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%rnd_V_19_load = load i32 %rnd_V_19"   --->   Operation 259 'load' 'rnd_V_19_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%rnd_V_20_load = load i32 %rnd_V_20"   --->   Operation 260 'load' 'rnd_V_20_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%rnd_V_21_load = load i32 %rnd_V_21"   --->   Operation 261 'load' 'rnd_V_21_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%rnd_V_22_load = load i32 %rnd_V_22"   --->   Operation 262 'load' 'rnd_V_22_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%rnd_V_23_load = load i32 %rnd_V_23"   --->   Operation 263 'load' 'rnd_V_23_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%rnd_V_24_load = load i32 %rnd_V_24"   --->   Operation 264 'load' 'rnd_V_24_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%rnd_V_25_load = load i32 %rnd_V_25"   --->   Operation 265 'load' 'rnd_V_25_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%rnd_V_26_load = load i32 %rnd_V_26"   --->   Operation 266 'load' 'rnd_V_26_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%rnd_V_27_load = load i32 %rnd_V_27"   --->   Operation 267 'load' 'rnd_V_27_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%rnd_V_28_load = load i32 %rnd_V_28"   --->   Operation 268 'load' 'rnd_V_28_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%rnd_V_29_load = load i32 %rnd_V_29"   --->   Operation 269 'load' 'rnd_V_29_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%rnd_V_30_load = load i32 %rnd_V_30"   --->   Operation 270 'load' 'rnd_V_30_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%rnd_V_31_load = load i32 %rnd_V_31"   --->   Operation 271 'load' 'rnd_V_31_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%rnd_V_32_load = load i32 %rnd_V_32"   --->   Operation 272 'load' 'rnd_V_32_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%rnd_V_33_load = load i32 %rnd_V_33"   --->   Operation 273 'load' 'rnd_V_33_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%rnd_V_34_load = load i32 %rnd_V_34"   --->   Operation 274 'load' 'rnd_V_34_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%rnd_V_35_load = load i32 %rnd_V_35"   --->   Operation 275 'load' 'rnd_V_35_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%rnd_V_36_load = load i32 %rnd_V_36"   --->   Operation 276 'load' 'rnd_V_36_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%rnd_V_37_load = load i32 %rnd_V_37"   --->   Operation 277 'load' 'rnd_V_37_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%rnd_V_38_load = load i32 %rnd_V_38"   --->   Operation 278 'load' 'rnd_V_38_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%rnd_V_39_load = load i32 %rnd_V_39"   --->   Operation 279 'load' 'rnd_V_39_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%rnd_V_40_load = load i32 %rnd_V_40"   --->   Operation 280 'load' 'rnd_V_40_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%rnd_V_41_load = load i32 %rnd_V_41"   --->   Operation 281 'load' 'rnd_V_41_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%rnd_V_42_load = load i32 %rnd_V_42"   --->   Operation 282 'load' 'rnd_V_42_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%rnd_V_43_load = load i32 %rnd_V_43"   --->   Operation 283 'load' 'rnd_V_43_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%rnd_V_44_load = load i32 %rnd_V_44"   --->   Operation 284 'load' 'rnd_V_44_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%rnd_V_45_load = load i32 %rnd_V_45"   --->   Operation 285 'load' 'rnd_V_45_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%rnd_V_46_load = load i32 %rnd_V_46"   --->   Operation 286 'load' 'rnd_V_46_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%rnd_V_47_load = load i32 %rnd_V_47"   --->   Operation 287 'load' 'rnd_V_47_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%rnd_V_48_load = load i32 %rnd_V_48"   --->   Operation 288 'load' 'rnd_V_48_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%rnd_V_49_load = load i32 %rnd_V_49"   --->   Operation 289 'load' 'rnd_V_49_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%rnd_V_50_load = load i32 %rnd_V_50"   --->   Operation 290 'load' 'rnd_V_50_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%rnd_V_51_load = load i32 %rnd_V_51"   --->   Operation 291 'load' 'rnd_V_51_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%rnd_V_52_load = load i32 %rnd_V_52"   --->   Operation 292 'load' 'rnd_V_52_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%rnd_V_53_load = load i32 %rnd_V_53"   --->   Operation 293 'load' 'rnd_V_53_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%rnd_V_54_load = load i32 %rnd_V_54"   --->   Operation 294 'load' 'rnd_V_54_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%rnd_V_55_load = load i32 %rnd_V_55"   --->   Operation 295 'load' 'rnd_V_55_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%rnd_V_56_load = load i32 %rnd_V_56"   --->   Operation 296 'load' 'rnd_V_56_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%rnd_V_57_load = load i32 %rnd_V_57"   --->   Operation 297 'load' 'rnd_V_57_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%rnd_V_58_load = load i32 %rnd_V_58"   --->   Operation 298 'load' 'rnd_V_58_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%rnd_V_59_load = load i32 %rnd_V_59"   --->   Operation 299 'load' 'rnd_V_59_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%rnd_V_60_load = load i32 %rnd_V_60"   --->   Operation 300 'load' 'rnd_V_60_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%rnd_V_61_load = load i32 %rnd_V_61"   --->   Operation 301 'load' 'rnd_V_61_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%rnd_V_62_load = load i32 %rnd_V_62"   --->   Operation 302 'load' 'rnd_V_62_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%rnd_V_63_load = load i32 %rnd_V_63"   --->   Operation 303 'load' 'rnd_V_63_load' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_63_out, i32 %rnd_V_63_load"   --->   Operation 304 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_62_out, i32 %rnd_V_62_load"   --->   Operation 305 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_61_out, i32 %rnd_V_61_load"   --->   Operation 306 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_60_out, i32 %rnd_V_60_load"   --->   Operation 307 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_59_out, i32 %rnd_V_59_load"   --->   Operation 308 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_58_out, i32 %rnd_V_58_load"   --->   Operation 309 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_57_out, i32 %rnd_V_57_load"   --->   Operation 310 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_56_out, i32 %rnd_V_56_load"   --->   Operation 311 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_55_out, i32 %rnd_V_55_load"   --->   Operation 312 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_54_out, i32 %rnd_V_54_load"   --->   Operation 313 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_53_out, i32 %rnd_V_53_load"   --->   Operation 314 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_52_out, i32 %rnd_V_52_load"   --->   Operation 315 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_51_out, i32 %rnd_V_51_load"   --->   Operation 316 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_50_out, i32 %rnd_V_50_load"   --->   Operation 317 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_49_out, i32 %rnd_V_49_load"   --->   Operation 318 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_48_out, i32 %rnd_V_48_load"   --->   Operation 319 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_47_out, i32 %rnd_V_47_load"   --->   Operation 320 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_46_out, i32 %rnd_V_46_load"   --->   Operation 321 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_45_out, i32 %rnd_V_45_load"   --->   Operation 322 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_44_out, i32 %rnd_V_44_load"   --->   Operation 323 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_43_out, i32 %rnd_V_43_load"   --->   Operation 324 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_42_out, i32 %rnd_V_42_load"   --->   Operation 325 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_41_out, i32 %rnd_V_41_load"   --->   Operation 326 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_40_out, i32 %rnd_V_40_load"   --->   Operation 327 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_39_out, i32 %rnd_V_39_load"   --->   Operation 328 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_38_out, i32 %rnd_V_38_load"   --->   Operation 329 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_37_out, i32 %rnd_V_37_load"   --->   Operation 330 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_36_out, i32 %rnd_V_36_load"   --->   Operation 331 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_35_out, i32 %rnd_V_35_load"   --->   Operation 332 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_34_out, i32 %rnd_V_34_load"   --->   Operation 333 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_33_out, i32 %rnd_V_33_load"   --->   Operation 334 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_32_out, i32 %rnd_V_32_load"   --->   Operation 335 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_31_out, i32 %rnd_V_31_load"   --->   Operation 336 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_30_out, i32 %rnd_V_30_load"   --->   Operation 337 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_29_out, i32 %rnd_V_29_load"   --->   Operation 338 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_28_out, i32 %rnd_V_28_load"   --->   Operation 339 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_27_out, i32 %rnd_V_27_load"   --->   Operation 340 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_26_out, i32 %rnd_V_26_load"   --->   Operation 341 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_25_out, i32 %rnd_V_25_load"   --->   Operation 342 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_24_out, i32 %rnd_V_24_load"   --->   Operation 343 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_23_out, i32 %rnd_V_23_load"   --->   Operation 344 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_22_out, i32 %rnd_V_22_load"   --->   Operation 345 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_21_out, i32 %rnd_V_21_load"   --->   Operation 346 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_20_out, i32 %rnd_V_20_load"   --->   Operation 347 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_19_out, i32 %rnd_V_19_load"   --->   Operation 348 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_18_out, i32 %rnd_V_18_load"   --->   Operation 349 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_17_out, i32 %rnd_V_17_load"   --->   Operation 350 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_16_out, i32 %rnd_V_16_load"   --->   Operation 351 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_15_out, i32 %rnd_V_15_load"   --->   Operation 352 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_14_out, i32 %rnd_V_14_load"   --->   Operation 353 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_13_out, i32 %rnd_V_13_load"   --->   Operation 354 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_12_out, i32 %rnd_V_12_load"   --->   Operation 355 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_11_out, i32 %rnd_V_11_load"   --->   Operation 356 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_10_out, i32 %rnd_V_10_load"   --->   Operation 357 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_9_out, i32 %rnd_V_9_load"   --->   Operation 358 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_8_out, i32 %rnd_V_8_load"   --->   Operation 359 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_7_out, i32 %rnd_V_7_load"   --->   Operation 360 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_6_out, i32 %rnd_V_6_load"   --->   Operation 361 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_5_out, i32 %rnd_V_5_load"   --->   Operation 362 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_4_out, i32 %rnd_V_4_load"   --->   Operation 363 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_3_out, i32 %rnd_V_3_load"   --->   Operation 364 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_2_out, i32 %rnd_V_2_load"   --->   Operation 365 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_1_out, i32 %rnd_V_1_load"   --->   Operation 366 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %rnd_V_out, i32 %rnd_V_load"   --->   Operation 367 'write' 'write_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 368 'ret' 'ret_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.27>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln207 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:207]   --->   Operation 108 'specloopname' 'specloopname_ln207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/2] (2.27ns)   --->   "%r_V_1 = mul i67 %sext_ln1270, i67 7437903818"   --->   Operation 109 'mul' 'r_V_1' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%rnd_V_64 = partselect i19 @_ssdm_op_PartSelect.i19.i67.i32.i32, i67 %r_V_1, i32 48, i32 66"   --->   Operation 110 'partselect' 'rnd_V_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i19 %rnd_V_64"   --->   Operation 111 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 112 'store' 'store_ln240' <Predicate = (trunc_ln240 == 62)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 113 'br' 'br_ln240' <Predicate = (trunc_ln240 == 62)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 114 'store' 'store_ln240' <Predicate = (trunc_ln240 == 61)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 115 'br' 'br_ln240' <Predicate = (trunc_ln240 == 61)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 116 'store' 'store_ln240' <Predicate = (trunc_ln240 == 60)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 117 'br' 'br_ln240' <Predicate = (trunc_ln240 == 60)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 118 'store' 'store_ln240' <Predicate = (trunc_ln240 == 59)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 119 'br' 'br_ln240' <Predicate = (trunc_ln240 == 59)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 120 'store' 'store_ln240' <Predicate = (trunc_ln240 == 58)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 121 'br' 'br_ln240' <Predicate = (trunc_ln240 == 58)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 122 'store' 'store_ln240' <Predicate = (trunc_ln240 == 57)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 123 'br' 'br_ln240' <Predicate = (trunc_ln240 == 57)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 124 'store' 'store_ln240' <Predicate = (trunc_ln240 == 56)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 125 'br' 'br_ln240' <Predicate = (trunc_ln240 == 56)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 126 'store' 'store_ln240' <Predicate = (trunc_ln240 == 55)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 127 'br' 'br_ln240' <Predicate = (trunc_ln240 == 55)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 128 'store' 'store_ln240' <Predicate = (trunc_ln240 == 54)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 129 'br' 'br_ln240' <Predicate = (trunc_ln240 == 54)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 130 'store' 'store_ln240' <Predicate = (trunc_ln240 == 53)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 131 'br' 'br_ln240' <Predicate = (trunc_ln240 == 53)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 132 'store' 'store_ln240' <Predicate = (trunc_ln240 == 52)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 133 'br' 'br_ln240' <Predicate = (trunc_ln240 == 52)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 134 'store' 'store_ln240' <Predicate = (trunc_ln240 == 51)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 135 'br' 'br_ln240' <Predicate = (trunc_ln240 == 51)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 136 'store' 'store_ln240' <Predicate = (trunc_ln240 == 50)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 137 'br' 'br_ln240' <Predicate = (trunc_ln240 == 50)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 138 'store' 'store_ln240' <Predicate = (trunc_ln240 == 49)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 139 'br' 'br_ln240' <Predicate = (trunc_ln240 == 49)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 140 'store' 'store_ln240' <Predicate = (trunc_ln240 == 48)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 141 'br' 'br_ln240' <Predicate = (trunc_ln240 == 48)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 142 'store' 'store_ln240' <Predicate = (trunc_ln240 == 47)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 143 'br' 'br_ln240' <Predicate = (trunc_ln240 == 47)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 144 'store' 'store_ln240' <Predicate = (trunc_ln240 == 46)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 145 'br' 'br_ln240' <Predicate = (trunc_ln240 == 46)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 146 'store' 'store_ln240' <Predicate = (trunc_ln240 == 45)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 147 'br' 'br_ln240' <Predicate = (trunc_ln240 == 45)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 148 'store' 'store_ln240' <Predicate = (trunc_ln240 == 44)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 149 'br' 'br_ln240' <Predicate = (trunc_ln240 == 44)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 150 'store' 'store_ln240' <Predicate = (trunc_ln240 == 43)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 151 'br' 'br_ln240' <Predicate = (trunc_ln240 == 43)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 152 'store' 'store_ln240' <Predicate = (trunc_ln240 == 42)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 153 'br' 'br_ln240' <Predicate = (trunc_ln240 == 42)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 154 'store' 'store_ln240' <Predicate = (trunc_ln240 == 41)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 155 'br' 'br_ln240' <Predicate = (trunc_ln240 == 41)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 156 'store' 'store_ln240' <Predicate = (trunc_ln240 == 40)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 157 'br' 'br_ln240' <Predicate = (trunc_ln240 == 40)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 158 'store' 'store_ln240' <Predicate = (trunc_ln240 == 39)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 159 'br' 'br_ln240' <Predicate = (trunc_ln240 == 39)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 160 'store' 'store_ln240' <Predicate = (trunc_ln240 == 38)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 161 'br' 'br_ln240' <Predicate = (trunc_ln240 == 38)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 162 'store' 'store_ln240' <Predicate = (trunc_ln240 == 37)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 163 'br' 'br_ln240' <Predicate = (trunc_ln240 == 37)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 164 'store' 'store_ln240' <Predicate = (trunc_ln240 == 36)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 165 'br' 'br_ln240' <Predicate = (trunc_ln240 == 36)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 166 'store' 'store_ln240' <Predicate = (trunc_ln240 == 35)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 167 'br' 'br_ln240' <Predicate = (trunc_ln240 == 35)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 168 'store' 'store_ln240' <Predicate = (trunc_ln240 == 34)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 169 'br' 'br_ln240' <Predicate = (trunc_ln240 == 34)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 170 'store' 'store_ln240' <Predicate = (trunc_ln240 == 33)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 171 'br' 'br_ln240' <Predicate = (trunc_ln240 == 33)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 172 'store' 'store_ln240' <Predicate = (trunc_ln240 == 32)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 173 'br' 'br_ln240' <Predicate = (trunc_ln240 == 32)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 174 'store' 'store_ln240' <Predicate = (trunc_ln240 == 31)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 175 'br' 'br_ln240' <Predicate = (trunc_ln240 == 31)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 176 'store' 'store_ln240' <Predicate = (trunc_ln240 == 30)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 177 'br' 'br_ln240' <Predicate = (trunc_ln240 == 30)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 178 'store' 'store_ln240' <Predicate = (trunc_ln240 == 29)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 179 'br' 'br_ln240' <Predicate = (trunc_ln240 == 29)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 180 'store' 'store_ln240' <Predicate = (trunc_ln240 == 28)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 181 'br' 'br_ln240' <Predicate = (trunc_ln240 == 28)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 182 'store' 'store_ln240' <Predicate = (trunc_ln240 == 27)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 183 'br' 'br_ln240' <Predicate = (trunc_ln240 == 27)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 184 'store' 'store_ln240' <Predicate = (trunc_ln240 == 26)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 185 'br' 'br_ln240' <Predicate = (trunc_ln240 == 26)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 186 'store' 'store_ln240' <Predicate = (trunc_ln240 == 25)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 187 'br' 'br_ln240' <Predicate = (trunc_ln240 == 25)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 188 'store' 'store_ln240' <Predicate = (trunc_ln240 == 24)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 189 'br' 'br_ln240' <Predicate = (trunc_ln240 == 24)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 190 'store' 'store_ln240' <Predicate = (trunc_ln240 == 23)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 191 'br' 'br_ln240' <Predicate = (trunc_ln240 == 23)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 192 'store' 'store_ln240' <Predicate = (trunc_ln240 == 22)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 193 'br' 'br_ln240' <Predicate = (trunc_ln240 == 22)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 194 'store' 'store_ln240' <Predicate = (trunc_ln240 == 21)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 195 'br' 'br_ln240' <Predicate = (trunc_ln240 == 21)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 196 'store' 'store_ln240' <Predicate = (trunc_ln240 == 20)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 197 'br' 'br_ln240' <Predicate = (trunc_ln240 == 20)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 198 'store' 'store_ln240' <Predicate = (trunc_ln240 == 19)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 199 'br' 'br_ln240' <Predicate = (trunc_ln240 == 19)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 200 'store' 'store_ln240' <Predicate = (trunc_ln240 == 18)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 201 'br' 'br_ln240' <Predicate = (trunc_ln240 == 18)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 202 'store' 'store_ln240' <Predicate = (trunc_ln240 == 17)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 203 'br' 'br_ln240' <Predicate = (trunc_ln240 == 17)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 204 'store' 'store_ln240' <Predicate = (trunc_ln240 == 16)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 205 'br' 'br_ln240' <Predicate = (trunc_ln240 == 16)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 206 'store' 'store_ln240' <Predicate = (trunc_ln240 == 15)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 207 'br' 'br_ln240' <Predicate = (trunc_ln240 == 15)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 208 'store' 'store_ln240' <Predicate = (trunc_ln240 == 14)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 209 'br' 'br_ln240' <Predicate = (trunc_ln240 == 14)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 210 'store' 'store_ln240' <Predicate = (trunc_ln240 == 13)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 211 'br' 'br_ln240' <Predicate = (trunc_ln240 == 13)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 212 'store' 'store_ln240' <Predicate = (trunc_ln240 == 12)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 213 'br' 'br_ln240' <Predicate = (trunc_ln240 == 12)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 214 'store' 'store_ln240' <Predicate = (trunc_ln240 == 11)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 215 'br' 'br_ln240' <Predicate = (trunc_ln240 == 11)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 216 'store' 'store_ln240' <Predicate = (trunc_ln240 == 10)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 217 'br' 'br_ln240' <Predicate = (trunc_ln240 == 10)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 218 'store' 'store_ln240' <Predicate = (trunc_ln240 == 9)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 219 'br' 'br_ln240' <Predicate = (trunc_ln240 == 9)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 220 'store' 'store_ln240' <Predicate = (trunc_ln240 == 8)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 221 'br' 'br_ln240' <Predicate = (trunc_ln240 == 8)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 222 'store' 'store_ln240' <Predicate = (trunc_ln240 == 7)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 223 'br' 'br_ln240' <Predicate = (trunc_ln240 == 7)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 224 'store' 'store_ln240' <Predicate = (trunc_ln240 == 6)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 225 'br' 'br_ln240' <Predicate = (trunc_ln240 == 6)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 226 'store' 'store_ln240' <Predicate = (trunc_ln240 == 5)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 227 'br' 'br_ln240' <Predicate = (trunc_ln240 == 5)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 228 'store' 'store_ln240' <Predicate = (trunc_ln240 == 4)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 229 'br' 'br_ln240' <Predicate = (trunc_ln240 == 4)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 230 'store' 'store_ln240' <Predicate = (trunc_ln240 == 3)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 231 'br' 'br_ln240' <Predicate = (trunc_ln240 == 3)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 232 'store' 'store_ln240' <Predicate = (trunc_ln240 == 2)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 233 'br' 'br_ln240' <Predicate = (trunc_ln240 == 2)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 234 'store' 'store_ln240' <Predicate = (trunc_ln240 == 1)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 235 'br' 'br_ln240' <Predicate = (trunc_ln240 == 1)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 236 'store' 'store_ln240' <Predicate = (trunc_ln240 == 0)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 237 'br' 'br_ln240' <Predicate = (trunc_ln240 == 0)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %sext_ln818, i32 %rnd_V_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 238 'store' 'store_ln240' <Predicate = (trunc_ln240 == 63)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln240 = br void %arrayidx76.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240]   --->   Operation 239 'br' 'br_ln240' <Predicate = (trunc_ln240 == 63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [69]  (0 ns)
	'load' operation ('i', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240) on local variable 'i' [137]  (0 ns)
	'add' operation ('add_ln235', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:235) [141]  (0.706 ns)
	'store' operation ('store_ln235', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:235) of variable 'add_ln235', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:235 on local variable 'i' [362]  (0.387 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'load' operation ('rnd_array_V_load', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240) on array 'rnd_array_V' [150]  (0.699 ns)
	'add' operation ('add_ln840') [156]  (0.88 ns)
	'add' operation ('r.V') [162]  (0.89 ns)

 <State 3>: 2.28ns
The critical path consists of the following:
	'mul' operation ('r.V') [164]  (2.28 ns)

 <State 4>: 2.28ns
The critical path consists of the following:
	'mul' operation ('r.V') [164]  (2.28 ns)
	'store' operation ('store_ln240', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:240) of variable 'sext_ln818' on local variable 'rnd.V' [320]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
