#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Dec 12 13:59:11 2024
# Process ID: 13156
# Current directory: C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18760 C:\Users\L1510\Desktop\LA9\LA\cdp_ede_local-master\mycpu_env\soc_verify\soc_bram\run_vivado\project\loongson.xpr
# Log file: C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/vivado.log
# Journal file: C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project\vivado.jou
# Running On: LAPTOP-FN6LDF86, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16781 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1510.066 ; gain = 362.188
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1727.754 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.ip_user_files -ipstatic_source_dir C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.cache/compile_simlib/modelsim} {questa=C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.cache/compile_simlib/questa} {riviera=C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.cache/compile_simlib/riviera} {activehdl=C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/EXEreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/IDreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/IFreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/MEMreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/WBreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Wallace_Mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/testbench/mycpu_tb.v:237]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1727.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 94 differs from formal bit length 64 for port 'in1' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:113]
WARNING: [VRFC 10-3091] actual bit length 92 differs from formal bit length 64 for port 'in2' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:114]
WARNING: [VRFC 10-3091] actual bit length 90 differs from formal bit length 64 for port 'in3' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:115]
WARNING: [VRFC 10-3091] actual bit length 88 differs from formal bit length 64 for port 'in1' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:120]
WARNING: [VRFC 10-3091] actual bit length 86 differs from formal bit length 64 for port 'in2' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:121]
WARNING: [VRFC 10-3091] actual bit length 84 differs from formal bit length 64 for port 'in3' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:122]
WARNING: [VRFC 10-3091] actual bit length 82 differs from formal bit length 64 for port 'in1' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:127]
WARNING: [VRFC 10-3091] actual bit length 80 differs from formal bit length 64 for port 'in2' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:128]
WARNING: [VRFC 10-3091] actual bit length 78 differs from formal bit length 64 for port 'in3' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:129]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 64 for port 'in1' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:134]
WARNING: [VRFC 10-3091] actual bit length 74 differs from formal bit length 64 for port 'in2' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:135]
WARNING: [VRFC 10-3091] actual bit length 72 differs from formal bit length 64 for port 'in3' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:136]
WARNING: [VRFC 10-3091] actual bit length 70 differs from formal bit length 64 for port 'in1' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:141]
WARNING: [VRFC 10-3091] actual bit length 68 differs from formal bit length 64 for port 'in2' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:142]
WARNING: [VRFC 10-3091] actual bit length 66 differs from formal bit length 64 for port 'in3' [C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/myCPU/mul.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFreg
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.IDreg
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Wallace_Mul
Compiling module xil_defaultlib.Div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EXEreg
Compiling module xil_defaultlib.MEMreg
Compiling module xil_defaultlib.WBreg
Compiling module xil_defaultlib.csr
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1743.914 ; gain = 16.160
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1743.914 ; gain = 0.000
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1743.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 1743.914 ; gain = 16.160
run all
==============================================================
Test begin!
----[  12105 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0x1c04c0f0
        [  32000 ns] Test is running, debug_wb_pc = 0x1c04d090
----[  36515 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0x1c04dfcc
        [  52000 ns] Test is running, debug_wb_pc = 0x1c04ef6c
----[  54905 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0x1c04fea8
        [  72000 ns] Test is running, debug_wb_pc = 0x1c050e48
----[  79315 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0x1c051d84
        [  92000 ns] Test is running, debug_wb_pc = 0x1c052d24
        [ 102000 ns] Test is running, debug_wb_pc = 0x1c053cc4
----[ 103725 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0x1c054c00
        [ 122000 ns] Test is running, debug_wb_pc = 0x1c055ba0
----[ 128135 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0x1c056adc
        [ 142000 ns] Test is running, debug_wb_pc = 0x1c057a7c
        [ 152000 ns] Test is running, debug_wb_pc = 0x1c058a1c
----[ 152545 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 162000 ns] Test is running, debug_wb_pc = 0x1c059958
        [ 172000 ns] Test is running, debug_wb_pc = 0x1c05a8f8
----[ 176955 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0x1c05b834
        [ 192000 ns] Test is running, debug_wb_pc = 0x1c05c7d4
----[ 201365 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 202000 ns] Test is running, debug_wb_pc = 0x1c010738
        [ 212000 ns] Test is running, debug_wb_pc = 0x1c0116d8
        [ 222000 ns] Test is running, debug_wb_pc = 0x1c012678
----[ 225775 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0x1c0135b4
        [ 242000 ns] Test is running, debug_wb_pc = 0x1c014554
----[ 244165 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0x1c015490
        [ 262000 ns] Test is running, debug_wb_pc = 0x1c016430
----[ 262555 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 272000 ns] Test is running, debug_wb_pc = 0x1c01736c
----[ 280945 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0x1c0182a8
----[ 291515 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0x1c0191e4
        [ 302000 ns] Test is running, debug_wb_pc = 0x1c01a184
----[ 302885 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0x1c01b360
        [ 322000 ns] Test is running, debug_wb_pc = 0x1c01c5fc
        [ 332000 ns] Test is running, debug_wb_pc = 0x1c01d5c8
        [ 342000 ns] Test is running, debug_wb_pc = 0x1c01e4b4
        [ 352000 ns] Test is running, debug_wb_pc = 0x1c01f478
        [ 362000 ns] Test is running, debug_wb_pc = 0x1c020710
----[ 371475 ns] Number 8'd16 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0x1c021908
        [ 382000 ns] Test is running, debug_wb_pc = 0x1c02281c
        [ 392000 ns] Test is running, debug_wb_pc = 0x1c023714
        [ 402000 ns] Test is running, debug_wb_pc = 0x1c02479c
        [ 412000 ns] Test is running, debug_wb_pc = 0x1c025a3c
        [ 422000 ns] Test is running, debug_wb_pc = 0x1c026bb8
        [ 432000 ns] Test is running, debug_wb_pc = 0x1c027ab0
        [ 442000 ns] Test is running, debug_wb_pc = 0x1c0289c4
----[ 445015 ns] Number 8'd17 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0x1c029880
        [ 462000 ns] Test is running, debug_wb_pc = 0x1c02a784
        [ 472000 ns] Test is running, debug_wb_pc = 0x1c02b6ac
        [ 482000 ns] Test is running, debug_wb_pc = 0x1c02c5b4
        [ 492000 ns] Test is running, debug_wb_pc = 0x1c02d4d8
        [ 502000 ns] Test is running, debug_wb_pc = 0x1c02e3e0
----[ 503345 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0x1c02f228
        [ 522000 ns] Test is running, debug_wb_pc = 0x1c0300a0
        [ 532000 ns] Test is running, debug_wb_pc = 0x1c030f2c
        [ 542000 ns] Test is running, debug_wb_pc = 0x1c031db0
        [ 552000 ns] Test is running, debug_wb_pc = 0x1c032c30
----[ 559675 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0x1c0349c8
        [ 572000 ns] Test is running, debug_wb_pc = 0x1c0358b0
        [ 582000 ns] Test is running, debug_wb_pc = 0x1c03679c
        [ 592000 ns] Test is running, debug_wb_pc = 0x1c037678
        [ 602000 ns] Test is running, debug_wb_pc = 0x1c038570
----[ 604005 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0x1c039188
        [ 622000 ns] Test is running, debug_wb_pc = 0x1c039d44
        [ 632000 ns] Test is running, debug_wb_pc = 0x1c03a8f4
----[ 640455 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 642000 ns] Test is running, debug_wb_pc = 0x1c03b4ec
        [ 652000 ns] Test is running, debug_wb_pc = 0x1c03c48c
----[ 658845 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 662000 ns] Test is running, debug_wb_pc = 0x1c03d3c8
        [ 672000 ns] Test is running, debug_wb_pc = 0x1c03e368
----[ 677235 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0x1c03f2a4
        [ 692000 ns] Test is running, debug_wb_pc = 0x1c040244
----[ 695625 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 702000 ns] Test is running, debug_wb_pc = 0x1c041180
        [ 712000 ns] Test is running, debug_wb_pc = 0x1c042120
----[ 714015 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 722000 ns] Test is running, debug_wb_pc = 0x1c04305c
        [ 732000 ns] Test is running, debug_wb_pc = 0x1c043ffc
----[ 732405 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 742000 ns] Test is running, debug_wb_pc = 0x1c044f38
        [ 752000 ns] Test is running, debug_wb_pc = 0x1c045ed8
----[ 756815 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 762000 ns] Test is running, debug_wb_pc = 0x1c046e14
        [ 772000 ns] Test is running, debug_wb_pc = 0x1c047db4
----[ 781225 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 782000 ns] Test is running, debug_wb_pc = 0x1c048cf0
        [ 792000 ns] Test is running, debug_wb_pc = 0x1c049c90
        [ 802000 ns] Test is running, debug_wb_pc = 0x1c04ac30
----[ 805635 ns] Number 8'd29 Functional Test Point PASS!!!
==============================================================
Test end!
----PASS!!!
$finish called at time : 806125 ns : File "C:/Users/L1510/Desktop/LA9/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/testbench/mycpu_tb.v" Line 270
run: Time (s): cpu = 00:00:40 ; elapsed = 00:01:34 . Memory (MB): peak = 1743.914 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 26140 KB (Peak: 26140 KB), Simulation CPU Usage: 11702 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 14:03:52 2024...
