// Seed: 507401327
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wire id_5,
    output tri1 id_6,
    input wor id_7,
    input tri1 id_8
    , id_10
);
  assign id_1#(.id_2(1)) = id_7;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    output wire id_3,
    input tri id_4,
    input wand id_5,
    output tri0 id_6,
    input wand id_7
    , id_14,
    input tri0 id_8,
    output tri id_9,
    input wor id_10,
    input supply1 id_11,
    output uwire id_12
);
  tri1 id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_4,
      id_9,
      id_0,
      id_0,
      id_4,
      id_1
  );
  assign id_14 = id_4 > id_15;
endmodule
