// Seed: 1199481288
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3, id_4, id_5;
  localparam id_6 = -1;
  logic id_7;
  ;
  assign id_7 = {1};
endmodule
program module_1 #(
    parameter id_7 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output wire id_8;
  input wire _id_7;
  module_0 modCall_1 (
      id_5,
      id_2
  );
  input wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  output reg id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[1'b0][id_7] = -1;
  parameter id_9 = 1;
  id_10 :
  assert property (@(-1) 1) @(posedge 1) id_3 <= id_10;
  tri1 id_11;
  initial begin : LABEL_0
    #id_12 $clog2(25);
    ;
  end
  wire  id_13;
  logic id_14;
  parameter id_15 = id_9;
  assign id_11 = 1;
  always
  `define pp_16 0
  assign id_10 = -1'b0 <= id_15 - id_15;
endprogram
