--  arch-apic.adb: IO/LAPIC driver.
--  Copyright (C) 2024 streaksu
--
--  This program is free software: you can redistribute it and/or modify
--  it under the terms of the GNU General Public License as published by
--  the Free Software Foundation, either version 3 of the License, or
--  (at your option) any later version.
--
--  This program is distributed in the hope that it will be useful,
--  but WITHOUT ANY WARRANTY; without even the implied warranty of
--  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
--  GNU General Public License for more details.
--
--  You should have received a copy of the GNU General Public License
--  along with this program.  If not, see <http://www.gnu.org/licenses/>.

with Arch.ACPI;
with Arch.Clocks;
with Arch.Snippets;
with Panic;
with Arch.MMU;
with Messages;

package body Arch.APIC with SPARK_Mode => Off is
   LAPIC_MSR  : constant := 16#01B#;
   x2APIC_MSR : constant := 16#800#;
   LAPIC_Base : constant := Memory_Offset + 16#FEE00000#;

   LAPIC_EOI_Register                : constant := 16#0B0#;
   LAPIC_Spurious_Register           : constant := 16#0F0#;
   LAPIC_ICR0_Register               : constant := 16#300#;
   LAPIC_ICR1_Register               : constant := 16#310#;
   LAPIC_Timer_Register              : constant := 16#320#;
   LAPIC_Timer_Init_Counter_Register : constant := 16#380#;
   LAPIC_Timer_Curr_Counter_Register : constant := 16#390#;
   LAPIC_Timer_Divisor_Register      : constant := 16#3E0#;
   LAPIC_Timer_2_Divisor             : constant := 0;

   Supports_x2APIC : Boolean;

   procedure Init_LAPIC is
      Addr               : ACPI.Table_Record;
      EAX, EBX, ECX, EDX : Unsigned_32;
      APIC_Base          : Unsigned_64;
      Success            : Boolean;

      MSR_Read : constant Unsigned_64 := Arch.Snippets.Read_MSR (LAPIC_MSR);
   begin
      --  Check x2APIC support.
      Snippets.Get_CPUID (1, 0, EAX, EBX, ECX, EDX, Success);
      Supports_x2APIC := Success and ((ECX and Shift_Left (1, 21)) /= 0);
      ACPI.FindTable (ACPI.DMAR_Signature, Addr);
      if Addr.Virt_Addr /= Null_Address then
         declare
            DMAR : ACPI.DMAR
               with Import, Address => To_Address (Addr.Virt_Addr);
         begin
            Supports_x2APIC := Supports_x2APIC and
               ((DMAR.Flags and 2#11#) /= 2#11#);
         end;
         ACPI.Unref_Table (Addr);
      end if;

      if Supports_x2APIC then
         Messages.Put_Line ("x2APIC support enabled");
         APIC_Base := Snippets.Read_MSR (LAPIC_MSR);
         Snippets.Write_MSR (LAPIC_MSR, APIC_Base or Shift_Left (1, 10));
      else
         --  We assume the LAPIC base for performance reasons.
         --  Check the assumption is right tho.
         if (MSR_Read and 16#FFFFF000#) /= LAPIC_Base - Memory_Offset then
            Panic.Hard_Panic ("Odd LAPIC base encountered");
         end if;

         --  Map the LAPIC base.
         MMU.Map_Range
            (Map            => MMU.Kernel_Table,
             Physical_Start => To_Address (LAPIC_Base - Memory_Offset),
             Virtual_Start  => To_Address (LAPIC_Base),
             Length         => MMU.Page_Size,
             Permissions    =>
              (Is_User_Accessible => False,
               Can_Read           => True,
               Can_Write          => True,
               Can_Execute        => False,
               Is_Global          => True),
             Success        => Success,
             Caching        => MMU.Uncacheable);
         if not Success then
            Panic.Hard_Panic ("Could not map LAPIC base");
         end if;
      end if;
   end Init_LAPIC;

   procedure Init_Core_LAPIC is
      Value, To_Write : Unsigned_32;
   begin
      --  Enable the LAPIC by setting the spurious interrupt vector and
      --  ORing the enable bit.
      Value    := LAPIC_Read (LAPIC_Spurious_Register);
      To_Write := Value or (LAPIC_Spurious_Entry - 1);
      LAPIC_Write (LAPIC_Spurious_Register, To_Write or Shift_Left (1, 8));
   end Init_Core_LAPIC;

   procedure LAPIC_Send_IPI_Raw (LAPIC_ID : Unsigned_32; Code : Unsigned_32) is
   begin
      if Supports_x2APIC then
         x2APIC_Write
            (LAPIC_ICR0_Register,
             Shift_Left (Unsigned_64 (LAPIC_ID), 32) or Unsigned_64 (Code));
      else
         LAPIC_Write (LAPIC_ICR1_Register, Shift_Left (LAPIC_ID, 24));
         LAPIC_Write (LAPIC_ICR0_Register, Code);
      end if;
   end LAPIC_Send_IPI_Raw;

   procedure LAPIC_Send_IPI (LAPIC_ID : Unsigned_32; Vector : IDT.IDT_Index) is
   begin
      LAPIC_Send_IPI_Raw (LAPIC_ID, Unsigned_32 (Vector) - 1);
   end LAPIC_Send_IPI;

   function LAPIC_Timer_Calibrate return Unsigned_64 is
      Sample : constant Unsigned_32 := Unsigned_32'Last;
      Final_Count : Unsigned_32;
      EAX, EBX, ECX, EDX : Unsigned_32;
      Success : Boolean;
   begin
      --  Stop and clear the timer.
      LAPIC_Timer_Stop;

      --  Check if the CPU can give us the clock straight up, which will be
      --  much more accurate than us. If it does not, we just calculate it.
      --  The results are in Hertz (ticks/s).
      Snippets.Get_CPUID
         (Leaf    => 16#15#,
          Subleaf => 0,
          EAX     => EAX,
          EBX     => EBX,
          ECX     => ECX,
          EDX     => EDX,
          Success => Success);
      if Success and ECX /= 0 then
         return Unsigned_64 (ECX);
      else
         LAPIC_Write (LAPIC_Timer_Register, Shift_Left (1, 16) or 16#FF#);
         LAPIC_Write (LAPIC_Timer_Divisor_Register, LAPIC_Timer_2_Divisor);
         LAPIC_Write (LAPIC_Timer_Init_Counter_Register, Sample);

         --  Check the ticks we get in 1 ms, and calculate with that.
         Arch.Clocks.Busy_Monotonic_Sleep (1_000_000);
         Final_Count := LAPIC_Read (LAPIC_Timer_Curr_Counter_Register);

         --  Stop timer and adjust the ticks to make them ticks/ms -> ticks/s
         LAPIC_Timer_Stop;
         return Unsigned_64 (Sample - Final_Count) * 1000;
      end if;
   end LAPIC_Timer_Calibrate;

   procedure LAPIC_Timer_Stop is
   begin
      LAPIC_Write (LAPIC_Timer_Init_Counter_Register, 0);
      LAPIC_Write (LAPIC_Timer_Register, Shift_Left (1, 16));
   end LAPIC_Timer_Stop;

   procedure LAPIC_Timer_Oneshot
      (Vector       : IDT.IDT_Index;
       Hz           : Unsigned_64;
       Microseconds : Unsigned_64)
   is
   begin
      LAPIC_Timer_Stop;
      LAPIC_Write (LAPIC_Timer_Register, (Unsigned_32 (Vector) - 1));
      LAPIC_Write (LAPIC_Timer_Divisor_Register, LAPIC_Timer_2_Divisor);
      LAPIC_Write (LAPIC_Timer_Init_Counter_Register,
         Unsigned_32 ((Microseconds * (Hz / 1000000) and 16#FFFFFFFF#)));
   exception
      when Constraint_Error =>
         null;
   end LAPIC_Timer_Oneshot;

   procedure LAPIC_EOI is
   begin
      LAPIC_Write (LAPIC_EOI_Register, 0);
   end LAPIC_EOI;

   function LAPIC_Read (Register : Unsigned_32) return Unsigned_32 is
   begin
      if Supports_x2APIC then
         return Unsigned_32 (x2APIC_Read (Register) and 16#FFFFFFFF#);
      else
         declare
            Value_Mem : Unsigned_32 with Import, Volatile,
               Address => To_Address (LAPIC_Base + Integer_Address (Register));
         begin
            return Value_Mem;
         end;
      end if;
   exception
      when Constraint_Error =>
         Panic.Hard_Panic ("Exception while reading LAPIC");
   end LAPIC_Read;

   procedure LAPIC_Write (Register : Unsigned_32; Value : Unsigned_32) is
   begin
      if Supports_x2APIC then
         x2APIC_Write (Register, Unsigned_64 (Value));
      else
         declare
            Value_Mem : Unsigned_32 with Import, Volatile,
               Address => To_Address (LAPIC_Base + Integer_Address (Register));
         begin
            Value_Mem := Value;
         end;
      end if;
   end LAPIC_Write;

   function x2APIC_Read (Register : Unsigned_32) return Unsigned_64 is
   begin
      return Snippets.Read_MSR (x2APIC_MSR + Shift_Right (Register, 4));
   end x2APIC_Read;

   procedure x2APIC_Write (Register : Unsigned_32; Value : Unsigned_64) is
   begin
      Snippets.Write_MSR (x2APIC_MSR + Shift_Right (Register, 4), Value);
   end x2APIC_Write;
   ----------------------------------------------------------------------------
   IOAPIC_VER_Register : constant := 1;

   IOAPIC_IOREDTBL_Pin_Polarity : constant Unsigned_64 := Shift_Left (1, 13);
   IOAPIC_IOREDTBL_Trigger_Mode : constant Unsigned_64 := Shift_Left (1, 15);
   IOAPIC_IOREDTBL_Mask         : constant Unsigned_64 := Shift_Left (1, 16);

   type IOAPIC_Array is array (Natural range <>) of ACPI.MADT_IOAPIC;
   type ISO_Array    is array (Natural range <>) of ACPI.MADT_ISO;

   MADT_IOAPICs : access IOAPIC_Array;
   MADT_ISOs    : access ISO_Array;

   function Init_IOAPIC return Boolean is
      Addr           : ACPI.Table_Record;
      Current_Byte   : Unsigned_32 := 0;
      Current_IOAPIC : Natural     := 1;
      IOAPIC_Count   : Natural     := 0;
      Current_ISO    : Natural     := 1;
      ISO_Count      : Natural     := 0;
   begin
      ACPI.FindTable (ACPI.MADT_Signature, Addr);
      if Addr.Virt_Addr = Null_Address then
         return False;
      end if;

      declare
         MADT : ACPI.MADT with Import, Address => To_Address (Addr.Virt_Addr);
         MADT_Length : constant Unsigned_32 := MADT.Header.Length;
      begin
         --  Check how many entries do we need to allocate.
         while (Current_Byte + ((MADT'Size / 8) - 1)) < MADT_Length loop
            declare
               Header : ACPI.MADT_Header;
               for Header'Address use
                  MADT.Entries_Start'Address + Storage_Offset (Current_Byte);
            begin
               case Header.Entry_Type is
                  when ACPI.MADT_IOAPIC_Type =>
                     IOAPIC_Count := IOAPIC_Count + 1;
                  when ACPI.MADT_ISO_Type =>
                     ISO_Count := ISO_Count + 1;
                  when others => null;
               end case;
               Current_Byte := Current_Byte + Unsigned_32 (Header.Length);
            end;
         end loop;

         --  Allocate and fill the entries.
         Current_Byte := 0;
         MADT_IOAPICs := new IOAPIC_Array (1 .. IOAPIC_Count);
         MADT_ISOs    := new ISO_Array    (1 .. ISO_Count);
         while (Current_Byte + ((MADT'Size / 8) - 1)) < MADT_Length loop
            declare
               IOAPIC : ACPI.MADT_IOAPIC;
               ISO    : ACPI.MADT_ISO;
               for IOAPIC'Address use
                  MADT.Entries_Start'Address + Storage_Offset (Current_Byte);
               for ISO'Address use
                  MADT.Entries_Start'Address + Storage_Offset (Current_Byte);
            begin
               case IOAPIC.Header.Entry_Type is
                  when ACPI.MADT_IOAPIC_Type =>
                     MADT_IOAPICs (Current_IOAPIC) := IOAPIC;
                     Current_IOAPIC := Current_IOAPIC + 1;
                  when ACPI.MADT_ISO_Type =>
                     MADT_ISOs (Current_ISO) := ISO;
                     Current_ISO := Current_ISO + 1;
                  when others => null;
               end case;
               Current_Byte := Current_Byte +
                  Unsigned_32 (IOAPIC.Header.Length);
            end;
         end loop;
      end;

      ACPI.Unref_Table (Addr);
      return True;
   exception
      when Constraint_Error =>
         return False;
   end Init_IOAPIC;

   function IOAPIC_Set_Redirect
      (LAPIC_ID  : Unsigned_32;
       IRQ       : IDT.IRQ_Index;
       IDT_Entry : IDT.IDT_Index;
       Enable    : Boolean) return Boolean
   is
      Actual_IRQ : Unsigned_8;
   begin
      Actual_IRQ := Unsigned_8 (IRQ) - Unsigned_8 (IDT.IRQ_Index'First);
      for ISO of MADT_ISOs.all loop
         if ISO.IRQ_Source = Actual_IRQ then
            return IOAPIC_Set_Redirect (LAPIC_ID, ISO.GSI, IDT_Entry,
                                        ISO.Flags, Enable);
         end if;
      end loop;
      return IOAPIC_Set_Redirect (LAPIC_ID, Unsigned_32 (Actual_IRQ),
                                  IDT_Entry, 0, Enable);
   exception
      when Constraint_Error =>
         return False;
   end IOAPIC_Set_Redirect;

   function IOAPIC_Set_Redirect
      (LAPIC_ID  : Unsigned_32;
       GSI       : Unsigned_32;
       IDT_Entry : IDT.IDT_Index;
       Flags     : Unsigned_16;
       Enable    : Boolean) return Boolean
   is
      GSIB        :          Unsigned_32 := 0;
      Redirect    :          Unsigned_64 := Unsigned_64 (IDT_Entry) - 1;
      IOREDTBL    : constant Unsigned_32 := (GSI - GSIB) * 2 + 16;
      IOAPIC_MMIO : Virtual_Address;
   begin
      --  Check if the IOAPIC could be found.
      Get_IOAPIC_From_GSI (GSI, GSIB, IOAPIC_MMIO);
      if IOAPIC_MMIO = Null_Address then
         return False;
      end if;

      --  Build the redirect value by translating the ISO flags into IOREDTBL
      --  flags and the enable.
      if (Flags and IOAPIC_ISO_Flag_Polarity) /= 0 then
         Redirect := Redirect or IOAPIC_IOREDTBL_Pin_Polarity;
      end if;
      if (Flags and IOAPIC_ISO_Flag_Trigger) /= 0 then
         Redirect := Redirect or IOAPIC_IOREDTBL_Trigger_Mode;
      end if;
      if Enable = False then
         Redirect := Redirect or IOAPIC_IOREDTBL_Mask;
      end if;
      Redirect := Redirect or Shift_Left (Unsigned_64 (LAPIC_ID), 56);

      declare
         Mask    : constant Unsigned_64 := 16#FFFFFFFF#;
         Lower32 : constant Unsigned_64 := Redirect and Mask;
         Upper32 : constant Unsigned_64 := Shift_Right (Redirect, 32) and Mask;
      begin
         IOAPIC_Write (IOAPIC_MMIO, IOREDTBL,     Unsigned_32 (Lower32));
         IOAPIC_Write (IOAPIC_MMIO, IOREDTBL + 1, Unsigned_32 (Upper32));
      end;
      return True;
   exception
      when Constraint_Error =>
         return False;
   end IOAPIC_Set_Redirect;

   procedure Get_IOAPIC_From_GSI
      (GSI    : Unsigned_32;
       GSIB   : out Unsigned_32;
       Result : out Virtual_Address)
   is
   begin
      for IOAPIC of MADT_IOAPICs.all loop
         if IOAPIC.GSIB <= GSI and
            IOAPIC.GSIB + Get_IOAPIC_GSI_Count
               (Virtual_Address (IOAPIC.Address) + Memory_Offset) > GSI
         then
            GSIB   := IOAPIC.GSIB;
            Result := Virtual_Address (IOAPIC.Address) + Memory_Offset;
            return;
         end if;
      end loop;

      GSIB   := 0;
      Result := Null_Address;
   exception
      when Constraint_Error =>
         GSIB   := 0;
         Result := Null_Address;
   end Get_IOAPIC_From_GSI;

   function Get_IOAPIC_GSI_Count (MMIO : Virtual_Address) return Unsigned_32 is
      Physical : System.Address;
      Is_Mapped, Is_User, Is_Readable, Is_Writeable, Is_Exec : Boolean;
      Read : Unsigned_32;
   begin
      --  Check whether its mapped, if it is not, map it.
      MMU.Translate_Address
         (Map                => MMU.Kernel_Table,
          Virtual            => To_Address (MMIO),
          Length             => MMU.Page_Size,
          Physical           => Physical,
          Is_Mapped          => Is_Mapped,
          Is_User_Accessible => Is_User,
          Is_Readable        => Is_Readable,
          Is_Writeable       => Is_Writeable,
          Is_Executable      => Is_Exec);
      if not Is_Mapped then
         MMU.Map_Range
            (Map            => MMU.Kernel_Table,
             Physical_Start => To_Address (MMIO - Memory_Offset),
             Virtual_Start  => To_Address (MMIO),
             Length         => MMU.Page_Size,
             Permissions    =>
              (Is_User_Accessible => False,
               Can_Read          => True,
               Can_Write         => True,
               Can_Execute       => False,
               Is_Global         => True),
             Success        => Is_Mapped,
             Caching        => MMU.Uncacheable);
         if not Is_Mapped then
            return 0;
         end if;
      end if;

      --  The number of GSIs handled by the IOAPIC is in its IOAPICVER register
      --  in bits 16 - 23;
      Read := IOAPIC_Read (MMIO, IOAPIC_VER_Register);
      return Shift_Right (Read and 16#FF0000#, 16);
   end Get_IOAPIC_GSI_Count;

   function IOAPIC_Read
      (MMIO     : Virtual_Address;
       Register : Unsigned_32) return Unsigned_32
   is
      Value_Reg : Unsigned_32 with Address => To_Address (MMIO),      Volatile;
      Value     : Unsigned_32 with Address => To_Address (MMIO + 16), Volatile;
   begin
      Value_Reg := Register;
      return Value;
   end IOAPIC_Read;

   procedure IOAPIC_Write
      (MMIO     : Virtual_Address;
       Register : Unsigned_32;
       To_Write : Unsigned_32) is
      Value_Reg : Unsigned_32 with Address => To_Address (MMIO),      Volatile;
      Value     : Unsigned_32 with Address => To_Address (MMIO + 16), Volatile;
   begin
      Value_Reg := Register;
      Value     := To_Write;
   end IOAPIC_Write;
end Arch.APIC;
