// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module aes_encrypt_cipher_Pipeline_VITIS_LOOP_136_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        state_address0,
        state_ce0,
        state_we0,
        state_d0,
        state_q0,
        state_address1,
        state_ce1,
        state_we1,
        state_d1,
        state_q1,
        RoundKey_address0,
        RoundKey_ce0,
        RoundKey_q0,
        RoundKey_address1,
        RoundKey_ce1,
        RoundKey_q1
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_state10 = 19'd512;
parameter    ap_ST_fsm_state11 = 19'd1024;
parameter    ap_ST_fsm_state12 = 19'd2048;
parameter    ap_ST_fsm_state13 = 19'd4096;
parameter    ap_ST_fsm_state14 = 19'd8192;
parameter    ap_ST_fsm_state15 = 19'd16384;
parameter    ap_ST_fsm_state16 = 19'd32768;
parameter    ap_ST_fsm_state17 = 19'd65536;
parameter    ap_ST_fsm_state18 = 19'd131072;
parameter    ap_ST_fsm_state19 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] state_address0;
output   state_ce0;
output   state_we0;
output  [7:0] state_d0;
input  [7:0] state_q0;
output  [3:0] state_address1;
output   state_ce1;
output   state_we1;
output  [7:0] state_d1;
input  [7:0] state_q1;
output  [7:0] RoundKey_address0;
output   RoundKey_ce0;
input  [7:0] RoundKey_q0;
output  [7:0] RoundKey_address1;
output   RoundKey_ce1;
input  [7:0] RoundKey_q1;

reg ap_idle;
reg[3:0] state_address0;
reg state_ce0;
reg state_we0;
reg[7:0] state_d0;
reg[3:0] state_address1;
reg state_ce1;
reg state_we1;
reg[7:0] state_d1;
reg[7:0] RoundKey_address0;
reg RoundKey_ce0;
reg[7:0] RoundKey_address1;
reg RoundKey_ce1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln136_fu_595_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_state19;
wire    ap_block_state19_pp0_stage18_iter0;
reg   [7:0] sbox_address0;
reg    sbox_ce0;
wire   [7:0] sbox_q0;
reg   [7:0] reg_513;
wire    ap_CS_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_CS_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_CS_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_CS_fsm_state9;
wire    ap_block_state9_pp0_stage8_iter0;
reg   [7:0] reg_517;
wire    ap_CS_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
reg   [7:0] reg_521;
wire    ap_CS_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
reg   [7:0] reg_526;
wire    ap_CS_fsm_state11;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_CS_fsm_state15;
wire    ap_block_state15_pp0_stage14_iter0;
reg   [7:0] reg_530;
wire    ap_CS_fsm_state8;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_CS_fsm_state12;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_CS_fsm_state16;
wire    ap_block_state16_pp0_stage15_iter0;
reg   [7:0] reg_534;
wire    ap_CS_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
reg   [7:0] reg_539;
wire    ap_CS_fsm_state13;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_CS_fsm_state17;
wire    ap_block_state17_pp0_stage16_iter0;
reg   [7:0] reg_543;
reg   [7:0] reg_548;
reg   [7:0] reg_552;
wire    ap_CS_fsm_state10;
wire    ap_block_state10_pp0_stage9_iter0;
wire   [7:0] tmp_s_fu_601_p3;
reg   [7:0] tmp_s_reg_1734;
reg   [7:0] RoundKey_load_12_reg_1777;
reg   [7:0] RoundKey_load_reg_1787;
reg   [7:0] RoundKey_load_10_reg_1802;
reg   [7:0] RoundKey_load_1_reg_1812;
reg   [7:0] RoundKey_load_2_reg_1817;
reg   [7:0] RoundKey_load_3_reg_1837;
wire   [7:0] xor_ln79_6_fu_865_p2;
reg   [7:0] xor_ln79_6_reg_1857;
wire   [7:0] xor_ln79_7_fu_889_p2;
reg   [7:0] xor_ln79_7_reg_1862;
wire   [7:0] xor_ln79_9_fu_932_p2;
reg   [7:0] xor_ln79_9_reg_1867;
reg   [7:0] state_load_6_reg_1897;
reg   [7:0] RoundKey_load_11_reg_1907;
reg   [7:0] RoundKey_load_13_reg_1912;
reg   [7:0] state_load_8_reg_1932;
reg   [7:0] RoundKey_load_14_reg_1937;
reg   [7:0] RoundKey_load_15_reg_1942;
wire   [7:0] xor_ln79_15_fu_1165_p2;
reg   [7:0] xor_ln79_15_reg_1952;
wire   [7:0] xor_ln79_16_fu_1188_p2;
reg   [7:0] xor_ln79_16_reg_1957;
wire   [7:0] xor_ln79_17_fu_1205_p2;
reg   [7:0] xor_ln79_17_reg_1962;
wire    ap_CS_fsm_state14;
wire    ap_block_state14_pp0_stage13_iter0;
wire   [7:0] xor_ln79_11_fu_1373_p2;
reg   [7:0] xor_ln79_11_reg_1987;
wire   [7:0] xor_ln79_13_fu_1414_p2;
reg   [7:0] xor_ln79_13_reg_1992;
wire   [7:0] xor_ln79_4_fu_1611_p2;
reg   [7:0] xor_ln79_4_reg_2012;
wire    ap_CS_fsm_state18;
wire    ap_block_state18_pp0_stage17_iter0;
wire   [7:0] xor_ln79_5_fu_1628_p2;
reg   [7:0] xor_ln79_5_reg_2017;
wire   [63:0] zext_ln79_6_fu_615_p1;
wire   [63:0] zext_ln79_12_fu_626_p1;
wire   [63:0] zext_ln87_13_fu_642_p1;
wire   [63:0] zext_ln79_fu_647_p1;
wire   [63:0] zext_ln79_10_fu_656_p1;
wire   [63:0] zext_ln87_fu_661_p1;
wire   [63:0] zext_ln79_1_fu_671_p1;
wire   [63:0] zext_ln79_2_fu_681_p1;
wire   [63:0] zext_ln87_9_fu_686_p1;
wire   [63:0] zext_ln79_3_fu_696_p1;
wire   [63:0] zext_ln79_4_fu_706_p1;
wire   [63:0] zext_ln87_5_fu_711_p1;
wire   [63:0] zext_ln79_5_fu_721_p1;
wire   [63:0] zext_ln79_7_fu_731_p1;
wire   [63:0] zext_ln87_15_fu_736_p1;
wire   [63:0] zext_ln79_8_fu_943_p1;
wire   [63:0] zext_ln79_9_fu_953_p1;
wire   [63:0] zext_ln87_3_fu_958_p1;
wire   [63:0] zext_ln79_11_fu_968_p1;
wire   [63:0] zext_ln79_13_fu_978_p1;
wire   [63:0] zext_ln87_11_fu_983_p1;
wire   [63:0] zext_ln79_14_fu_993_p1;
wire   [63:0] zext_ln79_15_fu_1003_p1;
wire   [63:0] zext_ln87_7_fu_1008_p1;
wire   [63:0] zext_ln87_14_fu_1013_p1;
wire   [63:0] zext_ln87_2_fu_1211_p1;
wire   [63:0] zext_ln87_10_fu_1216_p1;
wire   [63:0] zext_ln87_6_fu_1221_p1;
wire   [63:0] zext_ln87_1_fu_1225_p1;
wire   [63:0] zext_ln87_4_fu_1420_p1;
wire   [63:0] zext_ln87_8_fu_1425_p1;
wire   [63:0] zext_ln87_12_fu_1429_p1;
reg   [3:0] round_fu_100;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_round_1;
wire   [3:0] add_ln136_fu_631_p2;
wire   [7:0] xor_ln79_8_fu_913_p2;
wire   [7:0] xor_ln79_14_fu_1141_p2;
wire   [7:0] xor_ln79_10_fu_1348_p2;
wire   [7:0] xor_ln79_12_fu_1396_p2;
wire   [7:0] xor_ln79_2_fu_1563_p2;
wire   [7:0] xor_ln79_3_fu_1587_p2;
wire   [7:0] or_ln79_4_fu_609_p2;
wire   [7:0] empty_16_fu_620_p2;
wire   [7:0] or_ln79_7_fu_651_p2;
wire   [7:0] or_ln79_fu_666_p2;
wire   [7:0] or_ln79_1_fu_676_p2;
wire   [7:0] or_ln79_2_fu_691_p2;
wire   [7:0] empty_14_fu_701_p2;
wire   [7:0] or_ln79_3_fu_716_p2;
wire   [7:0] or_ln79_5_fu_726_p2;
wire   [7:0] grp_fu_557_p2;
wire   [7:0] xor_ln124_4_fu_741_p2;
wire   [0:0] tmp_4_fu_759_p3;
wire   [7:0] grp_fu_563_p2;
wire   [0:0] tmp_5_fu_781_p3;
wire   [7:0] grp_fu_569_p2;
wire   [0:0] tmp_6_fu_803_p3;
wire   [7:0] xor_ln128_1_fu_819_p2;
wire   [0:0] tmp_7_fu_831_p3;
wire   [7:0] select_ln126_1_fu_767_p3;
wire   [7:0] xor_ln124_5_fu_747_p2;
wire   [7:0] xor_ln79_28_fu_853_p2;
wire   [7:0] shl_ln117_4_fu_753_p2;
wire   [7:0] xor_ln79_29_fu_859_p2;
wire   [7:0] xor_ln79_27_fu_847_p2;
wire   [7:0] select_ln127_1_fu_789_p3;
wire   [7:0] xor_ln79_31_fu_877_p2;
wire   [7:0] shl_ln117_5_fu_775_p2;
wire   [7:0] xor_ln79_32_fu_883_p2;
wire   [7:0] xor_ln79_30_fu_871_p2;
wire   [7:0] select_ln128_1_fu_811_p3;
wire   [7:0] shl_ln117_6_fu_797_p2;
wire   [7:0] xor_ln79_34_fu_901_p2;
wire   [7:0] xor_ln79_35_fu_907_p2;
wire   [7:0] xor_ln79_33_fu_895_p2;
wire   [7:0] shl_ln117_7_fu_825_p2;
wire   [7:0] select_ln124_1_fu_839_p3;
wire   [7:0] xor_ln79_37_fu_926_p2;
wire   [7:0] xor_ln79_36_fu_920_p2;
wire   [7:0] empty_15_fu_938_p2;
wire   [7:0] or_ln79_6_fu_948_p2;
wire   [7:0] or_ln79_8_fu_963_p2;
wire   [7:0] or_ln79_9_fu_973_p2;
wire   [7:0] or_ln79_10_fu_988_p2;
wire   [7:0] or_ln79_11_fu_998_p2;
wire   [7:0] xor_ln124_10_fu_1018_p2;
wire   [0:0] tmp_12_fu_1036_p3;
wire   [7:0] grp_fu_575_p2;
wire   [0:0] tmp_13_fu_1058_p3;
wire   [0:0] tmp_14_fu_1080_p3;
wire   [7:0] xor_ln128_3_fu_1096_p2;
wire   [0:0] tmp_15_fu_1108_p3;
wire   [7:0] select_ln126_3_fu_1044_p3;
wire   [7:0] xor_ln124_11_fu_1024_p2;
wire   [7:0] xor_ln79_49_fu_1124_p2;
wire   [7:0] shl_ln117_12_fu_1030_p2;
wire   [7:0] xor_ln79_51_fu_1135_p2;
wire   [7:0] xor_ln79_50_fu_1129_p2;
wire   [7:0] select_ln127_3_fu_1066_p3;
wire   [7:0] xor_ln79_53_fu_1153_p2;
wire   [7:0] shl_ln117_13_fu_1052_p2;
wire   [7:0] xor_ln79_54_fu_1159_p2;
wire   [7:0] xor_ln79_52_fu_1148_p2;
wire   [7:0] select_ln128_3_fu_1088_p3;
wire   [7:0] shl_ln117_14_fu_1074_p2;
wire   [7:0] xor_ln79_56_fu_1176_p2;
wire   [7:0] xor_ln79_57_fu_1182_p2;
wire   [7:0] xor_ln79_55_fu_1171_p2;
wire   [7:0] shl_ln117_15_fu_1102_p2;
wire   [7:0] select_ln76_fu_1116_p3;
wire   [7:0] xor_ln79_59_fu_1199_p2;
wire   [7:0] xor_ln79_58_fu_1194_p2;
wire   [7:0] xor_ln124_7_fu_1230_p2;
wire   [0:0] tmp_8_fu_1248_p3;
wire   [0:0] tmp_9_fu_1270_p3;
wire   [0:0] tmp_10_fu_1292_p3;
wire   [7:0] grp_fu_581_p2;
wire   [0:0] tmp_11_fu_1314_p3;
wire   [7:0] select_ln126_2_fu_1256_p3;
wire   [7:0] xor_ln124_8_fu_1236_p2;
wire   [7:0] xor_ln79_39_fu_1336_p2;
wire   [7:0] shl_ln117_8_fu_1242_p2;
wire   [7:0] xor_ln79_40_fu_1342_p2;
wire   [7:0] xor_ln79_38_fu_1330_p2;
wire   [7:0] select_ln127_2_fu_1278_p3;
wire   [7:0] xor_ln79_42_fu_1361_p2;
wire   [7:0] shl_ln117_9_fu_1264_p2;
wire   [7:0] xor_ln79_43_fu_1367_p2;
wire   [7:0] xor_ln79_41_fu_1355_p2;
wire   [7:0] select_ln128_2_fu_1300_p3;
wire   [7:0] shl_ln117_10_fu_1286_p2;
wire   [7:0] xor_ln79_45_fu_1384_p2;
wire   [7:0] xor_ln79_46_fu_1390_p2;
wire   [7:0] xor_ln79_44_fu_1379_p2;
wire   [7:0] shl_ln117_11_fu_1308_p2;
wire   [7:0] select_ln124_2_fu_1322_p3;
wire   [7:0] xor_ln79_48_fu_1408_p2;
wire   [7:0] xor_ln79_47_fu_1403_p2;
wire   [7:0] xor_ln124_1_fu_1434_p2;
wire   [0:0] tmp_fu_1452_p3;
wire   [7:0] xor_ln126_fu_1468_p2;
wire   [0:0] tmp_1_fu_1480_p3;
wire   [0:0] tmp_2_fu_1502_p3;
wire   [7:0] xor_ln128_fu_1518_p2;
wire   [0:0] tmp_3_fu_1530_p3;
wire   [7:0] select_ln126_fu_1460_p3;
wire   [7:0] xor_ln124_2_fu_1440_p2;
wire   [7:0] xor_ln79_1_fu_1551_p2;
wire   [7:0] shl_ln117_fu_1446_p2;
wire   [7:0] xor_ln79_18_fu_1557_p2;
wire   [7:0] xor_ln79_fu_1546_p2;
wire   [7:0] select_ln127_fu_1488_p3;
wire   [7:0] xor_ln79_20_fu_1575_p2;
wire   [7:0] shl_ln117_1_fu_1474_p2;
wire   [7:0] xor_ln79_21_fu_1581_p2;
wire   [7:0] xor_ln79_19_fu_1570_p2;
wire   [7:0] select_ln128_fu_1510_p3;
wire   [7:0] shl_ln117_2_fu_1496_p2;
wire   [7:0] xor_ln79_23_fu_1599_p2;
wire   [7:0] xor_ln79_24_fu_1605_p2;
wire   [7:0] xor_ln79_22_fu_1594_p2;
wire   [7:0] shl_ln117_3_fu_1524_p2;
wire   [7:0] select_ln124_fu_1538_p3;
wire   [7:0] xor_ln79_26_fu_1622_p2;
wire   [7:0] xor_ln79_25_fu_1617_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [18:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_done_reg = 1'b0;
end

aes_encrypt_cipher_Pipeline_VITIS_LOOP_136_1_sbox #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sbox_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_address0),
    .ce0(sbox_ce0),
    .q0(sbox_q0)
);

aes_encrypt_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_521 <= state_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_521 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        reg_534 <= state_q1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        reg_534 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        reg_543 <= state_q1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_543 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        reg_552 <= state_q1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        reg_552 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((icmp_ln136_fu_595_p2 == 1'd0)) begin
            round_fu_100 <= add_ln136_fu_631_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            round_fu_100 <= 4'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_load_10_reg_1802 <= RoundKey_q0;
        RoundKey_load_reg_1787 <= RoundKey_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        RoundKey_load_11_reg_1907 <= RoundKey_q1;
        RoundKey_load_13_reg_1912 <= RoundKey_q0;
        state_load_6_reg_1897 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        RoundKey_load_12_reg_1777 <= RoundKey_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        RoundKey_load_14_reg_1937 <= RoundKey_q1;
        RoundKey_load_15_reg_1942 <= RoundKey_q0;
        state_load_8_reg_1932 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        RoundKey_load_1_reg_1812 <= RoundKey_q1;
        RoundKey_load_2_reg_1817 <= RoundKey_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        RoundKey_load_3_reg_1837 <= RoundKey_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_513 <= state_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_517 <= RoundKey_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_526 <= sbox_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_530 <= sbox_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_539 <= sbox_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_548 <= RoundKey_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln136_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        tmp_s_reg_1734[7 : 4] <= tmp_s_fu_601_p3[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        xor_ln79_11_reg_1987 <= xor_ln79_11_fu_1373_p2;
        xor_ln79_13_reg_1992 <= xor_ln79_13_fu_1414_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xor_ln79_15_reg_1952 <= xor_ln79_15_fu_1165_p2;
        xor_ln79_16_reg_1957 <= xor_ln79_16_fu_1188_p2;
        xor_ln79_17_reg_1962 <= xor_ln79_17_fu_1205_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        xor_ln79_4_reg_2012 <= xor_ln79_4_fu_1611_p2;
        xor_ln79_5_reg_2017 <= xor_ln79_5_fu_1628_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xor_ln79_6_reg_1857 <= xor_ln79_6_fu_865_p2;
        xor_ln79_7_reg_1862 <= xor_ln79_7_fu_889_p2;
        xor_ln79_9_reg_1867 <= xor_ln79_9_fu_932_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        RoundKey_address0 = zext_ln79_15_fu_1003_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        RoundKey_address0 = zext_ln79_13_fu_978_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        RoundKey_address0 = zext_ln79_9_fu_953_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        RoundKey_address0 = zext_ln79_7_fu_731_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        RoundKey_address0 = zext_ln79_4_fu_706_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_address0 = zext_ln79_2_fu_681_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RoundKey_address0 = zext_ln79_10_fu_656_p1;
    end else if (((icmp_ln136_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        RoundKey_address0 = zext_ln79_12_fu_626_p1;
    end else begin
        RoundKey_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        RoundKey_address1 = zext_ln79_14_fu_993_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        RoundKey_address1 = zext_ln79_11_fu_968_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        RoundKey_address1 = zext_ln79_8_fu_943_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        RoundKey_address1 = zext_ln79_5_fu_721_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        RoundKey_address1 = zext_ln79_3_fu_696_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_address1 = zext_ln79_1_fu_671_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RoundKey_address1 = zext_ln79_fu_647_p1;
    end else if (((icmp_ln136_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        RoundKey_address1 = zext_ln79_6_fu_615_p1;
    end else begin
        RoundKey_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((icmp_ln136_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        RoundKey_ce0 = 1'b1;
    end else begin
        RoundKey_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((icmp_ln136_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        RoundKey_ce1 = 1'b1;
    end else begin
        RoundKey_ce1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln136_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_round_1 = 4'd1;
    end else begin
        ap_sig_allocacmp_round_1 = round_fu_100;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_address0 = zext_ln87_12_fu_1429_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_address0 = zext_ln87_8_fu_1425_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_address0 = zext_ln87_4_fu_1420_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_address0 = zext_ln87_1_fu_1225_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_address0 = zext_ln87_6_fu_1221_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_address0 = zext_ln87_10_fu_1216_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_address0 = zext_ln87_2_fu_1211_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_address0 = zext_ln87_14_fu_1013_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_address0 = zext_ln87_7_fu_1008_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_address0 = zext_ln87_11_fu_983_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        sbox_address0 = zext_ln87_3_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_address0 = zext_ln87_15_fu_736_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_address0 = zext_ln87_5_fu_711_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_address0 = zext_ln87_9_fu_686_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_address0 = zext_ln87_fu_661_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sbox_address0 = zext_ln87_13_fu_642_p1;
    end else begin
        sbox_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_ce0 = 1'b1;
    end else begin
        sbox_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        state_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        state_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        state_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        state_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        state_address0 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state5))) begin
        state_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_address0 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12))) begin
        state_address0 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        state_address0 = 64'd6;
    end else if (((icmp_ln136_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        state_address0 = 64'd7;
    end else begin
        state_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        state_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        state_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        state_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        state_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        state_address1 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state7))) begin
        state_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        state_address1 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state5))) begin
        state_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        state_address1 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state10))) begin
        state_address1 = 64'd5;
    end else if (((icmp_ln136_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        state_address1 = 64'd4;
    end else begin
        state_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5) | ((icmp_ln136_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        state_ce0 = 1'b1;
    end else begin
        state_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5) | ((icmp_ln136_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        state_ce1 = 1'b1;
    end else begin
        state_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        state_d0 = xor_ln79_5_reg_2017;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_d0 = xor_ln79_3_fu_1587_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        state_d0 = xor_ln79_13_reg_1992;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        state_d0 = xor_ln79_12_fu_1396_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        state_d0 = xor_ln79_17_reg_1962;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        state_d0 = xor_ln79_15_reg_1952;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_d0 = xor_ln79_14_fu_1141_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_d0 = xor_ln79_6_reg_1857;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        state_d0 = xor_ln79_8_fu_913_p2;
    end else begin
        state_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        state_d1 = xor_ln79_4_reg_2012;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_d1 = xor_ln79_2_fu_1563_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        state_d1 = xor_ln79_11_reg_1987;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        state_d1 = xor_ln79_10_fu_1348_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        state_d1 = xor_ln79_16_reg_1957;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        state_d1 = xor_ln79_9_reg_1867;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_d1 = xor_ln79_7_reg_1862;
    end else begin
        state_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        state_we0 = 1'b1;
    end else begin
        state_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11))) begin
        state_we1 = 1'b1;
    end else begin
        state_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln136_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln136_fu_631_p2 = (ap_sig_allocacmp_round_1 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_14_fu_701_p2 = (tmp_s_reg_1734 | 8'd4);

assign empty_15_fu_938_p2 = (tmp_s_reg_1734 | 8'd8);

assign empty_16_fu_620_p2 = (tmp_s_fu_601_p3 | 8'd12);

assign grp_fu_557_p2 = (sbox_q0 ^ reg_539);

assign grp_fu_563_p2 = (reg_539 ^ reg_526);

assign grp_fu_569_p2 = (reg_530 ^ reg_526);

assign grp_fu_575_p2 = (sbox_q0 ^ reg_530);

assign grp_fu_581_p2 = (sbox_q0 ^ reg_539);

assign icmp_ln136_fu_595_p2 = ((ap_sig_allocacmp_round_1 == 4'd10) ? 1'b1 : 1'b0);

assign or_ln79_10_fu_988_p2 = (tmp_s_reg_1734 | 8'd14);

assign or_ln79_11_fu_998_p2 = (tmp_s_reg_1734 | 8'd15);

assign or_ln79_1_fu_676_p2 = (tmp_s_reg_1734 | 8'd2);

assign or_ln79_2_fu_691_p2 = (tmp_s_reg_1734 | 8'd3);

assign or_ln79_3_fu_716_p2 = (tmp_s_reg_1734 | 8'd5);

assign or_ln79_4_fu_609_p2 = (tmp_s_fu_601_p3 | 8'd6);

assign or_ln79_5_fu_726_p2 = (tmp_s_reg_1734 | 8'd7);

assign or_ln79_6_fu_948_p2 = (tmp_s_reg_1734 | 8'd9);

assign or_ln79_7_fu_651_p2 = (tmp_s_reg_1734 | 8'd10);

assign or_ln79_8_fu_963_p2 = (tmp_s_reg_1734 | 8'd11);

assign or_ln79_9_fu_973_p2 = (tmp_s_reg_1734 | 8'd13);

assign or_ln79_fu_666_p2 = (tmp_s_reg_1734 | 8'd1);

assign select_ln124_1_fu_839_p3 = ((tmp_7_fu_831_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln124_2_fu_1322_p3 = ((tmp_11_fu_1314_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln124_fu_1538_p3 = ((tmp_3_fu_1530_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln126_1_fu_767_p3 = ((tmp_4_fu_759_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln126_2_fu_1256_p3 = ((tmp_8_fu_1248_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln126_3_fu_1044_p3 = ((tmp_12_fu_1036_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln126_fu_1460_p3 = ((tmp_fu_1452_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln127_1_fu_789_p3 = ((tmp_5_fu_781_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln127_2_fu_1278_p3 = ((tmp_9_fu_1270_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln127_3_fu_1066_p3 = ((tmp_13_fu_1058_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln127_fu_1488_p3 = ((tmp_1_fu_1480_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln128_1_fu_811_p3 = ((tmp_6_fu_803_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln128_2_fu_1300_p3 = ((tmp_10_fu_1292_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln128_3_fu_1088_p3 = ((tmp_14_fu_1080_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln128_fu_1510_p3 = ((tmp_2_fu_1502_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign select_ln76_fu_1116_p3 = ((tmp_15_fu_1108_p3[0:0] == 1'b1) ? 8'd27 : 8'd0);

assign shl_ln117_10_fu_1286_p2 = grp_fu_575_p2 << 8'd1;

assign shl_ln117_11_fu_1308_p2 = grp_fu_581_p2 << 8'd1;

assign shl_ln117_12_fu_1030_p2 = grp_fu_569_p2 << 8'd1;

assign shl_ln117_13_fu_1052_p2 = grp_fu_575_p2 << 8'd1;

assign shl_ln117_14_fu_1074_p2 = grp_fu_557_p2 << 8'd1;

assign shl_ln117_15_fu_1102_p2 = xor_ln128_3_fu_1096_p2 << 8'd1;

assign shl_ln117_1_fu_1474_p2 = xor_ln126_fu_1468_p2 << 8'd1;

assign shl_ln117_2_fu_1496_p2 = grp_fu_581_p2 << 8'd1;

assign shl_ln117_3_fu_1524_p2 = xor_ln128_fu_1518_p2 << 8'd1;

assign shl_ln117_4_fu_753_p2 = grp_fu_557_p2 << 8'd1;

assign shl_ln117_5_fu_775_p2 = grp_fu_563_p2 << 8'd1;

assign shl_ln117_6_fu_797_p2 = grp_fu_569_p2 << 8'd1;

assign shl_ln117_7_fu_825_p2 = xor_ln128_1_fu_819_p2 << 8'd1;

assign shl_ln117_8_fu_1242_p2 = grp_fu_563_p2 << 8'd1;

assign shl_ln117_9_fu_1264_p2 = grp_fu_569_p2 << 8'd1;

assign shl_ln117_fu_1446_p2 = grp_fu_569_p2 << 8'd1;

assign tmp_10_fu_1292_p3 = grp_fu_575_p2[32'd7];

assign tmp_11_fu_1314_p3 = grp_fu_581_p2[32'd7];

assign tmp_12_fu_1036_p3 = grp_fu_569_p2[32'd7];

assign tmp_13_fu_1058_p3 = grp_fu_575_p2[32'd7];

assign tmp_14_fu_1080_p3 = grp_fu_557_p2[32'd7];

assign tmp_15_fu_1108_p3 = xor_ln128_3_fu_1096_p2[32'd7];

assign tmp_1_fu_1480_p3 = xor_ln126_fu_1468_p2[32'd7];

assign tmp_2_fu_1502_p3 = grp_fu_581_p2[32'd7];

assign tmp_3_fu_1530_p3 = xor_ln128_fu_1518_p2[32'd7];

assign tmp_4_fu_759_p3 = grp_fu_557_p2[32'd7];

assign tmp_5_fu_781_p3 = grp_fu_563_p2[32'd7];

assign tmp_6_fu_803_p3 = grp_fu_569_p2[32'd7];

assign tmp_7_fu_831_p3 = xor_ln128_1_fu_819_p2[32'd7];

assign tmp_8_fu_1248_p3 = grp_fu_563_p2[32'd7];

assign tmp_9_fu_1270_p3 = grp_fu_569_p2[32'd7];

assign tmp_fu_1452_p3 = grp_fu_569_p2[32'd7];

assign tmp_s_fu_601_p3 = {{ap_sig_allocacmp_round_1}, {4'd0}};

assign xor_ln124_10_fu_1018_p2 = (sbox_q0 ^ grp_fu_569_p2);

assign xor_ln124_11_fu_1024_p2 = (xor_ln124_10_fu_1018_p2 ^ reg_539);

assign xor_ln124_1_fu_1434_p2 = (reg_539 ^ grp_fu_569_p2);

assign xor_ln124_2_fu_1440_p2 = (xor_ln124_1_fu_1434_p2 ^ sbox_q0);

assign xor_ln124_4_fu_741_p2 = (reg_526 ^ grp_fu_557_p2);

assign xor_ln124_5_fu_747_p2 = (xor_ln124_4_fu_741_p2 ^ reg_530);

assign xor_ln124_7_fu_1230_p2 = (reg_530 ^ grp_fu_563_p2);

assign xor_ln124_8_fu_1236_p2 = (xor_ln124_7_fu_1230_p2 ^ sbox_q0);

assign xor_ln126_fu_1468_p2 = (reg_539 ^ reg_530);

assign xor_ln128_1_fu_819_p2 = (sbox_q0 ^ reg_530);

assign xor_ln128_3_fu_1096_p2 = (reg_539 ^ reg_526);

assign xor_ln128_fu_1518_p2 = (sbox_q0 ^ reg_526);

assign xor_ln79_10_fu_1348_p2 = (xor_ln79_40_fu_1342_p2 ^ xor_ln79_38_fu_1330_p2);

assign xor_ln79_11_fu_1373_p2 = (xor_ln79_43_fu_1367_p2 ^ xor_ln79_41_fu_1355_p2);

assign xor_ln79_12_fu_1396_p2 = (xor_ln79_46_fu_1390_p2 ^ xor_ln79_44_fu_1379_p2);

assign xor_ln79_13_fu_1414_p2 = (xor_ln79_48_fu_1408_p2 ^ xor_ln79_47_fu_1403_p2);

assign xor_ln79_14_fu_1141_p2 = (xor_ln79_51_fu_1135_p2 ^ xor_ln79_50_fu_1129_p2);

assign xor_ln79_15_fu_1165_p2 = (xor_ln79_54_fu_1159_p2 ^ xor_ln79_52_fu_1148_p2);

assign xor_ln79_16_fu_1188_p2 = (xor_ln79_57_fu_1182_p2 ^ xor_ln79_55_fu_1171_p2);

assign xor_ln79_17_fu_1205_p2 = (xor_ln79_59_fu_1199_p2 ^ xor_ln79_58_fu_1194_p2);

assign xor_ln79_18_fu_1557_p2 = (xor_ln79_1_fu_1551_p2 ^ shl_ln117_fu_1446_p2);

assign xor_ln79_19_fu_1570_p2 = (reg_530 ^ RoundKey_load_1_reg_1812);

assign xor_ln79_1_fu_1551_p2 = (xor_ln124_2_fu_1440_p2 ^ select_ln126_fu_1460_p3);

assign xor_ln79_20_fu_1575_p2 = (xor_ln124_2_fu_1440_p2 ^ select_ln127_fu_1488_p3);

assign xor_ln79_21_fu_1581_p2 = (xor_ln79_20_fu_1575_p2 ^ shl_ln117_1_fu_1474_p2);

assign xor_ln79_22_fu_1594_p2 = (sbox_q0 ^ RoundKey_load_2_reg_1817);

assign xor_ln79_23_fu_1599_p2 = (shl_ln117_2_fu_1496_p2 ^ select_ln128_fu_1510_p3);

assign xor_ln79_24_fu_1605_p2 = (xor_ln79_23_fu_1599_p2 ^ grp_fu_569_p2);

assign xor_ln79_25_fu_1617_p2 = (shl_ln117_3_fu_1524_p2 ^ RoundKey_load_3_reg_1837);

assign xor_ln79_26_fu_1622_p2 = (xor_ln124_1_fu_1434_p2 ^ select_ln124_fu_1538_p3);

assign xor_ln79_27_fu_847_p2 = (sbox_q0 ^ reg_548);

assign xor_ln79_28_fu_853_p2 = (xor_ln124_5_fu_747_p2 ^ select_ln126_1_fu_767_p3);

assign xor_ln79_29_fu_859_p2 = (xor_ln79_28_fu_853_p2 ^ shl_ln117_4_fu_753_p2);

assign xor_ln79_2_fu_1563_p2 = (xor_ln79_fu_1546_p2 ^ xor_ln79_18_fu_1557_p2);

assign xor_ln79_30_fu_871_p2 = (reg_539 ^ RoundKey_q1);

assign xor_ln79_31_fu_877_p2 = (xor_ln124_5_fu_747_p2 ^ select_ln127_1_fu_789_p3);

assign xor_ln79_32_fu_883_p2 = (xor_ln79_31_fu_877_p2 ^ shl_ln117_5_fu_775_p2);

assign xor_ln79_33_fu_895_p2 = (reg_530 ^ reg_517);

assign xor_ln79_34_fu_901_p2 = (shl_ln117_6_fu_797_p2 ^ select_ln128_1_fu_811_p3);

assign xor_ln79_35_fu_907_p2 = (xor_ln79_34_fu_901_p2 ^ grp_fu_557_p2);

assign xor_ln79_36_fu_920_p2 = (shl_ln117_7_fu_825_p2 ^ RoundKey_q0);

assign xor_ln79_37_fu_926_p2 = (xor_ln124_4_fu_741_p2 ^ select_ln124_1_fu_839_p3);

assign xor_ln79_38_fu_1330_p2 = (reg_539 ^ reg_517);

assign xor_ln79_39_fu_1336_p2 = (xor_ln124_8_fu_1236_p2 ^ select_ln126_2_fu_1256_p3);

assign xor_ln79_3_fu_1587_p2 = (xor_ln79_21_fu_1581_p2 ^ xor_ln79_19_fu_1570_p2);

assign xor_ln79_40_fu_1342_p2 = (xor_ln79_39_fu_1336_p2 ^ shl_ln117_8_fu_1242_p2);

assign xor_ln79_41_fu_1355_p2 = (reg_548 ^ reg_526);

assign xor_ln79_42_fu_1361_p2 = (xor_ln124_8_fu_1236_p2 ^ select_ln127_2_fu_1278_p3);

assign xor_ln79_43_fu_1367_p2 = (xor_ln79_42_fu_1361_p2 ^ shl_ln117_9_fu_1264_p2);

assign xor_ln79_44_fu_1379_p2 = (sbox_q0 ^ RoundKey_load_10_reg_1802);

assign xor_ln79_45_fu_1384_p2 = (shl_ln117_10_fu_1286_p2 ^ select_ln128_2_fu_1300_p3);

assign xor_ln79_46_fu_1390_p2 = (xor_ln79_45_fu_1384_p2 ^ grp_fu_563_p2);

assign xor_ln79_47_fu_1403_p2 = (shl_ln117_11_fu_1308_p2 ^ RoundKey_load_11_reg_1907);

assign xor_ln79_48_fu_1408_p2 = (xor_ln124_7_fu_1230_p2 ^ select_ln124_2_fu_1322_p3);

assign xor_ln79_49_fu_1124_p2 = (reg_526 ^ RoundKey_load_12_reg_1777);

assign xor_ln79_4_fu_1611_p2 = (xor_ln79_24_fu_1605_p2 ^ xor_ln79_22_fu_1594_p2);

assign xor_ln79_50_fu_1129_p2 = (xor_ln124_11_fu_1024_p2 ^ select_ln126_3_fu_1044_p3);

assign xor_ln79_51_fu_1135_p2 = (xor_ln79_49_fu_1124_p2 ^ shl_ln117_12_fu_1030_p2);

assign xor_ln79_52_fu_1148_p2 = (reg_530 ^ RoundKey_load_13_reg_1912);

assign xor_ln79_53_fu_1153_p2 = (xor_ln124_11_fu_1024_p2 ^ select_ln127_3_fu_1066_p3);

assign xor_ln79_54_fu_1159_p2 = (xor_ln79_53_fu_1153_p2 ^ shl_ln117_13_fu_1052_p2);

assign xor_ln79_55_fu_1171_p2 = (reg_539 ^ RoundKey_load_14_reg_1937);

assign xor_ln79_56_fu_1176_p2 = (shl_ln117_14_fu_1074_p2 ^ select_ln128_3_fu_1088_p3);

assign xor_ln79_57_fu_1182_p2 = (xor_ln79_56_fu_1176_p2 ^ grp_fu_569_p2);

assign xor_ln79_58_fu_1194_p2 = (shl_ln117_15_fu_1102_p2 ^ RoundKey_load_15_reg_1942);

assign xor_ln79_59_fu_1199_p2 = (xor_ln124_10_fu_1018_p2 ^ select_ln76_fu_1116_p3);

assign xor_ln79_5_fu_1628_p2 = (xor_ln79_26_fu_1622_p2 ^ xor_ln79_25_fu_1617_p2);

assign xor_ln79_6_fu_865_p2 = (xor_ln79_29_fu_859_p2 ^ xor_ln79_27_fu_847_p2);

assign xor_ln79_7_fu_889_p2 = (xor_ln79_32_fu_883_p2 ^ xor_ln79_30_fu_871_p2);

assign xor_ln79_8_fu_913_p2 = (xor_ln79_35_fu_907_p2 ^ xor_ln79_33_fu_895_p2);

assign xor_ln79_9_fu_932_p2 = (xor_ln79_37_fu_926_p2 ^ xor_ln79_36_fu_920_p2);

assign xor_ln79_fu_1546_p2 = (reg_526 ^ RoundKey_load_reg_1787);

assign zext_ln79_10_fu_656_p1 = or_ln79_7_fu_651_p2;

assign zext_ln79_11_fu_968_p1 = or_ln79_8_fu_963_p2;

assign zext_ln79_12_fu_626_p1 = empty_16_fu_620_p2;

assign zext_ln79_13_fu_978_p1 = or_ln79_9_fu_973_p2;

assign zext_ln79_14_fu_993_p1 = or_ln79_10_fu_988_p2;

assign zext_ln79_15_fu_1003_p1 = or_ln79_11_fu_998_p2;

assign zext_ln79_1_fu_671_p1 = or_ln79_fu_666_p2;

assign zext_ln79_2_fu_681_p1 = or_ln79_1_fu_676_p2;

assign zext_ln79_3_fu_696_p1 = or_ln79_2_fu_691_p2;

assign zext_ln79_4_fu_706_p1 = empty_14_fu_701_p2;

assign zext_ln79_5_fu_721_p1 = or_ln79_3_fu_716_p2;

assign zext_ln79_6_fu_615_p1 = or_ln79_4_fu_609_p2;

assign zext_ln79_7_fu_731_p1 = or_ln79_5_fu_726_p2;

assign zext_ln79_8_fu_943_p1 = empty_15_fu_938_p2;

assign zext_ln79_9_fu_953_p1 = or_ln79_6_fu_948_p2;

assign zext_ln79_fu_647_p1 = tmp_s_reg_1734;

assign zext_ln87_10_fu_1216_p1 = reg_521;

assign zext_ln87_11_fu_983_p1 = reg_543;

assign zext_ln87_12_fu_1429_p1 = reg_552;

assign zext_ln87_13_fu_642_p1 = state_q0;

assign zext_ln87_14_fu_1013_p1 = reg_552;

assign zext_ln87_15_fu_736_p1 = reg_534;

assign zext_ln87_1_fu_1225_p1 = reg_543;

assign zext_ln87_2_fu_1211_p1 = reg_534;

assign zext_ln87_3_fu_958_p1 = reg_521;

assign zext_ln87_4_fu_1420_p1 = reg_513;

assign zext_ln87_5_fu_711_p1 = reg_513;

assign zext_ln87_6_fu_1221_p1 = state_load_6_reg_1897;

assign zext_ln87_7_fu_1008_p1 = reg_513;

assign zext_ln87_8_fu_1425_p1 = state_load_8_reg_1932;

assign zext_ln87_9_fu_686_p1 = reg_521;

assign zext_ln87_fu_661_p1 = reg_513;

always @ (posedge ap_clk) begin
    tmp_s_reg_1734[3:0] <= 4'b0000;
end

endmodule //aes_encrypt_cipher_Pipeline_VITIS_LOOP_136_1
