OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
global_route -guide_file ./results/nangate45/swerv/base/route.guide -congestion_report_file ./reports/nangate45/swerv/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 1896 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 331
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical       979526        444015          54.67%
metal3     Horizontal    1335636        621324          53.48%
metal4     Vertical       623416        428774          31.22%
metal5     Horizontal     623416        442008          29.10%
metal6     Vertical       623416        442258          29.06%
metal7     Horizontal     178204         79755          55.25%
metal8     Vertical       178204         89100          50.00%
metal9     Horizontal      89102         88209          1.00%
metal10    Vertical        89102         88209          1.00%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 521726
[INFO GRT-0198] Via related Steiner nodes: 33921
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 656186
[INFO GRT-0112] Final usage 3D: 3033003

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2          444015        217134           48.90%             0 /  0 /  0
metal3          621324        311860           50.19%             0 /  0 /  0
metal4          428774        169653           39.57%             0 /  0 /  0
metal5          442008        169464           38.34%             0 /  0 /  0
metal6          442258        124202           28.08%             0 /  0 /  0
metal7           79755         23025           28.87%             0 /  0 /  0
metal8           89100         15663           17.58%             0 /  0 /  0
metal9           88209         21648           24.54%             0 /  0 /  0
metal10          88209         11796           13.37%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total          2723652       1064445           39.08%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 2945256 um
[INFO GRT-0014] Routed nets: 86663
Warning: There are 92 unclocked register/latch pins.
Warning: There are 406 unconstrained endpoints.

==========================================================================
global route pre repair design report_design_area
--------------------------------------------------------------------------
Design area 174912 u^2 46% utilization.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0036] Found 95 capacitance violations.
[INFO RSZ-0038] Inserted 30 buffers in 95 nets.
[INFO RSZ-0039] Resized 2157 instances.
Warning: There are 92 unclocked register/latch pins.
Warning: There are 406 unconstrained endpoints.

==========================================================================
global route post repair design report_design_area
--------------------------------------------------------------------------
Design area 176478 u^2 46% utilization.
Placement Analysis
---------------------------------
total displacement       3370.8 u
average displacement        0.0 u
max displacement           12.2 u
original HPWL         1780871.8 u
legalized HPWL        1783875.5 u
delta HPWL                    0 %

Repair setup and hold violations...
[INFO RSZ-0033] No hold violations found.
Warning: There are 92 unclocked register/latch pins.
Warning: There are 406 unconstrained endpoints.

==========================================================================
global route post repair timing report_design_area
--------------------------------------------------------------------------
Design area 176478 u^2 46% utilization.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         1783875.5 u
legalized HPWL        1783875.5 u
delta HPWL                    0 %


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Warning: There are 92 unclocked register/latch pins.
Warning: There are 406 unconstrained endpoints.

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 176478 u^2 46% utilization.
[INFO FLW-0007] clock core_clock period 3.400000
[INFO FLW-0008] Clock core_clock period 3.083
[INFO FLW-0009] Clock core_clock slack 0.155
[INFO FLW-0011] Path endpoint count 33185
Elapsed time: 2:52.24[h:]min:sec. CPU time: user 171.87 sys 0.35 (99%). Peak memory: 1522636KB.
