Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Apr 30 17:15:14 2022
| Host         : comeillfoo running 64-bit Ubuntu 22.04 LTS
| Command      : report_methodology -file func_wrapper_methodology_drc_routed.rpt -pb func_wrapper_methodology_drc_routed.pb -rpx func_wrapper_methodology_drc_routed.rpx
| Design       : func_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 31
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell   | 3          |
| TIMING-18 | Warning  | Missing input or output delay | 28         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin selector/nr_digit_b_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin selector/nr_digit_b_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin selector/nr_digit_b_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a_bi[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on a_bi[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on a_bi[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on a_bi[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on a_bi[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on a_bi[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on a_bi[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on a_bi[7] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on b_bi[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on b_bi[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on b_bi[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on b_bi[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on b_bi[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on b_bi[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on b_bi[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on b_bi[7] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on rst_i relative to clock(s) clk_i
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on start_i relative to clock(s) clk_i
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on busy_o relative to clock(s) clk_i
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on cathodes_bo[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on cathodes_bo[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on cathodes_bo[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on cathodes_bo[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on cathodes_bo[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on cathodes_bo[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on cathodes_bo[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on cathodes_bo[7] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on end_step_o relative to clock(s) clk_i
Related violations: <none>


