{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 17:39:12 2014 " "Info: Processing started: Tue Feb 25 17:39:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\] " "Warning: Node \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[5\] " "Warning: Node \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[5\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] " "Warning: Node \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\] " "Warning: Node \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[4\] " "Warning: Node \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[4\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[3\] " "Warning: Node \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[3\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\] " "Warning: Node \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PULSE_EXT:inst1\|NEXT_STATE " "Warning: Node \"PULSE_EXT:inst1\|NEXT_STATE\" is a latch" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "XTAL_50MHZ_Y1 " "Info: Assuming node \"XTAL_50MHZ_Y1\" is an undefined clock" {  } { { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 424 768 936 440 "XTAL_50MHZ_Y1" "" } } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "XTAL_50MHZ_Y1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\] " "Info: Detected ripple clock \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[3\] " "Info: Detected ripple clock \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[3\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[4\] " "Info: Detected ripple clock \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[4\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\] " "Info: Detected ripple clock \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] " "Info: Detected ripple clock \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[5\] " "Info: Detected ripple clock \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[5\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\] " "Info: Detected ripple clock \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_GEN:inst8\|CLK_1HZ_BFR " "Info: Detected ripple clock \"CLK_GEN:inst8\|CLK_1HZ_BFR\" as buffer" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/CLK_GEN.vhd" 33 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_GEN:inst8\|CLK_1HZ_BFR" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PULSE_EXT:inst1\|NEXT_STATE~1 " "Info: Detected gated clock \"PULSE_EXT:inst1\|NEXT_STATE~1\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|NEXT_STATE~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PULSE_EXT:inst1\|CURRENT_STATE " "Info: Detected ripple clock \"PULSE_EXT:inst1\|CURRENT_STATE\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|CURRENT_STATE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PULSE_EXT:inst1\|Equal0~0 " "Info: Detected gated clock \"PULSE_EXT:inst1\|Equal0~0\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 59 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PULSE_EXT:inst1\|NEXT_STATE~2 " "Info: Detected gated clock \"PULSE_EXT:inst1\|NEXT_STATE~2\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|NEXT_STATE~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3 " "Info: Detected gated clock \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PULSE_EXT:inst1\|LessThan0~0 " "Info: Detected gated clock \"PULSE_EXT:inst1\|LessThan0~0\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 56 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE_EXT:inst1\|LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "XTAL_50MHZ_Y1 register PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\] register PULSE_EXT:inst1\|NEXT_STATE 172.03 MHz 5.813 ns Internal " "Info: Clock \"XTAL_50MHZ_Y1\" has Internal fmax of 172.03 MHz between source register \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\]\" and destination register \"PULSE_EXT:inst1\|NEXT_STATE\" (period= 5.813 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns + Longest register register " "Info: + Longest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\] 1 REG LCCOMB_X51_Y10_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X51_Y10_N8; Fanout = 3; REG Node = 'PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.376 ns) 0.829 ns PULSE_EXT:inst1\|LessThan0~0 2 COMB LCCOMB_X50_Y10_N12 10 " "Info: 2: + IC(0.453 ns) + CELL(0.376 ns) = 0.829 ns; Loc. = LCCOMB_X50_Y10_N12; Fanout = 10; COMB Node = 'PULSE_EXT:inst1\|LessThan0~0'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] PULSE_EXT:inst1|LessThan0~0 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.271 ns) 1.795 ns PULSE_EXT:inst1\|NEXT_STATE~3 3 COMB LCCOMB_X50_Y10_N24 1 " "Info: 3: + IC(0.695 ns) + CELL(0.271 ns) = 1.795 ns; Loc. = LCCOMB_X50_Y10_N24; Fanout = 1; COMB Node = 'PULSE_EXT:inst1\|NEXT_STATE~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { PULSE_EXT:inst1|LessThan0~0 PULSE_EXT:inst1|NEXT_STATE~3 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.271 ns) 2.313 ns PULSE_EXT:inst1\|NEXT_STATE 4 REG LCCOMB_X50_Y10_N26 1 " "Info: 4: + IC(0.247 ns) + CELL(0.271 ns) = 2.313 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1\|NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { PULSE_EXT:inst1|NEXT_STATE~3 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.918 ns ( 39.69 % ) " "Info: Total cell delay = 0.918 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.395 ns ( 60.31 % ) " "Info: Total interconnect delay = 1.395 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] PULSE_EXT:inst1|LessThan0~0 PULSE_EXT:inst1|NEXT_STATE~3 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] {} PULSE_EXT:inst1|LessThan0~0 {} PULSE_EXT:inst1|NEXT_STATE~3 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.453ns 0.695ns 0.247ns } { 0.000ns 0.376ns 0.271ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.671 ns - Smallest " "Info: - Smallest clock skew is -2.671 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_50MHZ_Y1 destination 3.616 ns + Shortest register " "Info: + Shortest clock path from clock \"XTAL_50MHZ_Y1\" to destination register is 3.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns XTAL_50MHZ_Y1 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_50MHZ_Y1 } "NODE_NAME" } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 424 768 936 440 "XTAL_50MHZ_Y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.787 ns) 2.734 ns PULSE_EXT:inst1\|CURRENT_STATE 2 REG LCFF_X50_Y10_N11 6 " "Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1\|CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.150 ns) 3.202 ns PULSE_EXT:inst1\|NEXT_STATE~1 3 COMB LCCOMB_X50_Y10_N0 1 " "Info: 3: + IC(0.318 ns) + CELL(0.150 ns) = 3.202 ns; Loc. = LCCOMB_X50_Y10_N0; Fanout = 1; COMB Node = 'PULSE_EXT:inst1\|NEXT_STATE~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|NEXT_STATE~1 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.616 ns PULSE_EXT:inst1\|NEXT_STATE 4 REG LCCOMB_X50_Y10_N26 1 " "Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 3.616 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1\|NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { PULSE_EXT:inst1|NEXT_STATE~1 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 56.58 % ) " "Info: Total cell delay = 2.046 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.570 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.570 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|NEXT_STATE~1 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|NEXT_STATE~1 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.000ns 0.988ns 0.318ns 0.264ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_50MHZ_Y1 source 6.287 ns - Longest register " "Info: - Longest clock path from clock \"XTAL_50MHZ_Y1\" to source register is 6.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns XTAL_50MHZ_Y1 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_50MHZ_Y1 } "NODE_NAME" } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 424 768 936 440 "XTAL_50MHZ_Y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.787 ns) 2.734 ns PULSE_EXT:inst1\|CURRENT_STATE 2 REG LCFF_X50_Y10_N11 6 " "Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1\|CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.150 ns) 3.204 ns PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3 3 COMB LCCOMB_X50_Y10_N30 3 " "Info: 3: + IC(0.320 ns) + CELL(0.150 ns) = 3.204 ns; Loc. = LCCOMB_X50_Y10_N30; Fanout = 3; COMB Node = 'PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.000 ns) 4.584 ns PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3clkctrl 4 COMB CLKCTRL_G15 5 " "Info: 4: + IC(1.380 ns) + CELL(0.000 ns) = 4.584 ns; Loc. = CLKCTRL_G15; Fanout = 5; COMB Node = 'PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3clkctrl'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.150 ns) 6.287 ns PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\] 5 REG LCCOMB_X51_Y10_N8 3 " "Info: 5: + IC(1.553 ns) + CELL(0.150 ns) = 6.287 ns; Loc. = LCCOMB_X51_Y10_N8; Fanout = 3; REG Node = 'PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[2\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 32.54 % ) " "Info: Total cell delay = 2.046 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.241 ns ( 67.46 % ) " "Info: Total interconnect delay = 4.241 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.287 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "6.287 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] {} } { 0.000ns 0.000ns 0.988ns 0.320ns 1.380ns 1.553ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|NEXT_STATE~1 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|NEXT_STATE~1 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.000ns 0.988ns 0.318ns 0.264ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.150ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.287 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "6.287 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] {} } { 0.000ns 0.000ns 0.988ns 0.320ns 1.380ns 1.553ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.829 ns + " "Info: + Micro setup delay of destination is 0.829 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] PULSE_EXT:inst1|LessThan0~0 PULSE_EXT:inst1|NEXT_STATE~3 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] {} PULSE_EXT:inst1|LessThan0~0 {} PULSE_EXT:inst1|NEXT_STATE~3 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.453ns 0.695ns 0.247ns } { 0.000ns 0.376ns 0.271ns 0.271ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|NEXT_STATE~1 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|NEXT_STATE~1 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.000ns 0.988ns 0.318ns 0.264ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.150ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.287 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "6.287 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[2] {} } { 0.000ns 0.000ns 0.988ns 0.320ns 1.380ns 1.553ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "XTAL_50MHZ_Y1 13 " "Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock \"XTAL_50MHZ_Y1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\] XTAL_50MHZ_Y1 814 ps " "Info: Found hold time violation between source  pin or register \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]\" and destination pin or register \"PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\]\" for clock \"XTAL_50MHZ_Y1\" (Hold time is 814 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.391 ns + Largest " "Info: + Largest clock skew is 2.391 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_50MHZ_Y1 destination 6.286 ns + Longest register " "Info: + Longest clock path from clock \"XTAL_50MHZ_Y1\" to destination register is 6.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns XTAL_50MHZ_Y1 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_50MHZ_Y1 } "NODE_NAME" } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 424 768 936 440 "XTAL_50MHZ_Y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.787 ns) 2.734 ns PULSE_EXT:inst1\|CURRENT_STATE 2 REG LCFF_X50_Y10_N11 6 " "Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1\|CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.150 ns) 3.204 ns PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3 3 COMB LCCOMB_X50_Y10_N30 3 " "Info: 3: + IC(0.320 ns) + CELL(0.150 ns) = 3.204 ns; Loc. = LCCOMB_X50_Y10_N30; Fanout = 3; COMB Node = 'PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.000 ns) 4.584 ns PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3clkctrl 4 COMB CLKCTRL_G15 5 " "Info: 4: + IC(1.380 ns) + CELL(0.000 ns) = 4.584 ns; Loc. = CLKCTRL_G15; Fanout = 5; COMB Node = 'PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3clkctrl'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.150 ns) 6.286 ns PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\] 5 REG LCCOMB_X51_Y10_N28 3 " "Info: 5: + IC(1.552 ns) + CELL(0.150 ns) = 6.286 ns; Loc. = LCCOMB_X51_Y10_N28; Fanout = 3; REG Node = 'PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 32.55 % ) " "Info: Total cell delay = 2.046 ns ( 32.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.240 ns ( 67.45 % ) " "Info: Total interconnect delay = 4.240 ns ( 67.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "6.286 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] {} } { 0.000ns 0.000ns 0.988ns 0.320ns 1.380ns 1.552ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_50MHZ_Y1 source 3.895 ns - Shortest register " "Info: - Shortest clock path from clock \"XTAL_50MHZ_Y1\" to source register is 3.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns XTAL_50MHZ_Y1 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_50MHZ_Y1 } "NODE_NAME" } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 424 768 936 440 "XTAL_50MHZ_Y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.787 ns) 2.734 ns PULSE_EXT:inst1\|CURRENT_STATE 2 REG LCFF_X50_Y10_N11 6 " "Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1\|CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.150 ns) 3.204 ns PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3 3 COMB LCCOMB_X50_Y10_N30 3 " "Info: 3: + IC(0.320 ns) + CELL(0.150 ns) = 3.204 ns; Loc. = LCCOMB_X50_Y10_N30; Fanout = 3; COMB Node = 'PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[1\]~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.271 ns) 3.895 ns PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] 4 REG LCCOMB_X51_Y10_N10 9 " "Info: 4: + IC(0.420 ns) + CELL(0.271 ns) = 3.895 ns; Loc. = LCCOMB_X51_Y10_N10; Fanout = 9; REG Node = 'PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 55.64 % ) " "Info: Total cell delay = 2.167 ns ( 55.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.728 ns ( 44.36 % ) " "Info: Total interconnect delay = 1.728 ns ( 44.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.895 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.895 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] {} } { 0.000ns 0.000ns 0.988ns 0.320ns 0.420ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "6.286 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] {} } { 0.000ns 0.000ns 0.988ns 0.320ns 1.380ns 1.552ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.895 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.895 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] {} } { 0.000ns 0.000ns 0.988ns 0.320ns 0.420ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.577 ns - Shortest register register " "Info: - Shortest register to register delay is 1.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\] 1 REG LCCOMB_X51_Y10_N10 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X51_Y10_N10; Fanout = 9; REG Node = 'PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[6\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.150 ns) 0.875 ns PULSE_EXT:inst1\|Add0~23 2 COMB LCCOMB_X50_Y10_N20 1 " "Info: 2: + IC(0.725 ns) + CELL(0.150 ns) = 0.875 ns; Loc. = LCCOMB_X50_Y10_N20; Fanout = 1; COMB Node = 'PULSE_EXT:inst1\|Add0~23'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] PULSE_EXT:inst1|Add0~23 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.271 ns) 1.577 ns PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\] 3 REG LCCOMB_X51_Y10_N28 3 " "Info: 3: + IC(0.431 ns) + CELL(0.271 ns) = 1.577 ns; Loc. = LCCOMB_X51_Y10_N28; Fanout = 3; REG Node = 'PULSE_EXT:inst1\|\\STATE_TABLE:COUNT\[0\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PULSE_EXT:inst1|Add0~23 PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.421 ns ( 26.70 % ) " "Info: Total cell delay = 0.421 ns ( 26.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 73.30 % ) " "Info: Total interconnect delay = 1.156 ns ( 73.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] PULSE_EXT:inst1|Add0~23 PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "1.577 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] {} PULSE_EXT:inst1|Add0~23 {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] {} } { 0.000ns 0.725ns 0.431ns } { 0.000ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "6.286 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3clkctrl {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] {} } { 0.000ns 0.000ns 0.988ns 0.320ns 1.380ns 1.552ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.895 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.895 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[1]~3 {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] {} } { 0.000ns 0.000ns 0.988ns 0.320ns 0.420ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.271ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] PULSE_EXT:inst1|Add0~23 PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "1.577 ns" { PULSE_EXT:inst1|\STATE_TABLE:COUNT[6] {} PULSE_EXT:inst1|Add0~23 {} PULSE_EXT:inst1|\STATE_TABLE:COUNT[0] {} } { 0.000ns 0.725ns 0.431ns } { 0.000ns 0.150ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PULSE_EXT:inst1\|NEXT_STATE KEY0_LY XTAL_50MHZ_Y1 5.100 ns register " "Info: tsu for register \"PULSE_EXT:inst1\|NEXT_STATE\" (data pin = \"KEY0_LY\", clock pin = \"XTAL_50MHZ_Y1\") is 5.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.887 ns + Longest pin register " "Info: + Longest pin to register delay is 7.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY0_LY 1 PIN PIN_T29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; PIN Node = 'KEY0_LY'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0_LY } "NODE_NAME" } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 616 768 936 632 "KEY0_LY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.134 ns) + CELL(0.393 ns) 7.369 ns PULSE_EXT:inst1\|NEXT_STATE~3 2 COMB LCCOMB_X50_Y10_N24 1 " "Info: 2: + IC(6.134 ns) + CELL(0.393 ns) = 7.369 ns; Loc. = LCCOMB_X50_Y10_N24; Fanout = 1; COMB Node = 'PULSE_EXT:inst1\|NEXT_STATE~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.527 ns" { KEY0_LY PULSE_EXT:inst1|NEXT_STATE~3 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.271 ns) 7.887 ns PULSE_EXT:inst1\|NEXT_STATE 3 REG LCCOMB_X50_Y10_N26 1 " "Info: 3: + IC(0.247 ns) + CELL(0.271 ns) = 7.887 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1\|NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { PULSE_EXT:inst1|NEXT_STATE~3 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 19.09 % ) " "Info: Total cell delay = 1.506 ns ( 19.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.381 ns ( 80.91 % ) " "Info: Total interconnect delay = 6.381 ns ( 80.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.887 ns" { KEY0_LY PULSE_EXT:inst1|NEXT_STATE~3 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.887 ns" { KEY0_LY {} KEY0_LY~combout {} PULSE_EXT:inst1|NEXT_STATE~3 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.000ns 6.134ns 0.247ns } { 0.000ns 0.842ns 0.393ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.829 ns + " "Info: + Micro setup delay of destination is 0.829 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_50MHZ_Y1 destination 3.616 ns - Shortest register " "Info: - Shortest clock path from clock \"XTAL_50MHZ_Y1\" to destination register is 3.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns XTAL_50MHZ_Y1 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_50MHZ_Y1 } "NODE_NAME" } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 424 768 936 440 "XTAL_50MHZ_Y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.787 ns) 2.734 ns PULSE_EXT:inst1\|CURRENT_STATE 2 REG LCFF_X50_Y10_N11 6 " "Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1\|CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.150 ns) 3.202 ns PULSE_EXT:inst1\|NEXT_STATE~1 3 COMB LCCOMB_X50_Y10_N0 1 " "Info: 3: + IC(0.318 ns) + CELL(0.150 ns) = 3.202 ns; Loc. = LCCOMB_X50_Y10_N0; Fanout = 1; COMB Node = 'PULSE_EXT:inst1\|NEXT_STATE~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|NEXT_STATE~1 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.616 ns PULSE_EXT:inst1\|NEXT_STATE 4 REG LCCOMB_X50_Y10_N26 1 " "Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 3.616 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1\|NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { PULSE_EXT:inst1|NEXT_STATE~1 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 56.58 % ) " "Info: Total cell delay = 2.046 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.570 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.570 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|NEXT_STATE~1 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|NEXT_STATE~1 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.000ns 0.988ns 0.318ns 0.264ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.887 ns" { KEY0_LY PULSE_EXT:inst1|NEXT_STATE~3 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.887 ns" { KEY0_LY {} KEY0_LY~combout {} PULSE_EXT:inst1|NEXT_STATE~3 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.000ns 6.134ns 0.247ns } { 0.000ns 0.842ns 0.393ns 0.271ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|NEXT_STATE~1 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|NEXT_STATE~1 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.000ns 0.988ns 0.318ns 0.264ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "XTAL_50MHZ_Y1 LTM_LCD_DCLK_Z LTM_FSM_MCU:inst5\|CURRENT_STATE.CXS_6 13.590 ns register " "Info: tco from clock \"XTAL_50MHZ_Y1\" to destination pin \"LTM_LCD_DCLK_Z\" through register \"LTM_FSM_MCU:inst5\|CURRENT_STATE.CXS_6\" is 13.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_50MHZ_Y1 source 6.061 ns + Longest register " "Info: + Longest clock path from clock \"XTAL_50MHZ_Y1\" to source register is 6.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns XTAL_50MHZ_Y1 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_50MHZ_Y1 } "NODE_NAME" } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 424 768 936 440 "XTAL_50MHZ_Y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.787 ns) 2.365 ns CLK_GEN:inst8\|CLK_1HZ_BFR 2 REG LCFF_X50_Y1_N15 2 " "Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X50_Y1_N15; Fanout = 2; REG Node = 'CLK_GEN:inst8\|CLK_1HZ_BFR'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { XTAL_50MHZ_Y1 CLK_GEN:inst8|CLK_1HZ_BFR } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.000 ns) 4.282 ns CLK_GEN:inst8\|CLK_1HZ_BFR~clkctrl 3 COMB CLKCTRL_G12 51 " "Info: 3: + IC(1.917 ns) + CELL(0.000 ns) = 4.282 ns; Loc. = CLKCTRL_G12; Fanout = 51; COMB Node = 'CLK_GEN:inst8\|CLK_1HZ_BFR~clkctrl'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { CLK_GEN:inst8|CLK_1HZ_BFR CLK_GEN:inst8|CLK_1HZ_BFR~clkctrl } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.537 ns) 6.061 ns LTM_FSM_MCU:inst5\|CURRENT_STATE.CXS_6 4 REG LCFF_X92_Y28_N25 2 " "Info: 4: + IC(1.242 ns) + CELL(0.537 ns) = 6.061 ns; Loc. = LCFF_X92_Y28_N25; Fanout = 2; REG Node = 'LTM_FSM_MCU:inst5\|CURRENT_STATE.CXS_6'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { CLK_GEN:inst8|CLK_1HZ_BFR~clkctrl LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 } "NODE_NAME" } } { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 37.67 % ) " "Info: Total cell delay = 2.283 ns ( 37.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.778 ns ( 62.33 % ) " "Info: Total interconnect delay = 3.778 ns ( 62.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.061 ns" { XTAL_50MHZ_Y1 CLK_GEN:inst8|CLK_1HZ_BFR CLK_GEN:inst8|CLK_1HZ_BFR~clkctrl LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "6.061 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} CLK_GEN:inst8|CLK_1HZ_BFR {} CLK_GEN:inst8|CLK_1HZ_BFR~clkctrl {} LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 {} } { 0.000ns 0.000ns 0.619ns 1.917ns 1.242ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 144 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.279 ns + Longest register pin " "Info: + Longest register to pin delay is 7.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LTM_FSM_MCU:inst5\|CURRENT_STATE.CXS_6 1 REG LCFF_X92_Y28_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X92_Y28_N25; Fanout = 2; REG Node = 'LTM_FSM_MCU:inst5\|CURRENT_STATE.CXS_6'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 } "NODE_NAME" } } { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.398 ns) 1.131 ns LTM_FSM_MCU:inst5\|WideOr3~5 2 COMB LCCOMB_X91_Y28_N26 2 " "Info: 2: + IC(0.733 ns) + CELL(0.398 ns) = 1.131 ns; Loc. = LCCOMB_X91_Y28_N26; Fanout = 2; COMB Node = 'LTM_FSM_MCU:inst5\|WideOr3~5'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 LTM_FSM_MCU:inst5|WideOr3~5 } "NODE_NAME" } } { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.271 ns) 2.073 ns LTM_FSM_MCU:inst5\|WideOr2~4 3 COMB LCCOMB_X91_Y28_N12 1 " "Info: 3: + IC(0.671 ns) + CELL(0.271 ns) = 2.073 ns; Loc. = LCCOMB_X91_Y28_N12; Fanout = 1; COMB Node = 'LTM_FSM_MCU:inst5\|WideOr2~4'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { LTM_FSM_MCU:inst5|WideOr3~5 LTM_FSM_MCU:inst5|WideOr2~4 } "NODE_NAME" } } { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 2.774 ns LTM_FSM_MCU:inst5\|WideOr2 4 COMB LCCOMB_X91_Y28_N30 1 " "Info: 4: + IC(0.263 ns) + CELL(0.438 ns) = 2.774 ns; Loc. = LCCOMB_X91_Y28_N30; Fanout = 1; COMB Node = 'LTM_FSM_MCU:inst5\|WideOr2'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { LTM_FSM_MCU:inst5|WideOr2~4 LTM_FSM_MCU:inst5|WideOr2 } "NODE_NAME" } } { "LTM_FSM_MCU.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_FSM_MCU.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(2.632 ns) 7.279 ns LTM_LCD_DCLK_Z 5 PIN PIN_H27 0 " "Info: 5: + IC(1.873 ns) + CELL(2.632 ns) = 7.279 ns; Loc. = PIN_H27; Fanout = 0; PIN Node = 'LTM_LCD_DCLK_Z'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.505 ns" { LTM_FSM_MCU:inst5|WideOr2 LTM_LCD_DCLK_Z } "NODE_NAME" } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 872 1784 1960 888 "LTM_LCD_DCLK_Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.739 ns ( 51.37 % ) " "Info: Total cell delay = 3.739 ns ( 51.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.540 ns ( 48.63 % ) " "Info: Total interconnect delay = 3.540 ns ( 48.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.279 ns" { LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 LTM_FSM_MCU:inst5|WideOr3~5 LTM_FSM_MCU:inst5|WideOr2~4 LTM_FSM_MCU:inst5|WideOr2 LTM_LCD_DCLK_Z } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.279 ns" { LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 {} LTM_FSM_MCU:inst5|WideOr3~5 {} LTM_FSM_MCU:inst5|WideOr2~4 {} LTM_FSM_MCU:inst5|WideOr2 {} LTM_LCD_DCLK_Z {} } { 0.000ns 0.733ns 0.671ns 0.263ns 1.873ns } { 0.000ns 0.398ns 0.271ns 0.438ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.061 ns" { XTAL_50MHZ_Y1 CLK_GEN:inst8|CLK_1HZ_BFR CLK_GEN:inst8|CLK_1HZ_BFR~clkctrl LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "6.061 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} CLK_GEN:inst8|CLK_1HZ_BFR {} CLK_GEN:inst8|CLK_1HZ_BFR~clkctrl {} LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 {} } { 0.000ns 0.000ns 0.619ns 1.917ns 1.242ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.279 ns" { LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 LTM_FSM_MCU:inst5|WideOr3~5 LTM_FSM_MCU:inst5|WideOr2~4 LTM_FSM_MCU:inst5|WideOr2 LTM_LCD_DCLK_Z } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.279 ns" { LTM_FSM_MCU:inst5|CURRENT_STATE.CXS_6 {} LTM_FSM_MCU:inst5|WideOr3~5 {} LTM_FSM_MCU:inst5|WideOr2~4 {} LTM_FSM_MCU:inst5|WideOr2 {} LTM_LCD_DCLK_Z {} } { 0.000ns 0.733ns 0.671ns 0.263ns 1.873ns } { 0.000ns 0.398ns 0.271ns 0.438ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PULSE_EXT:inst1\|NEXT_STATE KEY0_LY XTAL_50MHZ_Y1 -4.271 ns register " "Info: th for register \"PULSE_EXT:inst1\|NEXT_STATE\" (data pin = \"KEY0_LY\", clock pin = \"XTAL_50MHZ_Y1\") is -4.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_50MHZ_Y1 destination 3.616 ns + Longest register " "Info: + Longest clock path from clock \"XTAL_50MHZ_Y1\" to destination register is 3.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns XTAL_50MHZ_Y1 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'XTAL_50MHZ_Y1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_50MHZ_Y1 } "NODE_NAME" } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 424 768 936 440 "XTAL_50MHZ_Y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.787 ns) 2.734 ns PULSE_EXT:inst1\|CURRENT_STATE 2 REG LCFF_X50_Y10_N11 6 " "Info: 2: + IC(0.988 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X50_Y10_N11; Fanout = 6; REG Node = 'PULSE_EXT:inst1\|CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.150 ns) 3.202 ns PULSE_EXT:inst1\|NEXT_STATE~1 3 COMB LCCOMB_X50_Y10_N0 1 " "Info: 3: + IC(0.318 ns) + CELL(0.150 ns) = 3.202 ns; Loc. = LCCOMB_X50_Y10_N0; Fanout = 1; COMB Node = 'PULSE_EXT:inst1\|NEXT_STATE~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|NEXT_STATE~1 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.616 ns PULSE_EXT:inst1\|NEXT_STATE 4 REG LCCOMB_X50_Y10_N26 1 " "Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 3.616 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1\|NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { PULSE_EXT:inst1|NEXT_STATE~1 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 56.58 % ) " "Info: Total cell delay = 2.046 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.570 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.570 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|NEXT_STATE~1 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|NEXT_STATE~1 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.000ns 0.988ns 0.318ns 0.264ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.887 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY0_LY 1 PIN PIN_T29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; PIN Node = 'KEY0_LY'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0_LY } "NODE_NAME" } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 616 768 936 632 "KEY0_LY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.134 ns) + CELL(0.393 ns) 7.369 ns PULSE_EXT:inst1\|NEXT_STATE~3 2 COMB LCCOMB_X50_Y10_N24 1 " "Info: 2: + IC(6.134 ns) + CELL(0.393 ns) = 7.369 ns; Loc. = LCCOMB_X50_Y10_N24; Fanout = 1; COMB Node = 'PULSE_EXT:inst1\|NEXT_STATE~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.527 ns" { KEY0_LY PULSE_EXT:inst1|NEXT_STATE~3 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.271 ns) 7.887 ns PULSE_EXT:inst1\|NEXT_STATE 3 REG LCCOMB_X50_Y10_N26 1 " "Info: 3: + IC(0.247 ns) + CELL(0.271 ns) = 7.887 ns; Loc. = LCCOMB_X50_Y10_N26; Fanout = 1; REG Node = 'PULSE_EXT:inst1\|NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { PULSE_EXT:inst1|NEXT_STATE~3 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 19.09 % ) " "Info: Total cell delay = 1.506 ns ( 19.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.381 ns ( 80.91 % ) " "Info: Total interconnect delay = 6.381 ns ( 80.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.887 ns" { KEY0_LY PULSE_EXT:inst1|NEXT_STATE~3 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.887 ns" { KEY0_LY {} KEY0_LY~combout {} PULSE_EXT:inst1|NEXT_STATE~3 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.000ns 6.134ns 0.247ns } { 0.000ns 0.842ns 0.393ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { XTAL_50MHZ_Y1 PULSE_EXT:inst1|CURRENT_STATE PULSE_EXT:inst1|NEXT_STATE~1 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.616 ns" { XTAL_50MHZ_Y1 {} XTAL_50MHZ_Y1~combout {} PULSE_EXT:inst1|CURRENT_STATE {} PULSE_EXT:inst1|NEXT_STATE~1 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.000ns 0.988ns 0.318ns 0.264ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.150ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.887 ns" { KEY0_LY PULSE_EXT:inst1|NEXT_STATE~3 PULSE_EXT:inst1|NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.887 ns" { KEY0_LY {} KEY0_LY~combout {} PULSE_EXT:inst1|NEXT_STATE~3 {} PULSE_EXT:inst1|NEXT_STATE {} } { 0.000ns 0.000ns 6.134ns 0.247ns } { 0.000ns 0.842ns 0.393ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 17:39:12 2014 " "Info: Processing ended: Tue Feb 25 17:39:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
