
C:\Users\sohae\Desktop\STM32F446RET6_HAL\Nuclro446RE_GYROTEST\Debug\Nuclro446RE_GYROTEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070f4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  080072c8  080072c8  000172c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007528  08007528  00017528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007530  08007530  00017530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007534  08007534  00017534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000005a0  20000000  08007538  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000428  200005a0  08007ad8  000205a0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200009c8  08007ad8  000209c8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000205a0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001203c  00000000  00000000  000205d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000027ca  00000000  00000000  0003260c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00009e2a  00000000  00000000  00034dd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000b58  00000000  00000000  0003ec00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001168  00000000  00000000  0003f758  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006cdc  00000000  00000000  000408c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004121  00000000  00000000  0004759c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  0004b6bd  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002a70  00000000  00000000  0004b73c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200005a0 	.word	0x200005a0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080072ac 	.word	0x080072ac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200005a4 	.word	0x200005a4
 800020c:	080072ac 	.word	0x080072ac

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_d2f>:
 8000be0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be8:	bf24      	itt	cs
 8000bea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bf2:	d90d      	bls.n	8000c10 <__aeabi_d2f+0x30>
 8000bf4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bfc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c00:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c08:	bf08      	it	eq
 8000c0a:	f020 0001 	biceq.w	r0, r0, #1
 8000c0e:	4770      	bx	lr
 8000c10:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c14:	d121      	bne.n	8000c5a <__aeabi_d2f+0x7a>
 8000c16:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c1a:	bfbc      	itt	lt
 8000c1c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	4770      	bxlt	lr
 8000c22:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c2a:	f1c2 0218 	rsb	r2, r2, #24
 8000c2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c36:	fa20 f002 	lsr.w	r0, r0, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	f040 0001 	orrne.w	r0, r0, #1
 8000c40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c4c:	ea40 000c 	orr.w	r0, r0, ip
 8000c50:	fa23 f302 	lsr.w	r3, r3, r2
 8000c54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c58:	e7cc      	b.n	8000bf4 <__aeabi_d2f+0x14>
 8000c5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c5e:	d107      	bne.n	8000c70 <__aeabi_d2f+0x90>
 8000c60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c64:	bf1e      	ittt	ne
 8000c66:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c6a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c6e:	4770      	bxne	lr
 8000c70:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop

08000c80 <__aeabi_uldivmod>:
 8000c80:	b953      	cbnz	r3, 8000c98 <__aeabi_uldivmod+0x18>
 8000c82:	b94a      	cbnz	r2, 8000c98 <__aeabi_uldivmod+0x18>
 8000c84:	2900      	cmp	r1, #0
 8000c86:	bf08      	it	eq
 8000c88:	2800      	cmpeq	r0, #0
 8000c8a:	bf1c      	itt	ne
 8000c8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c90:	f04f 30ff 	movne.w	r0, #4294967295
 8000c94:	f000 b97e 	b.w	8000f94 <__aeabi_idiv0>
 8000c98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca0:	f000 f806 	bl	8000cb0 <__udivmoddi4>
 8000ca4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cac:	b004      	add	sp, #16
 8000cae:	4770      	bx	lr

08000cb0 <__udivmoddi4>:
 8000cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb4:	468c      	mov	ip, r1
 8000cb6:	460e      	mov	r6, r1
 8000cb8:	4604      	mov	r4, r0
 8000cba:	9d08      	ldr	r5, [sp, #32]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d150      	bne.n	8000d62 <__udivmoddi4+0xb2>
 8000cc0:	428a      	cmp	r2, r1
 8000cc2:	4617      	mov	r7, r2
 8000cc4:	d96c      	bls.n	8000da0 <__udivmoddi4+0xf0>
 8000cc6:	fab2 fe82 	clz	lr, r2
 8000cca:	f1be 0f00 	cmp.w	lr, #0
 8000cce:	d00b      	beq.n	8000ce8 <__udivmoddi4+0x38>
 8000cd0:	f1ce 0420 	rsb	r4, lr, #32
 8000cd4:	fa20 f404 	lsr.w	r4, r0, r4
 8000cd8:	fa01 f60e 	lsl.w	r6, r1, lr
 8000cdc:	ea44 0c06 	orr.w	ip, r4, r6
 8000ce0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ce4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ce8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	fbbc f0f9 	udiv	r0, ip, r9
 8000cf2:	fa1f f887 	uxth.w	r8, r7
 8000cf6:	fb09 c610 	mls	r6, r9, r0, ip
 8000cfa:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000cfe:	fb00 f308 	mul.w	r3, r0, r8
 8000d02:	42b3      	cmp	r3, r6
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x6a>
 8000d06:	19f6      	adds	r6, r6, r7
 8000d08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0c:	f080 8122 	bcs.w	8000f54 <__udivmoddi4+0x2a4>
 8000d10:	42b3      	cmp	r3, r6
 8000d12:	f240 811f 	bls.w	8000f54 <__udivmoddi4+0x2a4>
 8000d16:	3802      	subs	r0, #2
 8000d18:	443e      	add	r6, r7
 8000d1a:	1af6      	subs	r6, r6, r3
 8000d1c:	b2a2      	uxth	r2, r4
 8000d1e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000d22:	fb09 6613 	mls	r6, r9, r3, r6
 8000d26:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d2a:	fb03 f808 	mul.w	r8, r3, r8
 8000d2e:	45a0      	cmp	r8, r4
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x96>
 8000d32:	19e4      	adds	r4, r4, r7
 8000d34:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d38:	f080 810a 	bcs.w	8000f50 <__udivmoddi4+0x2a0>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f240 8107 	bls.w	8000f50 <__udivmoddi4+0x2a0>
 8000d42:	3b02      	subs	r3, #2
 8000d44:	443c      	add	r4, r7
 8000d46:	ebc8 0404 	rsb	r4, r8, r4
 8000d4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d4e:	2100      	movs	r1, #0
 8000d50:	2d00      	cmp	r5, #0
 8000d52:	d062      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d54:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d58:	2300      	movs	r3, #0
 8000d5a:	602c      	str	r4, [r5, #0]
 8000d5c:	606b      	str	r3, [r5, #4]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0xc6>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d055      	beq.n	8000e16 <__udivmoddi4+0x166>
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000d70:	4608      	mov	r0, r1
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f183 	clz	r1, r3
 8000d7a:	2900      	cmp	r1, #0
 8000d7c:	f040 8090 	bne.w	8000ea0 <__udivmoddi4+0x1f0>
 8000d80:	42b3      	cmp	r3, r6
 8000d82:	d302      	bcc.n	8000d8a <__udivmoddi4+0xda>
 8000d84:	4282      	cmp	r2, r0
 8000d86:	f200 80f8 	bhi.w	8000f7a <__udivmoddi4+0x2ca>
 8000d8a:	1a84      	subs	r4, r0, r2
 8000d8c:	eb66 0603 	sbc.w	r6, r6, r3
 8000d90:	2001      	movs	r0, #1
 8000d92:	46b4      	mov	ip, r6
 8000d94:	2d00      	cmp	r5, #0
 8000d96:	d040      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d98:	e885 1010 	stmia.w	r5, {r4, ip}
 8000d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da0:	b912      	cbnz	r2, 8000da8 <__udivmoddi4+0xf8>
 8000da2:	2701      	movs	r7, #1
 8000da4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000da8:	fab7 fe87 	clz	lr, r7
 8000dac:	f1be 0f00 	cmp.w	lr, #0
 8000db0:	d135      	bne.n	8000e1e <__udivmoddi4+0x16e>
 8000db2:	1bf3      	subs	r3, r6, r7
 8000db4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc2:	0c22      	lsrs	r2, r4, #16
 8000dc4:	fb08 3610 	mls	r6, r8, r0, r3
 8000dc8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000dcc:	fb0c f300 	mul.w	r3, ip, r0
 8000dd0:	42b3      	cmp	r3, r6
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x134>
 8000dd4:	19f6      	adds	r6, r6, r7
 8000dd6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x132>
 8000ddc:	42b3      	cmp	r3, r6
 8000dde:	f200 80ce 	bhi.w	8000f7e <__udivmoddi4+0x2ce>
 8000de2:	4610      	mov	r0, r2
 8000de4:	1af6      	subs	r6, r6, r3
 8000de6:	b2a2      	uxth	r2, r4
 8000de8:	fbb6 f3f8 	udiv	r3, r6, r8
 8000dec:	fb08 6613 	mls	r6, r8, r3, r6
 8000df0:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000df4:	fb0c fc03 	mul.w	ip, ip, r3
 8000df8:	45a4      	cmp	ip, r4
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x15c>
 8000dfc:	19e4      	adds	r4, r4, r7
 8000dfe:	f103 32ff 	add.w	r2, r3, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x15a>
 8000e04:	45a4      	cmp	ip, r4
 8000e06:	f200 80b5 	bhi.w	8000f74 <__udivmoddi4+0x2c4>
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	ebcc 0404 	rsb	r4, ip, r4
 8000e10:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e14:	e79c      	b.n	8000d50 <__udivmoddi4+0xa0>
 8000e16:	4629      	mov	r1, r5
 8000e18:	4628      	mov	r0, r5
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	f1ce 0120 	rsb	r1, lr, #32
 8000e22:	fa06 f30e 	lsl.w	r3, r6, lr
 8000e26:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e2a:	fa20 f901 	lsr.w	r9, r0, r1
 8000e2e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e32:	40ce      	lsrs	r6, r1
 8000e34:	ea49 0903 	orr.w	r9, r9, r3
 8000e38:	fbb6 faf8 	udiv	sl, r6, r8
 8000e3c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000e40:	fb08 661a 	mls	r6, r8, sl, r6
 8000e44:	fa1f fc87 	uxth.w	ip, r7
 8000e48:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000e4c:	fb0a f20c 	mul.w	r2, sl, ip
 8000e50:	429a      	cmp	r2, r3
 8000e52:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1be>
 8000e58:	19db      	adds	r3, r3, r7
 8000e5a:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000e5e:	f080 8087 	bcs.w	8000f70 <__udivmoddi4+0x2c0>
 8000e62:	429a      	cmp	r2, r3
 8000e64:	f240 8084 	bls.w	8000f70 <__udivmoddi4+0x2c0>
 8000e68:	f1aa 0a02 	sub.w	sl, sl, #2
 8000e6c:	443b      	add	r3, r7
 8000e6e:	1a9b      	subs	r3, r3, r2
 8000e70:	fa1f f989 	uxth.w	r9, r9
 8000e74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e78:	fb08 3311 	mls	r3, r8, r1, r3
 8000e7c:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000e80:	fb01 f60c 	mul.w	r6, r1, ip
 8000e84:	429e      	cmp	r6, r3
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x1e8>
 8000e88:	19db      	adds	r3, r3, r7
 8000e8a:	f101 32ff 	add.w	r2, r1, #4294967295
 8000e8e:	d26b      	bcs.n	8000f68 <__udivmoddi4+0x2b8>
 8000e90:	429e      	cmp	r6, r3
 8000e92:	d969      	bls.n	8000f68 <__udivmoddi4+0x2b8>
 8000e94:	3902      	subs	r1, #2
 8000e96:	443b      	add	r3, r7
 8000e98:	1b9b      	subs	r3, r3, r6
 8000e9a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000e9e:	e78e      	b.n	8000dbe <__udivmoddi4+0x10e>
 8000ea0:	f1c1 0e20 	rsb	lr, r1, #32
 8000ea4:	fa22 f40e 	lsr.w	r4, r2, lr
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	4323      	orrs	r3, r4
 8000eac:	fa20 f70e 	lsr.w	r7, r0, lr
 8000eb0:	fa06 f401 	lsl.w	r4, r6, r1
 8000eb4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000eb8:	fa26 f60e 	lsr.w	r6, r6, lr
 8000ebc:	433c      	orrs	r4, r7
 8000ebe:	fbb6 f9fc 	udiv	r9, r6, ip
 8000ec2:	0c27      	lsrs	r7, r4, #16
 8000ec4:	fb0c 6619 	mls	r6, ip, r9, r6
 8000ec8:	fa1f f883 	uxth.w	r8, r3
 8000ecc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000ed0:	fb09 f708 	mul.w	r7, r9, r8
 8000ed4:	42b7      	cmp	r7, r6
 8000ed6:	fa02 f201 	lsl.w	r2, r2, r1
 8000eda:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x242>
 8000ee0:	18f6      	adds	r6, r6, r3
 8000ee2:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ee6:	d241      	bcs.n	8000f6c <__udivmoddi4+0x2bc>
 8000ee8:	42b7      	cmp	r7, r6
 8000eea:	d93f      	bls.n	8000f6c <__udivmoddi4+0x2bc>
 8000eec:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef0:	441e      	add	r6, r3
 8000ef2:	1bf6      	subs	r6, r6, r7
 8000ef4:	b2a0      	uxth	r0, r4
 8000ef6:	fbb6 f4fc 	udiv	r4, r6, ip
 8000efa:	fb0c 6614 	mls	r6, ip, r4, r6
 8000efe:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000f02:	fb04 f808 	mul.w	r8, r4, r8
 8000f06:	45b8      	cmp	r8, r7
 8000f08:	d907      	bls.n	8000f1a <__udivmoddi4+0x26a>
 8000f0a:	18ff      	adds	r7, r7, r3
 8000f0c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000f10:	d228      	bcs.n	8000f64 <__udivmoddi4+0x2b4>
 8000f12:	45b8      	cmp	r8, r7
 8000f14:	d926      	bls.n	8000f64 <__udivmoddi4+0x2b4>
 8000f16:	3c02      	subs	r4, #2
 8000f18:	441f      	add	r7, r3
 8000f1a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000f1e:	ebc8 0707 	rsb	r7, r8, r7
 8000f22:	fba0 8902 	umull	r8, r9, r0, r2
 8000f26:	454f      	cmp	r7, r9
 8000f28:	4644      	mov	r4, r8
 8000f2a:	464e      	mov	r6, r9
 8000f2c:	d314      	bcc.n	8000f58 <__udivmoddi4+0x2a8>
 8000f2e:	d029      	beq.n	8000f84 <__udivmoddi4+0x2d4>
 8000f30:	b365      	cbz	r5, 8000f8c <__udivmoddi4+0x2dc>
 8000f32:	ebba 0304 	subs.w	r3, sl, r4
 8000f36:	eb67 0706 	sbc.w	r7, r7, r6
 8000f3a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000f3e:	40cb      	lsrs	r3, r1
 8000f40:	40cf      	lsrs	r7, r1
 8000f42:	ea4e 0303 	orr.w	r3, lr, r3
 8000f46:	e885 0088 	stmia.w	r5, {r3, r7}
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f50:	4613      	mov	r3, r2
 8000f52:	e6f8      	b.n	8000d46 <__udivmoddi4+0x96>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e6e0      	b.n	8000d1a <__udivmoddi4+0x6a>
 8000f58:	ebb8 0402 	subs.w	r4, r8, r2
 8000f5c:	eb69 0603 	sbc.w	r6, r9, r3
 8000f60:	3801      	subs	r0, #1
 8000f62:	e7e5      	b.n	8000f30 <__udivmoddi4+0x280>
 8000f64:	4604      	mov	r4, r0
 8000f66:	e7d8      	b.n	8000f1a <__udivmoddi4+0x26a>
 8000f68:	4611      	mov	r1, r2
 8000f6a:	e795      	b.n	8000e98 <__udivmoddi4+0x1e8>
 8000f6c:	4681      	mov	r9, r0
 8000f6e:	e7c0      	b.n	8000ef2 <__udivmoddi4+0x242>
 8000f70:	468a      	mov	sl, r1
 8000f72:	e77c      	b.n	8000e6e <__udivmoddi4+0x1be>
 8000f74:	3b02      	subs	r3, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e748      	b.n	8000e0c <__udivmoddi4+0x15c>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e70a      	b.n	8000d94 <__udivmoddi4+0xe4>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	443e      	add	r6, r7
 8000f82:	e72f      	b.n	8000de4 <__udivmoddi4+0x134>
 8000f84:	45c2      	cmp	sl, r8
 8000f86:	d3e7      	bcc.n	8000f58 <__udivmoddi4+0x2a8>
 8000f88:	463e      	mov	r6, r7
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x280>
 8000f8c:	4629      	mov	r1, r5
 8000f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f92:	bf00      	nop

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f98:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000f9a:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f9c:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000f9e:	6818      	ldr	r0, [r3, #0]
 8000fa0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fa8:	f000 f892 	bl	80010d0 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000fac:	2200      	movs	r2, #0
 8000fae:	4621      	mov	r1, r4
 8000fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb4:	f000 f84c 	bl	8001050 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000fb8:	2000      	movs	r0, #0
 8000fba:	bd10      	pop	{r4, pc}
 8000fbc:	2000005c 	.word	0x2000005c

08000fc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fc0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <HAL_Init+0x30>)
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fca:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000fd2:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000fda:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fdc:	2003      	movs	r0, #3
 8000fde:	f000 f825 	bl	800102c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f7ff ffd8 	bl	8000f98 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000fe8:	f002 fcf7 	bl	80039da <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8000fec:	2000      	movs	r0, #0
 8000fee:	bd08      	pop	{r3, pc}
 8000ff0:	40023c00 	.word	0x40023c00

08000ff4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000ff4:	4a02      	ldr	r2, [pc, #8]	; (8001000 <HAL_IncTick+0xc>)
 8000ff6:	6813      	ldr	r3, [r2, #0]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	6013      	str	r3, [r2, #0]
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	20000698 	.word	0x20000698

08001004 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001004:	4b01      	ldr	r3, [pc, #4]	; (800100c <HAL_GetTick+0x8>)
 8001006:	6818      	ldr	r0, [r3, #0]
}
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	20000698 	.word	0x20000698

08001010 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001010:	b513      	push	{r0, r1, r4, lr}
 8001012:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8001014:	f7ff fff6 	bl	8001004 <HAL_GetTick>
 8001018:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 800101a:	f7ff fff3 	bl	8001004 <HAL_GetTick>
 800101e:	9b01      	ldr	r3, [sp, #4]
 8001020:	1b00      	subs	r0, r0, r4
 8001022:	4298      	cmp	r0, r3
 8001024:	d3f9      	bcc.n	800101a <HAL_Delay+0xa>
  {
  }
}
 8001026:	b002      	add	sp, #8
 8001028:	bd10      	pop	{r4, pc}
	...

0800102c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800102c:	4a07      	ldr	r2, [pc, #28]	; (800104c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800102e:	68d3      	ldr	r3, [r2, #12]
 8001030:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001034:	041b      	lsls	r3, r3, #16
 8001036:	0c1b      	lsrs	r3, r3, #16
 8001038:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800103c:	0200      	lsls	r0, r0, #8
 800103e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001042:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001046:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001048:	60d3      	str	r3, [r2, #12]
 800104a:	4770      	bx	lr
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001050:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <HAL_NVIC_SetPriority+0x60>)
 8001052:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001054:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001058:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800105a:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800105e:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001060:	2c04      	cmp	r4, #4
 8001062:	bf28      	it	cs
 8001064:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001066:	2d06      	cmp	r5, #6

  return (
 8001068:	f04f 0501 	mov.w	r5, #1
 800106c:	fa05 f404 	lsl.w	r4, r5, r4
 8001070:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001074:	bf8c      	ite	hi
 8001076:	3b03      	subhi	r3, #3
 8001078:	2300      	movls	r3, #0

  return (
 800107a:	400c      	ands	r4, r1
 800107c:	409c      	lsls	r4, r3
 800107e:	fa05 f303 	lsl.w	r3, r5, r3
 8001082:	3b01      	subs	r3, #1
 8001084:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001086:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8001088:	ea42 0204 	orr.w	r2, r2, r4
 800108c:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001090:	bfaf      	iteee	ge
 8001092:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001096:	f000 000f 	andlt.w	r0, r0, #15
 800109a:	4b06      	ldrlt	r3, [pc, #24]	; (80010b4 <HAL_NVIC_SetPriority+0x64>)
 800109c:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800109e:	bfa5      	ittet	ge
 80010a0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80010a4:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a6:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80010ac:	bd30      	pop	{r4, r5, pc}
 80010ae:	bf00      	nop
 80010b0:	e000ed00 	.word	0xe000ed00
 80010b4:	e000ed14 	.word	0xe000ed14

080010b8 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010b8:	0942      	lsrs	r2, r0, #5
 80010ba:	2301      	movs	r3, #1
 80010bc:	f000 001f 	and.w	r0, r0, #31
 80010c0:	fa03 f000 	lsl.w	r0, r3, r0
 80010c4:	4b01      	ldr	r3, [pc, #4]	; (80010cc <HAL_NVIC_EnableIRQ+0x14>)
 80010c6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80010ca:	4770      	bx	lr
 80010cc:	e000e100 	.word	0xe000e100

080010d0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010d0:	3801      	subs	r0, #1
 80010d2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80010d6:	d20a      	bcs.n	80010ee <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010d8:	4b06      	ldr	r3, [pc, #24]	; (80010f4 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010da:	4a07      	ldr	r2, [pc, #28]	; (80010f8 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010dc:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010de:	21f0      	movs	r1, #240	; 0xf0
 80010e0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010e4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010e6:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010e8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ee:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	e000e010 	.word	0xe000e010
 80010f8:	e000ed00 	.word	0xe000ed00

080010fc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80010fc:	4b04      	ldr	r3, [pc, #16]	; (8001110 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80010fe:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001100:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001102:	bf0c      	ite	eq
 8001104:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001108:	f022 0204 	bicne.w	r2, r2, #4
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	4770      	bx	lr
 8001110:	e000e010 	.word	0xe000e010

08001114 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001114:	4770      	bx	lr

08001116 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001116:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001118:	f7ff fffc 	bl	8001114 <HAL_SYSTICK_Callback>
 800111c:	bd08      	pop	{r3, pc}
	...

08001120 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001120:	6803      	ldr	r3, [r0, #0]
 8001122:	b2da      	uxtb	r2, r3
 8001124:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001128:	f023 0303 	bic.w	r3, r3, #3
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800112c:	2118      	movs	r1, #24
 800112e:	3a10      	subs	r2, #16
 8001130:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001134:	4904      	ldr	r1, [pc, #16]	; (8001148 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8001136:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001138:	bf88      	it	hi
 800113a:	3304      	addhi	r3, #4
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800113c:	5c89      	ldrb	r1, [r1, r2]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800113e:	6583      	str	r3, [r0, #88]	; 0x58
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001140:	65c1      	str	r1, [r0, #92]	; 0x5c
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001142:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	080072c8 	.word	0x080072c8

0800114c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800114c:	b570      	push	{r4, r5, r6, lr}
 800114e:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8001150:	f7ff ff58 	bl	8001004 <HAL_GetTick>
 8001154:	4605      	mov	r5, r0
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001156:	2c00      	cmp	r4, #0
 8001158:	d064      	beq.n	8001224 <HAL_DMA_Init+0xd8>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800115a:	2300      	movs	r3, #0
 800115c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001160:	6822      	ldr	r2, [r4, #0]
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001162:	2302      	movs	r3, #2
 8001164:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001168:	6813      	ldr	r3, [r2, #0]
 800116a:	f023 0301 	bic.w	r3, r3, #1
 800116e:	6013      	str	r3, [r2, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001170:	6821      	ldr	r1, [r4, #0]
 8001172:	680b      	ldr	r3, [r1, #0]
 8001174:	07d8      	lsls	r0, r3, #31
 8001176:	d508      	bpl.n	800118a <HAL_DMA_Init+0x3e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001178:	f7ff ff44 	bl	8001004 <HAL_GetTick>
 800117c:	1b40      	subs	r0, r0, r5
 800117e:	2805      	cmp	r0, #5
 8001180:	d9f6      	bls.n	8001170 <HAL_DMA_Init+0x24>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001182:	2320      	movs	r3, #32
 8001184:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001186:	2003      	movs	r0, #3
 8001188:	e051      	b.n	800122e <HAL_DMA_Init+0xe2>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800118a:	680b      	ldr	r3, [r1, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800118c:	4a29      	ldr	r2, [pc, #164]	; (8001234 <HAL_DMA_Init+0xe8>)
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800118e:	6865      	ldr	r5, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001190:	69a0      	ldr	r0, [r4, #24]
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001192:	401a      	ands	r2, r3
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001194:	68a3      	ldr	r3, [r4, #8]
 8001196:	431d      	orrs	r5, r3
 8001198:	68e3      	ldr	r3, [r4, #12]
 800119a:	431d      	orrs	r5, r3
 800119c:	6923      	ldr	r3, [r4, #16]
 800119e:	431d      	orrs	r5, r3
 80011a0:	6963      	ldr	r3, [r4, #20]
 80011a2:	432b      	orrs	r3, r5
 80011a4:	69e5      	ldr	r5, [r4, #28]
 80011a6:	4303      	orrs	r3, r0
 80011a8:	432b      	orrs	r3, r5
 80011aa:	6a25      	ldr	r5, [r4, #32]
 80011ac:	432b      	orrs	r3, r5
 80011ae:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011b0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80011b2:	2a04      	cmp	r2, #4
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80011b4:	bf01      	itttt	eq
 80011b6:	6b25      	ldreq	r5, [r4, #48]	; 0x30
 80011b8:	6ae6      	ldreq	r6, [r4, #44]	; 0x2c
 80011ba:	4335      	orreq	r5, r6
 80011bc:	432b      	orreq	r3, r5
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80011be:	600b      	str	r3, [r1, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80011c0:	694b      	ldr	r3, [r1, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011c2:	2a04      	cmp	r2, #4

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80011c4:	f023 0307 	bic.w	r3, r3, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80011c8:	ea43 0302 	orr.w	r3, r3, r2

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011cc:	d11c      	bne.n	8001208 <HAL_DMA_Init+0xbc>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80011ce:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80011d0:	4313      	orrs	r3, r2
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80011d2:	b920      	cbnz	r0, 80011de <HAL_DMA_Init+0x92>
  {
    switch (tmp)
 80011d4:	2a01      	cmp	r2, #1
 80011d6:	d00b      	beq.n	80011f0 <HAL_DMA_Init+0xa4>
 80011d8:	d313      	bcc.n	8001202 <HAL_DMA_Init+0xb6>
 80011da:	2a02      	cmp	r2, #2
 80011dc:	e010      	b.n	8001200 <HAL_DMA_Init+0xb4>
        break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80011de:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80011e2:	d10a      	bne.n	80011fa <HAL_DMA_Init+0xae>
  {
    switch (tmp)
 80011e4:	2a03      	cmp	r2, #3
 80011e6:	d80f      	bhi.n	8001208 <HAL_DMA_Init+0xbc>
 80011e8:	e8df f002 	tbb	[pc, r2]
 80011ec:	021e0b1e 	.word	0x021e0b1e
        break;
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80011f0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80011f2:	f1b2 7fc0 	cmp.w	r2, #25165824	; 0x1800000
 80011f6:	d107      	bne.n	8001208 <HAL_DMA_Init+0xbc>
 80011f8:	e016      	b.n	8001228 <HAL_DMA_Init+0xdc>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80011fa:	2a02      	cmp	r2, #2
 80011fc:	d914      	bls.n	8001228 <HAL_DMA_Init+0xdc>
 80011fe:	2a03      	cmp	r2, #3
 8001200:	d102      	bne.n	8001208 <HAL_DMA_Init+0xbc>
      case DMA_FIFO_THRESHOLD_HALFFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001202:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001204:	01d2      	lsls	r2, r2, #7
 8001206:	d40f      	bmi.n	8001228 <HAL_DMA_Init+0xdc>
      return HAL_ERROR; 
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001208:	614b      	str	r3, [r1, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800120a:	4620      	mov	r0, r4
 800120c:	f7ff ff88 	bl	8001120 <DMA_CalcBaseAndBitshift>
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001210:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001212:	233f      	movs	r3, #63	; 0x3f
 8001214:	4093      	lsls	r3, r2
 8001216:	6083      	str	r3, [r0, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001218:	2000      	movs	r0, #0
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800121a:	2301      	movs	r3, #1
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800121c:	6560      	str	r0, [r4, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800121e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  return HAL_OK;
 8001222:	bd70      	pop	{r4, r5, r6, pc}
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8001224:	2001      	movs	r0, #1
 8001226:	bd70      	pop	{r4, r5, r6, pc}
    tmp |= hdma->Init.FIFOThreshold;
    
    if(DMA_CheckFifoParam(hdma) != HAL_OK)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001228:	2340      	movs	r3, #64	; 0x40
 800122a:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800122c:	2001      	movs	r0, #1
 800122e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  return HAL_OK;
}
 8001232:	bd70      	pop	{r4, r5, r6, pc}
 8001234:	f010803f 	.word	0xf010803f

08001238 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001238:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800123c:	2b02      	cmp	r3, #2
 800123e:	d003      	beq.n	8001248 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001240:	2380      	movs	r3, #128	; 0x80
 8001242:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001244:	2001      	movs	r0, #1
 8001246:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001248:	6802      	ldr	r2, [r0, #0]
    return HAL_ERROR;
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800124a:	2305      	movs	r3, #5
 800124c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001250:	6813      	ldr	r3, [r2, #0]
 8001252:	f023 0301 	bic.w	r3, r3, #1
 8001256:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8001258:	2000      	movs	r0, #0
}
 800125a:	4770      	bx	lr

0800125c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800125c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800125e:	2300      	movs	r3, #0
 8001260:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001262:	6d85      	ldr	r5, [r0, #88]	; 0x58
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8001264:	4b59      	ldr	r3, [pc, #356]	; (80013cc <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001266:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8001268:	681f      	ldr	r7, [r3, #0]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;
 800126a:	682e      	ldr	r6, [r5, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800126c:	2308      	movs	r3, #8
 800126e:	4093      	lsls	r3, r2
 8001270:	421e      	tst	r6, r3
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001272:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001274:	d00c      	beq.n	8001290 <HAL_DMA_IRQHandler+0x34>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001276:	6801      	ldr	r1, [r0, #0]
 8001278:	6808      	ldr	r0, [r1, #0]
 800127a:	0740      	lsls	r0, r0, #29
 800127c:	d508      	bpl.n	8001290 <HAL_DMA_IRQHandler+0x34>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800127e:	6808      	ldr	r0, [r1, #0]
 8001280:	f020 0004 	bic.w	r0, r0, #4
 8001284:	6008      	str	r0, [r1, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001286:	60ab      	str	r3, [r5, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001288:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800128a:	f043 0301 	orr.w	r3, r3, #1
 800128e:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001290:	4b4f      	ldr	r3, [pc, #316]	; (80013d0 <HAL_DMA_IRQHandler+0x174>)
 8001292:	4093      	lsls	r3, r2
 8001294:	421e      	tst	r6, r3
 8001296:	d008      	beq.n	80012aa <HAL_DMA_IRQHandler+0x4e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001298:	6821      	ldr	r1, [r4, #0]
 800129a:	6949      	ldr	r1, [r1, #20]
 800129c:	0609      	lsls	r1, r1, #24
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800129e:	bf41      	itttt	mi
 80012a0:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80012a2:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 80012a4:	f043 0302 	orrmi.w	r3, r3, #2
 80012a8:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80012aa:	4b4a      	ldr	r3, [pc, #296]	; (80013d4 <HAL_DMA_IRQHandler+0x178>)
 80012ac:	4093      	lsls	r3, r2
 80012ae:	421e      	tst	r6, r3
 80012b0:	d008      	beq.n	80012c4 <HAL_DMA_IRQHandler+0x68>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80012b2:	6821      	ldr	r1, [r4, #0]
 80012b4:	6809      	ldr	r1, [r1, #0]
 80012b6:	0788      	lsls	r0, r1, #30
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80012b8:	bf41      	itttt	mi
 80012ba:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80012bc:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 80012be:	f043 0304 	orrmi.w	r3, r3, #4
 80012c2:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80012c4:	2310      	movs	r3, #16
 80012c6:	fa03 f202 	lsl.w	r2, r3, r2
 80012ca:	4216      	tst	r6, r2
 80012cc:	d017      	beq.n	80012fe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80012ce:	6823      	ldr	r3, [r4, #0]
 80012d0:	6819      	ldr	r1, [r3, #0]
 80012d2:	0709      	lsls	r1, r1, #28
 80012d4:	d513      	bpl.n	80012fe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80012d6:	60aa      	str	r2, [r5, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	0350      	lsls	r0, r2, #13
 80012dc:	d504      	bpl.n	80012e8 <HAL_DMA_IRQHandler+0x8c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	0319      	lsls	r1, r3, #12
 80012e2:	d508      	bpl.n	80012f6 <HAL_DMA_IRQHandler+0x9a>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80012e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80012e6:	e007      	b.n	80012f8 <HAL_DMA_IRQHandler+0x9c>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	05d2      	lsls	r2, r2, #23
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012ec:	bf5e      	ittt	pl
 80012ee:	681a      	ldrpl	r2, [r3, #0]
 80012f0:	f022 0208 	bicpl.w	r2, r2, #8
 80012f4:	601a      	strpl	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80012f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012f8:	b10b      	cbz	r3, 80012fe <HAL_DMA_IRQHandler+0xa2>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80012fa:	4620      	mov	r0, r4
 80012fc:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80012fe:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001300:	2220      	movs	r2, #32
 8001302:	408a      	lsls	r2, r1
 8001304:	4216      	tst	r6, r2
 8001306:	d03b      	beq.n	8001380 <HAL_DMA_IRQHandler+0x124>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001308:	6823      	ldr	r3, [r4, #0]
 800130a:	6818      	ldr	r0, [r3, #0]
 800130c:	06c6      	lsls	r6, r0, #27
 800130e:	d537      	bpl.n	8001380 <HAL_DMA_IRQHandler+0x124>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001310:	60aa      	str	r2, [r5, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001312:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001316:	2a05      	cmp	r2, #5
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001318:	681a      	ldr	r2, [r3, #0]
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800131a:	d119      	bne.n	8001350 <HAL_DMA_IRQHandler+0xf4>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800131c:	f022 0216 	bic.w	r2, r2, #22
 8001320:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001322:	695a      	ldr	r2, [r3, #20]
 8001324:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001328:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800132a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800132c:	b90a      	cbnz	r2, 8001332 <HAL_DMA_IRQHandler+0xd6>
 800132e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001330:	b11a      	cbz	r2, 800133a <HAL_DMA_IRQHandler+0xde>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	f022 0208 	bic.w	r2, r2, #8
 8001338:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800133a:	233f      	movs	r3, #63	; 0x3f
 800133c:	408b      	lsls	r3, r1
 800133e:	60ab      	str	r3, [r5, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001340:	2300      	movs	r3, #0
 8001342:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001346:	2301      	movs	r3, #1
 8001348:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800134c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800134e:	e037      	b.n	80013c0 <HAL_DMA_IRQHandler+0x164>
          hdma->XferAbortCallback(hdma);
        }
        return;
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001350:	0350      	lsls	r0, r2, #13
 8001352:	d504      	bpl.n	800135e <HAL_DMA_IRQHandler+0x102>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	0319      	lsls	r1, r3, #12
 8001358:	d40e      	bmi.n	8001378 <HAL_DMA_IRQHandler+0x11c>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800135a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800135c:	e00d      	b.n	800137a <HAL_DMA_IRQHandler+0x11e>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001364:	d108      	bne.n	8001378 <HAL_DMA_IRQHandler+0x11c>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001366:	6819      	ldr	r1, [r3, #0]
 8001368:	f021 0110 	bic.w	r1, r1, #16
 800136c:	6019      	str	r1, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800136e:	2301      	movs	r3, #1
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001370:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001374:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001378:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800137a:	b10b      	cbz	r3, 8001380 <HAL_DMA_IRQHandler+0x124>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800137c:	4620      	mov	r0, r4
 800137e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001380:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001382:	b303      	cbz	r3, 80013c6 <HAL_DMA_IRQHandler+0x16a>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001384:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001386:	07da      	lsls	r2, r3, #31
 8001388:	d519      	bpl.n	80013be <HAL_DMA_IRQHandler+0x162>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800138a:	2305      	movs	r3, #5

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800138c:	6822      	ldr	r2, [r4, #0]
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800138e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001392:	6813      	ldr	r3, [r2, #0]
 8001394:	f023 0301 	bic.w	r3, r3, #1
 8001398:	6013      	str	r3, [r2, #0]
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 800139a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800139e:	fbb7 f7f3 	udiv	r7, r7, r3
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);

      do
      {
        if (++count > timeout)
 80013a2:	9b01      	ldr	r3, [sp, #4]
 80013a4:	3301      	adds	r3, #1
 80013a6:	429f      	cmp	r7, r3
 80013a8:	9301      	str	r3, [sp, #4]
 80013aa:	d302      	bcc.n	80013b2 <HAL_DMA_IRQHandler+0x156>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80013ac:	6813      	ldr	r3, [r2, #0]
 80013ae:	07db      	lsls	r3, r3, #31
 80013b0:	d4f7      	bmi.n	80013a2 <HAL_DMA_IRQHandler+0x146>

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80013b2:	2300      	movs	r3, #0
 80013b4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80013b8:	2301      	movs	r3, #1
 80013ba:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80013be:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80013c0:	b10b      	cbz	r3, 80013c6 <HAL_DMA_IRQHandler+0x16a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80013c2:	4620      	mov	r0, r4
 80013c4:	4798      	blx	r3
    }
  }
}
 80013c6:	b003      	add	sp, #12
 80013c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ca:	bf00      	nop
 80013cc:	2000005c 	.word	0x2000005c
 80013d0:	00800001 	.word	0x00800001
 80013d4:	00800004 	.word	0x00800004

080013d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013dc:	4f67      	ldr	r7, [pc, #412]	; (800157c <HAL_GPIO_Init+0x1a4>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013de:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e0:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 8001584 <HAL_GPIO_Init+0x1ac>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013e4:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8001588 <HAL_GPIO_Init+0x1b0>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013e8:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013ea:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013ec:	9301      	str	r3, [sp, #4]
 80013ee:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 80013f0:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 80013f2:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 80013f4:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 80013f6:	ea34 0303 	bics.w	r3, r4, r3
 80013fa:	f040 80b7 	bne.w	800156c <HAL_GPIO_Init+0x194>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013fe:	684d      	ldr	r5, [r1, #4]
 8001400:	f025 0a10 	bic.w	sl, r5, #16
 8001404:	f1ba 0f02 	cmp.w	sl, #2
 8001408:	d114      	bne.n	8001434 <HAL_GPIO_Init+0x5c>
 800140a:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 800140e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001412:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001416:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800141a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800141e:	230f      	movs	r3, #15
 8001420:	fa03 f30b 	lsl.w	r3, r3, fp
 8001424:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001428:	690b      	ldr	r3, [r1, #16]
 800142a:	fa03 f30b 	lsl.w	r3, r3, fp
 800142e:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 8001430:	f8c9 3020 	str.w	r3, [r9, #32]
 8001434:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001438:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800143c:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800143e:	fa09 f90b 	lsl.w	r9, r9, fp
 8001442:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001446:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800144a:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800144e:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001452:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001456:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001458:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 800145c:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800145e:	d80f      	bhi.n	8001480 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001460:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001462:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001464:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001468:	fa06 f60b 	lsl.w	r6, r6, fp
 800146c:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 800146e:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001470:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001472:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001476:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800147a:	4096      	lsls	r6, r2
 800147c:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 800147e:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001480:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001482:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001486:	688b      	ldr	r3, [r1, #8]
 8001488:	fa03 f30b 	lsl.w	r3, r3, fp
 800148c:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 8001490:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001492:	00eb      	lsls	r3, r5, #3
 8001494:	d56a      	bpl.n	800156c <HAL_GPIO_Init+0x194>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	9303      	str	r3, [sp, #12]
 800149a:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800149e:	4b38      	ldr	r3, [pc, #224]	; (8001580 <HAL_GPIO_Init+0x1a8>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014a0:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 80014a4:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 80014a8:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 80014ac:	f022 0903 	bic.w	r9, r2, #3
 80014b0:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 80014b4:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 80014b8:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 80014bc:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80014be:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014c2:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014c4:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80014c8:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80014cc:	260f      	movs	r6, #15
 80014ce:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014d2:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80014d4:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014d8:	d018      	beq.n	800150c <HAL_GPIO_Init+0x134>
 80014da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80014de:	4298      	cmp	r0, r3
 80014e0:	d016      	beq.n	8001510 <HAL_GPIO_Init+0x138>
 80014e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80014e6:	4298      	cmp	r0, r3
 80014e8:	d014      	beq.n	8001514 <HAL_GPIO_Init+0x13c>
 80014ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80014ee:	4298      	cmp	r0, r3
 80014f0:	d012      	beq.n	8001518 <HAL_GPIO_Init+0x140>
 80014f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80014f6:	4298      	cmp	r0, r3
 80014f8:	d010      	beq.n	800151c <HAL_GPIO_Init+0x144>
 80014fa:	4540      	cmp	r0, r8
 80014fc:	d010      	beq.n	8001520 <HAL_GPIO_Init+0x148>
 80014fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001502:	4298      	cmp	r0, r3
 8001504:	bf14      	ite	ne
 8001506:	2307      	movne	r3, #7
 8001508:	2306      	moveq	r3, #6
 800150a:	e00a      	b.n	8001522 <HAL_GPIO_Init+0x14a>
 800150c:	2300      	movs	r3, #0
 800150e:	e008      	b.n	8001522 <HAL_GPIO_Init+0x14a>
 8001510:	2301      	movs	r3, #1
 8001512:	e006      	b.n	8001522 <HAL_GPIO_Init+0x14a>
 8001514:	2302      	movs	r3, #2
 8001516:	e004      	b.n	8001522 <HAL_GPIO_Init+0x14a>
 8001518:	2303      	movs	r3, #3
 800151a:	e002      	b.n	8001522 <HAL_GPIO_Init+0x14a>
 800151c:	2304      	movs	r3, #4
 800151e:	e000      	b.n	8001522 <HAL_GPIO_Init+0x14a>
 8001520:	2305      	movs	r3, #5
 8001522:	fa03 f30a 	lsl.w	r3, r3, sl
 8001526:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001528:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800152c:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 800152e:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001530:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8001534:	bf0c      	ite	eq
 8001536:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8001538:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 800153a:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 800153e:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001542:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8001546:	bf0c      	ite	eq
 8001548:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 800154a:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 800154c:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800154e:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001550:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8001554:	bf0c      	ite	eq
 8001556:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8001558:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 800155a:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800155e:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001562:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8001564:	bf54      	ite	pl
 8001566:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8001568:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 800156a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800156c:	3201      	adds	r2, #1
 800156e:	2a10      	cmp	r2, #16
 8001570:	f47f af3e 	bne.w	80013f0 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8001574:	b005      	add	sp, #20
 8001576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800157a:	bf00      	nop
 800157c:	40013c00 	.word	0x40013c00
 8001580:	40020000 	.word	0x40020000
 8001584:	40023800 	.word	0x40023800
 8001588:	40021400 	.word	0x40021400

0800158c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800158c:	b902      	cbnz	r2, 8001590 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800158e:	0409      	lsls	r1, r1, #16
 8001590:	6181      	str	r1, [r0, #24]
 8001592:	4770      	bx	lr

08001594 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001594:	6943      	ldr	r3, [r0, #20]
 8001596:	4059      	eors	r1, r3
 8001598:	6141      	str	r1, [r0, #20]
 800159a:	4770      	bx	lr

0800159c <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800159c:	6802      	ldr	r2, [r0, #0]
 800159e:	6953      	ldr	r3, [r2, #20]
 80015a0:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80015a4:	d00d      	beq.n	80015c2 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80015a6:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80015aa:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80015ac:	2304      	movs	r3, #4
 80015ae:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 80015b0:	2220      	movs	r2, #32
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
 80015b2:	2300      	movs	r3, #0
 80015b4:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015b6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 80015ba:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
 80015be:	2001      	movs	r0, #1
 80015c0:	4770      	bx	lr
  }
  return HAL_OK;
 80015c2:	4618      	mov	r0, r3
}
 80015c4:	4770      	bx	lr

080015c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80015c6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80015ca:	4604      	mov	r4, r0
 80015cc:	460e      	mov	r6, r1
 80015ce:	4617      	mov	r7, r2
 80015d0:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80015d2:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80015d6:	6825      	ldr	r5, [r4, #0]
 80015d8:	f1b8 0f01 	cmp.w	r8, #1
 80015dc:	bf0c      	ite	eq
 80015de:	6968      	ldreq	r0, [r5, #20]
 80015e0:	69a8      	ldrne	r0, [r5, #24]
 80015e2:	43c0      	mvns	r0, r0
 80015e4:	b280      	uxth	r0, r0
 80015e6:	4230      	tst	r0, r6
 80015e8:	bf14      	ite	ne
 80015ea:	2001      	movne	r0, #1
 80015ec:	2000      	moveq	r0, #0
 80015ee:	b348      	cbz	r0, 8001644 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7e>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80015f0:	696b      	ldr	r3, [r5, #20]
 80015f2:	055a      	lsls	r2, r3, #21
 80015f4:	d512      	bpl.n	800161c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x56>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80015f6:	682b      	ldr	r3, [r5, #0]
 80015f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015fc:	602b      	str	r3, [r5, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80015fe:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001602:	616b      	str	r3, [r5, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001604:	2304      	movs	r3, #4
 8001606:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8001608:	2220      	movs	r2, #32

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
 800160a:	2300      	movs	r3, #0
 800160c:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800160e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8001612:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8001616:	2001      	movs	r0, #1
 8001618:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800161c:	1c7b      	adds	r3, r7, #1
 800161e:	d0da      	beq.n	80015d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001620:	b94f      	cbnz	r7, 8001636 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x70>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8001622:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001624:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8001626:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001628:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800162c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT;
 8001630:	2003      	movs	r0, #3
 8001632:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001636:	f7ff fce5 	bl	8001004 <HAL_GetTick>
 800163a:	ebc9 0000 	rsb	r0, r9, r0
 800163e:	4287      	cmp	r7, r0
 8001640:	d2c9      	bcs.n	80015d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001642:	e7ee      	b.n	8001622 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8001644:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001648 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800164c:	9d08      	ldr	r5, [sp, #32]
 800164e:	4604      	mov	r4, r0
 8001650:	460e      	mov	r6, r1
 8001652:	4690      	mov	r8, r2
 8001654:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001656:	f3c1 4907 	ubfx	r9, r1, #16, #8
 800165a:	6823      	ldr	r3, [r4, #0]
 800165c:	f1b9 0f01 	cmp.w	r9, #1
 8001660:	bf0c      	ite	eq
 8001662:	6958      	ldreq	r0, [r3, #20]
 8001664:	6998      	ldrne	r0, [r3, #24]
 8001666:	43c0      	mvns	r0, r0
 8001668:	b280      	uxth	r0, r0
 800166a:	4230      	tst	r0, r6
 800166c:	bf0c      	ite	eq
 800166e:	2301      	moveq	r3, #1
 8001670:	2300      	movne	r3, #0
 8001672:	4543      	cmp	r3, r8
 8001674:	d114      	bne.n	80016a0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001676:	1c7b      	adds	r3, r7, #1
 8001678:	d0ef      	beq.n	800165a <I2C_WaitOnFlagUntilTimeout+0x12>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800167a:	b95f      	cbnz	r7, 8001694 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 800167c:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 800167e:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8001680:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
        hi2c->Mode = HAL_I2C_MODE_NONE;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001682:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001686:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800168a:	2003      	movs	r0, #3
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800168c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001690:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001694:	f7ff fcb6 	bl	8001004 <HAL_GetTick>
 8001698:	1b40      	subs	r0, r0, r5
 800169a:	4287      	cmp	r7, r0
 800169c:	d2dd      	bcs.n	800165a <I2C_WaitOnFlagUntilTimeout+0x12>
 800169e:	e7ed      	b.n	800167c <I2C_WaitOnFlagUntilTimeout+0x34>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 80016a0:	2000      	movs	r0, #0
}
 80016a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080016a6 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 80016a6:	b570      	push	{r4, r5, r6, lr}
 80016a8:	4604      	mov	r4, r0
 80016aa:	460d      	mov	r5, r1
 80016ac:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80016ae:	6823      	ldr	r3, [r4, #0]
 80016b0:	695b      	ldr	r3, [r3, #20]
 80016b2:	061b      	lsls	r3, r3, #24
 80016b4:	d419      	bmi.n	80016ea <I2C_WaitOnTXEFlagUntilTimeout+0x44>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80016b6:	4620      	mov	r0, r4
 80016b8:	f7ff ff70 	bl	800159c <I2C_IsAcknowledgeFailed>
 80016bc:	b9b8      	cbnz	r0, 80016ee <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80016be:	1c6a      	adds	r2, r5, #1
 80016c0:	d0f5      	beq.n	80016ae <I2C_WaitOnTXEFlagUntilTimeout+0x8>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80016c2:	b965      	cbnz	r5, 80016de <I2C_WaitOnTXEFlagUntilTimeout+0x38>
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016c6:	f043 0320 	orr.w	r3, r3, #32
 80016ca:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80016cc:	2220      	movs	r2, #32
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80016d2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80016d6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80016da:	2003      	movs	r0, #3
 80016dc:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80016de:	f7ff fc91 	bl	8001004 <HAL_GetTick>
 80016e2:	1b80      	subs	r0, r0, r6
 80016e4:	4285      	cmp	r5, r0
 80016e6:	d2e2      	bcs.n	80016ae <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 80016e8:	e7ec      	b.n	80016c4 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 80016ea:	2000      	movs	r0, #0
 80016ec:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 80016ee:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 80016f0:	bd70      	pop	{r4, r5, r6, pc}

080016f2 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80016f2:	b570      	push	{r4, r5, r6, lr}
 80016f4:	4604      	mov	r4, r0
 80016f6:	460d      	mov	r5, r1
 80016f8:	4616      	mov	r6, r2

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80016fa:	6820      	ldr	r0, [r4, #0]
 80016fc:	6943      	ldr	r3, [r0, #20]
 80016fe:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001702:	d121      	bne.n	8001748 <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001704:	6942      	ldr	r2, [r0, #20]
 8001706:	06d2      	lsls	r2, r2, #27
 8001708:	d50b      	bpl.n	8001722 <I2C_WaitOnRXNEFlagUntilTimeout+0x30>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800170a:	f06f 0210 	mvn.w	r2, #16
 800170e:	6142      	str	r2, [r0, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8001710:	2220      	movs	r2, #32
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001712:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001714:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->PreviousState = I2C_STATE_NONE;
 8001718:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 800171a:	2001      	movs	r0, #1
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 800171c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8001720:	bd70      	pop	{r4, r5, r6, pc}
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001722:	b95d      	cbnz	r5, 800173c <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001724:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001726:	f043 0320 	orr.w	r3, r3, #32
 800172a:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 800172c:	2320      	movs	r3, #32
 800172e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001732:	2300      	movs	r3, #0
 8001734:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001738:	2003      	movs	r0, #3
 800173a:	bd70      	pop	{r4, r5, r6, pc}

      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800173c:	f7ff fc62 	bl	8001004 <HAL_GetTick>
 8001740:	1b80      	subs	r0, r0, r6
 8001742:	4285      	cmp	r5, r0
 8001744:	d2d9      	bcs.n	80016fa <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8001746:	e7ed      	b.n	8001724 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8001748:	2000      	movs	r0, #0
}
 800174a:	bd70      	pop	{r4, r5, r6, pc}

0800174c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 800174c:	b570      	push	{r4, r5, r6, lr}
 800174e:	4604      	mov	r4, r0
 8001750:	460d      	mov	r5, r1
 8001752:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001754:	6823      	ldr	r3, [r4, #0]
 8001756:	695b      	ldr	r3, [r3, #20]
 8001758:	075b      	lsls	r3, r3, #29
 800175a:	d419      	bmi.n	8001790 <I2C_WaitOnBTFFlagUntilTimeout+0x44>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800175c:	4620      	mov	r0, r4
 800175e:	f7ff ff1d 	bl	800159c <I2C_IsAcknowledgeFailed>
 8001762:	b9b8      	cbnz	r0, 8001794 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    {
      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001764:	1c6a      	adds	r2, r5, #1
 8001766:	d0f5      	beq.n	8001754 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001768:	b965      	cbnz	r5, 8001784 <I2C_WaitOnBTFFlagUntilTimeout+0x38>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800176a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800176c:	f043 0320 	orr.w	r3, r3, #32
 8001770:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001772:	2220      	movs	r2, #32
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 8001774:	2300      	movs	r3, #0
 8001776:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001778:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800177c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001780:	2003      	movs	r0, #3
 8001782:	bd70      	pop	{r4, r5, r6, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001784:	f7ff fc3e 	bl	8001004 <HAL_GetTick>
 8001788:	1b80      	subs	r0, r0, r6
 800178a:	4285      	cmp	r5, r0
 800178c:	d2e2      	bcs.n	8001754 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 800178e:	e7ec      	b.n	800176a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001790:	2000      	movs	r0, #0
 8001792:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 8001794:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8001796:	bd70      	pop	{r4, r5, r6, pc}

08001798 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001798:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 800179a:	4604      	mov	r4, r0
 800179c:	2800      	cmp	r0, #0
 800179e:	d063      	beq.n	8001868 <HAL_I2C_Init+0xd0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80017a0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80017a4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80017a8:	b91b      	cbnz	r3, 80017b2 <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017aa:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80017ae:	f002 f94d 	bl	8003a4c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017b2:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80017b4:	4d2d      	ldr	r5, [pc, #180]	; (800186c <HAL_I2C_Init+0xd4>)
    hi2c->Lock = HAL_UNLOCKED;
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017b6:	2324      	movs	r3, #36	; 0x24
 80017b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017bc:	6813      	ldr	r3, [r2, #0]
 80017be:	f023 0301 	bic.w	r3, r3, #1
 80017c2:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80017c4:	f000 fba2 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80017c8:	6863      	ldr	r3, [r4, #4]
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80017ca:	6822      	ldr	r2, [r4, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80017cc:	4928      	ldr	r1, [pc, #160]	; (8001870 <HAL_I2C_Init+0xd8>)
 80017ce:	fbb0 f1f1 	udiv	r1, r0, r1
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80017d2:	42ab      	cmp	r3, r5
 80017d4:	462e      	mov	r6, r5
 80017d6:	bf88      	it	hi
 80017d8:	f44f 7596 	movhi.w	r5, #300	; 0x12c
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80017dc:	6051      	str	r1, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80017de:	bf82      	ittt	hi
 80017e0:	4369      	mulhi	r1, r5
 80017e2:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 80017e6:	fbb1 f1f5 	udivhi	r1, r1, r5

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80017ea:	42b3      	cmp	r3, r6
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80017ec:	f101 0101 	add.w	r1, r1, #1
 80017f0:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80017f2:	d808      	bhi.n	8001806 <HAL_I2C_Init+0x6e>
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	fbb0 f0f3 	udiv	r0, r0, r3
 80017fa:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80017fe:	2b03      	cmp	r3, #3
 8001800:	bf98      	it	ls
 8001802:	2004      	movls	r0, #4
 8001804:	e016      	b.n	8001834 <HAL_I2C_Init+0x9c>
 8001806:	68a1      	ldr	r1, [r4, #8]
 8001808:	b949      	cbnz	r1, 800181e <HAL_I2C_Init+0x86>
 800180a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800180e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001812:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001816:	b163      	cbz	r3, 8001832 <HAL_I2C_Init+0x9a>
 8001818:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 800181c:	e00a      	b.n	8001834 <HAL_I2C_Init+0x9c>
 800181e:	2119      	movs	r1, #25
 8001820:	434b      	muls	r3, r1
 8001822:	fbb0 f0f3 	udiv	r0, r0, r3
 8001826:	f3c0 030b 	ubfx	r3, r0, #0, #12
 800182a:	b113      	cbz	r3, 8001832 <HAL_I2C_Init+0x9a>
 800182c:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001830:	e000      	b.n	8001834 <HAL_I2C_Init+0x9c>
 8001832:	2001      	movs	r0, #1

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001834:	69e1      	ldr	r1, [r4, #28]
 8001836:	6a23      	ldr	r3, [r4, #32]
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001838:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800183a:	430b      	orrs	r3, r1
 800183c:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800183e:	6921      	ldr	r1, [r4, #16]
 8001840:	68e3      	ldr	r3, [r4, #12]
 8001842:	430b      	orrs	r3, r1
 8001844:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001846:	6961      	ldr	r1, [r4, #20]
 8001848:	69a3      	ldr	r3, [r4, #24]
 800184a:	430b      	orrs	r3, r1
 800184c:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800184e:	6813      	ldr	r3, [r2, #0]
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001856:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001858:	2320      	movs	r3, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800185a:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800185c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001860:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001862:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8001866:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8001868:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 800186a:	bd70      	pop	{r4, r5, r6, pc}
 800186c:	000186a0 	.word	0x000186a0
 8001870:	000f4240 	.word	0x000f4240

08001874 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001874:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001878:	4604      	mov	r4, r0
 800187a:	461f      	mov	r7, r3
 800187c:	460d      	mov	r5, r1
 800187e:	4690      	mov	r8, r2
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001880:	f7ff fbc0 	bl	8001004 <HAL_GetTick>

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001884:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001888:	2b20      	cmp	r3, #32
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800188a:	4606      	mov	r6, r0

  if(hi2c->State == HAL_I2C_STATE_READY)
 800188c:	d001      	beq.n	8001892 <HAL_I2C_Master_Transmit+0x1e>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800188e:	2502      	movs	r5, #2
 8001890:	e0bc      	b.n	8001a0c <HAL_I2C_Master_Transmit+0x198>
  tickstart = HAL_GetTick();

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001892:	9000      	str	r0, [sp, #0]
 8001894:	2319      	movs	r3, #25
 8001896:	2201      	movs	r2, #1
 8001898:	495e      	ldr	r1, [pc, #376]	; (8001a14 <HAL_I2C_Master_Transmit+0x1a0>)
 800189a:	4620      	mov	r0, r4
 800189c:	f7ff fed4 	bl	8001648 <I2C_WaitOnFlagUntilTimeout>
 80018a0:	2800      	cmp	r0, #0
 80018a2:	d1f4      	bne.n	800188e <HAL_I2C_Master_Transmit+0x1a>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018a4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d0f0      	beq.n	800188e <HAL_I2C_Master_Transmit+0x1a>
 80018ac:	2301      	movs	r3, #1
 80018ae:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80018b2:	6823      	ldr	r3, [r4, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	07d2      	lsls	r2, r2, #31
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80018b8:	bf5e      	ittt	pl
 80018ba:	681a      	ldrpl	r2, [r3, #0]
 80018bc:	f042 0201 	orrpl.w	r2, r2, #1
 80018c0:	601a      	strpl	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018c8:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80018ca:	2221      	movs	r2, #33	; 0x21
 80018cc:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80018d0:	2210      	movs	r2, #16
 80018d2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018d6:	2200      	movs	r2, #0
 80018d8:	6422      	str	r2, [r4, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018da:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 80018de:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018e0:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80018e2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80018e4:	8522      	strh	r2, [r4, #40]	; 0x28
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80018e6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80018e8:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80018ec:	2a04      	cmp	r2, #4
 80018ee:	d007      	beq.n	8001900 <HAL_I2C_Master_Transmit+0x8c>
 80018f0:	2a01      	cmp	r2, #1
 80018f2:	d005      	beq.n	8001900 <HAL_I2C_Master_Transmit+0x8c>
 80018f4:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80018f8:	d002      	beq.n	8001900 <HAL_I2C_Master_Transmit+0x8c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80018fa:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80018fc:	2a12      	cmp	r2, #18
 80018fe:	d103      	bne.n	8001908 <HAL_I2C_Master_Transmit+0x94>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001906:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001908:	9600      	str	r6, [sp, #0]
 800190a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800190c:	2200      	movs	r2, #0
 800190e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001912:	4620      	mov	r0, r4
 8001914:	f7ff fe98 	bl	8001648 <I2C_WaitOnFlagUntilTimeout>
 8001918:	bb10      	cbnz	r0, 8001960 <HAL_I2C_Master_Transmit+0xec>
  {
    return HAL_TIMEOUT;
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800191a:	6923      	ldr	r3, [r4, #16]
 800191c:	6822      	ldr	r2, [r4, #0]
 800191e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001922:	d103      	bne.n	800192c <HAL_I2C_Master_Transmit+0xb8>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001924:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8001928:	6115      	str	r5, [r2, #16]
 800192a:	e00f      	b.n	800194c <HAL_I2C_Master_Transmit+0xd8>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800192c:	11eb      	asrs	r3, r5, #7
 800192e:	f003 0306 	and.w	r3, r3, #6
 8001932:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001936:	6113      	str	r3, [r2, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001938:	4937      	ldr	r1, [pc, #220]	; (8001a18 <HAL_I2C_Master_Transmit+0x1a4>)
 800193a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800193c:	4633      	mov	r3, r6
 800193e:	4620      	mov	r0, r4
 8001940:	f7ff fe41 	bl	80015c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001944:	b958      	cbnz	r0, 800195e <HAL_I2C_Master_Transmit+0xea>
        return HAL_TIMEOUT;
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001946:	6823      	ldr	r3, [r4, #0]
 8001948:	b2ed      	uxtb	r5, r5
 800194a:	611d      	str	r5, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800194c:	4633      	mov	r3, r6
 800194e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001950:	4932      	ldr	r1, [pc, #200]	; (8001a1c <HAL_I2C_Master_Transmit+0x1a8>)
 8001952:	4620      	mov	r0, r4
 8001954:	f7ff fe37 	bl	80015c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001958:	4605      	mov	r5, r0
 800195a:	2800      	cmp	r0, #0
 800195c:	d035      	beq.n	80019ca <HAL_I2C_Master_Transmit+0x156>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800195e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hi2c->XferSize    = hi2c->XferCount;

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001960:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001962:	2b04      	cmp	r3, #4
 8001964:	f04f 0300 	mov.w	r3, #0
 8001968:	d102      	bne.n	8001970 <HAL_I2C_Master_Transmit+0xfc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800196a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 800196e:	e02a      	b.n	80019c6 <HAL_I2C_Master_Transmit+0x152>
        return HAL_ERROR;
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001970:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
          return HAL_ERROR;
        }
        else
        {
          return HAL_TIMEOUT;
 8001974:	2503      	movs	r5, #3
 8001976:	e049      	b.n	8001a0c <HAL_I2C_Master_Transmit+0x198>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001978:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800197a:	6820      	ldr	r0, [r4, #0]
      hi2c->XferCount--;
      hi2c->XferSize--;
 800197c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800197e:	1c4b      	adds	r3, r1, #1
 8001980:	6263      	str	r3, [r4, #36]	; 0x24
 8001982:	780b      	ldrb	r3, [r1, #0]
 8001984:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 8001986:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001988:	3b01      	subs	r3, #1
 800198a:	b29b      	uxth	r3, r3
 800198c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800198e:	1e53      	subs	r3, r2, #1
 8001990:	8523      	strh	r3, [r4, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 8001992:	6943      	ldr	r3, [r0, #20]
 8001994:	075b      	lsls	r3, r3, #29
 8001996:	d420      	bmi.n	80019da <HAL_I2C_Master_Transmit+0x166>
        hi2c->XferCount--;
        hi2c->XferSize--;
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001998:	4632      	mov	r2, r6
 800199a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800199c:	4620      	mov	r0, r4
 800199e:	f7ff fed5 	bl	800174c <I2C_WaitOnBTFFlagUntilTimeout>
 80019a2:	b940      	cbnz	r0, 80019b6 <HAL_I2C_Master_Transmit+0x142>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(hi2c->XferSize > 0U)
 80019a4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80019a6:	b32b      	cbz	r3, 80019f4 <HAL_I2C_Master_Transmit+0x180>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019a8:	4632      	mov	r2, r6
 80019aa:	990a      	ldr	r1, [sp, #40]	; 0x28
 80019ac:	4620      	mov	r0, r4
 80019ae:	f7ff fe7a 	bl	80016a6 <I2C_WaitOnTXEFlagUntilTimeout>
 80019b2:	2800      	cmp	r0, #0
 80019b4:	d0e0      	beq.n	8001978 <HAL_I2C_Master_Transmit+0x104>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	d1db      	bne.n	8001974 <HAL_I2C_Master_Transmit+0x100>
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80019bc:	6822      	ldr	r2, [r4, #0]
 80019be:	6813      	ldr	r3, [r2, #0]
 80019c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019c4:	6013      	str	r3, [r2, #0]
          return HAL_ERROR;
 80019c6:	2501      	movs	r5, #1
 80019c8:	e020      	b.n	8001a0c <HAL_I2C_Master_Transmit+0x198>
        return HAL_TIMEOUT;
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019ca:	6823      	ldr	r3, [r4, #0]
 80019cc:	9003      	str	r0, [sp, #12]
 80019ce:	695a      	ldr	r2, [r3, #20]
 80019d0:	9203      	str	r2, [sp, #12]
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	9303      	str	r3, [sp, #12]
 80019d6:	9b03      	ldr	r3, [sp, #12]

    while(hi2c->XferSize > 0U)
 80019d8:	e7e4      	b.n	80019a4 <HAL_I2C_Master_Transmit+0x130>
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
      hi2c->XferCount--;
      hi2c->XferSize--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 80019da:	2f00      	cmp	r7, #0
 80019dc:	d0dc      	beq.n	8001998 <HAL_I2C_Master_Transmit+0x124>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80019de:	1c8b      	adds	r3, r1, #2
 80019e0:	6263      	str	r3, [r4, #36]	; 0x24
 80019e2:	784b      	ldrb	r3, [r1, #1]
 80019e4:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 80019e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019e8:	3b01      	subs	r3, #1
 80019ea:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 80019ec:	3a02      	subs	r2, #2

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
        hi2c->XferCount--;
 80019ee:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80019f0:	8522      	strh	r2, [r4, #40]	; 0x28
 80019f2:	e7d1      	b.n	8001998 <HAL_I2C_Master_Transmit+0x124>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80019f4:	6821      	ldr	r1, [r4, #0]
 80019f6:	680a      	ldr	r2, [r1, #0]
 80019f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019fc:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80019fe:	2220      	movs	r2, #32
 8001a00:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a04:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a08:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001a0c:	4628      	mov	r0, r5
 8001a0e:	b004      	add	sp, #16
 8001a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a14:	00100002 	.word	0x00100002
 8001a18:	00010008 	.word	0x00010008
 8001a1c:	00010002 	.word	0x00010002

08001a20 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a24:	4604      	mov	r4, r0
 8001a26:	b089      	sub	sp, #36	; 0x24
 8001a28:	4698      	mov	r8, r3
 8001a2a:	460d      	mov	r5, r1
 8001a2c:	4691      	mov	r9, r2
 8001a2e:	9f10      	ldr	r7, [sp, #64]	; 0x40
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001a30:	f7ff fae8 	bl	8001004 <HAL_GetTick>

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001a34:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001a38:	2b20      	cmp	r3, #32
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001a3a:	4606      	mov	r6, r0

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001a3c:	d001      	beq.n	8001a42 <HAL_I2C_Master_Receive+0x22>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001a3e:	2502      	movs	r5, #2
 8001a40:	e15a      	b.n	8001cf8 <HAL_I2C_Master_Receive+0x2d8>
  tickstart = HAL_GetTick();

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001a42:	9000      	str	r0, [sp, #0]
 8001a44:	2319      	movs	r3, #25
 8001a46:	2201      	movs	r2, #1
 8001a48:	4990      	ldr	r1, [pc, #576]	; (8001c8c <HAL_I2C_Master_Receive+0x26c>)
 8001a4a:	4620      	mov	r0, r4
 8001a4c:	f7ff fdfc 	bl	8001648 <I2C_WaitOnFlagUntilTimeout>
 8001a50:	2800      	cmp	r0, #0
 8001a52:	d1f4      	bne.n	8001a3e <HAL_I2C_Master_Receive+0x1e>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a54:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d0f0      	beq.n	8001a3e <HAL_I2C_Master_Receive+0x1e>
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001a62:	6823      	ldr	r3, [r4, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	07d2      	lsls	r2, r2, #31
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001a68:	bf5e      	ittt	pl
 8001a6a:	681a      	ldrpl	r2, [r3, #0]
 8001a6c:	f042 0201 	orrpl.w	r2, r2, #1
 8001a70:	601a      	strpl	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a78:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001a7a:	2222      	movs	r2, #34	; 0x22
 8001a7c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001a80:	2210      	movs	r2, #16
 8001a82:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001a86:	2200      	movs	r2, #0
 8001a88:	6422      	str	r2, [r4, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a8a:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 8001a8e:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a92:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001a94:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001a96:	8522      	strh	r2, [r4, #40]	; 0x28
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001a98:	6ae2      	ldr	r2, [r4, #44]	; 0x2c

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001a9a:	6819      	ldr	r1, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001a9c:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001aa0:	f441 6180 	orr.w	r1, r1, #1024	; 0x400

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001aa4:	2a04      	cmp	r2, #4
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001aa6:	6019      	str	r1, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001aa8:	d007      	beq.n	8001aba <HAL_I2C_Master_Receive+0x9a>
 8001aaa:	2a01      	cmp	r2, #1
 8001aac:	d005      	beq.n	8001aba <HAL_I2C_Master_Receive+0x9a>
 8001aae:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001ab2:	d002      	beq.n	8001aba <HAL_I2C_Master_Receive+0x9a>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001ab4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001ab6:	2a11      	cmp	r2, #17
 8001ab8:	d103      	bne.n	8001ac2 <HAL_I2C_Master_Receive+0xa2>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ac0:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ac2:	9600      	str	r6, [sp, #0]
 8001ac4:	463b      	mov	r3, r7
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001acc:	4620      	mov	r0, r4
 8001ace:	f7ff fdbb 	bl	8001648 <I2C_WaitOnFlagUntilTimeout>
 8001ad2:	2800      	cmp	r0, #0
 8001ad4:	d143      	bne.n	8001b5e <HAL_I2C_Master_Receive+0x13e>
  {
    return HAL_TIMEOUT;
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ad6:	6923      	ldr	r3, [r4, #16]
 8001ad8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001adc:	6823      	ldr	r3, [r4, #0]
 8001ade:	d104      	bne.n	8001aea <HAL_I2C_Master_Receive+0xca>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001ae0:	f045 0501 	orr.w	r5, r5, #1
 8001ae4:	b2ed      	uxtb	r5, r5
 8001ae6:	611d      	str	r5, [r3, #16]
 8001ae8:	e02f      	b.n	8001b4a <HAL_I2C_Master_Receive+0x12a>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001aea:	ea4f 18e5 	mov.w	r8, r5, asr #7
 8001aee:	f008 0806 	and.w	r8, r8, #6
 8001af2:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8001af6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001af8:	4965      	ldr	r1, [pc, #404]	; (8001c90 <HAL_I2C_Master_Receive+0x270>)
 8001afa:	4633      	mov	r3, r6
 8001afc:	463a      	mov	r2, r7
 8001afe:	4620      	mov	r0, r4
 8001b00:	f7ff fd61 	bl	80015c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b04:	bb50      	cbnz	r0, 8001b5c <HAL_I2C_Master_Receive+0x13c>
        return HAL_TIMEOUT;
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001b06:	6823      	ldr	r3, [r4, #0]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b08:	4962      	ldr	r1, [pc, #392]	; (8001c94 <HAL_I2C_Master_Receive+0x274>)
        return HAL_TIMEOUT;
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001b0a:	b2ed      	uxtb	r5, r5
 8001b0c:	611d      	str	r5, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b0e:	463a      	mov	r2, r7
 8001b10:	4633      	mov	r3, r6
 8001b12:	4620      	mov	r0, r4
 8001b14:	f7ff fd57 	bl	80015c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	b9f8      	cbnz	r0, 8001b5c <HAL_I2C_Master_Receive+0x13c>
        return HAL_TIMEOUT;
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b1c:	6823      	ldr	r3, [r4, #0]
 8001b1e:	9007      	str	r0, [sp, #28]
 8001b20:	6959      	ldr	r1, [r3, #20]
 8001b22:	9107      	str	r1, [sp, #28]
 8001b24:	6999      	ldr	r1, [r3, #24]
 8001b26:	9107      	str	r1, [sp, #28]
 8001b28:	9907      	ldr	r1, [sp, #28]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001b2a:	6819      	ldr	r1, [r3, #0]
 8001b2c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001b30:	6019      	str	r1, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b32:	4620      	mov	r0, r4
 8001b34:	9600      	str	r6, [sp, #0]
 8001b36:	463b      	mov	r3, r7
 8001b38:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001b3c:	f7ff fd84 	bl	8001648 <I2C_WaitOnFlagUntilTimeout>
 8001b40:	b968      	cbnz	r0, 8001b5e <HAL_I2C_Master_Receive+0x13e>
    {
      return HAL_TIMEOUT;
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001b42:	6822      	ldr	r2, [r4, #0]
 8001b44:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8001b48:	6113      	str	r3, [r2, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b4a:	4633      	mov	r3, r6
 8001b4c:	463a      	mov	r2, r7
 8001b4e:	4951      	ldr	r1, [pc, #324]	; (8001c94 <HAL_I2C_Master_Receive+0x274>)
 8001b50:	4620      	mov	r0, r4
 8001b52:	f7ff fd38 	bl	80015c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b56:	4605      	mov	r5, r0
 8001b58:	2800      	cmp	r0, #0
 8001b5a:	d031      	beq.n	8001bc0 <HAL_I2C_Master_Receive+0x1a0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hi2c->XferSize    = hi2c->XferCount;

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b60:	2b04      	cmp	r3, #4
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	d102      	bne.n	8001b6e <HAL_I2C_Master_Receive+0x14e>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b68:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001b6c:	e026      	b.n	8001bbc <HAL_I2C_Master_Receive+0x19c>
        return HAL_ERROR;
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b6e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001b72:	e021      	b.n	8001bb8 <HAL_I2C_Master_Receive+0x198>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(hi2c->XferSize == 1U)
 8001b74:	2a01      	cmp	r2, #1
 8001b76:	d132      	bne.n	8001bde <HAL_I2C_Master_Receive+0x1be>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b7e:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b80:	9504      	str	r5, [sp, #16]
 8001b82:	695a      	ldr	r2, [r3, #20]
 8001b84:	9204      	str	r2, [sp, #16]
 8001b86:	699a      	ldr	r2, [r3, #24]
 8001b88:	9204      	str	r2, [sp, #16]
 8001b8a:	9a04      	ldr	r2, [sp, #16]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b92:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
    }

    while(hi2c->XferSize > 0U)
 8001b94:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	f000 80a6 	beq.w	8001ce8 <HAL_I2C_Master_Receive+0x2c8>
    {
      if(hi2c->XferSize <= 3U)
 8001b9c:	2b03      	cmp	r3, #3
 8001b9e:	d87d      	bhi.n	8001c9c <HAL_I2C_Master_Receive+0x27c>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d137      	bne.n	8001c14 <HAL_I2C_Master_Receive+0x1f4>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001ba4:	4632      	mov	r2, r6
 8001ba6:	4639      	mov	r1, r7
 8001ba8:	4620      	mov	r0, r4
 8001baa:	f7ff fda2 	bl	80016f2 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001bae:	2800      	cmp	r0, #0
 8001bb0:	d067      	beq.n	8001c82 <HAL_I2C_Master_Receive+0x262>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8001bb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001bb4:	2b20      	cmp	r3, #32
 8001bb6:	d101      	bne.n	8001bbc <HAL_I2C_Master_Receive+0x19c>
            {
              return HAL_TIMEOUT;
 8001bb8:	2503      	movs	r5, #3
 8001bba:	e09d      	b.n	8001cf8 <HAL_I2C_Master_Receive+0x2d8>
            }
            else
            {
              return HAL_ERROR;
 8001bbc:	2501      	movs	r5, #1
 8001bbe:	e09b      	b.n	8001cf8 <HAL_I2C_Master_Receive+0x2d8>
        __HAL_UNLOCK(hi2c);
        return HAL_TIMEOUT;
      }
    }

    if(hi2c->XferSize == 0U)
 8001bc0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001bc2:	6823      	ldr	r3, [r4, #0]
 8001bc4:	2a00      	cmp	r2, #0
 8001bc6:	d1d5      	bne.n	8001b74 <HAL_I2C_Master_Receive+0x154>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bc8:	9503      	str	r5, [sp, #12]
 8001bca:	695a      	ldr	r2, [r3, #20]
 8001bcc:	9203      	str	r2, [sp, #12]
 8001bce:	699a      	ldr	r2, [r3, #24]
 8001bd0:	9203      	str	r2, [sp, #12]
 8001bd2:	9a03      	ldr	r2, [sp, #12]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	e084      	b.n	8001ce8 <HAL_I2C_Master_Receive+0x2c8>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(hi2c->XferSize == 2U)
 8001bde:	2a02      	cmp	r2, #2
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001be0:	681a      	ldr	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
    }
    else if(hi2c->XferSize == 2U)
 8001be2:	d10d      	bne.n	8001c00 <HAL_I2C_Master_Receive+0x1e0>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001be4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001be8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001bf0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bf2:	9505      	str	r5, [sp, #20]
 8001bf4:	695a      	ldr	r2, [r3, #20]
 8001bf6:	9205      	str	r2, [sp, #20]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	9305      	str	r3, [sp, #20]
 8001bfc:	9b05      	ldr	r3, [sp, #20]
 8001bfe:	e7c9      	b.n	8001b94 <HAL_I2C_Master_Receive+0x174>
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001c00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c06:	9506      	str	r5, [sp, #24]
 8001c08:	695a      	ldr	r2, [r3, #20]
 8001c0a:	9206      	str	r2, [sp, #24]
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	9306      	str	r3, [sp, #24]
 8001c10:	9b06      	ldr	r3, [sp, #24]
 8001c12:	e7bf      	b.n	8001b94 <HAL_I2C_Master_Receive+0x174>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
          hi2c->XferCount--;
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8001c14:	2b02      	cmp	r3, #2
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c16:	9600      	str	r6, [sp, #0]
 8001c18:	463b      	mov	r3, r7
 8001c1a:	f04f 0200 	mov.w	r2, #0
 8001c1e:	491e      	ldr	r1, [pc, #120]	; (8001c98 <HAL_I2C_Master_Receive+0x278>)
 8001c20:	4620      	mov	r0, r4
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
          hi2c->XferCount--;
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8001c22:	d019      	beq.n	8001c58 <HAL_I2C_Master_Receive+0x238>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c24:	f7ff fd10 	bl	8001648 <I2C_WaitOnFlagUntilTimeout>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	2800      	cmp	r0, #0
 8001c2c:	d1c4      	bne.n	8001bb8 <HAL_I2C_Master_Receive+0x198>
          {
            return HAL_TIMEOUT;
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001c2e:	6823      	ldr	r3, [r4, #0]
 8001c30:	6819      	ldr	r1, [r3, #0]
 8001c32:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001c36:	6019      	str	r1, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001c38:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	1c48      	adds	r0, r1, #1
 8001c3e:	6260      	str	r0, [r4, #36]	; 0x24
 8001c40:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 8001c42:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c44:	4914      	ldr	r1, [pc, #80]	; (8001c98 <HAL_I2C_Master_Receive+0x278>)
 8001c46:	9600      	str	r6, [sp, #0]
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001c4c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	8563      	strh	r3, [r4, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c54:	4620      	mov	r0, r4
 8001c56:	463b      	mov	r3, r7
 8001c58:	f7ff fcf6 	bl	8001648 <I2C_WaitOnFlagUntilTimeout>
 8001c5c:	2800      	cmp	r0, #0
 8001c5e:	d1ab      	bne.n	8001bb8 <HAL_I2C_Master_Receive+0x198>
          {
            return HAL_TIMEOUT;
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001c60:	6823      	ldr	r3, [r4, #0]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c68:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001c6a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001c6c:	691b      	ldr	r3, [r3, #16]
 8001c6e:	1c51      	adds	r1, r2, #1
 8001c70:	6261      	str	r1, [r4, #36]	; 0x24
 8001c72:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8001c74:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c76:	3b01      	subs	r3, #1
 8001c78:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001c7a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c7c:	3b01      	subs	r3, #1
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	8563      	strh	r3, [r4, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001c82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c84:	1c5a      	adds	r2, r3, #1
 8001c86:	6262      	str	r2, [r4, #36]	; 0x24
 8001c88:	6822      	ldr	r2, [r4, #0]
 8001c8a:	e023      	b.n	8001cd4 <HAL_I2C_Master_Receive+0x2b4>
 8001c8c:	00100002 	.word	0x00100002
 8001c90:	00010008 	.word	0x00010008
 8001c94:	00010002 	.word	0x00010002
 8001c98:	00010004 	.word	0x00010004
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001c9c:	4632      	mov	r2, r6
 8001c9e:	4639      	mov	r1, r7
 8001ca0:	4620      	mov	r0, r4
 8001ca2:	f7ff fd26 	bl	80016f2 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ca6:	2800      	cmp	r0, #0
 8001ca8:	d183      	bne.n	8001bb2 <HAL_I2C_Master_Receive+0x192>
            return HAL_ERROR;
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001caa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cac:	1c5a      	adds	r2, r3, #1
 8001cae:	6262      	str	r2, [r4, #36]	; 0x24
 8001cb0:	6822      	ldr	r2, [r4, #0]
 8001cb2:	6912      	ldr	r2, [r2, #16]
 8001cb4:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8001cb6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001cb8:	6822      	ldr	r2, [r4, #0]
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
        hi2c->XferSize--;
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001cbe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	8563      	strh	r3, [r4, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001cc6:	6953      	ldr	r3, [r2, #20]
 8001cc8:	075b      	lsls	r3, r3, #29
 8001cca:	f57f af63 	bpl.w	8001b94 <HAL_I2C_Master_Receive+0x174>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001cce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cd0:	1c59      	adds	r1, r3, #1
 8001cd2:	6261      	str	r1, [r4, #36]	; 0x24
 8001cd4:	6912      	ldr	r2, [r2, #16]
 8001cd6:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001cd8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001cde:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001ce6:	e755      	b.n	8001b94 <HAL_I2C_Master_Receive+0x174>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001ce8:	2320      	movs	r3, #32
 8001cea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cf4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001cf8:	4628      	mov	r0, r5
 8001cfa:	b009      	add	sp, #36	; 0x24
 8001cfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001d00 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001d00:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	9301      	str	r3, [sp, #4]
 8001d06:	4b22      	ldr	r3, [pc, #136]	; (8001d90 <HAL_PWREx_EnableOverDrive+0x90>)
 8001d08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d0a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001d0e:	641a      	str	r2, [r3, #64]	; 0x40
 8001d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d16:	9301      	str	r3, [sp, #4]
 8001d18:	9b01      	ldr	r3, [sp, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d1e:	fa93 f3a3 	rbit	r3, r3
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001d22:	fab3 f383 	clz	r3, r3
 8001d26:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d2a:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	2201      	movs	r2, #1
 8001d32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d34:	f7ff f966 	bl	8001004 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001d38:	4c16      	ldr	r4, [pc, #88]	; (8001d94 <HAL_PWREx_EnableOverDrive+0x94>)
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d3a:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001d3c:	6863      	ldr	r3, [r4, #4]
 8001d3e:	03da      	lsls	r2, r3, #15
 8001d40:	d407      	bmi.n	8001d52 <HAL_PWREx_EnableOverDrive+0x52>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001d42:	f7ff f95f 	bl	8001004 <HAL_GetTick>
 8001d46:	1b40      	subs	r0, r0, r5
 8001d48:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001d4c:	d9f6      	bls.n	8001d3c <HAL_PWREx_EnableOverDrive+0x3c>
    {
      return HAL_TIMEOUT;
 8001d4e:	2003      	movs	r0, #3
 8001d50:	e01b      	b.n	8001d8a <HAL_PWREx_EnableOverDrive+0x8a>
 8001d52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d56:	fa93 f3a3 	rbit	r3, r3
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001d5a:	fab3 f383 	clz	r3, r3
 8001d5e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d62:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	2201      	movs	r2, #1
 8001d6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d6c:	f7ff f94a 	bl	8001004 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001d70:	4c08      	ldr	r4, [pc, #32]	; (8001d94 <HAL_PWREx_EnableOverDrive+0x94>)
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d72:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001d74:	6863      	ldr	r3, [r4, #4]
 8001d76:	039b      	lsls	r3, r3, #14
 8001d78:	d406      	bmi.n	8001d88 <HAL_PWREx_EnableOverDrive+0x88>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001d7a:	f7ff f943 	bl	8001004 <HAL_GetTick>
 8001d7e:	1b40      	subs	r0, r0, r5
 8001d80:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001d84:	d9f6      	bls.n	8001d74 <HAL_PWREx_EnableOverDrive+0x74>
 8001d86:	e7e2      	b.n	8001d4e <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8001d88:	2000      	movs	r0, #0
}
 8001d8a:	b003      	add	sp, #12
 8001d8c:	bd30      	pop	{r4, r5, pc}
 8001d8e:	bf00      	nop
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40007000 	.word	0x40007000

08001d98 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001d98:	4b55      	ldr	r3, [pc, #340]	; (8001ef0 <HAL_RCC_ClockConfig+0x158>)
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	f002 020f 	and.w	r2, r2, #15
 8001da0:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001da6:	4605      	mov	r5, r0
 8001da8:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001daa:	d30a      	bcc.n	8001dc2 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dac:	6829      	ldr	r1, [r5, #0]
 8001dae:	0788      	lsls	r0, r1, #30
 8001db0:	d511      	bpl.n	8001dd6 <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001db2:	4850      	ldr	r0, [pc, #320]	; (8001ef4 <HAL_RCC_ClockConfig+0x15c>)
 8001db4:	6883      	ldr	r3, [r0, #8]
 8001db6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dba:	68ab      	ldr	r3, [r5, #8]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	6083      	str	r3, [r0, #8]
 8001dc0:	e009      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dc2:	b2ca      	uxtb	r2, r1
 8001dc4:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 030f 	and.w	r3, r3, #15
 8001dcc:	4299      	cmp	r1, r3
 8001dce:	d0ed      	beq.n	8001dac <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8001dd0:	2001      	movs	r0, #1
 8001dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dd6:	07c9      	lsls	r1, r1, #31
 8001dd8:	d406      	bmi.n	8001de8 <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001dda:	4b45      	ldr	r3, [pc, #276]	; (8001ef0 <HAL_RCC_ClockConfig+0x158>)
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	f002 020f 	and.w	r2, r2, #15
 8001de2:	4296      	cmp	r6, r2
 8001de4:	d351      	bcc.n	8001e8a <HAL_RCC_ClockConfig+0xf2>
 8001de6:	e057      	b.n	8001e98 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001de8:	686b      	ldr	r3, [r5, #4]
 8001dea:	4a42      	ldr	r2, [pc, #264]	; (8001ef4 <HAL_RCC_ClockConfig+0x15c>)
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d103      	bne.n	8001df8 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df0:	6812      	ldr	r2, [r2, #0]
 8001df2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001df8:	1e99      	subs	r1, r3, #2
 8001dfa:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dfc:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001dfe:	d802      	bhi.n	8001e06 <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e00:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001e04:	e001      	b.n	8001e0a <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e06:	f012 0f02 	tst.w	r2, #2
 8001e0a:	d0e1      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e0c:	4c39      	ldr	r4, [pc, #228]	; (8001ef4 <HAL_RCC_ClockConfig+0x15c>)
 8001e0e:	68a2      	ldr	r2, [r4, #8]
 8001e10:	f022 0203 	bic.w	r2, r2, #3
 8001e14:	4313      	orrs	r3, r2
 8001e16:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e18:	f7ff f8f4 	bl	8001004 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e1c:	686b      	ldr	r3, [r5, #4]
 8001e1e:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e20:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e22:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e26:	d10c      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e28:	68a3      	ldr	r3, [r4, #8]
 8001e2a:	f003 030c 	and.w	r3, r3, #12
 8001e2e:	2b04      	cmp	r3, #4
 8001e30:	d0d3      	beq.n	8001dda <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e32:	f7ff f8e7 	bl	8001004 <HAL_GetTick>
 8001e36:	1bc0      	subs	r0, r0, r7
 8001e38:	4540      	cmp	r0, r8
 8001e3a:	d9f5      	bls.n	8001e28 <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 8001e3c:	2003      	movs	r0, #3
 8001e3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d10a      	bne.n	8001e5c <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e46:	68a3      	ldr	r3, [r4, #8]
 8001e48:	f003 030c 	and.w	r3, r3, #12
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d0c4      	beq.n	8001dda <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e50:	f7ff f8d8 	bl	8001004 <HAL_GetTick>
 8001e54:	1bc0      	subs	r0, r0, r7
 8001e56:	4540      	cmp	r0, r8
 8001e58:	d9f5      	bls.n	8001e46 <HAL_RCC_ClockConfig+0xae>
 8001e5a:	e7ef      	b.n	8001e3c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8001e5c:	2b03      	cmp	r3, #3
 8001e5e:	d10f      	bne.n	8001e80 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8001e60:	68a3      	ldr	r3, [r4, #8]
 8001e62:	f003 030c 	and.w	r3, r3, #12
 8001e66:	2b0c      	cmp	r3, #12
 8001e68:	d0b7      	beq.n	8001dda <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e6a:	f7ff f8cb 	bl	8001004 <HAL_GetTick>
 8001e6e:	1bc0      	subs	r0, r0, r7
 8001e70:	4540      	cmp	r0, r8
 8001e72:	d9f5      	bls.n	8001e60 <HAL_RCC_ClockConfig+0xc8>
 8001e74:	e7e2      	b.n	8001e3c <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e76:	f7ff f8c5 	bl	8001004 <HAL_GetTick>
 8001e7a:	1bc0      	subs	r0, r0, r7
 8001e7c:	4540      	cmp	r0, r8
 8001e7e:	d8dd      	bhi.n	8001e3c <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e80:	68a3      	ldr	r3, [r4, #8]
 8001e82:	f013 0f0c 	tst.w	r3, #12
 8001e86:	d1f6      	bne.n	8001e76 <HAL_RCC_ClockConfig+0xde>
 8001e88:	e7a7      	b.n	8001dda <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e8a:	b2f2      	uxtb	r2, r6
 8001e8c:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 030f 	and.w	r3, r3, #15
 8001e94:	429e      	cmp	r6, r3
 8001e96:	d19b      	bne.n	8001dd0 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e98:	6829      	ldr	r1, [r5, #0]
 8001e9a:	074a      	lsls	r2, r1, #29
 8001e9c:	d506      	bpl.n	8001eac <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e9e:	4815      	ldr	r0, [pc, #84]	; (8001ef4 <HAL_RCC_ClockConfig+0x15c>)
 8001ea0:	6883      	ldr	r3, [r0, #8]
 8001ea2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ea6:	68eb      	ldr	r3, [r5, #12]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eac:	070b      	lsls	r3, r1, #28
 8001eae:	d507      	bpl.n	8001ec0 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001eb0:	4a10      	ldr	r2, [pc, #64]	; (8001ef4 <HAL_RCC_ClockConfig+0x15c>)
 8001eb2:	6929      	ldr	r1, [r5, #16]
 8001eb4:	6893      	ldr	r3, [r2, #8]
 8001eb6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001eba:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ebe:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001ec0:	f000 fa00 	bl	80022c4 <HAL_RCC_GetSysClockFreq>
 8001ec4:	4b0b      	ldr	r3, [pc, #44]	; (8001ef4 <HAL_RCC_ClockConfig+0x15c>)
 8001ec6:	22f0      	movs	r2, #240	; 0xf0
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	fa92 f2a2 	rbit	r2, r2
 8001ece:	fab2 f282 	clz	r2, r2
 8001ed2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ed6:	40d3      	lsrs	r3, r2
 8001ed8:	4a07      	ldr	r2, [pc, #28]	; (8001ef8 <HAL_RCC_ClockConfig+0x160>)
 8001eda:	5cd3      	ldrb	r3, [r2, r3]
 8001edc:	40d8      	lsrs	r0, r3
 8001ede:	4b07      	ldr	r3, [pc, #28]	; (8001efc <HAL_RCC_ClockConfig+0x164>)
 8001ee0:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ee2:	2000      	movs	r0, #0
 8001ee4:	f7ff f858 	bl	8000f98 <HAL_InitTick>
  
  return HAL_OK;
 8001ee8:	2000      	movs	r0, #0
}
 8001eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001eee:	bf00      	nop
 8001ef0:	40023c00 	.word	0x40023c00
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	080072d0 	.word	0x080072d0
 8001efc:	2000005c 	.word	0x2000005c

08001f00 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001f00:	4b01      	ldr	r3, [pc, #4]	; (8001f08 <HAL_RCC_GetHCLKFreq+0x8>)
 8001f02:	6818      	ldr	r0, [r3, #0]
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	2000005c 	.word	0x2000005c

08001f0c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8001f0c:	4b08      	ldr	r3, [pc, #32]	; (8001f30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f0e:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	fa92 f2a2 	rbit	r2, r2
 8001f18:	fab2 f282 	clz	r2, r2
 8001f1c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001f20:	40d3      	lsrs	r3, r2
 8001f22:	4a04      	ldr	r2, [pc, #16]	; (8001f34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f24:	5cd3      	ldrb	r3, [r2, r3]
 8001f26:	4a04      	ldr	r2, [pc, #16]	; (8001f38 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001f28:	6810      	ldr	r0, [r2, #0]
}
 8001f2a:	40d8      	lsrs	r0, r3
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	40023800 	.word	0x40023800
 8001f34:	080072d0 	.word	0x080072d0
 8001f38:	2000005c 	.word	0x2000005c

08001f3c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8001f3c:	4b08      	ldr	r3, [pc, #32]	; (8001f60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f3e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	fa92 f2a2 	rbit	r2, r2
 8001f48:	fab2 f282 	clz	r2, r2
 8001f4c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001f50:	40d3      	lsrs	r3, r2
 8001f52:	4a04      	ldr	r2, [pc, #16]	; (8001f64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f54:	5cd3      	ldrb	r3, [r2, r3]
 8001f56:	4a04      	ldr	r2, [pc, #16]	; (8001f68 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001f58:	6810      	ldr	r0, [r2, #0]
} 
 8001f5a:	40d8      	lsrs	r0, r3
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	40023800 	.word	0x40023800
 8001f64:	080072d0 	.word	0x080072d0
 8001f68:	2000005c 	.word	0x2000005c

08001f6c <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f6c:	6803      	ldr	r3, [r0, #0]
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f6e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f72:	07de      	lsls	r6, r3, #31
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f74:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f76:	d403      	bmi.n	8001f80 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f78:	6823      	ldr	r3, [r4, #0]
 8001f7a:	079d      	lsls	r5, r3, #30
 8001f7c:	d458      	bmi.n	8002030 <HAL_RCC_OscConfig+0xc4>
 8001f7e:	e0b1      	b.n	80020e4 <HAL_RCC_OscConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001f80:	4b97      	ldr	r3, [pc, #604]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	f002 020c 	and.w	r2, r2, #12
 8001f88:	2a04      	cmp	r2, #4
 8001f8a:	d010      	beq.n	8001fae <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001f8c:	689a      	ldr	r2, [r3, #8]
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001f8e:	f002 020c 	and.w	r2, r2, #12
 8001f92:	2a08      	cmp	r2, #8
 8001f94:	d102      	bne.n	8001f9c <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	0258      	lsls	r0, r3, #9
 8001f9a:	d408      	bmi.n	8001fae <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f9c:	4b90      	ldr	r3, [pc, #576]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
 8001f9e:	689a      	ldr	r2, [r3, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001fa0:	f002 020c 	and.w	r2, r2, #12
 8001fa4:	2a0c      	cmp	r2, #12
 8001fa6:	d10b      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	0251      	lsls	r1, r2, #9
 8001fac:	d508      	bpl.n	8001fc0 <HAL_RCC_OscConfig+0x54>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fae:	4b8c      	ldr	r3, [pc, #560]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	039a      	lsls	r2, r3, #14
 8001fb4:	d5e0      	bpl.n	8001f78 <HAL_RCC_OscConfig+0xc>
 8001fb6:	6863      	ldr	r3, [r4, #4]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1dd      	bne.n	8001f78 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	e17a      	b.n	80022b6 <HAL_RCC_OscConfig+0x34a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fc0:	6862      	ldr	r2, [r4, #4]
 8001fc2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001fc6:	d104      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x66>
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	e014      	b.n	8001ffc <HAL_RCC_OscConfig+0x90>
 8001fd2:	4d83      	ldr	r5, [pc, #524]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
 8001fd4:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001fd8:	682b      	ldr	r3, [r5, #0]
 8001fda:	d107      	bne.n	8001fec <HAL_RCC_OscConfig+0x80>
 8001fdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fe0:	602b      	str	r3, [r5, #0]
 8001fe2:	682b      	ldr	r3, [r5, #0]
 8001fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fe8:	602b      	str	r3, [r5, #0]
 8001fea:	e007      	b.n	8001ffc <HAL_RCC_OscConfig+0x90>
 8001fec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ff0:	602b      	str	r3, [r5, #0]
 8001ff2:	682b      	ldr	r3, [r5, #0]
 8001ff4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ff8:	602b      	str	r3, [r5, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ffa:	b16a      	cbz	r2, 8002018 <HAL_RCC_OscConfig+0xac>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffc:	f7ff f802 	bl	8001004 <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002000:	4d77      	ldr	r5, [pc, #476]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002002:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002004:	682b      	ldr	r3, [r5, #0]
 8002006:	039b      	lsls	r3, r3, #14
 8002008:	d4b6      	bmi.n	8001f78 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800200a:	f7fe fffb 	bl	8001004 <HAL_GetTick>
 800200e:	1b80      	subs	r0, r0, r6
 8002010:	2864      	cmp	r0, #100	; 0x64
 8002012:	d9f7      	bls.n	8002004 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002014:	2003      	movs	r0, #3
 8002016:	e14e      	b.n	80022b6 <HAL_RCC_OscConfig+0x34a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002018:	f7fe fff4 	bl	8001004 <HAL_GetTick>
 800201c:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800201e:	682b      	ldr	r3, [r5, #0]
 8002020:	039f      	lsls	r7, r3, #14
 8002022:	d5a9      	bpl.n	8001f78 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002024:	f7fe ffee 	bl	8001004 <HAL_GetTick>
 8002028:	1b80      	subs	r0, r0, r6
 800202a:	2864      	cmp	r0, #100	; 0x64
 800202c:	d9f7      	bls.n	800201e <HAL_RCC_OscConfig+0xb2>
 800202e:	e7f1      	b.n	8002014 <HAL_RCC_OscConfig+0xa8>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002030:	4b6b      	ldr	r3, [pc, #428]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	f012 0f0c 	tst.w	r2, #12
 8002038:	d010      	beq.n	800205c <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800203a:	689a      	ldr	r2, [r3, #8]
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800203c:	f002 020c 	and.w	r2, r2, #12
 8002040:	2a08      	cmp	r2, #8
 8002042:	d102      	bne.n	800204a <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	0258      	lsls	r0, r3, #9
 8002048:	d508      	bpl.n	800205c <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800204a:	4a65      	ldr	r2, [pc, #404]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
 800204c:	6893      	ldr	r3, [r2, #8]
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800204e:	f003 030c 	and.w	r3, r3, #12
 8002052:	2b0c      	cmp	r3, #12
 8002054:	d117      	bne.n	8002086 <HAL_RCC_OscConfig+0x11a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002056:	6853      	ldr	r3, [r2, #4]
 8002058:	0259      	lsls	r1, r3, #9
 800205a:	d414      	bmi.n	8002086 <HAL_RCC_OscConfig+0x11a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800205c:	4b60      	ldr	r3, [pc, #384]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	0792      	lsls	r2, r2, #30
 8002062:	d502      	bpl.n	800206a <HAL_RCC_OscConfig+0xfe>
 8002064:	68e2      	ldr	r2, [r4, #12]
 8002066:	2a01      	cmp	r2, #1
 8002068:	d1a8      	bne.n	8001fbc <HAL_RCC_OscConfig+0x50>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	21f8      	movs	r1, #248	; 0xf8
 800206e:	fa91 f1a1 	rbit	r1, r1
 8002072:	6920      	ldr	r0, [r4, #16]
 8002074:	fab1 f181 	clz	r1, r1
 8002078:	fa00 f101 	lsl.w	r1, r0, r1
 800207c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002080:	430a      	orrs	r2, r1
 8002082:	601a      	str	r2, [r3, #0]
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002084:	e02e      	b.n	80020e4 <HAL_RCC_OscConfig+0x178>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002086:	68e2      	ldr	r2, [r4, #12]
 8002088:	4b56      	ldr	r3, [pc, #344]	; (80021e4 <HAL_RCC_OscConfig+0x278>)
 800208a:	b1ea      	cbz	r2, 80020c8 <HAL_RCC_OscConfig+0x15c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800208c:	2201      	movs	r2, #1
 800208e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002090:	f7fe ffb8 	bl	8001004 <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002094:	4d52      	ldr	r5, [pc, #328]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002096:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002098:	682b      	ldr	r3, [r5, #0]
 800209a:	4851      	ldr	r0, [pc, #324]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
 800209c:	079b      	lsls	r3, r3, #30
 800209e:	d405      	bmi.n	80020ac <HAL_RCC_OscConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020a0:	f7fe ffb0 	bl	8001004 <HAL_GetTick>
 80020a4:	1b80      	subs	r0, r0, r6
 80020a6:	2802      	cmp	r0, #2
 80020a8:	d9f6      	bls.n	8002098 <HAL_RCC_OscConfig+0x12c>
 80020aa:	e7b3      	b.n	8002014 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ac:	6803      	ldr	r3, [r0, #0]
 80020ae:	22f8      	movs	r2, #248	; 0xf8
 80020b0:	fa92 f2a2 	rbit	r2, r2
 80020b4:	6921      	ldr	r1, [r4, #16]
 80020b6:	fab2 f282 	clz	r2, r2
 80020ba:	fa01 f202 	lsl.w	r2, r1, r2
 80020be:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80020c2:	4313      	orrs	r3, r2
 80020c4:	6003      	str	r3, [r0, #0]
 80020c6:	e00d      	b.n	80020e4 <HAL_RCC_OscConfig+0x178>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ca:	f7fe ff9b 	bl	8001004 <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ce:	4d44      	ldr	r5, [pc, #272]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d0:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020d2:	682b      	ldr	r3, [r5, #0]
 80020d4:	079f      	lsls	r7, r3, #30
 80020d6:	d505      	bpl.n	80020e4 <HAL_RCC_OscConfig+0x178>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020d8:	f7fe ff94 	bl	8001004 <HAL_GetTick>
 80020dc:	1b80      	subs	r0, r0, r6
 80020de:	2802      	cmp	r0, #2
 80020e0:	d9f7      	bls.n	80020d2 <HAL_RCC_OscConfig+0x166>
 80020e2:	e797      	b.n	8002014 <HAL_RCC_OscConfig+0xa8>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020e4:	6823      	ldr	r3, [r4, #0]
 80020e6:	071e      	lsls	r6, r3, #28
 80020e8:	d403      	bmi.n	80020f2 <HAL_RCC_OscConfig+0x186>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020ea:	6823      	ldr	r3, [r4, #0]
 80020ec:	075d      	lsls	r5, r3, #29
 80020ee:	d548      	bpl.n	8002182 <HAL_RCC_OscConfig+0x216>
 80020f0:	e01f      	b.n	8002132 <HAL_RCC_OscConfig+0x1c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020f2:	6962      	ldr	r2, [r4, #20]
 80020f4:	4b3c      	ldr	r3, [pc, #240]	; (80021e8 <HAL_RCC_OscConfig+0x27c>)
 80020f6:	b172      	cbz	r2, 8002116 <HAL_RCC_OscConfig+0x1aa>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020f8:	2201      	movs	r2, #1
 80020fa:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fc:	f7fe ff82 	bl	8001004 <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002100:	4d37      	ldr	r5, [pc, #220]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002102:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002104:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002106:	0798      	lsls	r0, r3, #30
 8002108:	d4ef      	bmi.n	80020ea <HAL_RCC_OscConfig+0x17e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800210a:	f7fe ff7b 	bl	8001004 <HAL_GetTick>
 800210e:	1b80      	subs	r0, r0, r6
 8002110:	2802      	cmp	r0, #2
 8002112:	d9f7      	bls.n	8002104 <HAL_RCC_OscConfig+0x198>
 8002114:	e77e      	b.n	8002014 <HAL_RCC_OscConfig+0xa8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002116:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002118:	f7fe ff74 	bl	8001004 <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800211c:	4d30      	ldr	r5, [pc, #192]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800211e:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002120:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002122:	0799      	lsls	r1, r3, #30
 8002124:	d5e1      	bpl.n	80020ea <HAL_RCC_OscConfig+0x17e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002126:	f7fe ff6d 	bl	8001004 <HAL_GetTick>
 800212a:	1b80      	subs	r0, r0, r6
 800212c:	2802      	cmp	r0, #2
 800212e:	d9f7      	bls.n	8002120 <HAL_RCC_OscConfig+0x1b4>
 8002130:	e770      	b.n	8002014 <HAL_RCC_OscConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	9301      	str	r3, [sp, #4]
 8002136:	4b2a      	ldr	r3, [pc, #168]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002138:	4d2c      	ldr	r5, [pc, #176]	; (80021ec <HAL_RCC_OscConfig+0x280>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800213a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800213c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002140:	641a      	str	r2, [r3, #64]	; 0x40
 8002142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002144:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002148:	9301      	str	r3, [sp, #4]
 800214a:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800214c:	682b      	ldr	r3, [r5, #0]
 800214e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002152:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002154:	f7fe ff56 	bl	8001004 <HAL_GetTick>
 8002158:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800215a:	682b      	ldr	r3, [r5, #0]
 800215c:	05da      	lsls	r2, r3, #23
 800215e:	d513      	bpl.n	8002188 <HAL_RCC_OscConfig+0x21c>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002160:	68a3      	ldr	r3, [r4, #8]
 8002162:	4d1f      	ldr	r5, [pc, #124]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
 8002164:	2b01      	cmp	r3, #1
 8002166:	d115      	bne.n	8002194 <HAL_RCC_OscConfig+0x228>
 8002168:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800216a:	f043 0301 	orr.w	r3, r3, #1
 800216e:	672b      	str	r3, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002170:	f7fe ff48 	bl	8001004 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002174:	4d1a      	ldr	r5, [pc, #104]	; (80021e0 <HAL_RCC_OscConfig+0x274>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002176:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002178:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800217c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800217e:	079b      	lsls	r3, r3, #30
 8002180:	d519      	bpl.n	80021b6 <HAL_RCC_OscConfig+0x24a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002182:	69a2      	ldr	r2, [r4, #24]
 8002184:	bba2      	cbnz	r2, 80021f0 <HAL_RCC_OscConfig+0x284>
 8002186:	e07b      	b.n	8002280 <HAL_RCC_OscConfig+0x314>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002188:	f7fe ff3c 	bl	8001004 <HAL_GetTick>
 800218c:	1b80      	subs	r0, r0, r6
 800218e:	2802      	cmp	r0, #2
 8002190:	d9e3      	bls.n	800215a <HAL_RCC_OscConfig+0x1ee>
 8002192:	e73f      	b.n	8002014 <HAL_RCC_OscConfig+0xa8>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002194:	2b05      	cmp	r3, #5
 8002196:	d104      	bne.n	80021a2 <HAL_RCC_OscConfig+0x236>
 8002198:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800219a:	f043 0304 	orr.w	r3, r3, #4
 800219e:	672b      	str	r3, [r5, #112]	; 0x70
 80021a0:	e7e2      	b.n	8002168 <HAL_RCC_OscConfig+0x1fc>
 80021a2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80021a4:	f022 0201 	bic.w	r2, r2, #1
 80021a8:	672a      	str	r2, [r5, #112]	; 0x70
 80021aa:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80021ac:	f022 0204 	bic.w	r2, r2, #4
 80021b0:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021b2:	b133      	cbz	r3, 80021c2 <HAL_RCC_OscConfig+0x256>
 80021b4:	e7dc      	b.n	8002170 <HAL_RCC_OscConfig+0x204>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021b6:	f7fe ff25 	bl	8001004 <HAL_GetTick>
 80021ba:	1b80      	subs	r0, r0, r6
 80021bc:	42b8      	cmp	r0, r7
 80021be:	d9dd      	bls.n	800217c <HAL_RCC_OscConfig+0x210>
 80021c0:	e728      	b.n	8002014 <HAL_RCC_OscConfig+0xa8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c2:	f7fe ff1f 	bl	8001004 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021c6:	f241 3788 	movw	r7, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ca:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021cc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80021ce:	0798      	lsls	r0, r3, #30
 80021d0:	d5d7      	bpl.n	8002182 <HAL_RCC_OscConfig+0x216>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021d2:	f7fe ff17 	bl	8001004 <HAL_GetTick>
 80021d6:	1b80      	subs	r0, r0, r6
 80021d8:	42b8      	cmp	r0, r7
 80021da:	d9f7      	bls.n	80021cc <HAL_RCC_OscConfig+0x260>
 80021dc:	e71a      	b.n	8002014 <HAL_RCC_OscConfig+0xa8>
 80021de:	bf00      	nop
 80021e0:	40023800 	.word	0x40023800
 80021e4:	42470000 	.word	0x42470000
 80021e8:	42470e80 	.word	0x42470e80
 80021ec:	40007000 	.word	0x40007000
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021f0:	4d32      	ldr	r5, [pc, #200]	; (80022bc <HAL_RCC_OscConfig+0x350>)
 80021f2:	68ab      	ldr	r3, [r5, #8]
 80021f4:	f003 030c 	and.w	r3, r3, #12
 80021f8:	2b08      	cmp	r3, #8
 80021fa:	f43f aedf 	beq.w	8001fbc <HAL_RCC_OscConfig+0x50>
 80021fe:	4e30      	ldr	r6, [pc, #192]	; (80022c0 <HAL_RCC_OscConfig+0x354>)
 8002200:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002202:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002204:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002206:	d14a      	bne.n	800229e <HAL_RCC_OscConfig+0x332>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002208:	f7fe fefc 	bl	8001004 <HAL_GetTick>
 800220c:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800220e:	682b      	ldr	r3, [r5, #0]
 8002210:	4f2a      	ldr	r7, [pc, #168]	; (80022bc <HAL_RCC_OscConfig+0x350>)
 8002212:	0199      	lsls	r1, r3, #6
 8002214:	d436      	bmi.n	8002284 <HAL_RCC_OscConfig+0x318>
 8002216:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 800221a:	fa92 f2a2 	rbit	r2, r2
 800221e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002222:	fab2 fc82 	clz	ip, r2
 8002226:	fa93 f3a3 	rbit	r3, r3
 800222a:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 800222e:	fab3 fe83 	clz	lr, r3
 8002232:	fa91 f1a1 	rbit	r1, r1
 8002236:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800223a:	fab1 f581 	clz	r5, r1
 800223e:	fa92 f2a2 	rbit	r2, r2
 8002242:	69e3      	ldr	r3, [r4, #28]
 8002244:	fab2 f082 	clz	r0, r2
 8002248:	6a22      	ldr	r2, [r4, #32]
 800224a:	ea43 0102 	orr.w	r1, r3, r2
 800224e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002250:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002252:	fa02 f20c 	lsl.w	r2, r2, ip
 8002256:	4311      	orrs	r1, r2
 8002258:	085a      	lsrs	r2, r3, #1
 800225a:	3a01      	subs	r2, #1
 800225c:	fa02 f30e 	lsl.w	r3, r2, lr
 8002260:	430b      	orrs	r3, r1
 8002262:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002264:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002266:	40a9      	lsls	r1, r5
 8002268:	430b      	orrs	r3, r1
 800226a:	4082      	lsls	r2, r0
 800226c:	4313      	orrs	r3, r2
 800226e:	607b      	str	r3, [r7, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002270:	2301      	movs	r3, #1
 8002272:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002274:	f7fe fec6 	bl	8001004 <HAL_GetTick>
 8002278:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	019a      	lsls	r2, r3, #6
 800227e:	d508      	bpl.n	8002292 <HAL_RCC_OscConfig+0x326>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8002280:	2000      	movs	r0, #0
 8002282:	e018      	b.n	80022b6 <HAL_RCC_OscConfig+0x34a>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002284:	f7fe febe 	bl	8001004 <HAL_GetTick>
 8002288:	ebc8 0000 	rsb	r0, r8, r0
 800228c:	2802      	cmp	r0, #2
 800228e:	d9be      	bls.n	800220e <HAL_RCC_OscConfig+0x2a2>
 8002290:	e6c0      	b.n	8002014 <HAL_RCC_OscConfig+0xa8>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002292:	f7fe feb7 	bl	8001004 <HAL_GetTick>
 8002296:	1b00      	subs	r0, r0, r4
 8002298:	2802      	cmp	r0, #2
 800229a:	d9ee      	bls.n	800227a <HAL_RCC_OscConfig+0x30e>
 800229c:	e6ba      	b.n	8002014 <HAL_RCC_OscConfig+0xa8>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800229e:	f7fe feb1 	bl	8001004 <HAL_GetTick>
 80022a2:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022a4:	682b      	ldr	r3, [r5, #0]
 80022a6:	019b      	lsls	r3, r3, #6
 80022a8:	d5ea      	bpl.n	8002280 <HAL_RCC_OscConfig+0x314>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022aa:	f7fe feab 	bl	8001004 <HAL_GetTick>
 80022ae:	1b00      	subs	r0, r0, r4
 80022b0:	2802      	cmp	r0, #2
 80022b2:	d9f7      	bls.n	80022a4 <HAL_RCC_OscConfig+0x338>
 80022b4:	e6ae      	b.n	8002014 <HAL_RCC_OscConfig+0xa8>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80022b6:	b002      	add	sp, #8
 80022b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022bc:	40023800 	.word	0x40023800
 80022c0:	42470060 	.word	0x42470060

080022c4 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022c4:	4930      	ldr	r1, [pc, #192]	; (8002388 <HAL_RCC_GetSysClockFreq+0xc4>)
 80022c6:	6888      	ldr	r0, [r1, #8]
 80022c8:	f000 000c 	and.w	r0, r0, #12
 80022cc:	2808      	cmp	r0, #8
 80022ce:	d008      	beq.n	80022e2 <HAL_RCC_GetSysClockFreq+0x1e>
 80022d0:	280c      	cmp	r0, #12
 80022d2:	d02f      	beq.n	8002334 <HAL_RCC_GetSysClockFreq+0x70>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022d4:	4a2d      	ldr	r2, [pc, #180]	; (800238c <HAL_RCC_GetSysClockFreq+0xc8>)
 80022d6:	4b2e      	ldr	r3, [pc, #184]	; (8002390 <HAL_RCC_GetSysClockFreq+0xcc>)
 80022d8:	2804      	cmp	r0, #4
 80022da:	bf0c      	ite	eq
 80022dc:	4618      	moveq	r0, r3
 80022de:	4610      	movne	r0, r2
 80022e0:	4770      	bx	lr
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022e2:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022e4:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022e6:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022ea:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80022ee:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80022f2:	684b      	ldr	r3, [r1, #4]
 80022f4:	fa92 f2a2 	rbit	r2, r2
 80022f8:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80022fc:	fab2 f282 	clz	r2, r2
 8002300:	ea01 0103 	and.w	r1, r1, r3
 8002304:	fa21 f102 	lsr.w	r1, r1, r2
 8002308:	bf14      	ite	ne
 800230a:	4a21      	ldrne	r2, [pc, #132]	; (8002390 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800230c:	4a1f      	ldreq	r2, [pc, #124]	; (800238c <HAL_RCC_GetSysClockFreq+0xc8>)
 800230e:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8002312:	4a1d      	ldr	r2, [pc, #116]	; (8002388 <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8002314:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8002318:	6852      	ldr	r2, [r2, #4]
 800231a:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 800231e:	fa90 f0a0 	rbit	r0, r0
 8002322:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8002326:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800232a:	fa22 f000 	lsr.w	r0, r2, r0
 800232e:	3001      	adds	r0, #1
 8002330:	0040      	lsls	r0, r0, #1
 8002332:	e025      	b.n	8002380 <HAL_RCC_GetSysClockFreq+0xbc>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002334:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002336:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002338:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800233c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002340:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8002344:	684b      	ldr	r3, [r1, #4]
 8002346:	fa92 f2a2 	rbit	r2, r2
 800234a:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800234e:	fab2 f282 	clz	r2, r2
 8002352:	ea01 0103 	and.w	r1, r1, r3
 8002356:	fa21 f102 	lsr.w	r1, r1, r2
 800235a:	bf14      	ite	ne
 800235c:	4a0c      	ldrne	r2, [pc, #48]	; (8002390 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800235e:	4a0b      	ldreq	r2, [pc, #44]	; (800238c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002360:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8002364:	4a08      	ldr	r2, [pc, #32]	; (8002388 <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8002366:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 800236a:	6852      	ldr	r2, [r2, #4]
 800236c:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 8002370:	fa90 f0a0 	rbit	r0, r0
 8002374:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllr;
 8002378:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 800237c:	fa22 f000 	lsr.w	r0, r2, r0
 8002380:	fbb3 f0f0 	udiv	r0, r3, r0
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	40023800 	.word	0x40023800
 800238c:	00f42400 	.word	0x00f42400
 8002390:	007a1200 	.word	0x007a1200

08002394 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002394:	6803      	ldr	r3, [r0, #0]
 8002396:	68da      	ldr	r2, [r3, #12]
 8002398:	f042 0201 	orr.w	r2, r2, #1
 800239c:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	f042 0201 	orr.w	r2, r2, #1
 80023a4:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80023a6:	2000      	movs	r0, #0
 80023a8:	4770      	bx	lr

080023aa <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80023aa:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80023ae:	2b01      	cmp	r3, #1
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 80023b0:	b570      	push	{r4, r5, r6, lr}
 80023b2:	f04f 0302 	mov.w	r3, #2
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80023b6:	f000 80b0 	beq.w	800251a <HAL_TIM_ConfigClockSource+0x170>
  
  htim->State = HAL_TIM_STATE_BUSY;
 80023ba:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023be:	6803      	ldr	r3, [r0, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80023c0:	2201      	movs	r2, #1
 80023c2:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023c6:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023c8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80023cc:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80023d0:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80023d2:	680a      	ldr	r2, [r1, #0]
 80023d4:	2a40      	cmp	r2, #64	; 0x40
 80023d6:	d077      	beq.n	80024c8 <HAL_TIM_ConfigClockSource+0x11e>
 80023d8:	d818      	bhi.n	800240c <HAL_TIM_ConfigClockSource+0x62>
 80023da:	2a10      	cmp	r2, #16
 80023dc:	f000 808b 	beq.w	80024f6 <HAL_TIM_ConfigClockSource+0x14c>
 80023e0:	d808      	bhi.n	80023f4 <HAL_TIM_ConfigClockSource+0x4a>
 80023e2:	2a00      	cmp	r2, #0
 80023e4:	f040 8093 	bne.w	800250e <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80023e8:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80023ea:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80023ee:	f042 0207 	orr.w	r2, r2, #7
 80023f2:	e08b      	b.n	800250c <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80023f4:	2a20      	cmp	r2, #32
 80023f6:	f000 8084 	beq.w	8002502 <HAL_TIM_ConfigClockSource+0x158>
 80023fa:	2a30      	cmp	r2, #48	; 0x30
 80023fc:	f040 8087 	bne.w	800250e <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002400:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002402:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002406:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800240a:	e07f      	b.n	800250c <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 800240c:	2a70      	cmp	r2, #112	; 0x70
 800240e:	d035      	beq.n	800247c <HAL_TIM_ConfigClockSource+0xd2>
 8002410:	d81b      	bhi.n	800244a <HAL_TIM_ConfigClockSource+0xa0>
 8002412:	2a50      	cmp	r2, #80	; 0x50
 8002414:	d041      	beq.n	800249a <HAL_TIM_ConfigClockSource+0xf0>
 8002416:	2a60      	cmp	r2, #96	; 0x60
 8002418:	d179      	bne.n	800250e <HAL_TIM_ConfigClockSource+0x164>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800241a:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 800241c:	684d      	ldr	r5, [r1, #4]
 800241e:	68ce      	ldr	r6, [r1, #12]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002420:	f024 0410 	bic.w	r4, r4, #16
 8002424:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002426:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8002428:	6a1a      	ldr	r2, [r3, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800242a:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800242e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002432:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002436:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4U);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800243a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800243c:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800243e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002440:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002444:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8002448:	e060      	b.n	800250c <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 800244a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800244e:	d011      	beq.n	8002474 <HAL_TIM_ConfigClockSource+0xca>
 8002450:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002454:	d15b      	bne.n	800250e <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8002456:	689c      	ldr	r4, [r3, #8]
 8002458:	688d      	ldr	r5, [r1, #8]
 800245a:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800245c:	68c9      	ldr	r1, [r1, #12]
 800245e:	432a      	orrs	r2, r5
 8002460:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8002464:	4322      	orrs	r2, r4
 8002466:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800246a:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800246c:	689a      	ldr	r2, [r3, #8]
 800246e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002472:	e04b      	b.n	800250c <HAL_TIM_ConfigClockSource+0x162>
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002474:	689a      	ldr	r2, [r3, #8]
 8002476:	f022 0207 	bic.w	r2, r2, #7
 800247a:	e047      	b.n	800250c <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 800247c:	689c      	ldr	r4, [r3, #8]
 800247e:	688d      	ldr	r5, [r1, #8]
 8002480:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002482:	68c9      	ldr	r1, [r1, #12]
 8002484:	432a      	orrs	r2, r5
 8002486:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 800248a:	4322      	orrs	r2, r4
 800248c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002490:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8002492:	689a      	ldr	r2, [r3, #8]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002494:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8002498:	e038      	b.n	800250c <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800249a:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800249c:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 800249e:	684d      	ldr	r5, [r1, #4]
 80024a0:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024a2:	f024 0401 	bic.w	r4, r4, #1
 80024a6:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80024a8:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024aa:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024ae:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 80024b2:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024b4:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024b8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80024ba:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024bc:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024be:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80024c2:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 80024c6:	e021      	b.n	800250c <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024c8:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024ca:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 80024cc:	684d      	ldr	r5, [r1, #4]
 80024ce:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024d0:	f024 0401 	bic.w	r4, r4, #1
 80024d4:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80024d6:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024d8:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024dc:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 80024e0:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024e2:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024e6:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80024e8:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024ea:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024ec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80024f0:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80024f4:	e00a      	b.n	800250c <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024f6:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80024fc:	f042 0217 	orr.w	r2, r2, #23
 8002500:	e004      	b.n	800250c <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002502:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002504:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002508:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800250c:	609a      	str	r2, [r3, #8]
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 800250e:	2301      	movs	r3, #1
 8002510:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8002514:	2300      	movs	r3, #0
 8002516:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800251a:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
}
 800251c:	bd70      	pop	{r4, r5, r6, pc}

0800251e <HAL_TIM_OC_DelayElapsedCallback>:
 800251e:	4770      	bx	lr

08002520 <HAL_TIM_IC_CaptureCallback>:
 8002520:	4770      	bx	lr

08002522 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002522:	4770      	bx	lr

08002524 <HAL_TIM_TriggerCallback>:
 8002524:	4770      	bx	lr

08002526 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002526:	6803      	ldr	r3, [r0, #0]
 8002528:	691a      	ldr	r2, [r3, #16]
 800252a:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800252c:	b510      	push	{r4, lr}
 800252e:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002530:	d514      	bpl.n	800255c <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002532:	68da      	ldr	r2, [r3, #12]
 8002534:	0792      	lsls	r2, r2, #30
 8002536:	d511      	bpl.n	800255c <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002538:	f06f 0202 	mvn.w	r2, #2
 800253c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800253e:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002540:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002542:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002544:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002546:	d002      	beq.n	800254e <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002548:	f7ff ffea 	bl	8002520 <HAL_TIM_IC_CaptureCallback>
 800254c:	e004      	b.n	8002558 <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800254e:	f7ff ffe6 	bl	800251e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002552:	4620      	mov	r0, r4
 8002554:	f7ff ffe5 	bl	8002522 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002558:	2300      	movs	r3, #0
 800255a:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800255c:	6823      	ldr	r3, [r4, #0]
 800255e:	691a      	ldr	r2, [r3, #16]
 8002560:	0750      	lsls	r0, r2, #29
 8002562:	d516      	bpl.n	8002592 <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002564:	68da      	ldr	r2, [r3, #12]
 8002566:	0751      	lsls	r1, r2, #29
 8002568:	d513      	bpl.n	8002592 <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800256a:	f06f 0204 	mvn.w	r2, #4
 800256e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002570:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002572:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002574:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002578:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800257a:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800257c:	d002      	beq.n	8002584 <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800257e:	f7ff ffcf 	bl	8002520 <HAL_TIM_IC_CaptureCallback>
 8002582:	e004      	b.n	800258e <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002584:	f7ff ffcb 	bl	800251e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002588:	4620      	mov	r0, r4
 800258a:	f7ff ffca 	bl	8002522 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800258e:	2300      	movs	r3, #0
 8002590:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	691a      	ldr	r2, [r3, #16]
 8002596:	0712      	lsls	r2, r2, #28
 8002598:	d515      	bpl.n	80025c6 <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800259a:	68da      	ldr	r2, [r3, #12]
 800259c:	0710      	lsls	r0, r2, #28
 800259e:	d512      	bpl.n	80025c6 <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80025a0:	f06f 0208 	mvn.w	r2, #8
 80025a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80025a6:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025a8:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80025aa:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025ac:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80025ae:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80025b0:	d002      	beq.n	80025b8 <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80025b2:	f7ff ffb5 	bl	8002520 <HAL_TIM_IC_CaptureCallback>
 80025b6:	e004      	b.n	80025c2 <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025b8:	f7ff ffb1 	bl	800251e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80025bc:	4620      	mov	r0, r4
 80025be:	f7ff ffb0 	bl	8002522 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025c2:	2300      	movs	r3, #0
 80025c4:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80025c6:	6823      	ldr	r3, [r4, #0]
 80025c8:	691a      	ldr	r2, [r3, #16]
 80025ca:	06d2      	lsls	r2, r2, #27
 80025cc:	d516      	bpl.n	80025fc <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80025ce:	68da      	ldr	r2, [r3, #12]
 80025d0:	06d0      	lsls	r0, r2, #27
 80025d2:	d513      	bpl.n	80025fc <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025d4:	f06f 0210 	mvn.w	r2, #16
 80025d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025da:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025dc:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025de:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025e2:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80025e4:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025e6:	d002      	beq.n	80025ee <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80025e8:	f7ff ff9a 	bl	8002520 <HAL_TIM_IC_CaptureCallback>
 80025ec:	e004      	b.n	80025f8 <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ee:	f7ff ff96 	bl	800251e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025f2:	4620      	mov	r0, r4
 80025f4:	f7ff ff95 	bl	8002522 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025f8:	2300      	movs	r3, #0
 80025fa:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025fc:	6823      	ldr	r3, [r4, #0]
 80025fe:	691a      	ldr	r2, [r3, #16]
 8002600:	07d1      	lsls	r1, r2, #31
 8002602:	d508      	bpl.n	8002616 <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002604:	68da      	ldr	r2, [r3, #12]
 8002606:	07d2      	lsls	r2, r2, #31
 8002608:	d505      	bpl.n	8002616 <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800260a:	f06f 0201 	mvn.w	r2, #1
 800260e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002610:	4620      	mov	r0, r4
 8002612:	f000 feb9 	bl	8003388 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002616:	6823      	ldr	r3, [r4, #0]
 8002618:	691a      	ldr	r2, [r3, #16]
 800261a:	0610      	lsls	r0, r2, #24
 800261c:	d508      	bpl.n	8002630 <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800261e:	68da      	ldr	r2, [r3, #12]
 8002620:	0611      	lsls	r1, r2, #24
 8002622:	d505      	bpl.n	8002630 <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002624:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002628:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800262a:	4620      	mov	r0, r4
 800262c:	f000 f8bf 	bl	80027ae <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002630:	6823      	ldr	r3, [r4, #0]
 8002632:	691a      	ldr	r2, [r3, #16]
 8002634:	0652      	lsls	r2, r2, #25
 8002636:	d508      	bpl.n	800264a <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002638:	68da      	ldr	r2, [r3, #12]
 800263a:	0650      	lsls	r0, r2, #25
 800263c:	d505      	bpl.n	800264a <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800263e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002642:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002644:	4620      	mov	r0, r4
 8002646:	f7ff ff6d 	bl	8002524 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800264a:	6823      	ldr	r3, [r4, #0]
 800264c:	691a      	ldr	r2, [r3, #16]
 800264e:	0691      	lsls	r1, r2, #26
 8002650:	d50a      	bpl.n	8002668 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002652:	68da      	ldr	r2, [r3, #12]
 8002654:	0692      	lsls	r2, r2, #26
 8002656:	d507      	bpl.n	8002668 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002658:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800265c:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800265e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 8002660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 8002664:	f000 b8a2 	b.w	80027ac <HAL_TIMEx_CommutationCallback>
 8002668:	bd10      	pop	{r4, pc}
	...

0800266c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800266c:	4a2e      	ldr	r2, [pc, #184]	; (8002728 <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 800266e:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002670:	4290      	cmp	r0, r2
 8002672:	d012      	beq.n	800269a <TIM_Base_SetConfig+0x2e>
 8002674:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002678:	d00f      	beq.n	800269a <TIM_Base_SetConfig+0x2e>
 800267a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800267e:	4290      	cmp	r0, r2
 8002680:	d00b      	beq.n	800269a <TIM_Base_SetConfig+0x2e>
 8002682:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002686:	4290      	cmp	r0, r2
 8002688:	d007      	beq.n	800269a <TIM_Base_SetConfig+0x2e>
 800268a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800268e:	4290      	cmp	r0, r2
 8002690:	d003      	beq.n	800269a <TIM_Base_SetConfig+0x2e>
 8002692:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002696:	4290      	cmp	r0, r2
 8002698:	d118      	bne.n	80026cc <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800269a:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800269c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80026a0:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80026a2:	4a21      	ldr	r2, [pc, #132]	; (8002728 <TIM_Base_SetConfig+0xbc>)
 80026a4:	4290      	cmp	r0, r2
 80026a6:	d037      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
 80026a8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80026ac:	d034      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
 80026ae:	4a1f      	ldr	r2, [pc, #124]	; (800272c <TIM_Base_SetConfig+0xc0>)
 80026b0:	4290      	cmp	r0, r2
 80026b2:	d031      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
 80026b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026b8:	4290      	cmp	r0, r2
 80026ba:	d02d      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
 80026bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026c0:	4290      	cmp	r0, r2
 80026c2:	d029      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
 80026c4:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80026c8:	4290      	cmp	r0, r2
 80026ca:	d025      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
 80026cc:	4a18      	ldr	r2, [pc, #96]	; (8002730 <TIM_Base_SetConfig+0xc4>)
 80026ce:	4290      	cmp	r0, r2
 80026d0:	d022      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
 80026d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026d6:	4290      	cmp	r0, r2
 80026d8:	d01e      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
 80026da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026de:	4290      	cmp	r0, r2
 80026e0:	d01a      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
 80026e2:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80026e6:	4290      	cmp	r0, r2
 80026e8:	d016      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
 80026ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026ee:	4290      	cmp	r0, r2
 80026f0:	d012      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
 80026f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026f6:	4290      	cmp	r0, r2
 80026f8:	d00e      	beq.n	8002718 <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80026fa:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026fc:	688b      	ldr	r3, [r1, #8]
 80026fe:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002700:	680b      	ldr	r3, [r1, #0]
 8002702:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002704:	4b08      	ldr	r3, [pc, #32]	; (8002728 <TIM_Base_SetConfig+0xbc>)
 8002706:	4298      	cmp	r0, r3
 8002708:	d00b      	beq.n	8002722 <TIM_Base_SetConfig+0xb6>
 800270a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800270e:	4298      	cmp	r0, r3
 8002710:	d007      	beq.n	8002722 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002712:	2301      	movs	r3, #1
 8002714:	6143      	str	r3, [r0, #20]
}
 8002716:	4770      	bx	lr
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002718:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800271a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800271e:	4313      	orrs	r3, r2
 8002720:	e7eb      	b.n	80026fa <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002722:	690b      	ldr	r3, [r1, #16]
 8002724:	6303      	str	r3, [r0, #48]	; 0x30
 8002726:	e7f4      	b.n	8002712 <TIM_Base_SetConfig+0xa6>
 8002728:	40010000 	.word	0x40010000
 800272c:	40000400 	.word	0x40000400
 8002730:	40014000 	.word	0x40014000

08002734 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8002734:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002736:	4604      	mov	r4, r0
 8002738:	b1a0      	cbz	r0, 8002764 <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800273a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800273e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002742:	b91b      	cbnz	r3, 800274c <HAL_TIM_Base_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002744:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002748:	f001 f9e8 	bl	8003b1c <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800274c:	2302      	movs	r3, #2
 800274e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002752:	6820      	ldr	r0, [r4, #0]
 8002754:	1d21      	adds	r1, r4, #4
 8002756:	f7ff ff89 	bl	800266c <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800275a:	2301      	movs	r3, #1
 800275c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8002760:	2000      	movs	r0, #0
 8002762:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8002764:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 8002766:	bd10      	pop	{r4, pc}

08002768 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002768:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800276c:	2b01      	cmp	r3, #1
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800276e:	b510      	push	{r4, lr}
 8002770:	f04f 0302 	mov.w	r3, #2
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002774:	d018      	beq.n	80027a8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002776:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800277a:	6803      	ldr	r3, [r0, #0]
 800277c:	685a      	ldr	r2, [r3, #4]
 800277e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002782:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002784:	685c      	ldr	r4, [r3, #4]
 8002786:	680a      	ldr	r2, [r1, #0]
 8002788:	4322      	orrs	r2, r4
 800278a:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800278c:	689a      	ldr	r2, [r3, #8]
 800278e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002792:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002794:	689c      	ldr	r4, [r3, #8]
 8002796:	684a      	ldr	r2, [r1, #4]
 8002798:	4322      	orrs	r2, r4
 800279a:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 800279c:	2301      	movs	r3, #1
 800279e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80027a2:	2300      	movs	r3, #0
 80027a4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 80027a8:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
} 
 80027aa:	bd10      	pop	{r4, pc}

080027ac <HAL_TIMEx_CommutationCallback>:
 80027ac:	4770      	bx	lr

080027ae <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027ae:	4770      	bx	lr

080027b0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027b0:	6803      	ldr	r3, [r0, #0]
 80027b2:	68da      	ldr	r2, [r3, #12]
 80027b4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80027b8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027ba:	695a      	ldr	r2, [r3, #20]
 80027bc:	f022 0201 	bic.w	r2, r2, #1
 80027c0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027c2:	2320      	movs	r3, #32
 80027c4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80027c8:	4770      	bx	lr
	...

080027cc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80027d0:	6807      	ldr	r7, [r0, #0]
 80027d2:	693b      	ldr	r3, [r7, #16]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027d4:	4604      	mov	r4, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80027d6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80027da:	68c3      	ldr	r3, [r0, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027dc:	68a1      	ldr	r1, [r4, #8]
 80027de:	69c0      	ldr	r0, [r0, #28]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80027e0:	4313      	orrs	r3, r2
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027e2:	6922      	ldr	r2, [r4, #16]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80027e4:	613b      	str	r3, [r7, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 80027e6:	68fb      	ldr	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027e8:	4311      	orrs	r1, r2
 80027ea:	6962      	ldr	r2, [r4, #20]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80027ec:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027f0:	430a      	orrs	r2, r1
 80027f2:	4302      	orrs	r2, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80027f4:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027f8:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80027fa:	60fb      	str	r3, [r7, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80027fc:	697b      	ldr	r3, [r7, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80027fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002802:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002804:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002808:	ea43 0302 	orr.w	r3, r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	4b7c      	ldr	r3, [pc, #496]	; (8002a00 <UART_SetConfig+0x234>)
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002810:	d17c      	bne.n	800290c <UART_SetConfig+0x140>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002812:	429f      	cmp	r7, r3
 8002814:	d003      	beq.n	800281e <UART_SetConfig+0x52>
 8002816:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800281a:	429f      	cmp	r7, r3
 800281c:	d131      	bne.n	8002882 <UART_SetConfig+0xb6>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800281e:	f7ff fb8d 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 8002822:	6863      	ldr	r3, [r4, #4]
 8002824:	2519      	movs	r5, #25
 8002826:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800282a:	4368      	muls	r0, r5
 800282c:	fbb0 f8f8 	udiv	r8, r0, r8
 8002830:	f7ff fb84 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 8002834:	6866      	ldr	r6, [r4, #4]
 8002836:	4368      	muls	r0, r5
 8002838:	0076      	lsls	r6, r6, #1
 800283a:	fbb0 f6f6 	udiv	r6, r0, r6
 800283e:	f7ff fb7d 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 8002842:	6863      	ldr	r3, [r4, #4]
 8002844:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	4368      	muls	r0, r5
 800284c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002850:	fbb0 f0f9 	udiv	r0, r0, r9
 8002854:	fb09 6610 	mls	r6, r9, r0, r6
 8002858:	f7ff fb70 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 800285c:	fbb8 f8f9 	udiv	r8, r8, r9
 8002860:	6861      	ldr	r1, [r4, #4]
 8002862:	00f6      	lsls	r6, r6, #3
 8002864:	3632      	adds	r6, #50	; 0x32
 8002866:	fbb6 f6f9 	udiv	r6, r6, r9
 800286a:	0076      	lsls	r6, r6, #1
 800286c:	4368      	muls	r0, r5
 800286e:	0049      	lsls	r1, r1, #1
 8002870:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8002874:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8002878:	fbb0 faf1 	udiv	sl, r0, r1
 800287c:	f7ff fb5e 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 8002880:	e030      	b.n	80028e4 <UART_SetConfig+0x118>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002882:	f7ff fb43 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 8002886:	6863      	ldr	r3, [r4, #4]
 8002888:	2519      	movs	r5, #25
 800288a:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800288e:	4368      	muls	r0, r5
 8002890:	fbb0 f8f8 	udiv	r8, r0, r8
 8002894:	f7ff fb3a 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 8002898:	6866      	ldr	r6, [r4, #4]
 800289a:	4368      	muls	r0, r5
 800289c:	0076      	lsls	r6, r6, #1
 800289e:	fbb0 f6f6 	udiv	r6, r0, r6
 80028a2:	f7ff fb33 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 80028a6:	6863      	ldr	r3, [r4, #4]
 80028a8:	f04f 0964 	mov.w	r9, #100	; 0x64
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	4368      	muls	r0, r5
 80028b0:	fbb0 f0f3 	udiv	r0, r0, r3
 80028b4:	fbb0 f0f9 	udiv	r0, r0, r9
 80028b8:	fb09 6610 	mls	r6, r9, r0, r6
 80028bc:	f7ff fb26 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 80028c0:	fbb8 f8f9 	udiv	r8, r8, r9
 80028c4:	00f6      	lsls	r6, r6, #3
 80028c6:	6861      	ldr	r1, [r4, #4]
 80028c8:	3632      	adds	r6, #50	; 0x32
 80028ca:	fbb6 f6f9 	udiv	r6, r6, r9
 80028ce:	0076      	lsls	r6, r6, #1
 80028d0:	4368      	muls	r0, r5
 80028d2:	0049      	lsls	r1, r1, #1
 80028d4:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80028d8:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 80028dc:	fbb0 faf1 	udiv	sl, r0, r1
 80028e0:	f7ff fb14 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 80028e4:	4345      	muls	r5, r0
 80028e6:	6860      	ldr	r0, [r4, #4]
 80028e8:	0040      	lsls	r0, r0, #1
 80028ea:	fbb5 f0f0 	udiv	r0, r5, r0
 80028ee:	fbb0 f0f9 	udiv	r0, r0, r9
 80028f2:	fb09 a210 	mls	r2, r9, r0, sl
 80028f6:	00d2      	lsls	r2, r2, #3
 80028f8:	3232      	adds	r2, #50	; 0x32
 80028fa:	fbb2 f3f9 	udiv	r3, r2, r9
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	4443      	add	r3, r8
 8002904:	441e      	add	r6, r3
 8002906:	60be      	str	r6, [r7, #8]
 8002908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800290c:	429f      	cmp	r7, r3
 800290e:	d002      	beq.n	8002916 <UART_SetConfig+0x14a>
 8002910:	4b3c      	ldr	r3, [pc, #240]	; (8002a04 <UART_SetConfig+0x238>)
 8002912:	429f      	cmp	r7, r3
 8002914:	d130      	bne.n	8002978 <UART_SetConfig+0x1ac>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002916:	f7ff fb11 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 800291a:	6863      	ldr	r3, [r4, #4]
 800291c:	2519      	movs	r5, #25
 800291e:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8002922:	4368      	muls	r0, r5
 8002924:	fbb0 f8f8 	udiv	r8, r0, r8
 8002928:	f7ff fb08 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 800292c:	6866      	ldr	r6, [r4, #4]
 800292e:	4368      	muls	r0, r5
 8002930:	00b6      	lsls	r6, r6, #2
 8002932:	fbb0 f6f6 	udiv	r6, r0, r6
 8002936:	f7ff fb01 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 800293a:	6863      	ldr	r3, [r4, #4]
 800293c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4368      	muls	r0, r5
 8002944:	fbb0 f0f3 	udiv	r0, r0, r3
 8002948:	fbb0 f0f9 	udiv	r0, r0, r9
 800294c:	fb09 6610 	mls	r6, r9, r0, r6
 8002950:	f7ff faf4 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 8002954:	fbb8 f8f9 	udiv	r8, r8, r9
 8002958:	6861      	ldr	r1, [r4, #4]
 800295a:	0136      	lsls	r6, r6, #4
 800295c:	4368      	muls	r0, r5
 800295e:	0089      	lsls	r1, r1, #2
 8002960:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8002964:	3632      	adds	r6, #50	; 0x32
 8002966:	fbb0 faf1 	udiv	sl, r0, r1
 800296a:	fbb6 f6f9 	udiv	r6, r6, r9
 800296e:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8002972:	f7ff fae3 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 8002976:	e02f      	b.n	80029d8 <UART_SetConfig+0x20c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002978:	f7ff fac8 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 800297c:	6863      	ldr	r3, [r4, #4]
 800297e:	2519      	movs	r5, #25
 8002980:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8002984:	4368      	muls	r0, r5
 8002986:	fbb0 f8f8 	udiv	r8, r0, r8
 800298a:	f7ff fabf 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 800298e:	6866      	ldr	r6, [r4, #4]
 8002990:	4368      	muls	r0, r5
 8002992:	00b6      	lsls	r6, r6, #2
 8002994:	fbb0 f6f6 	udiv	r6, r0, r6
 8002998:	f7ff fab8 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 800299c:	6863      	ldr	r3, [r4, #4]
 800299e:	f04f 0964 	mov.w	r9, #100	; 0x64
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	4368      	muls	r0, r5
 80029a6:	fbb0 f0f3 	udiv	r0, r0, r3
 80029aa:	fbb0 f0f9 	udiv	r0, r0, r9
 80029ae:	fb09 6610 	mls	r6, r9, r0, r6
 80029b2:	f7ff faab 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 80029b6:	fbb8 f8f9 	udiv	r8, r8, r9
 80029ba:	6861      	ldr	r1, [r4, #4]
 80029bc:	0136      	lsls	r6, r6, #4
 80029be:	3632      	adds	r6, #50	; 0x32
 80029c0:	4368      	muls	r0, r5
 80029c2:	fbb6 f6f9 	udiv	r6, r6, r9
 80029c6:	0089      	lsls	r1, r1, #2
 80029c8:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80029cc:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 80029d0:	fbb0 faf1 	udiv	sl, r0, r1
 80029d4:	f7ff fa9a 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 80029d8:	4345      	muls	r5, r0
 80029da:	6860      	ldr	r0, [r4, #4]
 80029dc:	0080      	lsls	r0, r0, #2
 80029de:	fbb5 f0f0 	udiv	r0, r5, r0
 80029e2:	fbb0 f0f9 	udiv	r0, r0, r9
 80029e6:	fb09 a210 	mls	r2, r9, r0, sl
 80029ea:	0112      	lsls	r2, r2, #4
 80029ec:	3232      	adds	r2, #50	; 0x32
 80029ee:	fbb2 f3f9 	udiv	r3, r2, r9
 80029f2:	f003 030f 	and.w	r3, r3, #15
 80029f6:	4433      	add	r3, r6
 80029f8:	4443      	add	r3, r8
 80029fa:	60bb      	str	r3, [r7, #8]
 80029fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a00:	40011000 	.word	0x40011000
 8002a04:	40011400 	.word	0x40011400

08002a08 <UART_WaitOnFlagUntilTimeout.constprop.3>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a0a:	4604      	mov	r4, r0
 8002a0c:	460e      	mov	r6, r1
 8002a0e:	4617      	mov	r7, r2
 8002a10:	461d      	mov	r5, r3
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002a12:	6821      	ldr	r1, [r4, #0]
 8002a14:	680b      	ldr	r3, [r1, #0]
 8002a16:	ea36 0303 	bics.w	r3, r6, r3
 8002a1a:	d01b      	beq.n	8002a54 <UART_WaitOnFlagUntilTimeout.constprop.3+0x4c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002a1c:	1c6b      	adds	r3, r5, #1
 8002a1e:	d0f9      	beq.n	8002a14 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002a20:	b995      	cbnz	r5, 8002a48 <UART_WaitOnFlagUntilTimeout.constprop.3+0x40>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a22:	6823      	ldr	r3, [r4, #0]
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002a2a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a2c:	695a      	ldr	r2, [r3, #20]
 8002a2e:	f022 0201 	bic.w	r2, r2, #1
 8002a32:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8002a34:	2320      	movs	r3, #32
 8002a36:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002a3a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002a3e:	2300      	movs	r3, #0
 8002a40:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002a44:	2003      	movs	r0, #3
 8002a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002a48:	f7fe fadc 	bl	8001004 <HAL_GetTick>
 8002a4c:	1bc0      	subs	r0, r0, r7
 8002a4e:	4285      	cmp	r5, r0
 8002a50:	d2df      	bcs.n	8002a12 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002a52:	e7e6      	b.n	8002a22 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1a>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 8002a54:	2000      	movs	r0, #0
}
 8002a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002a58 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a58:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002a5a:	4604      	mov	r4, r0
 8002a5c:	b340      	cbz	r0, 8002ab0 <HAL_UART_Init+0x58>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8002a5e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002a62:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002a66:	b91b      	cbnz	r3, 8002a70 <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a68:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8002a6c:	f001 f88c 	bl	8003b88 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a70:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a72:	2324      	movs	r3, #36	; 0x24
 8002a74:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a78:	68d3      	ldr	r3, [r2, #12]
 8002a7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002a7e:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a80:	4620      	mov	r0, r4
 8002a82:	f7ff fea3 	bl	80027cc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a86:	6823      	ldr	r3, [r4, #0]
 8002a88:	691a      	ldr	r2, [r3, #16]
 8002a8a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a8e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a90:	695a      	ldr	r2, [r3, #20]
 8002a92:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a96:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a9e:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa0:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8002aa2:	2320      	movs	r3, #32
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002aa6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002aaa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  
  return HAL_OK;
 8002aae:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8002ab0:	2001      	movs	r0, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 8002ab2:	bd10      	pop	{r4, pc}

08002ab4 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ab8:	461f      	mov	r7, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8002aba:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002abe:	2b20      	cmp	r3, #32
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ac0:	4604      	mov	r4, r0
 8002ac2:	460d      	mov	r5, r1
 8002ac4:	4690      	mov	r8, r2
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8002ac6:	d150      	bne.n	8002b6a <HAL_UART_Transmit+0xb6>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8002ac8:	2900      	cmp	r1, #0
 8002aca:	d04b      	beq.n	8002b64 <HAL_UART_Transmit+0xb0>
 8002acc:	2a00      	cmp	r2, #0
 8002ace:	d049      	beq.n	8002b64 <HAL_UART_Transmit+0xb0>
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8002ad0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d048      	beq.n	8002b6a <HAL_UART_Transmit+0xb6>
 8002ad8:	2301      	movs	r3, #1
 8002ada:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ae2:	2321      	movs	r3, #33	; 0x21
 8002ae4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002ae8:	f7fe fa8c 	bl	8001004 <HAL_GetTick>

    huart->TxXferSize = Size;
 8002aec:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002af0:	4606      	mov	r6, r0

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 8002af2:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002af6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	b323      	cbz	r3, 8002b46 <HAL_UART_Transmit+0x92>
    {
      huart->TxXferCount--;
 8002afc:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002afe:	3b01      	subs	r3, #1
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b04:	68a3      	ldr	r3, [r4, #8]
 8002b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b0a:	4632      	mov	r2, r6
 8002b0c:	463b      	mov	r3, r7
 8002b0e:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002b12:	4620      	mov	r0, r4
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b14:	d10e      	bne.n	8002b34 <HAL_UART_Transmit+0x80>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b16:	f7ff ff77 	bl	8002a08 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002b1a:	b110      	cbz	r0, 8002b22 <HAL_UART_Transmit+0x6e>
        { 
          return HAL_TIMEOUT;
 8002b1c:	2003      	movs	r0, #3
 8002b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
        tmp = (uint16_t*) pData;
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 8002b22:	882b      	ldrh	r3, [r5, #0]
 8002b24:	6822      	ldr	r2, [r4, #0]
 8002b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b2a:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002b2c:	6923      	ldr	r3, [r4, #16]
 8002b2e:	b943      	cbnz	r3, 8002b42 <HAL_UART_Transmit+0x8e>
        {
          pData +=2U;
 8002b30:	3502      	adds	r5, #2
 8002b32:	e7e0      	b.n	8002af6 <HAL_UART_Transmit+0x42>
          pData +=1U;
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b34:	f7ff ff68 	bl	8002a08 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002b38:	2800      	cmp	r0, #0
 8002b3a:	d1ef      	bne.n	8002b1c <HAL_UART_Transmit+0x68>
        {
          return HAL_TIMEOUT;
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 8002b3c:	6823      	ldr	r3, [r4, #0]
 8002b3e:	782a      	ldrb	r2, [r5, #0]
 8002b40:	605a      	str	r2, [r3, #4]
 8002b42:	3501      	adds	r5, #1
 8002b44:	e7d7      	b.n	8002af6 <HAL_UART_Transmit+0x42>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b46:	463b      	mov	r3, r7
 8002b48:	4632      	mov	r2, r6
 8002b4a:	2140      	movs	r1, #64	; 0x40
 8002b4c:	4620      	mov	r0, r4
 8002b4e:	f7ff ff5b 	bl	8002a08 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002b52:	2800      	cmp	r0, #0
 8002b54:	d1e2      	bne.n	8002b1c <HAL_UART_Transmit+0x68>
    { 
      return HAL_TIMEOUT;
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8002b56:	2320      	movs	r3, #32
 8002b58:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b5c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    
    return HAL_OK;
 8002b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return  HAL_ERROR;
 8002b64:	2001      	movs	r0, #1
 8002b66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002b6a:	2002      	movs	r0, #2
  }
}
 8002b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002b70 <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8002b70:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002b74:	2b20      	cmp	r3, #32
 8002b76:	d11c      	bne.n	8002bb2 <HAL_UART_Receive_IT+0x42>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8002b78:	b1c9      	cbz	r1, 8002bae <HAL_UART_Receive_IT+0x3e>
 8002b7a:	b1c2      	cbz	r2, 8002bae <HAL_UART_Receive_IT+0x3e>
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8002b7c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d016      	beq.n	8002bb2 <HAL_UART_Receive_IT+0x42>
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
 8002b84:	85c2      	strh	r2, [r0, #46]	; 0x2e
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
 8002b86:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b88:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b8a:	2222      	movs	r2, #34	; 0x22
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b8c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b8e:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b92:	6802      	ldr	r2, [r0, #0]
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
 8002b94:	6281      	str	r1, [r0, #40]	; 0x28
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b96:	6951      	ldr	r1, [r2, #20]
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b98:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b9c:	f041 0101 	orr.w	r1, r1, #1
 8002ba0:	6151      	str	r1, [r2, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002ba2:	68d1      	ldr	r1, [r2, #12]
 8002ba4:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8002ba8:	60d1      	str	r1, [r2, #12]
    
    return HAL_OK;
 8002baa:	4618      	mov	r0, r3
 8002bac:	4770      	bx	lr
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return HAL_ERROR;
 8002bae:	2001      	movs	r0, #1
 8002bb0:	4770      	bx	lr
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY; 
 8002bb2:	2002      	movs	r0, #2
  }
}
 8002bb4:	4770      	bx	lr

08002bb6 <HAL_UART_TxCpltCallback>:
 8002bb6:	4770      	bx	lr

08002bb8 <UART_Receive_IT>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002bb8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002bbc:	2b22      	cmp	r3, #34	; 0x22
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002bbe:	b510      	push	{r4, lr}
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002bc0:	d132      	bne.n	8002c28 <UART_Receive_IT+0x70>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002bc2:	6883      	ldr	r3, [r0, #8]
 8002bc4:	6901      	ldr	r1, [r0, #16]
 8002bc6:	6802      	ldr	r2, [r0, #0]
 8002bc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bcc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002bce:	d10b      	bne.n	8002be8 <UART_Receive_IT+0x30>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 8002bd0:	6852      	ldr	r2, [r2, #4]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002bd2:	b921      	cbnz	r1, 8002bde <UART_Receive_IT+0x26>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 8002bd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bd8:	f823 2b02 	strh.w	r2, [r3], #2
 8002bdc:	e002      	b.n	8002be4 <UART_Receive_IT+0x2c>
        huart->pRxBuffPtr += 2U;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 8002be4:	6283      	str	r3, [r0, #40]	; 0x28
 8002be6:	e00a      	b.n	8002bfe <UART_Receive_IT+0x46>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002be8:	b919      	cbnz	r1, 8002bf2 <UART_Receive_IT+0x3a>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 8002bea:	1c59      	adds	r1, r3, #1
 8002bec:	6281      	str	r1, [r0, #40]	; 0x28
 8002bee:	6852      	ldr	r2, [r2, #4]
 8002bf0:	e004      	b.n	8002bfc <UART_Receive_IT+0x44>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 8002bf2:	6852      	ldr	r2, [r2, #4]
 8002bf4:	1c59      	adds	r1, r3, #1
 8002bf6:	6281      	str	r1, [r0, #40]	; 0x28
 8002bf8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002bfc:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8002bfe:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002c00:	3c01      	subs	r4, #1
 8002c02:	b2a4      	uxth	r4, r4
 8002c04:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002c06:	b98c      	cbnz	r4, 8002c2c <UART_Receive_IT+0x74>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c08:	6803      	ldr	r3, [r0, #0]
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002c10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c12:	695a      	ldr	r2, [r3, #20]
 8002c14:	f022 0201 	bic.w	r2, r2, #1
 8002c18:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c1a:	2320      	movs	r3, #32
 8002c1c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8002c20:	f000 f8b0 	bl	8002d84 <HAL_UART_RxCpltCallback>
 8002c24:	4620      	mov	r0, r4
 8002c26:	bd10      	pop	{r4, pc}
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002c28:	2002      	movs	r0, #2
 8002c2a:	bd10      	pop	{r4, pc}
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
      }
    }

    if(--huart->RxXferCount == 0U)
 8002c2c:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002c2e:	bd10      	pop	{r4, pc}

08002c30 <HAL_UART_ErrorCallback>:
 8002c30:	4770      	bx	lr
	...

08002c34 <HAL_UART_IRQHandler>:
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c34:	6803      	ldr	r3, [r0, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c38:	68d9      	ldr	r1, [r3, #12]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c3a:	b570      	push	{r4, r5, r6, lr}
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8002c3c:	0716      	lsls	r6, r2, #28
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c3e:	4604      	mov	r4, r0
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c40:	695d      	ldr	r5, [r3, #20]
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8002c42:	d107      	bne.n	8002c54 <HAL_UART_IRQHandler+0x20>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c44:	0696      	lsls	r6, r2, #26
 8002c46:	d55a      	bpl.n	8002cfe <HAL_UART_IRQHandler+0xca>
 8002c48:	068d      	lsls	r5, r1, #26
 8002c4a:	d558      	bpl.n	8002cfe <HAL_UART_IRQHandler+0xca>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8002c4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if(errorflags == RESET)
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
    {
      UART_Receive_IT(huart);
 8002c50:	f7ff bfb2 	b.w	8002bb8 <UART_Receive_IT>
      return;
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c54:	f015 0001 	ands.w	r0, r5, #1
 8002c58:	d102      	bne.n	8002c60 <HAL_UART_IRQHandler+0x2c>
 8002c5a:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002c5e:	d04e      	beq.n	8002cfe <HAL_UART_IRQHandler+0xca>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c60:	07d3      	lsls	r3, r2, #31
 8002c62:	d505      	bpl.n	8002c70 <HAL_UART_IRQHandler+0x3c>
 8002c64:	05ce      	lsls	r6, r1, #23
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c66:	bf42      	ittt	mi
 8002c68:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002c6a:	f043 0301 	orrmi.w	r3, r3, #1
 8002c6e:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c70:	0755      	lsls	r5, r2, #29
 8002c72:	d504      	bpl.n	8002c7e <HAL_UART_IRQHandler+0x4a>
 8002c74:	b118      	cbz	r0, 8002c7e <HAL_UART_IRQHandler+0x4a>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c76:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c78:	f043 0302 	orr.w	r3, r3, #2
 8002c7c:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c7e:	0793      	lsls	r3, r2, #30
 8002c80:	d504      	bpl.n	8002c8c <HAL_UART_IRQHandler+0x58>
 8002c82:	b118      	cbz	r0, 8002c8c <HAL_UART_IRQHandler+0x58>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c84:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c86:	f043 0304 	orr.w	r3, r3, #4
 8002c8a:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c8c:	0716      	lsls	r6, r2, #28
 8002c8e:	d504      	bpl.n	8002c9a <HAL_UART_IRQHandler+0x66>
 8002c90:	b118      	cbz	r0, 8002c9a <HAL_UART_IRQHandler+0x66>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c92:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c94:	f043 0308 	orr.w	r3, r3, #8
 8002c98:	63e3      	str	r3, [r4, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d066      	beq.n	8002d6e <HAL_UART_IRQHandler+0x13a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ca0:	0695      	lsls	r5, r2, #26
 8002ca2:	d504      	bpl.n	8002cae <HAL_UART_IRQHandler+0x7a>
 8002ca4:	0688      	lsls	r0, r1, #26
 8002ca6:	d502      	bpl.n	8002cae <HAL_UART_IRQHandler+0x7a>
      {
        UART_Receive_IT(huart);
 8002ca8:	4620      	mov	r0, r4
 8002caa:	f7ff ff85 	bl	8002bb8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	695b      	ldr	r3, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002cb2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002cb4:	0711      	lsls	r1, r2, #28
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002cb6:	4620      	mov	r0, r4
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002cb8:	d402      	bmi.n	8002cc0 <HAL_UART_IRQHandler+0x8c>
 8002cba:	f013 0540 	ands.w	r5, r3, #64	; 0x40
 8002cbe:	d01a      	beq.n	8002cf6 <HAL_UART_IRQHandler+0xc2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002cc0:	f7ff fd76 	bl	80027b0 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cc4:	6823      	ldr	r3, [r4, #0]
 8002cc6:	695a      	ldr	r2, [r3, #20]
 8002cc8:	0652      	lsls	r2, r2, #25
 8002cca:	d510      	bpl.n	8002cee <HAL_UART_IRQHandler+0xba>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ccc:	695a      	ldr	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8002cce:	6b60      	ldr	r0, [r4, #52]	; 0x34
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cd4:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8002cd6:	b150      	cbz	r0, 8002cee <HAL_UART_IRQHandler+0xba>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002cd8:	4b25      	ldr	r3, [pc, #148]	; (8002d70 <HAL_UART_IRQHandler+0x13c>)
 8002cda:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002cdc:	f7fe faac 	bl	8001238 <HAL_DMA_Abort_IT>
 8002ce0:	2800      	cmp	r0, #0
 8002ce2:	d044      	beq.n	8002d6e <HAL_UART_IRQHandler+0x13a>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ce4:	6b60      	ldr	r0, [r4, #52]	; 0x34
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8002ce6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002cea:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002cec:	4718      	bx	r3
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8002cee:	4620      	mov	r0, r4
 8002cf0:	f7ff ff9e 	bl	8002c30 <HAL_UART_ErrorCallback>
 8002cf4:	bd70      	pop	{r4, r5, r6, pc}
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8002cf6:	f7ff ff9b 	bl	8002c30 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cfa:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002cfc:	bd70      	pop	{r4, r5, r6, pc}
    }
    return;
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002cfe:	0616      	lsls	r6, r2, #24
 8002d00:	d527      	bpl.n	8002d52 <HAL_UART_IRQHandler+0x11e>
 8002d02:	060d      	lsls	r5, r1, #24
 8002d04:	d525      	bpl.n	8002d52 <HAL_UART_IRQHandler+0x11e>
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d06:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002d0a:	2a21      	cmp	r2, #33	; 0x21
 8002d0c:	d12f      	bne.n	8002d6e <HAL_UART_IRQHandler+0x13a>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d0e:	68a2      	ldr	r2, [r4, #8]
 8002d10:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002d14:	6a22      	ldr	r2, [r4, #32]
 8002d16:	d10a      	bne.n	8002d2e <HAL_UART_IRQHandler+0xfa>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 8002d18:	8811      	ldrh	r1, [r2, #0]
 8002d1a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002d1e:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002d20:	6921      	ldr	r1, [r4, #16]
 8002d22:	b909      	cbnz	r1, 8002d28 <HAL_UART_IRQHandler+0xf4>
      {
        huart->pTxBuffPtr += 2U;
 8002d24:	3202      	adds	r2, #2
 8002d26:	e000      	b.n	8002d2a <HAL_UART_IRQHandler+0xf6>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002d28:	3201      	adds	r2, #1
 8002d2a:	6222      	str	r2, [r4, #32]
 8002d2c:	e003      	b.n	8002d36 <HAL_UART_IRQHandler+0x102>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 8002d2e:	1c51      	adds	r1, r2, #1
 8002d30:	6221      	str	r1, [r4, #32]
 8002d32:	7812      	ldrb	r2, [r2, #0]
 8002d34:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8002d36:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002d38:	3a01      	subs	r2, #1
 8002d3a:	b292      	uxth	r2, r2
 8002d3c:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002d3e:	b9b2      	cbnz	r2, 8002d6e <HAL_UART_IRQHandler+0x13a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002d40:	68da      	ldr	r2, [r3, #12]
 8002d42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d46:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d48:	68da      	ldr	r2, [r3, #12]
 8002d4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d4e:	60da      	str	r2, [r3, #12]
 8002d50:	bd70      	pop	{r4, r5, r6, pc}
    UART_Transmit_IT(huart);
    return;
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d52:	0650      	lsls	r0, r2, #25
 8002d54:	d50b      	bpl.n	8002d6e <HAL_UART_IRQHandler+0x13a>
 8002d56:	064a      	lsls	r2, r1, #25
 8002d58:	d509      	bpl.n	8002d6e <HAL_UART_IRQHandler+0x13a>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d5a:	68da      	ldr	r2, [r3, #12]
 8002d5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d60:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d62:	2320      	movs	r3, #32
 8002d64:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8002d68:	4620      	mov	r0, r4
 8002d6a:	f7ff ff24 	bl	8002bb6 <HAL_UART_TxCpltCallback>
 8002d6e:	bd70      	pop	{r4, r5, r6, pc}
 8002d70:	08002d75 	.word	0x08002d75

08002d74 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d74:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d76:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0;
 8002d7c:	84c3      	strh	r3, [r0, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8002d7e:	f7ff ff57 	bl	8002c30 <HAL_UART_ErrorCallback>
 8002d82:	bd08      	pop	{r3, pc}

08002d84 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d84:	b508      	push	{r3, lr}
	if(huart->Instance==USART2){
 8002d86:	6802      	ldr	r2, [r0, #0]
 8002d88:	4b0a      	ldr	r3, [pc, #40]	; (8002db4 <HAL_UART_RxCpltCallback+0x30>)
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d111      	bne.n	8002db2 <HAL_UART_RxCpltCallback+0x2e>
		HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data2, 1,1000);
 8002d8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d92:	2201      	movs	r2, #1
 8002d94:	4908      	ldr	r1, [pc, #32]	; (8002db8 <HAL_UART_RxCpltCallback+0x34>)
 8002d96:	4809      	ldr	r0, [pc, #36]	; (8002dbc <HAL_UART_RxCpltCallback+0x38>)
 8002d98:	f7ff fe8c 	bl	8002ab4 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2,(uint8_t *)&Rx_Data2, 1);
 8002d9c:	4906      	ldr	r1, [pc, #24]	; (8002db8 <HAL_UART_RxCpltCallback+0x34>)
 8002d9e:	4807      	ldr	r0, [pc, #28]	; (8002dbc <HAL_UART_RxCpltCallback+0x38>)
 8002da0:	2201      	movs	r2, #1
 8002da2:	f7ff fee5 	bl	8002b70 <HAL_UART_Receive_IT>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002da6:	2120      	movs	r1, #32
 8002da8:	4805      	ldr	r0, [pc, #20]	; (8002dc0 <HAL_UART_RxCpltCallback+0x3c>)
	}
/*	if(huart->Instance==UART5){
		HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data5, 1,1000);
		HAL_UART_Receive_IT(&huart5,(uint8_t *)&Rx_Data5, 1);
	} */
}
 8002daa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance==USART2){
		HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data2, 1,1000);
		HAL_UART_Receive_IT(&huart2,(uint8_t *)&Rx_Data2, 1);
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002dae:	f7fe bbf1 	b.w	8001594 <HAL_GPIO_TogglePin>
 8002db2:	bd08      	pop	{r3, pc}
 8002db4:	40004400 	.word	0x40004400
 8002db8:	20000748 	.word	0x20000748
 8002dbc:	20000900 	.word	0x20000900
 8002dc0:	40020000 	.word	0x40020000
 8002dc4:	00000000 	.word	0x00000000

08002dc8 <kalman_filter>:
	}
}

// 7   .........................................................
void kalman_filter()
{
 8002dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dcc:	ed2d 8b04 	vpush	{d8-d9}
 8002dd0:	4ad7      	ldr	r2, [pc, #860]	; (8003130 <kalman_filter+0x368>)
 8002dd2:	f8df 83c0 	ldr.w	r8, [pc, #960]	; 8003194 <kalman_filter+0x3cc>
 8002dd6:	48d7      	ldr	r0, [pc, #860]	; (8003134 <kalman_filter+0x36c>)
 8002dd8:	f8df c3bc 	ldr.w	ip, [pc, #956]	; 8003198 <kalman_filter+0x3d0>
 8002ddc:	f8df e3bc 	ldr.w	lr, [pc, #956]	; 800319c <kalman_filter+0x3d4>
 8002de0:	4fd5      	ldr	r7, [pc, #852]	; (8003138 <kalman_filter+0x370>)
 8002de2:	4ed6      	ldr	r6, [pc, #856]	; (800313c <kalman_filter+0x374>)
 8002de4:	4dd6      	ldr	r5, [pc, #856]	; (8003140 <kalman_filter+0x378>)
 8002de6:	4cd7      	ldr	r4, [pc, #860]	; (8003144 <kalman_filter+0x37c>)
 8002de8:	b0b1      	sub	sp, #196	; 0xc4
	char fstr[100];

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
 8002dea:	2100      	movs	r1, #0
 8002dec:	4613      	mov	r3, r2
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
    	// Original Data : z
    	z[ifilter]=(float)nn[ifilter];
    	// Kalman   filter : xfilter_value
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
 8002dee:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
    	x_next[ifilter]=xfilter_value[ifilter];
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
 8002df2:	ecfc 7a01 	vldmia	ip!, {s15}
 8002df6:	ed90 7a00 	vldr	s14, [r0]
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
 8002dfa:	ecb7 6a01 	vldmia	r7!, {s12}

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
    	x_next[ifilter]=xfilter_value[ifilter];
 8002dfe:	edd2 6a00 	vldr	s13, [r2]
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
 8002e02:	ee37 7a87 	vadd.f32	s14, s15, s14

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
    	x_next[ifilter]=xfilter_value[ifilter];
 8002e06:	ece8 6a01 	vstmia	r8!, {s13}
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
 8002e0a:	ee37 6a06 	vadd.f32	s12, s14, s12
	char fstr[100];

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
 8002e0e:	3101      	adds	r1, #1
    	x_next[ifilter]=xfilter_value[ifilter];
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
 8002e10:	eec7 7a06 	vdiv.f32	s15, s14, s12
	char fstr[100];

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
 8002e14:	2907      	cmp	r1, #7
    	x_next[ifilter]=xfilter_value[ifilter];
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
    	// Original Data : z
    	z[ifilter]=(float)nn[ifilter];
 8002e16:	ecb5 6a01 	vldmia	r5!, {s12}
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
    	x_next[ifilter]=xfilter_value[ifilter];
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
 8002e1a:	ece6 7a01 	vstmia	r6!, {s15}
    	// Original Data : z
    	z[ifilter]=(float)nn[ifilter];
 8002e1e:	eca4 6a01 	vstmia	r4!, {s12}
    	// Kalman   filter : xfilter_value
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
 8002e22:	ee36 6a66 	vsub.f32	s12, s12, s13
	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
    	x_next[ifilter]=xfilter_value[ifilter];
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
 8002e26:	ecae 7a01 	vstmia	lr!, {s14}
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
    	// Original Data : z
    	z[ifilter]=(float)nn[ifilter];
    	// Kalman   filter : xfilter_value
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
 8002e2a:	eee7 6a86 	vfma.f32	s13, s15, s12
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
 8002e2e:	ee75 7ae7 	vsub.f32	s15, s11, s15
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
    	// Original Data : z
    	z[ifilter]=(float)nn[ifilter];
    	// Kalman   filter : xfilter_value
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
 8002e32:	ece2 6a01 	vstmia	r2!, {s13}
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
 8002e36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e3a:	ece0 7a01 	vstmia	r0!, {s15}
	char fstr[100];

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
 8002e3e:	d1d8      	bne.n	8002df2 <kalman_filter+0x2a>
    }

    accel_x = xfilter_value[0];
    accel_y = xfilter_value[1];
    accel_z = xfilter_value[2];
    temp    =  (xfilter_value[3]+12412)/340.0;
 8002e40:	edd3 7a03 	vldr	s15, [r3, #12]
 8002e44:	ed9f 7ac0 	vldr	s14, [pc, #768]	; 8003148 <kalman_filter+0x380>
 8002e48:	eddf 6ac0 	vldr	s13, [pc, #768]	; 800314c <kalman_filter+0x384>
 8002e4c:	4ac0      	ldr	r2, [pc, #768]	; (8003150 <kalman_filter+0x388>)
    gyro_x = (xfilter_value[4] - Caliave[4]) / FSSEL;
 8002e4e:	4dc1      	ldr	r5, [pc, #772]	; (8003154 <kalman_filter+0x38c>)
    gyro_y = (xfilter_value[5] - Caliave[5]) / FSSEL;
 8002e50:	49c1      	ldr	r1, [pc, #772]	; (8003158 <kalman_filter+0x390>)
    	// Kalman   filter : xfilter_value
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
    }

    accel_x = xfilter_value[0];
 8002e52:	6818      	ldr	r0, [r3, #0]
    accel_y = xfilter_value[1];
 8002e54:	685c      	ldr	r4, [r3, #4]
    accel_z = xfilter_value[2];
 8002e56:	689e      	ldr	r6, [r3, #8]
    	// Kalman   filter : xfilter_value
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
    }

    accel_x = xfilter_value[0];
 8002e58:	f8df 9344 	ldr.w	r9, [pc, #836]	; 80031a0 <kalman_filter+0x3d8>
    accel_y = xfilter_value[1];
 8002e5c:	f8df 8344 	ldr.w	r8, [pc, #836]	; 80031a4 <kalman_filter+0x3dc>
    accel_z = xfilter_value[2];
 8002e60:	f8df a344 	ldr.w	sl, [pc, #836]	; 80031a8 <kalman_filter+0x3e0>
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
    }

    accel_x = xfilter_value[0];
    accel_y = xfilter_value[1];
 8002e64:	f8c8 4000 	str.w	r4, [r8]
    accel_z = xfilter_value[2];
    temp    =  (xfilter_value[3]+12412)/340.0;
 8002e68:	ee77 7a87 	vadd.f32	s15, s15, s14
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
    }

    accel_x = xfilter_value[0];
    accel_y = xfilter_value[1];
    accel_z = xfilter_value[2];
 8002e6c:	f8ca 6000 	str.w	r6, [sl]
    temp    =  (xfilter_value[3]+12412)/340.0;
 8002e70:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    	// Kalman   filter : xfilter_value
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
    }

    accel_x = xfilter_value[0];
 8002e74:	f8c9 0000 	str.w	r0, [r9]
    // accelator  . atan(y/sqrt(pow(x,2)+pow(y,2))
    accel_angle_x = atan(accel_y   /sqrt(pow(accel_x,2)+pow(accel_z,2)))*57.29579;
    accel_angle_y = atan(-1*accel_x/sqrt(pow(accel_y,2)+pow(accel_z,2)))*57.29579;
    accel_angle_z = 0;

    accel_angle_x = (int)(accel_angle_x*10)/10.0;
 8002e78:	eeb2 8a04 	vmov.f32	s16, #36	; 0x41200000  10.0
    }

    accel_x = xfilter_value[0];
    accel_y = xfilter_value[1];
    accel_z = xfilter_value[2];
    temp    =  (xfilter_value[3]+12412)/340.0;
 8002e7c:	ed82 7a00 	vstr	s14, [r2]
    gyro_x = (xfilter_value[4] - Caliave[4]) / FSSEL;
 8002e80:	4ab6      	ldr	r2, [pc, #728]	; (800315c <kalman_filter+0x394>)
 8002e82:	ed93 7a04 	vldr	s14, [r3, #16]
 8002e86:	edd2 7a00 	vldr	s15, [r2]
 8002e8a:	4ab5      	ldr	r2, [pc, #724]	; (8003160 <kalman_filter+0x398>)
 8002e8c:	edd2 6a04 	vldr	s13, [r2, #16]
 8002e90:	ee37 7a66 	vsub.f32	s14, s14, s13
 8002e94:	eec7 6a27 	vdiv.f32	s13, s14, s15
    gyro_y = (xfilter_value[5] - Caliave[5]) / FSSEL;
 8002e98:	ed93 7a05 	vldr	s14, [r3, #20]

    accel_x = xfilter_value[0];
    accel_y = xfilter_value[1];
    accel_z = xfilter_value[2];
    temp    =  (xfilter_value[3]+12412)/340.0;
    gyro_x = (xfilter_value[4] - Caliave[4]) / FSSEL;
 8002e9c:	edc5 6a00 	vstr	s13, [r5]
    gyro_y = (xfilter_value[5] - Caliave[5]) / FSSEL;
 8002ea0:	edd2 6a05 	vldr	s13, [r2, #20]
 8002ea4:	ee37 7a66 	vsub.f32	s14, s14, s13
 8002ea8:	eec7 6a27 	vdiv.f32	s13, s14, s15
    gyro_z = (xfilter_value[6] - Caliave[6]) / FSSEL;
 8002eac:	ed93 7a06 	vldr	s14, [r3, #24]
    accel_x = xfilter_value[0];
    accel_y = xfilter_value[1];
    accel_z = xfilter_value[2];
    temp    =  (xfilter_value[3]+12412)/340.0;
    gyro_x = (xfilter_value[4] - Caliave[4]) / FSSEL;
    gyro_y = (xfilter_value[5] - Caliave[5]) / FSSEL;
 8002eb0:	edc1 6a00 	vstr	s13, [r1]
    gyro_z = (xfilter_value[6] - Caliave[6]) / FSSEL;
 8002eb4:	edd2 6a06 	vldr	s13, [r2, #24]
 8002eb8:	4baa      	ldr	r3, [pc, #680]	; (8003164 <kalman_filter+0x39c>)
 8002eba:	ee37 7a66 	vsub.f32	s14, s14, s13
 8002ebe:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002ec2:	edc3 6a00 	vstr	s13, [r3]

    // accelator  . atan(y/sqrt(pow(x,2)+pow(y,2))
    accel_angle_x = atan(accel_y   /sqrt(pow(accel_x,2)+pow(accel_z,2)))*57.29579;
 8002ec6:	f7fd fb5f 	bl	8000588 <__aeabi_f2d>
 8002eca:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8002ece:	4630      	mov	r0, r6
 8002ed0:	f7fd fb5a 	bl	8000588 <__aeabi_f2d>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	f7fd fbaa 	bl	8000630 <__aeabi_dmul>
 8002edc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002ee0:	4606      	mov	r6, r0
 8002ee2:	460f      	mov	r7, r1
 8002ee4:	4610      	mov	r0, r2
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	f7fd fba2 	bl	8000630 <__aeabi_dmul>
 8002eec:	4602      	mov	r2, r0
 8002eee:	460b      	mov	r3, r1
 8002ef0:	4630      	mov	r0, r6
 8002ef2:	4639      	mov	r1, r7
 8002ef4:	f7fd f9ea 	bl	80002cc <__adddf3>
 8002ef8:	ec41 0b10 	vmov	d0, r0, r1
 8002efc:	f004 f8b0 	bl	8007060 <sqrt>
 8002f00:	ec53 2b10 	vmov	r2, r3, d0
 8002f04:	4620      	mov	r0, r4
 8002f06:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8002f0a:	f7fd fb3d 	bl	8000588 <__aeabi_f2d>
 8002f0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002f12:	f7fd fcb7 	bl	8000884 <__aeabi_ddiv>
 8002f16:	ec41 0b10 	vmov	d0, r0, r1
 8002f1a:	f003 fef5 	bl	8006d08 <atan>
 8002f1e:	a380      	add	r3, pc, #512	; (adr r3, 8003120 <kalman_filter+0x358>)
 8002f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f24:	ec51 0b10 	vmov	r0, r1, d0
 8002f28:	f7fd fb82 	bl	8000630 <__aeabi_dmul>
 8002f2c:	f7fd fe58 	bl	8000be0 <__aeabi_d2f>
 8002f30:	4c8d      	ldr	r4, [pc, #564]	; (8003168 <kalman_filter+0x3a0>)
 8002f32:	6020      	str	r0, [r4, #0]
    accel_angle_y = atan(-1*accel_x/sqrt(pow(accel_y,2)+pow(accel_z,2)))*57.29579;
 8002f34:	f8d9 0000 	ldr.w	r0, [r9]
 8002f38:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8002f3c:	f7fd fb24 	bl	8000588 <__aeabi_f2d>
 8002f40:	4606      	mov	r6, r0
 8002f42:	f8d8 0000 	ldr.w	r0, [r8]
 8002f46:	460f      	mov	r7, r1
 8002f48:	f7fd fb1e 	bl	8000588 <__aeabi_f2d>
 8002f4c:	4680      	mov	r8, r0
 8002f4e:	f8da 0000 	ldr.w	r0, [sl]
 8002f52:	4689      	mov	r9, r1
 8002f54:	f7fd fb18 	bl	8000588 <__aeabi_f2d>
 8002f58:	4642      	mov	r2, r8
 8002f5a:	4682      	mov	sl, r0
 8002f5c:	468b      	mov	fp, r1
 8002f5e:	464b      	mov	r3, r9
 8002f60:	4640      	mov	r0, r8
 8002f62:	4649      	mov	r1, r9
 8002f64:	f7fd fb64 	bl	8000630 <__aeabi_dmul>
 8002f68:	4652      	mov	r2, sl
 8002f6a:	4680      	mov	r8, r0
 8002f6c:	4689      	mov	r9, r1
 8002f6e:	465b      	mov	r3, fp
 8002f70:	4650      	mov	r0, sl
 8002f72:	4659      	mov	r1, fp
 8002f74:	f7fd fb5c 	bl	8000630 <__aeabi_dmul>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	4640      	mov	r0, r8
 8002f7e:	4649      	mov	r1, r9
 8002f80:	f7fd f9a4 	bl	80002cc <__adddf3>
 8002f84:	ec41 0b10 	vmov	d0, r0, r1
 8002f88:	f004 f86a 	bl	8007060 <sqrt>
 8002f8c:	4630      	mov	r0, r6
 8002f8e:	ec53 2b10 	vmov	r2, r3, d0
 8002f92:	4639      	mov	r1, r7
 8002f94:	f7fd fc76 	bl	8000884 <__aeabi_ddiv>
 8002f98:	ec41 0b10 	vmov	d0, r0, r1
 8002f9c:	f003 feb4 	bl	8006d08 <atan>
    accel_angle_z = 0;

    accel_angle_x = (int)(accel_angle_x*10)/10.0;
 8002fa0:	edd4 7a00 	vldr	s15, [r4]
    gyro_z = (xfilter_value[6] - Caliave[6]) / FSSEL;

    // accelator  . atan(y/sqrt(pow(x,2)+pow(y,2))
    accel_angle_x = atan(accel_y   /sqrt(pow(accel_x,2)+pow(accel_z,2)))*57.29579;
    accel_angle_y = atan(-1*accel_x/sqrt(pow(accel_y,2)+pow(accel_z,2)))*57.29579;
    accel_angle_z = 0;
 8002fa4:	4b71      	ldr	r3, [pc, #452]	; (800316c <kalman_filter+0x3a4>)

    accel_angle_x = (int)(accel_angle_x*10)/10.0;
 8002fa6:	ee67 7a88 	vmul.f32	s15, s15, s16
    gyro_z = (xfilter_value[6] - Caliave[6]) / FSSEL;

    // accelator  . atan(y/sqrt(pow(x,2)+pow(y,2))
    accel_angle_x = atan(accel_y   /sqrt(pow(accel_x,2)+pow(accel_z,2)))*57.29579;
    accel_angle_y = atan(-1*accel_x/sqrt(pow(accel_y,2)+pow(accel_z,2)))*57.29579;
    accel_angle_z = 0;
 8002faa:	2200      	movs	r2, #0

    accel_angle_x = (int)(accel_angle_x*10)/10.0;
 8002fac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    gyro_z = (xfilter_value[6] - Caliave[6]) / FSSEL;

    // accelator  . atan(y/sqrt(pow(x,2)+pow(y,2))
    accel_angle_x = atan(accel_y   /sqrt(pow(accel_x,2)+pow(accel_z,2)))*57.29579;
    accel_angle_y = atan(-1*accel_x/sqrt(pow(accel_y,2)+pow(accel_z,2)))*57.29579;
    accel_angle_z = 0;
 8002fb0:	601a      	str	r2, [r3, #0]

    accel_angle_x = (int)(accel_angle_x*10)/10.0;
 8002fb2:	ee17 0a90 	vmov	r0, s15
    gyro_y = (xfilter_value[5] - Caliave[5]) / FSSEL;
    gyro_z = (xfilter_value[6] - Caliave[6]) / FSSEL;

    // accelator  . atan(y/sqrt(pow(x,2)+pow(y,2))
    accel_angle_x = atan(accel_y   /sqrt(pow(accel_x,2)+pow(accel_z,2)))*57.29579;
    accel_angle_y = atan(-1*accel_x/sqrt(pow(accel_y,2)+pow(accel_z,2)))*57.29579;
 8002fb6:	ed8d 0b10 	vstr	d0, [sp, #64]	; 0x40
    accel_angle_z = 0;

    accel_angle_x = (int)(accel_angle_x*10)/10.0;
 8002fba:	f7fd fad3 	bl	8000564 <__aeabi_i2d>
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	4b6b      	ldr	r3, [pc, #428]	; (8003170 <kalman_filter+0x3a8>)
 8002fc2:	f7fd fc5f 	bl	8000884 <__aeabi_ddiv>
 8002fc6:	f7fd fe0b 	bl	8000be0 <__aeabi_d2f>
    accel_angle_y = (int)(accel_angle_y*10)/10.0;
 8002fca:	ed9d 0b10 	vldr	d0, [sp, #64]	; 0x40
 8002fce:	a354      	add	r3, pc, #336	; (adr r3, 8003120 <kalman_filter+0x358>)
 8002fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
    // accelator  . atan(y/sqrt(pow(x,2)+pow(y,2))
    accel_angle_x = atan(accel_y   /sqrt(pow(accel_x,2)+pow(accel_z,2)))*57.29579;
    accel_angle_y = atan(-1*accel_x/sqrt(pow(accel_y,2)+pow(accel_z,2)))*57.29579;
    accel_angle_z = 0;

    accel_angle_x = (int)(accel_angle_x*10)/10.0;
 8002fd4:	4607      	mov	r7, r0
 8002fd6:	6020      	str	r0, [r4, #0]
    accel_angle_y = (int)(accel_angle_y*10)/10.0;
 8002fd8:	ec51 0b10 	vmov	r0, r1, d0
 8002fdc:	f7fd fb28 	bl	8000630 <__aeabi_dmul>
 8002fe0:	f7fd fdfe 	bl	8000be0 <__aeabi_d2f>
 8002fe4:	ee07 0a90 	vmov	s15, r0
 8002fe8:	ee27 8a88 	vmul.f32	s16, s15, s16
 8002fec:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8002ff0:	ee17 0a90 	vmov	r0, s15
 8002ff4:	f7fd fab6 	bl	8000564 <__aeabi_i2d>
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	4b5d      	ldr	r3, [pc, #372]	; (8003170 <kalman_filter+0x3a8>)
 8002ffc:	f7fd fc42 	bl	8000884 <__aeabi_ddiv>
 8003000:	f7fd fdee 	bl	8000be0 <__aeabi_d2f>
 8003004:	4b5b      	ldr	r3, [pc, #364]	; (8003174 <kalman_filter+0x3ac>)
 8003006:	4683      	mov	fp, r0
 8003008:	6018      	str	r0, [r3, #0]

    // gyro angle  1
    gyro_angle_x = (int)((gyro_x*0.01 + last_x_angle)*10) / 10.0;
 800300a:	6828      	ldr	r0, [r5, #0]
 800300c:	f7fd fabc 	bl	8000588 <__aeabi_f2d>
 8003010:	a345      	add	r3, pc, #276	; (adr r3, 8003128 <kalman_filter+0x360>)
 8003012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003016:	f7fd fb0b 	bl	8000630 <__aeabi_dmul>
 800301a:	4b57      	ldr	r3, [pc, #348]	; (8003178 <kalman_filter+0x3b0>)
 800301c:	4604      	mov	r4, r0
 800301e:	460d      	mov	r5, r1
 8003020:	6818      	ldr	r0, [r3, #0]
 8003022:	f7fd fab1 	bl	8000588 <__aeabi_f2d>
 8003026:	4622      	mov	r2, r4
 8003028:	462b      	mov	r3, r5
 800302a:	f7fd f94f 	bl	80002cc <__adddf3>
 800302e:	2200      	movs	r2, #0
 8003030:	4b4f      	ldr	r3, [pc, #316]	; (8003170 <kalman_filter+0x3a8>)
 8003032:	f7fd fafd 	bl	8000630 <__aeabi_dmul>
 8003036:	f7fd fdab 	bl	8000b90 <__aeabi_d2iz>
 800303a:	f7fd fa93 	bl	8000564 <__aeabi_i2d>
 800303e:	2200      	movs	r2, #0
 8003040:	4b4b      	ldr	r3, [pc, #300]	; (8003170 <kalman_filter+0x3a8>)
 8003042:	f7fd fc1f 	bl	8000884 <__aeabi_ddiv>
 8003046:	f7fd fdcb 	bl	8000be0 <__aeabi_d2f>
 800304a:	4b4c      	ldr	r3, [pc, #304]	; (800317c <kalman_filter+0x3b4>)
 800304c:	6018      	str	r0, [r3, #0]
    gyro_angle_y = (int)((gyro_y*0.01 + last_y_angle)*10) / 10.0;
 800304e:	4b42      	ldr	r3, [pc, #264]	; (8003158 <kalman_filter+0x390>)

    accel_angle_x = (int)(accel_angle_x*10)/10.0;
    accel_angle_y = (int)(accel_angle_y*10)/10.0;

    // gyro angle  1
    gyro_angle_x = (int)((gyro_x*0.01 + last_x_angle)*10) / 10.0;
 8003050:	ee09 0a10 	vmov	s18, r0
    gyro_angle_y = (int)((gyro_y*0.01 + last_y_angle)*10) / 10.0;
 8003054:	6818      	ldr	r0, [r3, #0]
 8003056:	f7fd fa97 	bl	8000588 <__aeabi_f2d>
 800305a:	a333      	add	r3, pc, #204	; (adr r3, 8003128 <kalman_filter+0x360>)
 800305c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003060:	f7fd fae6 	bl	8000630 <__aeabi_dmul>
 8003064:	4b46      	ldr	r3, [pc, #280]	; (8003180 <kalman_filter+0x3b8>)
 8003066:	4680      	mov	r8, r0
 8003068:	4689      	mov	r9, r1
 800306a:	6818      	ldr	r0, [r3, #0]
 800306c:	f7fd fa8c 	bl	8000588 <__aeabi_f2d>
 8003070:	4642      	mov	r2, r8
 8003072:	464b      	mov	r3, r9
 8003074:	f7fd f92a 	bl	80002cc <__adddf3>
 8003078:	2200      	movs	r2, #0
 800307a:	4b3d      	ldr	r3, [pc, #244]	; (8003170 <kalman_filter+0x3a8>)
 800307c:	f7fd fad8 	bl	8000630 <__aeabi_dmul>
 8003080:	f7fd fd86 	bl	8000b90 <__aeabi_d2iz>
 8003084:	f7fd fa6e 	bl	8000564 <__aeabi_i2d>
 8003088:	2200      	movs	r2, #0
 800308a:	4b39      	ldr	r3, [pc, #228]	; (8003170 <kalman_filter+0x3a8>)
 800308c:	f7fd fbfa 	bl	8000884 <__aeabi_ddiv>
 8003090:	f7fd fda6 	bl	8000be0 <__aeabi_d2f>
 8003094:	4b3b      	ldr	r3, [pc, #236]	; (8003184 <kalman_filter+0x3bc>)
 8003096:	6018      	str	r0, [r3, #0]
//    gyro_angle_z = gyro_z*0.01 + last_z_angle;
    gyro_angle_z = (int)((gyro_z*0.01)*10) / 10.0 + last_z_angle;
 8003098:	4b32      	ldr	r3, [pc, #200]	; (8003164 <kalman_filter+0x39c>)
    accel_angle_x = (int)(accel_angle_x*10)/10.0;
    accel_angle_y = (int)(accel_angle_y*10)/10.0;

    // gyro angle  1
    gyro_angle_x = (int)((gyro_x*0.01 + last_x_angle)*10) / 10.0;
    gyro_angle_y = (int)((gyro_y*0.01 + last_y_angle)*10) / 10.0;
 800309a:	ee08 0a90 	vmov	s17, r0
//    gyro_angle_z = gyro_z*0.01 + last_z_angle;
    gyro_angle_z = (int)((gyro_z*0.01)*10) / 10.0 + last_z_angle;
 800309e:	6818      	ldr	r0, [r3, #0]
 80030a0:	f7fd fa72 	bl	8000588 <__aeabi_f2d>
 80030a4:	a320      	add	r3, pc, #128	; (adr r3, 8003128 <kalman_filter+0x360>)
 80030a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030aa:	f7fd fac1 	bl	8000630 <__aeabi_dmul>
 80030ae:	2200      	movs	r2, #0
 80030b0:	4b2f      	ldr	r3, [pc, #188]	; (8003170 <kalman_filter+0x3a8>)
 80030b2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80030b6:	f7fd fabb 	bl	8000630 <__aeabi_dmul>
 80030ba:	f7fd fd69 	bl	8000b90 <__aeabi_d2iz>
 80030be:	f7fd fa51 	bl	8000564 <__aeabi_i2d>
 80030c2:	2200      	movs	r2, #0
 80030c4:	4b2a      	ldr	r3, [pc, #168]	; (8003170 <kalman_filter+0x3a8>)
 80030c6:	f7fd fbdd 	bl	8000884 <__aeabi_ddiv>
 80030ca:	4b2f      	ldr	r3, [pc, #188]	; (8003188 <kalman_filter+0x3c0>)
 80030cc:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80030d0:	6818      	ldr	r0, [r3, #0]
 80030d2:	f7fd fa59 	bl	8000588 <__aeabi_f2d>
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80030de:	f7fd f8f5 	bl	80002cc <__adddf3>
 80030e2:	f7fd fd7d 	bl	8000be0 <__aeabi_d2f>
 80030e6:	4b29      	ldr	r3, [pc, #164]	; (800318c <kalman_filter+0x3c4>)
 80030e8:	6018      	str	r0, [r3, #0]

    // gyro angle  2
    unfiltered_gyro_angle_x = (int)((gyro_x*0.01 + last_gyro_x_angle)*10) / 10.0;
 80030ea:	4b29      	ldr	r3, [pc, #164]	; (8003190 <kalman_filter+0x3c8>)

    // gyro angle  1
    gyro_angle_x = (int)((gyro_x*0.01 + last_x_angle)*10) / 10.0;
    gyro_angle_y = (int)((gyro_y*0.01 + last_y_angle)*10) / 10.0;
//    gyro_angle_z = gyro_z*0.01 + last_z_angle;
    gyro_angle_z = (int)((gyro_z*0.01)*10) / 10.0 + last_z_angle;
 80030ec:	4682      	mov	sl, r0

    // gyro angle  2
    unfiltered_gyro_angle_x = (int)((gyro_x*0.01 + last_gyro_x_angle)*10) / 10.0;
 80030ee:	6818      	ldr	r0, [r3, #0]
 80030f0:	f7fd fa4a 	bl	8000588 <__aeabi_f2d>
 80030f4:	4622      	mov	r2, r4
 80030f6:	462b      	mov	r3, r5
 80030f8:	f7fd f8e8 	bl	80002cc <__adddf3>
 80030fc:	2200      	movs	r2, #0
 80030fe:	4b1c      	ldr	r3, [pc, #112]	; (8003170 <kalman_filter+0x3a8>)
 8003100:	f7fd fa96 	bl	8000630 <__aeabi_dmul>
 8003104:	f7fd fd44 	bl	8000b90 <__aeabi_d2iz>
 8003108:	f7fd fa2c 	bl	8000564 <__aeabi_i2d>
 800310c:	2200      	movs	r2, #0
 800310e:	4b18      	ldr	r3, [pc, #96]	; (8003170 <kalman_filter+0x3a8>)
 8003110:	f7fd fbb8 	bl	8000884 <__aeabi_ddiv>
 8003114:	f7fd fd64 	bl	8000be0 <__aeabi_d2f>
 8003118:	e048      	b.n	80031ac <kalman_filter+0x3e4>
 800311a:	bf00      	nop
 800311c:	f3af 8000 	nop.w
 8003120:	725c3dee 	.word	0x725c3dee
 8003124:	404ca5dc 	.word	0x404ca5dc
 8003128:	47ae147b 	.word	0x47ae147b
 800312c:	3f847ae1 	.word	0x3f847ae1
 8003130:	20000624 	.word	0x20000624
 8003134:	20000008 	.word	0x20000008
 8003138:	20000040 	.word	0x20000040
 800313c:	200007a4 	.word	0x200007a4
 8003140:	200005e0 	.word	0x200005e0
 8003144:	20000814 	.word	0x20000814
 8003148:	4641f000 	.word	0x4641f000
 800314c:	43aa0000 	.word	0x43aa0000
 8003150:	200007c4 	.word	0x200007c4
 8003154:	200008a0 	.word	0x200008a0
 8003158:	200007cc 	.word	0x200007cc
 800315c:	20000004 	.word	0x20000004
 8003160:	200005c0 	.word	0x200005c0
 8003164:	20000970 	.word	0x20000970
 8003168:	200006a0 	.word	0x200006a0
 800316c:	200007a0 	.word	0x200007a0
 8003170:	40240000 	.word	0x40240000
 8003174:	20000968 	.word	0x20000968
 8003178:	20000618 	.word	0x20000618
 800317c:	2000096c 	.word	0x2000096c
 8003180:	20000644 	.word	0x20000644
 8003184:	20000830 	.word	0x20000830
 8003188:	200005bc 	.word	0x200005bc
 800318c:	200008c0 	.word	0x200008c0
 8003190:	200005dc 	.word	0x200005dc
 8003194:	20000940 	.word	0x20000940
 8003198:	20000024 	.word	0x20000024
 800319c:	200008a4 	.word	0x200008a4
 80031a0:	2000069c 	.word	0x2000069c
 80031a4:	20000810 	.word	0x20000810
 80031a8:	20000964 	.word	0x20000964
 80031ac:	4b65      	ldr	r3, [pc, #404]	; (8003344 <kalman_filter+0x57c>)
 80031ae:	6018      	str	r0, [r3, #0]
    unfiltered_gyro_angle_y = (int)((gyro_y*0.01 + last_gyro_y_angle)*10) / 10.0;
 80031b0:	4b65      	ldr	r3, [pc, #404]	; (8003348 <kalman_filter+0x580>)
    gyro_angle_y = (int)((gyro_y*0.01 + last_y_angle)*10) / 10.0;
//    gyro_angle_z = gyro_z*0.01 + last_z_angle;
    gyro_angle_z = (int)((gyro_z*0.01)*10) / 10.0 + last_z_angle;

    // gyro angle  2
    unfiltered_gyro_angle_x = (int)((gyro_x*0.01 + last_gyro_x_angle)*10) / 10.0;
 80031b2:	4604      	mov	r4, r0
    unfiltered_gyro_angle_y = (int)((gyro_y*0.01 + last_gyro_y_angle)*10) / 10.0;
 80031b4:	6818      	ldr	r0, [r3, #0]
 80031b6:	f7fd f9e7 	bl	8000588 <__aeabi_f2d>
 80031ba:	4642      	mov	r2, r8
 80031bc:	464b      	mov	r3, r9
 80031be:	f7fd f885 	bl	80002cc <__adddf3>
 80031c2:	2200      	movs	r2, #0
 80031c4:	4b61      	ldr	r3, [pc, #388]	; (800334c <kalman_filter+0x584>)
 80031c6:	f7fd fa33 	bl	8000630 <__aeabi_dmul>
 80031ca:	f7fd fce1 	bl	8000b90 <__aeabi_d2iz>
 80031ce:	f7fd f9c9 	bl	8000564 <__aeabi_i2d>
 80031d2:	2200      	movs	r2, #0
 80031d4:	4b5d      	ldr	r3, [pc, #372]	; (800334c <kalman_filter+0x584>)
 80031d6:	f7fd fb55 	bl	8000884 <__aeabi_ddiv>
 80031da:	f7fd fd01 	bl	8000be0 <__aeabi_d2f>
 80031de:	4b5c      	ldr	r3, [pc, #368]	; (8003350 <kalman_filter+0x588>)
 80031e0:	6018      	str	r0, [r3, #0]
    unfiltered_gyro_angle_z = (int)((gyro_z*0.01 + last_gyro_z_angle)*10) / 10.0;
 80031e2:	4b5c      	ldr	r3, [pc, #368]	; (8003354 <kalman_filter+0x58c>)
//    gyro_angle_z = gyro_z*0.01 + last_z_angle;
    gyro_angle_z = (int)((gyro_z*0.01)*10) / 10.0 + last_z_angle;

    // gyro angle  2
    unfiltered_gyro_angle_x = (int)((gyro_x*0.01 + last_gyro_x_angle)*10) / 10.0;
    unfiltered_gyro_angle_y = (int)((gyro_y*0.01 + last_gyro_y_angle)*10) / 10.0;
 80031e4:	4605      	mov	r5, r0
    unfiltered_gyro_angle_z = (int)((gyro_z*0.01 + last_gyro_z_angle)*10) / 10.0;
 80031e6:	6818      	ldr	r0, [r3, #0]
 80031e8:	f7fd f9ce 	bl	8000588 <__aeabi_f2d>
 80031ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80031f0:	f7fd f86c 	bl	80002cc <__adddf3>
 80031f4:	2200      	movs	r2, #0
 80031f6:	4b55      	ldr	r3, [pc, #340]	; (800334c <kalman_filter+0x584>)
 80031f8:	f7fd fa1a 	bl	8000630 <__aeabi_dmul>
 80031fc:	f7fd fcc8 	bl	8000b90 <__aeabi_d2iz>
 8003200:	f7fd f9b0 	bl	8000564 <__aeabi_i2d>
 8003204:	2200      	movs	r2, #0
 8003206:	4b51      	ldr	r3, [pc, #324]	; (800334c <kalman_filter+0x584>)
 8003208:	f7fd fb3c 	bl	8000884 <__aeabi_ddiv>
 800320c:	f7fd fce8 	bl	8000be0 <__aeabi_d2f>
 8003210:	4b51      	ldr	r3, [pc, #324]	; (8003358 <kalman_filter+0x590>)
 8003212:	6018      	str	r0, [r3, #0]

    //  
    angle_x = alpha * gyro_angle_x + (1.0 - alpha) * accel_angle_x;
 8003214:	4b51      	ldr	r3, [pc, #324]	; (800335c <kalman_filter+0x594>)
 8003216:	ed93 8a00 	vldr	s16, [r3]
    gyro_angle_z = (int)((gyro_z*0.01)*10) / 10.0 + last_z_angle;

    // gyro angle  2
    unfiltered_gyro_angle_x = (int)((gyro_x*0.01 + last_gyro_x_angle)*10) / 10.0;
    unfiltered_gyro_angle_y = (int)((gyro_y*0.01 + last_gyro_y_angle)*10) / 10.0;
    unfiltered_gyro_angle_z = (int)((gyro_z*0.01 + last_gyro_z_angle)*10) / 10.0;
 800321a:	4606      	mov	r6, r0

    //  
    angle_x = alpha * gyro_angle_x + (1.0 - alpha) * accel_angle_x;
 800321c:	ee18 0a10 	vmov	r0, s16
 8003220:	f7fd f9b2 	bl	8000588 <__aeabi_f2d>
 8003224:	4602      	mov	r2, r0
 8003226:	460b      	mov	r3, r1
 8003228:	2000      	movs	r0, #0
 800322a:	494d      	ldr	r1, [pc, #308]	; (8003360 <kalman_filter+0x598>)
 800322c:	f7fd f84c 	bl	80002c8 <__aeabi_dsub>
 8003230:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8003234:	4638      	mov	r0, r7
 8003236:	f7fd f9a7 	bl	8000588 <__aeabi_f2d>
 800323a:	ee69 7a08 	vmul.f32	s15, s18, s16
 800323e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003242:	ee17 0a90 	vmov	r0, s15
 8003246:	f7fd f99f 	bl	8000588 <__aeabi_f2d>
 800324a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800324e:	4680      	mov	r8, r0
 8003250:	4689      	mov	r9, r1
 8003252:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8003256:	f7fd f9eb 	bl	8000630 <__aeabi_dmul>
 800325a:	4602      	mov	r2, r0
 800325c:	460b      	mov	r3, r1
 800325e:	4640      	mov	r0, r8
 8003260:	4649      	mov	r1, r9
 8003262:	f7fd f833 	bl	80002cc <__adddf3>
 8003266:	f7fd fcbb 	bl	8000be0 <__aeabi_d2f>
 800326a:	4b3e      	ldr	r3, [pc, #248]	; (8003364 <kalman_filter+0x59c>)
 800326c:	4607      	mov	r7, r0
 800326e:	6018      	str	r0, [r3, #0]
    angle_y = alpha * gyro_angle_y + (1.0 - alpha) * accel_angle_y;
 8003270:	4658      	mov	r0, fp
 8003272:	f7fd f989 	bl	8000588 <__aeabi_f2d>
 8003276:	ee68 7a88 	vmul.f32	s15, s17, s16
 800327a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800327e:	ee17 0a90 	vmov	r0, s15
 8003282:	f7fd f981 	bl	8000588 <__aeabi_f2d>
 8003286:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800328a:	4680      	mov	r8, r0
 800328c:	4689      	mov	r9, r1
 800328e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8003292:	f7fd f9cd 	bl	8000630 <__aeabi_dmul>
 8003296:	4602      	mov	r2, r0
 8003298:	460b      	mov	r3, r1
 800329a:	4640      	mov	r0, r8
 800329c:	4649      	mov	r1, r9
 800329e:	f7fd f815 	bl	80002cc <__adddf3>
 80032a2:	f7fd fc9d 	bl	8000be0 <__aeabi_d2f>
 80032a6:	4b30      	ldr	r3, [pc, #192]	; (8003368 <kalman_filter+0x5a0>)
 80032a8:	6018      	str	r0, [r3, #0]
    angle_z = gyro_angle_z;
 80032aa:	4b30      	ldr	r3, [pc, #192]	; (800336c <kalman_filter+0x5a4>)
 80032ac:	f8c3 a000 	str.w	sl, [r3]


    //   ...
    last_x_angle = angle_x;
 80032b0:	4b2f      	ldr	r3, [pc, #188]	; (8003370 <kalman_filter+0x5a8>)
 80032b2:	601f      	str	r7, [r3, #0]
    last_y_angle = angle_y;
 80032b4:	4b2f      	ldr	r3, [pc, #188]	; (8003374 <kalman_filter+0x5ac>)
 80032b6:	6018      	str	r0, [r3, #0]
    last_z_angle = angle_z;
 80032b8:	4b2f      	ldr	r3, [pc, #188]	; (8003378 <kalman_filter+0x5b0>)
 80032ba:	f8c3 a000 	str.w	sl, [r3]
    last_gyro_x_angle = unfiltered_gyro_angle_x;
 80032be:	4b2f      	ldr	r3, [pc, #188]	; (800337c <kalman_filter+0x5b4>)
 80032c0:	601c      	str	r4, [r3, #0]
    last_gyro_y_angle = unfiltered_gyro_angle_y;
 80032c2:	4b21      	ldr	r3, [pc, #132]	; (8003348 <kalman_filter+0x580>)
 80032c4:	601d      	str	r5, [r3, #0]
    last_gyro_z_angle = unfiltered_gyro_angle_z;
 80032c6:	4b23      	ldr	r3, [pc, #140]	; (8003354 <kalman_filter+0x58c>)
    unfiltered_gyro_angle_y = (int)((gyro_y*0.01 + last_gyro_y_angle)*10) / 10.0;
    unfiltered_gyro_angle_z = (int)((gyro_z*0.01 + last_gyro_z_angle)*10) / 10.0;

    //  
    angle_x = alpha * gyro_angle_x + (1.0 - alpha) * accel_angle_x;
    angle_y = alpha * gyro_angle_y + (1.0 - alpha) * accel_angle_y;
 80032c8:	4680      	mov	r8, r0
    last_z_angle = angle_z;
    last_gyro_x_angle = unfiltered_gyro_angle_x;
    last_gyro_y_angle = unfiltered_gyro_angle_y;
    last_gyro_z_angle = unfiltered_gyro_angle_z;

    sprintf(fstr,"ACC:%7.2f,%7.2f,%7.2f#GYR:%7.2f,%7.2f,%7.2f#FIL:%7.2f,%7.2f,%7.2f\r\n",
 80032ca:	f08a 4000 	eor.w	r0, sl, #2147483648	; 0x80000000
    last_x_angle = angle_x;
    last_y_angle = angle_y;
    last_z_angle = angle_z;
    last_gyro_x_angle = unfiltered_gyro_angle_x;
    last_gyro_y_angle = unfiltered_gyro_angle_y;
    last_gyro_z_angle = unfiltered_gyro_angle_z;
 80032ce:	601e      	str	r6, [r3, #0]

    sprintf(fstr,"ACC:%7.2f,%7.2f,%7.2f#GYR:%7.2f,%7.2f,%7.2f#FIL:%7.2f,%7.2f,%7.2f\r\n",
 80032d0:	f7fd f95a 	bl	8000588 <__aeabi_f2d>
 80032d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80032d8:	4640      	mov	r0, r8
 80032da:	f7fd f955 	bl	8000588 <__aeabi_f2d>
 80032de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80032e2:	4638      	mov	r0, r7
 80032e4:	f7fd f950 	bl	8000588 <__aeabi_f2d>
 80032e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80032ec:	4630      	mov	r0, r6
 80032ee:	f7fd f94b 	bl	8000588 <__aeabi_f2d>
 80032f2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80032f6:	4628      	mov	r0, r5
 80032f8:	f7fd f946 	bl	8000588 <__aeabi_f2d>
 80032fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003300:	4620      	mov	r0, r4
 8003302:	f7fd f941 	bl	8000588 <__aeabi_f2d>
 8003306:	ed9d 7b12 	vldr	d7, [sp, #72]	; 0x48
 800330a:	2200      	movs	r2, #0
 800330c:	2300      	movs	r3, #0
 800330e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003312:	ed8d 7b00 	vstr	d7, [sp]
 8003316:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800331a:	4919      	ldr	r1, [pc, #100]	; (8003380 <kalman_filter+0x5b8>)
 800331c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003320:	a817      	add	r0, sp, #92	; 0x5c
 8003322:	f001 f86b 	bl	80043fc <sprintf>
    		accel_angle_x,accel_angle_y,accel_angle_z,             	// ACCEL
			unfiltered_gyro_angle_x,unfiltered_gyro_angle_y,unfiltered_gyro_angle_z, // GYRO
			angle_x,angle_y,angle_z*-1		// Filtered
    );

    HAL_UART_Transmit(&huart2,(uint8_t *)fstr, strlen(fstr),1000);
 8003326:	a817      	add	r0, sp, #92	; 0x5c
 8003328:	f7fc ff72 	bl	8000210 <strlen>
 800332c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003330:	b282      	uxth	r2, r0
 8003332:	a917      	add	r1, sp, #92	; 0x5c
 8003334:	4813      	ldr	r0, [pc, #76]	; (8003384 <kalman_filter+0x5bc>)
 8003336:	f7ff fbbd 	bl	8002ab4 <HAL_UART_Transmit>
}
 800333a:	b031      	add	sp, #196	; 0xc4
 800333c:	ecbd 8b04 	vpop	{d8-d9}
 8003340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003344:	200007d0 	.word	0x200007d0
 8003348:	20000620 	.word	0x20000620
 800334c:	40240000 	.word	0x40240000
 8003350:	200006e4 	.word	0x200006e4
 8003354:	20000658 	.word	0x20000658
 8003358:	20000834 	.word	0x20000834
 800335c:	20000000 	.word	0x20000000
 8003360:	3ff00000 	.word	0x3ff00000
 8003364:	2000083c 	.word	0x2000083c
 8003368:	20000838 	.word	0x20000838
 800336c:	200007c8 	.word	0x200007c8
 8003370:	20000618 	.word	0x20000618
 8003374:	20000644 	.word	0x20000644
 8003378:	200005bc 	.word	0x200005bc
 800337c:	200005dc 	.word	0x200005dc
 8003380:	080072e0 	.word	0x080072e0
 8003384:	20000900 	.word	0x20000900

08003388 <HAL_TIM_PeriodElapsedCallback>:
		HAL_UART_Receive_IT(&huart5,(uint8_t *)&Rx_Data5, 1);
	} */
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003388:	b570      	push	{r4, r5, r6, lr}
	int n;
	char tstr[20];

	if(htim->Instance==TIM2) {       // 1 sec interrupt
 800338a:	6803      	ldr	r3, [r0, #0]
		HAL_UART_Receive_IT(&huart5,(uint8_t *)&Rx_Data5, 1);
	} */
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800338c:	ed2d 8b02 	vpush	{d8}
	int n;
	char tstr[20];

	if(htim->Instance==TIM2) {       // 1 sec interrupt
 8003390:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
		HAL_UART_Receive_IT(&huart5,(uint8_t *)&Rx_Data5, 1);
	} */
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003394:	b088      	sub	sp, #32
	int n;
	char tstr[20];

	if(htim->Instance==TIM2) {       // 1 sec interrupt
 8003396:	d104      	bne.n	80033a2 <HAL_TIM_PeriodElapsedCallback+0x1a>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8003398:	2120      	movs	r1, #32
 800339a:	4848      	ldr	r0, [pc, #288]	; (80034bc <HAL_TIM_PeriodElapsedCallback+0x134>)
 800339c:	f7fe f8fa 	bl	8001594 <HAL_GPIO_TogglePin>
 80033a0:	e087      	b.n	80034b2 <HAL_TIM_PeriodElapsedCallback+0x12a>
	}
	else if(htim->Instance==TIM3) {  // 1/100 sec interrupt
 80033a2:	4a47      	ldr	r2, [pc, #284]	; (80034c0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	f040 8084 	bne.w	80034b2 <HAL_TIM_PeriodElapsedCallback+0x12a>
		if(!i2cStart) return;
 80033aa:	4b46      	ldr	r3, [pc, #280]	; (80034c4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d07f      	beq.n	80034b2 <HAL_TIM_PeriodElapsedCallback+0x12a>
		i2cTxData[0] = (uint8_t)0x3B;      // 0x3B - GYRO data register start address
 80033b2:	4b45      	ldr	r3, [pc, #276]	; (80034c8 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80033b4:	223b      	movs	r2, #59	; 0x3b
 80033b6:	701a      	strb	r2, [r3, #0]
		i2cTxData[1] = (uint8_t)0;         // 0
 80033b8:	2200      	movs	r2, #0
 80033ba:	705a      	strb	r2, [r3, #1]
		while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)&i2cTxData[0],1,1000)!=HAL_OK);  // 0x3B
 80033bc:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80033c0:	9400      	str	r4, [sp, #0]
 80033c2:	2301      	movs	r3, #1
 80033c4:	4a40      	ldr	r2, [pc, #256]	; (80034c8 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80033c6:	4841      	ldr	r0, [pc, #260]	; (80034cc <HAL_TIM_PeriodElapsedCallback+0x144>)
 80033c8:	21d0      	movs	r1, #208	; 0xd0
 80033ca:	f7fe fa53 	bl	8001874 <HAL_I2C_Master_Transmit>
 80033ce:	2800      	cmp	r0, #0
 80033d0:	d1f6      	bne.n	80033c0 <HAL_TIM_PeriodElapsedCallback+0x38>
		while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)MPU6050,(uint8_t *)bufdata,14,1000)!=HAL_OK);
 80033d2:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80033d6:	9400      	str	r4, [sp, #0]
 80033d8:	230e      	movs	r3, #14
 80033da:	4a3d      	ldr	r2, [pc, #244]	; (80034d0 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80033dc:	483b      	ldr	r0, [pc, #236]	; (80034cc <HAL_TIM_PeriodElapsedCallback+0x144>)
 80033de:	21d0      	movs	r1, #208	; 0xd0
 80033e0:	f7fe fb1e 	bl	8001a20 <HAL_I2C_Master_Receive>
 80033e4:	2800      	cmp	r0, #0
 80033e6:	d1f6      	bne.n	80033d6 <HAL_TIM_PeriodElapsedCallback+0x4e>
 80033e8:	4c3a      	ldr	r4, [pc, #232]	; (80034d4 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80033ea:	4602      	mov	r2, r0

		for(n=0;n<7;n++)	nn[n] = ((int16_t)(bufdata[n*2]<<8)| bufdata[n*2+1]);
 80033ec:	4838      	ldr	r0, [pc, #224]	; (80034d0 <HAL_TIM_PeriodElapsedCallback+0x148>)
	else if(htim->Instance==TIM3) {  // 1/100 sec interrupt
		if(!i2cStart) return;
		i2cTxData[0] = (uint8_t)0x3B;      // 0x3B - GYRO data register start address
		i2cTxData[1] = (uint8_t)0;         // 0
		while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)&i2cTxData[0],1,1000)!=HAL_OK);  // 0x3B
		while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)MPU6050,(uint8_t *)bufdata,14,1000)!=HAL_OK);
 80033ee:	4621      	mov	r1, r4
 80033f0:	4625      	mov	r5, r4

		for(n=0;n<7;n++)	nn[n] = ((int16_t)(bufdata[n*2]<<8)| bufdata[n*2+1]);
 80033f2:	1883      	adds	r3, r0, r2
 80033f4:	5686      	ldrsb	r6, [r0, r2]
 80033f6:	785b      	ldrb	r3, [r3, #1]
 80033f8:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 80033fc:	ee07 3a90 	vmov	s15, r3
 8003400:	3202      	adds	r2, #2
 8003402:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003406:	2a0e      	cmp	r2, #14
 8003408:	ece1 7a01 	vstmia	r1!, {s15}
 800340c:	d1f1      	bne.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x6a>
	    memset(bufdata,0x00,14);
 800340e:	2100      	movs	r1, #0
 8003410:	482f      	ldr	r0, [pc, #188]	; (80034d0 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8003412:	f000 ffd9 	bl	80043c8 <memset>

		// 10ms   10  10      .
		// ,  10    .  1......
		Ten++;
 8003416:	4a30      	ldr	r2, [pc, #192]	; (80034d8 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8003418:	7813      	ldrb	r3, [r2, #0]
 800341a:	3301      	adds	r3, #1
 800341c:	b2db      	uxtb	r3, r3
 800341e:	7013      	strb	r3, [r2, #0]
		if(Ten < 10) {
 8003420:	7813      	ldrb	r3, [r2, #0]
 8003422:	2b09      	cmp	r3, #9
 8003424:	d80d      	bhi.n	8003442 <HAL_TIM_PeriodElapsedCallback+0xba>
 8003426:	4b2d      	ldr	r3, [pc, #180]	; (80034dc <HAL_TIM_PeriodElapsedCallback+0x154>)
 8003428:	f103 021c 	add.w	r2, r3, #28
			for(n=0;n<7;n++) nnadd[n] += nn[n];
 800342c:	edd3 7a00 	vldr	s15, [r3]
 8003430:	ecb4 7a01 	vldmia	r4!, {s14}
 8003434:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003438:	ece3 7a01 	vstmia	r3!, {s15}
 800343c:	429a      	cmp	r2, r3
 800343e:	d1f5      	bne.n	800342c <HAL_TIM_PeriodElapsedCallback+0xa4>
 8003440:	e037      	b.n	80034b2 <HAL_TIM_PeriodElapsedCallback+0x12a>
			return;
		}
		else Ten = 10;
 8003442:	230a      	movs	r3, #10
 8003444:	7013      	strb	r3, [r2, #0]

		// 10   .  ....
		if(!calibrate) {
 8003446:	4b26      	ldr	r3, [pc, #152]	; (80034e0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8003448:	781a      	ldrb	r2, [r3, #0]
 800344a:	b97a      	cbnz	r2, 800346c <HAL_TIM_PeriodElapsedCallback+0xe4>
 800344c:	4a23      	ldr	r2, [pc, #140]	; (80034dc <HAL_TIM_PeriodElapsedCallback+0x154>)
 800344e:	4925      	ldr	r1, [pc, #148]	; (80034e4 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8003450:	f102 001c 	add.w	r0, r2, #28
			for(n=0;n<7;n++)	Caliave[n] = nnadd[n] / 10.0; //   .
 8003454:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003458:	ecf2 6a01 	vldmia	r2!, {s13}
 800345c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003460:	4290      	cmp	r0, r2
 8003462:	ece1 7a01 	vstmia	r1!, {s15}
 8003466:	d1f7      	bne.n	8003458 <HAL_TIM_PeriodElapsedCallback+0xd0>
			calibrate = 1;
 8003468:	2201      	movs	r2, #1
 800346a:	701a      	strb	r2, [r3, #0]
		nn[4] -= Caliave[4];//	nn[4] /= 131;		// gyro x , 250/sec 65536/255 = 262/2 = 131
		nn[5] -= Caliave[5];//	nn[5] /= 131;		// gyro y
		nn[6] -= Caliave[6];//	nn[6] /= 131;		// gyro z
		*/

		kalman_filter();
 800346c:	f7ff fcac 	bl	8002dc8 <kalman_filter>
		sprintf(tstr,"%8.2f%8.2f",nn[3],(nn[3]+12412)/340);
 8003470:	ed95 8a03 	vldr	s16, [r5, #12]
 8003474:	ee18 0a10 	vmov	r0, s16
 8003478:	f7fd f886 	bl	8000588 <__aeabi_f2d>
 800347c:	eddf 7a1a 	vldr	s15, [pc, #104]	; 80034e8 <HAL_TIM_PeriodElapsedCallback+0x160>
 8003480:	ee38 8a27 	vadd.f32	s16, s16, s15
 8003484:	eddf 7a19 	vldr	s15, [pc, #100]	; 80034ec <HAL_TIM_PeriodElapsedCallback+0x164>
 8003488:	ee88 7a27 	vdiv.f32	s14, s16, s15
 800348c:	4604      	mov	r4, r0
 800348e:	460d      	mov	r5, r1
 8003490:	ee17 0a10 	vmov	r0, s14
 8003494:	f7fd f878 	bl	8000588 <__aeabi_f2d>
 8003498:	4622      	mov	r2, r4
 800349a:	e9cd 0100 	strd	r0, r1, [sp]
 800349e:	462b      	mov	r3, r5
 80034a0:	4913      	ldr	r1, [pc, #76]	; (80034f0 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80034a2:	a803      	add	r0, sp, #12
 80034a4:	f000 ffaa 	bl	80043fc <sprintf>
		TLCD_Puts(1,0,tstr);
 80034a8:	aa03      	add	r2, sp, #12
 80034aa:	2100      	movs	r1, #0
 80034ac:	2001      	movs	r0, #1
 80034ae:	f000 fcea 	bl	8003e86 <TLCD_Puts>
	}
}
 80034b2:	b008      	add	sp, #32
 80034b4:	ecbd 8b02 	vpop	{d8}
 80034b8:	bd70      	pop	{r4, r5, r6, pc}
 80034ba:	bf00      	nop
 80034bc:	40020000 	.word	0x40020000
 80034c0:	40000400 	.word	0x40000400
 80034c4:	2000065c 	.word	0x2000065c
 80034c8:	200007c0 	.word	0x200007c0
 80034cc:	2000074c 	.word	0x2000074c
 80034d0:	20000648 	.word	0x20000648
 80034d4:	200005e0 	.word	0x200005e0
 80034d8:	20000640 	.word	0x20000640
 80034dc:	200005fc 	.word	0x200005fc
 80034e0:	2000061c 	.word	0x2000061c
 80034e4:	200005c0 	.word	0x200005c0
 80034e8:	4641f000 	.word	0x4641f000
 80034ec:	43aa0000 	.word	0x43aa0000
 80034f0:	08007324 	.word	0x08007324

080034f4 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80034f4:	b530      	push	{r4, r5, lr}
 80034f6:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80034f8:	4b2a      	ldr	r3, [pc, #168]	; (80035a4 <SystemClock_Config+0xb0>)
 80034fa:	2100      	movs	r1, #0
 80034fc:	9100      	str	r1, [sp, #0]
 80034fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003500:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003504:	641a      	str	r2, [r3, #64]	; 0x40
 8003506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800350c:	9300      	str	r3, [sp, #0]
 800350e:	9b00      	ldr	r3, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003510:	4b25      	ldr	r3, [pc, #148]	; (80035a8 <SystemClock_Config+0xb4>)
 8003512:	9101      	str	r1, [sp, #4]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003522:	9301      	str	r3, [sp, #4]
 8003524:	9b01      	ldr	r3, [sp, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003526:	2301      	movs	r3, #1
 8003528:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800352a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800352e:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003530:	f44f 0380 	mov.w	r3, #4194304	; 0x400000

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003534:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003536:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003538:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 180;
 800353a:	23b4      	movs	r3, #180	; 0xb4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800353c:	a807      	add	r0, sp, #28

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800353e:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003540:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003542:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003544:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003546:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003548:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800354a:	f7fe fd0f 	bl	8001f6c <HAL_RCC_OscConfig>
 800354e:	b100      	cbz	r0, 8003552 <SystemClock_Config+0x5e>
 8003550:	e7fe      	b.n	8003550 <SystemClock_Config+0x5c>
    Error_Handler();
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003552:	f7fe fbd5 	bl	8001d00 <HAL_PWREx_EnableOverDrive>
 8003556:	b100      	cbz	r0, 800355a <SystemClock_Config+0x66>
 8003558:	e7fe      	b.n	8003558 <SystemClock_Config+0x64>
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800355a:	230f      	movs	r3, #15
 800355c:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800355e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003562:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003564:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003566:	2105      	movs	r1, #5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003568:	f44f 5380 	mov.w	r3, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800356c:	a802      	add	r0, sp, #8

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800356e:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003570:	9306      	str	r3, [sp, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003572:	f7fe fc11 	bl	8001d98 <HAL_RCC_ClockConfig>
 8003576:	4604      	mov	r4, r0
 8003578:	b100      	cbz	r0, 800357c <SystemClock_Config+0x88>
 800357a:	e7fe      	b.n	800357a <SystemClock_Config+0x86>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800357c:	f7fe fcc0 	bl	8001f00 <HAL_RCC_GetHCLKFreq>
 8003580:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003584:	fbb0 f0f3 	udiv	r0, r0, r3
 8003588:	f7fd fda2 	bl	80010d0 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800358c:	4628      	mov	r0, r5
 800358e:	f7fd fdb5 	bl	80010fc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003592:	4622      	mov	r2, r4
 8003594:	4621      	mov	r1, r4
 8003596:	f04f 30ff 	mov.w	r0, #4294967295
 800359a:	f7fd fd59 	bl	8001050 <HAL_NVIC_SetPriority>
}
 800359e:	b015      	add	sp, #84	; 0x54
 80035a0:	bd30      	pop	{r4, r5, pc}
 80035a2:	bf00      	nop
 80035a4:	40023800 	.word	0x40023800
 80035a8:	40007000 	.word	0x40007000

080035ac <main>:
}

/* USER CODE END 0 */

int main(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b090      	sub	sp, #64	; 0x40
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035b0:	2400      	movs	r4, #0
 80035b2:	4d71      	ldr	r5, [pc, #452]	; (8003778 <main+0x1cc>)
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035b4:	f7fd fd04 	bl	8000fc0 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80035b8:	f7ff ff9c 	bl	80034f4 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035bc:	9405      	str	r4, [sp, #20]
 80035be:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80035c0:	486e      	ldr	r0, [pc, #440]	; (800377c <main+0x1d0>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035c2:	f043 0304 	orr.w	r3, r3, #4
 80035c6:	632b      	str	r3, [r5, #48]	; 0x30
 80035c8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80035ca:	f003 0304 	and.w	r3, r3, #4
 80035ce:	9305      	str	r3, [sp, #20]
 80035d0:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80035d2:	9406      	str	r4, [sp, #24]
 80035d4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80035d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035da:	632b      	str	r3, [r5, #48]	; 0x30
 80035dc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80035de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035e2:	9306      	str	r3, [sp, #24]
 80035e4:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e6:	9407      	str	r4, [sp, #28]
 80035e8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80035ea:	f043 0301 	orr.w	r3, r3, #1
 80035ee:	632b      	str	r3, [r5, #48]	; 0x30
 80035f0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80035f2:	f003 0301 	and.w	r3, r3, #1
 80035f6:	9307      	str	r3, [sp, #28]
 80035f8:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035fa:	9408      	str	r4, [sp, #32]
 80035fc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80035fe:	f043 0302 	orr.w	r3, r3, #2
 8003602:	632b      	str	r3, [r5, #48]	; 0x30
 8003604:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	9308      	str	r3, [sp, #32]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800360c:	4622      	mov	r2, r4
 800360e:	f640 410f 	movw	r1, #3087	; 0xc0f

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003612:	9b08      	ldr	r3, [sp, #32]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003614:	f7fd ffba 	bl	800158c <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|MPU6050_PWR_Pin, GPIO_PIN_RESET);
 8003618:	4622      	mov	r2, r4
 800361a:	f248 0160 	movw	r1, #32864	; 0x8060
 800361e:	4858      	ldr	r0, [pc, #352]	; (8003780 <main+0x1d4>)
 8003620:	f7fd ffb4 	bl	800158c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003624:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003628:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800362a:	a90b      	add	r1, sp, #44	; 0x2c
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|MPU6050_PWR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800362c:	4b55      	ldr	r3, [pc, #340]	; (8003784 <main+0x1d8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800362e:	4853      	ldr	r0, [pc, #332]	; (800377c <main+0x1d0>)
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|MPU6050_PWR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003630:	930c      	str	r3, [sp, #48]	; 0x30

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003632:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|MPU6050_PWR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003636:	f7fd fecf 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800363a:	f640 430f 	movw	r3, #3087	; 0xc0f
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800363e:	a90b      	add	r1, sp, #44	; 0x2c
 8003640:	484e      	ldr	r0, [pc, #312]	; (800377c <main+0x1d0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003642:	930b      	str	r3, [sp, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003644:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003646:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003648:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800364a:	f7fd fec5 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 800364e:	2360      	movs	r3, #96	; 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003650:	a90b      	add	r1, sp, #44	; 0x2c
 8003652:	484b      	ldr	r0, [pc, #300]	; (8003780 <main+0x1d4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 8003654:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003656:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003658:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365a:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : MPU6050_PWR_Pin */
  GPIO_InitStruct.Pin = MPU6050_PWR_Pin;
 800365c:	f44f 4700 	mov.w	r7, #32768	; 0x8000
  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003660:	f7fd feba 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU6050_PWR_Pin */
  GPIO_InitStruct.Pin = MPU6050_PWR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003664:	f04f 0802 	mov.w	r8, #2
  HAL_GPIO_Init(MPU6050_PWR_GPIO_Port, &GPIO_InitStruct);
 8003668:	a90b      	add	r1, sp, #44	; 0x2c
 800366a:	4845      	ldr	r0, [pc, #276]	; (8003780 <main+0x1d4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : MPU6050_PWR_Pin */
  GPIO_InitStruct.Pin = MPU6050_PWR_Pin;
 800366c:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800366e:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003670:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003672:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  HAL_GPIO_Init(MPU6050_PWR_GPIO_Port, &GPIO_InitStruct);
 8003676:	f7fd feaf 	bl	80013d8 <HAL_GPIO_Init>
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800367a:	9404      	str	r4, [sp, #16]
 800367c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800367e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003682:	632b      	str	r3, [r5, #48]	; 0x30
 8003684:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003686:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800368a:	4622      	mov	r2, r4
 800368c:	4621      	mov	r1, r4
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800368e:	9304      	str	r3, [sp, #16]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8003690:	200b      	movs	r0, #11
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003692:	9b04      	ldr	r3, [sp, #16]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8003694:	f7fd fcdc 	bl	8001050 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003698:	200b      	movs	r0, #11
 800369a:	f7fd fd0d 	bl	80010b8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800369e:	4622      	mov	r2, r4
 80036a0:	4621      	mov	r1, r4
 80036a2:	2011      	movs	r0, #17
 80036a4:	f7fd fcd4 	bl	8001050 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80036a8:	2011      	movs	r0, #17
 80036aa:	f7fd fd05 	bl	80010b8 <HAL_NVIC_EnableIRQ>

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 80036ae:	4836      	ldr	r0, [pc, #216]	; (8003788 <main+0x1dc>)
  huart2.Init.BaudRate = 115200;
 80036b0:	4b36      	ldr	r3, [pc, #216]	; (800378c <main+0x1e0>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80036b2:	6084      	str	r4, [r0, #8]
/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 80036b4:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
 80036b8:	e880 0028 	stmia.w	r0, {r3, r5}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80036bc:	230c      	movs	r3, #12
{

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
 80036be:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80036c0:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80036c2:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036c4:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80036c6:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80036c8:	f7ff f9c6 	bl	8002a58 <HAL_UART_Init>
 80036cc:	b100      	cbz	r0, 80036d0 <main+0x124>
 80036ce:	e7fe      	b.n	80036ce <main+0x122>

/* I2C1 init function */
static void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
 80036d0:	4b2f      	ldr	r3, [pc, #188]	; (8003790 <main+0x1e4>)
  hi2c1.Init.ClockSpeed = 100000;
 80036d2:	4a30      	ldr	r2, [pc, #192]	; (8003794 <main+0x1e8>)
 80036d4:	4930      	ldr	r1, [pc, #192]	; (8003798 <main+0x1ec>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80036d6:	6098      	str	r0, [r3, #8]
/* I2C1 init function */
static void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
  hi2c1.Init.ClockSpeed = 100000;
 80036d8:	e883 0006 	stmia.w	r3, {r1, r2}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
 80036dc:	60d8      	str	r0, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036e2:	6158      	str	r0, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80036e4:	6198      	str	r0, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036e6:	61d8      	str	r0, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036e8:	6218      	str	r0, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80036ea:	4618      	mov	r0, r3

  hi2c1.Instance = I2C1;
  hi2c1.Init.ClockSpeed = 100000;
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036ec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80036ee:	f7fe f853 	bl	8001798 <HAL_I2C_Init>
 80036f2:	b100      	cbz	r0, 80036f6 <main+0x14a>
 80036f4:	e7fe      	b.n	80036f4 <main+0x148>
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 80036f6:	4c29      	ldr	r4, [pc, #164]	; (800379c <main+0x1f0>)
  htim2.Init.Prescaler = 9000;
 80036f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80036fc:	f242 3928 	movw	r9, #9000	; 0x2328
 8003700:	e884 0208 	stmia.w	r4, {r3, r9}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003704:	60a0      	str	r0, [r4, #8]
  htim2.Init.Period = 9999;
 8003706:	f242 730f 	movw	r3, #9999	; 0x270f
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800370a:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800370c:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 9000;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 9999;
 800370e:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003710:	f7ff f810 	bl	8002734 <HAL_TIM_Base_Init>
 8003714:	b100      	cbz	r0, 8003718 <main+0x16c>
 8003716:	e7fe      	b.n	8003716 <main+0x16a>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003718:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800371c:	a90b      	add	r1, sp, #44	; 0x2c
 800371e:	4620      	mov	r0, r4
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003720:	950b      	str	r5, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003722:	f7fe fe42 	bl	80023aa <HAL_TIM_ConfigClockSource>
 8003726:	b100      	cbz	r0, 800372a <main+0x17e>
 8003728:	e7fe      	b.n	8003728 <main+0x17c>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800372a:	9009      	str	r0, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800372c:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800372e:	a909      	add	r1, sp, #36	; 0x24
 8003730:	4620      	mov	r0, r4
 8003732:	f7ff f819 	bl	8002768 <HAL_TIMEx_MasterConfigSynchronization>
 8003736:	b100      	cbz	r0, 800373a <main+0x18e>
 8003738:	e7fe      	b.n	8003738 <main+0x18c>
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 800373a:	4c19      	ldr	r4, [pc, #100]	; (80037a0 <main+0x1f4>)
 800373c:	4b19      	ldr	r3, [pc, #100]	; (80037a4 <main+0x1f8>)
  htim3.Init.Prescaler = 9000;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800373e:	60a0      	str	r0, [r4, #8]

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 9000;
 8003740:	e884 0208 	stmia.w	r4, {r3, r9}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 4999;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003744:	6120      	str	r0, [r4, #16]
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 9000;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 4999;
 8003746:	f241 3387 	movw	r3, #4999	; 0x1387
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800374a:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 9000;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 4999;
 800374c:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800374e:	f7fe fff1 	bl	8002734 <HAL_TIM_Base_Init>
 8003752:	b100      	cbz	r0, 8003756 <main+0x1aa>
 8003754:	e7fe      	b.n	8003754 <main+0x1a8>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003756:	a90b      	add	r1, sp, #44	; 0x2c
 8003758:	4620      	mov	r0, r4
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800375a:	950b      	str	r5, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800375c:	f7fe fe25 	bl	80023aa <HAL_TIM_ConfigClockSource>
 8003760:	b100      	cbz	r0, 8003764 <main+0x1b8>
 8003762:	e7fe      	b.n	8003762 <main+0x1b6>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003764:	9009      	str	r0, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003766:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003768:	a909      	add	r1, sp, #36	; 0x24
 800376a:	4620      	mov	r0, r4
 800376c:	f7fe fffc 	bl	8002768 <HAL_TIMEx_MasterConfigSynchronization>
 8003770:	4604      	mov	r4, r0
 8003772:	b1c8      	cbz	r0, 80037a8 <main+0x1fc>
 8003774:	e7fe      	b.n	8003774 <main+0x1c8>
 8003776:	bf00      	nop
 8003778:	40023800 	.word	0x40023800
 800377c:	40020800 	.word	0x40020800
 8003780:	40020000 	.word	0x40020000
 8003784:	10120000 	.word	0x10120000
 8003788:	20000900 	.word	0x20000900
 800378c:	40004400 	.word	0x40004400
 8003790:	2000074c 	.word	0x2000074c
 8003794:	000186a0 	.word	0x000186a0
 8003798:	40005400 	.word	0x40005400
 800379c:	200008c4 	.word	0x200008c4
 80037a0:	200007d4 	.word	0x200007d4
 80037a4:	40000400 	.word	0x40000400
  MX_I2C1_Init();
  MX_TIM2_Init();
  MX_TIM3_Init();

  /* USER CODE BEGIN 2 */
	TLCD_Init(GPIOC,GPIO_PIN_10,GPIO_PIN_11,GPIO_PIN_0,GPIO_PIN_1,GPIO_PIN_2,GPIO_PIN_3);
 80037a8:	2308      	movs	r3, #8
 80037aa:	9302      	str	r3, [sp, #8]
 80037ac:	2304      	movs	r3, #4
 80037ae:	9301      	str	r3, [sp, #4]
 80037b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037b4:	4633      	mov	r3, r6
 80037b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80037ba:	4874      	ldr	r0, [pc, #464]	; (800398c <main+0x3e0>)
 80037bc:	f8cd 8000 	str.w	r8, [sp]
 80037c0:	f000 fad8 	bl	8003d74 <TLCD_Init>
	TLCD_Puts(1,0,"Wait a moment...");
 80037c4:	4630      	mov	r0, r6
 80037c6:	4a72      	ldr	r2, [pc, #456]	; (8003990 <main+0x3e4>)
 80037c8:	4621      	mov	r1, r4
 80037ca:	f000 fb5c 	bl	8003e86 <TLCD_Puts>
	TLCD_Puts(2,0,"GYRO Sensor init");
 80037ce:	4a71      	ldr	r2, [pc, #452]	; (8003994 <main+0x3e8>)
 80037d0:	4621      	mov	r1, r4
 80037d2:	4640      	mov	r0, r8
 80037d4:	f000 fb57 	bl	8003e86 <TLCD_Puts>

    // START MPU6050 --------------------------------------------------------------------
    //  mpu6050     .
    HAL_GPIO_WritePin(GPIOA, MPU6050_PWR_Pin, GPIO_PIN_RESET);    // PA15 pin Off...
 80037d8:	4622      	mov	r2, r4
 80037da:	4639      	mov	r1, r7
 80037dc:	486e      	ldr	r0, [pc, #440]	; (8003998 <main+0x3ec>)
 80037de:	f7fd fed5 	bl	800158c <HAL_GPIO_WritePin>
    HAL_Delay(2000000);   // wait 0.5 sec for MPU6050 power reset
 80037e2:	486e      	ldr	r0, [pc, #440]	; (800399c <main+0x3f0>)
 80037e4:	f7fd fc14 	bl	8001010 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, MPU6050_PWR_Pin, GPIO_PIN_SET);    // PA15 pin On...
 80037e8:	4632      	mov	r2, r6
 80037ea:	4639      	mov	r1, r7
 80037ec:	486a      	ldr	r0, [pc, #424]	; (8003998 <main+0x3ec>)
 80037ee:	f7fd fecd 	bl	800158c <HAL_GPIO_WritePin>
    HAL_Delay(500000);   //    0.5 .
 80037f2:	486b      	ldr	r0, [pc, #428]	; (80039a0 <main+0x3f4>)
 80037f4:	f7fd fc0c 	bl	8001010 <HAL_Delay>

  	i2cTxData[0] = (uint8_t)RA_PWR_ADDR;      // 0x6B ; power on
 80037f8:	4b6a      	ldr	r3, [pc, #424]	; (80039a4 <main+0x3f8>)
 80037fa:	226b      	movs	r2, #107	; 0x6b
 80037fc:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t) RA_PWR_MGMT_1;    // 0
 80037fe:	705c      	strb	r4, [r3, #1]
  	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8003800:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8003804:	4c67      	ldr	r4, [pc, #412]	; (80039a4 <main+0x3f8>)
 8003806:	9600      	str	r6, [sp, #0]
 8003808:	2302      	movs	r3, #2
 800380a:	4622      	mov	r2, r4
 800380c:	21d0      	movs	r1, #208	; 0xd0
 800380e:	4866      	ldr	r0, [pc, #408]	; (80039a8 <main+0x3fc>)
 8003810:	f7fe f830 	bl	8001874 <HAL_I2C_Master_Transmit>
 8003814:	4605      	mov	r5, r0
 8003816:	2800      	cmp	r0, #0
 8003818:	d1f4      	bne.n	8003804 <main+0x258>
  	HAL_Delay(100000);    // wait 0.1 sec for MPU6050 START
 800381a:	4864      	ldr	r0, [pc, #400]	; (80039ac <main+0x400>)
 800381c:	f7fd fbf8 	bl	8001010 <HAL_Delay>

  	i2cTxData[0] = (uint8_t)RA_USER_CTRL;     // 0x6A ;
 8003820:	236a      	movs	r3, #106	; 0x6a
    i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 8003822:	7065      	strb	r5, [r4, #1]
  	i2cTxData[0] = (uint8_t)RA_PWR_ADDR;      // 0x6B ; power on
    i2cTxData[1] = (uint8_t) RA_PWR_MGMT_1;    // 0
  	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
  	HAL_Delay(100000);    // wait 0.1 sec for MPU6050 START

  	i2cTxData[0] = (uint8_t)RA_USER_CTRL;     // 0x6A ;
 8003824:	7023      	strb	r3, [r4, #0]
    i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8003826:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800382a:	4c5e      	ldr	r4, [pc, #376]	; (80039a4 <main+0x3f8>)
 800382c:	9500      	str	r5, [sp, #0]
 800382e:	2302      	movs	r3, #2
 8003830:	4622      	mov	r2, r4
 8003832:	21d0      	movs	r1, #208	; 0xd0
 8003834:	485c      	ldr	r0, [pc, #368]	; (80039a8 <main+0x3fc>)
 8003836:	f7fe f81d 	bl	8001874 <HAL_I2C_Master_Transmit>
 800383a:	2800      	cmp	r0, #0
 800383c:	d1f5      	bne.n	800382a <main+0x27e>

  	i2cTxData[0] = (uint8_t)RA_INT_PIN_CFG;   // 0x37 ;
 800383e:	2337      	movs	r3, #55	; 0x37
 8003840:	7023      	strb	r3, [r4, #0]
    i2cTxData[1] = (uint8_t)PIN_CFG;          // 0
 8003842:	2302      	movs	r3, #2
 8003844:	7063      	strb	r3, [r4, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8003846:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800384a:	4c56      	ldr	r4, [pc, #344]	; (80039a4 <main+0x3f8>)
 800384c:	9500      	str	r5, [sp, #0]
 800384e:	2302      	movs	r3, #2
 8003850:	4622      	mov	r2, r4
 8003852:	21d0      	movs	r1, #208	; 0xd0
 8003854:	4854      	ldr	r0, [pc, #336]	; (80039a8 <main+0x3fc>)
 8003856:	f7fe f80d 	bl	8001874 <HAL_I2C_Master_Transmit>
 800385a:	2800      	cmp	r0, #0
 800385c:	d1f5      	bne.n	800384a <main+0x29e>

  	i2cTxData[0] = (uint8_t)0x24;
 800385e:	2324      	movs	r3, #36	; 0x24
 8003860:	7023      	strb	r3, [r4, #0]
    i2cTxData[1] = (uint8_t)20;
 8003862:	2314      	movs	r3, #20
 8003864:	7063      	strb	r3, [r4, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8003866:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800386a:	4c4e      	ldr	r4, [pc, #312]	; (80039a4 <main+0x3f8>)
 800386c:	9500      	str	r5, [sp, #0]
 800386e:	2302      	movs	r3, #2
 8003870:	4622      	mov	r2, r4
 8003872:	21d0      	movs	r1, #208	; 0xd0
 8003874:	484c      	ldr	r0, [pc, #304]	; (80039a8 <main+0x3fc>)
 8003876:	f7fd fffd 	bl	8001874 <HAL_I2C_Master_Transmit>
 800387a:	2800      	cmp	r0, #0
 800387c:	d1f5      	bne.n	800386a <main+0x2be>

  	i2cTxData[0] = (uint8_t)RA_SMPLRT_DIV;    // 0x19 ;
 800387e:	2319      	movs	r3, #25
 8003880:	7023      	strb	r3, [r4, #0]
    i2cTxData[1] = (uint8_t)SMPLRT_DIV;       // 19
 8003882:	2313      	movs	r3, #19
 8003884:	7063      	strb	r3, [r4, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8003886:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800388a:	4c46      	ldr	r4, [pc, #280]	; (80039a4 <main+0x3f8>)
 800388c:	9500      	str	r5, [sp, #0]
 800388e:	2302      	movs	r3, #2
 8003890:	4622      	mov	r2, r4
 8003892:	21d0      	movs	r1, #208	; 0xd0
 8003894:	4844      	ldr	r0, [pc, #272]	; (80039a8 <main+0x3fc>)
 8003896:	f7fd ffed 	bl	8001874 <HAL_I2C_Master_Transmit>
 800389a:	2800      	cmp	r0, #0
 800389c:	d1f5      	bne.n	800388a <main+0x2de>

  	i2cTxData[0] = (uint8_t)RA_GYRO_CONFIG;   // 0x1B ;
 800389e:	231b      	movs	r3, #27
 80038a0:	7023      	strb	r3, [r4, #0]
    i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 80038a2:	7060      	strb	r0, [r4, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 80038a4:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 80038a8:	4c3e      	ldr	r4, [pc, #248]	; (80039a4 <main+0x3f8>)
 80038aa:	9500      	str	r5, [sp, #0]
 80038ac:	2302      	movs	r3, #2
 80038ae:	4622      	mov	r2, r4
 80038b0:	21d0      	movs	r1, #208	; 0xd0
 80038b2:	483d      	ldr	r0, [pc, #244]	; (80039a8 <main+0x3fc>)
 80038b4:	f7fd ffde 	bl	8001874 <HAL_I2C_Master_Transmit>
 80038b8:	2800      	cmp	r0, #0
 80038ba:	d1f5      	bne.n	80038a8 <main+0x2fc>

  	i2cTxData[0] = (uint8_t)RA_ACCEL_CONFIG;  // 0x1C ;
 80038bc:	231c      	movs	r3, #28
 80038be:	7023      	strb	r3, [r4, #0]
    i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 80038c0:	7060      	strb	r0, [r4, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 80038c2:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 80038c6:	4c37      	ldr	r4, [pc, #220]	; (80039a4 <main+0x3f8>)
 80038c8:	9500      	str	r5, [sp, #0]
 80038ca:	2302      	movs	r3, #2
 80038cc:	4622      	mov	r2, r4
 80038ce:	21d0      	movs	r1, #208	; 0xd0
 80038d0:	4835      	ldr	r0, [pc, #212]	; (80039a8 <main+0x3fc>)
 80038d2:	f7fd ffcf 	bl	8001874 <HAL_I2C_Master_Transmit>
 80038d6:	2800      	cmp	r0, #0
 80038d8:	d1f5      	bne.n	80038c6 <main+0x31a>

  	i2cTxData[0] = (uint8_t)RA_CONFIG;        // 0x1A ;
 80038da:	231a      	movs	r3, #26
 80038dc:	7023      	strb	r3, [r4, #0]
  	i2cTxData[1] = (uint8_t)0;                // 0
 80038de:	7060      	strb	r0, [r4, #1]
  	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 80038e0:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 80038e4:	4c2f      	ldr	r4, [pc, #188]	; (80039a4 <main+0x3f8>)
 80038e6:	9500      	str	r5, [sp, #0]
 80038e8:	2302      	movs	r3, #2
 80038ea:	4622      	mov	r2, r4
 80038ec:	21d0      	movs	r1, #208	; 0xd0
 80038ee:	482e      	ldr	r0, [pc, #184]	; (80039a8 <main+0x3fc>)
 80038f0:	f7fd ffc0 	bl	8001874 <HAL_I2C_Master_Transmit>
 80038f4:	2800      	cmp	r0, #0
 80038f6:	d1f5      	bne.n	80038e4 <main+0x338>

  	// END   MPU6050 --------------------------------------------------------------------

  	i2cTxData[0] = (uint8_t)RA_WHO_AM_I;      // 0x75 ; who am i
 80038f8:	2375      	movs	r3, #117	; 0x75
 80038fa:	7023      	strb	r3, [r4, #0]
    i2cTxData[1] = (uint8_t)1;                // 0
 80038fc:	2301      	movs	r3, #1
 80038fe:	7063      	strb	r3, [r4, #1]
  	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)&i2cTxData[0],1,1000)!=HAL_OK);
 8003900:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8003904:	9400      	str	r4, [sp, #0]
 8003906:	2301      	movs	r3, #1
 8003908:	4a26      	ldr	r2, [pc, #152]	; (80039a4 <main+0x3f8>)
 800390a:	4827      	ldr	r0, [pc, #156]	; (80039a8 <main+0x3fc>)
 800390c:	21d0      	movs	r1, #208	; 0xd0
 800390e:	f7fd ffb1 	bl	8001874 <HAL_I2C_Master_Transmit>
 8003912:	2800      	cmp	r0, #0
 8003914:	d1f6      	bne.n	8003904 <main+0x358>
  	while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)MPU6050,(uint8_t *)whoAmI,2,1000)!=HAL_OK);
 8003916:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800391a:	9400      	str	r4, [sp, #0]
 800391c:	2302      	movs	r3, #2
 800391e:	4a24      	ldr	r2, [pc, #144]	; (80039b0 <main+0x404>)
 8003920:	4821      	ldr	r0, [pc, #132]	; (80039a8 <main+0x3fc>)
 8003922:	21d0      	movs	r1, #208	; 0xd0
 8003924:	f7fe f87c 	bl	8001a20 <HAL_I2C_Master_Receive>
 8003928:	2800      	cmp	r0, #0
 800392a:	d1f6      	bne.n	800391a <main+0x36e>

  	while(HAL_UART_Receive_IT(&huart2, (uint8_t *)&Rx_Data2, 1)!=HAL_OK);
 800392c:	2201      	movs	r2, #1
 800392e:	4921      	ldr	r1, [pc, #132]	; (80039b4 <main+0x408>)
 8003930:	4821      	ldr	r0, [pc, #132]	; (80039b8 <main+0x40c>)
 8003932:	f7ff f91d 	bl	8002b70 <HAL_UART_Receive_IT>
 8003936:	2800      	cmp	r0, #0
 8003938:	d1f8      	bne.n	800392c <main+0x380>
	while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 800393a:	4820      	ldr	r0, [pc, #128]	; (80039bc <main+0x410>)
 800393c:	f7fe fd2a 	bl	8002394 <HAL_TIM_Base_Start_IT>
 8003940:	2800      	cmp	r0, #0
 8003942:	d1fa      	bne.n	800393a <main+0x38e>
	while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 8003944:	481e      	ldr	r0, [pc, #120]	; (80039c0 <main+0x414>)
 8003946:	f7fe fd25 	bl	8002394 <HAL_TIM_Base_Start_IT>
 800394a:	4604      	mov	r4, r0
 800394c:	2800      	cmp	r0, #0
 800394e:	d1f9      	bne.n	8003944 <main+0x398>

	// LCD  GPIOC . RS,E, D4,D5,D6,D7
//	TLCD_Init(GPIOC,GPIO_PIN_10,GPIO_PIN_11,GPIO_PIN_0,GPIO_PIN_1,GPIO_PIN_2,GPIO_PIN_3);
    HAL_Delay(500000);  // 0.5 sec
 8003950:	4813      	ldr	r0, [pc, #76]	; (80039a0 <main+0x3f4>)
 8003952:	f7fd fb5d 	bl	8001010 <HAL_Delay>
	TLCD_Puts(1,0,"                ");
 8003956:	4a1b      	ldr	r2, [pc, #108]	; (80039c4 <main+0x418>)
 8003958:	4621      	mov	r1, r4
 800395a:	2001      	movs	r0, #1
 800395c:	f000 fa93 	bl	8003e86 <TLCD_Puts>
	TLCD_Puts(2,0,"                ");
 8003960:	4a18      	ldr	r2, [pc, #96]	; (80039c4 <main+0x418>)
 8003962:	4621      	mov	r1, r4
 8003964:	2002      	movs	r0, #2
 8003966:	f000 fa8e 	bl	8003e86 <TLCD_Puts>
    sprintf(sprt," I2C IDn : %3x ",whoAmI[0]);
 800396a:	4b11      	ldr	r3, [pc, #68]	; (80039b0 <main+0x404>)
 800396c:	4916      	ldr	r1, [pc, #88]	; (80039c8 <main+0x41c>)
 800396e:	781a      	ldrb	r2, [r3, #0]
 8003970:	4816      	ldr	r0, [pc, #88]	; (80039cc <main+0x420>)
 8003972:	f000 fd43 	bl	80043fc <sprintf>
    TLCD_Puts(2,1,sprt);
 8003976:	4a15      	ldr	r2, [pc, #84]	; (80039cc <main+0x420>)
 8003978:	2101      	movs	r1, #1
 800397a:	2002      	movs	r0, #2
 800397c:	f000 fa83 	bl	8003e86 <TLCD_Puts>
    MpuSetReady = 1;
 8003980:	4a13      	ldr	r2, [pc, #76]	; (80039d0 <main+0x424>)
 8003982:	2301      	movs	r3, #1
 8003984:	7013      	strb	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	i2cStart = 1;
 8003986:	4a13      	ldr	r2, [pc, #76]	; (80039d4 <main+0x428>)
 8003988:	7013      	strb	r3, [r2, #0]
 800398a:	e7fe      	b.n	800398a <main+0x3de>
 800398c:	40020800 	.word	0x40020800
 8003990:	0800732f 	.word	0x0800732f
 8003994:	08007340 	.word	0x08007340
 8003998:	40020000 	.word	0x40020000
 800399c:	001e8480 	.word	0x001e8480
 80039a0:	0007a120 	.word	0x0007a120
 80039a4:	200007c0 	.word	0x200007c0
 80039a8:	2000074c 	.word	0x2000074c
 80039ac:	000186a0 	.word	0x000186a0
 80039b0:	200007c2 	.word	0x200007c2
 80039b4:	20000748 	.word	0x20000748
 80039b8:	20000900 	.word	0x20000900
 80039bc:	200008c4 	.word	0x200008c4
 80039c0:	200007d4 	.word	0x200007d4
 80039c4:	08007351 	.word	0x08007351
 80039c8:	08007362 	.word	0x08007362
 80039cc:	20000974 	.word	0x20000974
 80039d0:	2000061d 	.word	0x2000061d
 80039d4:	2000065c 	.word	0x2000065c

080039d8 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 80039d8:	e7fe      	b.n	80039d8 <Error_Handler>

080039da <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039da:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80039dc:	2007      	movs	r0, #7
 80039de:	f7fd fb25 	bl	800102c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80039e2:	2200      	movs	r2, #0
 80039e4:	4611      	mov	r1, r2
 80039e6:	f06f 000b 	mvn.w	r0, #11
 80039ea:	f7fd fb31 	bl	8001050 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80039ee:	2200      	movs	r2, #0
 80039f0:	4611      	mov	r1, r2
 80039f2:	f06f 000a 	mvn.w	r0, #10
 80039f6:	f7fd fb2b 	bl	8001050 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80039fa:	2200      	movs	r2, #0
 80039fc:	4611      	mov	r1, r2
 80039fe:	f06f 0009 	mvn.w	r0, #9
 8003a02:	f7fd fb25 	bl	8001050 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003a06:	2200      	movs	r2, #0
 8003a08:	4611      	mov	r1, r2
 8003a0a:	f06f 0004 	mvn.w	r0, #4
 8003a0e:	f7fd fb1f 	bl	8001050 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003a12:	2200      	movs	r2, #0
 8003a14:	4611      	mov	r1, r2
 8003a16:	f06f 0003 	mvn.w	r0, #3
 8003a1a:	f7fd fb19 	bl	8001050 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003a1e:	2200      	movs	r2, #0
 8003a20:	4611      	mov	r1, r2
 8003a22:	f06f 0001 	mvn.w	r0, #1
 8003a26:	f7fd fb13 	bl	8001050 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	4611      	mov	r1, r2
 8003a2e:	f04f 30ff 	mov.w	r0, #4294967295
 8003a32:	f7fd fb0d 	bl	8001050 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003a36:	2200      	movs	r2, #0
 8003a38:	2005      	movs	r0, #5
 8003a3a:	4611      	mov	r1, r2
 8003a3c:	f7fd fb08 	bl	8001050 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003a40:	2005      	movs	r0, #5

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003a46:	f7fd bb37 	b.w	80010b8 <HAL_NVIC_EnableIRQ>
	...

08003a4c <HAL_I2C_MspInit>:

  /* USER CODE END MspInit 1 */
}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a4c:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8003a4e:	6802      	ldr	r2, [r0, #0]
 8003a50:	4b2b      	ldr	r3, [pc, #172]	; (8003b00 <HAL_I2C_MspInit+0xb4>)
 8003a52:	429a      	cmp	r2, r3

  /* USER CODE END MspInit 1 */
}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a54:	b087      	sub	sp, #28
 8003a56:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8003a58:	d150      	bne.n	8003afc <HAL_I2C_MspInit+0xb0>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = MPU6050_SCL_Pin|MPU6050_SDA_Pin;
 8003a5a:	23c0      	movs	r3, #192	; 0xc0
 8003a5c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a5e:	2312      	movs	r3, #18
 8003a60:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a62:	2301      	movs	r3, #1
 8003a64:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a66:	2302      	movs	r3, #2
 8003a68:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a6a:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a6c:	eb0d 0103 	add.w	r1, sp, r3
 8003a70:	4824      	ldr	r0, [pc, #144]	; (8003b04 <HAL_I2C_MspInit+0xb8>)
    */
    GPIO_InitStruct.Pin = MPU6050_SCL_Pin|MPU6050_SDA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a72:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a74:	f7fd fcb0 	bl	80013d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a78:	2300      	movs	r3, #0
 8003a7a:	4a23      	ldr	r2, [pc, #140]	; (8003b08 <HAL_I2C_MspInit+0xbc>)
 8003a7c:	9300      	str	r3, [sp, #0]
 8003a7e:	6c11      	ldr	r1, [r2, #64]	; 0x40

    /* Peripheral DMA init*/
  
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8003a80:	4c22      	ldr	r4, [pc, #136]	; (8003b0c <HAL_I2C_MspInit+0xc0>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a82:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
 8003a86:	6411      	str	r1, [r2, #64]	; 0x40
 8003a88:	6c12      	ldr	r2, [r2, #64]	; 0x40

    /* Peripheral DMA init*/
  
    hdma_i2c1_rx.Instance = DMA1_Stream0;
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8003a8a:	4921      	ldr	r1, [pc, #132]	; (8003b10 <HAL_I2C_MspInit+0xc4>)
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a8c:	60a3      	str	r3, [r4, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a8e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003a92:	9200      	str	r2, [sp, #0]
 8003a94:	9a00      	ldr	r2, [sp, #0]
    /* Peripheral DMA init*/
  
    hdma_i2c1_rx.Instance = DMA1_Stream0;
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a96:	60e3      	str	r3, [r4, #12]
    __HAL_RCC_I2C1_CLK_ENABLE();

    /* Peripheral DMA init*/
  
    hdma_i2c1_rx.Instance = DMA1_Stream0;
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8003a98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a9c:	e884 0006 	stmia.w	r4, {r1, r2}
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003aa0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003aa4:	6122      	str	r2, [r4, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003aa6:	4620      	mov	r0, r4
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003aa8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    hdma_i2c1_rx.Instance = DMA1_Stream0;
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aac:	6163      	str	r3, [r4, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003aae:	61a3      	str	r3, [r4, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003ab0:	61e3      	str	r3, [r4, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003ab2:	6222      	str	r2, [r4, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ab4:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003ab6:	f7fd fb49 	bl	800114c <HAL_DMA_Init>
 8003aba:	b108      	cbz	r0, 8003ac0 <HAL_I2C_MspInit+0x74>
    {
      Error_Handler();
 8003abc:	f7ff ff8c 	bl	80039d8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8003ac0:	63ac      	str	r4, [r5, #56]	; 0x38

    hdma_i2c1_tx.Instance = DMA1_Stream6;
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ac2:	4b14      	ldr	r3, [pc, #80]	; (8003b14 <HAL_I2C_MspInit+0xc8>)
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8003ac4:	63a5      	str	r5, [r4, #56]	; 0x38

    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8003ac6:	4c14      	ldr	r4, [pc, #80]	; (8003b18 <HAL_I2C_MspInit+0xcc>)
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ac8:	f44f 6280 	mov.w	r2, #1024	; 0x400

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);

    hdma_i2c1_tx.Instance = DMA1_Stream6;
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003acc:	f04f 7c00 	mov.w	ip, #33554432	; 0x2000000
 8003ad0:	f04f 0e40 	mov.w	lr, #64	; 0x40
 8003ad4:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ad8:	6122      	str	r2, [r4, #16]
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);

    hdma_i2c1_tx.Instance = DMA1_Stream6;
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ada:	2300      	movs	r3, #0
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003adc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003ae0:	4620      	mov	r0, r4
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);

    hdma_i2c1_tx.Instance = DMA1_Stream6;
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ae2:	60e3      	str	r3, [r4, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ae4:	6163      	str	r3, [r4, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ae6:	61a3      	str	r3, [r4, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8003ae8:	61e3      	str	r3, [r4, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003aea:	6222      	str	r2, [r4, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003aec:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003aee:	f7fd fb2d 	bl	800114c <HAL_DMA_Init>
 8003af2:	b108      	cbz	r0, 8003af8 <HAL_I2C_MspInit+0xac>
    {
      Error_Handler();
 8003af4:	f7ff ff70 	bl	80039d8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8003af8:	636c      	str	r4, [r5, #52]	; 0x34
 8003afa:	63a5      	str	r5, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003afc:	b007      	add	sp, #28
 8003afe:	bd30      	pop	{r4, r5, pc}
 8003b00:	40005400 	.word	0x40005400
 8003b04:	40020400 	.word	0x40020400
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	20000840 	.word	0x20000840
 8003b10:	40026010 	.word	0x40026010
 8003b14:	400260a0 	.word	0x400260a0
 8003b18:	200006e8 	.word	0x200006e8

08003b1c <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8003b1c:	6803      	ldr	r3, [r0, #0]
 8003b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  /* USER CODE END I2C1_MspDeInit 1 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b22:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM2)
 8003b24:	d112      	bne.n	8003b4c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b26:	2200      	movs	r2, #0
 8003b28:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8003b2c:	9200      	str	r2, [sp, #0]
 8003b2e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003b30:	f041 0101 	orr.w	r1, r1, #1
 8003b34:	6419      	str	r1, [r3, #64]	; 0x40
 8003b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	9300      	str	r3, [sp, #0]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003b3e:	201c      	movs	r0, #28
 8003b40:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b42:	9b00      	ldr	r3, [sp, #0]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003b44:	f7fd fa84 	bl	8001050 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b48:	201c      	movs	r0, #28
 8003b4a:	e013      	b.n	8003b74 <HAL_TIM_Base_MspInit+0x58>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8003b4c:	4a0c      	ldr	r2, [pc, #48]	; (8003b80 <HAL_TIM_Base_MspInit+0x64>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d112      	bne.n	8003b78 <HAL_TIM_Base_MspInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b52:	2200      	movs	r2, #0
 8003b54:	4b0b      	ldr	r3, [pc, #44]	; (8003b84 <HAL_TIM_Base_MspInit+0x68>)
 8003b56:	9201      	str	r2, [sp, #4]
 8003b58:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003b5a:	f041 0102 	orr.w	r1, r1, #2
 8003b5e:	6419      	str	r1, [r3, #64]	; 0x40
 8003b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	9301      	str	r3, [sp, #4]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b68:	201d      	movs	r0, #29
 8003b6a:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b6c:	9b01      	ldr	r3, [sp, #4]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b6e:	f7fd fa6f 	bl	8001050 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003b72:	201d      	movs	r0, #29
 8003b74:	f7fd faa0 	bl	80010b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003b78:	b003      	add	sp, #12
 8003b7a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003b7e:	bf00      	nop
 8003b80:	40000400 	.word	0x40000400
 8003b84:	40023800 	.word	0x40023800

08003b88 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b88:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8003b8a:	6802      	ldr	r2, [r0, #0]
 8003b8c:	4b14      	ldr	r3, [pc, #80]	; (8003be0 <HAL_UART_MspInit+0x58>)
 8003b8e:	429a      	cmp	r2, r3
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b90:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8003b92:	d122      	bne.n	8003bda <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b94:	2400      	movs	r4, #0
 8003b96:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8003b9a:	9400      	str	r4, [sp, #0]
 8003b9c:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b9e:	4811      	ldr	r0, [pc, #68]	; (8003be4 <HAL_UART_MspInit+0x5c>)
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ba0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8003ba4:	6419      	str	r1, [r3, #64]	; 0x40
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	9b00      	ldr	r3, [sp, #0]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003bb0:	230c      	movs	r3, #12
 8003bb2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bc0:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003bc2:	2307      	movs	r3, #7
 8003bc4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bc6:	f7fd fc07 	bl	80013d8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003bca:	2026      	movs	r0, #38	; 0x26
 8003bcc:	4622      	mov	r2, r4
 8003bce:	4621      	mov	r1, r4
 8003bd0:	f7fd fa3e 	bl	8001050 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003bd4:	2026      	movs	r0, #38	; 0x26
 8003bd6:	f7fd fa6f 	bl	80010b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003bda:	b006      	add	sp, #24
 8003bdc:	bd10      	pop	{r4, pc}
 8003bde:	bf00      	nop
 8003be0:	40004400 	.word	0x40004400
 8003be4:	40020000 	.word	0x40020000

08003be8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003be8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003bea:	f7fd fa03 	bl	8000ff4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003bee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8003bf2:	f7fd ba90 	b.w	8001116 <HAL_SYSTICK_IRQHandler>

08003bf6 <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 8003bf6:	4770      	bx	lr

08003bf8 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003bf8:	4801      	ldr	r0, [pc, #4]	; (8003c00 <DMA1_Stream0_IRQHandler+0x8>)
 8003bfa:	f7fd bb2f 	b.w	800125c <HAL_DMA_IRQHandler>
 8003bfe:	bf00      	nop
 8003c00:	20000840 	.word	0x20000840

08003c04 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003c04:	4801      	ldr	r0, [pc, #4]	; (8003c0c <DMA1_Stream6_IRQHandler+0x8>)
 8003c06:	f7fd bb29 	b.w	800125c <HAL_DMA_IRQHandler>
 8003c0a:	bf00      	nop
 8003c0c:	200006e8 	.word	0x200006e8

08003c10 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003c10:	4801      	ldr	r0, [pc, #4]	; (8003c18 <TIM2_IRQHandler+0x8>)
 8003c12:	f7fe bc88 	b.w	8002526 <HAL_TIM_IRQHandler>
 8003c16:	bf00      	nop
 8003c18:	200008c4 	.word	0x200008c4

08003c1c <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003c1c:	4801      	ldr	r0, [pc, #4]	; (8003c24 <TIM3_IRQHandler+0x8>)
 8003c1e:	f7fe bc82 	b.w	8002526 <HAL_TIM_IRQHandler>
 8003c22:	bf00      	nop
 8003c24:	200007d4 	.word	0x200007d4

08003c28 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003c28:	4801      	ldr	r0, [pc, #4]	; (8003c30 <USART2_IRQHandler+0x8>)
 8003c2a:	f7ff b803 	b.w	8002c34 <HAL_UART_IRQHandler>
 8003c2e:	bf00      	nop
 8003c30:	20000900 	.word	0x20000900

08003c34 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c34:	490f      	ldr	r1, [pc, #60]	; (8003c74 <SystemInit+0x40>)
 8003c36:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003c3a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003c42:	4b0d      	ldr	r3, [pc, #52]	; (8003c78 <SystemInit+0x44>)
 8003c44:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003c46:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003c48:	f042 0201 	orr.w	r2, r2, #1
 8003c4c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003c4e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003c56:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003c5a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003c5c:	4a07      	ldr	r2, [pc, #28]	; (8003c7c <SystemInit+0x48>)
 8003c5e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c66:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003c68:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003c6a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003c6e:	608b      	str	r3, [r1, #8]
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	e000ed00 	.word	0xe000ed00
 8003c78:	40023800 	.word	0x40023800
 8003c7c:	24003010 	.word	0x24003010

08003c80 <TLCD_Enable>:
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
	TLCD_Enable();
}

void	TLCD_Enable()
{
 8003c80:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 8003c82:	4d0e      	ldr	r5, [pc, #56]	; (8003cbc <TLCD_Enable+0x3c>)
 8003c84:	4c0e      	ldr	r4, [pc, #56]	; (8003cc0 <TLCD_Enable+0x40>)
 8003c86:	8829      	ldrh	r1, [r5, #0]
 8003c88:	6820      	ldr	r0, [r4, #0]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f7fd fc7e 	bl	800158c <HAL_GPIO_WritePin>
	delay_us(2);
 8003c90:	2002      	movs	r0, #2
 8003c92:	f000 f90c 	bl	8003eae <delay_us>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 8003c96:	8829      	ldrh	r1, [r5, #0]
 8003c98:	6820      	ldr	r0, [r4, #0]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f7fd fc76 	bl	800158c <HAL_GPIO_WritePin>
	delay_us(2);
 8003ca0:	2002      	movs	r0, #2
 8003ca2:	f000 f904 	bl	8003eae <delay_us>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_RESET);
 8003ca6:	6820      	ldr	r0, [r4, #0]
 8003ca8:	8829      	ldrh	r1, [r5, #0]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f7fd fc6e 	bl	800158c <HAL_GPIO_WritePin>
	delay_us(40);
 8003cb0:	2028      	movs	r0, #40	; 0x28
}
 8003cb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
	delay_us(2);
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
	delay_us(2);
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_RESET);
	delay_us(40);
 8003cb6:	f000 b8fa 	b.w	8003eae <delay_us>
 8003cba:	bf00      	nop
 8003cbc:	200009b8 	.word	0x200009b8
 8003cc0:	200009a8 	.word	0x200009a8

08003cc4 <TLCD_4BitWrite>:
	TLCD_Cmd( 0x01 );
	delay_ms(2);   // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
 8003cc4:	b538      	push	{r3, r4, r5, lr}
 8003cc6:	4b18      	ldr	r3, [pc, #96]	; (8003d28 <TLCD_4BitWrite+0x64>)
 8003cc8:	4c18      	ldr	r4, [pc, #96]	; (8003d2c <TLCD_4BitWrite+0x68>)
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_RESET);
 8003cca:	8819      	ldrh	r1, [r3, #0]
	delay_ms(2);   // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
 8003ccc:	f010 0201 	ands.w	r2, r0, #1
	TLCD_Cmd( 0x01 );
	delay_ms(2);   // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
 8003cd0:	4605      	mov	r5, r0
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
 8003cd2:	bf18      	it	ne
 8003cd4:	2201      	movne	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_RESET);
 8003cd6:	6820      	ldr	r0, [r4, #0]
 8003cd8:	f7fd fc58 	bl	800158c <HAL_GPIO_WritePin>

	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_SET);
 8003cdc:	f005 0102 	and.w	r1, r5, #2
 8003ce0:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 8003ce4:	4b12      	ldr	r3, [pc, #72]	; (8003d30 <TLCD_4BitWrite+0x6c>)
 8003ce6:	b101      	cbz	r1, 8003cea <TLCD_4BitWrite+0x26>
 8003ce8:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_RESET);
 8003cea:	8819      	ldrh	r1, [r3, #0]
 8003cec:	6820      	ldr	r0, [r4, #0]
 8003cee:	f7fd fc4d 	bl	800158c <HAL_GPIO_WritePin>

	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
 8003cf2:	f005 0104 	and.w	r1, r5, #4
 8003cf6:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 8003cfa:	4b0e      	ldr	r3, [pc, #56]	; (8003d34 <TLCD_4BitWrite+0x70>)
 8003cfc:	b101      	cbz	r1, 8003d00 <TLCD_4BitWrite+0x3c>
 8003cfe:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);
 8003d00:	8819      	ldrh	r1, [r3, #0]
 8003d02:	6820      	ldr	r0, [r4, #0]

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
 8003d04:	f005 0508 	and.w	r5, r5, #8

	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_RESET);

	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);
 8003d08:	f7fd fc40 	bl	800158c <HAL_GPIO_WritePin>

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
 8003d0c:	f005 02ff 	and.w	r2, r5, #255	; 0xff
 8003d10:	4b09      	ldr	r3, [pc, #36]	; (8003d38 <TLCD_4BitWrite+0x74>)
 8003d12:	b105      	cbz	r5, 8003d16 <TLCD_4BitWrite+0x52>
 8003d14:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
 8003d16:	8819      	ldrh	r1, [r3, #0]
 8003d18:	6820      	ldr	r0, [r4, #0]
 8003d1a:	f7fd fc37 	bl	800158c <HAL_GPIO_WritePin>
	TLCD_Enable();
}
 8003d1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
	TLCD_Enable();
 8003d22:	f7ff bfad 	b.w	8003c80 <TLCD_Enable>
 8003d26:	bf00      	nop
 8003d28:	200009c0 	.word	0x200009c0
 8003d2c:	200009a8 	.word	0x200009a8
 8003d30:	200009b0 	.word	0x200009b0
 8003d34:	200009ac 	.word	0x200009ac
 8003d38:	200009b4 	.word	0x200009b4

08003d3c <TNLD_Send>:
{
	TNLD_Send(v,HIGH);
}

void	TNLD_Send(uint8_t v,uint8_t m)
{
 8003d3c:	b510      	push	{r4, lr}
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
 8003d3e:	460a      	mov	r2, r1
{
	TNLD_Send(v,HIGH);
}

void	TNLD_Send(uint8_t v,uint8_t m)
{
 8003d40:	4604      	mov	r4, r0
 8003d42:	4b08      	ldr	r3, [pc, #32]	; (8003d64 <TNLD_Send+0x28>)
 8003d44:	4808      	ldr	r0, [pc, #32]	; (8003d68 <TNLD_Send+0x2c>)
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
 8003d46:	b101      	cbz	r1, 8003d4a <TNLD_Send+0xe>
 8003d48:	2201      	movs	r2, #1
	else		HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_RESET);
 8003d4a:	8801      	ldrh	r1, [r0, #0]
 8003d4c:	6818      	ldr	r0, [r3, #0]
 8003d4e:	f7fd fc1d 	bl	800158c <HAL_GPIO_WritePin>

	TLCD_4BitWrite(v>>4);
 8003d52:	0920      	lsrs	r0, r4, #4
 8003d54:	f7ff ffb6 	bl	8003cc4 <TLCD_4BitWrite>
	TLCD_4BitWrite(v);
 8003d58:	4620      	mov	r0, r4
}
 8003d5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
	else		HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_RESET);

	TLCD_4BitWrite(v>>4);
	TLCD_4BitWrite(v);
 8003d5e:	f7ff bfb1 	b.w	8003cc4 <TLCD_4BitWrite>
 8003d62:	bf00      	nop
 8003d64:	200009a8 	.word	0x200009a8
 8003d68:	200009bc 	.word	0x200009bc

08003d6c <TLCD_Cmd>:
	delay_us(40);
}

void 	TLCD_Cmd(BYTE cmd)
{
	TNLD_Send(cmd,LOW);
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	f7ff bfe5 	b.w	8003d3c <TNLD_Send>
	...

08003d74 <TLCD_Init>:
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8003d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	GPIO_InitTypeDef	GPIO_InitStruct;

	GPIOx = GPIOn;
 8003d78:	f8df e0d8 	ldr.w	lr, [pc, #216]	; 8003e54 <TLCD_Init+0xe0>
 8003d7c:	f8ce 0000 	str.w	r0, [lr]
	TRS = RS;
 8003d80:	f8df e0d4 	ldr.w	lr, [pc, #212]	; 8003e58 <TLCD_Init+0xe4>
 8003d84:	f8ce 1000 	str.w	r1, [lr]
	TEN = EN;
 8003d88:	f8df e0d0 	ldr.w	lr, [pc, #208]	; 8003e5c <TLCD_Init+0xe8>
 8003d8c:	f8ce 2000 	str.w	r2, [lr]
	TData4 = Data4;
 8003d90:	f8df e0cc 	ldr.w	lr, [pc, #204]	; 8003e60 <TLCD_Init+0xec>
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8003d94:	b086      	sub	sp, #24
	GPIO_InitTypeDef	GPIO_InitStruct;

	GPIOx = GPIOn;
	TRS = RS;
	TEN = EN;
	TData4 = Data4;
 8003d96:	f8ce 3000 	str.w	r3, [lr]
	TData5 = Data5;
 8003d9a:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 8003e64 <TLCD_Init+0xf0>
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8003d9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30

	GPIOx = GPIOn;
	TRS = RS;
	TEN = EN;
	TData4 = Data4;
	TData5 = Data5;
 8003da0:	f8ce 5000 	str.w	r5, [lr]
	TData6 = Data6;
 8003da4:	f8df e0c0 	ldr.w	lr, [pc, #192]	; 8003e68 <TLCD_Init+0xf4>
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8003da8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8003daa:	9c0e      	ldr	r4, [sp, #56]	; 0x38
	GPIOx = GPIOn;
	TRS = RS;
	TEN = EN;
	TData4 = Data4;
	TData5 = Data5;
	TData6 = Data6;
 8003dac:	f8ce 7000 	str.w	r7, [lr]
	TData7 = Data7;
 8003db0:	f8df e0b8 	ldr.w	lr, [pc, #184]	; 8003e6c <TLCD_Init+0xf8>
 8003db4:	f8ce 4000 	str.w	r4, [lr]

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
 8003db8:	433c      	orrs	r4, r7
 8003dba:	432c      	orrs	r4, r5
 8003dbc:	431c      	orrs	r4, r3
 8003dbe:	4322      	orrs	r2, r4
 8003dc0:	ea42 0401 	orr.w	r4, r2, r1
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8003dc4:	2503      	movs	r5, #3
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8003dc6:	4606      	mov	r6, r0
	TData5 = Data5;
	TData6 = Data6;
	TData7 = Data7;

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dc8:	2701      	movs	r7, #1
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dca:	f04f 0800 	mov.w	r8, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
	HAL_GPIO_Init(GPIOn, &GPIO_InitStruct);
 8003dce:	a901      	add	r1, sp, #4
	TData4 = Data4;
	TData5 = Data5;
	TData6 = Data6;
	TData7 = Data7;

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
 8003dd0:	9401      	str	r4, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dd2:	9702      	str	r7, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd4:	f8cd 800c 	str.w	r8, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8003dd8:	9504      	str	r5, [sp, #16]
	HAL_GPIO_Init(GPIOn, &GPIO_InitStruct);
 8003dda:	f7fd fafd 	bl	80013d8 <HAL_GPIO_Init>

	// GPIOA 0,1 --> Control pin
	// GPIOA 2,3,4,5 --> Data pin
	HAL_GPIO_WritePin(GPIOn , RS | EN | Data4 | Data5 | Data6 | Data7 , GPIO_PIN_RESET);
 8003dde:	4642      	mov	r2, r8
 8003de0:	b2a1      	uxth	r1, r4
 8003de2:	4630      	mov	r0, r6
 8003de4:	f7fd fbd2 	bl	800158c <HAL_GPIO_WritePin>
	delay_ms(10);  // 10ms
 8003de8:	200a      	movs	r0, #10
 8003dea:	f000 f869 	bl	8003ec0 <delay_ms>

	TLCD_4BitWrite(0x03);
 8003dee:	4628      	mov	r0, r5
 8003df0:	f7ff ff68 	bl	8003cc4 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 8003df4:	2005      	movs	r0, #5
 8003df6:	f000 f863 	bl	8003ec0 <delay_ms>
	TLCD_4BitWrite(0x03);
 8003dfa:	4628      	mov	r0, r5
 8003dfc:	f7ff ff62 	bl	8003cc4 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 8003e00:	2005      	movs	r0, #5
 8003e02:	f000 f85d 	bl	8003ec0 <delay_ms>
	TLCD_4BitWrite(0x03);
 8003e06:	4628      	mov	r0, r5
 8003e08:	f7ff ff5c 	bl	8003cc4 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 8003e0c:	2005      	movs	r0, #5
 8003e0e:	f000 f857 	bl	8003ec0 <delay_ms>
	TLCD_4BitWrite(0x02);
 8003e12:	2002      	movs	r0, #2
 8003e14:	f7ff ff56 	bl	8003cc4 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 8003e18:	2005      	movs	r0, #5
 8003e1a:	f000 f851 	bl	8003ec0 <delay_ms>
	// Function Set
	// DL : 0->4bit, 1->8bit
	// N : 0->1 line, 1->2 line
	// F : 0-> 5*7, 1->5*10
	// I selected 4bit, 2 line, 5*7
	TLCD_Cmd( 0x28 );
 8003e1e:	2028      	movs	r0, #40	; 0x28
 8003e20:	f7ff ffa4 	bl	8003d6c <TLCD_Cmd>
	delay_us(40);  // 40us
 8003e24:	2028      	movs	r0, #40	; 0x28
 8003e26:	f000 f842 	bl	8003eae <delay_us>

	// Display Set
	// D : 0->disp off, 1->disp on
	// C : 0->Cur off, 1->Cur on
	// B : 0->Cur blink off, 1->Cur blink on
	TLCD_Cmd( 0x0C );
 8003e2a:	200c      	movs	r0, #12
 8003e2c:	f7ff ff9e 	bl	8003d6c <TLCD_Cmd>
	delay_us(40);  // 40us
 8003e30:	2028      	movs	r0, #40	; 0x28
 8003e32:	f000 f83c 	bl	8003eae <delay_us>

	// Display Mode
	// I/D : 0->Dec Cursor pos, 1->Inc Cursor pos
	// S : 0-> No disp shift, 1-> Disp shift
	TLCD_Cmd( 0x06 );
 8003e36:	2006      	movs	r0, #6
 8003e38:	f7ff ff98 	bl	8003d6c <TLCD_Cmd>
	delay_us(40);  // 40us
 8003e3c:	2028      	movs	r0, #40	; 0x28
 8003e3e:	f000 f836 	bl	8003eae <delay_us>

	// LCD Clear display
	TLCD_Cmd( 0x01 );
 8003e42:	4638      	mov	r0, r7
 8003e44:	f7ff ff92 	bl	8003d6c <TLCD_Cmd>
	delay_ms(2);   // 2ms
 8003e48:	2002      	movs	r0, #2
 8003e4a:	f000 f839 	bl	8003ec0 <delay_ms>
}
 8003e4e:	b006      	add	sp, #24
 8003e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e54:	200009a8 	.word	0x200009a8
 8003e58:	200009bc 	.word	0x200009bc
 8003e5c:	200009b8 	.word	0x200009b8
 8003e60:	200009c0 	.word	0x200009c0
 8003e64:	200009b0 	.word	0x200009b0
 8003e68:	200009ac 	.word	0x200009ac
 8003e6c:	200009b4 	.word	0x200009b4

08003e70 <TLCD_Write>:
	TNLD_Send(cmd,LOW);
}

void	TLCD_Write(BYTE v)
{
	TNLD_Send(v,HIGH);
 8003e70:	2101      	movs	r1, #1
 8003e72:	f7ff bf63 	b.w	8003d3c <TNLD_Send>

08003e76 <TLCD_Putc>:
	TLCD_4BitWrite(v>>4);
	TLCD_4BitWrite(v);
}

void	TLCD_Putc(char c)
{
 8003e76:	b508      	push	{r3, lr}
	TLCD_Write((BYTE)c);
 8003e78:	f7ff fffa 	bl	8003e70 <TLCD_Write>
	delay_us(1);
 8003e7c:	2001      	movs	r0, #1
}
 8003e7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void	TLCD_Putc(char c)
{
	TLCD_Write((BYTE)c);
	delay_us(1);
 8003e82:	f000 b814 	b.w	8003eae <delay_us>

08003e86 <TLCD_Puts>:
}

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
	if(line==1)		TLCD_Cmd(0x80+n);
 8003e86:	2801      	cmp	r0, #1
	else 			TLCD_Cmd(0xC0+n);
 8003e88:	bf18      	it	ne
 8003e8a:	f1a1 0040 	subne.w	r0, r1, #64	; 0x40
	TLCD_Write((BYTE)c);
	delay_us(1);
}

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
 8003e8e:	b510      	push	{r4, lr}
	if(line==1)		TLCD_Cmd(0x80+n);
 8003e90:	bf0c      	ite	eq
 8003e92:	f081 0080 	eoreq.w	r0, r1, #128	; 0x80
	else 			TLCD_Cmd(0xC0+n);
 8003e96:	b2c0      	uxtbne	r0, r0
	TLCD_Write((BYTE)c);
	delay_us(1);
}

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
 8003e98:	4614      	mov	r4, r2
	if(line==1)		TLCD_Cmd(0x80+n);
	else 			TLCD_Cmd(0xC0+n);
 8003e9a:	f7ff ff67 	bl	8003d6c <TLCD_Cmd>
 8003e9e:	3c01      	subs	r4, #1

	while(*s) {
 8003ea0:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003ea4:	b110      	cbz	r0, 8003eac <TLCD_Puts+0x26>
		TLCD_Putc(*s);
 8003ea6:	f7ff ffe6 	bl	8003e76 <TLCD_Putc>
 8003eaa:	e7f9      	b.n	8003ea0 <TLCD_Puts+0x1a>
		s++;
	}
}
 8003eac:	bd10      	pop	{r4, pc}

08003eae <delay_us>:

void delay_us(uint16_t count)
{
	int n;
    // 446re n=44
	for(;count!=0;count--)
 8003eae:	b130      	cbz	r0, 8003ebe <delay_us+0x10>
 8003eb0:	232c      	movs	r3, #44	; 0x2c
	for(n=0;n<44;n++) asm volatile("NOP");
 8003eb2:	bf00      	nop
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	d1fc      	bne.n	8003eb2 <delay_us+0x4>

void delay_us(uint16_t count)
{
	int n;
    // 446re n=44
	for(;count!=0;count--)
 8003eb8:	3801      	subs	r0, #1
 8003eba:	b280      	uxth	r0, r0
 8003ebc:	e7f7      	b.n	8003eae <delay_us>
	for(n=0;n<44;n++) asm volatile("NOP");
}
 8003ebe:	4770      	bx	lr

08003ec0 <delay_ms>:

void delay_ms(uint16_t count)
{
 8003ec0:	b508      	push	{r3, lr}
 8003ec2:	4602      	mov	r2, r0
	for(;count!=0;count--) delay_us(1000);
 8003ec4:	b132      	cbz	r2, 8003ed4 <delay_ms+0x14>
 8003ec6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003eca:	f7ff fff0 	bl	8003eae <delay_us>
 8003ece:	3a01      	subs	r2, #1
 8003ed0:	b292      	uxth	r2, r2
 8003ed2:	e7f7      	b.n	8003ec4 <delay_ms+0x4>
}
 8003ed4:	bd08      	pop	{r3, pc}
	...

08003ed8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003ed8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f10 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003edc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003ede:	e003      	b.n	8003ee8 <LoopCopyDataInit>

08003ee0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003ee0:	4b0c      	ldr	r3, [pc, #48]	; (8003f14 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003ee2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003ee4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003ee6:	3104      	adds	r1, #4

08003ee8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003ee8:	480b      	ldr	r0, [pc, #44]	; (8003f18 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003eea:	4b0c      	ldr	r3, [pc, #48]	; (8003f1c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003eec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003eee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003ef0:	d3f6      	bcc.n	8003ee0 <CopyDataInit>
  ldr  r2, =_sbss
 8003ef2:	4a0b      	ldr	r2, [pc, #44]	; (8003f20 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003ef4:	e002      	b.n	8003efc <LoopFillZerobss>

08003ef6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003ef6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003ef8:	f842 3b04 	str.w	r3, [r2], #4

08003efc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003efc:	4b09      	ldr	r3, [pc, #36]	; (8003f24 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003efe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003f00:	d3f9      	bcc.n	8003ef6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003f02:	f7ff fe97 	bl	8003c34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f06:	f000 f811 	bl	8003f2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f0a:	f7ff fb4f 	bl	80035ac <main>
  bx  lr    
 8003f0e:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003f10:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8003f14:	08007538 	.word	0x08007538
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003f18:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003f1c:	200005a0 	.word	0x200005a0
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8003f20:	200005a0 	.word	0x200005a0
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003f24:	200009c8 	.word	0x200009c8

08003f28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f28:	e7fe      	b.n	8003f28 <ADC_IRQHandler>
	...

08003f2c <__libc_init_array>:
 8003f2c:	b570      	push	{r4, r5, r6, lr}
 8003f2e:	4b0e      	ldr	r3, [pc, #56]	; (8003f68 <__libc_init_array+0x3c>)
 8003f30:	4c0e      	ldr	r4, [pc, #56]	; (8003f6c <__libc_init_array+0x40>)
 8003f32:	1ae4      	subs	r4, r4, r3
 8003f34:	10a4      	asrs	r4, r4, #2
 8003f36:	2500      	movs	r5, #0
 8003f38:	461e      	mov	r6, r3
 8003f3a:	42a5      	cmp	r5, r4
 8003f3c:	d004      	beq.n	8003f48 <__libc_init_array+0x1c>
 8003f3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f42:	4798      	blx	r3
 8003f44:	3501      	adds	r5, #1
 8003f46:	e7f8      	b.n	8003f3a <__libc_init_array+0xe>
 8003f48:	f003 f9b0 	bl	80072ac <_init>
 8003f4c:	4c08      	ldr	r4, [pc, #32]	; (8003f70 <__libc_init_array+0x44>)
 8003f4e:	4b09      	ldr	r3, [pc, #36]	; (8003f74 <__libc_init_array+0x48>)
 8003f50:	1ae4      	subs	r4, r4, r3
 8003f52:	10a4      	asrs	r4, r4, #2
 8003f54:	2500      	movs	r5, #0
 8003f56:	461e      	mov	r6, r3
 8003f58:	42a5      	cmp	r5, r4
 8003f5a:	d004      	beq.n	8003f66 <__libc_init_array+0x3a>
 8003f5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f60:	4798      	blx	r3
 8003f62:	3501      	adds	r5, #1
 8003f64:	e7f8      	b.n	8003f58 <__libc_init_array+0x2c>
 8003f66:	bd70      	pop	{r4, r5, r6, pc}
 8003f68:	08007530 	.word	0x08007530
 8003f6c:	08007530 	.word	0x08007530
 8003f70:	08007534 	.word	0x08007534
 8003f74:	08007530 	.word	0x08007530

08003f78 <malloc>:
 8003f78:	4b02      	ldr	r3, [pc, #8]	; (8003f84 <malloc+0xc>)
 8003f7a:	4601      	mov	r1, r0
 8003f7c:	6818      	ldr	r0, [r3, #0]
 8003f7e:	f000 b803 	b.w	8003f88 <_malloc_r>
 8003f82:	bf00      	nop
 8003f84:	20000560 	.word	0x20000560

08003f88 <_malloc_r>:
 8003f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f8c:	f101 040b 	add.w	r4, r1, #11
 8003f90:	2c16      	cmp	r4, #22
 8003f92:	b085      	sub	sp, #20
 8003f94:	4681      	mov	r9, r0
 8003f96:	d903      	bls.n	8003fa0 <_malloc_r+0x18>
 8003f98:	f034 0407 	bics.w	r4, r4, #7
 8003f9c:	d501      	bpl.n	8003fa2 <_malloc_r+0x1a>
 8003f9e:	e002      	b.n	8003fa6 <_malloc_r+0x1e>
 8003fa0:	2410      	movs	r4, #16
 8003fa2:	428c      	cmp	r4, r1
 8003fa4:	d203      	bcs.n	8003fae <_malloc_r+0x26>
 8003fa6:	230c      	movs	r3, #12
 8003fa8:	f8c9 3000 	str.w	r3, [r9]
 8003fac:	e1ea      	b.n	8004384 <_malloc_r+0x3fc>
 8003fae:	4648      	mov	r0, r9
 8003fb0:	f000 fa12 	bl	80043d8 <__malloc_lock>
 8003fb4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003fb8:	4d9e      	ldr	r5, [pc, #632]	; (8004234 <_malloc_r+0x2ac>)
 8003fba:	d217      	bcs.n	8003fec <_malloc_r+0x64>
 8003fbc:	f104 0208 	add.w	r2, r4, #8
 8003fc0:	442a      	add	r2, r5
 8003fc2:	f1a2 0108 	sub.w	r1, r2, #8
 8003fc6:	6856      	ldr	r6, [r2, #4]
 8003fc8:	428e      	cmp	r6, r1
 8003fca:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8003fce:	d102      	bne.n	8003fd6 <_malloc_r+0x4e>
 8003fd0:	68d6      	ldr	r6, [r2, #12]
 8003fd2:	42b2      	cmp	r2, r6
 8003fd4:	d008      	beq.n	8003fe8 <_malloc_r+0x60>
 8003fd6:	6873      	ldr	r3, [r6, #4]
 8003fd8:	68f2      	ldr	r2, [r6, #12]
 8003fda:	68b1      	ldr	r1, [r6, #8]
 8003fdc:	f023 0303 	bic.w	r3, r3, #3
 8003fe0:	60ca      	str	r2, [r1, #12]
 8003fe2:	4433      	add	r3, r6
 8003fe4:	6091      	str	r1, [r2, #8]
 8003fe6:	e02f      	b.n	8004048 <_malloc_r+0xc0>
 8003fe8:	3302      	adds	r3, #2
 8003fea:	e03d      	b.n	8004068 <_malloc_r+0xe0>
 8003fec:	0a63      	lsrs	r3, r4, #9
 8003fee:	d01a      	beq.n	8004026 <_malloc_r+0x9e>
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	d802      	bhi.n	8003ffa <_malloc_r+0x72>
 8003ff4:	09a3      	lsrs	r3, r4, #6
 8003ff6:	3338      	adds	r3, #56	; 0x38
 8003ff8:	e018      	b.n	800402c <_malloc_r+0xa4>
 8003ffa:	2b14      	cmp	r3, #20
 8003ffc:	d801      	bhi.n	8004002 <_malloc_r+0x7a>
 8003ffe:	335b      	adds	r3, #91	; 0x5b
 8004000:	e014      	b.n	800402c <_malloc_r+0xa4>
 8004002:	2b54      	cmp	r3, #84	; 0x54
 8004004:	d802      	bhi.n	800400c <_malloc_r+0x84>
 8004006:	0b23      	lsrs	r3, r4, #12
 8004008:	336e      	adds	r3, #110	; 0x6e
 800400a:	e00f      	b.n	800402c <_malloc_r+0xa4>
 800400c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8004010:	d802      	bhi.n	8004018 <_malloc_r+0x90>
 8004012:	0be3      	lsrs	r3, r4, #15
 8004014:	3377      	adds	r3, #119	; 0x77
 8004016:	e009      	b.n	800402c <_malloc_r+0xa4>
 8004018:	f240 5254 	movw	r2, #1364	; 0x554
 800401c:	4293      	cmp	r3, r2
 800401e:	d804      	bhi.n	800402a <_malloc_r+0xa2>
 8004020:	0ca3      	lsrs	r3, r4, #18
 8004022:	337c      	adds	r3, #124	; 0x7c
 8004024:	e002      	b.n	800402c <_malloc_r+0xa4>
 8004026:	233f      	movs	r3, #63	; 0x3f
 8004028:	e000      	b.n	800402c <_malloc_r+0xa4>
 800402a:	237e      	movs	r3, #126	; 0x7e
 800402c:	1c5a      	adds	r2, r3, #1
 800402e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8004032:	f1a2 0008 	sub.w	r0, r2, #8
 8004036:	6856      	ldr	r6, [r2, #4]
 8004038:	e00c      	b.n	8004054 <_malloc_r+0xcc>
 800403a:	2900      	cmp	r1, #0
 800403c:	68f1      	ldr	r1, [r6, #12]
 800403e:	db08      	blt.n	8004052 <_malloc_r+0xca>
 8004040:	68b3      	ldr	r3, [r6, #8]
 8004042:	60d9      	str	r1, [r3, #12]
 8004044:	608b      	str	r3, [r1, #8]
 8004046:	18b3      	adds	r3, r6, r2
 8004048:	685a      	ldr	r2, [r3, #4]
 800404a:	f042 0201 	orr.w	r2, r2, #1
 800404e:	605a      	str	r2, [r3, #4]
 8004050:	e1a3      	b.n	800439a <_malloc_r+0x412>
 8004052:	460e      	mov	r6, r1
 8004054:	4286      	cmp	r6, r0
 8004056:	d006      	beq.n	8004066 <_malloc_r+0xde>
 8004058:	6872      	ldr	r2, [r6, #4]
 800405a:	f022 0203 	bic.w	r2, r2, #3
 800405e:	1b11      	subs	r1, r2, r4
 8004060:	290f      	cmp	r1, #15
 8004062:	ddea      	ble.n	800403a <_malloc_r+0xb2>
 8004064:	3b01      	subs	r3, #1
 8004066:	3301      	adds	r3, #1
 8004068:	4a72      	ldr	r2, [pc, #456]	; (8004234 <_malloc_r+0x2ac>)
 800406a:	692e      	ldr	r6, [r5, #16]
 800406c:	f102 0708 	add.w	r7, r2, #8
 8004070:	42be      	cmp	r6, r7
 8004072:	4639      	mov	r1, r7
 8004074:	d079      	beq.n	800416a <_malloc_r+0x1e2>
 8004076:	6870      	ldr	r0, [r6, #4]
 8004078:	f020 0003 	bic.w	r0, r0, #3
 800407c:	ebc4 0e00 	rsb	lr, r4, r0
 8004080:	f1be 0f0f 	cmp.w	lr, #15
 8004084:	dd0d      	ble.n	80040a2 <_malloc_r+0x11a>
 8004086:	1933      	adds	r3, r6, r4
 8004088:	f044 0401 	orr.w	r4, r4, #1
 800408c:	6074      	str	r4, [r6, #4]
 800408e:	6153      	str	r3, [r2, #20]
 8004090:	6113      	str	r3, [r2, #16]
 8004092:	f04e 0201 	orr.w	r2, lr, #1
 8004096:	60df      	str	r7, [r3, #12]
 8004098:	609f      	str	r7, [r3, #8]
 800409a:	605a      	str	r2, [r3, #4]
 800409c:	f843 e00e 	str.w	lr, [r3, lr]
 80040a0:	e17b      	b.n	800439a <_malloc_r+0x412>
 80040a2:	f1be 0f00 	cmp.w	lr, #0
 80040a6:	6157      	str	r7, [r2, #20]
 80040a8:	6117      	str	r7, [r2, #16]
 80040aa:	db05      	blt.n	80040b8 <_malloc_r+0x130>
 80040ac:	4430      	add	r0, r6
 80040ae:	6843      	ldr	r3, [r0, #4]
 80040b0:	f043 0301 	orr.w	r3, r3, #1
 80040b4:	6043      	str	r3, [r0, #4]
 80040b6:	e170      	b.n	800439a <_malloc_r+0x412>
 80040b8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80040bc:	d215      	bcs.n	80040ea <_malloc_r+0x162>
 80040be:	08c0      	lsrs	r0, r0, #3
 80040c0:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 80040c4:	2701      	movs	r7, #1
 80040c6:	fa07 fe0e 	lsl.w	lr, r7, lr
 80040ca:	6857      	ldr	r7, [r2, #4]
 80040cc:	3001      	adds	r0, #1
 80040ce:	ea4e 0707 	orr.w	r7, lr, r7
 80040d2:	6057      	str	r7, [r2, #4]
 80040d4:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 80040d8:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 80040dc:	f8c6 e008 	str.w	lr, [r6, #8]
 80040e0:	3f08      	subs	r7, #8
 80040e2:	60f7      	str	r7, [r6, #12]
 80040e4:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 80040e8:	e03d      	b.n	8004166 <_malloc_r+0x1de>
 80040ea:	0a42      	lsrs	r2, r0, #9
 80040ec:	2a04      	cmp	r2, #4
 80040ee:	d802      	bhi.n	80040f6 <_malloc_r+0x16e>
 80040f0:	0982      	lsrs	r2, r0, #6
 80040f2:	3238      	adds	r2, #56	; 0x38
 80040f4:	e015      	b.n	8004122 <_malloc_r+0x19a>
 80040f6:	2a14      	cmp	r2, #20
 80040f8:	d801      	bhi.n	80040fe <_malloc_r+0x176>
 80040fa:	325b      	adds	r2, #91	; 0x5b
 80040fc:	e011      	b.n	8004122 <_malloc_r+0x19a>
 80040fe:	2a54      	cmp	r2, #84	; 0x54
 8004100:	d802      	bhi.n	8004108 <_malloc_r+0x180>
 8004102:	0b02      	lsrs	r2, r0, #12
 8004104:	326e      	adds	r2, #110	; 0x6e
 8004106:	e00c      	b.n	8004122 <_malloc_r+0x19a>
 8004108:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800410c:	d802      	bhi.n	8004114 <_malloc_r+0x18c>
 800410e:	0bc2      	lsrs	r2, r0, #15
 8004110:	3277      	adds	r2, #119	; 0x77
 8004112:	e006      	b.n	8004122 <_malloc_r+0x19a>
 8004114:	f240 5754 	movw	r7, #1364	; 0x554
 8004118:	42ba      	cmp	r2, r7
 800411a:	bf9a      	itte	ls
 800411c:	0c82      	lsrls	r2, r0, #18
 800411e:	327c      	addls	r2, #124	; 0x7c
 8004120:	227e      	movhi	r2, #126	; 0x7e
 8004122:	1c57      	adds	r7, r2, #1
 8004124:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8004128:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800412c:	f8df c104 	ldr.w	ip, [pc, #260]	; 8004234 <_malloc_r+0x2ac>
 8004130:	45be      	cmp	lr, r7
 8004132:	d10d      	bne.n	8004150 <_malloc_r+0x1c8>
 8004134:	2001      	movs	r0, #1
 8004136:	1092      	asrs	r2, r2, #2
 8004138:	fa00 f202 	lsl.w	r2, r0, r2
 800413c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8004140:	4310      	orrs	r0, r2
 8004142:	f8cc 0004 	str.w	r0, [ip, #4]
 8004146:	4672      	mov	r2, lr
 8004148:	e009      	b.n	800415e <_malloc_r+0x1d6>
 800414a:	68bf      	ldr	r7, [r7, #8]
 800414c:	45be      	cmp	lr, r7
 800414e:	d004      	beq.n	800415a <_malloc_r+0x1d2>
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	f022 0203 	bic.w	r2, r2, #3
 8004156:	4290      	cmp	r0, r2
 8004158:	d3f7      	bcc.n	800414a <_malloc_r+0x1c2>
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	46be      	mov	lr, r7
 800415e:	60f2      	str	r2, [r6, #12]
 8004160:	f8c6 e008 	str.w	lr, [r6, #8]
 8004164:	6096      	str	r6, [r2, #8]
 8004166:	f8ce 600c 	str.w	r6, [lr, #12]
 800416a:	2001      	movs	r0, #1
 800416c:	109a      	asrs	r2, r3, #2
 800416e:	fa00 f202 	lsl.w	r2, r0, r2
 8004172:	6868      	ldr	r0, [r5, #4]
 8004174:	4282      	cmp	r2, r0
 8004176:	d85f      	bhi.n	8004238 <_malloc_r+0x2b0>
 8004178:	4202      	tst	r2, r0
 800417a:	d106      	bne.n	800418a <_malloc_r+0x202>
 800417c:	f023 0303 	bic.w	r3, r3, #3
 8004180:	0052      	lsls	r2, r2, #1
 8004182:	4202      	tst	r2, r0
 8004184:	f103 0304 	add.w	r3, r3, #4
 8004188:	d0fa      	beq.n	8004180 <_malloc_r+0x1f8>
 800418a:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 800418e:	46c2      	mov	sl, r8
 8004190:	469c      	mov	ip, r3
 8004192:	f8da 600c 	ldr.w	r6, [sl, #12]
 8004196:	4556      	cmp	r6, sl
 8004198:	d02c      	beq.n	80041f4 <_malloc_r+0x26c>
 800419a:	6870      	ldr	r0, [r6, #4]
 800419c:	68f7      	ldr	r7, [r6, #12]
 800419e:	f020 0003 	bic.w	r0, r0, #3
 80041a2:	ebc4 0e00 	rsb	lr, r4, r0
 80041a6:	f1be 0f0f 	cmp.w	lr, #15
 80041aa:	dd11      	ble.n	80041d0 <_malloc_r+0x248>
 80041ac:	1933      	adds	r3, r6, r4
 80041ae:	f044 0401 	orr.w	r4, r4, #1
 80041b2:	6074      	str	r4, [r6, #4]
 80041b4:	f856 2f08 	ldr.w	r2, [r6, #8]!
 80041b8:	60d7      	str	r7, [r2, #12]
 80041ba:	60ba      	str	r2, [r7, #8]
 80041bc:	f04e 0201 	orr.w	r2, lr, #1
 80041c0:	616b      	str	r3, [r5, #20]
 80041c2:	612b      	str	r3, [r5, #16]
 80041c4:	60d9      	str	r1, [r3, #12]
 80041c6:	6099      	str	r1, [r3, #8]
 80041c8:	605a      	str	r2, [r3, #4]
 80041ca:	f843 e00e 	str.w	lr, [r3, lr]
 80041ce:	e00b      	b.n	80041e8 <_malloc_r+0x260>
 80041d0:	f1be 0f00 	cmp.w	lr, #0
 80041d4:	db0c      	blt.n	80041f0 <_malloc_r+0x268>
 80041d6:	1833      	adds	r3, r6, r0
 80041d8:	685a      	ldr	r2, [r3, #4]
 80041da:	f042 0201 	orr.w	r2, r2, #1
 80041de:	605a      	str	r2, [r3, #4]
 80041e0:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80041e4:	60df      	str	r7, [r3, #12]
 80041e6:	60bb      	str	r3, [r7, #8]
 80041e8:	4648      	mov	r0, r9
 80041ea:	f000 f8f6 	bl	80043da <__malloc_unlock>
 80041ee:	e0d8      	b.n	80043a2 <_malloc_r+0x41a>
 80041f0:	463e      	mov	r6, r7
 80041f2:	e7d0      	b.n	8004196 <_malloc_r+0x20e>
 80041f4:	f10c 0c01 	add.w	ip, ip, #1
 80041f8:	f01c 0f03 	tst.w	ip, #3
 80041fc:	f10a 0a08 	add.w	sl, sl, #8
 8004200:	d1c7      	bne.n	8004192 <_malloc_r+0x20a>
 8004202:	0798      	lsls	r0, r3, #30
 8004204:	d104      	bne.n	8004210 <_malloc_r+0x288>
 8004206:	686b      	ldr	r3, [r5, #4]
 8004208:	ea23 0302 	bic.w	r3, r3, r2
 800420c:	606b      	str	r3, [r5, #4]
 800420e:	e005      	b.n	800421c <_malloc_r+0x294>
 8004210:	f858 0908 	ldr.w	r0, [r8], #-8
 8004214:	4580      	cmp	r8, r0
 8004216:	f103 33ff 	add.w	r3, r3, #4294967295
 800421a:	d0f2      	beq.n	8004202 <_malloc_r+0x27a>
 800421c:	6868      	ldr	r0, [r5, #4]
 800421e:	0052      	lsls	r2, r2, #1
 8004220:	4282      	cmp	r2, r0
 8004222:	d809      	bhi.n	8004238 <_malloc_r+0x2b0>
 8004224:	b142      	cbz	r2, 8004238 <_malloc_r+0x2b0>
 8004226:	4663      	mov	r3, ip
 8004228:	4202      	tst	r2, r0
 800422a:	d1ae      	bne.n	800418a <_malloc_r+0x202>
 800422c:	3304      	adds	r3, #4
 800422e:	0052      	lsls	r2, r2, #1
 8004230:	e7fa      	b.n	8004228 <_malloc_r+0x2a0>
 8004232:	bf00      	nop
 8004234:	20000060 	.word	0x20000060
 8004238:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800423c:	f8db 6004 	ldr.w	r6, [fp, #4]
 8004240:	f026 0603 	bic.w	r6, r6, #3
 8004244:	42b4      	cmp	r4, r6
 8004246:	d803      	bhi.n	8004250 <_malloc_r+0x2c8>
 8004248:	1b33      	subs	r3, r6, r4
 800424a:	2b0f      	cmp	r3, #15
 800424c:	f300 809c 	bgt.w	8004388 <_malloc_r+0x400>
 8004250:	4a56      	ldr	r2, [pc, #344]	; (80043ac <_malloc_r+0x424>)
 8004252:	4957      	ldr	r1, [pc, #348]	; (80043b0 <_malloc_r+0x428>)
 8004254:	6812      	ldr	r2, [r2, #0]
 8004256:	6808      	ldr	r0, [r1, #0]
 8004258:	9101      	str	r1, [sp, #4]
 800425a:	f102 0810 	add.w	r8, r2, #16
 800425e:	4a55      	ldr	r2, [pc, #340]	; (80043b4 <_malloc_r+0x42c>)
 8004260:	9203      	str	r2, [sp, #12]
 8004262:	3001      	adds	r0, #1
 8004264:	bf18      	it	ne
 8004266:	f102 31ff 	addne.w	r1, r2, #4294967295
 800426a:	44a0      	add	r8, r4
 800426c:	bf1e      	ittt	ne
 800426e:	4488      	addne	r8, r1
 8004270:	4251      	negne	r1, r2
 8004272:	ea01 0808 	andne.w	r8, r1, r8
 8004276:	eb0b 0306 	add.w	r3, fp, r6
 800427a:	4641      	mov	r1, r8
 800427c:	4648      	mov	r0, r9
 800427e:	9302      	str	r3, [sp, #8]
 8004280:	f000 f8ac 	bl	80043dc <_sbrk_r>
 8004284:	1c42      	adds	r2, r0, #1
 8004286:	4607      	mov	r7, r0
 8004288:	d06f      	beq.n	800436a <_malloc_r+0x3e2>
 800428a:	9b02      	ldr	r3, [sp, #8]
 800428c:	9a03      	ldr	r2, [sp, #12]
 800428e:	4283      	cmp	r3, r0
 8004290:	d901      	bls.n	8004296 <_malloc_r+0x30e>
 8004292:	45ab      	cmp	fp, r5
 8004294:	d169      	bne.n	800436a <_malloc_r+0x3e2>
 8004296:	f8df a128 	ldr.w	sl, [pc, #296]	; 80043c0 <_malloc_r+0x438>
 800429a:	f8df c128 	ldr.w	ip, [pc, #296]	; 80043c4 <_malloc_r+0x43c>
 800429e:	f8da 0000 	ldr.w	r0, [sl]
 80042a2:	42bb      	cmp	r3, r7
 80042a4:	4440      	add	r0, r8
 80042a6:	f8ca 0000 	str.w	r0, [sl]
 80042aa:	d108      	bne.n	80042be <_malloc_r+0x336>
 80042ac:	ea13 0f0c 	tst.w	r3, ip
 80042b0:	d105      	bne.n	80042be <_malloc_r+0x336>
 80042b2:	68ab      	ldr	r3, [r5, #8]
 80042b4:	4446      	add	r6, r8
 80042b6:	f046 0601 	orr.w	r6, r6, #1
 80042ba:	605e      	str	r6, [r3, #4]
 80042bc:	e049      	b.n	8004352 <_malloc_r+0x3ca>
 80042be:	9901      	ldr	r1, [sp, #4]
 80042c0:	f8d1 e000 	ldr.w	lr, [r1]
 80042c4:	f1be 3fff 	cmp.w	lr, #4294967295
 80042c8:	bf15      	itete	ne
 80042ca:	1afb      	subne	r3, r7, r3
 80042cc:	4b38      	ldreq	r3, [pc, #224]	; (80043b0 <_malloc_r+0x428>)
 80042ce:	181b      	addne	r3, r3, r0
 80042d0:	601f      	streq	r7, [r3, #0]
 80042d2:	bf18      	it	ne
 80042d4:	f8ca 3000 	strne.w	r3, [sl]
 80042d8:	f017 0307 	ands.w	r3, r7, #7
 80042dc:	bf1c      	itt	ne
 80042de:	f1c3 0308 	rsbne	r3, r3, #8
 80042e2:	18ff      	addne	r7, r7, r3
 80042e4:	44b8      	add	r8, r7
 80042e6:	441a      	add	r2, r3
 80042e8:	ea08 080c 	and.w	r8, r8, ip
 80042ec:	ebc8 0802 	rsb	r8, r8, r2
 80042f0:	4641      	mov	r1, r8
 80042f2:	4648      	mov	r0, r9
 80042f4:	f000 f872 	bl	80043dc <_sbrk_r>
 80042f8:	1c43      	adds	r3, r0, #1
 80042fa:	bf04      	itt	eq
 80042fc:	4638      	moveq	r0, r7
 80042fe:	f04f 0800 	moveq.w	r8, #0
 8004302:	f8da 3000 	ldr.w	r3, [sl]
 8004306:	60af      	str	r7, [r5, #8]
 8004308:	1bc2      	subs	r2, r0, r7
 800430a:	4442      	add	r2, r8
 800430c:	4443      	add	r3, r8
 800430e:	f042 0201 	orr.w	r2, r2, #1
 8004312:	45ab      	cmp	fp, r5
 8004314:	f8ca 3000 	str.w	r3, [sl]
 8004318:	607a      	str	r2, [r7, #4]
 800431a:	d01a      	beq.n	8004352 <_malloc_r+0x3ca>
 800431c:	2e0f      	cmp	r6, #15
 800431e:	d802      	bhi.n	8004326 <_malloc_r+0x39e>
 8004320:	2301      	movs	r3, #1
 8004322:	607b      	str	r3, [r7, #4]
 8004324:	e021      	b.n	800436a <_malloc_r+0x3e2>
 8004326:	f8db 3004 	ldr.w	r3, [fp, #4]
 800432a:	3e0c      	subs	r6, #12
 800432c:	f026 0607 	bic.w	r6, r6, #7
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	4333      	orrs	r3, r6
 8004336:	f8cb 3004 	str.w	r3, [fp, #4]
 800433a:	eb0b 0306 	add.w	r3, fp, r6
 800433e:	2205      	movs	r2, #5
 8004340:	2e0f      	cmp	r6, #15
 8004342:	605a      	str	r2, [r3, #4]
 8004344:	609a      	str	r2, [r3, #8]
 8004346:	d904      	bls.n	8004352 <_malloc_r+0x3ca>
 8004348:	f10b 0108 	add.w	r1, fp, #8
 800434c:	4648      	mov	r0, r9
 800434e:	f001 fec5 	bl	80060dc <_free_r>
 8004352:	4a19      	ldr	r2, [pc, #100]	; (80043b8 <_malloc_r+0x430>)
 8004354:	f8da 3000 	ldr.w	r3, [sl]
 8004358:	6811      	ldr	r1, [r2, #0]
 800435a:	428b      	cmp	r3, r1
 800435c:	bf88      	it	hi
 800435e:	6013      	strhi	r3, [r2, #0]
 8004360:	4a16      	ldr	r2, [pc, #88]	; (80043bc <_malloc_r+0x434>)
 8004362:	6811      	ldr	r1, [r2, #0]
 8004364:	428b      	cmp	r3, r1
 8004366:	bf88      	it	hi
 8004368:	6013      	strhi	r3, [r2, #0]
 800436a:	68ab      	ldr	r3, [r5, #8]
 800436c:	685a      	ldr	r2, [r3, #4]
 800436e:	f022 0203 	bic.w	r2, r2, #3
 8004372:	4294      	cmp	r4, r2
 8004374:	eba2 0304 	sub.w	r3, r2, r4
 8004378:	d801      	bhi.n	800437e <_malloc_r+0x3f6>
 800437a:	2b0f      	cmp	r3, #15
 800437c:	dc04      	bgt.n	8004388 <_malloc_r+0x400>
 800437e:	4648      	mov	r0, r9
 8004380:	f000 f82b 	bl	80043da <__malloc_unlock>
 8004384:	2600      	movs	r6, #0
 8004386:	e00c      	b.n	80043a2 <_malloc_r+0x41a>
 8004388:	68ae      	ldr	r6, [r5, #8]
 800438a:	f044 0201 	orr.w	r2, r4, #1
 800438e:	4434      	add	r4, r6
 8004390:	f043 0301 	orr.w	r3, r3, #1
 8004394:	6072      	str	r2, [r6, #4]
 8004396:	60ac      	str	r4, [r5, #8]
 8004398:	6063      	str	r3, [r4, #4]
 800439a:	4648      	mov	r0, r9
 800439c:	f000 f81d 	bl	80043da <__malloc_unlock>
 80043a0:	3608      	adds	r6, #8
 80043a2:	4630      	mov	r0, r6
 80043a4:	b005      	add	sp, #20
 80043a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043aa:	bf00      	nop
 80043ac:	20000668 	.word	0x20000668
 80043b0:	2000046c 	.word	0x2000046c
 80043b4:	00000080 	.word	0x00000080
 80043b8:	20000664 	.word	0x20000664
 80043bc:	20000660 	.word	0x20000660
 80043c0:	2000066c 	.word	0x2000066c
 80043c4:	0000007f 	.word	0x0000007f

080043c8 <memset>:
 80043c8:	4402      	add	r2, r0
 80043ca:	4603      	mov	r3, r0
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d002      	beq.n	80043d6 <memset+0xe>
 80043d0:	f803 1b01 	strb.w	r1, [r3], #1
 80043d4:	e7fa      	b.n	80043cc <memset+0x4>
 80043d6:	4770      	bx	lr

080043d8 <__malloc_lock>:
 80043d8:	4770      	bx	lr

080043da <__malloc_unlock>:
 80043da:	4770      	bx	lr

080043dc <_sbrk_r>:
 80043dc:	b538      	push	{r3, r4, r5, lr}
 80043de:	4c06      	ldr	r4, [pc, #24]	; (80043f8 <_sbrk_r+0x1c>)
 80043e0:	2300      	movs	r3, #0
 80043e2:	4605      	mov	r5, r0
 80043e4:	4608      	mov	r0, r1
 80043e6:	6023      	str	r3, [r4, #0]
 80043e8:	f002 ff52 	bl	8007290 <_sbrk>
 80043ec:	1c43      	adds	r3, r0, #1
 80043ee:	d102      	bne.n	80043f6 <_sbrk_r+0x1a>
 80043f0:	6823      	ldr	r3, [r4, #0]
 80043f2:	b103      	cbz	r3, 80043f6 <_sbrk_r+0x1a>
 80043f4:	602b      	str	r3, [r5, #0]
 80043f6:	bd38      	pop	{r3, r4, r5, pc}
 80043f8:	200009c4 	.word	0x200009c4

080043fc <sprintf>:
 80043fc:	b40e      	push	{r1, r2, r3}
 80043fe:	b500      	push	{lr}
 8004400:	b09c      	sub	sp, #112	; 0x70
 8004402:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004406:	ab1d      	add	r3, sp, #116	; 0x74
 8004408:	f8ad 1014 	strh.w	r1, [sp, #20]
 800440c:	9002      	str	r0, [sp, #8]
 800440e:	9006      	str	r0, [sp, #24]
 8004410:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004414:	480a      	ldr	r0, [pc, #40]	; (8004440 <sprintf+0x44>)
 8004416:	9104      	str	r1, [sp, #16]
 8004418:	9107      	str	r1, [sp, #28]
 800441a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800441e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004422:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004426:	6800      	ldr	r0, [r0, #0]
 8004428:	9301      	str	r3, [sp, #4]
 800442a:	a902      	add	r1, sp, #8
 800442c:	f000 f80c 	bl	8004448 <_svfprintf_r>
 8004430:	9b02      	ldr	r3, [sp, #8]
 8004432:	2200      	movs	r2, #0
 8004434:	701a      	strb	r2, [r3, #0]
 8004436:	b01c      	add	sp, #112	; 0x70
 8004438:	f85d eb04 	ldr.w	lr, [sp], #4
 800443c:	b003      	add	sp, #12
 800443e:	4770      	bx	lr
 8004440:	20000560 	.word	0x20000560
 8004444:	00000000 	.word	0x00000000

08004448 <_svfprintf_r>:
 8004448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800444c:	b0bd      	sub	sp, #244	; 0xf4
 800444e:	468b      	mov	fp, r1
 8004450:	9205      	str	r2, [sp, #20]
 8004452:	461f      	mov	r7, r3
 8004454:	4682      	mov	sl, r0
 8004456:	f001 feff 	bl	8006258 <_localeconv_r>
 800445a:	6803      	ldr	r3, [r0, #0]
 800445c:	930d      	str	r3, [sp, #52]	; 0x34
 800445e:	4618      	mov	r0, r3
 8004460:	f7fb fed6 	bl	8000210 <strlen>
 8004464:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004468:	9008      	str	r0, [sp, #32]
 800446a:	0619      	lsls	r1, r3, #24
 800446c:	d515      	bpl.n	800449a <_svfprintf_r+0x52>
 800446e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004472:	b993      	cbnz	r3, 800449a <_svfprintf_r+0x52>
 8004474:	2140      	movs	r1, #64	; 0x40
 8004476:	4650      	mov	r0, sl
 8004478:	f7ff fd86 	bl	8003f88 <_malloc_r>
 800447c:	f8cb 0000 	str.w	r0, [fp]
 8004480:	f8cb 0010 	str.w	r0, [fp, #16]
 8004484:	b930      	cbnz	r0, 8004494 <_svfprintf_r+0x4c>
 8004486:	230c      	movs	r3, #12
 8004488:	f8ca 3000 	str.w	r3, [sl]
 800448c:	f04f 30ff 	mov.w	r0, #4294967295
 8004490:	f000 bf95 	b.w	80053be <_svfprintf_r+0xf76>
 8004494:	2340      	movs	r3, #64	; 0x40
 8004496:	f8cb 3014 	str.w	r3, [fp, #20]
 800449a:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8004700 <_svfprintf_r+0x2b8>
 800449e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80044a2:	2300      	movs	r3, #0
 80044a4:	ac2c      	add	r4, sp, #176	; 0xb0
 80044a6:	941f      	str	r4, [sp, #124]	; 0x7c
 80044a8:	9321      	str	r3, [sp, #132]	; 0x84
 80044aa:	9320      	str	r3, [sp, #128]	; 0x80
 80044ac:	9304      	str	r3, [sp, #16]
 80044ae:	9311      	str	r3, [sp, #68]	; 0x44
 80044b0:	9310      	str	r3, [sp, #64]	; 0x40
 80044b2:	930a      	str	r3, [sp, #40]	; 0x28
 80044b4:	9d05      	ldr	r5, [sp, #20]
 80044b6:	462b      	mov	r3, r5
 80044b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80044bc:	b11a      	cbz	r2, 80044c6 <_svfprintf_r+0x7e>
 80044be:	2a25      	cmp	r2, #37	; 0x25
 80044c0:	d001      	beq.n	80044c6 <_svfprintf_r+0x7e>
 80044c2:	461d      	mov	r5, r3
 80044c4:	e7f7      	b.n	80044b6 <_svfprintf_r+0x6e>
 80044c6:	9b05      	ldr	r3, [sp, #20]
 80044c8:	1aee      	subs	r6, r5, r3
 80044ca:	d017      	beq.n	80044fc <_svfprintf_r+0xb4>
 80044cc:	e884 0048 	stmia.w	r4, {r3, r6}
 80044d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044d2:	4433      	add	r3, r6
 80044d4:	9321      	str	r3, [sp, #132]	; 0x84
 80044d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80044d8:	3301      	adds	r3, #1
 80044da:	2b07      	cmp	r3, #7
 80044dc:	9320      	str	r3, [sp, #128]	; 0x80
 80044de:	dc01      	bgt.n	80044e4 <_svfprintf_r+0x9c>
 80044e0:	3408      	adds	r4, #8
 80044e2:	e008      	b.n	80044f6 <_svfprintf_r+0xae>
 80044e4:	aa1f      	add	r2, sp, #124	; 0x7c
 80044e6:	4659      	mov	r1, fp
 80044e8:	4650      	mov	r0, sl
 80044ea:	f002 f99b 	bl	8006824 <__ssprint_r>
 80044ee:	2800      	cmp	r0, #0
 80044f0:	f040 862c 	bne.w	800514c <_svfprintf_r+0xd04>
 80044f4:	ac2c      	add	r4, sp, #176	; 0xb0
 80044f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044f8:	4433      	add	r3, r6
 80044fa:	930a      	str	r3, [sp, #40]	; 0x28
 80044fc:	782b      	ldrb	r3, [r5, #0]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f000 861d 	beq.w	800513e <_svfprintf_r+0xcf6>
 8004504:	2200      	movs	r2, #0
 8004506:	1c6b      	adds	r3, r5, #1
 8004508:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800450c:	4611      	mov	r1, r2
 800450e:	f04f 39ff 	mov.w	r9, #4294967295
 8004512:	9209      	str	r2, [sp, #36]	; 0x24
 8004514:	4615      	mov	r5, r2
 8004516:	200a      	movs	r0, #10
 8004518:	1c5e      	adds	r6, r3, #1
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	9605      	str	r6, [sp, #20]
 800451e:	9302      	str	r3, [sp, #8]
 8004520:	9b02      	ldr	r3, [sp, #8]
 8004522:	3b20      	subs	r3, #32
 8004524:	2b58      	cmp	r3, #88	; 0x58
 8004526:	f200 8263 	bhi.w	80049f0 <_svfprintf_r+0x5a8>
 800452a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800452e:	005c      	.short	0x005c
 8004530:	02610261 	.word	0x02610261
 8004534:	0261006b 	.word	0x0261006b
 8004538:	02610261 	.word	0x02610261
 800453c:	02610261 	.word	0x02610261
 8004540:	006e0261 	.word	0x006e0261
 8004544:	02610059 	.word	0x02610059
 8004548:	007c0079 	.word	0x007c0079
 800454c:	00a30261 	.word	0x00a30261
 8004550:	00a600a6 	.word	0x00a600a6
 8004554:	00a600a6 	.word	0x00a600a6
 8004558:	00a600a6 	.word	0x00a600a6
 800455c:	00a600a6 	.word	0x00a600a6
 8004560:	026100a6 	.word	0x026100a6
 8004564:	02610261 	.word	0x02610261
 8004568:	02610261 	.word	0x02610261
 800456c:	02610261 	.word	0x02610261
 8004570:	02610261 	.word	0x02610261
 8004574:	00d60261 	.word	0x00d60261
 8004578:	0261010b 	.word	0x0261010b
 800457c:	0261010b 	.word	0x0261010b
 8004580:	02610261 	.word	0x02610261
 8004584:	00b90261 	.word	0x00b90261
 8004588:	02610261 	.word	0x02610261
 800458c:	02610152 	.word	0x02610152
 8004590:	02610261 	.word	0x02610261
 8004594:	02610261 	.word	0x02610261
 8004598:	02610199 	.word	0x02610199
 800459c:	00660261 	.word	0x00660261
 80045a0:	02610261 	.word	0x02610261
 80045a4:	02610261 	.word	0x02610261
 80045a8:	02610261 	.word	0x02610261
 80045ac:	02610261 	.word	0x02610261
 80045b0:	02610261 	.word	0x02610261
 80045b4:	006100cd 	.word	0x006100cd
 80045b8:	010b010b 	.word	0x010b010b
 80045bc:	00bc010b 	.word	0x00bc010b
 80045c0:	02610061 	.word	0x02610061
 80045c4:	00bf0261 	.word	0x00bf0261
 80045c8:	01340261 	.word	0x01340261
 80045cc:	016f0154 	.word	0x016f0154
 80045d0:	026100ca 	.word	0x026100ca
 80045d4:	02610180 	.word	0x02610180
 80045d8:	0261019b 	.word	0x0261019b
 80045dc:	01b30261 	.word	0x01b30261
 80045e0:	2201      	movs	r2, #1
 80045e2:	212b      	movs	r1, #43	; 0x2b
 80045e4:	e002      	b.n	80045ec <_svfprintf_r+0x1a4>
 80045e6:	b909      	cbnz	r1, 80045ec <_svfprintf_r+0x1a4>
 80045e8:	2201      	movs	r2, #1
 80045ea:	2120      	movs	r1, #32
 80045ec:	9b05      	ldr	r3, [sp, #20]
 80045ee:	e793      	b.n	8004518 <_svfprintf_r+0xd0>
 80045f0:	2a00      	cmp	r2, #0
 80045f2:	d077      	beq.n	80046e4 <_svfprintf_r+0x29c>
 80045f4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80045f8:	e074      	b.n	80046e4 <_svfprintf_r+0x29c>
 80045fa:	b10a      	cbz	r2, 8004600 <_svfprintf_r+0x1b8>
 80045fc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004600:	4b41      	ldr	r3, [pc, #260]	; (8004708 <_svfprintf_r+0x2c0>)
 8004602:	e14b      	b.n	800489c <_svfprintf_r+0x454>
 8004604:	f045 0501 	orr.w	r5, r5, #1
 8004608:	e7f0      	b.n	80045ec <_svfprintf_r+0x1a4>
 800460a:	683e      	ldr	r6, [r7, #0]
 800460c:	9609      	str	r6, [sp, #36]	; 0x24
 800460e:	2e00      	cmp	r6, #0
 8004610:	f107 0304 	add.w	r3, r7, #4
 8004614:	db01      	blt.n	800461a <_svfprintf_r+0x1d2>
 8004616:	461f      	mov	r7, r3
 8004618:	e7e8      	b.n	80045ec <_svfprintf_r+0x1a4>
 800461a:	4276      	negs	r6, r6
 800461c:	9609      	str	r6, [sp, #36]	; 0x24
 800461e:	461f      	mov	r7, r3
 8004620:	f045 0504 	orr.w	r5, r5, #4
 8004624:	e7e2      	b.n	80045ec <_svfprintf_r+0x1a4>
 8004626:	9e05      	ldr	r6, [sp, #20]
 8004628:	9b05      	ldr	r3, [sp, #20]
 800462a:	7836      	ldrb	r6, [r6, #0]
 800462c:	9602      	str	r6, [sp, #8]
 800462e:	2e2a      	cmp	r6, #42	; 0x2a
 8004630:	f103 0301 	add.w	r3, r3, #1
 8004634:	d002      	beq.n	800463c <_svfprintf_r+0x1f4>
 8004636:	f04f 0900 	mov.w	r9, #0
 800463a:	e00a      	b.n	8004652 <_svfprintf_r+0x20a>
 800463c:	f8d7 9000 	ldr.w	r9, [r7]
 8004640:	9305      	str	r3, [sp, #20]
 8004642:	1d3e      	adds	r6, r7, #4
 8004644:	f1b9 0f00 	cmp.w	r9, #0
 8004648:	4637      	mov	r7, r6
 800464a:	dacf      	bge.n	80045ec <_svfprintf_r+0x1a4>
 800464c:	f04f 39ff 	mov.w	r9, #4294967295
 8004650:	e7cc      	b.n	80045ec <_svfprintf_r+0x1a4>
 8004652:	9305      	str	r3, [sp, #20]
 8004654:	9b02      	ldr	r3, [sp, #8]
 8004656:	3b30      	subs	r3, #48	; 0x30
 8004658:	2b09      	cmp	r3, #9
 800465a:	d808      	bhi.n	800466e <_svfprintf_r+0x226>
 800465c:	fb00 3909 	mla	r9, r0, r9, r3
 8004660:	9b05      	ldr	r3, [sp, #20]
 8004662:	461e      	mov	r6, r3
 8004664:	f816 3b01 	ldrb.w	r3, [r6], #1
 8004668:	9302      	str	r3, [sp, #8]
 800466a:	4633      	mov	r3, r6
 800466c:	e7f1      	b.n	8004652 <_svfprintf_r+0x20a>
 800466e:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8004672:	e755      	b.n	8004520 <_svfprintf_r+0xd8>
 8004674:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004678:	e7b8      	b.n	80045ec <_svfprintf_r+0x1a4>
 800467a:	2300      	movs	r3, #0
 800467c:	9309      	str	r3, [sp, #36]	; 0x24
 800467e:	9b02      	ldr	r3, [sp, #8]
 8004680:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004682:	3b30      	subs	r3, #48	; 0x30
 8004684:	fb00 3306 	mla	r3, r0, r6, r3
 8004688:	9309      	str	r3, [sp, #36]	; 0x24
 800468a:	9b05      	ldr	r3, [sp, #20]
 800468c:	461e      	mov	r6, r3
 800468e:	f816 3b01 	ldrb.w	r3, [r6], #1
 8004692:	9302      	str	r3, [sp, #8]
 8004694:	9b02      	ldr	r3, [sp, #8]
 8004696:	9605      	str	r6, [sp, #20]
 8004698:	3b30      	subs	r3, #48	; 0x30
 800469a:	2b09      	cmp	r3, #9
 800469c:	d9ef      	bls.n	800467e <_svfprintf_r+0x236>
 800469e:	e73f      	b.n	8004520 <_svfprintf_r+0xd8>
 80046a0:	f045 0508 	orr.w	r5, r5, #8
 80046a4:	e7a2      	b.n	80045ec <_svfprintf_r+0x1a4>
 80046a6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80046aa:	e79f      	b.n	80045ec <_svfprintf_r+0x1a4>
 80046ac:	9b05      	ldr	r3, [sp, #20]
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	2b6c      	cmp	r3, #108	; 0x6c
 80046b2:	d103      	bne.n	80046bc <_svfprintf_r+0x274>
 80046b4:	9b05      	ldr	r3, [sp, #20]
 80046b6:	3301      	adds	r3, #1
 80046b8:	9305      	str	r3, [sp, #20]
 80046ba:	e002      	b.n	80046c2 <_svfprintf_r+0x27a>
 80046bc:	f045 0510 	orr.w	r5, r5, #16
 80046c0:	e794      	b.n	80045ec <_svfprintf_r+0x1a4>
 80046c2:	f045 0520 	orr.w	r5, r5, #32
 80046c6:	e791      	b.n	80045ec <_svfprintf_r+0x1a4>
 80046c8:	1d3b      	adds	r3, r7, #4
 80046ca:	9303      	str	r3, [sp, #12]
 80046cc:	2600      	movs	r6, #0
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80046d4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80046d8:	e199      	b.n	8004a0e <_svfprintf_r+0x5c6>
 80046da:	b10a      	cbz	r2, 80046e0 <_svfprintf_r+0x298>
 80046dc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80046e0:	f045 0510 	orr.w	r5, r5, #16
 80046e4:	06aa      	lsls	r2, r5, #26
 80046e6:	d511      	bpl.n	800470c <_svfprintf_r+0x2c4>
 80046e8:	3707      	adds	r7, #7
 80046ea:	f027 0707 	bic.w	r7, r7, #7
 80046ee:	f107 0308 	add.w	r3, r7, #8
 80046f2:	9303      	str	r3, [sp, #12]
 80046f4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80046f8:	e017      	b.n	800472a <_svfprintf_r+0x2e2>
 80046fa:	bf00      	nop
 80046fc:	f3af 8000 	nop.w
	...
 8004708:	08007392 	.word	0x08007392
 800470c:	f015 0f10 	tst.w	r5, #16
 8004710:	f107 0304 	add.w	r3, r7, #4
 8004714:	d002      	beq.n	800471c <_svfprintf_r+0x2d4>
 8004716:	9303      	str	r3, [sp, #12]
 8004718:	683e      	ldr	r6, [r7, #0]
 800471a:	e005      	b.n	8004728 <_svfprintf_r+0x2e0>
 800471c:	683e      	ldr	r6, [r7, #0]
 800471e:	9303      	str	r3, [sp, #12]
 8004720:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004724:	bf18      	it	ne
 8004726:	b236      	sxthne	r6, r6
 8004728:	17f7      	asrs	r7, r6, #31
 800472a:	2e00      	cmp	r6, #0
 800472c:	f177 0300 	sbcs.w	r3, r7, #0
 8004730:	f280 80de 	bge.w	80048f0 <_svfprintf_r+0x4a8>
 8004734:	4276      	negs	r6, r6
 8004736:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800473a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800473e:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004742:	e0d5      	b.n	80048f0 <_svfprintf_r+0x4a8>
 8004744:	b10a      	cbz	r2, 800474a <_svfprintf_r+0x302>
 8004746:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800474a:	3707      	adds	r7, #7
 800474c:	f027 0707 	bic.w	r7, r7, #7
 8004750:	f107 0308 	add.w	r3, r7, #8
 8004754:	9303      	str	r3, [sp, #12]
 8004756:	ed97 7b00 	vldr	d7, [r7]
 800475a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800475e:	9b06      	ldr	r3, [sp, #24]
 8004760:	9312      	str	r3, [sp, #72]	; 0x48
 8004762:	9b07      	ldr	r3, [sp, #28]
 8004764:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004768:	9313      	str	r3, [sp, #76]	; 0x4c
 800476a:	f04f 32ff 	mov.w	r2, #4294967295
 800476e:	4bab      	ldr	r3, [pc, #684]	; (8004a1c <_svfprintf_r+0x5d4>)
 8004770:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8004774:	f7fc f9f6 	bl	8000b64 <__aeabi_dcmpun>
 8004778:	2800      	cmp	r0, #0
 800477a:	f040 84f1 	bne.w	8005160 <_svfprintf_r+0xd18>
 800477e:	f04f 32ff 	mov.w	r2, #4294967295
 8004782:	4ba6      	ldr	r3, [pc, #664]	; (8004a1c <_svfprintf_r+0x5d4>)
 8004784:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8004788:	f7fc f9ce 	bl	8000b28 <__aeabi_dcmple>
 800478c:	2800      	cmp	r0, #0
 800478e:	f040 84e7 	bne.w	8005160 <_svfprintf_r+0xd18>
 8004792:	f000 bdfd 	b.w	8005390 <_svfprintf_r+0xf48>
 8004796:	b10a      	cbz	r2, 800479c <_svfprintf_r+0x354>
 8004798:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800479c:	f015 0f20 	tst.w	r5, #32
 80047a0:	f107 0304 	add.w	r3, r7, #4
 80047a4:	d007      	beq.n	80047b6 <_svfprintf_r+0x36e>
 80047a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	17ce      	asrs	r6, r1, #31
 80047ac:	4608      	mov	r0, r1
 80047ae:	4631      	mov	r1, r6
 80047b0:	e9c2 0100 	strd	r0, r1, [r2]
 80047b4:	e00b      	b.n	80047ce <_svfprintf_r+0x386>
 80047b6:	06e9      	lsls	r1, r5, #27
 80047b8:	d406      	bmi.n	80047c8 <_svfprintf_r+0x380>
 80047ba:	066a      	lsls	r2, r5, #25
 80047bc:	d504      	bpl.n	80047c8 <_svfprintf_r+0x380>
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 80047c4:	8011      	strh	r1, [r2, #0]
 80047c6:	e002      	b.n	80047ce <_svfprintf_r+0x386>
 80047c8:	683a      	ldr	r2, [r7, #0]
 80047ca:	990a      	ldr	r1, [sp, #40]	; 0x28
 80047cc:	6011      	str	r1, [r2, #0]
 80047ce:	461f      	mov	r7, r3
 80047d0:	e670      	b.n	80044b4 <_svfprintf_r+0x6c>
 80047d2:	f045 0510 	orr.w	r5, r5, #16
 80047d6:	f015 0320 	ands.w	r3, r5, #32
 80047da:	d009      	beq.n	80047f0 <_svfprintf_r+0x3a8>
 80047dc:	3707      	adds	r7, #7
 80047de:	f027 0707 	bic.w	r7, r7, #7
 80047e2:	f107 0308 	add.w	r3, r7, #8
 80047e6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80047ea:	9303      	str	r3, [sp, #12]
 80047ec:	2300      	movs	r3, #0
 80047ee:	e07b      	b.n	80048e8 <_svfprintf_r+0x4a0>
 80047f0:	1d3a      	adds	r2, r7, #4
 80047f2:	f015 0110 	ands.w	r1, r5, #16
 80047f6:	9203      	str	r2, [sp, #12]
 80047f8:	d105      	bne.n	8004806 <_svfprintf_r+0x3be>
 80047fa:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80047fe:	d002      	beq.n	8004806 <_svfprintf_r+0x3be>
 8004800:	883e      	ldrh	r6, [r7, #0]
 8004802:	2700      	movs	r7, #0
 8004804:	e7f2      	b.n	80047ec <_svfprintf_r+0x3a4>
 8004806:	683e      	ldr	r6, [r7, #0]
 8004808:	2700      	movs	r7, #0
 800480a:	e06d      	b.n	80048e8 <_svfprintf_r+0x4a0>
 800480c:	1d3b      	adds	r3, r7, #4
 800480e:	9303      	str	r3, [sp, #12]
 8004810:	2330      	movs	r3, #48	; 0x30
 8004812:	2278      	movs	r2, #120	; 0x78
 8004814:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8004818:	4b81      	ldr	r3, [pc, #516]	; (8004a20 <_svfprintf_r+0x5d8>)
 800481a:	683e      	ldr	r6, [r7, #0]
 800481c:	9311      	str	r3, [sp, #68]	; 0x44
 800481e:	2700      	movs	r7, #0
 8004820:	f045 0502 	orr.w	r5, r5, #2
 8004824:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8004828:	2302      	movs	r3, #2
 800482a:	9202      	str	r2, [sp, #8]
 800482c:	e05c      	b.n	80048e8 <_svfprintf_r+0x4a0>
 800482e:	2600      	movs	r6, #0
 8004830:	1d3b      	adds	r3, r7, #4
 8004832:	45b1      	cmp	r9, r6
 8004834:	9303      	str	r3, [sp, #12]
 8004836:	f8d7 8000 	ldr.w	r8, [r7]
 800483a:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800483e:	db0a      	blt.n	8004856 <_svfprintf_r+0x40e>
 8004840:	464a      	mov	r2, r9
 8004842:	4631      	mov	r1, r6
 8004844:	4640      	mov	r0, r8
 8004846:	f7fb fceb 	bl	8000220 <memchr>
 800484a:	2800      	cmp	r0, #0
 800484c:	f000 80ea 	beq.w	8004a24 <_svfprintf_r+0x5dc>
 8004850:	ebc8 0900 	rsb	r9, r8, r0
 8004854:	e0e7      	b.n	8004a26 <_svfprintf_r+0x5de>
 8004856:	4640      	mov	r0, r8
 8004858:	f7fb fcda 	bl	8000210 <strlen>
 800485c:	4681      	mov	r9, r0
 800485e:	e0e2      	b.n	8004a26 <_svfprintf_r+0x5de>
 8004860:	f045 0510 	orr.w	r5, r5, #16
 8004864:	06ae      	lsls	r6, r5, #26
 8004866:	d508      	bpl.n	800487a <_svfprintf_r+0x432>
 8004868:	3707      	adds	r7, #7
 800486a:	f027 0707 	bic.w	r7, r7, #7
 800486e:	f107 0308 	add.w	r3, r7, #8
 8004872:	9303      	str	r3, [sp, #12]
 8004874:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004878:	e00a      	b.n	8004890 <_svfprintf_r+0x448>
 800487a:	1d3b      	adds	r3, r7, #4
 800487c:	f015 0f10 	tst.w	r5, #16
 8004880:	9303      	str	r3, [sp, #12]
 8004882:	d103      	bne.n	800488c <_svfprintf_r+0x444>
 8004884:	0668      	lsls	r0, r5, #25
 8004886:	d501      	bpl.n	800488c <_svfprintf_r+0x444>
 8004888:	883e      	ldrh	r6, [r7, #0]
 800488a:	e000      	b.n	800488e <_svfprintf_r+0x446>
 800488c:	683e      	ldr	r6, [r7, #0]
 800488e:	2700      	movs	r7, #0
 8004890:	2301      	movs	r3, #1
 8004892:	e029      	b.n	80048e8 <_svfprintf_r+0x4a0>
 8004894:	b10a      	cbz	r2, 800489a <_svfprintf_r+0x452>
 8004896:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800489a:	4b61      	ldr	r3, [pc, #388]	; (8004a20 <_svfprintf_r+0x5d8>)
 800489c:	9311      	str	r3, [sp, #68]	; 0x44
 800489e:	06a9      	lsls	r1, r5, #26
 80048a0:	d508      	bpl.n	80048b4 <_svfprintf_r+0x46c>
 80048a2:	3707      	adds	r7, #7
 80048a4:	f027 0707 	bic.w	r7, r7, #7
 80048a8:	f107 0308 	add.w	r3, r7, #8
 80048ac:	9303      	str	r3, [sp, #12]
 80048ae:	e9d7 6700 	ldrd	r6, r7, [r7]
 80048b2:	e00a      	b.n	80048ca <_svfprintf_r+0x482>
 80048b4:	1d3b      	adds	r3, r7, #4
 80048b6:	f015 0f10 	tst.w	r5, #16
 80048ba:	9303      	str	r3, [sp, #12]
 80048bc:	d103      	bne.n	80048c6 <_svfprintf_r+0x47e>
 80048be:	066a      	lsls	r2, r5, #25
 80048c0:	d501      	bpl.n	80048c6 <_svfprintf_r+0x47e>
 80048c2:	883e      	ldrh	r6, [r7, #0]
 80048c4:	e000      	b.n	80048c8 <_svfprintf_r+0x480>
 80048c6:	683e      	ldr	r6, [r7, #0]
 80048c8:	2700      	movs	r7, #0
 80048ca:	07eb      	lsls	r3, r5, #31
 80048cc:	d50b      	bpl.n	80048e6 <_svfprintf_r+0x49e>
 80048ce:	ea56 0307 	orrs.w	r3, r6, r7
 80048d2:	d008      	beq.n	80048e6 <_svfprintf_r+0x49e>
 80048d4:	2330      	movs	r3, #48	; 0x30
 80048d6:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80048da:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80048de:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80048e2:	f045 0502 	orr.w	r5, r5, #2
 80048e6:	2302      	movs	r3, #2
 80048e8:	2200      	movs	r2, #0
 80048ea:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80048ee:	e000      	b.n	80048f2 <_svfprintf_r+0x4aa>
 80048f0:	2301      	movs	r3, #1
 80048f2:	f1b9 0f00 	cmp.w	r9, #0
 80048f6:	f2c0 855c 	blt.w	80053b2 <_svfprintf_r+0xf6a>
 80048fa:	ea56 0207 	orrs.w	r2, r6, r7
 80048fe:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8004902:	d103      	bne.n	800490c <_svfprintf_r+0x4c4>
 8004904:	f1b9 0f00 	cmp.w	r9, #0
 8004908:	d05f      	beq.n	80049ca <_svfprintf_r+0x582>
 800490a:	e006      	b.n	800491a <_svfprintf_r+0x4d2>
 800490c:	460d      	mov	r5, r1
 800490e:	2b01      	cmp	r3, #1
 8004910:	d025      	beq.n	800495e <_svfprintf_r+0x516>
 8004912:	2b02      	cmp	r3, #2
 8004914:	d046      	beq.n	80049a4 <_svfprintf_r+0x55c>
 8004916:	4629      	mov	r1, r5
 8004918:	e007      	b.n	800492a <_svfprintf_r+0x4e2>
 800491a:	460d      	mov	r5, r1
 800491c:	2b01      	cmp	r3, #1
 800491e:	d022      	beq.n	8004966 <_svfprintf_r+0x51e>
 8004920:	2b02      	cmp	r3, #2
 8004922:	d03d      	beq.n	80049a0 <_svfprintf_r+0x558>
 8004924:	4629      	mov	r1, r5
 8004926:	2600      	movs	r6, #0
 8004928:	2700      	movs	r7, #0
 800492a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800492e:	08f2      	lsrs	r2, r6, #3
 8004930:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8004934:	08f8      	lsrs	r0, r7, #3
 8004936:	f006 0307 	and.w	r3, r6, #7
 800493a:	4607      	mov	r7, r0
 800493c:	4616      	mov	r6, r2
 800493e:	3330      	adds	r3, #48	; 0x30
 8004940:	ea56 0207 	orrs.w	r2, r6, r7
 8004944:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8004948:	d1f1      	bne.n	800492e <_svfprintf_r+0x4e6>
 800494a:	07e8      	lsls	r0, r5, #31
 800494c:	d548      	bpl.n	80049e0 <_svfprintf_r+0x598>
 800494e:	2b30      	cmp	r3, #48	; 0x30
 8004950:	d046      	beq.n	80049e0 <_svfprintf_r+0x598>
 8004952:	2330      	movs	r3, #48	; 0x30
 8004954:	f808 3c01 	strb.w	r3, [r8, #-1]
 8004958:	f108 38ff 	add.w	r8, r8, #4294967295
 800495c:	e040      	b.n	80049e0 <_svfprintf_r+0x598>
 800495e:	2f00      	cmp	r7, #0
 8004960:	bf08      	it	eq
 8004962:	2e0a      	cmpeq	r6, #10
 8004964:	d205      	bcs.n	8004972 <_svfprintf_r+0x52a>
 8004966:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800496a:	3630      	adds	r6, #48	; 0x30
 800496c:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8004970:	e029      	b.n	80049c6 <_svfprintf_r+0x57e>
 8004972:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004976:	4630      	mov	r0, r6
 8004978:	4639      	mov	r1, r7
 800497a:	220a      	movs	r2, #10
 800497c:	2300      	movs	r3, #0
 800497e:	f7fc f97f 	bl	8000c80 <__aeabi_uldivmod>
 8004982:	3230      	adds	r2, #48	; 0x30
 8004984:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8004988:	2300      	movs	r3, #0
 800498a:	4630      	mov	r0, r6
 800498c:	4639      	mov	r1, r7
 800498e:	220a      	movs	r2, #10
 8004990:	f7fc f976 	bl	8000c80 <__aeabi_uldivmod>
 8004994:	4606      	mov	r6, r0
 8004996:	460f      	mov	r7, r1
 8004998:	ea56 0307 	orrs.w	r3, r6, r7
 800499c:	d1eb      	bne.n	8004976 <_svfprintf_r+0x52e>
 800499e:	e012      	b.n	80049c6 <_svfprintf_r+0x57e>
 80049a0:	2600      	movs	r6, #0
 80049a2:	2700      	movs	r7, #0
 80049a4:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80049a8:	f006 030f 	and.w	r3, r6, #15
 80049ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80049ae:	5cd3      	ldrb	r3, [r2, r3]
 80049b0:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80049b4:	0933      	lsrs	r3, r6, #4
 80049b6:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80049ba:	093a      	lsrs	r2, r7, #4
 80049bc:	461e      	mov	r6, r3
 80049be:	4617      	mov	r7, r2
 80049c0:	ea56 0307 	orrs.w	r3, r6, r7
 80049c4:	d1f0      	bne.n	80049a8 <_svfprintf_r+0x560>
 80049c6:	4629      	mov	r1, r5
 80049c8:	e00a      	b.n	80049e0 <_svfprintf_r+0x598>
 80049ca:	b93b      	cbnz	r3, 80049dc <_svfprintf_r+0x594>
 80049cc:	07ea      	lsls	r2, r5, #31
 80049ce:	d505      	bpl.n	80049dc <_svfprintf_r+0x594>
 80049d0:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 80049d4:	2330      	movs	r3, #48	; 0x30
 80049d6:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80049da:	e001      	b.n	80049e0 <_svfprintf_r+0x598>
 80049dc:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80049e0:	464e      	mov	r6, r9
 80049e2:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80049e6:	ebc8 0909 	rsb	r9, r8, r9
 80049ea:	460d      	mov	r5, r1
 80049ec:	2700      	movs	r7, #0
 80049ee:	e01b      	b.n	8004a28 <_svfprintf_r+0x5e0>
 80049f0:	b10a      	cbz	r2, 80049f6 <_svfprintf_r+0x5ae>
 80049f2:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80049f6:	9b02      	ldr	r3, [sp, #8]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	f000 83a0 	beq.w	800513e <_svfprintf_r+0xcf6>
 80049fe:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8004a02:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8004a06:	2600      	movs	r6, #0
 8004a08:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004a0c:	9703      	str	r7, [sp, #12]
 8004a0e:	f04f 0901 	mov.w	r9, #1
 8004a12:	4637      	mov	r7, r6
 8004a14:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8004a18:	e006      	b.n	8004a28 <_svfprintf_r+0x5e0>
 8004a1a:	bf00      	nop
 8004a1c:	7fefffff 	.word	0x7fefffff
 8004a20:	080073a3 	.word	0x080073a3
 8004a24:	4606      	mov	r6, r0
 8004a26:	4637      	mov	r7, r6
 8004a28:	454e      	cmp	r6, r9
 8004a2a:	4633      	mov	r3, r6
 8004a2c:	bfb8      	it	lt
 8004a2e:	464b      	movlt	r3, r9
 8004a30:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a32:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8004a36:	b113      	cbz	r3, 8004a3e <_svfprintf_r+0x5f6>
 8004a38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a3e:	f015 0302 	ands.w	r3, r5, #2
 8004a42:	9314      	str	r3, [sp, #80]	; 0x50
 8004a44:	bf1e      	ittt	ne
 8004a46:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8004a48:	3302      	addne	r3, #2
 8004a4a:	930b      	strne	r3, [sp, #44]	; 0x2c
 8004a4c:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8004a50:	9315      	str	r3, [sp, #84]	; 0x54
 8004a52:	d139      	bne.n	8004ac8 <_svfprintf_r+0x680>
 8004a54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004a58:	1a9b      	subs	r3, r3, r2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	930c      	str	r3, [sp, #48]	; 0x30
 8004a5e:	dd33      	ble.n	8004ac8 <_svfprintf_r+0x680>
 8004a60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a62:	2b10      	cmp	r3, #16
 8004a64:	4ba6      	ldr	r3, [pc, #664]	; (8004d00 <_svfprintf_r+0x8b8>)
 8004a66:	6023      	str	r3, [r4, #0]
 8004a68:	dd18      	ble.n	8004a9c <_svfprintf_r+0x654>
 8004a6a:	2310      	movs	r3, #16
 8004a6c:	6063      	str	r3, [r4, #4]
 8004a6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004a70:	3310      	adds	r3, #16
 8004a72:	9321      	str	r3, [sp, #132]	; 0x84
 8004a74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004a76:	3301      	adds	r3, #1
 8004a78:	2b07      	cmp	r3, #7
 8004a7a:	9320      	str	r3, [sp, #128]	; 0x80
 8004a7c:	dc01      	bgt.n	8004a82 <_svfprintf_r+0x63a>
 8004a7e:	3408      	adds	r4, #8
 8004a80:	e008      	b.n	8004a94 <_svfprintf_r+0x64c>
 8004a82:	aa1f      	add	r2, sp, #124	; 0x7c
 8004a84:	4659      	mov	r1, fp
 8004a86:	4650      	mov	r0, sl
 8004a88:	f001 fecc 	bl	8006824 <__ssprint_r>
 8004a8c:	2800      	cmp	r0, #0
 8004a8e:	f040 835d 	bne.w	800514c <_svfprintf_r+0xd04>
 8004a92:	ac2c      	add	r4, sp, #176	; 0xb0
 8004a94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a96:	3b10      	subs	r3, #16
 8004a98:	930c      	str	r3, [sp, #48]	; 0x30
 8004a9a:	e7e1      	b.n	8004a60 <_svfprintf_r+0x618>
 8004a9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a9e:	6063      	str	r3, [r4, #4]
 8004aa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004aa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004aa4:	4413      	add	r3, r2
 8004aa6:	9321      	str	r3, [sp, #132]	; 0x84
 8004aa8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004aaa:	3301      	adds	r3, #1
 8004aac:	2b07      	cmp	r3, #7
 8004aae:	9320      	str	r3, [sp, #128]	; 0x80
 8004ab0:	dc01      	bgt.n	8004ab6 <_svfprintf_r+0x66e>
 8004ab2:	3408      	adds	r4, #8
 8004ab4:	e008      	b.n	8004ac8 <_svfprintf_r+0x680>
 8004ab6:	aa1f      	add	r2, sp, #124	; 0x7c
 8004ab8:	4659      	mov	r1, fp
 8004aba:	4650      	mov	r0, sl
 8004abc:	f001 feb2 	bl	8006824 <__ssprint_r>
 8004ac0:	2800      	cmp	r0, #0
 8004ac2:	f040 8343 	bne.w	800514c <_svfprintf_r+0xd04>
 8004ac6:	ac2c      	add	r4, sp, #176	; 0xb0
 8004ac8:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8004acc:	b1bb      	cbz	r3, 8004afe <_svfprintf_r+0x6b6>
 8004ace:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8004ad2:	6023      	str	r3, [r4, #0]
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	6063      	str	r3, [r4, #4]
 8004ad8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ada:	3301      	adds	r3, #1
 8004adc:	9321      	str	r3, [sp, #132]	; 0x84
 8004ade:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	2b07      	cmp	r3, #7
 8004ae4:	9320      	str	r3, [sp, #128]	; 0x80
 8004ae6:	dc01      	bgt.n	8004aec <_svfprintf_r+0x6a4>
 8004ae8:	3408      	adds	r4, #8
 8004aea:	e008      	b.n	8004afe <_svfprintf_r+0x6b6>
 8004aec:	aa1f      	add	r2, sp, #124	; 0x7c
 8004aee:	4659      	mov	r1, fp
 8004af0:	4650      	mov	r0, sl
 8004af2:	f001 fe97 	bl	8006824 <__ssprint_r>
 8004af6:	2800      	cmp	r0, #0
 8004af8:	f040 8328 	bne.w	800514c <_svfprintf_r+0xd04>
 8004afc:	ac2c      	add	r4, sp, #176	; 0xb0
 8004afe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004b00:	b1b3      	cbz	r3, 8004b30 <_svfprintf_r+0x6e8>
 8004b02:	ab18      	add	r3, sp, #96	; 0x60
 8004b04:	6023      	str	r3, [r4, #0]
 8004b06:	2302      	movs	r3, #2
 8004b08:	6063      	str	r3, [r4, #4]
 8004b0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004b0c:	3302      	adds	r3, #2
 8004b0e:	9321      	str	r3, [sp, #132]	; 0x84
 8004b10:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004b12:	3301      	adds	r3, #1
 8004b14:	2b07      	cmp	r3, #7
 8004b16:	9320      	str	r3, [sp, #128]	; 0x80
 8004b18:	dc01      	bgt.n	8004b1e <_svfprintf_r+0x6d6>
 8004b1a:	3408      	adds	r4, #8
 8004b1c:	e008      	b.n	8004b30 <_svfprintf_r+0x6e8>
 8004b1e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004b20:	4659      	mov	r1, fp
 8004b22:	4650      	mov	r0, sl
 8004b24:	f001 fe7e 	bl	8006824 <__ssprint_r>
 8004b28:	2800      	cmp	r0, #0
 8004b2a:	f040 830f 	bne.w	800514c <_svfprintf_r+0xd04>
 8004b2e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004b30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004b32:	2b80      	cmp	r3, #128	; 0x80
 8004b34:	d135      	bne.n	8004ba2 <_svfprintf_r+0x75a>
 8004b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004b3a:	1a9b      	subs	r3, r3, r2
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	dd30      	ble.n	8004ba2 <_svfprintf_r+0x75a>
 8004b40:	4a70      	ldr	r2, [pc, #448]	; (8004d04 <_svfprintf_r+0x8bc>)
 8004b42:	6022      	str	r2, [r4, #0]
 8004b44:	2b10      	cmp	r3, #16
 8004b46:	dd18      	ble.n	8004b7a <_svfprintf_r+0x732>
 8004b48:	2210      	movs	r2, #16
 8004b4a:	6062      	str	r2, [r4, #4]
 8004b4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004b4e:	3210      	adds	r2, #16
 8004b50:	9221      	str	r2, [sp, #132]	; 0x84
 8004b52:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004b54:	3201      	adds	r2, #1
 8004b56:	2a07      	cmp	r2, #7
 8004b58:	9220      	str	r2, [sp, #128]	; 0x80
 8004b5a:	dc01      	bgt.n	8004b60 <_svfprintf_r+0x718>
 8004b5c:	3408      	adds	r4, #8
 8004b5e:	e00a      	b.n	8004b76 <_svfprintf_r+0x72e>
 8004b60:	aa1f      	add	r2, sp, #124	; 0x7c
 8004b62:	4659      	mov	r1, fp
 8004b64:	4650      	mov	r0, sl
 8004b66:	930c      	str	r3, [sp, #48]	; 0x30
 8004b68:	f001 fe5c 	bl	8006824 <__ssprint_r>
 8004b6c:	2800      	cmp	r0, #0
 8004b6e:	f040 82ed 	bne.w	800514c <_svfprintf_r+0xd04>
 8004b72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b74:	ac2c      	add	r4, sp, #176	; 0xb0
 8004b76:	3b10      	subs	r3, #16
 8004b78:	e7e2      	b.n	8004b40 <_svfprintf_r+0x6f8>
 8004b7a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004b7c:	6063      	str	r3, [r4, #4]
 8004b7e:	4413      	add	r3, r2
 8004b80:	9321      	str	r3, [sp, #132]	; 0x84
 8004b82:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004b84:	3301      	adds	r3, #1
 8004b86:	2b07      	cmp	r3, #7
 8004b88:	9320      	str	r3, [sp, #128]	; 0x80
 8004b8a:	dc01      	bgt.n	8004b90 <_svfprintf_r+0x748>
 8004b8c:	3408      	adds	r4, #8
 8004b8e:	e008      	b.n	8004ba2 <_svfprintf_r+0x75a>
 8004b90:	aa1f      	add	r2, sp, #124	; 0x7c
 8004b92:	4659      	mov	r1, fp
 8004b94:	4650      	mov	r0, sl
 8004b96:	f001 fe45 	bl	8006824 <__ssprint_r>
 8004b9a:	2800      	cmp	r0, #0
 8004b9c:	f040 82d6 	bne.w	800514c <_svfprintf_r+0xd04>
 8004ba0:	ac2c      	add	r4, sp, #176	; 0xb0
 8004ba2:	ebc9 0606 	rsb	r6, r9, r6
 8004ba6:	2e00      	cmp	r6, #0
 8004ba8:	dd2e      	ble.n	8004c08 <_svfprintf_r+0x7c0>
 8004baa:	4b56      	ldr	r3, [pc, #344]	; (8004d04 <_svfprintf_r+0x8bc>)
 8004bac:	6023      	str	r3, [r4, #0]
 8004bae:	2e10      	cmp	r6, #16
 8004bb0:	dd16      	ble.n	8004be0 <_svfprintf_r+0x798>
 8004bb2:	2310      	movs	r3, #16
 8004bb4:	6063      	str	r3, [r4, #4]
 8004bb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004bb8:	3310      	adds	r3, #16
 8004bba:	9321      	str	r3, [sp, #132]	; 0x84
 8004bbc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004bbe:	3301      	adds	r3, #1
 8004bc0:	2b07      	cmp	r3, #7
 8004bc2:	9320      	str	r3, [sp, #128]	; 0x80
 8004bc4:	dc01      	bgt.n	8004bca <_svfprintf_r+0x782>
 8004bc6:	3408      	adds	r4, #8
 8004bc8:	e008      	b.n	8004bdc <_svfprintf_r+0x794>
 8004bca:	aa1f      	add	r2, sp, #124	; 0x7c
 8004bcc:	4659      	mov	r1, fp
 8004bce:	4650      	mov	r0, sl
 8004bd0:	f001 fe28 	bl	8006824 <__ssprint_r>
 8004bd4:	2800      	cmp	r0, #0
 8004bd6:	f040 82b9 	bne.w	800514c <_svfprintf_r+0xd04>
 8004bda:	ac2c      	add	r4, sp, #176	; 0xb0
 8004bdc:	3e10      	subs	r6, #16
 8004bde:	e7e4      	b.n	8004baa <_svfprintf_r+0x762>
 8004be0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004be2:	9821      	ldr	r0, [sp, #132]	; 0x84
 8004be4:	6066      	str	r6, [r4, #4]
 8004be6:	3301      	adds	r3, #1
 8004be8:	4406      	add	r6, r0
 8004bea:	2b07      	cmp	r3, #7
 8004bec:	9621      	str	r6, [sp, #132]	; 0x84
 8004bee:	9320      	str	r3, [sp, #128]	; 0x80
 8004bf0:	dc01      	bgt.n	8004bf6 <_svfprintf_r+0x7ae>
 8004bf2:	3408      	adds	r4, #8
 8004bf4:	e008      	b.n	8004c08 <_svfprintf_r+0x7c0>
 8004bf6:	aa1f      	add	r2, sp, #124	; 0x7c
 8004bf8:	4659      	mov	r1, fp
 8004bfa:	4650      	mov	r0, sl
 8004bfc:	f001 fe12 	bl	8006824 <__ssprint_r>
 8004c00:	2800      	cmp	r0, #0
 8004c02:	f040 82a3 	bne.w	800514c <_svfprintf_r+0xd04>
 8004c06:	ac2c      	add	r4, sp, #176	; 0xb0
 8004c08:	05eb      	lsls	r3, r5, #23
 8004c0a:	d414      	bmi.n	8004c36 <_svfprintf_r+0x7ee>
 8004c0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c0e:	e884 0300 	stmia.w	r4, {r8, r9}
 8004c12:	444b      	add	r3, r9
 8004c14:	9321      	str	r3, [sp, #132]	; 0x84
 8004c16:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004c18:	3301      	adds	r3, #1
 8004c1a:	2b07      	cmp	r3, #7
 8004c1c:	9320      	str	r3, [sp, #128]	; 0x80
 8004c1e:	f340 8244 	ble.w	80050aa <_svfprintf_r+0xc62>
 8004c22:	aa1f      	add	r2, sp, #124	; 0x7c
 8004c24:	4659      	mov	r1, fp
 8004c26:	4650      	mov	r0, sl
 8004c28:	f001 fdfc 	bl	8006824 <__ssprint_r>
 8004c2c:	2800      	cmp	r0, #0
 8004c2e:	f040 828d 	bne.w	800514c <_svfprintf_r+0xd04>
 8004c32:	ac2c      	add	r4, sp, #176	; 0xb0
 8004c34:	e23a      	b.n	80050ac <_svfprintf_r+0xc64>
 8004c36:	9b02      	ldr	r3, [sp, #8]
 8004c38:	2b65      	cmp	r3, #101	; 0x65
 8004c3a:	f340 81ad 	ble.w	8004f98 <_svfprintf_r+0xb50>
 8004c3e:	2200      	movs	r2, #0
 8004c40:	2300      	movs	r3, #0
 8004c42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c46:	f7fb ff5b 	bl	8000b00 <__aeabi_dcmpeq>
 8004c4a:	2800      	cmp	r0, #0
 8004c4c:	d05e      	beq.n	8004d0c <_svfprintf_r+0x8c4>
 8004c4e:	4b2e      	ldr	r3, [pc, #184]	; (8004d08 <_svfprintf_r+0x8c0>)
 8004c50:	6023      	str	r3, [r4, #0]
 8004c52:	2301      	movs	r3, #1
 8004c54:	6063      	str	r3, [r4, #4]
 8004c56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c58:	3301      	adds	r3, #1
 8004c5a:	9321      	str	r3, [sp, #132]	; 0x84
 8004c5c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004c5e:	3301      	adds	r3, #1
 8004c60:	2b07      	cmp	r3, #7
 8004c62:	9320      	str	r3, [sp, #128]	; 0x80
 8004c64:	dc01      	bgt.n	8004c6a <_svfprintf_r+0x822>
 8004c66:	3408      	adds	r4, #8
 8004c68:	e008      	b.n	8004c7c <_svfprintf_r+0x834>
 8004c6a:	aa1f      	add	r2, sp, #124	; 0x7c
 8004c6c:	4659      	mov	r1, fp
 8004c6e:	4650      	mov	r0, sl
 8004c70:	f001 fdd8 	bl	8006824 <__ssprint_r>
 8004c74:	2800      	cmp	r0, #0
 8004c76:	f040 8269 	bne.w	800514c <_svfprintf_r+0xd04>
 8004c7a:	ac2c      	add	r4, sp, #176	; 0xb0
 8004c7c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004c7e:	9a04      	ldr	r2, [sp, #16]
 8004c80:	4293      	cmp	r3, r2
 8004c82:	db02      	blt.n	8004c8a <_svfprintf_r+0x842>
 8004c84:	07ee      	lsls	r6, r5, #31
 8004c86:	f140 8211 	bpl.w	80050ac <_svfprintf_r+0xc64>
 8004c8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c8c:	6023      	str	r3, [r4, #0]
 8004c8e:	9b08      	ldr	r3, [sp, #32]
 8004c90:	6063      	str	r3, [r4, #4]
 8004c92:	9a08      	ldr	r2, [sp, #32]
 8004c94:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c96:	4413      	add	r3, r2
 8004c98:	9321      	str	r3, [sp, #132]	; 0x84
 8004c9a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004c9c:	3301      	adds	r3, #1
 8004c9e:	2b07      	cmp	r3, #7
 8004ca0:	9320      	str	r3, [sp, #128]	; 0x80
 8004ca2:	dc01      	bgt.n	8004ca8 <_svfprintf_r+0x860>
 8004ca4:	3408      	adds	r4, #8
 8004ca6:	e008      	b.n	8004cba <_svfprintf_r+0x872>
 8004ca8:	aa1f      	add	r2, sp, #124	; 0x7c
 8004caa:	4659      	mov	r1, fp
 8004cac:	4650      	mov	r0, sl
 8004cae:	f001 fdb9 	bl	8006824 <__ssprint_r>
 8004cb2:	2800      	cmp	r0, #0
 8004cb4:	f040 824a 	bne.w	800514c <_svfprintf_r+0xd04>
 8004cb8:	ac2c      	add	r4, sp, #176	; 0xb0
 8004cba:	9b04      	ldr	r3, [sp, #16]
 8004cbc:	1e5e      	subs	r6, r3, #1
 8004cbe:	2e00      	cmp	r6, #0
 8004cc0:	f340 81f4 	ble.w	80050ac <_svfprintf_r+0xc64>
 8004cc4:	4f0f      	ldr	r7, [pc, #60]	; (8004d04 <_svfprintf_r+0x8bc>)
 8004cc6:	f04f 0810 	mov.w	r8, #16
 8004cca:	2e10      	cmp	r6, #16
 8004ccc:	f340 8159 	ble.w	8004f82 <_svfprintf_r+0xb3a>
 8004cd0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004cd2:	3310      	adds	r3, #16
 8004cd4:	9321      	str	r3, [sp, #132]	; 0x84
 8004cd6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004cd8:	3301      	adds	r3, #1
 8004cda:	2b07      	cmp	r3, #7
 8004cdc:	e884 0180 	stmia.w	r4, {r7, r8}
 8004ce0:	9320      	str	r3, [sp, #128]	; 0x80
 8004ce2:	dc01      	bgt.n	8004ce8 <_svfprintf_r+0x8a0>
 8004ce4:	3408      	adds	r4, #8
 8004ce6:	e008      	b.n	8004cfa <_svfprintf_r+0x8b2>
 8004ce8:	aa1f      	add	r2, sp, #124	; 0x7c
 8004cea:	4659      	mov	r1, fp
 8004cec:	4650      	mov	r0, sl
 8004cee:	f001 fd99 	bl	8006824 <__ssprint_r>
 8004cf2:	2800      	cmp	r0, #0
 8004cf4:	f040 822a 	bne.w	800514c <_svfprintf_r+0xd04>
 8004cf8:	ac2c      	add	r4, sp, #176	; 0xb0
 8004cfa:	3e10      	subs	r6, #16
 8004cfc:	e7e5      	b.n	8004cca <_svfprintf_r+0x882>
 8004cfe:	bf00      	nop
 8004d00:	080073b6 	.word	0x080073b6
 8004d04:	08007372 	.word	0x08007372
 8004d08:	080073b4 	.word	0x080073b4
 8004d0c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	dc7c      	bgt.n	8004e0c <_svfprintf_r+0x9c4>
 8004d12:	4b9f      	ldr	r3, [pc, #636]	; (8004f90 <_svfprintf_r+0xb48>)
 8004d14:	6023      	str	r3, [r4, #0]
 8004d16:	2301      	movs	r3, #1
 8004d18:	6063      	str	r3, [r4, #4]
 8004d1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	9321      	str	r3, [sp, #132]	; 0x84
 8004d20:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004d22:	3301      	adds	r3, #1
 8004d24:	2b07      	cmp	r3, #7
 8004d26:	9320      	str	r3, [sp, #128]	; 0x80
 8004d28:	dc01      	bgt.n	8004d2e <_svfprintf_r+0x8e6>
 8004d2a:	3408      	adds	r4, #8
 8004d2c:	e008      	b.n	8004d40 <_svfprintf_r+0x8f8>
 8004d2e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004d30:	4659      	mov	r1, fp
 8004d32:	4650      	mov	r0, sl
 8004d34:	f001 fd76 	bl	8006824 <__ssprint_r>
 8004d38:	2800      	cmp	r0, #0
 8004d3a:	f040 8207 	bne.w	800514c <_svfprintf_r+0xd04>
 8004d3e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004d40:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d42:	b923      	cbnz	r3, 8004d4e <_svfprintf_r+0x906>
 8004d44:	9b04      	ldr	r3, [sp, #16]
 8004d46:	b913      	cbnz	r3, 8004d4e <_svfprintf_r+0x906>
 8004d48:	07e8      	lsls	r0, r5, #31
 8004d4a:	f140 81af 	bpl.w	80050ac <_svfprintf_r+0xc64>
 8004d4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d50:	6023      	str	r3, [r4, #0]
 8004d52:	9b08      	ldr	r3, [sp, #32]
 8004d54:	6063      	str	r3, [r4, #4]
 8004d56:	9a08      	ldr	r2, [sp, #32]
 8004d58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d5a:	4413      	add	r3, r2
 8004d5c:	9321      	str	r3, [sp, #132]	; 0x84
 8004d5e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004d60:	3301      	adds	r3, #1
 8004d62:	2b07      	cmp	r3, #7
 8004d64:	9320      	str	r3, [sp, #128]	; 0x80
 8004d66:	dc02      	bgt.n	8004d6e <_svfprintf_r+0x926>
 8004d68:	f104 0308 	add.w	r3, r4, #8
 8004d6c:	e008      	b.n	8004d80 <_svfprintf_r+0x938>
 8004d6e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004d70:	4659      	mov	r1, fp
 8004d72:	4650      	mov	r0, sl
 8004d74:	f001 fd56 	bl	8006824 <__ssprint_r>
 8004d78:	2800      	cmp	r0, #0
 8004d7a:	f040 81e7 	bne.w	800514c <_svfprintf_r+0xd04>
 8004d7e:	ab2c      	add	r3, sp, #176	; 0xb0
 8004d80:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004d82:	4276      	negs	r6, r6
 8004d84:	2e00      	cmp	r6, #0
 8004d86:	dd30      	ble.n	8004dea <_svfprintf_r+0x9a2>
 8004d88:	4f82      	ldr	r7, [pc, #520]	; (8004f94 <_svfprintf_r+0xb4c>)
 8004d8a:	2410      	movs	r4, #16
 8004d8c:	2e10      	cmp	r6, #16
 8004d8e:	dd16      	ble.n	8004dbe <_svfprintf_r+0x976>
 8004d90:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004d92:	601f      	str	r7, [r3, #0]
 8004d94:	3210      	adds	r2, #16
 8004d96:	9221      	str	r2, [sp, #132]	; 0x84
 8004d98:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004d9a:	605c      	str	r4, [r3, #4]
 8004d9c:	3201      	adds	r2, #1
 8004d9e:	2a07      	cmp	r2, #7
 8004da0:	9220      	str	r2, [sp, #128]	; 0x80
 8004da2:	dc01      	bgt.n	8004da8 <_svfprintf_r+0x960>
 8004da4:	3308      	adds	r3, #8
 8004da6:	e008      	b.n	8004dba <_svfprintf_r+0x972>
 8004da8:	aa1f      	add	r2, sp, #124	; 0x7c
 8004daa:	4659      	mov	r1, fp
 8004dac:	4650      	mov	r0, sl
 8004dae:	f001 fd39 	bl	8006824 <__ssprint_r>
 8004db2:	2800      	cmp	r0, #0
 8004db4:	f040 81ca 	bne.w	800514c <_svfprintf_r+0xd04>
 8004db8:	ab2c      	add	r3, sp, #176	; 0xb0
 8004dba:	3e10      	subs	r6, #16
 8004dbc:	e7e6      	b.n	8004d8c <_svfprintf_r+0x944>
 8004dbe:	4a75      	ldr	r2, [pc, #468]	; (8004f94 <_svfprintf_r+0xb4c>)
 8004dc0:	e883 0044 	stmia.w	r3, {r2, r6}
 8004dc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004dc6:	4416      	add	r6, r2
 8004dc8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004dca:	9621      	str	r6, [sp, #132]	; 0x84
 8004dcc:	3201      	adds	r2, #1
 8004dce:	2a07      	cmp	r2, #7
 8004dd0:	9220      	str	r2, [sp, #128]	; 0x80
 8004dd2:	dc01      	bgt.n	8004dd8 <_svfprintf_r+0x990>
 8004dd4:	3308      	adds	r3, #8
 8004dd6:	e008      	b.n	8004dea <_svfprintf_r+0x9a2>
 8004dd8:	aa1f      	add	r2, sp, #124	; 0x7c
 8004dda:	4659      	mov	r1, fp
 8004ddc:	4650      	mov	r0, sl
 8004dde:	f001 fd21 	bl	8006824 <__ssprint_r>
 8004de2:	2800      	cmp	r0, #0
 8004de4:	f040 81b2 	bne.w	800514c <_svfprintf_r+0xd04>
 8004de8:	ab2c      	add	r3, sp, #176	; 0xb0
 8004dea:	9a04      	ldr	r2, [sp, #16]
 8004dec:	605a      	str	r2, [r3, #4]
 8004dee:	9904      	ldr	r1, [sp, #16]
 8004df0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004df2:	f8c3 8000 	str.w	r8, [r3]
 8004df6:	440a      	add	r2, r1
 8004df8:	9221      	str	r2, [sp, #132]	; 0x84
 8004dfa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004dfc:	3201      	adds	r2, #1
 8004dfe:	2a07      	cmp	r2, #7
 8004e00:	9220      	str	r2, [sp, #128]	; 0x80
 8004e02:	f73f af0e 	bgt.w	8004c22 <_svfprintf_r+0x7da>
 8004e06:	f103 0408 	add.w	r4, r3, #8
 8004e0a:	e14f      	b.n	80050ac <_svfprintf_r+0xc64>
 8004e0c:	9b04      	ldr	r3, [sp, #16]
 8004e0e:	42bb      	cmp	r3, r7
 8004e10:	bfa8      	it	ge
 8004e12:	463b      	movge	r3, r7
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	461e      	mov	r6, r3
 8004e18:	dd15      	ble.n	8004e46 <_svfprintf_r+0x9fe>
 8004e1a:	6063      	str	r3, [r4, #4]
 8004e1c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e1e:	f8c4 8000 	str.w	r8, [r4]
 8004e22:	4433      	add	r3, r6
 8004e24:	9321      	str	r3, [sp, #132]	; 0x84
 8004e26:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004e28:	3301      	adds	r3, #1
 8004e2a:	2b07      	cmp	r3, #7
 8004e2c:	9320      	str	r3, [sp, #128]	; 0x80
 8004e2e:	dc01      	bgt.n	8004e34 <_svfprintf_r+0x9ec>
 8004e30:	3408      	adds	r4, #8
 8004e32:	e008      	b.n	8004e46 <_svfprintf_r+0x9fe>
 8004e34:	aa1f      	add	r2, sp, #124	; 0x7c
 8004e36:	4659      	mov	r1, fp
 8004e38:	4650      	mov	r0, sl
 8004e3a:	f001 fcf3 	bl	8006824 <__ssprint_r>
 8004e3e:	2800      	cmp	r0, #0
 8004e40:	f040 8184 	bne.w	800514c <_svfprintf_r+0xd04>
 8004e44:	ac2c      	add	r4, sp, #176	; 0xb0
 8004e46:	2e00      	cmp	r6, #0
 8004e48:	bfac      	ite	ge
 8004e4a:	1bbe      	subge	r6, r7, r6
 8004e4c:	463e      	movlt	r6, r7
 8004e4e:	2e00      	cmp	r6, #0
 8004e50:	dd30      	ble.n	8004eb4 <_svfprintf_r+0xa6c>
 8004e52:	f04f 0910 	mov.w	r9, #16
 8004e56:	4b4f      	ldr	r3, [pc, #316]	; (8004f94 <_svfprintf_r+0xb4c>)
 8004e58:	6023      	str	r3, [r4, #0]
 8004e5a:	2e10      	cmp	r6, #16
 8004e5c:	dd16      	ble.n	8004e8c <_svfprintf_r+0xa44>
 8004e5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e60:	f8c4 9004 	str.w	r9, [r4, #4]
 8004e64:	3310      	adds	r3, #16
 8004e66:	9321      	str	r3, [sp, #132]	; 0x84
 8004e68:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	2b07      	cmp	r3, #7
 8004e6e:	9320      	str	r3, [sp, #128]	; 0x80
 8004e70:	dc01      	bgt.n	8004e76 <_svfprintf_r+0xa2e>
 8004e72:	3408      	adds	r4, #8
 8004e74:	e008      	b.n	8004e88 <_svfprintf_r+0xa40>
 8004e76:	aa1f      	add	r2, sp, #124	; 0x7c
 8004e78:	4659      	mov	r1, fp
 8004e7a:	4650      	mov	r0, sl
 8004e7c:	f001 fcd2 	bl	8006824 <__ssprint_r>
 8004e80:	2800      	cmp	r0, #0
 8004e82:	f040 8163 	bne.w	800514c <_svfprintf_r+0xd04>
 8004e86:	ac2c      	add	r4, sp, #176	; 0xb0
 8004e88:	3e10      	subs	r6, #16
 8004e8a:	e7e4      	b.n	8004e56 <_svfprintf_r+0xa0e>
 8004e8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e8e:	6066      	str	r6, [r4, #4]
 8004e90:	441e      	add	r6, r3
 8004e92:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004e94:	9621      	str	r6, [sp, #132]	; 0x84
 8004e96:	3301      	adds	r3, #1
 8004e98:	2b07      	cmp	r3, #7
 8004e9a:	9320      	str	r3, [sp, #128]	; 0x80
 8004e9c:	dc01      	bgt.n	8004ea2 <_svfprintf_r+0xa5a>
 8004e9e:	3408      	adds	r4, #8
 8004ea0:	e008      	b.n	8004eb4 <_svfprintf_r+0xa6c>
 8004ea2:	aa1f      	add	r2, sp, #124	; 0x7c
 8004ea4:	4659      	mov	r1, fp
 8004ea6:	4650      	mov	r0, sl
 8004ea8:	f001 fcbc 	bl	8006824 <__ssprint_r>
 8004eac:	2800      	cmp	r0, #0
 8004eae:	f040 814d 	bne.w	800514c <_svfprintf_r+0xd04>
 8004eb2:	ac2c      	add	r4, sp, #176	; 0xb0
 8004eb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004eb6:	9a04      	ldr	r2, [sp, #16]
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	4447      	add	r7, r8
 8004ebc:	db01      	blt.n	8004ec2 <_svfprintf_r+0xa7a>
 8004ebe:	07e9      	lsls	r1, r5, #31
 8004ec0:	d517      	bpl.n	8004ef2 <_svfprintf_r+0xaaa>
 8004ec2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ec4:	6023      	str	r3, [r4, #0]
 8004ec6:	9b08      	ldr	r3, [sp, #32]
 8004ec8:	6063      	str	r3, [r4, #4]
 8004eca:	9a08      	ldr	r2, [sp, #32]
 8004ecc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ece:	4413      	add	r3, r2
 8004ed0:	9321      	str	r3, [sp, #132]	; 0x84
 8004ed2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	2b07      	cmp	r3, #7
 8004ed8:	9320      	str	r3, [sp, #128]	; 0x80
 8004eda:	dc01      	bgt.n	8004ee0 <_svfprintf_r+0xa98>
 8004edc:	3408      	adds	r4, #8
 8004ede:	e008      	b.n	8004ef2 <_svfprintf_r+0xaaa>
 8004ee0:	aa1f      	add	r2, sp, #124	; 0x7c
 8004ee2:	4659      	mov	r1, fp
 8004ee4:	4650      	mov	r0, sl
 8004ee6:	f001 fc9d 	bl	8006824 <__ssprint_r>
 8004eea:	2800      	cmp	r0, #0
 8004eec:	f040 812e 	bne.w	800514c <_svfprintf_r+0xd04>
 8004ef0:	ac2c      	add	r4, sp, #176	; 0xb0
 8004ef2:	9b04      	ldr	r3, [sp, #16]
 8004ef4:	9a04      	ldr	r2, [sp, #16]
 8004ef6:	eb08 0603 	add.w	r6, r8, r3
 8004efa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004efc:	1bf6      	subs	r6, r6, r7
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	429e      	cmp	r6, r3
 8004f02:	bfa8      	it	ge
 8004f04:	461e      	movge	r6, r3
 8004f06:	2e00      	cmp	r6, #0
 8004f08:	dd14      	ble.n	8004f34 <_svfprintf_r+0xaec>
 8004f0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f0c:	6027      	str	r7, [r4, #0]
 8004f0e:	4433      	add	r3, r6
 8004f10:	9321      	str	r3, [sp, #132]	; 0x84
 8004f12:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f14:	6066      	str	r6, [r4, #4]
 8004f16:	3301      	adds	r3, #1
 8004f18:	2b07      	cmp	r3, #7
 8004f1a:	9320      	str	r3, [sp, #128]	; 0x80
 8004f1c:	dc01      	bgt.n	8004f22 <_svfprintf_r+0xada>
 8004f1e:	3408      	adds	r4, #8
 8004f20:	e008      	b.n	8004f34 <_svfprintf_r+0xaec>
 8004f22:	aa1f      	add	r2, sp, #124	; 0x7c
 8004f24:	4659      	mov	r1, fp
 8004f26:	4650      	mov	r0, sl
 8004f28:	f001 fc7c 	bl	8006824 <__ssprint_r>
 8004f2c:	2800      	cmp	r0, #0
 8004f2e:	f040 810d 	bne.w	800514c <_svfprintf_r+0xd04>
 8004f32:	ac2c      	add	r4, sp, #176	; 0xb0
 8004f34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004f36:	9a04      	ldr	r2, [sp, #16]
 8004f38:	2e00      	cmp	r6, #0
 8004f3a:	eba2 0303 	sub.w	r3, r2, r3
 8004f3e:	bfac      	ite	ge
 8004f40:	1b9e      	subge	r6, r3, r6
 8004f42:	461e      	movlt	r6, r3
 8004f44:	2e00      	cmp	r6, #0
 8004f46:	f340 80b1 	ble.w	80050ac <_svfprintf_r+0xc64>
 8004f4a:	4f12      	ldr	r7, [pc, #72]	; (8004f94 <_svfprintf_r+0xb4c>)
 8004f4c:	f04f 0810 	mov.w	r8, #16
 8004f50:	2e10      	cmp	r6, #16
 8004f52:	dd16      	ble.n	8004f82 <_svfprintf_r+0xb3a>
 8004f54:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f56:	3310      	adds	r3, #16
 8004f58:	9321      	str	r3, [sp, #132]	; 0x84
 8004f5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f5c:	3301      	adds	r3, #1
 8004f5e:	2b07      	cmp	r3, #7
 8004f60:	e884 0180 	stmia.w	r4, {r7, r8}
 8004f64:	9320      	str	r3, [sp, #128]	; 0x80
 8004f66:	dc01      	bgt.n	8004f6c <_svfprintf_r+0xb24>
 8004f68:	3408      	adds	r4, #8
 8004f6a:	e008      	b.n	8004f7e <_svfprintf_r+0xb36>
 8004f6c:	aa1f      	add	r2, sp, #124	; 0x7c
 8004f6e:	4659      	mov	r1, fp
 8004f70:	4650      	mov	r0, sl
 8004f72:	f001 fc57 	bl	8006824 <__ssprint_r>
 8004f76:	2800      	cmp	r0, #0
 8004f78:	f040 80e8 	bne.w	800514c <_svfprintf_r+0xd04>
 8004f7c:	ac2c      	add	r4, sp, #176	; 0xb0
 8004f7e:	3e10      	subs	r6, #16
 8004f80:	e7e6      	b.n	8004f50 <_svfprintf_r+0xb08>
 8004f82:	4b04      	ldr	r3, [pc, #16]	; (8004f94 <_svfprintf_r+0xb4c>)
 8004f84:	e884 0048 	stmia.w	r4, {r3, r6}
 8004f88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f8a:	441e      	add	r6, r3
 8004f8c:	9621      	str	r6, [sp, #132]	; 0x84
 8004f8e:	e642      	b.n	8004c16 <_svfprintf_r+0x7ce>
 8004f90:	080073b4 	.word	0x080073b4
 8004f94:	08007372 	.word	0x08007372
 8004f98:	9b04      	ldr	r3, [sp, #16]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	dc01      	bgt.n	8004fa2 <_svfprintf_r+0xb5a>
 8004f9e:	07ea      	lsls	r2, r5, #31
 8004fa0:	d573      	bpl.n	800508a <_svfprintf_r+0xc42>
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	6063      	str	r3, [r4, #4]
 8004fa6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004fa8:	f8c4 8000 	str.w	r8, [r4]
 8004fac:	3301      	adds	r3, #1
 8004fae:	9321      	str	r3, [sp, #132]	; 0x84
 8004fb0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	2b07      	cmp	r3, #7
 8004fb6:	9320      	str	r3, [sp, #128]	; 0x80
 8004fb8:	dc01      	bgt.n	8004fbe <_svfprintf_r+0xb76>
 8004fba:	3408      	adds	r4, #8
 8004fbc:	e008      	b.n	8004fd0 <_svfprintf_r+0xb88>
 8004fbe:	aa1f      	add	r2, sp, #124	; 0x7c
 8004fc0:	4659      	mov	r1, fp
 8004fc2:	4650      	mov	r0, sl
 8004fc4:	f001 fc2e 	bl	8006824 <__ssprint_r>
 8004fc8:	2800      	cmp	r0, #0
 8004fca:	f040 80bf 	bne.w	800514c <_svfprintf_r+0xd04>
 8004fce:	ac2c      	add	r4, sp, #176	; 0xb0
 8004fd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004fd2:	6023      	str	r3, [r4, #0]
 8004fd4:	9b08      	ldr	r3, [sp, #32]
 8004fd6:	6063      	str	r3, [r4, #4]
 8004fd8:	9a08      	ldr	r2, [sp, #32]
 8004fda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004fdc:	4413      	add	r3, r2
 8004fde:	9321      	str	r3, [sp, #132]	; 0x84
 8004fe0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004fe2:	3301      	adds	r3, #1
 8004fe4:	2b07      	cmp	r3, #7
 8004fe6:	9320      	str	r3, [sp, #128]	; 0x80
 8004fe8:	dc01      	bgt.n	8004fee <_svfprintf_r+0xba6>
 8004fea:	3408      	adds	r4, #8
 8004fec:	e008      	b.n	8005000 <_svfprintf_r+0xbb8>
 8004fee:	aa1f      	add	r2, sp, #124	; 0x7c
 8004ff0:	4659      	mov	r1, fp
 8004ff2:	4650      	mov	r0, sl
 8004ff4:	f001 fc16 	bl	8006824 <__ssprint_r>
 8004ff8:	2800      	cmp	r0, #0
 8004ffa:	f040 80a7 	bne.w	800514c <_svfprintf_r+0xd04>
 8004ffe:	ac2c      	add	r4, sp, #176	; 0xb0
 8005000:	2300      	movs	r3, #0
 8005002:	2200      	movs	r2, #0
 8005004:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005008:	f7fb fd7a 	bl	8000b00 <__aeabi_dcmpeq>
 800500c:	9b04      	ldr	r3, [sp, #16]
 800500e:	1e5e      	subs	r6, r3, #1
 8005010:	b9b8      	cbnz	r0, 8005042 <_svfprintf_r+0xbfa>
 8005012:	f108 0301 	add.w	r3, r8, #1
 8005016:	e884 0048 	stmia.w	r4, {r3, r6}
 800501a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800501c:	9a04      	ldr	r2, [sp, #16]
 800501e:	3b01      	subs	r3, #1
 8005020:	4413      	add	r3, r2
 8005022:	9321      	str	r3, [sp, #132]	; 0x84
 8005024:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005026:	3301      	adds	r3, #1
 8005028:	2b07      	cmp	r3, #7
 800502a:	9320      	str	r3, [sp, #128]	; 0x80
 800502c:	dd34      	ble.n	8005098 <_svfprintf_r+0xc50>
 800502e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005030:	4659      	mov	r1, fp
 8005032:	4650      	mov	r0, sl
 8005034:	f001 fbf6 	bl	8006824 <__ssprint_r>
 8005038:	2800      	cmp	r0, #0
 800503a:	f040 8087 	bne.w	800514c <_svfprintf_r+0xd04>
 800503e:	ac2c      	add	r4, sp, #176	; 0xb0
 8005040:	e02b      	b.n	800509a <_svfprintf_r+0xc52>
 8005042:	2e00      	cmp	r6, #0
 8005044:	dd29      	ble.n	800509a <_svfprintf_r+0xc52>
 8005046:	4fa7      	ldr	r7, [pc, #668]	; (80052e4 <_svfprintf_r+0xe9c>)
 8005048:	f04f 0810 	mov.w	r8, #16
 800504c:	2e10      	cmp	r6, #16
 800504e:	dd15      	ble.n	800507c <_svfprintf_r+0xc34>
 8005050:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005052:	3310      	adds	r3, #16
 8005054:	9321      	str	r3, [sp, #132]	; 0x84
 8005056:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005058:	3301      	adds	r3, #1
 800505a:	2b07      	cmp	r3, #7
 800505c:	e884 0180 	stmia.w	r4, {r7, r8}
 8005060:	9320      	str	r3, [sp, #128]	; 0x80
 8005062:	dc01      	bgt.n	8005068 <_svfprintf_r+0xc20>
 8005064:	3408      	adds	r4, #8
 8005066:	e007      	b.n	8005078 <_svfprintf_r+0xc30>
 8005068:	aa1f      	add	r2, sp, #124	; 0x7c
 800506a:	4659      	mov	r1, fp
 800506c:	4650      	mov	r0, sl
 800506e:	f001 fbd9 	bl	8006824 <__ssprint_r>
 8005072:	2800      	cmp	r0, #0
 8005074:	d16a      	bne.n	800514c <_svfprintf_r+0xd04>
 8005076:	ac2c      	add	r4, sp, #176	; 0xb0
 8005078:	3e10      	subs	r6, #16
 800507a:	e7e7      	b.n	800504c <_svfprintf_r+0xc04>
 800507c:	4b99      	ldr	r3, [pc, #612]	; (80052e4 <_svfprintf_r+0xe9c>)
 800507e:	e884 0048 	stmia.w	r4, {r3, r6}
 8005082:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005084:	441e      	add	r6, r3
 8005086:	9621      	str	r6, [sp, #132]	; 0x84
 8005088:	e7cc      	b.n	8005024 <_svfprintf_r+0xbdc>
 800508a:	2301      	movs	r3, #1
 800508c:	6063      	str	r3, [r4, #4]
 800508e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005090:	f8c4 8000 	str.w	r8, [r4]
 8005094:	3301      	adds	r3, #1
 8005096:	e7c4      	b.n	8005022 <_svfprintf_r+0xbda>
 8005098:	3408      	adds	r4, #8
 800509a:	ab1b      	add	r3, sp, #108	; 0x6c
 800509c:	6023      	str	r3, [r4, #0]
 800509e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80050a0:	6063      	str	r3, [r4, #4]
 80050a2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80050a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050a6:	4413      	add	r3, r2
 80050a8:	e5b4      	b.n	8004c14 <_svfprintf_r+0x7cc>
 80050aa:	3408      	adds	r4, #8
 80050ac:	076b      	lsls	r3, r5, #29
 80050ae:	d40b      	bmi.n	80050c8 <_svfprintf_r+0xc80>
 80050b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050b6:	428a      	cmp	r2, r1
 80050b8:	bfac      	ite	ge
 80050ba:	189b      	addge	r3, r3, r2
 80050bc:	185b      	addlt	r3, r3, r1
 80050be:	930a      	str	r3, [sp, #40]	; 0x28
 80050c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d035      	beq.n	8005132 <_svfprintf_r+0xcea>
 80050c6:	e02e      	b.n	8005126 <_svfprintf_r+0xcde>
 80050c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80050cc:	1a9d      	subs	r5, r3, r2
 80050ce:	2d00      	cmp	r5, #0
 80050d0:	ddee      	ble.n	80050b0 <_svfprintf_r+0xc68>
 80050d2:	2610      	movs	r6, #16
 80050d4:	4b84      	ldr	r3, [pc, #528]	; (80052e8 <_svfprintf_r+0xea0>)
 80050d6:	6023      	str	r3, [r4, #0]
 80050d8:	2d10      	cmp	r5, #16
 80050da:	dd13      	ble.n	8005104 <_svfprintf_r+0xcbc>
 80050dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050de:	6066      	str	r6, [r4, #4]
 80050e0:	3310      	adds	r3, #16
 80050e2:	9321      	str	r3, [sp, #132]	; 0x84
 80050e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80050e6:	3301      	adds	r3, #1
 80050e8:	2b07      	cmp	r3, #7
 80050ea:	9320      	str	r3, [sp, #128]	; 0x80
 80050ec:	dc01      	bgt.n	80050f2 <_svfprintf_r+0xcaa>
 80050ee:	3408      	adds	r4, #8
 80050f0:	e006      	b.n	8005100 <_svfprintf_r+0xcb8>
 80050f2:	aa1f      	add	r2, sp, #124	; 0x7c
 80050f4:	4659      	mov	r1, fp
 80050f6:	4650      	mov	r0, sl
 80050f8:	f001 fb94 	bl	8006824 <__ssprint_r>
 80050fc:	bb30      	cbnz	r0, 800514c <_svfprintf_r+0xd04>
 80050fe:	ac2c      	add	r4, sp, #176	; 0xb0
 8005100:	3d10      	subs	r5, #16
 8005102:	e7e7      	b.n	80050d4 <_svfprintf_r+0xc8c>
 8005104:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005106:	6065      	str	r5, [r4, #4]
 8005108:	441d      	add	r5, r3
 800510a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800510c:	9521      	str	r5, [sp, #132]	; 0x84
 800510e:	3301      	adds	r3, #1
 8005110:	2b07      	cmp	r3, #7
 8005112:	9320      	str	r3, [sp, #128]	; 0x80
 8005114:	ddcc      	ble.n	80050b0 <_svfprintf_r+0xc68>
 8005116:	aa1f      	add	r2, sp, #124	; 0x7c
 8005118:	4659      	mov	r1, fp
 800511a:	4650      	mov	r0, sl
 800511c:	f001 fb82 	bl	8006824 <__ssprint_r>
 8005120:	2800      	cmp	r0, #0
 8005122:	d0c5      	beq.n	80050b0 <_svfprintf_r+0xc68>
 8005124:	e012      	b.n	800514c <_svfprintf_r+0xd04>
 8005126:	aa1f      	add	r2, sp, #124	; 0x7c
 8005128:	4659      	mov	r1, fp
 800512a:	4650      	mov	r0, sl
 800512c:	f001 fb7a 	bl	8006824 <__ssprint_r>
 8005130:	b960      	cbnz	r0, 800514c <_svfprintf_r+0xd04>
 8005132:	2300      	movs	r3, #0
 8005134:	9320      	str	r3, [sp, #128]	; 0x80
 8005136:	9f03      	ldr	r7, [sp, #12]
 8005138:	ac2c      	add	r4, sp, #176	; 0xb0
 800513a:	f7ff b9bb 	b.w	80044b4 <_svfprintf_r+0x6c>
 800513e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005140:	b123      	cbz	r3, 800514c <_svfprintf_r+0xd04>
 8005142:	aa1f      	add	r2, sp, #124	; 0x7c
 8005144:	4659      	mov	r1, fp
 8005146:	4650      	mov	r0, sl
 8005148:	f001 fb6c 	bl	8006824 <__ssprint_r>
 800514c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005150:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005156:	bf18      	it	ne
 8005158:	f04f 33ff 	movne.w	r3, #4294967295
 800515c:	4618      	mov	r0, r3
 800515e:	e12e      	b.n	80053be <_svfprintf_r+0xf76>
 8005160:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005164:	4610      	mov	r0, r2
 8005166:	4619      	mov	r1, r3
 8005168:	f7fb fcfc 	bl	8000b64 <__aeabi_dcmpun>
 800516c:	b160      	cbz	r0, 8005188 <_svfprintf_r+0xd40>
 800516e:	4b5f      	ldr	r3, [pc, #380]	; (80052ec <_svfprintf_r+0xea4>)
 8005170:	4a5f      	ldr	r2, [pc, #380]	; (80052f0 <_svfprintf_r+0xea8>)
 8005172:	9902      	ldr	r1, [sp, #8]
 8005174:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8005178:	2947      	cmp	r1, #71	; 0x47
 800517a:	bfcc      	ite	gt
 800517c:	4690      	movgt	r8, r2
 800517e:	4698      	movle	r8, r3
 8005180:	f04f 0903 	mov.w	r9, #3
 8005184:	2600      	movs	r6, #0
 8005186:	e44e      	b.n	8004a26 <_svfprintf_r+0x5de>
 8005188:	f1b9 3fff 	cmp.w	r9, #4294967295
 800518c:	d00a      	beq.n	80051a4 <_svfprintf_r+0xd5c>
 800518e:	9b02      	ldr	r3, [sp, #8]
 8005190:	f023 0320 	bic.w	r3, r3, #32
 8005194:	2b47      	cmp	r3, #71	; 0x47
 8005196:	d107      	bne.n	80051a8 <_svfprintf_r+0xd60>
 8005198:	f1b9 0f00 	cmp.w	r9, #0
 800519c:	bf08      	it	eq
 800519e:	f04f 0901 	moveq.w	r9, #1
 80051a2:	e001      	b.n	80051a8 <_svfprintf_r+0xd60>
 80051a4:	f04f 0906 	mov.w	r9, #6
 80051a8:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80051ac:	930c      	str	r3, [sp, #48]	; 0x30
 80051ae:	9b07      	ldr	r3, [sp, #28]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	da07      	bge.n	80051c4 <_svfprintf_r+0xd7c>
 80051b4:	9b06      	ldr	r3, [sp, #24]
 80051b6:	930e      	str	r3, [sp, #56]	; 0x38
 80051b8:	9b07      	ldr	r3, [sp, #28]
 80051ba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80051be:	930f      	str	r3, [sp, #60]	; 0x3c
 80051c0:	232d      	movs	r3, #45	; 0x2d
 80051c2:	e004      	b.n	80051ce <_svfprintf_r+0xd86>
 80051c4:	ed9d 7b06 	vldr	d7, [sp, #24]
 80051c8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80051cc:	2300      	movs	r3, #0
 80051ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80051d0:	9b02      	ldr	r3, [sp, #8]
 80051d2:	f023 0720 	bic.w	r7, r3, #32
 80051d6:	2f46      	cmp	r7, #70	; 0x46
 80051d8:	d004      	beq.n	80051e4 <_svfprintf_r+0xd9c>
 80051da:	2f45      	cmp	r7, #69	; 0x45
 80051dc:	d105      	bne.n	80051ea <_svfprintf_r+0xda2>
 80051de:	f109 0601 	add.w	r6, r9, #1
 80051e2:	e003      	b.n	80051ec <_svfprintf_r+0xda4>
 80051e4:	464e      	mov	r6, r9
 80051e6:	2103      	movs	r1, #3
 80051e8:	e001      	b.n	80051ee <_svfprintf_r+0xda6>
 80051ea:	464e      	mov	r6, r9
 80051ec:	2102      	movs	r1, #2
 80051ee:	ab1d      	add	r3, sp, #116	; 0x74
 80051f0:	9301      	str	r3, [sp, #4]
 80051f2:	ab1a      	add	r3, sp, #104	; 0x68
 80051f4:	9300      	str	r3, [sp, #0]
 80051f6:	4632      	mov	r2, r6
 80051f8:	ab19      	add	r3, sp, #100	; 0x64
 80051fa:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80051fe:	4650      	mov	r0, sl
 8005200:	f000 f976 	bl	80054f0 <_dtoa_r>
 8005204:	2f47      	cmp	r7, #71	; 0x47
 8005206:	4680      	mov	r8, r0
 8005208:	d102      	bne.n	8005210 <_svfprintf_r+0xdc8>
 800520a:	07eb      	lsls	r3, r5, #31
 800520c:	f140 80cd 	bpl.w	80053aa <_svfprintf_r+0xf62>
 8005210:	eb08 0306 	add.w	r3, r8, r6
 8005214:	2f46      	cmp	r7, #70	; 0x46
 8005216:	9304      	str	r3, [sp, #16]
 8005218:	d111      	bne.n	800523e <_svfprintf_r+0xdf6>
 800521a:	f898 3000 	ldrb.w	r3, [r8]
 800521e:	2b30      	cmp	r3, #48	; 0x30
 8005220:	d109      	bne.n	8005236 <_svfprintf_r+0xdee>
 8005222:	2200      	movs	r2, #0
 8005224:	2300      	movs	r3, #0
 8005226:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800522a:	f7fb fc69 	bl	8000b00 <__aeabi_dcmpeq>
 800522e:	b910      	cbnz	r0, 8005236 <_svfprintf_r+0xdee>
 8005230:	f1c6 0601 	rsb	r6, r6, #1
 8005234:	9619      	str	r6, [sp, #100]	; 0x64
 8005236:	9a04      	ldr	r2, [sp, #16]
 8005238:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800523a:	441a      	add	r2, r3
 800523c:	9204      	str	r2, [sp, #16]
 800523e:	2200      	movs	r2, #0
 8005240:	2300      	movs	r3, #0
 8005242:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005246:	f7fb fc5b 	bl	8000b00 <__aeabi_dcmpeq>
 800524a:	b908      	cbnz	r0, 8005250 <_svfprintf_r+0xe08>
 800524c:	2230      	movs	r2, #48	; 0x30
 800524e:	e002      	b.n	8005256 <_svfprintf_r+0xe0e>
 8005250:	9b04      	ldr	r3, [sp, #16]
 8005252:	931d      	str	r3, [sp, #116]	; 0x74
 8005254:	e007      	b.n	8005266 <_svfprintf_r+0xe1e>
 8005256:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005258:	9904      	ldr	r1, [sp, #16]
 800525a:	4299      	cmp	r1, r3
 800525c:	d903      	bls.n	8005266 <_svfprintf_r+0xe1e>
 800525e:	1c59      	adds	r1, r3, #1
 8005260:	911d      	str	r1, [sp, #116]	; 0x74
 8005262:	701a      	strb	r2, [r3, #0]
 8005264:	e7f7      	b.n	8005256 <_svfprintf_r+0xe0e>
 8005266:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005268:	2f47      	cmp	r7, #71	; 0x47
 800526a:	ebc8 0303 	rsb	r3, r8, r3
 800526e:	9304      	str	r3, [sp, #16]
 8005270:	d108      	bne.n	8005284 <_svfprintf_r+0xe3c>
 8005272:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005274:	1cdf      	adds	r7, r3, #3
 8005276:	db01      	blt.n	800527c <_svfprintf_r+0xe34>
 8005278:	4599      	cmp	r9, r3
 800527a:	da68      	bge.n	800534e <_svfprintf_r+0xf06>
 800527c:	9b02      	ldr	r3, [sp, #8]
 800527e:	3b02      	subs	r3, #2
 8005280:	9302      	str	r3, [sp, #8]
 8005282:	e002      	b.n	800528a <_svfprintf_r+0xe42>
 8005284:	9b02      	ldr	r3, [sp, #8]
 8005286:	2b65      	cmp	r3, #101	; 0x65
 8005288:	dc4a      	bgt.n	8005320 <_svfprintf_r+0xed8>
 800528a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800528c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8005290:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 8005294:	3b01      	subs	r3, #1
 8005296:	2b00      	cmp	r3, #0
 8005298:	9319      	str	r3, [sp, #100]	; 0x64
 800529a:	bfba      	itte	lt
 800529c:	425b      	neglt	r3, r3
 800529e:	222d      	movlt	r2, #45	; 0x2d
 80052a0:	222b      	movge	r2, #43	; 0x2b
 80052a2:	2b09      	cmp	r3, #9
 80052a4:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80052a8:	dd24      	ble.n	80052f4 <_svfprintf_r+0xeac>
 80052aa:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80052ae:	200a      	movs	r0, #10
 80052b0:	fb93 f1f0 	sdiv	r1, r3, r0
 80052b4:	fb00 3311 	mls	r3, r0, r1, r3
 80052b8:	3330      	adds	r3, #48	; 0x30
 80052ba:	2909      	cmp	r1, #9
 80052bc:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80052c0:	460b      	mov	r3, r1
 80052c2:	dcf5      	bgt.n	80052b0 <_svfprintf_r+0xe68>
 80052c4:	3330      	adds	r3, #48	; 0x30
 80052c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80052ca:	1e51      	subs	r1, r2, #1
 80052cc:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80052d0:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80052d4:	4281      	cmp	r1, r0
 80052d6:	461a      	mov	r2, r3
 80052d8:	d213      	bcs.n	8005302 <_svfprintf_r+0xeba>
 80052da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052de:	f803 2b01 	strb.w	r2, [r3], #1
 80052e2:	e7f7      	b.n	80052d4 <_svfprintf_r+0xe8c>
 80052e4:	08007372 	.word	0x08007372
 80052e8:	080073b6 	.word	0x080073b6
 80052ec:	0800738a 	.word	0x0800738a
 80052f0:	0800738e 	.word	0x0800738e
 80052f4:	2230      	movs	r2, #48	; 0x30
 80052f6:	4413      	add	r3, r2
 80052f8:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 80052fc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8005300:	aa1c      	add	r2, sp, #112	; 0x70
 8005302:	ab1b      	add	r3, sp, #108	; 0x6c
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	9a04      	ldr	r2, [sp, #16]
 8005308:	9310      	str	r3, [sp, #64]	; 0x40
 800530a:	2a01      	cmp	r2, #1
 800530c:	eb03 0902 	add.w	r9, r3, r2
 8005310:	dc02      	bgt.n	8005318 <_svfprintf_r+0xed0>
 8005312:	f015 0701 	ands.w	r7, r5, #1
 8005316:	d032      	beq.n	800537e <_svfprintf_r+0xf36>
 8005318:	9b08      	ldr	r3, [sp, #32]
 800531a:	2700      	movs	r7, #0
 800531c:	4499      	add	r9, r3
 800531e:	e02e      	b.n	800537e <_svfprintf_r+0xf36>
 8005320:	9b02      	ldr	r3, [sp, #8]
 8005322:	2b66      	cmp	r3, #102	; 0x66
 8005324:	d113      	bne.n	800534e <_svfprintf_r+0xf06>
 8005326:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005328:	2b00      	cmp	r3, #0
 800532a:	dd07      	ble.n	800533c <_svfprintf_r+0xef4>
 800532c:	f1b9 0f00 	cmp.w	r9, #0
 8005330:	d101      	bne.n	8005336 <_svfprintf_r+0xeee>
 8005332:	07ee      	lsls	r6, r5, #31
 8005334:	d521      	bpl.n	800537a <_svfprintf_r+0xf32>
 8005336:	9a08      	ldr	r2, [sp, #32]
 8005338:	4413      	add	r3, r2
 800533a:	e006      	b.n	800534a <_svfprintf_r+0xf02>
 800533c:	f1b9 0f00 	cmp.w	r9, #0
 8005340:	d101      	bne.n	8005346 <_svfprintf_r+0xefe>
 8005342:	07ed      	lsls	r5, r5, #31
 8005344:	d514      	bpl.n	8005370 <_svfprintf_r+0xf28>
 8005346:	9b08      	ldr	r3, [sp, #32]
 8005348:	3301      	adds	r3, #1
 800534a:	444b      	add	r3, r9
 800534c:	e015      	b.n	800537a <_svfprintf_r+0xf32>
 800534e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005350:	9a04      	ldr	r2, [sp, #16]
 8005352:	4293      	cmp	r3, r2
 8005354:	db03      	blt.n	800535e <_svfprintf_r+0xf16>
 8005356:	07e8      	lsls	r0, r5, #31
 8005358:	d50d      	bpl.n	8005376 <_svfprintf_r+0xf2e>
 800535a:	9a08      	ldr	r2, [sp, #32]
 800535c:	e006      	b.n	800536c <_svfprintf_r+0xf24>
 800535e:	9a04      	ldr	r2, [sp, #16]
 8005360:	9908      	ldr	r1, [sp, #32]
 8005362:	2b00      	cmp	r3, #0
 8005364:	440a      	add	r2, r1
 8005366:	dc05      	bgt.n	8005374 <_svfprintf_r+0xf2c>
 8005368:	f1c3 0301 	rsb	r3, r3, #1
 800536c:	4413      	add	r3, r2
 800536e:	e002      	b.n	8005376 <_svfprintf_r+0xf2e>
 8005370:	2301      	movs	r3, #1
 8005372:	e002      	b.n	800537a <_svfprintf_r+0xf32>
 8005374:	4613      	mov	r3, r2
 8005376:	2267      	movs	r2, #103	; 0x67
 8005378:	9202      	str	r2, [sp, #8]
 800537a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800537c:	4699      	mov	r9, r3
 800537e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005380:	b113      	cbz	r3, 8005388 <_svfprintf_r+0xf40>
 8005382:	232d      	movs	r3, #45	; 0x2d
 8005384:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005388:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800538a:	2600      	movs	r6, #0
 800538c:	f7ff bb4c 	b.w	8004a28 <_svfprintf_r+0x5e0>
 8005390:	2200      	movs	r2, #0
 8005392:	2300      	movs	r3, #0
 8005394:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005398:	f7fb fbbc 	bl	8000b14 <__aeabi_dcmplt>
 800539c:	b110      	cbz	r0, 80053a4 <_svfprintf_r+0xf5c>
 800539e:	232d      	movs	r3, #45	; 0x2d
 80053a0:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80053a4:	4b07      	ldr	r3, [pc, #28]	; (80053c4 <_svfprintf_r+0xf7c>)
 80053a6:	4a08      	ldr	r2, [pc, #32]	; (80053c8 <_svfprintf_r+0xf80>)
 80053a8:	e6e3      	b.n	8005172 <_svfprintf_r+0xd2a>
 80053aa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80053ac:	1a1b      	subs	r3, r3, r0
 80053ae:	9304      	str	r3, [sp, #16]
 80053b0:	e75f      	b.n	8005272 <_svfprintf_r+0xe2a>
 80053b2:	ea56 0207 	orrs.w	r2, r6, r7
 80053b6:	f47f aaaa 	bne.w	800490e <_svfprintf_r+0x4c6>
 80053ba:	f7ff baaf 	b.w	800491c <_svfprintf_r+0x4d4>
 80053be:	b03d      	add	sp, #244	; 0xf4
 80053c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053c4:	08007382 	.word	0x08007382
 80053c8:	08007386 	.word	0x08007386

080053cc <quorem>:
 80053cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053d0:	6903      	ldr	r3, [r0, #16]
 80053d2:	690c      	ldr	r4, [r1, #16]
 80053d4:	429c      	cmp	r4, r3
 80053d6:	4680      	mov	r8, r0
 80053d8:	f300 8083 	bgt.w	80054e2 <quorem+0x116>
 80053dc:	3c01      	subs	r4, #1
 80053de:	f101 0714 	add.w	r7, r1, #20
 80053e2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80053e6:	f100 0614 	add.w	r6, r0, #20
 80053ea:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80053ee:	eb06 030e 	add.w	r3, r6, lr
 80053f2:	9301      	str	r3, [sp, #4]
 80053f4:	3501      	adds	r5, #1
 80053f6:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 80053fa:	fbb3 f5f5 	udiv	r5, r3, r5
 80053fe:	eb07 090e 	add.w	r9, r7, lr
 8005402:	2d00      	cmp	r5, #0
 8005404:	d039      	beq.n	800547a <quorem+0xae>
 8005406:	f04f 0a00 	mov.w	sl, #0
 800540a:	4638      	mov	r0, r7
 800540c:	46b4      	mov	ip, r6
 800540e:	46d3      	mov	fp, sl
 8005410:	f850 2b04 	ldr.w	r2, [r0], #4
 8005414:	b293      	uxth	r3, r2
 8005416:	fb05 a303 	mla	r3, r5, r3, sl
 800541a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800541e:	b29b      	uxth	r3, r3
 8005420:	ebc3 030b 	rsb	r3, r3, fp
 8005424:	0c12      	lsrs	r2, r2, #16
 8005426:	f8bc b000 	ldrh.w	fp, [ip]
 800542a:	fb05 a202 	mla	r2, r5, r2, sl
 800542e:	fa13 f38b 	uxtah	r3, r3, fp
 8005432:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005436:	fa1f fb82 	uxth.w	fp, r2
 800543a:	f8dc 2000 	ldr.w	r2, [ip]
 800543e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005442:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005446:	b29b      	uxth	r3, r3
 8005448:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800544c:	4581      	cmp	r9, r0
 800544e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005452:	f84c 3b04 	str.w	r3, [ip], #4
 8005456:	d2db      	bcs.n	8005410 <quorem+0x44>
 8005458:	f856 300e 	ldr.w	r3, [r6, lr]
 800545c:	b96b      	cbnz	r3, 800547a <quorem+0xae>
 800545e:	9b01      	ldr	r3, [sp, #4]
 8005460:	3b04      	subs	r3, #4
 8005462:	429e      	cmp	r6, r3
 8005464:	461a      	mov	r2, r3
 8005466:	d302      	bcc.n	800546e <quorem+0xa2>
 8005468:	f8c8 4010 	str.w	r4, [r8, #16]
 800546c:	e005      	b.n	800547a <quorem+0xae>
 800546e:	6812      	ldr	r2, [r2, #0]
 8005470:	3b04      	subs	r3, #4
 8005472:	2a00      	cmp	r2, #0
 8005474:	d1f8      	bne.n	8005468 <quorem+0x9c>
 8005476:	3c01      	subs	r4, #1
 8005478:	e7f3      	b.n	8005462 <quorem+0x96>
 800547a:	4640      	mov	r0, r8
 800547c:	f001 f909 	bl	8006692 <__mcmp>
 8005480:	2800      	cmp	r0, #0
 8005482:	db2c      	blt.n	80054de <quorem+0x112>
 8005484:	3501      	adds	r5, #1
 8005486:	4630      	mov	r0, r6
 8005488:	f04f 0e00 	mov.w	lr, #0
 800548c:	f857 1b04 	ldr.w	r1, [r7], #4
 8005490:	f8d0 c000 	ldr.w	ip, [r0]
 8005494:	b28a      	uxth	r2, r1
 8005496:	ebc2 030e 	rsb	r3, r2, lr
 800549a:	0c09      	lsrs	r1, r1, #16
 800549c:	fa13 f38c 	uxtah	r3, r3, ip
 80054a0:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 80054a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80054ae:	45b9      	cmp	r9, r7
 80054b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80054b4:	f840 3b04 	str.w	r3, [r0], #4
 80054b8:	d2e8      	bcs.n	800548c <quorem+0xc0>
 80054ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80054be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80054c2:	b962      	cbnz	r2, 80054de <quorem+0x112>
 80054c4:	3b04      	subs	r3, #4
 80054c6:	429e      	cmp	r6, r3
 80054c8:	461a      	mov	r2, r3
 80054ca:	d302      	bcc.n	80054d2 <quorem+0x106>
 80054cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80054d0:	e005      	b.n	80054de <quorem+0x112>
 80054d2:	6812      	ldr	r2, [r2, #0]
 80054d4:	3b04      	subs	r3, #4
 80054d6:	2a00      	cmp	r2, #0
 80054d8:	d1f8      	bne.n	80054cc <quorem+0x100>
 80054da:	3c01      	subs	r4, #1
 80054dc:	e7f3      	b.n	80054c6 <quorem+0xfa>
 80054de:	4628      	mov	r0, r5
 80054e0:	e000      	b.n	80054e4 <quorem+0x118>
 80054e2:	2000      	movs	r0, #0
 80054e4:	b003      	add	sp, #12
 80054e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054ea:	0000      	movs	r0, r0
 80054ec:	0000      	movs	r0, r0
	...

080054f0 <_dtoa_r>:
 80054f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f4:	ec59 8b10 	vmov	r8, r9, d0
 80054f8:	b097      	sub	sp, #92	; 0x5c
 80054fa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80054fc:	9106      	str	r1, [sp, #24]
 80054fe:	4682      	mov	sl, r0
 8005500:	9209      	str	r2, [sp, #36]	; 0x24
 8005502:	9310      	str	r3, [sp, #64]	; 0x40
 8005504:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8005506:	e9cd 8900 	strd	r8, r9, [sp]
 800550a:	b945      	cbnz	r5, 800551e <_dtoa_r+0x2e>
 800550c:	2010      	movs	r0, #16
 800550e:	f7fe fd33 	bl	8003f78 <malloc>
 8005512:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8005516:	6045      	str	r5, [r0, #4]
 8005518:	6085      	str	r5, [r0, #8]
 800551a:	6005      	str	r5, [r0, #0]
 800551c:	60c5      	str	r5, [r0, #12]
 800551e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8005522:	6819      	ldr	r1, [r3, #0]
 8005524:	b159      	cbz	r1, 800553e <_dtoa_r+0x4e>
 8005526:	685a      	ldr	r2, [r3, #4]
 8005528:	604a      	str	r2, [r1, #4]
 800552a:	2301      	movs	r3, #1
 800552c:	4093      	lsls	r3, r2
 800552e:	608b      	str	r3, [r1, #8]
 8005530:	4650      	mov	r0, sl
 8005532:	f000 fed5 	bl	80062e0 <_Bfree>
 8005536:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 800553a:	2200      	movs	r2, #0
 800553c:	601a      	str	r2, [r3, #0]
 800553e:	9b01      	ldr	r3, [sp, #4]
 8005540:	4a9f      	ldr	r2, [pc, #636]	; (80057c0 <_dtoa_r+0x2d0>)
 8005542:	2b00      	cmp	r3, #0
 8005544:	bfbf      	itttt	lt
 8005546:	2301      	movlt	r3, #1
 8005548:	6023      	strlt	r3, [r4, #0]
 800554a:	9b01      	ldrlt	r3, [sp, #4]
 800554c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005550:	bfb8      	it	lt
 8005552:	9301      	strlt	r3, [sp, #4]
 8005554:	9f01      	ldr	r7, [sp, #4]
 8005556:	bfa4      	itt	ge
 8005558:	2300      	movge	r3, #0
 800555a:	6023      	strge	r3, [r4, #0]
 800555c:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8005560:	0d1b      	lsrs	r3, r3, #20
 8005562:	051b      	lsls	r3, r3, #20
 8005564:	4293      	cmp	r3, r2
 8005566:	d11d      	bne.n	80055a4 <_dtoa_r+0xb4>
 8005568:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800556a:	f242 730f 	movw	r3, #9999	; 0x270f
 800556e:	6013      	str	r3, [r2, #0]
 8005570:	9b00      	ldr	r3, [sp, #0]
 8005572:	b943      	cbnz	r3, 8005586 <_dtoa_r+0x96>
 8005574:	4a93      	ldr	r2, [pc, #588]	; (80057c4 <_dtoa_r+0x2d4>)
 8005576:	4b94      	ldr	r3, [pc, #592]	; (80057c8 <_dtoa_r+0x2d8>)
 8005578:	f3c7 0013 	ubfx	r0, r7, #0, #20
 800557c:	2800      	cmp	r0, #0
 800557e:	bf14      	ite	ne
 8005580:	4618      	movne	r0, r3
 8005582:	4610      	moveq	r0, r2
 8005584:	e000      	b.n	8005588 <_dtoa_r+0x98>
 8005586:	4890      	ldr	r0, [pc, #576]	; (80057c8 <_dtoa_r+0x2d8>)
 8005588:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800558a:	2b00      	cmp	r3, #0
 800558c:	f000 854a 	beq.w	8006024 <_dtoa_r+0xb34>
 8005590:	78c3      	ldrb	r3, [r0, #3]
 8005592:	b113      	cbz	r3, 800559a <_dtoa_r+0xaa>
 8005594:	f100 0308 	add.w	r3, r0, #8
 8005598:	e000      	b.n	800559c <_dtoa_r+0xac>
 800559a:	1cc3      	adds	r3, r0, #3
 800559c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800559e:	6013      	str	r3, [r2, #0]
 80055a0:	f000 bd40 	b.w	8006024 <_dtoa_r+0xb34>
 80055a4:	e9dd 4500 	ldrd	r4, r5, [sp]
 80055a8:	2200      	movs	r2, #0
 80055aa:	2300      	movs	r3, #0
 80055ac:	4620      	mov	r0, r4
 80055ae:	4629      	mov	r1, r5
 80055b0:	f7fb faa6 	bl	8000b00 <__aeabi_dcmpeq>
 80055b4:	4680      	mov	r8, r0
 80055b6:	b158      	cbz	r0, 80055d0 <_dtoa_r+0xe0>
 80055b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80055ba:	2301      	movs	r3, #1
 80055bc:	6013      	str	r3, [r2, #0]
 80055be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f000 8522 	beq.w	800600a <_dtoa_r+0xb1a>
 80055c6:	4881      	ldr	r0, [pc, #516]	; (80057cc <_dtoa_r+0x2dc>)
 80055c8:	6018      	str	r0, [r3, #0]
 80055ca:	3801      	subs	r0, #1
 80055cc:	f000 bd2a 	b.w	8006024 <_dtoa_r+0xb34>
 80055d0:	aa14      	add	r2, sp, #80	; 0x50
 80055d2:	a915      	add	r1, sp, #84	; 0x54
 80055d4:	ec45 4b10 	vmov	d0, r4, r5
 80055d8:	4650      	mov	r0, sl
 80055da:	f001 f8d5 	bl	8006788 <__d2b>
 80055de:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80055e2:	9002      	str	r0, [sp, #8]
 80055e4:	b15e      	cbz	r6, 80055fe <_dtoa_r+0x10e>
 80055e6:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80055ea:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80055ee:	4620      	mov	r0, r4
 80055f0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80055f4:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 80055f8:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 80055fc:	e01d      	b.n	800563a <_dtoa_r+0x14a>
 80055fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005600:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8005602:	441e      	add	r6, r3
 8005604:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8005608:	2b20      	cmp	r3, #32
 800560a:	dd0a      	ble.n	8005622 <_dtoa_r+0x132>
 800560c:	9a00      	ldr	r2, [sp, #0]
 800560e:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8005612:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005616:	fa22 f000 	lsr.w	r0, r2, r0
 800561a:	fa07 f303 	lsl.w	r3, r7, r3
 800561e:	4318      	orrs	r0, r3
 8005620:	e004      	b.n	800562c <_dtoa_r+0x13c>
 8005622:	f1c3 0020 	rsb	r0, r3, #32
 8005626:	9b00      	ldr	r3, [sp, #0]
 8005628:	fa03 f000 	lsl.w	r0, r3, r0
 800562c:	f7fa ff8a 	bl	8000544 <__aeabi_ui2d>
 8005630:	2301      	movs	r3, #1
 8005632:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005636:	3e01      	subs	r6, #1
 8005638:	9311      	str	r3, [sp, #68]	; 0x44
 800563a:	2200      	movs	r2, #0
 800563c:	4b64      	ldr	r3, [pc, #400]	; (80057d0 <_dtoa_r+0x2e0>)
 800563e:	f7fa fe43 	bl	80002c8 <__aeabi_dsub>
 8005642:	a359      	add	r3, pc, #356	; (adr r3, 80057a8 <_dtoa_r+0x2b8>)
 8005644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005648:	f7fa fff2 	bl	8000630 <__aeabi_dmul>
 800564c:	a358      	add	r3, pc, #352	; (adr r3, 80057b0 <_dtoa_r+0x2c0>)
 800564e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005652:	f7fa fe3b 	bl	80002cc <__adddf3>
 8005656:	4604      	mov	r4, r0
 8005658:	4630      	mov	r0, r6
 800565a:	460d      	mov	r5, r1
 800565c:	f7fa ff82 	bl	8000564 <__aeabi_i2d>
 8005660:	a355      	add	r3, pc, #340	; (adr r3, 80057b8 <_dtoa_r+0x2c8>)
 8005662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005666:	f7fa ffe3 	bl	8000630 <__aeabi_dmul>
 800566a:	4602      	mov	r2, r0
 800566c:	460b      	mov	r3, r1
 800566e:	4620      	mov	r0, r4
 8005670:	4629      	mov	r1, r5
 8005672:	f7fa fe2b 	bl	80002cc <__adddf3>
 8005676:	4604      	mov	r4, r0
 8005678:	460d      	mov	r5, r1
 800567a:	f7fb fa89 	bl	8000b90 <__aeabi_d2iz>
 800567e:	2200      	movs	r2, #0
 8005680:	4683      	mov	fp, r0
 8005682:	2300      	movs	r3, #0
 8005684:	4620      	mov	r0, r4
 8005686:	4629      	mov	r1, r5
 8005688:	f7fb fa44 	bl	8000b14 <__aeabi_dcmplt>
 800568c:	b158      	cbz	r0, 80056a6 <_dtoa_r+0x1b6>
 800568e:	4658      	mov	r0, fp
 8005690:	f7fa ff68 	bl	8000564 <__aeabi_i2d>
 8005694:	4602      	mov	r2, r0
 8005696:	460b      	mov	r3, r1
 8005698:	4620      	mov	r0, r4
 800569a:	4629      	mov	r1, r5
 800569c:	f7fb fa30 	bl	8000b00 <__aeabi_dcmpeq>
 80056a0:	b908      	cbnz	r0, 80056a6 <_dtoa_r+0x1b6>
 80056a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80056a6:	f1bb 0f16 	cmp.w	fp, #22
 80056aa:	d80d      	bhi.n	80056c8 <_dtoa_r+0x1d8>
 80056ac:	4949      	ldr	r1, [pc, #292]	; (80057d4 <_dtoa_r+0x2e4>)
 80056ae:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80056b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056ba:	f7fb fa49 	bl	8000b50 <__aeabi_dcmpgt>
 80056be:	b130      	cbz	r0, 80056ce <_dtoa_r+0x1de>
 80056c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80056c4:	2300      	movs	r3, #0
 80056c6:	e000      	b.n	80056ca <_dtoa_r+0x1da>
 80056c8:	2301      	movs	r3, #1
 80056ca:	930d      	str	r3, [sp, #52]	; 0x34
 80056cc:	e000      	b.n	80056d0 <_dtoa_r+0x1e0>
 80056ce:	900d      	str	r0, [sp, #52]	; 0x34
 80056d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80056d2:	1b9e      	subs	r6, r3, r6
 80056d4:	1e73      	subs	r3, r6, #1
 80056d6:	9305      	str	r3, [sp, #20]
 80056d8:	bf43      	ittte	mi
 80056da:	f1c3 0900 	rsbmi	r9, r3, #0
 80056de:	2300      	movmi	r3, #0
 80056e0:	9305      	strmi	r3, [sp, #20]
 80056e2:	f04f 0900 	movpl.w	r9, #0
 80056e6:	f1bb 0f00 	cmp.w	fp, #0
 80056ea:	db07      	blt.n	80056fc <_dtoa_r+0x20c>
 80056ec:	9b05      	ldr	r3, [sp, #20]
 80056ee:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80056f2:	445b      	add	r3, fp
 80056f4:	9305      	str	r3, [sp, #20]
 80056f6:	2300      	movs	r3, #0
 80056f8:	9307      	str	r3, [sp, #28]
 80056fa:	e006      	b.n	800570a <_dtoa_r+0x21a>
 80056fc:	f1cb 0300 	rsb	r3, fp, #0
 8005700:	9307      	str	r3, [sp, #28]
 8005702:	2300      	movs	r3, #0
 8005704:	ebcb 0909 	rsb	r9, fp, r9
 8005708:	930c      	str	r3, [sp, #48]	; 0x30
 800570a:	9b06      	ldr	r3, [sp, #24]
 800570c:	2b09      	cmp	r3, #9
 800570e:	d827      	bhi.n	8005760 <_dtoa_r+0x270>
 8005710:	2b05      	cmp	r3, #5
 8005712:	bfc4      	itt	gt
 8005714:	3b04      	subgt	r3, #4
 8005716:	9306      	strgt	r3, [sp, #24]
 8005718:	9b06      	ldr	r3, [sp, #24]
 800571a:	f1a3 0302 	sub.w	r3, r3, #2
 800571e:	bfcc      	ite	gt
 8005720:	2500      	movgt	r5, #0
 8005722:	2501      	movle	r5, #1
 8005724:	2b03      	cmp	r3, #3
 8005726:	d820      	bhi.n	800576a <_dtoa_r+0x27a>
 8005728:	e8df f003 	tbb	[pc, r3]
 800572c:	04020e06 	.word	0x04020e06
 8005730:	2301      	movs	r3, #1
 8005732:	e002      	b.n	800573a <_dtoa_r+0x24a>
 8005734:	2301      	movs	r3, #1
 8005736:	e008      	b.n	800574a <_dtoa_r+0x25a>
 8005738:	2300      	movs	r3, #0
 800573a:	9308      	str	r3, [sp, #32]
 800573c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800573e:	2b00      	cmp	r3, #0
 8005740:	dd1c      	ble.n	800577c <_dtoa_r+0x28c>
 8005742:	9303      	str	r3, [sp, #12]
 8005744:	4698      	mov	r8, r3
 8005746:	e01e      	b.n	8005786 <_dtoa_r+0x296>
 8005748:	2300      	movs	r3, #0
 800574a:	9308      	str	r3, [sp, #32]
 800574c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800574e:	445b      	add	r3, fp
 8005750:	f103 0801 	add.w	r8, r3, #1
 8005754:	9303      	str	r3, [sp, #12]
 8005756:	4643      	mov	r3, r8
 8005758:	2b01      	cmp	r3, #1
 800575a:	bfb8      	it	lt
 800575c:	2301      	movlt	r3, #1
 800575e:	e012      	b.n	8005786 <_dtoa_r+0x296>
 8005760:	2501      	movs	r5, #1
 8005762:	2300      	movs	r3, #0
 8005764:	9306      	str	r3, [sp, #24]
 8005766:	9508      	str	r5, [sp, #32]
 8005768:	e001      	b.n	800576e <_dtoa_r+0x27e>
 800576a:	2301      	movs	r3, #1
 800576c:	9308      	str	r3, [sp, #32]
 800576e:	f04f 33ff 	mov.w	r3, #4294967295
 8005772:	9303      	str	r3, [sp, #12]
 8005774:	4698      	mov	r8, r3
 8005776:	2200      	movs	r2, #0
 8005778:	2312      	movs	r3, #18
 800577a:	e003      	b.n	8005784 <_dtoa_r+0x294>
 800577c:	2301      	movs	r3, #1
 800577e:	9303      	str	r3, [sp, #12]
 8005780:	4698      	mov	r8, r3
 8005782:	461a      	mov	r2, r3
 8005784:	9209      	str	r2, [sp, #36]	; 0x24
 8005786:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 800578a:	2200      	movs	r2, #0
 800578c:	6062      	str	r2, [r4, #4]
 800578e:	2104      	movs	r1, #4
 8005790:	f101 0214 	add.w	r2, r1, #20
 8005794:	429a      	cmp	r2, r3
 8005796:	d81f      	bhi.n	80057d8 <_dtoa_r+0x2e8>
 8005798:	6862      	ldr	r2, [r4, #4]
 800579a:	3201      	adds	r2, #1
 800579c:	6062      	str	r2, [r4, #4]
 800579e:	0049      	lsls	r1, r1, #1
 80057a0:	e7f6      	b.n	8005790 <_dtoa_r+0x2a0>
 80057a2:	bf00      	nop
 80057a4:	f3af 8000 	nop.w
 80057a8:	636f4361 	.word	0x636f4361
 80057ac:	3fd287a7 	.word	0x3fd287a7
 80057b0:	8b60c8b3 	.word	0x8b60c8b3
 80057b4:	3fc68a28 	.word	0x3fc68a28
 80057b8:	509f79fb 	.word	0x509f79fb
 80057bc:	3fd34413 	.word	0x3fd34413
 80057c0:	7ff00000 	.word	0x7ff00000
 80057c4:	080073c6 	.word	0x080073c6
 80057c8:	080073cf 	.word	0x080073cf
 80057cc:	080073b5 	.word	0x080073b5
 80057d0:	3ff80000 	.word	0x3ff80000
 80057d4:	080073e0 	.word	0x080073e0
 80057d8:	6861      	ldr	r1, [r4, #4]
 80057da:	4650      	mov	r0, sl
 80057dc:	f000 fd4b 	bl	8006276 <_Balloc>
 80057e0:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80057e4:	6020      	str	r0, [r4, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	9304      	str	r3, [sp, #16]
 80057ea:	f1b8 0f0e 	cmp.w	r8, #14
 80057ee:	f200 815d 	bhi.w	8005aac <_dtoa_r+0x5bc>
 80057f2:	2d00      	cmp	r5, #0
 80057f4:	f000 815a 	beq.w	8005aac <_dtoa_r+0x5bc>
 80057f8:	ed9d 7b00 	vldr	d7, [sp]
 80057fc:	f1bb 0f00 	cmp.w	fp, #0
 8005800:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8005804:	dd31      	ble.n	800586a <_dtoa_r+0x37a>
 8005806:	4aa0      	ldr	r2, [pc, #640]	; (8005a88 <_dtoa_r+0x598>)
 8005808:	f00b 030f 	and.w	r3, fp, #15
 800580c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005810:	ed93 7b00 	vldr	d7, [r3]
 8005814:	ea4f 142b 	mov.w	r4, fp, asr #4
 8005818:	06e2      	lsls	r2, r4, #27
 800581a:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800581e:	d50c      	bpl.n	800583a <_dtoa_r+0x34a>
 8005820:	4b9a      	ldr	r3, [pc, #616]	; (8005a8c <_dtoa_r+0x59c>)
 8005822:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005826:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800582a:	f7fb f82b 	bl	8000884 <__aeabi_ddiv>
 800582e:	f004 040f 	and.w	r4, r4, #15
 8005832:	e9cd 0100 	strd	r0, r1, [sp]
 8005836:	2603      	movs	r6, #3
 8005838:	e000      	b.n	800583c <_dtoa_r+0x34c>
 800583a:	2602      	movs	r6, #2
 800583c:	4d93      	ldr	r5, [pc, #588]	; (8005a8c <_dtoa_r+0x59c>)
 800583e:	b16c      	cbz	r4, 800585c <_dtoa_r+0x36c>
 8005840:	07e3      	lsls	r3, r4, #31
 8005842:	d508      	bpl.n	8005856 <_dtoa_r+0x366>
 8005844:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005848:	e9d5 2300 	ldrd	r2, r3, [r5]
 800584c:	f7fa fef0 	bl	8000630 <__aeabi_dmul>
 8005850:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005854:	3601      	adds	r6, #1
 8005856:	1064      	asrs	r4, r4, #1
 8005858:	3508      	adds	r5, #8
 800585a:	e7f0      	b.n	800583e <_dtoa_r+0x34e>
 800585c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005860:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005864:	f7fb f80e 	bl	8000884 <__aeabi_ddiv>
 8005868:	e020      	b.n	80058ac <_dtoa_r+0x3bc>
 800586a:	f1cb 0400 	rsb	r4, fp, #0
 800586e:	b304      	cbz	r4, 80058b2 <_dtoa_r+0x3c2>
 8005870:	4b85      	ldr	r3, [pc, #532]	; (8005a88 <_dtoa_r+0x598>)
 8005872:	4d86      	ldr	r5, [pc, #536]	; (8005a8c <_dtoa_r+0x59c>)
 8005874:	f004 020f 	and.w	r2, r4, #15
 8005878:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800587c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005880:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005884:	f7fa fed4 	bl	8000630 <__aeabi_dmul>
 8005888:	e9cd 0100 	strd	r0, r1, [sp]
 800588c:	1124      	asrs	r4, r4, #4
 800588e:	2300      	movs	r3, #0
 8005890:	2602      	movs	r6, #2
 8005892:	b154      	cbz	r4, 80058aa <_dtoa_r+0x3ba>
 8005894:	07e7      	lsls	r7, r4, #31
 8005896:	d505      	bpl.n	80058a4 <_dtoa_r+0x3b4>
 8005898:	e9d5 2300 	ldrd	r2, r3, [r5]
 800589c:	f7fa fec8 	bl	8000630 <__aeabi_dmul>
 80058a0:	3601      	adds	r6, #1
 80058a2:	2301      	movs	r3, #1
 80058a4:	1064      	asrs	r4, r4, #1
 80058a6:	3508      	adds	r5, #8
 80058a8:	e7f3      	b.n	8005892 <_dtoa_r+0x3a2>
 80058aa:	b11b      	cbz	r3, 80058b4 <_dtoa_r+0x3c4>
 80058ac:	e9cd 0100 	strd	r0, r1, [sp]
 80058b0:	e000      	b.n	80058b4 <_dtoa_r+0x3c4>
 80058b2:	2602      	movs	r6, #2
 80058b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058b6:	b1eb      	cbz	r3, 80058f4 <_dtoa_r+0x404>
 80058b8:	e9dd 4500 	ldrd	r4, r5, [sp]
 80058bc:	2200      	movs	r2, #0
 80058be:	4b74      	ldr	r3, [pc, #464]	; (8005a90 <_dtoa_r+0x5a0>)
 80058c0:	4620      	mov	r0, r4
 80058c2:	4629      	mov	r1, r5
 80058c4:	f7fb f926 	bl	8000b14 <__aeabi_dcmplt>
 80058c8:	b1a0      	cbz	r0, 80058f4 <_dtoa_r+0x404>
 80058ca:	f1b8 0f00 	cmp.w	r8, #0
 80058ce:	d011      	beq.n	80058f4 <_dtoa_r+0x404>
 80058d0:	9b03      	ldr	r3, [sp, #12]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	f340 80e6 	ble.w	8005aa4 <_dtoa_r+0x5b4>
 80058d8:	f10b 33ff 	add.w	r3, fp, #4294967295
 80058dc:	930a      	str	r3, [sp, #40]	; 0x28
 80058de:	2200      	movs	r2, #0
 80058e0:	4b6c      	ldr	r3, [pc, #432]	; (8005a94 <_dtoa_r+0x5a4>)
 80058e2:	4620      	mov	r0, r4
 80058e4:	4629      	mov	r1, r5
 80058e6:	f7fa fea3 	bl	8000630 <__aeabi_dmul>
 80058ea:	3601      	adds	r6, #1
 80058ec:	e9cd 0100 	strd	r0, r1, [sp]
 80058f0:	9f03      	ldr	r7, [sp, #12]
 80058f2:	e002      	b.n	80058fa <_dtoa_r+0x40a>
 80058f4:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80058f8:	4647      	mov	r7, r8
 80058fa:	4630      	mov	r0, r6
 80058fc:	f7fa fe32 	bl	8000564 <__aeabi_i2d>
 8005900:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005904:	f7fa fe94 	bl	8000630 <__aeabi_dmul>
 8005908:	2200      	movs	r2, #0
 800590a:	4b63      	ldr	r3, [pc, #396]	; (8005a98 <_dtoa_r+0x5a8>)
 800590c:	f7fa fcde 	bl	80002cc <__adddf3>
 8005910:	4604      	mov	r4, r0
 8005912:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005916:	b9cf      	cbnz	r7, 800594c <_dtoa_r+0x45c>
 8005918:	2200      	movs	r2, #0
 800591a:	4b60      	ldr	r3, [pc, #384]	; (8005a9c <_dtoa_r+0x5ac>)
 800591c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005920:	f7fa fcd2 	bl	80002c8 <__aeabi_dsub>
 8005924:	4622      	mov	r2, r4
 8005926:	462b      	mov	r3, r5
 8005928:	e9cd 0100 	strd	r0, r1, [sp]
 800592c:	f7fb f910 	bl	8000b50 <__aeabi_dcmpgt>
 8005930:	2800      	cmp	r0, #0
 8005932:	f040 8241 	bne.w	8005db8 <_dtoa_r+0x8c8>
 8005936:	4622      	mov	r2, r4
 8005938:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800593c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005940:	f7fb f8e8 	bl	8000b14 <__aeabi_dcmplt>
 8005944:	2800      	cmp	r0, #0
 8005946:	f040 822e 	bne.w	8005da6 <_dtoa_r+0x8b6>
 800594a:	e0ab      	b.n	8005aa4 <_dtoa_r+0x5b4>
 800594c:	9a08      	ldr	r2, [sp, #32]
 800594e:	4b4e      	ldr	r3, [pc, #312]	; (8005a88 <_dtoa_r+0x598>)
 8005950:	1e79      	subs	r1, r7, #1
 8005952:	2a00      	cmp	r2, #0
 8005954:	d04a      	beq.n	80059ec <_dtoa_r+0x4fc>
 8005956:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800595a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595e:	2000      	movs	r0, #0
 8005960:	494f      	ldr	r1, [pc, #316]	; (8005aa0 <_dtoa_r+0x5b0>)
 8005962:	f7fa ff8f 	bl	8000884 <__aeabi_ddiv>
 8005966:	4622      	mov	r2, r4
 8005968:	462b      	mov	r3, r5
 800596a:	f7fa fcad 	bl	80002c8 <__aeabi_dsub>
 800596e:	9c04      	ldr	r4, [sp, #16]
 8005970:	4605      	mov	r5, r0
 8005972:	460e      	mov	r6, r1
 8005974:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005978:	f7fb f90a 	bl	8000b90 <__aeabi_d2iz>
 800597c:	9012      	str	r0, [sp, #72]	; 0x48
 800597e:	f7fa fdf1 	bl	8000564 <__aeabi_i2d>
 8005982:	4602      	mov	r2, r0
 8005984:	460b      	mov	r3, r1
 8005986:	e9dd 0100 	ldrd	r0, r1, [sp]
 800598a:	f7fa fc9d 	bl	80002c8 <__aeabi_dsub>
 800598e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005990:	3330      	adds	r3, #48	; 0x30
 8005992:	f804 3b01 	strb.w	r3, [r4], #1
 8005996:	462a      	mov	r2, r5
 8005998:	4633      	mov	r3, r6
 800599a:	e9cd 0100 	strd	r0, r1, [sp]
 800599e:	f7fb f8b9 	bl	8000b14 <__aeabi_dcmplt>
 80059a2:	2800      	cmp	r0, #0
 80059a4:	f040 8321 	bne.w	8005fea <_dtoa_r+0xafa>
 80059a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80059ac:	2000      	movs	r0, #0
 80059ae:	4938      	ldr	r1, [pc, #224]	; (8005a90 <_dtoa_r+0x5a0>)
 80059b0:	f7fa fc8a 	bl	80002c8 <__aeabi_dsub>
 80059b4:	462a      	mov	r2, r5
 80059b6:	4633      	mov	r3, r6
 80059b8:	f7fb f8ac 	bl	8000b14 <__aeabi_dcmplt>
 80059bc:	2800      	cmp	r0, #0
 80059be:	f040 80d2 	bne.w	8005b66 <_dtoa_r+0x676>
 80059c2:	9b04      	ldr	r3, [sp, #16]
 80059c4:	1ae3      	subs	r3, r4, r3
 80059c6:	42bb      	cmp	r3, r7
 80059c8:	da6c      	bge.n	8005aa4 <_dtoa_r+0x5b4>
 80059ca:	2200      	movs	r2, #0
 80059cc:	4b31      	ldr	r3, [pc, #196]	; (8005a94 <_dtoa_r+0x5a4>)
 80059ce:	4628      	mov	r0, r5
 80059d0:	4631      	mov	r1, r6
 80059d2:	f7fa fe2d 	bl	8000630 <__aeabi_dmul>
 80059d6:	2200      	movs	r2, #0
 80059d8:	4605      	mov	r5, r0
 80059da:	460e      	mov	r6, r1
 80059dc:	4b2d      	ldr	r3, [pc, #180]	; (8005a94 <_dtoa_r+0x5a4>)
 80059de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80059e2:	f7fa fe25 	bl	8000630 <__aeabi_dmul>
 80059e6:	e9cd 0100 	strd	r0, r1, [sp]
 80059ea:	e7c3      	b.n	8005974 <_dtoa_r+0x484>
 80059ec:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80059f0:	4622      	mov	r2, r4
 80059f2:	462b      	mov	r3, r5
 80059f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059f8:	f7fa fe1a 	bl	8000630 <__aeabi_dmul>
 80059fc:	9b04      	ldr	r3, [sp, #16]
 80059fe:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8005a02:	19dc      	adds	r4, r3, r7
 8005a04:	461d      	mov	r5, r3
 8005a06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a0a:	f7fb f8c1 	bl	8000b90 <__aeabi_d2iz>
 8005a0e:	4606      	mov	r6, r0
 8005a10:	f7fa fda8 	bl	8000564 <__aeabi_i2d>
 8005a14:	3630      	adds	r6, #48	; 0x30
 8005a16:	4602      	mov	r2, r0
 8005a18:	460b      	mov	r3, r1
 8005a1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a1e:	f7fa fc53 	bl	80002c8 <__aeabi_dsub>
 8005a22:	f805 6b01 	strb.w	r6, [r5], #1
 8005a26:	42ac      	cmp	r4, r5
 8005a28:	e9cd 0100 	strd	r0, r1, [sp]
 8005a2c:	f04f 0200 	mov.w	r2, #0
 8005a30:	d123      	bne.n	8005a7a <_dtoa_r+0x58a>
 8005a32:	4b1b      	ldr	r3, [pc, #108]	; (8005aa0 <_dtoa_r+0x5b0>)
 8005a34:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005a38:	f7fa fc48 	bl	80002cc <__adddf3>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	460b      	mov	r3, r1
 8005a40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a44:	f7fb f884 	bl	8000b50 <__aeabi_dcmpgt>
 8005a48:	2800      	cmp	r0, #0
 8005a4a:	f040 808c 	bne.w	8005b66 <_dtoa_r+0x676>
 8005a4e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8005a52:	2000      	movs	r0, #0
 8005a54:	4912      	ldr	r1, [pc, #72]	; (8005aa0 <_dtoa_r+0x5b0>)
 8005a56:	f7fa fc37 	bl	80002c8 <__aeabi_dsub>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a62:	f7fb f857 	bl	8000b14 <__aeabi_dcmplt>
 8005a66:	b1e8      	cbz	r0, 8005aa4 <_dtoa_r+0x5b4>
 8005a68:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8005a6c:	2b30      	cmp	r3, #48	; 0x30
 8005a6e:	f104 32ff 	add.w	r2, r4, #4294967295
 8005a72:	f040 82ba 	bne.w	8005fea <_dtoa_r+0xafa>
 8005a76:	4614      	mov	r4, r2
 8005a78:	e7f6      	b.n	8005a68 <_dtoa_r+0x578>
 8005a7a:	4b06      	ldr	r3, [pc, #24]	; (8005a94 <_dtoa_r+0x5a4>)
 8005a7c:	f7fa fdd8 	bl	8000630 <__aeabi_dmul>
 8005a80:	e9cd 0100 	strd	r0, r1, [sp]
 8005a84:	e7bf      	b.n	8005a06 <_dtoa_r+0x516>
 8005a86:	bf00      	nop
 8005a88:	080073e0 	.word	0x080073e0
 8005a8c:	080074a8 	.word	0x080074a8
 8005a90:	3ff00000 	.word	0x3ff00000
 8005a94:	40240000 	.word	0x40240000
 8005a98:	401c0000 	.word	0x401c0000
 8005a9c:	40140000 	.word	0x40140000
 8005aa0:	3fe00000 	.word	0x3fe00000
 8005aa4:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8005aa8:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005aac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	db7c      	blt.n	8005bac <_dtoa_r+0x6bc>
 8005ab2:	f1bb 0f0e 	cmp.w	fp, #14
 8005ab6:	dc79      	bgt.n	8005bac <_dtoa_r+0x6bc>
 8005ab8:	4b8f      	ldr	r3, [pc, #572]	; (8005cf8 <_dtoa_r+0x808>)
 8005aba:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005abe:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	da14      	bge.n	8005af2 <_dtoa_r+0x602>
 8005ac8:	f1b8 0f00 	cmp.w	r8, #0
 8005acc:	dc11      	bgt.n	8005af2 <_dtoa_r+0x602>
 8005ace:	f040 816c 	bne.w	8005daa <_dtoa_r+0x8ba>
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	4b89      	ldr	r3, [pc, #548]	; (8005cfc <_dtoa_r+0x80c>)
 8005ad6:	4630      	mov	r0, r6
 8005ad8:	4639      	mov	r1, r7
 8005ada:	f7fa fda9 	bl	8000630 <__aeabi_dmul>
 8005ade:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ae2:	f7fb f82b 	bl	8000b3c <__aeabi_dcmpge>
 8005ae6:	4645      	mov	r5, r8
 8005ae8:	4646      	mov	r6, r8
 8005aea:	2800      	cmp	r0, #0
 8005aec:	f040 815f 	bne.w	8005dae <_dtoa_r+0x8be>
 8005af0:	e166      	b.n	8005dc0 <_dtoa_r+0x8d0>
 8005af2:	9c04      	ldr	r4, [sp, #16]
 8005af4:	4632      	mov	r2, r6
 8005af6:	463b      	mov	r3, r7
 8005af8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005afc:	f7fa fec2 	bl	8000884 <__aeabi_ddiv>
 8005b00:	f7fb f846 	bl	8000b90 <__aeabi_d2iz>
 8005b04:	4605      	mov	r5, r0
 8005b06:	f7fa fd2d 	bl	8000564 <__aeabi_i2d>
 8005b0a:	4632      	mov	r2, r6
 8005b0c:	463b      	mov	r3, r7
 8005b0e:	f7fa fd8f 	bl	8000630 <__aeabi_dmul>
 8005b12:	460b      	mov	r3, r1
 8005b14:	4602      	mov	r2, r0
 8005b16:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b1a:	f7fa fbd5 	bl	80002c8 <__aeabi_dsub>
 8005b1e:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8005b22:	f804 eb01 	strb.w	lr, [r4], #1
 8005b26:	9b04      	ldr	r3, [sp, #16]
 8005b28:	ebc3 0e04 	rsb	lr, r3, r4
 8005b2c:	45f0      	cmp	r8, lr
 8005b2e:	e9cd 0100 	strd	r0, r1, [sp]
 8005b32:	d12e      	bne.n	8005b92 <_dtoa_r+0x6a2>
 8005b34:	4602      	mov	r2, r0
 8005b36:	460b      	mov	r3, r1
 8005b38:	f7fa fbc8 	bl	80002cc <__adddf3>
 8005b3c:	4680      	mov	r8, r0
 8005b3e:	4689      	mov	r9, r1
 8005b40:	4602      	mov	r2, r0
 8005b42:	460b      	mov	r3, r1
 8005b44:	4630      	mov	r0, r6
 8005b46:	4639      	mov	r1, r7
 8005b48:	f7fa ffe4 	bl	8000b14 <__aeabi_dcmplt>
 8005b4c:	b978      	cbnz	r0, 8005b6e <_dtoa_r+0x67e>
 8005b4e:	4642      	mov	r2, r8
 8005b50:	464b      	mov	r3, r9
 8005b52:	4630      	mov	r0, r6
 8005b54:	4639      	mov	r1, r7
 8005b56:	f7fa ffd3 	bl	8000b00 <__aeabi_dcmpeq>
 8005b5a:	2800      	cmp	r0, #0
 8005b5c:	f000 8247 	beq.w	8005fee <_dtoa_r+0xafe>
 8005b60:	07e9      	lsls	r1, r5, #31
 8005b62:	d404      	bmi.n	8005b6e <_dtoa_r+0x67e>
 8005b64:	e243      	b.n	8005fee <_dtoa_r+0xafe>
 8005b66:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8005b6a:	e000      	b.n	8005b6e <_dtoa_r+0x67e>
 8005b6c:	461c      	mov	r4, r3
 8005b6e:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8005b72:	2a39      	cmp	r2, #57	; 0x39
 8005b74:	f104 33ff 	add.w	r3, r4, #4294967295
 8005b78:	d107      	bne.n	8005b8a <_dtoa_r+0x69a>
 8005b7a:	9a04      	ldr	r2, [sp, #16]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d1f5      	bne.n	8005b6c <_dtoa_r+0x67c>
 8005b80:	9904      	ldr	r1, [sp, #16]
 8005b82:	2230      	movs	r2, #48	; 0x30
 8005b84:	f10b 0b01 	add.w	fp, fp, #1
 8005b88:	700a      	strb	r2, [r1, #0]
 8005b8a:	781a      	ldrb	r2, [r3, #0]
 8005b8c:	3201      	adds	r2, #1
 8005b8e:	701a      	strb	r2, [r3, #0]
 8005b90:	e22d      	b.n	8005fee <_dtoa_r+0xafe>
 8005b92:	2200      	movs	r2, #0
 8005b94:	4b5a      	ldr	r3, [pc, #360]	; (8005d00 <_dtoa_r+0x810>)
 8005b96:	f7fa fd4b 	bl	8000630 <__aeabi_dmul>
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	e9cd 0100 	strd	r0, r1, [sp]
 8005ba2:	f7fa ffad 	bl	8000b00 <__aeabi_dcmpeq>
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	d0a4      	beq.n	8005af4 <_dtoa_r+0x604>
 8005baa:	e220      	b.n	8005fee <_dtoa_r+0xafe>
 8005bac:	9a08      	ldr	r2, [sp, #32]
 8005bae:	2a00      	cmp	r2, #0
 8005bb0:	d02d      	beq.n	8005c0e <_dtoa_r+0x71e>
 8005bb2:	9a06      	ldr	r2, [sp, #24]
 8005bb4:	2a01      	cmp	r2, #1
 8005bb6:	dc0a      	bgt.n	8005bce <_dtoa_r+0x6de>
 8005bb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005bba:	b112      	cbz	r2, 8005bc2 <_dtoa_r+0x6d2>
 8005bbc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005bc0:	e002      	b.n	8005bc8 <_dtoa_r+0x6d8>
 8005bc2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005bc4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005bc8:	9d07      	ldr	r5, [sp, #28]
 8005bca:	464c      	mov	r4, r9
 8005bcc:	e015      	b.n	8005bfa <_dtoa_r+0x70a>
 8005bce:	9b07      	ldr	r3, [sp, #28]
 8005bd0:	f108 35ff 	add.w	r5, r8, #4294967295
 8005bd4:	42ab      	cmp	r3, r5
 8005bd6:	bfbf      	itttt	lt
 8005bd8:	9b07      	ldrlt	r3, [sp, #28]
 8005bda:	9507      	strlt	r5, [sp, #28]
 8005bdc:	1aea      	sublt	r2, r5, r3
 8005bde:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005be0:	bfb7      	itett	lt
 8005be2:	189b      	addlt	r3, r3, r2
 8005be4:	1b5d      	subge	r5, r3, r5
 8005be6:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005be8:	2500      	movlt	r5, #0
 8005bea:	f1b8 0f00 	cmp.w	r8, #0
 8005bee:	bfb9      	ittee	lt
 8005bf0:	ebc8 0409 	rsblt	r4, r8, r9
 8005bf4:	2300      	movlt	r3, #0
 8005bf6:	464c      	movge	r4, r9
 8005bf8:	4643      	movge	r3, r8
 8005bfa:	9a05      	ldr	r2, [sp, #20]
 8005bfc:	2101      	movs	r1, #1
 8005bfe:	441a      	add	r2, r3
 8005c00:	4650      	mov	r0, sl
 8005c02:	4499      	add	r9, r3
 8005c04:	9205      	str	r2, [sp, #20]
 8005c06:	f000 fc0a 	bl	800641e <__i2b>
 8005c0a:	4606      	mov	r6, r0
 8005c0c:	e002      	b.n	8005c14 <_dtoa_r+0x724>
 8005c0e:	9d07      	ldr	r5, [sp, #28]
 8005c10:	9e08      	ldr	r6, [sp, #32]
 8005c12:	464c      	mov	r4, r9
 8005c14:	b15c      	cbz	r4, 8005c2e <_dtoa_r+0x73e>
 8005c16:	9b05      	ldr	r3, [sp, #20]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	dd08      	ble.n	8005c2e <_dtoa_r+0x73e>
 8005c1c:	42a3      	cmp	r3, r4
 8005c1e:	9a05      	ldr	r2, [sp, #20]
 8005c20:	bfa8      	it	ge
 8005c22:	4623      	movge	r3, r4
 8005c24:	ebc3 0909 	rsb	r9, r3, r9
 8005c28:	1ae4      	subs	r4, r4, r3
 8005c2a:	1ad3      	subs	r3, r2, r3
 8005c2c:	9305      	str	r3, [sp, #20]
 8005c2e:	9b07      	ldr	r3, [sp, #28]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	dd1d      	ble.n	8005c70 <_dtoa_r+0x780>
 8005c34:	9b08      	ldr	r3, [sp, #32]
 8005c36:	b1ab      	cbz	r3, 8005c64 <_dtoa_r+0x774>
 8005c38:	b185      	cbz	r5, 8005c5c <_dtoa_r+0x76c>
 8005c3a:	4631      	mov	r1, r6
 8005c3c:	462a      	mov	r2, r5
 8005c3e:	4650      	mov	r0, sl
 8005c40:	f000 fc88 	bl	8006554 <__pow5mult>
 8005c44:	9a02      	ldr	r2, [sp, #8]
 8005c46:	4601      	mov	r1, r0
 8005c48:	4606      	mov	r6, r0
 8005c4a:	4650      	mov	r0, sl
 8005c4c:	f000 fbf0 	bl	8006430 <__multiply>
 8005c50:	9902      	ldr	r1, [sp, #8]
 8005c52:	4607      	mov	r7, r0
 8005c54:	4650      	mov	r0, sl
 8005c56:	f000 fb43 	bl	80062e0 <_Bfree>
 8005c5a:	9702      	str	r7, [sp, #8]
 8005c5c:	9b07      	ldr	r3, [sp, #28]
 8005c5e:	1b5a      	subs	r2, r3, r5
 8005c60:	d006      	beq.n	8005c70 <_dtoa_r+0x780>
 8005c62:	e000      	b.n	8005c66 <_dtoa_r+0x776>
 8005c64:	9a07      	ldr	r2, [sp, #28]
 8005c66:	9902      	ldr	r1, [sp, #8]
 8005c68:	4650      	mov	r0, sl
 8005c6a:	f000 fc73 	bl	8006554 <__pow5mult>
 8005c6e:	9002      	str	r0, [sp, #8]
 8005c70:	2101      	movs	r1, #1
 8005c72:	4650      	mov	r0, sl
 8005c74:	f000 fbd3 	bl	800641e <__i2b>
 8005c78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c7a:	4605      	mov	r5, r0
 8005c7c:	b35b      	cbz	r3, 8005cd6 <_dtoa_r+0x7e6>
 8005c7e:	461a      	mov	r2, r3
 8005c80:	4601      	mov	r1, r0
 8005c82:	4650      	mov	r0, sl
 8005c84:	f000 fc66 	bl	8006554 <__pow5mult>
 8005c88:	9b06      	ldr	r3, [sp, #24]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	4605      	mov	r5, r0
 8005c8e:	dc18      	bgt.n	8005cc2 <_dtoa_r+0x7d2>
 8005c90:	9b00      	ldr	r3, [sp, #0]
 8005c92:	b983      	cbnz	r3, 8005cb6 <_dtoa_r+0x7c6>
 8005c94:	9b01      	ldr	r3, [sp, #4]
 8005c96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c9a:	b973      	cbnz	r3, 8005cba <_dtoa_r+0x7ca>
 8005c9c:	9b01      	ldr	r3, [sp, #4]
 8005c9e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8005ca2:	0d3f      	lsrs	r7, r7, #20
 8005ca4:	053f      	lsls	r7, r7, #20
 8005ca6:	b14f      	cbz	r7, 8005cbc <_dtoa_r+0x7cc>
 8005ca8:	9b05      	ldr	r3, [sp, #20]
 8005caa:	3301      	adds	r3, #1
 8005cac:	f109 0901 	add.w	r9, r9, #1
 8005cb0:	9305      	str	r3, [sp, #20]
 8005cb2:	2701      	movs	r7, #1
 8005cb4:	e002      	b.n	8005cbc <_dtoa_r+0x7cc>
 8005cb6:	2700      	movs	r7, #0
 8005cb8:	e000      	b.n	8005cbc <_dtoa_r+0x7cc>
 8005cba:	9f00      	ldr	r7, [sp, #0]
 8005cbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cbe:	b173      	cbz	r3, 8005cde <_dtoa_r+0x7ee>
 8005cc0:	e000      	b.n	8005cc4 <_dtoa_r+0x7d4>
 8005cc2:	2700      	movs	r7, #0
 8005cc4:	692b      	ldr	r3, [r5, #16]
 8005cc6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005cca:	6918      	ldr	r0, [r3, #16]
 8005ccc:	f000 fb5a 	bl	8006384 <__hi0bits>
 8005cd0:	f1c0 0020 	rsb	r0, r0, #32
 8005cd4:	e004      	b.n	8005ce0 <_dtoa_r+0x7f0>
 8005cd6:	9b06      	ldr	r3, [sp, #24]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	ddd9      	ble.n	8005c90 <_dtoa_r+0x7a0>
 8005cdc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8005cde:	2001      	movs	r0, #1
 8005ce0:	9b05      	ldr	r3, [sp, #20]
 8005ce2:	4418      	add	r0, r3
 8005ce4:	f010 001f 	ands.w	r0, r0, #31
 8005ce8:	d00e      	beq.n	8005d08 <_dtoa_r+0x818>
 8005cea:	f1c0 0320 	rsb	r3, r0, #32
 8005cee:	2b04      	cmp	r3, #4
 8005cf0:	dd08      	ble.n	8005d04 <_dtoa_r+0x814>
 8005cf2:	f1c0 001c 	rsb	r0, r0, #28
 8005cf6:	e008      	b.n	8005d0a <_dtoa_r+0x81a>
 8005cf8:	080073e0 	.word	0x080073e0
 8005cfc:	40140000 	.word	0x40140000
 8005d00:	40240000 	.word	0x40240000
 8005d04:	d006      	beq.n	8005d14 <_dtoa_r+0x824>
 8005d06:	4618      	mov	r0, r3
 8005d08:	301c      	adds	r0, #28
 8005d0a:	9b05      	ldr	r3, [sp, #20]
 8005d0c:	4403      	add	r3, r0
 8005d0e:	4481      	add	r9, r0
 8005d10:	4404      	add	r4, r0
 8005d12:	9305      	str	r3, [sp, #20]
 8005d14:	f1b9 0f00 	cmp.w	r9, #0
 8005d18:	dd05      	ble.n	8005d26 <_dtoa_r+0x836>
 8005d1a:	464a      	mov	r2, r9
 8005d1c:	9902      	ldr	r1, [sp, #8]
 8005d1e:	4650      	mov	r0, sl
 8005d20:	f000 fc66 	bl	80065f0 <__lshift>
 8005d24:	9002      	str	r0, [sp, #8]
 8005d26:	9b05      	ldr	r3, [sp, #20]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	dd05      	ble.n	8005d38 <_dtoa_r+0x848>
 8005d2c:	4629      	mov	r1, r5
 8005d2e:	461a      	mov	r2, r3
 8005d30:	4650      	mov	r0, sl
 8005d32:	f000 fc5d 	bl	80065f0 <__lshift>
 8005d36:	4605      	mov	r5, r0
 8005d38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d3a:	b1eb      	cbz	r3, 8005d78 <_dtoa_r+0x888>
 8005d3c:	4629      	mov	r1, r5
 8005d3e:	9802      	ldr	r0, [sp, #8]
 8005d40:	f000 fca7 	bl	8006692 <__mcmp>
 8005d44:	2800      	cmp	r0, #0
 8005d46:	da17      	bge.n	8005d78 <_dtoa_r+0x888>
 8005d48:	2300      	movs	r3, #0
 8005d4a:	220a      	movs	r2, #10
 8005d4c:	9902      	ldr	r1, [sp, #8]
 8005d4e:	4650      	mov	r0, sl
 8005d50:	f000 fadd 	bl	800630e <__multadd>
 8005d54:	9b08      	ldr	r3, [sp, #32]
 8005d56:	9002      	str	r0, [sp, #8]
 8005d58:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	f000 8158 	beq.w	8006012 <_dtoa_r+0xb22>
 8005d62:	2300      	movs	r3, #0
 8005d64:	4631      	mov	r1, r6
 8005d66:	220a      	movs	r2, #10
 8005d68:	4650      	mov	r0, sl
 8005d6a:	f000 fad0 	bl	800630e <__multadd>
 8005d6e:	9b03      	ldr	r3, [sp, #12]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	4606      	mov	r6, r0
 8005d74:	dc37      	bgt.n	8005de6 <_dtoa_r+0x8f6>
 8005d76:	e033      	b.n	8005de0 <_dtoa_r+0x8f0>
 8005d78:	f1b8 0f00 	cmp.w	r8, #0
 8005d7c:	dc2a      	bgt.n	8005dd4 <_dtoa_r+0x8e4>
 8005d7e:	9b06      	ldr	r3, [sp, #24]
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	dd27      	ble.n	8005dd4 <_dtoa_r+0x8e4>
 8005d84:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d88:	9b03      	ldr	r3, [sp, #12]
 8005d8a:	b983      	cbnz	r3, 8005dae <_dtoa_r+0x8be>
 8005d8c:	4629      	mov	r1, r5
 8005d8e:	2205      	movs	r2, #5
 8005d90:	4650      	mov	r0, sl
 8005d92:	f000 fabc 	bl	800630e <__multadd>
 8005d96:	4601      	mov	r1, r0
 8005d98:	4605      	mov	r5, r0
 8005d9a:	9802      	ldr	r0, [sp, #8]
 8005d9c:	f000 fc79 	bl	8006692 <__mcmp>
 8005da0:	2800      	cmp	r0, #0
 8005da2:	dc0d      	bgt.n	8005dc0 <_dtoa_r+0x8d0>
 8005da4:	e003      	b.n	8005dae <_dtoa_r+0x8be>
 8005da6:	463d      	mov	r5, r7
 8005da8:	e000      	b.n	8005dac <_dtoa_r+0x8bc>
 8005daa:	2500      	movs	r5, #0
 8005dac:	462e      	mov	r6, r5
 8005dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005db0:	9c04      	ldr	r4, [sp, #16]
 8005db2:	ea6f 0b03 	mvn.w	fp, r3
 8005db6:	e00a      	b.n	8005dce <_dtoa_r+0x8de>
 8005db8:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8005dbc:	463d      	mov	r5, r7
 8005dbe:	463e      	mov	r6, r7
 8005dc0:	9b04      	ldr	r3, [sp, #16]
 8005dc2:	9a04      	ldr	r2, [sp, #16]
 8005dc4:	1c5c      	adds	r4, r3, #1
 8005dc6:	2331      	movs	r3, #49	; 0x31
 8005dc8:	7013      	strb	r3, [r2, #0]
 8005dca:	f10b 0b01 	add.w	fp, fp, #1
 8005dce:	46b0      	mov	r8, r6
 8005dd0:	2600      	movs	r6, #0
 8005dd2:	e0f7      	b.n	8005fc4 <_dtoa_r+0xad4>
 8005dd4:	9b08      	ldr	r3, [sp, #32]
 8005dd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005dda:	b923      	cbnz	r3, 8005de6 <_dtoa_r+0x8f6>
 8005ddc:	9c04      	ldr	r4, [sp, #16]
 8005dde:	e0b1      	b.n	8005f44 <_dtoa_r+0xa54>
 8005de0:	9b06      	ldr	r3, [sp, #24]
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	dcd0      	bgt.n	8005d88 <_dtoa_r+0x898>
 8005de6:	2c00      	cmp	r4, #0
 8005de8:	dd05      	ble.n	8005df6 <_dtoa_r+0x906>
 8005dea:	4631      	mov	r1, r6
 8005dec:	4622      	mov	r2, r4
 8005dee:	4650      	mov	r0, sl
 8005df0:	f000 fbfe 	bl	80065f0 <__lshift>
 8005df4:	4606      	mov	r6, r0
 8005df6:	b19f      	cbz	r7, 8005e20 <_dtoa_r+0x930>
 8005df8:	6871      	ldr	r1, [r6, #4]
 8005dfa:	4650      	mov	r0, sl
 8005dfc:	f000 fa3b 	bl	8006276 <_Balloc>
 8005e00:	6932      	ldr	r2, [r6, #16]
 8005e02:	3202      	adds	r2, #2
 8005e04:	4604      	mov	r4, r0
 8005e06:	0092      	lsls	r2, r2, #2
 8005e08:	f106 010c 	add.w	r1, r6, #12
 8005e0c:	300c      	adds	r0, #12
 8005e0e:	f000 fa27 	bl	8006260 <memcpy>
 8005e12:	2201      	movs	r2, #1
 8005e14:	4621      	mov	r1, r4
 8005e16:	4650      	mov	r0, sl
 8005e18:	f000 fbea 	bl	80065f0 <__lshift>
 8005e1c:	4680      	mov	r8, r0
 8005e1e:	e000      	b.n	8005e22 <_dtoa_r+0x932>
 8005e20:	46b0      	mov	r8, r6
 8005e22:	9b00      	ldr	r3, [sp, #0]
 8005e24:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8005e28:	f003 0301 	and.w	r3, r3, #1
 8005e2c:	9305      	str	r3, [sp, #20]
 8005e2e:	4629      	mov	r1, r5
 8005e30:	9802      	ldr	r0, [sp, #8]
 8005e32:	f7ff facb 	bl	80053cc <quorem>
 8005e36:	4631      	mov	r1, r6
 8005e38:	4604      	mov	r4, r0
 8005e3a:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8005e3e:	9802      	ldr	r0, [sp, #8]
 8005e40:	f000 fc27 	bl	8006692 <__mcmp>
 8005e44:	4642      	mov	r2, r8
 8005e46:	9000      	str	r0, [sp, #0]
 8005e48:	4629      	mov	r1, r5
 8005e4a:	4650      	mov	r0, sl
 8005e4c:	f000 fc3d 	bl	80066ca <__mdiff>
 8005e50:	68c3      	ldr	r3, [r0, #12]
 8005e52:	4602      	mov	r2, r0
 8005e54:	b93b      	cbnz	r3, 8005e66 <_dtoa_r+0x976>
 8005e56:	4601      	mov	r1, r0
 8005e58:	9007      	str	r0, [sp, #28]
 8005e5a:	9802      	ldr	r0, [sp, #8]
 8005e5c:	f000 fc19 	bl	8006692 <__mcmp>
 8005e60:	9a07      	ldr	r2, [sp, #28]
 8005e62:	4603      	mov	r3, r0
 8005e64:	e000      	b.n	8005e68 <_dtoa_r+0x978>
 8005e66:	2301      	movs	r3, #1
 8005e68:	4611      	mov	r1, r2
 8005e6a:	4650      	mov	r0, sl
 8005e6c:	9307      	str	r3, [sp, #28]
 8005e6e:	f000 fa37 	bl	80062e0 <_Bfree>
 8005e72:	9b07      	ldr	r3, [sp, #28]
 8005e74:	b94b      	cbnz	r3, 8005e8a <_dtoa_r+0x99a>
 8005e76:	9a06      	ldr	r2, [sp, #24]
 8005e78:	b93a      	cbnz	r2, 8005e8a <_dtoa_r+0x99a>
 8005e7a:	9a05      	ldr	r2, [sp, #20]
 8005e7c:	b92a      	cbnz	r2, 8005e8a <_dtoa_r+0x99a>
 8005e7e:	2f39      	cmp	r7, #57	; 0x39
 8005e80:	d028      	beq.n	8005ed4 <_dtoa_r+0x9e4>
 8005e82:	9b00      	ldr	r3, [sp, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	dc1a      	bgt.n	8005ebe <_dtoa_r+0x9ce>
 8005e88:	e01b      	b.n	8005ec2 <_dtoa_r+0x9d2>
 8005e8a:	9a00      	ldr	r2, [sp, #0]
 8005e8c:	2a00      	cmp	r2, #0
 8005e8e:	db04      	blt.n	8005e9a <_dtoa_r+0x9aa>
 8005e90:	d11a      	bne.n	8005ec8 <_dtoa_r+0x9d8>
 8005e92:	9a06      	ldr	r2, [sp, #24]
 8005e94:	b9c2      	cbnz	r2, 8005ec8 <_dtoa_r+0x9d8>
 8005e96:	9a05      	ldr	r2, [sp, #20]
 8005e98:	b9b2      	cbnz	r2, 8005ec8 <_dtoa_r+0x9d8>
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	dd11      	ble.n	8005ec2 <_dtoa_r+0x9d2>
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	9902      	ldr	r1, [sp, #8]
 8005ea2:	4650      	mov	r0, sl
 8005ea4:	f000 fba4 	bl	80065f0 <__lshift>
 8005ea8:	4629      	mov	r1, r5
 8005eaa:	9002      	str	r0, [sp, #8]
 8005eac:	f000 fbf1 	bl	8006692 <__mcmp>
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	dc02      	bgt.n	8005eba <_dtoa_r+0x9ca>
 8005eb4:	d105      	bne.n	8005ec2 <_dtoa_r+0x9d2>
 8005eb6:	07fa      	lsls	r2, r7, #31
 8005eb8:	d503      	bpl.n	8005ec2 <_dtoa_r+0x9d2>
 8005eba:	2f39      	cmp	r7, #57	; 0x39
 8005ebc:	d00a      	beq.n	8005ed4 <_dtoa_r+0x9e4>
 8005ebe:	f104 0731 	add.w	r7, r4, #49	; 0x31
 8005ec2:	f109 0401 	add.w	r4, r9, #1
 8005ec6:	e00c      	b.n	8005ee2 <_dtoa_r+0x9f2>
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f109 0401 	add.w	r4, r9, #1
 8005ece:	dd0b      	ble.n	8005ee8 <_dtoa_r+0x9f8>
 8005ed0:	2f39      	cmp	r7, #57	; 0x39
 8005ed2:	d105      	bne.n	8005ee0 <_dtoa_r+0x9f0>
 8005ed4:	2339      	movs	r3, #57	; 0x39
 8005ed6:	f889 3000 	strb.w	r3, [r9]
 8005eda:	f109 0901 	add.w	r9, r9, #1
 8005ede:	e054      	b.n	8005f8a <_dtoa_r+0xa9a>
 8005ee0:	3701      	adds	r7, #1
 8005ee2:	f889 7000 	strb.w	r7, [r9]
 8005ee6:	e06d      	b.n	8005fc4 <_dtoa_r+0xad4>
 8005ee8:	9b04      	ldr	r3, [sp, #16]
 8005eea:	9a03      	ldr	r2, [sp, #12]
 8005eec:	f804 7c01 	strb.w	r7, [r4, #-1]
 8005ef0:	1ae3      	subs	r3, r4, r3
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	46a1      	mov	r9, r4
 8005ef6:	d03a      	beq.n	8005f6e <_dtoa_r+0xa7e>
 8005ef8:	2300      	movs	r3, #0
 8005efa:	220a      	movs	r2, #10
 8005efc:	9902      	ldr	r1, [sp, #8]
 8005efe:	4650      	mov	r0, sl
 8005f00:	f000 fa05 	bl	800630e <__multadd>
 8005f04:	4546      	cmp	r6, r8
 8005f06:	9002      	str	r0, [sp, #8]
 8005f08:	f04f 0300 	mov.w	r3, #0
 8005f0c:	f04f 020a 	mov.w	r2, #10
 8005f10:	4631      	mov	r1, r6
 8005f12:	4650      	mov	r0, sl
 8005f14:	d104      	bne.n	8005f20 <_dtoa_r+0xa30>
 8005f16:	f000 f9fa 	bl	800630e <__multadd>
 8005f1a:	4606      	mov	r6, r0
 8005f1c:	4680      	mov	r8, r0
 8005f1e:	e786      	b.n	8005e2e <_dtoa_r+0x93e>
 8005f20:	f000 f9f5 	bl	800630e <__multadd>
 8005f24:	4641      	mov	r1, r8
 8005f26:	4606      	mov	r6, r0
 8005f28:	2300      	movs	r3, #0
 8005f2a:	220a      	movs	r2, #10
 8005f2c:	4650      	mov	r0, sl
 8005f2e:	f000 f9ee 	bl	800630e <__multadd>
 8005f32:	4680      	mov	r8, r0
 8005f34:	e77b      	b.n	8005e2e <_dtoa_r+0x93e>
 8005f36:	2300      	movs	r3, #0
 8005f38:	220a      	movs	r2, #10
 8005f3a:	9902      	ldr	r1, [sp, #8]
 8005f3c:	4650      	mov	r0, sl
 8005f3e:	f000 f9e6 	bl	800630e <__multadd>
 8005f42:	9002      	str	r0, [sp, #8]
 8005f44:	4629      	mov	r1, r5
 8005f46:	9802      	ldr	r0, [sp, #8]
 8005f48:	f7ff fa40 	bl	80053cc <quorem>
 8005f4c:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8005f50:	f804 7b01 	strb.w	r7, [r4], #1
 8005f54:	9b04      	ldr	r3, [sp, #16]
 8005f56:	9a03      	ldr	r2, [sp, #12]
 8005f58:	1ae3      	subs	r3, r4, r3
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	dbeb      	blt.n	8005f36 <_dtoa_r+0xa46>
 8005f5e:	9b04      	ldr	r3, [sp, #16]
 8005f60:	2a01      	cmp	r2, #1
 8005f62:	bfac      	ite	ge
 8005f64:	189b      	addge	r3, r3, r2
 8005f66:	3301      	addlt	r3, #1
 8005f68:	46b0      	mov	r8, r6
 8005f6a:	4699      	mov	r9, r3
 8005f6c:	2600      	movs	r6, #0
 8005f6e:	2201      	movs	r2, #1
 8005f70:	9902      	ldr	r1, [sp, #8]
 8005f72:	4650      	mov	r0, sl
 8005f74:	f000 fb3c 	bl	80065f0 <__lshift>
 8005f78:	4629      	mov	r1, r5
 8005f7a:	9002      	str	r0, [sp, #8]
 8005f7c:	f000 fb89 	bl	8006692 <__mcmp>
 8005f80:	2800      	cmp	r0, #0
 8005f82:	dc02      	bgt.n	8005f8a <_dtoa_r+0xa9a>
 8005f84:	d115      	bne.n	8005fb2 <_dtoa_r+0xac2>
 8005f86:	07fb      	lsls	r3, r7, #31
 8005f88:	d513      	bpl.n	8005fb2 <_dtoa_r+0xac2>
 8005f8a:	464c      	mov	r4, r9
 8005f8c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8005f90:	2b39      	cmp	r3, #57	; 0x39
 8005f92:	f104 32ff 	add.w	r2, r4, #4294967295
 8005f96:	d109      	bne.n	8005fac <_dtoa_r+0xabc>
 8005f98:	9b04      	ldr	r3, [sp, #16]
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d104      	bne.n	8005fa8 <_dtoa_r+0xab8>
 8005f9e:	f10b 0b01 	add.w	fp, fp, #1
 8005fa2:	2331      	movs	r3, #49	; 0x31
 8005fa4:	9a04      	ldr	r2, [sp, #16]
 8005fa6:	e002      	b.n	8005fae <_dtoa_r+0xabe>
 8005fa8:	4614      	mov	r4, r2
 8005faa:	e7ef      	b.n	8005f8c <_dtoa_r+0xa9c>
 8005fac:	3301      	adds	r3, #1
 8005fae:	7013      	strb	r3, [r2, #0]
 8005fb0:	e008      	b.n	8005fc4 <_dtoa_r+0xad4>
 8005fb2:	464c      	mov	r4, r9
 8005fb4:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8005fb8:	2b30      	cmp	r3, #48	; 0x30
 8005fba:	f104 32ff 	add.w	r2, r4, #4294967295
 8005fbe:	d101      	bne.n	8005fc4 <_dtoa_r+0xad4>
 8005fc0:	4614      	mov	r4, r2
 8005fc2:	e7f7      	b.n	8005fb4 <_dtoa_r+0xac4>
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	4650      	mov	r0, sl
 8005fc8:	f000 f98a 	bl	80062e0 <_Bfree>
 8005fcc:	f1b8 0f00 	cmp.w	r8, #0
 8005fd0:	d00d      	beq.n	8005fee <_dtoa_r+0xafe>
 8005fd2:	b12e      	cbz	r6, 8005fe0 <_dtoa_r+0xaf0>
 8005fd4:	4546      	cmp	r6, r8
 8005fd6:	d003      	beq.n	8005fe0 <_dtoa_r+0xaf0>
 8005fd8:	4631      	mov	r1, r6
 8005fda:	4650      	mov	r0, sl
 8005fdc:	f000 f980 	bl	80062e0 <_Bfree>
 8005fe0:	4641      	mov	r1, r8
 8005fe2:	4650      	mov	r0, sl
 8005fe4:	f000 f97c 	bl	80062e0 <_Bfree>
 8005fe8:	e001      	b.n	8005fee <_dtoa_r+0xafe>
 8005fea:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8005fee:	9902      	ldr	r1, [sp, #8]
 8005ff0:	4650      	mov	r0, sl
 8005ff2:	f000 f975 	bl	80062e0 <_Bfree>
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005ffa:	7023      	strb	r3, [r4, #0]
 8005ffc:	f10b 0301 	add.w	r3, fp, #1
 8006000:	6013      	str	r3, [r2, #0]
 8006002:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006004:	b11b      	cbz	r3, 800600e <_dtoa_r+0xb1e>
 8006006:	601c      	str	r4, [r3, #0]
 8006008:	e001      	b.n	800600e <_dtoa_r+0xb1e>
 800600a:	4808      	ldr	r0, [pc, #32]	; (800602c <_dtoa_r+0xb3c>)
 800600c:	e00a      	b.n	8006024 <_dtoa_r+0xb34>
 800600e:	9804      	ldr	r0, [sp, #16]
 8006010:	e008      	b.n	8006024 <_dtoa_r+0xb34>
 8006012:	9b03      	ldr	r3, [sp, #12]
 8006014:	2b00      	cmp	r3, #0
 8006016:	f73f aee1 	bgt.w	8005ddc <_dtoa_r+0x8ec>
 800601a:	9b06      	ldr	r3, [sp, #24]
 800601c:	2b02      	cmp	r3, #2
 800601e:	f77f aedd 	ble.w	8005ddc <_dtoa_r+0x8ec>
 8006022:	e6b1      	b.n	8005d88 <_dtoa_r+0x898>
 8006024:	b017      	add	sp, #92	; 0x5c
 8006026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800602a:	bf00      	nop
 800602c:	080073b4 	.word	0x080073b4

08006030 <_malloc_trim_r>:
 8006030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006034:	4f25      	ldr	r7, [pc, #148]	; (80060cc <_malloc_trim_r+0x9c>)
 8006036:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 80060d8 <_malloc_trim_r+0xa8>
 800603a:	4689      	mov	r9, r1
 800603c:	4606      	mov	r6, r0
 800603e:	f7fe f9cb 	bl	80043d8 <__malloc_lock>
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	685d      	ldr	r5, [r3, #4]
 8006046:	f1a8 0411 	sub.w	r4, r8, #17
 800604a:	f025 0503 	bic.w	r5, r5, #3
 800604e:	442c      	add	r4, r5
 8006050:	ebc9 0404 	rsb	r4, r9, r4
 8006054:	fbb4 f4f8 	udiv	r4, r4, r8
 8006058:	3c01      	subs	r4, #1
 800605a:	fb08 f404 	mul.w	r4, r8, r4
 800605e:	4544      	cmp	r4, r8
 8006060:	da05      	bge.n	800606e <_malloc_trim_r+0x3e>
 8006062:	4630      	mov	r0, r6
 8006064:	f7fe f9b9 	bl	80043da <__malloc_unlock>
 8006068:	2000      	movs	r0, #0
 800606a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800606e:	2100      	movs	r1, #0
 8006070:	4630      	mov	r0, r6
 8006072:	f7fe f9b3 	bl	80043dc <_sbrk_r>
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	442b      	add	r3, r5
 800607a:	4298      	cmp	r0, r3
 800607c:	d1f1      	bne.n	8006062 <_malloc_trim_r+0x32>
 800607e:	4261      	negs	r1, r4
 8006080:	4630      	mov	r0, r6
 8006082:	f7fe f9ab 	bl	80043dc <_sbrk_r>
 8006086:	3001      	adds	r0, #1
 8006088:	d110      	bne.n	80060ac <_malloc_trim_r+0x7c>
 800608a:	2100      	movs	r1, #0
 800608c:	4630      	mov	r0, r6
 800608e:	f7fe f9a5 	bl	80043dc <_sbrk_r>
 8006092:	68ba      	ldr	r2, [r7, #8]
 8006094:	1a83      	subs	r3, r0, r2
 8006096:	2b0f      	cmp	r3, #15
 8006098:	dde3      	ble.n	8006062 <_malloc_trim_r+0x32>
 800609a:	490d      	ldr	r1, [pc, #52]	; (80060d0 <_malloc_trim_r+0xa0>)
 800609c:	6809      	ldr	r1, [r1, #0]
 800609e:	1a40      	subs	r0, r0, r1
 80060a0:	490c      	ldr	r1, [pc, #48]	; (80060d4 <_malloc_trim_r+0xa4>)
 80060a2:	f043 0301 	orr.w	r3, r3, #1
 80060a6:	6008      	str	r0, [r1, #0]
 80060a8:	6053      	str	r3, [r2, #4]
 80060aa:	e7da      	b.n	8006062 <_malloc_trim_r+0x32>
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	4a09      	ldr	r2, [pc, #36]	; (80060d4 <_malloc_trim_r+0xa4>)
 80060b0:	1b2d      	subs	r5, r5, r4
 80060b2:	f045 0501 	orr.w	r5, r5, #1
 80060b6:	605d      	str	r5, [r3, #4]
 80060b8:	6813      	ldr	r3, [r2, #0]
 80060ba:	4630      	mov	r0, r6
 80060bc:	1b1c      	subs	r4, r3, r4
 80060be:	6014      	str	r4, [r2, #0]
 80060c0:	f7fe f98b 	bl	80043da <__malloc_unlock>
 80060c4:	2001      	movs	r0, #1
 80060c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060ca:	bf00      	nop
 80060cc:	20000060 	.word	0x20000060
 80060d0:	2000046c 	.word	0x2000046c
 80060d4:	2000066c 	.word	0x2000066c
 80060d8:	00000080 	.word	0x00000080

080060dc <_free_r>:
 80060dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060e0:	4604      	mov	r4, r0
 80060e2:	4688      	mov	r8, r1
 80060e4:	2900      	cmp	r1, #0
 80060e6:	f000 80ad 	beq.w	8006244 <_free_r+0x168>
 80060ea:	f7fe f975 	bl	80043d8 <__malloc_lock>
 80060ee:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80060f2:	4d55      	ldr	r5, [pc, #340]	; (8006248 <_free_r+0x16c>)
 80060f4:	f022 0001 	bic.w	r0, r2, #1
 80060f8:	f1a8 0308 	sub.w	r3, r8, #8
 80060fc:	181f      	adds	r7, r3, r0
 80060fe:	68a9      	ldr	r1, [r5, #8]
 8006100:	687e      	ldr	r6, [r7, #4]
 8006102:	428f      	cmp	r7, r1
 8006104:	f026 0603 	bic.w	r6, r6, #3
 8006108:	f002 0201 	and.w	r2, r2, #1
 800610c:	d11b      	bne.n	8006146 <_free_r+0x6a>
 800610e:	4430      	add	r0, r6
 8006110:	b93a      	cbnz	r2, 8006122 <_free_r+0x46>
 8006112:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8006116:	1a9b      	subs	r3, r3, r2
 8006118:	4410      	add	r0, r2
 800611a:	6899      	ldr	r1, [r3, #8]
 800611c:	68da      	ldr	r2, [r3, #12]
 800611e:	60ca      	str	r2, [r1, #12]
 8006120:	6091      	str	r1, [r2, #8]
 8006122:	f040 0201 	orr.w	r2, r0, #1
 8006126:	605a      	str	r2, [r3, #4]
 8006128:	60ab      	str	r3, [r5, #8]
 800612a:	4b48      	ldr	r3, [pc, #288]	; (800624c <_free_r+0x170>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4298      	cmp	r0, r3
 8006130:	d304      	bcc.n	800613c <_free_r+0x60>
 8006132:	4b47      	ldr	r3, [pc, #284]	; (8006250 <_free_r+0x174>)
 8006134:	4620      	mov	r0, r4
 8006136:	6819      	ldr	r1, [r3, #0]
 8006138:	f7ff ff7a 	bl	8006030 <_malloc_trim_r>
 800613c:	4620      	mov	r0, r4
 800613e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006142:	f7fe b94a 	b.w	80043da <__malloc_unlock>
 8006146:	607e      	str	r6, [r7, #4]
 8006148:	b97a      	cbnz	r2, 800616a <_free_r+0x8e>
 800614a:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800614e:	1a5b      	subs	r3, r3, r1
 8006150:	4408      	add	r0, r1
 8006152:	6899      	ldr	r1, [r3, #8]
 8006154:	f105 0e08 	add.w	lr, r5, #8
 8006158:	4571      	cmp	r1, lr
 800615a:	d008      	beq.n	800616e <_free_r+0x92>
 800615c:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8006160:	f8c1 e00c 	str.w	lr, [r1, #12]
 8006164:	f8ce 1008 	str.w	r1, [lr, #8]
 8006168:	e002      	b.n	8006170 <_free_r+0x94>
 800616a:	2200      	movs	r2, #0
 800616c:	e000      	b.n	8006170 <_free_r+0x94>
 800616e:	2201      	movs	r2, #1
 8006170:	19b9      	adds	r1, r7, r6
 8006172:	6849      	ldr	r1, [r1, #4]
 8006174:	07c9      	lsls	r1, r1, #31
 8006176:	d40e      	bmi.n	8006196 <_free_r+0xba>
 8006178:	4430      	add	r0, r6
 800617a:	68b9      	ldr	r1, [r7, #8]
 800617c:	b942      	cbnz	r2, 8006190 <_free_r+0xb4>
 800617e:	4e35      	ldr	r6, [pc, #212]	; (8006254 <_free_r+0x178>)
 8006180:	42b1      	cmp	r1, r6
 8006182:	d105      	bne.n	8006190 <_free_r+0xb4>
 8006184:	616b      	str	r3, [r5, #20]
 8006186:	612b      	str	r3, [r5, #16]
 8006188:	2201      	movs	r2, #1
 800618a:	60d9      	str	r1, [r3, #12]
 800618c:	6099      	str	r1, [r3, #8]
 800618e:	e002      	b.n	8006196 <_free_r+0xba>
 8006190:	68fe      	ldr	r6, [r7, #12]
 8006192:	60ce      	str	r6, [r1, #12]
 8006194:	60b1      	str	r1, [r6, #8]
 8006196:	f040 0101 	orr.w	r1, r0, #1
 800619a:	6059      	str	r1, [r3, #4]
 800619c:	5018      	str	r0, [r3, r0]
 800619e:	2a00      	cmp	r2, #0
 80061a0:	d1cc      	bne.n	800613c <_free_r+0x60>
 80061a2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80061a6:	d212      	bcs.n	80061ce <_free_r+0xf2>
 80061a8:	08c0      	lsrs	r0, r0, #3
 80061aa:	1081      	asrs	r1, r0, #2
 80061ac:	2201      	movs	r2, #1
 80061ae:	fa02 f101 	lsl.w	r1, r2, r1
 80061b2:	686a      	ldr	r2, [r5, #4]
 80061b4:	3001      	adds	r0, #1
 80061b6:	430a      	orrs	r2, r1
 80061b8:	606a      	str	r2, [r5, #4]
 80061ba:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80061be:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80061c2:	6099      	str	r1, [r3, #8]
 80061c4:	3a08      	subs	r2, #8
 80061c6:	60da      	str	r2, [r3, #12]
 80061c8:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80061cc:	e038      	b.n	8006240 <_free_r+0x164>
 80061ce:	0a42      	lsrs	r2, r0, #9
 80061d0:	2a04      	cmp	r2, #4
 80061d2:	d802      	bhi.n	80061da <_free_r+0xfe>
 80061d4:	0982      	lsrs	r2, r0, #6
 80061d6:	3238      	adds	r2, #56	; 0x38
 80061d8:	e015      	b.n	8006206 <_free_r+0x12a>
 80061da:	2a14      	cmp	r2, #20
 80061dc:	d801      	bhi.n	80061e2 <_free_r+0x106>
 80061de:	325b      	adds	r2, #91	; 0x5b
 80061e0:	e011      	b.n	8006206 <_free_r+0x12a>
 80061e2:	2a54      	cmp	r2, #84	; 0x54
 80061e4:	d802      	bhi.n	80061ec <_free_r+0x110>
 80061e6:	0b02      	lsrs	r2, r0, #12
 80061e8:	326e      	adds	r2, #110	; 0x6e
 80061ea:	e00c      	b.n	8006206 <_free_r+0x12a>
 80061ec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80061f0:	d802      	bhi.n	80061f8 <_free_r+0x11c>
 80061f2:	0bc2      	lsrs	r2, r0, #15
 80061f4:	3277      	adds	r2, #119	; 0x77
 80061f6:	e006      	b.n	8006206 <_free_r+0x12a>
 80061f8:	f240 5154 	movw	r1, #1364	; 0x554
 80061fc:	428a      	cmp	r2, r1
 80061fe:	bf9a      	itte	ls
 8006200:	0c82      	lsrls	r2, r0, #18
 8006202:	327c      	addls	r2, #124	; 0x7c
 8006204:	227e      	movhi	r2, #126	; 0x7e
 8006206:	1c51      	adds	r1, r2, #1
 8006208:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800620c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8006210:	4f0d      	ldr	r7, [pc, #52]	; (8006248 <_free_r+0x16c>)
 8006212:	428e      	cmp	r6, r1
 8006214:	d10b      	bne.n	800622e <_free_r+0x152>
 8006216:	2101      	movs	r1, #1
 8006218:	1092      	asrs	r2, r2, #2
 800621a:	fa01 f202 	lsl.w	r2, r1, r2
 800621e:	6879      	ldr	r1, [r7, #4]
 8006220:	4311      	orrs	r1, r2
 8006222:	6079      	str	r1, [r7, #4]
 8006224:	4631      	mov	r1, r6
 8006226:	e008      	b.n	800623a <_free_r+0x15e>
 8006228:	6889      	ldr	r1, [r1, #8]
 800622a:	428e      	cmp	r6, r1
 800622c:	d004      	beq.n	8006238 <_free_r+0x15c>
 800622e:	684a      	ldr	r2, [r1, #4]
 8006230:	f022 0203 	bic.w	r2, r2, #3
 8006234:	4290      	cmp	r0, r2
 8006236:	d3f7      	bcc.n	8006228 <_free_r+0x14c>
 8006238:	68ce      	ldr	r6, [r1, #12]
 800623a:	60de      	str	r6, [r3, #12]
 800623c:	6099      	str	r1, [r3, #8]
 800623e:	60b3      	str	r3, [r6, #8]
 8006240:	60cb      	str	r3, [r1, #12]
 8006242:	e77b      	b.n	800613c <_free_r+0x60>
 8006244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006248:	20000060 	.word	0x20000060
 800624c:	20000468 	.word	0x20000468
 8006250:	20000668 	.word	0x20000668
 8006254:	20000068 	.word	0x20000068

08006258 <_localeconv_r>:
 8006258:	4800      	ldr	r0, [pc, #0]	; (800625c <_localeconv_r+0x4>)
 800625a:	4770      	bx	lr
 800625c:	20000564 	.word	0x20000564

08006260 <memcpy>:
 8006260:	b510      	push	{r4, lr}
 8006262:	1e43      	subs	r3, r0, #1
 8006264:	440a      	add	r2, r1
 8006266:	4291      	cmp	r1, r2
 8006268:	d004      	beq.n	8006274 <memcpy+0x14>
 800626a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800626e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006272:	e7f8      	b.n	8006266 <memcpy+0x6>
 8006274:	bd10      	pop	{r4, pc}

08006276 <_Balloc>:
 8006276:	b570      	push	{r4, r5, r6, lr}
 8006278:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800627a:	4604      	mov	r4, r0
 800627c:	460e      	mov	r6, r1
 800627e:	b93d      	cbnz	r5, 8006290 <_Balloc+0x1a>
 8006280:	2010      	movs	r0, #16
 8006282:	f7fd fe79 	bl	8003f78 <malloc>
 8006286:	6260      	str	r0, [r4, #36]	; 0x24
 8006288:	6045      	str	r5, [r0, #4]
 800628a:	6085      	str	r5, [r0, #8]
 800628c:	6005      	str	r5, [r0, #0]
 800628e:	60c5      	str	r5, [r0, #12]
 8006290:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006292:	68eb      	ldr	r3, [r5, #12]
 8006294:	b143      	cbz	r3, 80062a8 <_Balloc+0x32>
 8006296:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800629e:	b178      	cbz	r0, 80062c0 <_Balloc+0x4a>
 80062a0:	6802      	ldr	r2, [r0, #0]
 80062a2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80062a6:	e017      	b.n	80062d8 <_Balloc+0x62>
 80062a8:	2221      	movs	r2, #33	; 0x21
 80062aa:	2104      	movs	r1, #4
 80062ac:	4620      	mov	r0, r4
 80062ae:	f000 fb38 	bl	8006922 <_calloc_r>
 80062b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062b4:	60e8      	str	r0, [r5, #12]
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1ec      	bne.n	8006296 <_Balloc+0x20>
 80062bc:	2000      	movs	r0, #0
 80062be:	bd70      	pop	{r4, r5, r6, pc}
 80062c0:	2101      	movs	r1, #1
 80062c2:	fa01 f506 	lsl.w	r5, r1, r6
 80062c6:	1d6a      	adds	r2, r5, #5
 80062c8:	0092      	lsls	r2, r2, #2
 80062ca:	4620      	mov	r0, r4
 80062cc:	f000 fb29 	bl	8006922 <_calloc_r>
 80062d0:	2800      	cmp	r0, #0
 80062d2:	d0f3      	beq.n	80062bc <_Balloc+0x46>
 80062d4:	6046      	str	r6, [r0, #4]
 80062d6:	6085      	str	r5, [r0, #8]
 80062d8:	2300      	movs	r3, #0
 80062da:	6103      	str	r3, [r0, #16]
 80062dc:	60c3      	str	r3, [r0, #12]
 80062de:	bd70      	pop	{r4, r5, r6, pc}

080062e0 <_Bfree>:
 80062e0:	b570      	push	{r4, r5, r6, lr}
 80062e2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80062e4:	4606      	mov	r6, r0
 80062e6:	460d      	mov	r5, r1
 80062e8:	b93c      	cbnz	r4, 80062fa <_Bfree+0x1a>
 80062ea:	2010      	movs	r0, #16
 80062ec:	f7fd fe44 	bl	8003f78 <malloc>
 80062f0:	6270      	str	r0, [r6, #36]	; 0x24
 80062f2:	6044      	str	r4, [r0, #4]
 80062f4:	6084      	str	r4, [r0, #8]
 80062f6:	6004      	str	r4, [r0, #0]
 80062f8:	60c4      	str	r4, [r0, #12]
 80062fa:	b13d      	cbz	r5, 800630c <_Bfree+0x2c>
 80062fc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80062fe:	686a      	ldr	r2, [r5, #4]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006306:	6029      	str	r1, [r5, #0]
 8006308:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800630c:	bd70      	pop	{r4, r5, r6, pc}

0800630e <__multadd>:
 800630e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006312:	690d      	ldr	r5, [r1, #16]
 8006314:	461f      	mov	r7, r3
 8006316:	4606      	mov	r6, r0
 8006318:	460c      	mov	r4, r1
 800631a:	f101 0e14 	add.w	lr, r1, #20
 800631e:	2300      	movs	r3, #0
 8006320:	f8de 0000 	ldr.w	r0, [lr]
 8006324:	b281      	uxth	r1, r0
 8006326:	fb02 7101 	mla	r1, r2, r1, r7
 800632a:	0c0f      	lsrs	r7, r1, #16
 800632c:	0c00      	lsrs	r0, r0, #16
 800632e:	fb02 7000 	mla	r0, r2, r0, r7
 8006332:	b289      	uxth	r1, r1
 8006334:	3301      	adds	r3, #1
 8006336:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800633a:	429d      	cmp	r5, r3
 800633c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006340:	f84e 1b04 	str.w	r1, [lr], #4
 8006344:	dcec      	bgt.n	8006320 <__multadd+0x12>
 8006346:	b1d7      	cbz	r7, 800637e <__multadd+0x70>
 8006348:	68a3      	ldr	r3, [r4, #8]
 800634a:	429d      	cmp	r5, r3
 800634c:	db12      	blt.n	8006374 <__multadd+0x66>
 800634e:	6861      	ldr	r1, [r4, #4]
 8006350:	4630      	mov	r0, r6
 8006352:	3101      	adds	r1, #1
 8006354:	f7ff ff8f 	bl	8006276 <_Balloc>
 8006358:	6922      	ldr	r2, [r4, #16]
 800635a:	3202      	adds	r2, #2
 800635c:	f104 010c 	add.w	r1, r4, #12
 8006360:	4680      	mov	r8, r0
 8006362:	0092      	lsls	r2, r2, #2
 8006364:	300c      	adds	r0, #12
 8006366:	f7ff ff7b 	bl	8006260 <memcpy>
 800636a:	4621      	mov	r1, r4
 800636c:	4630      	mov	r0, r6
 800636e:	f7ff ffb7 	bl	80062e0 <_Bfree>
 8006372:	4644      	mov	r4, r8
 8006374:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006378:	3501      	adds	r5, #1
 800637a:	615f      	str	r7, [r3, #20]
 800637c:	6125      	str	r5, [r4, #16]
 800637e:	4620      	mov	r0, r4
 8006380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006384 <__hi0bits>:
 8006384:	0c03      	lsrs	r3, r0, #16
 8006386:	041b      	lsls	r3, r3, #16
 8006388:	b913      	cbnz	r3, 8006390 <__hi0bits+0xc>
 800638a:	0400      	lsls	r0, r0, #16
 800638c:	2310      	movs	r3, #16
 800638e:	e000      	b.n	8006392 <__hi0bits+0xe>
 8006390:	2300      	movs	r3, #0
 8006392:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006396:	bf04      	itt	eq
 8006398:	0200      	lsleq	r0, r0, #8
 800639a:	3308      	addeq	r3, #8
 800639c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80063a0:	bf04      	itt	eq
 80063a2:	0100      	lsleq	r0, r0, #4
 80063a4:	3304      	addeq	r3, #4
 80063a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80063aa:	bf04      	itt	eq
 80063ac:	0080      	lsleq	r0, r0, #2
 80063ae:	3302      	addeq	r3, #2
 80063b0:	2800      	cmp	r0, #0
 80063b2:	db03      	blt.n	80063bc <__hi0bits+0x38>
 80063b4:	0042      	lsls	r2, r0, #1
 80063b6:	d503      	bpl.n	80063c0 <__hi0bits+0x3c>
 80063b8:	1c58      	adds	r0, r3, #1
 80063ba:	4770      	bx	lr
 80063bc:	4618      	mov	r0, r3
 80063be:	4770      	bx	lr
 80063c0:	2020      	movs	r0, #32
 80063c2:	4770      	bx	lr

080063c4 <__lo0bits>:
 80063c4:	6803      	ldr	r3, [r0, #0]
 80063c6:	f013 0207 	ands.w	r2, r3, #7
 80063ca:	d00b      	beq.n	80063e4 <__lo0bits+0x20>
 80063cc:	07d9      	lsls	r1, r3, #31
 80063ce:	d422      	bmi.n	8006416 <__lo0bits+0x52>
 80063d0:	079a      	lsls	r2, r3, #30
 80063d2:	bf4b      	itete	mi
 80063d4:	085b      	lsrmi	r3, r3, #1
 80063d6:	089b      	lsrpl	r3, r3, #2
 80063d8:	6003      	strmi	r3, [r0, #0]
 80063da:	6003      	strpl	r3, [r0, #0]
 80063dc:	bf4c      	ite	mi
 80063de:	2001      	movmi	r0, #1
 80063e0:	2002      	movpl	r0, #2
 80063e2:	4770      	bx	lr
 80063e4:	b299      	uxth	r1, r3
 80063e6:	b909      	cbnz	r1, 80063ec <__lo0bits+0x28>
 80063e8:	0c1b      	lsrs	r3, r3, #16
 80063ea:	2210      	movs	r2, #16
 80063ec:	f013 0fff 	tst.w	r3, #255	; 0xff
 80063f0:	bf04      	itt	eq
 80063f2:	0a1b      	lsreq	r3, r3, #8
 80063f4:	3208      	addeq	r2, #8
 80063f6:	0719      	lsls	r1, r3, #28
 80063f8:	bf04      	itt	eq
 80063fa:	091b      	lsreq	r3, r3, #4
 80063fc:	3204      	addeq	r2, #4
 80063fe:	0799      	lsls	r1, r3, #30
 8006400:	bf04      	itt	eq
 8006402:	089b      	lsreq	r3, r3, #2
 8006404:	3202      	addeq	r2, #2
 8006406:	07d9      	lsls	r1, r3, #31
 8006408:	d402      	bmi.n	8006410 <__lo0bits+0x4c>
 800640a:	085b      	lsrs	r3, r3, #1
 800640c:	d005      	beq.n	800641a <__lo0bits+0x56>
 800640e:	3201      	adds	r2, #1
 8006410:	6003      	str	r3, [r0, #0]
 8006412:	4610      	mov	r0, r2
 8006414:	4770      	bx	lr
 8006416:	2000      	movs	r0, #0
 8006418:	4770      	bx	lr
 800641a:	2020      	movs	r0, #32
 800641c:	4770      	bx	lr

0800641e <__i2b>:
 800641e:	b510      	push	{r4, lr}
 8006420:	460c      	mov	r4, r1
 8006422:	2101      	movs	r1, #1
 8006424:	f7ff ff27 	bl	8006276 <_Balloc>
 8006428:	2201      	movs	r2, #1
 800642a:	6144      	str	r4, [r0, #20]
 800642c:	6102      	str	r2, [r0, #16]
 800642e:	bd10      	pop	{r4, pc}

08006430 <__multiply>:
 8006430:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006434:	4614      	mov	r4, r2
 8006436:	690a      	ldr	r2, [r1, #16]
 8006438:	6923      	ldr	r3, [r4, #16]
 800643a:	429a      	cmp	r2, r3
 800643c:	bfb8      	it	lt
 800643e:	460b      	movlt	r3, r1
 8006440:	4688      	mov	r8, r1
 8006442:	bfbc      	itt	lt
 8006444:	46a0      	movlt	r8, r4
 8006446:	461c      	movlt	r4, r3
 8006448:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800644c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006450:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006454:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006458:	eb07 0609 	add.w	r6, r7, r9
 800645c:	429e      	cmp	r6, r3
 800645e:	bfc8      	it	gt
 8006460:	3101      	addgt	r1, #1
 8006462:	f7ff ff08 	bl	8006276 <_Balloc>
 8006466:	f100 0514 	add.w	r5, r0, #20
 800646a:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 800646e:	462b      	mov	r3, r5
 8006470:	2200      	movs	r2, #0
 8006472:	4563      	cmp	r3, ip
 8006474:	d202      	bcs.n	800647c <__multiply+0x4c>
 8006476:	f843 2b04 	str.w	r2, [r3], #4
 800647a:	e7fa      	b.n	8006472 <__multiply+0x42>
 800647c:	f104 0214 	add.w	r2, r4, #20
 8006480:	f108 0114 	add.w	r1, r8, #20
 8006484:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006488:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	9b00      	ldr	r3, [sp, #0]
 8006490:	9201      	str	r2, [sp, #4]
 8006492:	4293      	cmp	r3, r2
 8006494:	d957      	bls.n	8006546 <__multiply+0x116>
 8006496:	f8b2 b000 	ldrh.w	fp, [r2]
 800649a:	f1bb 0f00 	cmp.w	fp, #0
 800649e:	d023      	beq.n	80064e8 <__multiply+0xb8>
 80064a0:	4689      	mov	r9, r1
 80064a2:	46ae      	mov	lr, r5
 80064a4:	f04f 0800 	mov.w	r8, #0
 80064a8:	f859 4b04 	ldr.w	r4, [r9], #4
 80064ac:	f8be a000 	ldrh.w	sl, [lr]
 80064b0:	b2a3      	uxth	r3, r4
 80064b2:	fb0b a303 	mla	r3, fp, r3, sl
 80064b6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80064ba:	f8de 4000 	ldr.w	r4, [lr]
 80064be:	4443      	add	r3, r8
 80064c0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80064c4:	fb0b 840a 	mla	r4, fp, sl, r8
 80064c8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80064cc:	46f2      	mov	sl, lr
 80064ce:	b29b      	uxth	r3, r3
 80064d0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80064d4:	454f      	cmp	r7, r9
 80064d6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80064da:	f84a 3b04 	str.w	r3, [sl], #4
 80064de:	d901      	bls.n	80064e4 <__multiply+0xb4>
 80064e0:	46d6      	mov	lr, sl
 80064e2:	e7e1      	b.n	80064a8 <__multiply+0x78>
 80064e4:	f8ce 8004 	str.w	r8, [lr, #4]
 80064e8:	9b01      	ldr	r3, [sp, #4]
 80064ea:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80064ee:	3204      	adds	r2, #4
 80064f0:	f1ba 0f00 	cmp.w	sl, #0
 80064f4:	d021      	beq.n	800653a <__multiply+0x10a>
 80064f6:	682b      	ldr	r3, [r5, #0]
 80064f8:	462c      	mov	r4, r5
 80064fa:	4689      	mov	r9, r1
 80064fc:	f04f 0800 	mov.w	r8, #0
 8006500:	f8b9 e000 	ldrh.w	lr, [r9]
 8006504:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8006508:	fb0a be0e 	mla	lr, sl, lr, fp
 800650c:	44f0      	add	r8, lr
 800650e:	46a3      	mov	fp, r4
 8006510:	b29b      	uxth	r3, r3
 8006512:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8006516:	f84b 3b04 	str.w	r3, [fp], #4
 800651a:	f859 3b04 	ldr.w	r3, [r9], #4
 800651e:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8006522:	0c1b      	lsrs	r3, r3, #16
 8006524:	fb0a e303 	mla	r3, sl, r3, lr
 8006528:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 800652c:	454f      	cmp	r7, r9
 800652e:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8006532:	d901      	bls.n	8006538 <__multiply+0x108>
 8006534:	465c      	mov	r4, fp
 8006536:	e7e3      	b.n	8006500 <__multiply+0xd0>
 8006538:	6063      	str	r3, [r4, #4]
 800653a:	3504      	adds	r5, #4
 800653c:	e7a7      	b.n	800648e <__multiply+0x5e>
 800653e:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8006542:	b913      	cbnz	r3, 800654a <__multiply+0x11a>
 8006544:	3e01      	subs	r6, #1
 8006546:	2e00      	cmp	r6, #0
 8006548:	dcf9      	bgt.n	800653e <__multiply+0x10e>
 800654a:	6106      	str	r6, [r0, #16]
 800654c:	b003      	add	sp, #12
 800654e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08006554 <__pow5mult>:
 8006554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006558:	4615      	mov	r5, r2
 800655a:	f012 0203 	ands.w	r2, r2, #3
 800655e:	4606      	mov	r6, r0
 8006560:	460f      	mov	r7, r1
 8006562:	d007      	beq.n	8006574 <__pow5mult+0x20>
 8006564:	3a01      	subs	r2, #1
 8006566:	4c21      	ldr	r4, [pc, #132]	; (80065ec <__pow5mult+0x98>)
 8006568:	2300      	movs	r3, #0
 800656a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800656e:	f7ff fece 	bl	800630e <__multadd>
 8006572:	4607      	mov	r7, r0
 8006574:	10ad      	asrs	r5, r5, #2
 8006576:	d036      	beq.n	80065e6 <__pow5mult+0x92>
 8006578:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800657a:	b93c      	cbnz	r4, 800658c <__pow5mult+0x38>
 800657c:	2010      	movs	r0, #16
 800657e:	f7fd fcfb 	bl	8003f78 <malloc>
 8006582:	6270      	str	r0, [r6, #36]	; 0x24
 8006584:	6044      	str	r4, [r0, #4]
 8006586:	6084      	str	r4, [r0, #8]
 8006588:	6004      	str	r4, [r0, #0]
 800658a:	60c4      	str	r4, [r0, #12]
 800658c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006590:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006594:	b94c      	cbnz	r4, 80065aa <__pow5mult+0x56>
 8006596:	f240 2171 	movw	r1, #625	; 0x271
 800659a:	4630      	mov	r0, r6
 800659c:	f7ff ff3f 	bl	800641e <__i2b>
 80065a0:	2300      	movs	r3, #0
 80065a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80065a6:	4604      	mov	r4, r0
 80065a8:	6003      	str	r3, [r0, #0]
 80065aa:	f04f 0800 	mov.w	r8, #0
 80065ae:	07eb      	lsls	r3, r5, #31
 80065b0:	d50a      	bpl.n	80065c8 <__pow5mult+0x74>
 80065b2:	4639      	mov	r1, r7
 80065b4:	4622      	mov	r2, r4
 80065b6:	4630      	mov	r0, r6
 80065b8:	f7ff ff3a 	bl	8006430 <__multiply>
 80065bc:	4639      	mov	r1, r7
 80065be:	4681      	mov	r9, r0
 80065c0:	4630      	mov	r0, r6
 80065c2:	f7ff fe8d 	bl	80062e0 <_Bfree>
 80065c6:	464f      	mov	r7, r9
 80065c8:	106d      	asrs	r5, r5, #1
 80065ca:	d00c      	beq.n	80065e6 <__pow5mult+0x92>
 80065cc:	6820      	ldr	r0, [r4, #0]
 80065ce:	b108      	cbz	r0, 80065d4 <__pow5mult+0x80>
 80065d0:	4604      	mov	r4, r0
 80065d2:	e7ec      	b.n	80065ae <__pow5mult+0x5a>
 80065d4:	4622      	mov	r2, r4
 80065d6:	4621      	mov	r1, r4
 80065d8:	4630      	mov	r0, r6
 80065da:	f7ff ff29 	bl	8006430 <__multiply>
 80065de:	6020      	str	r0, [r4, #0]
 80065e0:	f8c0 8000 	str.w	r8, [r0]
 80065e4:	e7f4      	b.n	80065d0 <__pow5mult+0x7c>
 80065e6:	4638      	mov	r0, r7
 80065e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065ec:	080074d0 	.word	0x080074d0

080065f0 <__lshift>:
 80065f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065f4:	460c      	mov	r4, r1
 80065f6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065fa:	6926      	ldr	r6, [r4, #16]
 80065fc:	6849      	ldr	r1, [r1, #4]
 80065fe:	68a3      	ldr	r3, [r4, #8]
 8006600:	4456      	add	r6, sl
 8006602:	4607      	mov	r7, r0
 8006604:	4691      	mov	r9, r2
 8006606:	1c75      	adds	r5, r6, #1
 8006608:	42ab      	cmp	r3, r5
 800660a:	da02      	bge.n	8006612 <__lshift+0x22>
 800660c:	3101      	adds	r1, #1
 800660e:	005b      	lsls	r3, r3, #1
 8006610:	e7fa      	b.n	8006608 <__lshift+0x18>
 8006612:	4638      	mov	r0, r7
 8006614:	f7ff fe2f 	bl	8006276 <_Balloc>
 8006618:	2300      	movs	r3, #0
 800661a:	4680      	mov	r8, r0
 800661c:	f100 0114 	add.w	r1, r0, #20
 8006620:	461a      	mov	r2, r3
 8006622:	4553      	cmp	r3, sl
 8006624:	da03      	bge.n	800662e <__lshift+0x3e>
 8006626:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800662a:	3301      	adds	r3, #1
 800662c:	e7f9      	b.n	8006622 <__lshift+0x32>
 800662e:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8006632:	6920      	ldr	r0, [r4, #16]
 8006634:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8006638:	f019 091f 	ands.w	r9, r9, #31
 800663c:	f104 0114 	add.w	r1, r4, #20
 8006640:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8006644:	d014      	beq.n	8006670 <__lshift+0x80>
 8006646:	f1c9 0c20 	rsb	ip, r9, #32
 800664a:	2200      	movs	r2, #0
 800664c:	6808      	ldr	r0, [r1, #0]
 800664e:	fa00 f009 	lsl.w	r0, r0, r9
 8006652:	4302      	orrs	r2, r0
 8006654:	469a      	mov	sl, r3
 8006656:	f843 2b04 	str.w	r2, [r3], #4
 800665a:	f851 2b04 	ldr.w	r2, [r1], #4
 800665e:	458e      	cmp	lr, r1
 8006660:	fa22 f20c 	lsr.w	r2, r2, ip
 8006664:	d8f2      	bhi.n	800664c <__lshift+0x5c>
 8006666:	f8ca 2004 	str.w	r2, [sl, #4]
 800666a:	b142      	cbz	r2, 800667e <__lshift+0x8e>
 800666c:	1cb5      	adds	r5, r6, #2
 800666e:	e006      	b.n	800667e <__lshift+0x8e>
 8006670:	3b04      	subs	r3, #4
 8006672:	f851 2b04 	ldr.w	r2, [r1], #4
 8006676:	f843 2f04 	str.w	r2, [r3, #4]!
 800667a:	458e      	cmp	lr, r1
 800667c:	d8f9      	bhi.n	8006672 <__lshift+0x82>
 800667e:	3d01      	subs	r5, #1
 8006680:	4638      	mov	r0, r7
 8006682:	f8c8 5010 	str.w	r5, [r8, #16]
 8006686:	4621      	mov	r1, r4
 8006688:	f7ff fe2a 	bl	80062e0 <_Bfree>
 800668c:	4640      	mov	r0, r8
 800668e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006692 <__mcmp>:
 8006692:	6903      	ldr	r3, [r0, #16]
 8006694:	690a      	ldr	r2, [r1, #16]
 8006696:	1a9b      	subs	r3, r3, r2
 8006698:	b510      	push	{r4, lr}
 800669a:	d111      	bne.n	80066c0 <__mcmp+0x2e>
 800669c:	0092      	lsls	r2, r2, #2
 800669e:	3014      	adds	r0, #20
 80066a0:	3114      	adds	r1, #20
 80066a2:	1883      	adds	r3, r0, r2
 80066a4:	440a      	add	r2, r1
 80066a6:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80066aa:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80066ae:	428c      	cmp	r4, r1
 80066b0:	d002      	beq.n	80066b8 <__mcmp+0x26>
 80066b2:	d307      	bcc.n	80066c4 <__mcmp+0x32>
 80066b4:	2001      	movs	r0, #1
 80066b6:	bd10      	pop	{r4, pc}
 80066b8:	4298      	cmp	r0, r3
 80066ba:	d3f4      	bcc.n	80066a6 <__mcmp+0x14>
 80066bc:	2000      	movs	r0, #0
 80066be:	bd10      	pop	{r4, pc}
 80066c0:	4618      	mov	r0, r3
 80066c2:	bd10      	pop	{r4, pc}
 80066c4:	f04f 30ff 	mov.w	r0, #4294967295
 80066c8:	bd10      	pop	{r4, pc}

080066ca <__mdiff>:
 80066ca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066ce:	460c      	mov	r4, r1
 80066d0:	4607      	mov	r7, r0
 80066d2:	4611      	mov	r1, r2
 80066d4:	4620      	mov	r0, r4
 80066d6:	4615      	mov	r5, r2
 80066d8:	f7ff ffdb 	bl	8006692 <__mcmp>
 80066dc:	1e06      	subs	r6, r0, #0
 80066de:	d108      	bne.n	80066f2 <__mdiff+0x28>
 80066e0:	4631      	mov	r1, r6
 80066e2:	4638      	mov	r0, r7
 80066e4:	f7ff fdc7 	bl	8006276 <_Balloc>
 80066e8:	2301      	movs	r3, #1
 80066ea:	6103      	str	r3, [r0, #16]
 80066ec:	6146      	str	r6, [r0, #20]
 80066ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066f2:	bfbc      	itt	lt
 80066f4:	4623      	movlt	r3, r4
 80066f6:	462c      	movlt	r4, r5
 80066f8:	4638      	mov	r0, r7
 80066fa:	6861      	ldr	r1, [r4, #4]
 80066fc:	bfba      	itte	lt
 80066fe:	461d      	movlt	r5, r3
 8006700:	2601      	movlt	r6, #1
 8006702:	2600      	movge	r6, #0
 8006704:	f7ff fdb7 	bl	8006276 <_Balloc>
 8006708:	692b      	ldr	r3, [r5, #16]
 800670a:	60c6      	str	r6, [r0, #12]
 800670c:	6926      	ldr	r6, [r4, #16]
 800670e:	f105 0914 	add.w	r9, r5, #20
 8006712:	3414      	adds	r4, #20
 8006714:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 8006718:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800671c:	f100 0514 	add.w	r5, r0, #20
 8006720:	f04f 0c00 	mov.w	ip, #0
 8006724:	f854 3b04 	ldr.w	r3, [r4], #4
 8006728:	f859 2b04 	ldr.w	r2, [r9], #4
 800672c:	fa1c f183 	uxtah	r1, ip, r3
 8006730:	fa1f fe82 	uxth.w	lr, r2
 8006734:	0c12      	lsrs	r2, r2, #16
 8006736:	ebce 0101 	rsb	r1, lr, r1
 800673a:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 800673e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006742:	b289      	uxth	r1, r1
 8006744:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006748:	45c8      	cmp	r8, r9
 800674a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800674e:	46a6      	mov	lr, r4
 8006750:	f845 3b04 	str.w	r3, [r5], #4
 8006754:	d8e6      	bhi.n	8006724 <__mdiff+0x5a>
 8006756:	45be      	cmp	lr, r7
 8006758:	d20e      	bcs.n	8006778 <__mdiff+0xae>
 800675a:	f85e 1b04 	ldr.w	r1, [lr], #4
 800675e:	fa1c f281 	uxtah	r2, ip, r1
 8006762:	1413      	asrs	r3, r2, #16
 8006764:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8006768:	b292      	uxth	r2, r2
 800676a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800676e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006772:	f845 2b04 	str.w	r2, [r5], #4
 8006776:	e7ee      	b.n	8006756 <__mdiff+0x8c>
 8006778:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800677c:	b90b      	cbnz	r3, 8006782 <__mdiff+0xb8>
 800677e:	3e01      	subs	r6, #1
 8006780:	e7fa      	b.n	8006778 <__mdiff+0xae>
 8006782:	6106      	str	r6, [r0, #16]
 8006784:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006788 <__d2b>:
 8006788:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800678c:	460e      	mov	r6, r1
 800678e:	2101      	movs	r1, #1
 8006790:	ec59 8b10 	vmov	r8, r9, d0
 8006794:	4615      	mov	r5, r2
 8006796:	f7ff fd6e 	bl	8006276 <_Balloc>
 800679a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800679e:	4607      	mov	r7, r0
 80067a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80067a4:	b10c      	cbz	r4, 80067aa <__d2b+0x22>
 80067a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80067aa:	9301      	str	r3, [sp, #4]
 80067ac:	f1b8 0f00 	cmp.w	r8, #0
 80067b0:	d019      	beq.n	80067e6 <__d2b+0x5e>
 80067b2:	a802      	add	r0, sp, #8
 80067b4:	f840 8d08 	str.w	r8, [r0, #-8]!
 80067b8:	f7ff fe04 	bl	80063c4 <__lo0bits>
 80067bc:	9b00      	ldr	r3, [sp, #0]
 80067be:	b148      	cbz	r0, 80067d4 <__d2b+0x4c>
 80067c0:	9a01      	ldr	r2, [sp, #4]
 80067c2:	f1c0 0120 	rsb	r1, r0, #32
 80067c6:	fa02 f101 	lsl.w	r1, r2, r1
 80067ca:	430b      	orrs	r3, r1
 80067cc:	40c2      	lsrs	r2, r0
 80067ce:	617b      	str	r3, [r7, #20]
 80067d0:	9201      	str	r2, [sp, #4]
 80067d2:	e000      	b.n	80067d6 <__d2b+0x4e>
 80067d4:	617b      	str	r3, [r7, #20]
 80067d6:	9b01      	ldr	r3, [sp, #4]
 80067d8:	61bb      	str	r3, [r7, #24]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	bf14      	ite	ne
 80067de:	2102      	movne	r1, #2
 80067e0:	2101      	moveq	r1, #1
 80067e2:	6139      	str	r1, [r7, #16]
 80067e4:	e007      	b.n	80067f6 <__d2b+0x6e>
 80067e6:	a801      	add	r0, sp, #4
 80067e8:	f7ff fdec 	bl	80063c4 <__lo0bits>
 80067ec:	9b01      	ldr	r3, [sp, #4]
 80067ee:	617b      	str	r3, [r7, #20]
 80067f0:	2101      	movs	r1, #1
 80067f2:	6139      	str	r1, [r7, #16]
 80067f4:	3020      	adds	r0, #32
 80067f6:	b134      	cbz	r4, 8006806 <__d2b+0x7e>
 80067f8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80067fc:	4404      	add	r4, r0
 80067fe:	6034      	str	r4, [r6, #0]
 8006800:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006804:	e009      	b.n	800681a <__d2b+0x92>
 8006806:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800680a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800680e:	6030      	str	r0, [r6, #0]
 8006810:	6918      	ldr	r0, [r3, #16]
 8006812:	f7ff fdb7 	bl	8006384 <__hi0bits>
 8006816:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800681a:	6028      	str	r0, [r5, #0]
 800681c:	4638      	mov	r0, r7
 800681e:	b003      	add	sp, #12
 8006820:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08006824 <__ssprint_r>:
 8006824:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006828:	4693      	mov	fp, r2
 800682a:	6892      	ldr	r2, [r2, #8]
 800682c:	4681      	mov	r9, r0
 800682e:	460c      	mov	r4, r1
 8006830:	b34a      	cbz	r2, 8006886 <__ssprint_r+0x62>
 8006832:	2300      	movs	r3, #0
 8006834:	f8db a000 	ldr.w	sl, [fp]
 8006838:	9301      	str	r3, [sp, #4]
 800683a:	461f      	mov	r7, r3
 800683c:	e006      	b.n	800684c <__ssprint_r+0x28>
 800683e:	f8da 3000 	ldr.w	r3, [sl]
 8006842:	f8da 7004 	ldr.w	r7, [sl, #4]
 8006846:	9301      	str	r3, [sp, #4]
 8006848:	f10a 0a08 	add.w	sl, sl, #8
 800684c:	2f00      	cmp	r7, #0
 800684e:	d0f6      	beq.n	800683e <__ssprint_r+0x1a>
 8006850:	68a6      	ldr	r6, [r4, #8]
 8006852:	42b7      	cmp	r7, r6
 8006854:	d360      	bcc.n	8006918 <__ssprint_r+0xf4>
 8006856:	89a0      	ldrh	r0, [r4, #12]
 8006858:	f410 6f90 	tst.w	r0, #1152	; 0x480
 800685c:	d117      	bne.n	800688e <__ssprint_r+0x6a>
 800685e:	42b7      	cmp	r7, r6
 8006860:	d35a      	bcc.n	8006918 <__ssprint_r+0xf4>
 8006862:	4632      	mov	r2, r6
 8006864:	9901      	ldr	r1, [sp, #4]
 8006866:	6820      	ldr	r0, [r4, #0]
 8006868:	f000 f888 	bl	800697c <memmove>
 800686c:	68a2      	ldr	r2, [r4, #8]
 800686e:	1b92      	subs	r2, r2, r6
 8006870:	60a2      	str	r2, [r4, #8]
 8006872:	6822      	ldr	r2, [r4, #0]
 8006874:	4416      	add	r6, r2
 8006876:	f8db 2008 	ldr.w	r2, [fp, #8]
 800687a:	6026      	str	r6, [r4, #0]
 800687c:	1bd7      	subs	r7, r2, r7
 800687e:	f8cb 7008 	str.w	r7, [fp, #8]
 8006882:	2f00      	cmp	r7, #0
 8006884:	d1db      	bne.n	800683e <__ssprint_r+0x1a>
 8006886:	2000      	movs	r0, #0
 8006888:	f8cb 0004 	str.w	r0, [fp, #4]
 800688c:	e046      	b.n	800691c <__ssprint_r+0xf8>
 800688e:	6825      	ldr	r5, [r4, #0]
 8006890:	6921      	ldr	r1, [r4, #16]
 8006892:	ebc1 0805 	rsb	r8, r1, r5
 8006896:	f108 0201 	add.w	r2, r8, #1
 800689a:	6965      	ldr	r5, [r4, #20]
 800689c:	443a      	add	r2, r7
 800689e:	2302      	movs	r3, #2
 80068a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80068a4:	fb95 f5f3 	sdiv	r5, r5, r3
 80068a8:	4295      	cmp	r5, r2
 80068aa:	bf38      	it	cc
 80068ac:	4615      	movcc	r5, r2
 80068ae:	0543      	lsls	r3, r0, #21
 80068b0:	d510      	bpl.n	80068d4 <__ssprint_r+0xb0>
 80068b2:	4629      	mov	r1, r5
 80068b4:	4648      	mov	r0, r9
 80068b6:	f7fd fb67 	bl	8003f88 <_malloc_r>
 80068ba:	4606      	mov	r6, r0
 80068bc:	b1a0      	cbz	r0, 80068e8 <__ssprint_r+0xc4>
 80068be:	4642      	mov	r2, r8
 80068c0:	6921      	ldr	r1, [r4, #16]
 80068c2:	f7ff fccd 	bl	8006260 <memcpy>
 80068c6:	89a2      	ldrh	r2, [r4, #12]
 80068c8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80068cc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80068d0:	81a2      	strh	r2, [r4, #12]
 80068d2:	e018      	b.n	8006906 <__ssprint_r+0xe2>
 80068d4:	462a      	mov	r2, r5
 80068d6:	4648      	mov	r0, r9
 80068d8:	f000 f86c 	bl	80069b4 <_realloc_r>
 80068dc:	4606      	mov	r6, r0
 80068de:	b990      	cbnz	r0, 8006906 <__ssprint_r+0xe2>
 80068e0:	6921      	ldr	r1, [r4, #16]
 80068e2:	4648      	mov	r0, r9
 80068e4:	f7ff fbfa 	bl	80060dc <_free_r>
 80068e8:	220c      	movs	r2, #12
 80068ea:	f8c9 2000 	str.w	r2, [r9]
 80068ee:	89a2      	ldrh	r2, [r4, #12]
 80068f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068f4:	81a2      	strh	r2, [r4, #12]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f8cb 2008 	str.w	r2, [fp, #8]
 80068fc:	f8cb 2004 	str.w	r2, [fp, #4]
 8006900:	f04f 30ff 	mov.w	r0, #4294967295
 8006904:	e00a      	b.n	800691c <__ssprint_r+0xf8>
 8006906:	6126      	str	r6, [r4, #16]
 8006908:	6165      	str	r5, [r4, #20]
 800690a:	4446      	add	r6, r8
 800690c:	ebc8 0505 	rsb	r5, r8, r5
 8006910:	6026      	str	r6, [r4, #0]
 8006912:	60a5      	str	r5, [r4, #8]
 8006914:	463e      	mov	r6, r7
 8006916:	e7a2      	b.n	800685e <__ssprint_r+0x3a>
 8006918:	463e      	mov	r6, r7
 800691a:	e7a2      	b.n	8006862 <__ssprint_r+0x3e>
 800691c:	b003      	add	sp, #12
 800691e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006922 <_calloc_r>:
 8006922:	b510      	push	{r4, lr}
 8006924:	4351      	muls	r1, r2
 8006926:	f7fd fb2f 	bl	8003f88 <_malloc_r>
 800692a:	4604      	mov	r4, r0
 800692c:	b320      	cbz	r0, 8006978 <_calloc_r+0x56>
 800692e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8006932:	f022 0203 	bic.w	r2, r2, #3
 8006936:	3a04      	subs	r2, #4
 8006938:	2a24      	cmp	r2, #36	; 0x24
 800693a:	d81a      	bhi.n	8006972 <_calloc_r+0x50>
 800693c:	2a13      	cmp	r2, #19
 800693e:	d912      	bls.n	8006966 <_calloc_r+0x44>
 8006940:	2100      	movs	r1, #0
 8006942:	2a1b      	cmp	r2, #27
 8006944:	6001      	str	r1, [r0, #0]
 8006946:	6041      	str	r1, [r0, #4]
 8006948:	d802      	bhi.n	8006950 <_calloc_r+0x2e>
 800694a:	f100 0308 	add.w	r3, r0, #8
 800694e:	e00b      	b.n	8006968 <_calloc_r+0x46>
 8006950:	2a24      	cmp	r2, #36	; 0x24
 8006952:	6081      	str	r1, [r0, #8]
 8006954:	60c1      	str	r1, [r0, #12]
 8006956:	bf11      	iteee	ne
 8006958:	f100 0310 	addne.w	r3, r0, #16
 800695c:	6101      	streq	r1, [r0, #16]
 800695e:	f100 0318 	addeq.w	r3, r0, #24
 8006962:	6141      	streq	r1, [r0, #20]
 8006964:	e000      	b.n	8006968 <_calloc_r+0x46>
 8006966:	4603      	mov	r3, r0
 8006968:	2200      	movs	r2, #0
 800696a:	601a      	str	r2, [r3, #0]
 800696c:	605a      	str	r2, [r3, #4]
 800696e:	609a      	str	r2, [r3, #8]
 8006970:	e002      	b.n	8006978 <_calloc_r+0x56>
 8006972:	2100      	movs	r1, #0
 8006974:	f7fd fd28 	bl	80043c8 <memset>
 8006978:	4620      	mov	r0, r4
 800697a:	bd10      	pop	{r4, pc}

0800697c <memmove>:
 800697c:	4288      	cmp	r0, r1
 800697e:	b510      	push	{r4, lr}
 8006980:	eb01 0302 	add.w	r3, r1, r2
 8006984:	d801      	bhi.n	800698a <memmove+0xe>
 8006986:	1e42      	subs	r2, r0, #1
 8006988:	e00b      	b.n	80069a2 <memmove+0x26>
 800698a:	4298      	cmp	r0, r3
 800698c:	d2fb      	bcs.n	8006986 <memmove+0xa>
 800698e:	1881      	adds	r1, r0, r2
 8006990:	1ad2      	subs	r2, r2, r3
 8006992:	42d3      	cmn	r3, r2
 8006994:	d004      	beq.n	80069a0 <memmove+0x24>
 8006996:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800699a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800699e:	e7f8      	b.n	8006992 <memmove+0x16>
 80069a0:	bd10      	pop	{r4, pc}
 80069a2:	4299      	cmp	r1, r3
 80069a4:	d004      	beq.n	80069b0 <memmove+0x34>
 80069a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069aa:	f802 4f01 	strb.w	r4, [r2, #1]!
 80069ae:	e7f8      	b.n	80069a2 <memmove+0x26>
 80069b0:	bd10      	pop	{r4, pc}
	...

080069b4 <_realloc_r>:
 80069b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b8:	4681      	mov	r9, r0
 80069ba:	460c      	mov	r4, r1
 80069bc:	b929      	cbnz	r1, 80069ca <_realloc_r+0x16>
 80069be:	4611      	mov	r1, r2
 80069c0:	b003      	add	sp, #12
 80069c2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c6:	f7fd badf 	b.w	8003f88 <_malloc_r>
 80069ca:	9201      	str	r2, [sp, #4]
 80069cc:	f7fd fd04 	bl	80043d8 <__malloc_lock>
 80069d0:	9a01      	ldr	r2, [sp, #4]
 80069d2:	f854 ec04 	ldr.w	lr, [r4, #-4]
 80069d6:	f102 080b 	add.w	r8, r2, #11
 80069da:	f1b8 0f16 	cmp.w	r8, #22
 80069de:	f1a4 0b08 	sub.w	fp, r4, #8
 80069e2:	f02e 0503 	bic.w	r5, lr, #3
 80069e6:	d903      	bls.n	80069f0 <_realloc_r+0x3c>
 80069e8:	f038 0807 	bics.w	r8, r8, #7
 80069ec:	d502      	bpl.n	80069f4 <_realloc_r+0x40>
 80069ee:	e003      	b.n	80069f8 <_realloc_r+0x44>
 80069f0:	f04f 0810 	mov.w	r8, #16
 80069f4:	4590      	cmp	r8, r2
 80069f6:	d204      	bcs.n	8006a02 <_realloc_r+0x4e>
 80069f8:	230c      	movs	r3, #12
 80069fa:	f8c9 3000 	str.w	r3, [r9]
 80069fe:	2000      	movs	r0, #0
 8006a00:	e17d      	b.n	8006cfe <_realloc_r+0x34a>
 8006a02:	45a8      	cmp	r8, r5
 8006a04:	f340 8150 	ble.w	8006ca8 <_realloc_r+0x2f4>
 8006a08:	4ba6      	ldr	r3, [pc, #664]	; (8006ca4 <_realloc_r+0x2f0>)
 8006a0a:	6898      	ldr	r0, [r3, #8]
 8006a0c:	eb0b 0105 	add.w	r1, fp, r5
 8006a10:	4281      	cmp	r1, r0
 8006a12:	684f      	ldr	r7, [r1, #4]
 8006a14:	d005      	beq.n	8006a22 <_realloc_r+0x6e>
 8006a16:	f027 0601 	bic.w	r6, r7, #1
 8006a1a:	440e      	add	r6, r1
 8006a1c:	6876      	ldr	r6, [r6, #4]
 8006a1e:	07f6      	lsls	r6, r6, #31
 8006a20:	d426      	bmi.n	8006a70 <_realloc_r+0xbc>
 8006a22:	f027 0a03 	bic.w	sl, r7, #3
 8006a26:	4281      	cmp	r1, r0
 8006a28:	eb05 070a 	add.w	r7, r5, sl
 8006a2c:	d118      	bne.n	8006a60 <_realloc_r+0xac>
 8006a2e:	f108 0610 	add.w	r6, r8, #16
 8006a32:	42b7      	cmp	r7, r6
 8006a34:	db1f      	blt.n	8006a76 <_realloc_r+0xc2>
 8006a36:	eb0b 0008 	add.w	r0, fp, r8
 8006a3a:	ebc8 0707 	rsb	r7, r8, r7
 8006a3e:	f047 0701 	orr.w	r7, r7, #1
 8006a42:	6098      	str	r0, [r3, #8]
 8006a44:	6047      	str	r7, [r0, #4]
 8006a46:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006a4a:	f003 0301 	and.w	r3, r3, #1
 8006a4e:	ea43 0308 	orr.w	r3, r3, r8
 8006a52:	4648      	mov	r0, r9
 8006a54:	f844 3c04 	str.w	r3, [r4, #-4]
 8006a58:	f7fd fcbf 	bl	80043da <__malloc_unlock>
 8006a5c:	4620      	mov	r0, r4
 8006a5e:	e14e      	b.n	8006cfe <_realloc_r+0x34a>
 8006a60:	45b8      	cmp	r8, r7
 8006a62:	dc08      	bgt.n	8006a76 <_realloc_r+0xc2>
 8006a64:	68cb      	ldr	r3, [r1, #12]
 8006a66:	688a      	ldr	r2, [r1, #8]
 8006a68:	463d      	mov	r5, r7
 8006a6a:	60d3      	str	r3, [r2, #12]
 8006a6c:	609a      	str	r2, [r3, #8]
 8006a6e:	e11b      	b.n	8006ca8 <_realloc_r+0x2f4>
 8006a70:	f04f 0a00 	mov.w	sl, #0
 8006a74:	4651      	mov	r1, sl
 8006a76:	f01e 0f01 	tst.w	lr, #1
 8006a7a:	f040 80c3 	bne.w	8006c04 <_realloc_r+0x250>
 8006a7e:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8006a82:	ebc7 070b 	rsb	r7, r7, fp
 8006a86:	687e      	ldr	r6, [r7, #4]
 8006a88:	f026 0603 	bic.w	r6, r6, #3
 8006a8c:	442e      	add	r6, r5
 8006a8e:	2900      	cmp	r1, #0
 8006a90:	f000 8083 	beq.w	8006b9a <_realloc_r+0x1e6>
 8006a94:	4281      	cmp	r1, r0
 8006a96:	44b2      	add	sl, r6
 8006a98:	d147      	bne.n	8006b2a <_realloc_r+0x176>
 8006a9a:	f108 0110 	add.w	r1, r8, #16
 8006a9e:	458a      	cmp	sl, r1
 8006aa0:	db7b      	blt.n	8006b9a <_realloc_r+0x1e6>
 8006aa2:	463e      	mov	r6, r7
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	f856 1f08 	ldr.w	r1, [r6, #8]!
 8006aaa:	60ca      	str	r2, [r1, #12]
 8006aac:	6091      	str	r1, [r2, #8]
 8006aae:	1f2a      	subs	r2, r5, #4
 8006ab0:	2a24      	cmp	r2, #36	; 0x24
 8006ab2:	d825      	bhi.n	8006b00 <_realloc_r+0x14c>
 8006ab4:	2a13      	cmp	r2, #19
 8006ab6:	d91b      	bls.n	8006af0 <_realloc_r+0x13c>
 8006ab8:	6821      	ldr	r1, [r4, #0]
 8006aba:	60b9      	str	r1, [r7, #8]
 8006abc:	6861      	ldr	r1, [r4, #4]
 8006abe:	60f9      	str	r1, [r7, #12]
 8006ac0:	2a1b      	cmp	r2, #27
 8006ac2:	d803      	bhi.n	8006acc <_realloc_r+0x118>
 8006ac4:	f107 0210 	add.w	r2, r7, #16
 8006ac8:	3408      	adds	r4, #8
 8006aca:	e012      	b.n	8006af2 <_realloc_r+0x13e>
 8006acc:	68a1      	ldr	r1, [r4, #8]
 8006ace:	6139      	str	r1, [r7, #16]
 8006ad0:	68e1      	ldr	r1, [r4, #12]
 8006ad2:	6179      	str	r1, [r7, #20]
 8006ad4:	2a24      	cmp	r2, #36	; 0x24
 8006ad6:	bf01      	itttt	eq
 8006ad8:	6922      	ldreq	r2, [r4, #16]
 8006ada:	61ba      	streq	r2, [r7, #24]
 8006adc:	6961      	ldreq	r1, [r4, #20]
 8006ade:	61f9      	streq	r1, [r7, #28]
 8006ae0:	bf19      	ittee	ne
 8006ae2:	f107 0218 	addne.w	r2, r7, #24
 8006ae6:	3410      	addne	r4, #16
 8006ae8:	f107 0220 	addeq.w	r2, r7, #32
 8006aec:	3418      	addeq	r4, #24
 8006aee:	e000      	b.n	8006af2 <_realloc_r+0x13e>
 8006af0:	4632      	mov	r2, r6
 8006af2:	6821      	ldr	r1, [r4, #0]
 8006af4:	6011      	str	r1, [r2, #0]
 8006af6:	6861      	ldr	r1, [r4, #4]
 8006af8:	6051      	str	r1, [r2, #4]
 8006afa:	68a1      	ldr	r1, [r4, #8]
 8006afc:	6091      	str	r1, [r2, #8]
 8006afe:	e005      	b.n	8006b0c <_realloc_r+0x158>
 8006b00:	4621      	mov	r1, r4
 8006b02:	4630      	mov	r0, r6
 8006b04:	9301      	str	r3, [sp, #4]
 8006b06:	f7ff ff39 	bl	800697c <memmove>
 8006b0a:	9b01      	ldr	r3, [sp, #4]
 8006b0c:	eb07 0208 	add.w	r2, r7, r8
 8006b10:	ebc8 0a0a 	rsb	sl, r8, sl
 8006b14:	609a      	str	r2, [r3, #8]
 8006b16:	f04a 0301 	orr.w	r3, sl, #1
 8006b1a:	6053      	str	r3, [r2, #4]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f003 0301 	and.w	r3, r3, #1
 8006b22:	ea43 0308 	orr.w	r3, r3, r8
 8006b26:	607b      	str	r3, [r7, #4]
 8006b28:	e0b6      	b.n	8006c98 <_realloc_r+0x2e4>
 8006b2a:	45d0      	cmp	r8, sl
 8006b2c:	dc35      	bgt.n	8006b9a <_realloc_r+0x1e6>
 8006b2e:	68cb      	ldr	r3, [r1, #12]
 8006b30:	688a      	ldr	r2, [r1, #8]
 8006b32:	4638      	mov	r0, r7
 8006b34:	60d3      	str	r3, [r2, #12]
 8006b36:	609a      	str	r2, [r3, #8]
 8006b38:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	60d3      	str	r3, [r2, #12]
 8006b40:	609a      	str	r2, [r3, #8]
 8006b42:	1f2a      	subs	r2, r5, #4
 8006b44:	2a24      	cmp	r2, #36	; 0x24
 8006b46:	d823      	bhi.n	8006b90 <_realloc_r+0x1dc>
 8006b48:	2a13      	cmp	r2, #19
 8006b4a:	d91a      	bls.n	8006b82 <_realloc_r+0x1ce>
 8006b4c:	6823      	ldr	r3, [r4, #0]
 8006b4e:	60bb      	str	r3, [r7, #8]
 8006b50:	6863      	ldr	r3, [r4, #4]
 8006b52:	60fb      	str	r3, [r7, #12]
 8006b54:	2a1b      	cmp	r2, #27
 8006b56:	d803      	bhi.n	8006b60 <_realloc_r+0x1ac>
 8006b58:	f107 0010 	add.w	r0, r7, #16
 8006b5c:	3408      	adds	r4, #8
 8006b5e:	e010      	b.n	8006b82 <_realloc_r+0x1ce>
 8006b60:	68a3      	ldr	r3, [r4, #8]
 8006b62:	613b      	str	r3, [r7, #16]
 8006b64:	68e3      	ldr	r3, [r4, #12]
 8006b66:	617b      	str	r3, [r7, #20]
 8006b68:	2a24      	cmp	r2, #36	; 0x24
 8006b6a:	bf01      	itttt	eq
 8006b6c:	6923      	ldreq	r3, [r4, #16]
 8006b6e:	61bb      	streq	r3, [r7, #24]
 8006b70:	6963      	ldreq	r3, [r4, #20]
 8006b72:	61fb      	streq	r3, [r7, #28]
 8006b74:	bf19      	ittee	ne
 8006b76:	f107 0018 	addne.w	r0, r7, #24
 8006b7a:	3410      	addne	r4, #16
 8006b7c:	f107 0020 	addeq.w	r0, r7, #32
 8006b80:	3418      	addeq	r4, #24
 8006b82:	6823      	ldr	r3, [r4, #0]
 8006b84:	6003      	str	r3, [r0, #0]
 8006b86:	6863      	ldr	r3, [r4, #4]
 8006b88:	6043      	str	r3, [r0, #4]
 8006b8a:	68a3      	ldr	r3, [r4, #8]
 8006b8c:	6083      	str	r3, [r0, #8]
 8006b8e:	e002      	b.n	8006b96 <_realloc_r+0x1e2>
 8006b90:	4621      	mov	r1, r4
 8006b92:	f7ff fef3 	bl	800697c <memmove>
 8006b96:	4655      	mov	r5, sl
 8006b98:	e02e      	b.n	8006bf8 <_realloc_r+0x244>
 8006b9a:	45b0      	cmp	r8, r6
 8006b9c:	dc32      	bgt.n	8006c04 <_realloc_r+0x250>
 8006b9e:	4638      	mov	r0, r7
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006ba6:	60d3      	str	r3, [r2, #12]
 8006ba8:	609a      	str	r2, [r3, #8]
 8006baa:	1f2a      	subs	r2, r5, #4
 8006bac:	2a24      	cmp	r2, #36	; 0x24
 8006bae:	d825      	bhi.n	8006bfc <_realloc_r+0x248>
 8006bb0:	2a13      	cmp	r2, #19
 8006bb2:	d91a      	bls.n	8006bea <_realloc_r+0x236>
 8006bb4:	6823      	ldr	r3, [r4, #0]
 8006bb6:	60bb      	str	r3, [r7, #8]
 8006bb8:	6863      	ldr	r3, [r4, #4]
 8006bba:	60fb      	str	r3, [r7, #12]
 8006bbc:	2a1b      	cmp	r2, #27
 8006bbe:	d803      	bhi.n	8006bc8 <_realloc_r+0x214>
 8006bc0:	f107 0010 	add.w	r0, r7, #16
 8006bc4:	3408      	adds	r4, #8
 8006bc6:	e010      	b.n	8006bea <_realloc_r+0x236>
 8006bc8:	68a3      	ldr	r3, [r4, #8]
 8006bca:	613b      	str	r3, [r7, #16]
 8006bcc:	68e3      	ldr	r3, [r4, #12]
 8006bce:	617b      	str	r3, [r7, #20]
 8006bd0:	2a24      	cmp	r2, #36	; 0x24
 8006bd2:	bf01      	itttt	eq
 8006bd4:	6923      	ldreq	r3, [r4, #16]
 8006bd6:	61bb      	streq	r3, [r7, #24]
 8006bd8:	6963      	ldreq	r3, [r4, #20]
 8006bda:	61fb      	streq	r3, [r7, #28]
 8006bdc:	bf19      	ittee	ne
 8006bde:	f107 0018 	addne.w	r0, r7, #24
 8006be2:	3410      	addne	r4, #16
 8006be4:	f107 0020 	addeq.w	r0, r7, #32
 8006be8:	3418      	addeq	r4, #24
 8006bea:	6823      	ldr	r3, [r4, #0]
 8006bec:	6003      	str	r3, [r0, #0]
 8006bee:	6863      	ldr	r3, [r4, #4]
 8006bf0:	6043      	str	r3, [r0, #4]
 8006bf2:	68a3      	ldr	r3, [r4, #8]
 8006bf4:	6083      	str	r3, [r0, #8]
 8006bf6:	4635      	mov	r5, r6
 8006bf8:	46bb      	mov	fp, r7
 8006bfa:	e055      	b.n	8006ca8 <_realloc_r+0x2f4>
 8006bfc:	4621      	mov	r1, r4
 8006bfe:	f7ff febd 	bl	800697c <memmove>
 8006c02:	e7f8      	b.n	8006bf6 <_realloc_r+0x242>
 8006c04:	4611      	mov	r1, r2
 8006c06:	4648      	mov	r0, r9
 8006c08:	f7fd f9be 	bl	8003f88 <_malloc_r>
 8006c0c:	4606      	mov	r6, r0
 8006c0e:	2800      	cmp	r0, #0
 8006c10:	d042      	beq.n	8006c98 <_realloc_r+0x2e4>
 8006c12:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006c16:	f023 0301 	bic.w	r3, r3, #1
 8006c1a:	f1a0 0208 	sub.w	r2, r0, #8
 8006c1e:	445b      	add	r3, fp
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d105      	bne.n	8006c30 <_realloc_r+0x27c>
 8006c24:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8006c28:	f023 0303 	bic.w	r3, r3, #3
 8006c2c:	441d      	add	r5, r3
 8006c2e:	e03b      	b.n	8006ca8 <_realloc_r+0x2f4>
 8006c30:	1f2a      	subs	r2, r5, #4
 8006c32:	2a24      	cmp	r2, #36	; 0x24
 8006c34:	d829      	bhi.n	8006c8a <_realloc_r+0x2d6>
 8006c36:	2a13      	cmp	r2, #19
 8006c38:	d91e      	bls.n	8006c78 <_realloc_r+0x2c4>
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	6003      	str	r3, [r0, #0]
 8006c3e:	6863      	ldr	r3, [r4, #4]
 8006c40:	6043      	str	r3, [r0, #4]
 8006c42:	2a1b      	cmp	r2, #27
 8006c44:	d804      	bhi.n	8006c50 <_realloc_r+0x29c>
 8006c46:	f100 0308 	add.w	r3, r0, #8
 8006c4a:	f104 0208 	add.w	r2, r4, #8
 8006c4e:	e015      	b.n	8006c7c <_realloc_r+0x2c8>
 8006c50:	68a3      	ldr	r3, [r4, #8]
 8006c52:	6083      	str	r3, [r0, #8]
 8006c54:	68e3      	ldr	r3, [r4, #12]
 8006c56:	60c3      	str	r3, [r0, #12]
 8006c58:	2a24      	cmp	r2, #36	; 0x24
 8006c5a:	bf01      	itttt	eq
 8006c5c:	6923      	ldreq	r3, [r4, #16]
 8006c5e:	6103      	streq	r3, [r0, #16]
 8006c60:	6961      	ldreq	r1, [r4, #20]
 8006c62:	6141      	streq	r1, [r0, #20]
 8006c64:	bf19      	ittee	ne
 8006c66:	f100 0310 	addne.w	r3, r0, #16
 8006c6a:	f104 0210 	addne.w	r2, r4, #16
 8006c6e:	f100 0318 	addeq.w	r3, r0, #24
 8006c72:	f104 0218 	addeq.w	r2, r4, #24
 8006c76:	e001      	b.n	8006c7c <_realloc_r+0x2c8>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	4622      	mov	r2, r4
 8006c7c:	6811      	ldr	r1, [r2, #0]
 8006c7e:	6019      	str	r1, [r3, #0]
 8006c80:	6851      	ldr	r1, [r2, #4]
 8006c82:	6059      	str	r1, [r3, #4]
 8006c84:	6892      	ldr	r2, [r2, #8]
 8006c86:	609a      	str	r2, [r3, #8]
 8006c88:	e002      	b.n	8006c90 <_realloc_r+0x2dc>
 8006c8a:	4621      	mov	r1, r4
 8006c8c:	f7ff fe76 	bl	800697c <memmove>
 8006c90:	4621      	mov	r1, r4
 8006c92:	4648      	mov	r0, r9
 8006c94:	f7ff fa22 	bl	80060dc <_free_r>
 8006c98:	4648      	mov	r0, r9
 8006c9a:	f7fd fb9e 	bl	80043da <__malloc_unlock>
 8006c9e:	4630      	mov	r0, r6
 8006ca0:	e02d      	b.n	8006cfe <_realloc_r+0x34a>
 8006ca2:	bf00      	nop
 8006ca4:	20000060 	.word	0x20000060
 8006ca8:	ebc8 0205 	rsb	r2, r8, r5
 8006cac:	2a0f      	cmp	r2, #15
 8006cae:	f8db 3004 	ldr.w	r3, [fp, #4]
 8006cb2:	d914      	bls.n	8006cde <_realloc_r+0x32a>
 8006cb4:	f003 0301 	and.w	r3, r3, #1
 8006cb8:	eb0b 0108 	add.w	r1, fp, r8
 8006cbc:	ea43 0308 	orr.w	r3, r3, r8
 8006cc0:	f8cb 3004 	str.w	r3, [fp, #4]
 8006cc4:	f042 0301 	orr.w	r3, r2, #1
 8006cc8:	440a      	add	r2, r1
 8006cca:	604b      	str	r3, [r1, #4]
 8006ccc:	6853      	ldr	r3, [r2, #4]
 8006cce:	f043 0301 	orr.w	r3, r3, #1
 8006cd2:	6053      	str	r3, [r2, #4]
 8006cd4:	3108      	adds	r1, #8
 8006cd6:	4648      	mov	r0, r9
 8006cd8:	f7ff fa00 	bl	80060dc <_free_r>
 8006cdc:	e00a      	b.n	8006cf4 <_realloc_r+0x340>
 8006cde:	f003 0301 	and.w	r3, r3, #1
 8006ce2:	432b      	orrs	r3, r5
 8006ce4:	eb0b 0205 	add.w	r2, fp, r5
 8006ce8:	f8cb 3004 	str.w	r3, [fp, #4]
 8006cec:	6853      	ldr	r3, [r2, #4]
 8006cee:	f043 0301 	orr.w	r3, r3, #1
 8006cf2:	6053      	str	r3, [r2, #4]
 8006cf4:	4648      	mov	r0, r9
 8006cf6:	f7fd fb70 	bl	80043da <__malloc_unlock>
 8006cfa:	f10b 0008 	add.w	r0, fp, #8
 8006cfe:	b003      	add	sp, #12
 8006d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d04:	0000      	movs	r0, r0
	...

08006d08 <atan>:
 8006d08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0c:	ec55 4b10 	vmov	r4, r5, d0
 8006d10:	4bc5      	ldr	r3, [pc, #788]	; (8007028 <atan+0x320>)
 8006d12:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006d16:	429e      	cmp	r6, r3
 8006d18:	46ab      	mov	fp, r5
 8006d1a:	dd13      	ble.n	8006d44 <atan+0x3c>
 8006d1c:	4ac3      	ldr	r2, [pc, #780]	; (800702c <atan+0x324>)
 8006d1e:	4296      	cmp	r6, r2
 8006d20:	dc01      	bgt.n	8006d26 <atan+0x1e>
 8006d22:	d107      	bne.n	8006d34 <atan+0x2c>
 8006d24:	b134      	cbz	r4, 8006d34 <atan+0x2c>
 8006d26:	4622      	mov	r2, r4
 8006d28:	462b      	mov	r3, r5
 8006d2a:	4620      	mov	r0, r4
 8006d2c:	4629      	mov	r1, r5
 8006d2e:	f7f9 facd 	bl	80002cc <__adddf3>
 8006d32:	e13c      	b.n	8006fae <atan+0x2a6>
 8006d34:	f1bb 0f00 	cmp.w	fp, #0
 8006d38:	f300 8133 	bgt.w	8006fa2 <atan+0x29a>
 8006d3c:	a19e      	add	r1, pc, #632	; (adr r1, 8006fb8 <atan+0x2b0>)
 8006d3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d42:	e134      	b.n	8006fae <atan+0x2a6>
 8006d44:	4bba      	ldr	r3, [pc, #744]	; (8007030 <atan+0x328>)
 8006d46:	429e      	cmp	r6, r3
 8006d48:	dc14      	bgt.n	8006d74 <atan+0x6c>
 8006d4a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8006d4e:	429e      	cmp	r6, r3
 8006d50:	f300 8082 	bgt.w	8006e58 <atan+0x150>
 8006d54:	a39a      	add	r3, pc, #616	; (adr r3, 8006fc0 <atan+0x2b8>)
 8006d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5a:	ee10 0a10 	vmov	r0, s0
 8006d5e:	4629      	mov	r1, r5
 8006d60:	f7f9 fab4 	bl	80002cc <__adddf3>
 8006d64:	2200      	movs	r2, #0
 8006d66:	4bb3      	ldr	r3, [pc, #716]	; (8007034 <atan+0x32c>)
 8006d68:	f7f9 fef2 	bl	8000b50 <__aeabi_dcmpgt>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	f040 811c 	bne.w	8006faa <atan+0x2a2>
 8006d72:	e071      	b.n	8006e58 <atan+0x150>
 8006d74:	f000 f96c 	bl	8007050 <fabs>
 8006d78:	4baf      	ldr	r3, [pc, #700]	; (8007038 <atan+0x330>)
 8006d7a:	429e      	cmp	r6, r3
 8006d7c:	ec55 4b10 	vmov	r4, r5, d0
 8006d80:	dc3d      	bgt.n	8006dfe <atan+0xf6>
 8006d82:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8006d86:	429e      	cmp	r6, r3
 8006d88:	dc1f      	bgt.n	8006dca <atan+0xc2>
 8006d8a:	ee10 2a10 	vmov	r2, s0
 8006d8e:	ee10 0a10 	vmov	r0, s0
 8006d92:	462b      	mov	r3, r5
 8006d94:	4629      	mov	r1, r5
 8006d96:	f7f9 fa99 	bl	80002cc <__adddf3>
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	4ba5      	ldr	r3, [pc, #660]	; (8007034 <atan+0x32c>)
 8006d9e:	f7f9 fa93 	bl	80002c8 <__aeabi_dsub>
 8006da2:	2200      	movs	r2, #0
 8006da4:	4606      	mov	r6, r0
 8006da6:	460f      	mov	r7, r1
 8006da8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006dac:	4620      	mov	r0, r4
 8006dae:	4629      	mov	r1, r5
 8006db0:	f7f9 fa8c 	bl	80002cc <__adddf3>
 8006db4:	4602      	mov	r2, r0
 8006db6:	460b      	mov	r3, r1
 8006db8:	4630      	mov	r0, r6
 8006dba:	4639      	mov	r1, r7
 8006dbc:	f7f9 fd62 	bl	8000884 <__aeabi_ddiv>
 8006dc0:	f04f 0a00 	mov.w	sl, #0
 8006dc4:	4604      	mov	r4, r0
 8006dc6:	460d      	mov	r5, r1
 8006dc8:	e048      	b.n	8006e5c <atan+0x154>
 8006dca:	ee10 0a10 	vmov	r0, s0
 8006dce:	2200      	movs	r2, #0
 8006dd0:	4b98      	ldr	r3, [pc, #608]	; (8007034 <atan+0x32c>)
 8006dd2:	4629      	mov	r1, r5
 8006dd4:	f7f9 fa78 	bl	80002c8 <__aeabi_dsub>
 8006dd8:	2200      	movs	r2, #0
 8006dda:	4606      	mov	r6, r0
 8006ddc:	460f      	mov	r7, r1
 8006dde:	4b95      	ldr	r3, [pc, #596]	; (8007034 <atan+0x32c>)
 8006de0:	4620      	mov	r0, r4
 8006de2:	4629      	mov	r1, r5
 8006de4:	f7f9 fa72 	bl	80002cc <__adddf3>
 8006de8:	4602      	mov	r2, r0
 8006dea:	460b      	mov	r3, r1
 8006dec:	4630      	mov	r0, r6
 8006dee:	4639      	mov	r1, r7
 8006df0:	f7f9 fd48 	bl	8000884 <__aeabi_ddiv>
 8006df4:	f04f 0a01 	mov.w	sl, #1
 8006df8:	4604      	mov	r4, r0
 8006dfa:	460d      	mov	r5, r1
 8006dfc:	e02e      	b.n	8006e5c <atan+0x154>
 8006dfe:	4b8f      	ldr	r3, [pc, #572]	; (800703c <atan+0x334>)
 8006e00:	429e      	cmp	r6, r3
 8006e02:	dc1d      	bgt.n	8006e40 <atan+0x138>
 8006e04:	ee10 0a10 	vmov	r0, s0
 8006e08:	2200      	movs	r2, #0
 8006e0a:	4b8d      	ldr	r3, [pc, #564]	; (8007040 <atan+0x338>)
 8006e0c:	4629      	mov	r1, r5
 8006e0e:	f7f9 fa5b 	bl	80002c8 <__aeabi_dsub>
 8006e12:	2200      	movs	r2, #0
 8006e14:	4606      	mov	r6, r0
 8006e16:	460f      	mov	r7, r1
 8006e18:	4b89      	ldr	r3, [pc, #548]	; (8007040 <atan+0x338>)
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	4629      	mov	r1, r5
 8006e1e:	f7f9 fc07 	bl	8000630 <__aeabi_dmul>
 8006e22:	2200      	movs	r2, #0
 8006e24:	4b83      	ldr	r3, [pc, #524]	; (8007034 <atan+0x32c>)
 8006e26:	f7f9 fa51 	bl	80002cc <__adddf3>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	4630      	mov	r0, r6
 8006e30:	4639      	mov	r1, r7
 8006e32:	f7f9 fd27 	bl	8000884 <__aeabi_ddiv>
 8006e36:	f04f 0a02 	mov.w	sl, #2
 8006e3a:	4604      	mov	r4, r0
 8006e3c:	460d      	mov	r5, r1
 8006e3e:	e00d      	b.n	8006e5c <atan+0x154>
 8006e40:	462b      	mov	r3, r5
 8006e42:	ee10 2a10 	vmov	r2, s0
 8006e46:	2000      	movs	r0, #0
 8006e48:	497e      	ldr	r1, [pc, #504]	; (8007044 <atan+0x33c>)
 8006e4a:	f7f9 fd1b 	bl	8000884 <__aeabi_ddiv>
 8006e4e:	f04f 0a03 	mov.w	sl, #3
 8006e52:	4604      	mov	r4, r0
 8006e54:	460d      	mov	r5, r1
 8006e56:	e001      	b.n	8006e5c <atan+0x154>
 8006e58:	f04f 3aff 	mov.w	sl, #4294967295
 8006e5c:	4622      	mov	r2, r4
 8006e5e:	462b      	mov	r3, r5
 8006e60:	4620      	mov	r0, r4
 8006e62:	4629      	mov	r1, r5
 8006e64:	f7f9 fbe4 	bl	8000630 <__aeabi_dmul>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	460b      	mov	r3, r1
 8006e6c:	4680      	mov	r8, r0
 8006e6e:	4689      	mov	r9, r1
 8006e70:	f7f9 fbde 	bl	8000630 <__aeabi_dmul>
 8006e74:	a354      	add	r3, pc, #336	; (adr r3, 8006fc8 <atan+0x2c0>)
 8006e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7a:	4606      	mov	r6, r0
 8006e7c:	460f      	mov	r7, r1
 8006e7e:	f7f9 fbd7 	bl	8000630 <__aeabi_dmul>
 8006e82:	a353      	add	r3, pc, #332	; (adr r3, 8006fd0 <atan+0x2c8>)
 8006e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e88:	f7f9 fa20 	bl	80002cc <__adddf3>
 8006e8c:	4632      	mov	r2, r6
 8006e8e:	463b      	mov	r3, r7
 8006e90:	f7f9 fbce 	bl	8000630 <__aeabi_dmul>
 8006e94:	a350      	add	r3, pc, #320	; (adr r3, 8006fd8 <atan+0x2d0>)
 8006e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9a:	f7f9 fa17 	bl	80002cc <__adddf3>
 8006e9e:	4632      	mov	r2, r6
 8006ea0:	463b      	mov	r3, r7
 8006ea2:	f7f9 fbc5 	bl	8000630 <__aeabi_dmul>
 8006ea6:	a34e      	add	r3, pc, #312	; (adr r3, 8006fe0 <atan+0x2d8>)
 8006ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eac:	f7f9 fa0e 	bl	80002cc <__adddf3>
 8006eb0:	4632      	mov	r2, r6
 8006eb2:	463b      	mov	r3, r7
 8006eb4:	f7f9 fbbc 	bl	8000630 <__aeabi_dmul>
 8006eb8:	a34b      	add	r3, pc, #300	; (adr r3, 8006fe8 <atan+0x2e0>)
 8006eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ebe:	f7f9 fa05 	bl	80002cc <__adddf3>
 8006ec2:	4632      	mov	r2, r6
 8006ec4:	463b      	mov	r3, r7
 8006ec6:	f7f9 fbb3 	bl	8000630 <__aeabi_dmul>
 8006eca:	a349      	add	r3, pc, #292	; (adr r3, 8006ff0 <atan+0x2e8>)
 8006ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed0:	f7f9 f9fc 	bl	80002cc <__adddf3>
 8006ed4:	4642      	mov	r2, r8
 8006ed6:	464b      	mov	r3, r9
 8006ed8:	f7f9 fbaa 	bl	8000630 <__aeabi_dmul>
 8006edc:	a346      	add	r3, pc, #280	; (adr r3, 8006ff8 <atan+0x2f0>)
 8006ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee2:	4680      	mov	r8, r0
 8006ee4:	4689      	mov	r9, r1
 8006ee6:	4630      	mov	r0, r6
 8006ee8:	4639      	mov	r1, r7
 8006eea:	f7f9 fba1 	bl	8000630 <__aeabi_dmul>
 8006eee:	a344      	add	r3, pc, #272	; (adr r3, 8007000 <atan+0x2f8>)
 8006ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef4:	f7f9 f9e8 	bl	80002c8 <__aeabi_dsub>
 8006ef8:	4632      	mov	r2, r6
 8006efa:	463b      	mov	r3, r7
 8006efc:	f7f9 fb98 	bl	8000630 <__aeabi_dmul>
 8006f00:	a341      	add	r3, pc, #260	; (adr r3, 8007008 <atan+0x300>)
 8006f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f06:	f7f9 f9df 	bl	80002c8 <__aeabi_dsub>
 8006f0a:	4632      	mov	r2, r6
 8006f0c:	463b      	mov	r3, r7
 8006f0e:	f7f9 fb8f 	bl	8000630 <__aeabi_dmul>
 8006f12:	a33f      	add	r3, pc, #252	; (adr r3, 8007010 <atan+0x308>)
 8006f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f18:	f7f9 f9d6 	bl	80002c8 <__aeabi_dsub>
 8006f1c:	4632      	mov	r2, r6
 8006f1e:	463b      	mov	r3, r7
 8006f20:	f7f9 fb86 	bl	8000630 <__aeabi_dmul>
 8006f24:	a33c      	add	r3, pc, #240	; (adr r3, 8007018 <atan+0x310>)
 8006f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f2a:	f7f9 f9cd 	bl	80002c8 <__aeabi_dsub>
 8006f2e:	4632      	mov	r2, r6
 8006f30:	463b      	mov	r3, r7
 8006f32:	f7f9 fb7d 	bl	8000630 <__aeabi_dmul>
 8006f36:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	460b      	mov	r3, r1
 8006f3e:	d10e      	bne.n	8006f5e <atan+0x256>
 8006f40:	4640      	mov	r0, r8
 8006f42:	4649      	mov	r1, r9
 8006f44:	f7f9 f9c2 	bl	80002cc <__adddf3>
 8006f48:	4622      	mov	r2, r4
 8006f4a:	462b      	mov	r3, r5
 8006f4c:	f7f9 fb70 	bl	8000630 <__aeabi_dmul>
 8006f50:	4602      	mov	r2, r0
 8006f52:	460b      	mov	r3, r1
 8006f54:	4620      	mov	r0, r4
 8006f56:	4629      	mov	r1, r5
 8006f58:	f7f9 f9b6 	bl	80002c8 <__aeabi_dsub>
 8006f5c:	e027      	b.n	8006fae <atan+0x2a6>
 8006f5e:	4640      	mov	r0, r8
 8006f60:	4649      	mov	r1, r9
 8006f62:	f7f9 f9b3 	bl	80002cc <__adddf3>
 8006f66:	4622      	mov	r2, r4
 8006f68:	462b      	mov	r3, r5
 8006f6a:	f7f9 fb61 	bl	8000630 <__aeabi_dmul>
 8006f6e:	4e36      	ldr	r6, [pc, #216]	; (8007048 <atan+0x340>)
 8006f70:	4b36      	ldr	r3, [pc, #216]	; (800704c <atan+0x344>)
 8006f72:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8006f76:	4456      	add	r6, sl
 8006f78:	449a      	add	sl, r3
 8006f7a:	e9da 2300 	ldrd	r2, r3, [sl]
 8006f7e:	f7f9 f9a3 	bl	80002c8 <__aeabi_dsub>
 8006f82:	4622      	mov	r2, r4
 8006f84:	462b      	mov	r3, r5
 8006f86:	f7f9 f99f 	bl	80002c8 <__aeabi_dsub>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006f92:	f7f9 f999 	bl	80002c8 <__aeabi_dsub>
 8006f96:	f1bb 0f00 	cmp.w	fp, #0
 8006f9a:	da08      	bge.n	8006fae <atan+0x2a6>
 8006f9c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8006fa0:	e005      	b.n	8006fae <atan+0x2a6>
 8006fa2:	a11f      	add	r1, pc, #124	; (adr r1, 8007020 <atan+0x318>)
 8006fa4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fa8:	e001      	b.n	8006fae <atan+0x2a6>
 8006faa:	4620      	mov	r0, r4
 8006fac:	4629      	mov	r1, r5
 8006fae:	ec41 0b10 	vmov	d0, r0, r1
 8006fb2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fb6:	bf00      	nop
 8006fb8:	54442d18 	.word	0x54442d18
 8006fbc:	bff921fb 	.word	0xbff921fb
 8006fc0:	8800759c 	.word	0x8800759c
 8006fc4:	7e37e43c 	.word	0x7e37e43c
 8006fc8:	e322da11 	.word	0xe322da11
 8006fcc:	3f90ad3a 	.word	0x3f90ad3a
 8006fd0:	24760deb 	.word	0x24760deb
 8006fd4:	3fa97b4b 	.word	0x3fa97b4b
 8006fd8:	a0d03d51 	.word	0xa0d03d51
 8006fdc:	3fb10d66 	.word	0x3fb10d66
 8006fe0:	c54c206e 	.word	0xc54c206e
 8006fe4:	3fb745cd 	.word	0x3fb745cd
 8006fe8:	920083ff 	.word	0x920083ff
 8006fec:	3fc24924 	.word	0x3fc24924
 8006ff0:	5555550d 	.word	0x5555550d
 8006ff4:	3fd55555 	.word	0x3fd55555
 8006ff8:	2c6a6c2f 	.word	0x2c6a6c2f
 8006ffc:	bfa2b444 	.word	0xbfa2b444
 8007000:	52defd9a 	.word	0x52defd9a
 8007004:	3fadde2d 	.word	0x3fadde2d
 8007008:	af749a6d 	.word	0xaf749a6d
 800700c:	3fb3b0f2 	.word	0x3fb3b0f2
 8007010:	fe231671 	.word	0xfe231671
 8007014:	3fbc71c6 	.word	0x3fbc71c6
 8007018:	9998ebc4 	.word	0x9998ebc4
 800701c:	3fc99999 	.word	0x3fc99999
 8007020:	54442d18 	.word	0x54442d18
 8007024:	3ff921fb 	.word	0x3ff921fb
 8007028:	440fffff 	.word	0x440fffff
 800702c:	7ff00000 	.word	0x7ff00000
 8007030:	3fdbffff 	.word	0x3fdbffff
 8007034:	3ff00000 	.word	0x3ff00000
 8007038:	3ff2ffff 	.word	0x3ff2ffff
 800703c:	40037fff 	.word	0x40037fff
 8007040:	3ff80000 	.word	0x3ff80000
 8007044:	bff00000 	.word	0xbff00000
 8007048:	08007500 	.word	0x08007500
 800704c:	080074e0 	.word	0x080074e0

08007050 <fabs>:
 8007050:	ec53 2b10 	vmov	r2, r3, d0
 8007054:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007058:	ec43 2b10 	vmov	d0, r2, r3
 800705c:	4770      	bx	lr
	...

08007060 <sqrt>:
 8007060:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007064:	ed2d 8b02 	vpush	{d8}
 8007068:	b08b      	sub	sp, #44	; 0x2c
 800706a:	ec55 4b10 	vmov	r4, r5, d0
 800706e:	f000 f853 	bl	8007118 <__ieee754_sqrt>
 8007072:	4b27      	ldr	r3, [pc, #156]	; (8007110 <sqrt+0xb0>)
 8007074:	eeb0 8a40 	vmov.f32	s16, s0
 8007078:	eef0 8a60 	vmov.f32	s17, s1
 800707c:	f993 6000 	ldrsb.w	r6, [r3]
 8007080:	1c73      	adds	r3, r6, #1
 8007082:	d03b      	beq.n	80070fc <sqrt+0x9c>
 8007084:	4622      	mov	r2, r4
 8007086:	462b      	mov	r3, r5
 8007088:	4620      	mov	r0, r4
 800708a:	4629      	mov	r1, r5
 800708c:	f7f9 fd6a 	bl	8000b64 <__aeabi_dcmpun>
 8007090:	4607      	mov	r7, r0
 8007092:	2800      	cmp	r0, #0
 8007094:	d132      	bne.n	80070fc <sqrt+0x9c>
 8007096:	f04f 0800 	mov.w	r8, #0
 800709a:	f04f 0900 	mov.w	r9, #0
 800709e:	4642      	mov	r2, r8
 80070a0:	464b      	mov	r3, r9
 80070a2:	4620      	mov	r0, r4
 80070a4:	4629      	mov	r1, r5
 80070a6:	f7f9 fd35 	bl	8000b14 <__aeabi_dcmplt>
 80070aa:	b338      	cbz	r0, 80070fc <sqrt+0x9c>
 80070ac:	2301      	movs	r3, #1
 80070ae:	9300      	str	r3, [sp, #0]
 80070b0:	4b18      	ldr	r3, [pc, #96]	; (8007114 <sqrt+0xb4>)
 80070b2:	9301      	str	r3, [sp, #4]
 80070b4:	9708      	str	r7, [sp, #32]
 80070b6:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80070ba:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80070be:	b916      	cbnz	r6, 80070c6 <sqrt+0x66>
 80070c0:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80070c4:	e009      	b.n	80070da <sqrt+0x7a>
 80070c6:	4642      	mov	r2, r8
 80070c8:	464b      	mov	r3, r9
 80070ca:	4640      	mov	r0, r8
 80070cc:	4649      	mov	r1, r9
 80070ce:	f7f9 fbd9 	bl	8000884 <__aeabi_ddiv>
 80070d2:	2e02      	cmp	r6, #2
 80070d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80070d8:	d003      	beq.n	80070e2 <sqrt+0x82>
 80070da:	4668      	mov	r0, sp
 80070dc:	f000 f8d0 	bl	8007280 <matherr>
 80070e0:	b918      	cbnz	r0, 80070ea <sqrt+0x8a>
 80070e2:	f000 f8cf 	bl	8007284 <__errno>
 80070e6:	2321      	movs	r3, #33	; 0x21
 80070e8:	6003      	str	r3, [r0, #0]
 80070ea:	9b08      	ldr	r3, [sp, #32]
 80070ec:	b11b      	cbz	r3, 80070f6 <sqrt+0x96>
 80070ee:	f000 f8c9 	bl	8007284 <__errno>
 80070f2:	9b08      	ldr	r3, [sp, #32]
 80070f4:	6003      	str	r3, [r0, #0]
 80070f6:	ed9d 0b06 	vldr	d0, [sp, #24]
 80070fa:	e003      	b.n	8007104 <sqrt+0xa4>
 80070fc:	eeb0 0a48 	vmov.f32	s0, s16
 8007100:	eef0 0a68 	vmov.f32	s1, s17
 8007104:	b00b      	add	sp, #44	; 0x2c
 8007106:	ecbd 8b02 	vpop	{d8}
 800710a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800710e:	bf00      	nop
 8007110:	2000059c 	.word	0x2000059c
 8007114:	08007520 	.word	0x08007520

08007118 <__ieee754_sqrt>:
 8007118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800711c:	4957      	ldr	r1, [pc, #348]	; (800727c <__ieee754_sqrt+0x164>)
 800711e:	4f57      	ldr	r7, [pc, #348]	; (800727c <__ieee754_sqrt+0x164>)
 8007120:	ec55 4b10 	vmov	r4, r5, d0
 8007124:	4029      	ands	r1, r5
 8007126:	42b9      	cmp	r1, r7
 8007128:	462a      	mov	r2, r5
 800712a:	462b      	mov	r3, r5
 800712c:	4626      	mov	r6, r4
 800712e:	d10c      	bne.n	800714a <__ieee754_sqrt+0x32>
 8007130:	ee10 2a10 	vmov	r2, s0
 8007134:	462b      	mov	r3, r5
 8007136:	ee10 0a10 	vmov	r0, s0
 800713a:	4629      	mov	r1, r5
 800713c:	f7f9 fa78 	bl	8000630 <__aeabi_dmul>
 8007140:	4622      	mov	r2, r4
 8007142:	462b      	mov	r3, r5
 8007144:	f7f9 f8c2 	bl	80002cc <__adddf3>
 8007148:	e094      	b.n	8007274 <__ieee754_sqrt+0x15c>
 800714a:	2d00      	cmp	r5, #0
 800714c:	dc11      	bgt.n	8007172 <__ieee754_sqrt+0x5a>
 800714e:	f025 4100 	bic.w	r1, r5, #2147483648	; 0x80000000
 8007152:	4321      	orrs	r1, r4
 8007154:	f000 808b 	beq.w	800726e <__ieee754_sqrt+0x156>
 8007158:	b15d      	cbz	r5, 8007172 <__ieee754_sqrt+0x5a>
 800715a:	ee10 2a10 	vmov	r2, s0
 800715e:	462b      	mov	r3, r5
 8007160:	4620      	mov	r0, r4
 8007162:	4629      	mov	r1, r5
 8007164:	f7f9 f8b0 	bl	80002c8 <__aeabi_dsub>
 8007168:	4602      	mov	r2, r0
 800716a:	460b      	mov	r3, r1
 800716c:	f7f9 fb8a 	bl	8000884 <__aeabi_ddiv>
 8007170:	e080      	b.n	8007274 <__ieee754_sqrt+0x15c>
 8007172:	1512      	asrs	r2, r2, #20
 8007174:	d112      	bne.n	800719c <__ieee754_sqrt+0x84>
 8007176:	b91b      	cbnz	r3, 8007180 <__ieee754_sqrt+0x68>
 8007178:	0af3      	lsrs	r3, r6, #11
 800717a:	3a15      	subs	r2, #21
 800717c:	0576      	lsls	r6, r6, #21
 800717e:	e7fa      	b.n	8007176 <__ieee754_sqrt+0x5e>
 8007180:	2100      	movs	r1, #0
 8007182:	02d8      	lsls	r0, r3, #11
 8007184:	d402      	bmi.n	800718c <__ieee754_sqrt+0x74>
 8007186:	005b      	lsls	r3, r3, #1
 8007188:	3101      	adds	r1, #1
 800718a:	e7fa      	b.n	8007182 <__ieee754_sqrt+0x6a>
 800718c:	1e48      	subs	r0, r1, #1
 800718e:	1a12      	subs	r2, r2, r0
 8007190:	f1c1 0020 	rsb	r0, r1, #32
 8007194:	fa26 f000 	lsr.w	r0, r6, r0
 8007198:	4303      	orrs	r3, r0
 800719a:	408e      	lsls	r6, r1
 800719c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80071a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071a4:	07d1      	lsls	r1, r2, #31
 80071a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071aa:	bf42      	ittt	mi
 80071ac:	005b      	lslmi	r3, r3, #1
 80071ae:	eb03 73d6 	addmi.w	r3, r3, r6, lsr #31
 80071b2:	0076      	lslmi	r6, r6, #1
 80071b4:	1055      	asrs	r5, r2, #1
 80071b6:	f04f 0e00 	mov.w	lr, #0
 80071ba:	eb03 72d6 	add.w	r2, r3, r6, lsr #31
 80071be:	4413      	add	r3, r2
 80071c0:	0076      	lsls	r6, r6, #1
 80071c2:	2216      	movs	r2, #22
 80071c4:	4677      	mov	r7, lr
 80071c6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80071ca:	1878      	adds	r0, r7, r1
 80071cc:	4298      	cmp	r0, r3
 80071ce:	bfde      	ittt	le
 80071d0:	1a1b      	suble	r3, r3, r0
 80071d2:	1847      	addle	r7, r0, r1
 80071d4:	448e      	addle	lr, r1
 80071d6:	005b      	lsls	r3, r3, #1
 80071d8:	3a01      	subs	r2, #1
 80071da:	eb03 73d6 	add.w	r3, r3, r6, lsr #31
 80071de:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80071e2:	ea4f 0646 	mov.w	r6, r6, lsl #1
 80071e6:	d1f0      	bne.n	80071ca <__ieee754_sqrt+0xb2>
 80071e8:	2420      	movs	r4, #32
 80071ea:	4694      	mov	ip, r2
 80071ec:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80071f0:	429f      	cmp	r7, r3
 80071f2:	eb01 000c 	add.w	r0, r1, ip
 80071f6:	db02      	blt.n	80071fe <__ieee754_sqrt+0xe6>
 80071f8:	d116      	bne.n	8007228 <__ieee754_sqrt+0x110>
 80071fa:	42b0      	cmp	r0, r6
 80071fc:	d813      	bhi.n	8007226 <__ieee754_sqrt+0x10e>
 80071fe:	2800      	cmp	r0, #0
 8007200:	eb00 0c01 	add.w	ip, r0, r1
 8007204:	da05      	bge.n	8007212 <__ieee754_sqrt+0xfa>
 8007206:	f1bc 0f00 	cmp.w	ip, #0
 800720a:	db02      	blt.n	8007212 <__ieee754_sqrt+0xfa>
 800720c:	f107 0801 	add.w	r8, r7, #1
 8007210:	e000      	b.n	8007214 <__ieee754_sqrt+0xfc>
 8007212:	46b8      	mov	r8, r7
 8007214:	1bdb      	subs	r3, r3, r7
 8007216:	42b0      	cmp	r0, r6
 8007218:	bf88      	it	hi
 800721a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800721e:	1a36      	subs	r6, r6, r0
 8007220:	440a      	add	r2, r1
 8007222:	4647      	mov	r7, r8
 8007224:	e000      	b.n	8007228 <__ieee754_sqrt+0x110>
 8007226:	463b      	mov	r3, r7
 8007228:	eb03 70d6 	add.w	r0, r3, r6, lsr #31
 800722c:	3c01      	subs	r4, #1
 800722e:	4403      	add	r3, r0
 8007230:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8007234:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007238:	d1da      	bne.n	80071f0 <__ieee754_sqrt+0xd8>
 800723a:	4333      	orrs	r3, r6
 800723c:	d007      	beq.n	800724e <__ieee754_sqrt+0x136>
 800723e:	1c53      	adds	r3, r2, #1
 8007240:	bf13      	iteet	ne
 8007242:	f002 0301 	andne.w	r3, r2, #1
 8007246:	f10e 0e01 	addeq.w	lr, lr, #1
 800724a:	4622      	moveq	r2, r4
 800724c:	18d2      	addne	r2, r2, r3
 800724e:	ea4f 046e 	mov.w	r4, lr, asr #1
 8007252:	0853      	lsrs	r3, r2, #1
 8007254:	f104 547f 	add.w	r4, r4, #1069547520	; 0x3fc00000
 8007258:	f01e 0f01 	tst.w	lr, #1
 800725c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
 8007260:	bf18      	it	ne
 8007262:	f043 4300 	orrne.w	r3, r3, #2147483648	; 0x80000000
 8007266:	eb04 5105 	add.w	r1, r4, r5, lsl #20
 800726a:	4618      	mov	r0, r3
 800726c:	e002      	b.n	8007274 <__ieee754_sqrt+0x15c>
 800726e:	ee10 0a10 	vmov	r0, s0
 8007272:	4629      	mov	r1, r5
 8007274:	ec41 0b10 	vmov	d0, r0, r1
 8007278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800727c:	7ff00000 	.word	0x7ff00000

08007280 <matherr>:
 8007280:	2000      	movs	r0, #0
 8007282:	4770      	bx	lr

08007284 <__errno>:
 8007284:	4b01      	ldr	r3, [pc, #4]	; (800728c <__errno+0x8>)
 8007286:	6818      	ldr	r0, [r3, #0]
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	20000560 	.word	0x20000560

08007290 <_sbrk>:
 8007290:	4b04      	ldr	r3, [pc, #16]	; (80072a4 <_sbrk+0x14>)
 8007292:	6819      	ldr	r1, [r3, #0]
 8007294:	4602      	mov	r2, r0
 8007296:	b909      	cbnz	r1, 800729c <_sbrk+0xc>
 8007298:	4903      	ldr	r1, [pc, #12]	; (80072a8 <_sbrk+0x18>)
 800729a:	6019      	str	r1, [r3, #0]
 800729c:	6818      	ldr	r0, [r3, #0]
 800729e:	4402      	add	r2, r0
 80072a0:	601a      	str	r2, [r3, #0]
 80072a2:	4770      	bx	lr
 80072a4:	20000694 	.word	0x20000694
 80072a8:	200009c8 	.word	0x200009c8

080072ac <_init>:
 80072ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ae:	bf00      	nop
 80072b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072b2:	bc08      	pop	{r3}
 80072b4:	469e      	mov	lr, r3
 80072b6:	4770      	bx	lr

080072b8 <_fini>:
 80072b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ba:	bf00      	nop
 80072bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072be:	bc08      	pop	{r3}
 80072c0:	469e      	mov	lr, r3
 80072c2:	4770      	bx	lr
