bicg_refsrc_3_Isrc_4_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_3_Isrc_6_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_3_Isrc_9_3_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else (if (Isnk1 < 2) then (4 + 4) else (B1 + 5)))
bicg_refsrc_7_Isrc_15_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
bicg_refsrc_7_Isrc_17_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_3_Isrc_10_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_3_Isrc_10_19_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk1) then 0 else (4 + 5))
bicg_refsrc_8_Isrc_2_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (4 + 4)
bicg_refsrc_8_Isrc_4_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else (4 + 4))
bicg_refsrc_3_Isrc_19_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else (4 + 4))
bicg_refsrc_8_Isrc_10_0_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else (4 + 4))
bicg_refsrc_4_Isrc_0_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_4_Isrc_10_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_4_Isrc_10_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_4_Isrc_17_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else 3)
bicg_refsrc_8_Isrc_17_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
bicg_refsrc_0_Isrc_0_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 1
bicg_refsrc_0_Isrc_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else 1)
bicg_refsrc_9_Isrc_0_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 5)
bicg_refsrc_9_Isrc_1_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 5
bicg_refsrc_9_Isrc_5_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_5_Isrc_2_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
bicg_refsrc_1_Isrc_19_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 5)
bicg_refsrc_9_Isrc_6_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_9_Isrc_14_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_5_Isrc_9_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isnk0) then 0 else 5)
bicg_refsrc_2_Isrc_0_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_2_Isrc_3_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else 3)
bicg_refsrc_5_Isrc_11_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_2_Isrc_3_11_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_5_Isrc_12_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_5_Isrc_13_0_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else 5)
bicg_refsrc_2_Isrc_4_19_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_5_Isrc_15_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else 5)
bicg_refsrc_8_Isrc_1_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (4 + 4)
bicg_refsrc_6_Isrc_1_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 3
bicg_refsrc_2_Isrc_7_19_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_9_Isrc_17_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_6_Isrc_1_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else 3)
bicg_refsrc_2_Isrc_8_3_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 3)
bicg_refsrc_6_Isrc_1_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_8_Isrc_1_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else (Isrc1 - 5))
bicg_refsrc_8_Isrc_1_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else (Isrc1 - 5))
bicg_refsrc_2_Isrc_6_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_2_Isrc_6_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_8_Isrc_9_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else (Isrc1 - 5))
bicg_refsrc_8_Isrc_9_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else (Isrc1 - 5))
bicg_refsrc_9_Isrc_16_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isnk0) then 0 else 5)
bicg_refsrc_9_Isrc_16_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isnk0) then 0 else 5)
bicg_refsrc_4_Isrc_0_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_4_Isrc_0_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_8_Isrc_13_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < 1) then 0 else (B1 * B1))
bicg_refsrc_8_Isrc_13_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < 1) then 0 else (B1 * B1))
bicg_refsrc_5_Isrc_9_19_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isrc1) then 0 else ((B1 * 6) + (B1 - 6)))
bicg_refsrc_9_Isrc_6_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_9_Isrc_6_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_1_Isrc_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 5)
bicg_refsrc_1_Isrc_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 5)
bicg_refsrc_3_Isrc_13_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else (Isnk0 - 5))
bicg_refsrc_3_Isrc_13_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else (Isnk0 - 5))
bicg_refsrc_9_Isrc_7_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_9_Isrc_7_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_0_Isrc_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 - Isrc0)
bicg_refsrc_0_Isrc_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 - Isrc0)
bicg_refsrc_6_Isrc_3_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else 3)
bicg_refsrc_6_Isrc_3_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else 3)
bicg_refsrc_1_Isrc_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 5)
bicg_refsrc_1_Isrc_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 5)
bicg_refsrc_9_Isrc_12_19_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 - Isrc0)
bicg_refsrc_9_Isrc_12_19_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 - Isrc0)
bicg_refsrc_7_Isrc_15_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_7_Isrc_15_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_9_Isrc_19_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_9_Isrc_19_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_3_Isrc_2_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else (2 * 4))
bicg_refsrc_3_Isrc_2_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else (2 * 4))
bicg_refsrc_7_Isrc_12_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_7_Isrc_12_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_5_Isrc_18_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isrc1) then 0 else (if (B1 < Isrc0) then ((6 - Isnk1) * (3 - B0)) else ((B1 + 0) + (Isnk0 * 6))))
bicg_refsrc_5_Isrc_18_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isrc1) then 0 else (if (B1 < Isrc0) then ((6 - Isnk1) * (3 - B0)) else ((B1 + 0) + (Isnk0 * 6))))
bicg_refsrc_4_Isrc_6_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 3)
bicg_refsrc_4_Isrc_6_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 3)
bicg_refsrc_7_Isrc_15_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < 2) then 0 else 5)
bicg_refsrc_7_Isrc_15_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < 2) then 0 else 5)
bicg_refsrc_9_Isrc_0_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else 5)
bicg_refsrc_9_Isrc_0_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else 5)
bicg_refsrc_7_Isrc_6_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_7_Isrc_6_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_5_Isrc_12_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk1) then 0 else 5)
bicg_refsrc_5_Isrc_12_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk1) then 0 else 5)
bicg_refsrc_4_Isrc_0_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_4_Isrc_0_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_2_Isrc_16_11_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_2_Isrc_16_11_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_5_Isrc_5_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_5_Isrc_5_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_9_Isrc_15_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_9_Isrc_15_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_9_Isrc_11_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_9_Isrc_11_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_4_Isrc_5_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else 3)
bicg_refsrc_4_Isrc_5_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else 3)
bicg_refsrc_8_Isrc_8_0_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 * Isnk1)
bicg_refsrc_8_Isrc_8_0_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 * Isnk1)
bicg_refsrc_4_Isrc_2_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_4_Isrc_2_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_3_Isrc_3_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else (2 * 4))
bicg_refsrc_3_Isrc_3_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else (2 * 4))
bicg_refsrc_4_Isrc_2_19_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_4_Isrc_2_19_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_3_Isrc_17_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (if (Isnk1 < 2) then (B0 - Isnk1) else (B1 - 3)))
bicg_refsrc_3_Isrc_17_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (if (Isnk1 < 2) then (B0 - Isnk1) else (B1 - 3)))
bicg_refsrc_5_Isrc_12_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_5_Isrc_12_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_4_Isrc_16_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isnk0 < B0)) then 0 else 3)
bicg_refsrc_4_Isrc_16_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isnk0 < B0)) then 0 else 3)
bicg_refsrc_8_Isrc_9_19_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isrc1) then 0 else ((B1 * 6) + (B1 - 3)))
bicg_refsrc_4_Isrc_5_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_4_Isrc_5_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_5_Isrc_13_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk1) then 0 else 5)
bicg_refsrc_5_Isrc_13_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk1) then 0 else 5)
bicg_refsrc_6_Isrc_4_19_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_6_Isrc_4_19_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_6_Isrc_3_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_6_Isrc_3_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_6_Isrc_4_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isnk0 < B0)) then 0 else 3)
bicg_refsrc_6_Isrc_4_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isnk0 < B0)) then 0 else 3)
bicg_refsrc_2_Isrc_6_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_2_Isrc_6_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_3_Isrc_16_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else (4 * 2))
bicg_refsrc_3_Isrc_16_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else (4 * 2))
bicg_refsrc_7_Isrc_0_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else (5 + Isnk0))
bicg_refsrc_7_Isrc_0_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else (5 + Isnk0))
bicg_refsrc_7_Isrc_15_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_7_Isrc_15_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_9_Isrc_14_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_9_Isrc_14_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_3_Isrc_1_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else (2 * 4))
bicg_refsrc_3_Isrc_1_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else (2 * 4))
bicg_refsrc_5_Isrc_2_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 5
bicg_refsrc_5_Isrc_2_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 5
bicg_refsrc_7_Isrc_11_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isnk0) then 0 else 5)
bicg_refsrc_7_Isrc_11_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isnk0) then 0 else 5)
bicg_refsrc_9_Isrc_4_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 - 4)
bicg_refsrc_9_Isrc_4_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 - 4)
bicg_refsrc_8_Isrc_19_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isnk0) then 0 else (2 * 4))
bicg_refsrc_8_Isrc_19_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isnk0) then 0 else (2 * 4))
bicg_refsrc_1_Isrc_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 5)
bicg_refsrc_1_Isrc_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 5)
bicg_refsrc_8_Isrc_1_8_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else Isrc1)
bicg_refsrc_8_Isrc_1_8_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B1) then 0 else Isrc1)
bicg_refsrc_5_Isrc_16_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_5_Isrc_16_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_7_Isrc_13_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_7_Isrc_13_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_8_Isrc_5_0_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < 1) then 0 else (2 * 4))
bicg_refsrc_8_Isrc_5_0_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < 1) then 0 else (2 * 4))
bicg_refsrc_2_Isrc_14_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isnk0 < B0)) then 0 else 3)
bicg_refsrc_2_Isrc_14_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isnk0 < B0)) then 0 else 3)
bicg_refsrc_4_Isrc_8_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_4_Isrc_8_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_8_Isrc_2_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (2 * 4)
bicg_refsrc_8_Isrc_2_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (2 * 4)
bicg_refsrc_3_Isrc_14_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (Isnk0 - 6))
bicg_refsrc_3_Isrc_14_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (Isnk0 - 6))
bicg_refsrc_2_Isrc_13_0_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else 3)
bicg_refsrc_2_Isrc_13_0_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else 3)
bicg_refsrc_5_Isrc_18_19_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isrc1) then 0 else ((B1 + 0) + (Isnk0 * 6)))
bicg_refsrc_5_Isrc_18_19_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isrc1) then 0 else ((B1 + 0) + (Isnk0 * 6)))
bicg_refsrc_9_Isrc_6_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 - 6)
bicg_refsrc_9_Isrc_6_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 - 6)
bicg_refsrc_6_Isrc_2_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 3
bicg_refsrc_6_Isrc_2_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 3
bicg_refsrc_3_Isrc_8_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else Isnk0)
bicg_refsrc_3_Isrc_8_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else Isnk0)
bicg_refsrc_4_Isrc_7_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_4_Isrc_7_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_8_Isrc_18_8_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else Isrc1)
bicg_refsrc_8_Isrc_18_8_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else Isrc1)
bicg_refsrc_7_Isrc_15_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_7_Isrc_15_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
bicg_refsrc_2_Isrc_8_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_2_Isrc_8_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isrc1 < B1)) then 0 else 3)
bicg_refsrc_9_Isrc_12_0_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 * 5)
bicg_refsrc_9_Isrc_12_0_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 * 5)
bicg_refsrc_6_Isrc_1_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isrc1) then 0 else 3)
bicg_refsrc_6_Isrc_4_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 3)
bicg_refsrc_2_Isrc_14_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else 3)
bicg_refsrc_6_Isrc_4_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_2_Isrc_19_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isnk0) then 0 else 3)
bicg_refsrc_6_Isrc_12_0_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_6_Isrc_12_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_6_Isrc_18_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
bicg_refsrc_7_Isrc_8_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B0) then 0 else 5)
