// Seed: 2690730015
`timescale 1ps / 1 ps
module module_0 (
    input  logic id_0,
    output wand  id_1,
    output logic id_2
);
  logic id_3;
  assign id_1[1] = 1;
endmodule
