Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      rrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f62ed300000,32768
launching memcpy command : MemcpyHtoD,0x00007f62ed308000,98304
launching memcpy command : MemcpyHtoD,0x00007f62ed320000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed321000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed322000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed323000,16384
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 16898
gpu_sim_insn = 45318
gpu_ipc =       2.6819
gpu_tot_sim_cycle = 16898
gpu_tot_sim_insn = 45318
gpu_tot_ipc =       2.6819
gpu_tot_issued_cta = 8
gpu_occupancy = 11.5000% 
gpu_tot_occupancy = 11.5000% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0096
partiton_level_parallism_total  =       0.0096
partiton_level_parallism_util =       3.1346
partiton_level_parallism_util_total  =       3.1346
L2_BW  =       0.3704 GB/Sec
L2_BW_total  =       0.3704 GB/Sec
gpu_total_sim_rate=22659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 57632
gpgpu_n_tot_w_icount = 1801
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:451	W0_Idle:49100	W0_Scoreboard:36706	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1407
single_issue_nums: WS0:625	WS1:392	WS2:392	WS3:392	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 651 
max_icnt2mem_latency = 42 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 636 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:90 	0 	0 	56 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 162/34 = 4.764706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         634       641    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         636       641    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         635       638    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         637       641    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         631       644    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         637       636    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         638       644    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         641       641    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         641       644    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         633       634    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         635       644    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         687       632    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         641       637    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         644       634    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         641       638    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         637       634    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98567 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=10 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001116
n_activity=664 dram_eff=0.01657
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98453i bk5: 5a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.719512
Bank_Level_Parallism_Col = 1.613497
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006135
GrpLevelPara = 1.613497 

BW Util details:
bwutil = 0.000112 
total_CMD = 98580 
util_bw = 11 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98416 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98567 
Read = 10 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98568 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001014
n_activity=583 dram_eff=0.01715
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98439i bk5: 4a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.597701
Bank_Level_Parallism_Col = 1.595376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005780
GrpLevelPara = 1.595376 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98406 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98568 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98568 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001014
n_activity=528 dram_eff=0.01894
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723926
Bank_Level_Parallism_Col = 1.617284
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012346
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98417 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98568 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98569 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.13e-05
n_activity=496 dram_eff=0.01815
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98439i bk5: 4a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.601156
Bank_Level_Parallism_Col = 1.598837
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005814
GrpLevelPara = 1.598837 

BW Util details:
bwutil = 0.000091 
total_CMD = 98580 
util_bw = 9 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98407 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98569 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98568 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001014
n_activity=528 dram_eff=0.01894
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.723926
Bank_Level_Parallism_Col = 1.617284
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012346
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98417 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98568 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98568 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001014
n_activity=507 dram_eff=0.01972
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98439i bk5: 4a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.597701
Bank_Level_Parallism_Col = 1.595376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011561
GrpLevelPara = 1.595376 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98406 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98568 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98567 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001014
n_activity=869 dram_eff=0.01151
bk0: 1a 98481i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450382
Bank_Level_Parallism_Col = 1.384615
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.384615 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 98318 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98567 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98569 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.13e-05
n_activity=545 dram_eff=0.01651
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98439i bk5: 4a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601156
Bank_Level_Parallism_Col = 1.598837
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.598837 

BW Util details:
bwutil = 0.000091 
total_CMD = 98580 
util_bw = 9 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98407 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98569 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98570 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.115e-05
n_activity=452 dram_eff=0.0177
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.732919
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.000081 
total_CMD = 98580 
util_bw = 8 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98419 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98570 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98565 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=10 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001319
n_activity=746 dram_eff=0.01743
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98439i bk5: 5a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.587571
Bank_Level_Parallism_Col = 1.585227
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.017045
GrpLevelPara = 1.585227 

BW Util details:
bwutil = 0.000132 
total_CMD = 98580 
util_bw = 13 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98403 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98565 
Read = 10 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98569 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.13e-05
n_activity=490 dram_eff=0.01837
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728395
Bank_Level_Parallism_Col = 1.621118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006211
GrpLevelPara = 1.621118 

BW Util details:
bwutil = 0.000091 
total_CMD = 98580 
util_bw = 9 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98418 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98569 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98567 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001116
n_activity=617 dram_eff=0.01783
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 5a 98439i bk5: 4a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.594286
Bank_Level_Parallism_Col = 1.591954
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011494
GrpLevelPara = 1.591954 

BW Util details:
bwutil = 0.000112 
total_CMD = 98580 
util_bw = 11 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98405 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98567 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98565 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=11 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001217
n_activity=994 dram_eff=0.01207
bk0: 2a 98481i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 5a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.446970
Bank_Level_Parallism_Col = 1.381679
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003817
GrpLevelPara = 1.381679 

BW Util details:
bwutil = 0.000122 
total_CMD = 98580 
util_bw = 12 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 98316 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98565 
Read = 11 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98568 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001014
n_activity=583 dram_eff=0.01715
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98439i bk5: 5a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.597701
Bank_Level_Parallism_Col = 1.595376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005780
GrpLevelPara = 1.595376 

BW Util details:
bwutil = 0.000101 
total_CMD = 98580 
util_bw = 10 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98406 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98568 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98569 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.13e-05
n_activity=490 dram_eff=0.01837
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98453i bk5: 4a 98436i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.728395
Bank_Level_Parallism_Col = 1.621118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006211
GrpLevelPara = 1.621118 

BW Util details:
bwutil = 0.000091 
total_CMD = 98580 
util_bw = 9 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 98418 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98569 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388517
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=98580 n_nop=98567 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001116
n_activity=621 dram_eff=0.01771
bk0: 0a 98580i bk1: 0a 98580i bk2: 0a 98580i bk3: 0a 98580i bk4: 4a 98439i bk5: 5a 98453i bk6: 0a 98580i bk7: 0a 98580i bk8: 0a 98580i bk9: 0a 98580i bk10: 0a 98580i bk11: 0a 98580i bk12: 0a 98580i bk13: 0a 98580i bk14: 0a 98580i bk15: 0a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.594286
Bank_Level_Parallism_Col = 1.591954
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011494
GrpLevelPara = 1.591954 

BW Util details:
bwutil = 0.000112 
total_CMD = 98580 
util_bw = 11 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 98405 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98580 
n_nop = 98567 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00385474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 16898
Req_Network_injected_packets_per_cycle =       0.0096 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1346
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 16898
Reply_Network_injected_packets_per_cycle =        0.0096
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.1538
Reply_Bank_Level_Parallism =       3.1346
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 22659 (inst/sec)
gpgpu_simulation_rate = 8449 (cycle/sec)
gpgpu_silicon_slowdown = 142028x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5896
gpu_sim_insn = 49292
gpu_ipc =       8.3602
gpu_tot_sim_cycle = 22794
gpu_tot_sim_insn = 94610
gpu_tot_ipc =       4.1507
gpu_tot_issued_cta = 16
gpu_occupancy = 21.3363% 
gpu_tot_occupancy = 14.5134% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0285
partiton_level_parallism_total  =       0.0145
partiton_level_parallism_util =       4.3077
partiton_level_parallism_util_total  =       3.6374
L2_BW  =       1.0942 GB/Sec
L2_BW_total  =       0.5576 GB/Sec
gpu_total_sim_rate=47305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 109, Miss = 69, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 36, Miss = 35, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 40, Miss = 38, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36, Miss = 35, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 40, Miss = 38, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.8672
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
290, 25, 25, 25, 25, 25, 40, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 115680
gpgpu_n_tot_w_icount = 3615
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1027	W0_Idle:64660	W0_Scoreboard:57736	W1:413	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2933
single_issue_nums: WS0:1056	WS1:823	WS2:883	WS3:853	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 651 
max_icnt2mem_latency = 44 
maxmrqlatency = 19 
max_icnt2sh_latency = 4 
averagemflatency = 601 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:201 	23 	3 	57 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	322 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan 18.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 300/34 = 8.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        10         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 30
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         657       662    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         657       636    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         686       687    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         687       636    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         679       637    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         687       634    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         662       637    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         662       636    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         636       637    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         675       656    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         633       638    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         688       678    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         626       657    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         637       703    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         636       687    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         635       703    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132958 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=18 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001429
n_activity=810 dram_eff=0.02346
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 9a 132814i bk5: 9a 132812i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.632558
Bank_Level_Parallism_Col = 1.551402
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004673
GrpLevelPara = 1.551402 

BW Util details:
bwutil = 0.000143 
total_CMD = 132979 
util_bw = 19 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 132764 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132958 
Read = 18 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00305311
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132959 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001354
n_activity=738 dram_eff=0.02439
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 9a 132801i bk5: 8a 132815i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.512605
Bank_Level_Parallism_Col = 1.510548
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004219
GrpLevelPara = 1.510548 

BW Util details:
bwutil = 0.000135 
total_CMD = 132979 
util_bw = 18 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 132741 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132959 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00311327
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132959 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001354
n_activity=674 dram_eff=0.02671
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 8a 132814i bk5: 8a 132812i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.635514
Bank_Level_Parallism_Col = 1.553991
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009390
GrpLevelPara = 1.553991 

BW Util details:
bwutil = 0.000135 
total_CMD = 132979 
util_bw = 18 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 132765 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132959 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00305311
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132960 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001278
n_activity=651 dram_eff=0.02611
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 8a 132801i bk5: 8a 132815i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.514768
Bank_Level_Parallism_Col = 1.512712
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004237
GrpLevelPara = 1.512712 

BW Util details:
bwutil = 0.000128 
total_CMD = 132979 
util_bw = 17 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 132742 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132960 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00311327
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132959 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001354
n_activity=674 dram_eff=0.02671
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 8a 132814i bk5: 8a 132812i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.635514
Bank_Level_Parallism_Col = 1.553991
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009390
GrpLevelPara = 1.553991 

BW Util details:
bwutil = 0.000135 
total_CMD = 132979 
util_bw = 18 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 132765 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132959 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00305311
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132959 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001354
n_activity=662 dram_eff=0.02719
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 8a 132801i bk5: 8a 132815i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.512605
Bank_Level_Parallism_Col = 1.510548
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008439
GrpLevelPara = 1.510548 

BW Util details:
bwutil = 0.000135 
total_CMD = 132979 
util_bw = 18 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 132741 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132959 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00311327
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132958 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001354
n_activity=1015 dram_eff=0.01773
bk0: 1a 132880i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 9a 132814i bk5: 8a 132812i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434505
Bank_Level_Parallism_Col = 1.379421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.379421 

BW Util details:
bwutil = 0.000135 
total_CMD = 132979 
util_bw = 18 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 132666 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132958 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00305311
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132960 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001278
n_activity=700 dram_eff=0.02429
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 9a 132801i bk5: 8a 132815i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514768
Bank_Level_Parallism_Col = 1.512712
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512712 

BW Util details:
bwutil = 0.000128 
total_CMD = 132979 
util_bw = 17 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 132742 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132960 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00311327
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132961 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001203
n_activity=598 dram_eff=0.02676
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 8a 132814i bk5: 8a 132812i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.641509
Bank_Level_Parallism_Col = 1.559242
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559242 

BW Util details:
bwutil = 0.000120 
total_CMD = 132979 
util_bw = 16 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 132767 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132961 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00305311
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132956 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=18 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001579
n_activity=901 dram_eff=0.02331
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 9a 132801i bk5: 9a 132815i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.506224
Bank_Level_Parallism_Col = 1.504167
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012500
GrpLevelPara = 1.504167 

BW Util details:
bwutil = 0.000158 
total_CMD = 132979 
util_bw = 21 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 132738 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132956 
Read = 18 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00311327
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132960 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001278
n_activity=634 dram_eff=0.02681
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 8a 132832i bk5: 8a 132815i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.584541
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004854
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.000128 
total_CMD = 132979 
util_bw = 17 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 132772 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132960 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00288015
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132958 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001429
n_activity=772 dram_eff=0.02461
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 9a 132815i bk5: 8a 132815i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.476596
Bank_Level_Parallism_Col = 1.474359
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008547
GrpLevelPara = 1.474359 

BW Util details:
bwutil = 0.000143 
total_CMD = 132979 
util_bw = 19 
Wasted_Col = 216 
Wasted_Row = 0 
Idle = 132744 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132958 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00303055
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132946 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=19 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0002256
n_activity=1332 dram_eff=0.02252
bk0: 2a 132880i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 8a 132712i bk5: 9a 132812i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.318501
Bank_Level_Parallism_Col = 1.277647
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.265882
GrpLevelPara = 1.277647 

BW Util details:
bwutil = 0.000226 
total_CMD = 132979 
util_bw = 30 
Wasted_Col = 397 
Wasted_Row = 0 
Idle = 132552 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132946 
Read = 19 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00427887
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132959 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001354
n_activity=738 dram_eff=0.02439
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 8a 132801i bk5: 9a 132815i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.512605
Bank_Level_Parallism_Col = 1.510548
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004219
GrpLevelPara = 1.510548 

BW Util details:
bwutil = 0.000135 
total_CMD = 132979 
util_bw = 18 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 132741 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132959 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00311327
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132960 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001278
n_activity=636 dram_eff=0.02673
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 8a 132814i bk5: 8a 132812i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.638498
Bank_Level_Parallism_Col = 1.556604
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004717
GrpLevelPara = 1.556604 

BW Util details:
bwutil = 0.000128 
total_CMD = 132979 
util_bw = 17 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 132766 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132960 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00305311
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132979 n_nop=132958 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001429
n_activity=776 dram_eff=0.02448
bk0: 0a 132979i bk1: 0a 132979i bk2: 0a 132979i bk3: 0a 132979i bk4: 8a 132801i bk5: 9a 132815i bk6: 0a 132979i bk7: 0a 132979i bk8: 0a 132979i bk9: 0a 132979i bk10: 0a 132979i bk11: 0a 132979i bk12: 0a 132979i bk13: 0a 132979i bk14: 0a 132979i bk15: 0a 132979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.510460
Bank_Level_Parallism_Col = 1.508403
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008403
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.000143 
total_CMD = 132979 
util_bw = 19 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 132740 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132979 
n_nop = 132958 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00311327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 300
L2_total_cache_miss_rate = 0.9063
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 22794
Req_Network_injected_packets_per_cycle =       0.0145 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0440
Req_Bank_Level_Parallism =       3.6374
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 22794
Reply_Network_injected_packets_per_cycle =        0.0145
Reply_Network_conflicts_per_cycle =        0.0031
Reply_Network_conflicts_per_cycle_util =       0.7000
Reply_Bank_Level_Parallism =       3.3100
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0018
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 47305 (inst/sec)
gpgpu_simulation_rate = 11397 (cycle/sec)
gpgpu_silicon_slowdown = 105290x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 14606
gpu_sim_insn = 46816
gpu_ipc =       3.2053
gpu_tot_sim_cycle = 37400
gpu_tot_sim_insn = 141426
gpu_tot_ipc =       3.7814
gpu_tot_issued_cta = 24
gpu_occupancy = 4.5277% 
gpu_tot_occupancy = 8.2048% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0246
partiton_level_parallism_total  =       0.0185
partiton_level_parallism_util =       1.4876
partiton_level_parallism_util_total  =       2.0751
L2_BW  =       0.9465 GB/Sec
L2_BW_total  =       0.7095 GB/Sec
gpu_total_sim_rate=35356

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 179, Miss = 110, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 127, Miss = 86, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 129, Miss = 90, Miss_rate = 0.698, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 113, Miss = 80, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 173, Miss = 110, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 150, Miss = 98, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 670
	L1D_total_cache_miss_rate = 0.6929
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
302, 37, 37, 37, 37, 37, 267, 37, 37, 37, 37, 37, 37, 37, 37, 37, 
gpgpu_n_tot_thrd_icount = 225632
gpgpu_n_tot_w_icount = 7051
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1645	W0_Idle:207098	W0_Scoreboard:128938	W1:2183	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4331
single_issue_nums: WS0:1680	WS1:1372	WS2:2292	WS3:1707	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 651 
max_icnt2mem_latency = 44 
maxmrqlatency = 19 
max_icnt2sh_latency = 4 
averagemflatency = 489 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:342 	23 	3 	60 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247 	0 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	682 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	13 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446         0      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5452         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6159         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5452         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0     11422         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5449         0      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6160         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6155         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 22.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 444/50 = 8.880000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        12         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 90
min_bank_accesses = 0!
chip skew: 15/2 = 7.50
average mf latency per bank:
dram[0]:        646       646    none         646       709       799    none      none      none      none      none      none      none      none      none      none  
dram[1]:        645    none      none      none         748       762    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         821       824    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none         868       782    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         760       773    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         639       774       765    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         784       718    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         768       783    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         737       846    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         847       757    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       717       781    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         797       753    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         678       756    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         637    none         823       844    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         765       752    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         730       780    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218157 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001375
n_activity=1899 dram_eff=0.0158
bk0: 1a 218093i bk1: 1a 218093i bk2: 0a 218192i bk3: 1a 218093i bk4: 11a 218027i bk5: 10a 218025i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.454746
Bank_Level_Parallism_Col = 1.415556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013333
GrpLevelPara = 1.415556 

BW Util details:
bwutil = 0.000137 
total_CMD = 218192 
util_bw = 30 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 217739 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218157 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186075
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218162 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001237
n_activity=1605 dram_eff=0.01682
bk0: 2a 218079i bk1: 0a 218192i bk2: 0a 218192i bk3: 0a 218192i bk4: 12a 218014i bk5: 11a 218028i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.338889
Bank_Level_Parallism_Col = 1.337989
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005587
GrpLevelPara = 1.337989 

BW Util details:
bwutil = 0.000124 
total_CMD = 218192 
util_bw = 27 
Wasted_Col = 333 
Wasted_Row = 0 
Idle = 217832 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218162 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00227323
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218166 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001054
n_activity=1205 dram_eff=0.01909
bk0: 0a 218192i bk1: 1a 218093i bk2: 0a 218192i bk3: 0a 218192i bk4: 8a 218027i bk5: 9a 218025i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.427673
Bank_Level_Parallism_Col = 1.373418
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.015823
GrpLevelPara = 1.373418 

BW Util details:
bwutil = 0.000105 
total_CMD = 218192 
util_bw = 23 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 217874 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218166 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186075
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218165 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.00011
n_activity=1414 dram_eff=0.01697
bk0: 0a 218192i bk1: 0a 218192i bk2: 3a 218093i bk3: 0a 218192i bk4: 9a 218014i bk5: 10a 218028i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.355685
Bank_Level_Parallism_Col = 1.354839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005865
GrpLevelPara = 1.354839 

BW Util details:
bwutil = 0.000110 
total_CMD = 218192 
util_bw = 24 
Wasted_Col = 319 
Wasted_Row = 0 
Idle = 217849 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218165 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00189741
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218159 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001329
n_activity=1921 dram_eff=0.0151
bk0: 1a 218093i bk1: 2a 218093i bk2: 0a 218192i bk3: 0a 218192i bk4: 12a 218027i bk5: 8a 218025i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.321513
Bank_Level_Parallism_Col = 1.280952
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014286
GrpLevelPara = 1.280952 

BW Util details:
bwutil = 0.000133 
total_CMD = 218192 
util_bw = 29 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 217769 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218159 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186075
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218159 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001375
n_activity=1764 dram_eff=0.01701
bk0: 0a 218192i bk1: 0a 218192i bk2: 0a 218192i bk3: 3a 218079i bk4: 10a 218014i bk5: 13a 218028i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.336088
Bank_Level_Parallism_Col = 1.335180
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011080
GrpLevelPara = 1.335180 

BW Util details:
bwutil = 0.000137 
total_CMD = 218192 
util_bw = 30 
Wasted_Col = 333 
Wasted_Row = 0 
Idle = 217829 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218159 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00219531
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218162 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001237
n_activity=1504 dram_eff=0.01795
bk0: 1a 218093i bk1: 0a 218192i bk2: 0a 218192i bk3: 0a 218192i bk4: 10a 218027i bk5: 10a 218025i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.422360
Bank_Level_Parallism_Col = 1.368750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.018750
GrpLevelPara = 1.368750 

BW Util details:
bwutil = 0.000124 
total_CMD = 218192 
util_bw = 27 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 217870 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218162 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186075
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218163 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001237
n_activity=1158 dram_eff=0.02332
bk0: 0a 218192i bk1: 0a 218192i bk2: 0a 218192i bk3: 0a 218192i bk4: 10a 218014i bk5: 10a 218028i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.493927
Bank_Level_Parallism_Col = 1.491870
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028455
GrpLevelPara = 1.491870 

BW Util details:
bwutil = 0.000124 
total_CMD = 218192 
util_bw = 27 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 217945 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218163 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00189741
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218164 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001146
n_activity=1428 dram_eff=0.01751
bk0: 0a 218192i bk1: 3a 218093i bk2: 0a 218192i bk3: 0a 218192i bk4: 8a 218027i bk5: 10a 218025i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.425000
Bank_Level_Parallism_Col = 1.371069
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012579
GrpLevelPara = 1.371069 

BW Util details:
bwutil = 0.000115 
total_CMD = 218192 
util_bw = 25 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 217872 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218164 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186075
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218161 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001283
n_activity=1655 dram_eff=0.01692
bk0: 0a 218192i bk1: 0a 218192i bk2: 1a 218093i bk3: 0a 218192i bk4: 11a 218014i bk5: 11a 218028i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.351585
Bank_Level_Parallism_Col = 1.350725
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014493
GrpLevelPara = 1.350725 

BW Util details:
bwutil = 0.000128 
total_CMD = 218192 
util_bw = 28 
Wasted_Col = 319 
Wasted_Row = 0 
Idle = 217845 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218161 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00189741
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218161 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001237
n_activity=1843 dram_eff=0.01465
bk0: 0a 218192i bk1: 1a 218093i bk2: 0a 218192i bk3: 1a 218093i bk4: 10a 218045i bk5: 11a 218028i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.291566
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009709
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.000124 
total_CMD = 218192 
util_bw = 27 
Wasted_Col = 388 
Wasted_Row = 0 
Idle = 217777 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218161 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175533
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218163 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001192
n_activity=1477 dram_eff=0.0176
bk0: 1a 218093i bk1: 0a 218192i bk2: 0a 218192i bk3: 0a 218192i bk4: 9a 218028i bk5: 11a 218028i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.328446
Bank_Level_Parallism_Col = 1.327434
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014749
GrpLevelPara = 1.327434 

BW Util details:
bwutil = 0.000119 
total_CMD = 218192 
util_bw = 26 
Wasted_Col = 315 
Wasted_Row = 0 
Idle = 217851 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218163 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.001847
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218151 n_act=3 n_pre=0 n_ref_event=0 n_req=38 n_rd=23 n_rd_L2_A=0 n_write=15 n_wr_bk=0 bw_util=0.0001742
n_activity=1833 dram_eff=0.02073
bk0: 3a 218093i bk1: 0a 218192i bk2: 0a 218192i bk3: 0a 218192i bk4: 10a 217925i bk5: 10a 218025i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.312644
Bank_Level_Parallism_Col = 1.272517
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.270208
GrpLevelPara = 1.272517 

BW Util details:
bwutil = 0.000174 
total_CMD = 218192 
util_bw = 38 
Wasted_Col = 397 
Wasted_Row = 0 
Idle = 217757 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218151 
Read = 23 
Write = 15 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 38 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00260779
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218163 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001192
n_activity=1492 dram_eff=0.01743
bk0: 0a 218192i bk1: 0a 218192i bk2: 4a 218079i bk3: 0a 218192i bk4: 10a 218014i bk5: 9a 218028i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.339833
Bank_Level_Parallism_Col = 1.338936
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008403
GrpLevelPara = 1.338936 

BW Util details:
bwutil = 0.000119 
total_CMD = 218192 
util_bw = 26 
Wasted_Col = 333 
Wasted_Row = 0 
Idle = 217833 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218163 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00227323
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218160 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001329
n_activity=1482 dram_eff=0.01957
bk0: 0a 218192i bk1: 2a 218093i bk2: 0a 218192i bk3: 0a 218192i bk4: 8a 218027i bk5: 9a 218025i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.419753
Bank_Level_Parallism_Col = 1.366460
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.031056
GrpLevelPara = 1.366460 

BW Util details:
bwutil = 0.000133 
total_CMD = 218192 
util_bw = 29 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 217868 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218160 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186075
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=218192 n_nop=218162 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001283
n_activity=1363 dram_eff=0.02054
bk0: 0a 218192i bk1: 0a 218192i bk2: 0a 218192i bk3: 0a 218192i bk4: 11a 218014i bk5: 11a 218028i bk6: 0a 218192i bk7: 0a 218192i bk8: 0a 218192i bk9: 0a 218192i bk10: 0a 218192i bk11: 0a 218192i bk12: 0a 218192i bk13: 0a 218192i bk14: 0a 218192i bk15: 0a 218192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.491935
Bank_Level_Parallism_Col = 1.489879
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.024291
GrpLevelPara = 1.489879 

BW Util details:
bwutil = 0.000128 
total_CMD = 218192 
util_bw = 28 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 217944 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 218192 
n_nop = 218162 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00189741

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 444
L2_total_cache_miss_rate = 0.6425
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 37400
Req_Network_injected_packets_per_cycle =       0.0185 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0120
Req_Bank_Level_Parallism =       2.0751
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 37400
Reply_Network_injected_packets_per_cycle =        0.0185
Reply_Network_conflicts_per_cycle =        0.0019
Reply_Network_conflicts_per_cycle_util =       0.2017
Reply_Bank_Level_Parallism =       1.9914
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 35356 (inst/sec)
gpgpu_simulation_rate = 9350 (cycle/sec)
gpgpu_silicon_slowdown = 128342x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5595
gpu_sim_insn = 49992
gpu_ipc =       8.9351
gpu_tot_sim_cycle = 42995
gpu_tot_sim_insn = 191418
gpu_tot_ipc =       4.4521
gpu_tot_issued_cta = 32
gpu_occupancy = 19.0027% 
gpu_tot_occupancy = 9.1627% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0579
partiton_level_parallism_total  =       0.0236
partiton_level_parallism_util =       3.3750
partiton_level_parallism_util_total  =       2.3660
L2_BW  =       2.2237 GB/Sec
L2_BW_total  =       0.9065 GB/Sec
gpu_total_sim_rate=47854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 207, Miss = 135, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 171, Miss = 123, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 165, Miss = 121, Miss_rate = 0.733, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 149, Miss = 111, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 225, Miss = 153, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 80, Miss = 76, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 100, Miss = 91, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 194, Miss = 135, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 945
	L1D_total_cache_miss_rate = 0.7320
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
315, 50, 50, 50, 50, 65, 280, 50, 50, 50, 50, 50, 65, 50, 50, 65, 
gpgpu_n_tot_thrd_icount = 302400
gpgpu_n_tot_w_icount = 9450
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2561	W0_Idle:228987	W0_Scoreboard:137394	W1:2783	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5818
single_issue_nums: WS0:2366	WS1:2013	WS2:2843	WS3:2228	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 677 
max_icnt2mem_latency = 49 
maxmrqlatency = 56 
max_icnt2sh_latency = 4 
averagemflatency = 419 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:346 	26 	9 	67 	28 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	522 	0 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1001 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	14 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446         0      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5452         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6159         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5452         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0     11422         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5449         0      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204         0         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6160         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6155         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 71.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 493/50 = 9.860000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        61         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 139
min_bank_accesses = 0!
chip skew: 64/2 = 32.00
average mf latency per bank:
dram[0]:        646       646    none         646       792       986    none      none      none      none      none      none      none      none      none      none  
dram[1]:        645    none      none      none         882       996    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         993      1016    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none        1080      1038    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         922       961    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         639       919       967    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         971       846    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         944      1002    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         864      1102    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         948       919    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       823       965    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         914       878    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         673       864    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         637    none        1058      1020    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         922       830    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         898       914    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       677       651         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250800 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001196
n_activity=1899 dram_eff=0.0158
bk0: 1a 250736i bk1: 1a 250736i bk2: 0a 250835i bk3: 1a 250736i bk4: 11a 250670i bk5: 10a 250668i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.454746
Bank_Level_Parallism_Col = 1.415556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013333
GrpLevelPara = 1.415556 

BW Util details:
bwutil = 0.000120 
total_CMD = 250835 
util_bw = 30 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 250382 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250800 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161859
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250805 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001076
n_activity=1605 dram_eff=0.01682
bk0: 2a 250722i bk1: 0a 250835i bk2: 0a 250835i bk3: 0a 250835i bk4: 12a 250657i bk5: 11a 250671i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.338889
Bank_Level_Parallism_Col = 1.337989
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005587
GrpLevelPara = 1.337989 

BW Util details:
bwutil = 0.000108 
total_CMD = 250835 
util_bw = 27 
Wasted_Col = 333 
Wasted_Row = 0 
Idle = 250475 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250805 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0019774
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250809 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=9.169e-05
n_activity=1205 dram_eff=0.01909
bk0: 0a 250835i bk1: 1a 250736i bk2: 0a 250835i bk3: 0a 250835i bk4: 8a 250670i bk5: 9a 250668i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.427673
Bank_Level_Parallism_Col = 1.373418
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.015823
GrpLevelPara = 1.373418 

BW Util details:
bwutil = 0.000092 
total_CMD = 250835 
util_bw = 23 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 250517 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250809 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161859
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250808 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=9.568e-05
n_activity=1414 dram_eff=0.01697
bk0: 0a 250835i bk1: 0a 250835i bk2: 3a 250736i bk3: 0a 250835i bk4: 9a 250657i bk5: 10a 250671i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.355685
Bank_Level_Parallism_Col = 1.354839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005865
GrpLevelPara = 1.354839 

BW Util details:
bwutil = 0.000096 
total_CMD = 250835 
util_bw = 24 
Wasted_Col = 319 
Wasted_Row = 0 
Idle = 250492 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250808 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00165049
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250802 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001156
n_activity=1921 dram_eff=0.0151
bk0: 1a 250736i bk1: 2a 250736i bk2: 0a 250835i bk3: 0a 250835i bk4: 12a 250670i bk5: 8a 250668i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.321513
Bank_Level_Parallism_Col = 1.280952
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014286
GrpLevelPara = 1.280952 

BW Util details:
bwutil = 0.000116 
total_CMD = 250835 
util_bw = 29 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 250412 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250802 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161859
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250802 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001196
n_activity=1764 dram_eff=0.01701
bk0: 0a 250835i bk1: 0a 250835i bk2: 0a 250835i bk3: 3a 250722i bk4: 10a 250657i bk5: 13a 250671i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.336088
Bank_Level_Parallism_Col = 1.335180
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011080
GrpLevelPara = 1.335180 

BW Util details:
bwutil = 0.000120 
total_CMD = 250835 
util_bw = 30 
Wasted_Col = 333 
Wasted_Row = 0 
Idle = 250472 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250802 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00190962
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250805 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001076
n_activity=1504 dram_eff=0.01795
bk0: 1a 250736i bk1: 0a 250835i bk2: 0a 250835i bk3: 0a 250835i bk4: 10a 250670i bk5: 10a 250668i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.422360
Bank_Level_Parallism_Col = 1.368750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.018750
GrpLevelPara = 1.368750 

BW Util details:
bwutil = 0.000108 
total_CMD = 250835 
util_bw = 27 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 250513 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250805 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161859
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250806 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001076
n_activity=1158 dram_eff=0.02332
bk0: 0a 250835i bk1: 0a 250835i bk2: 0a 250835i bk3: 0a 250835i bk4: 10a 250657i bk5: 10a 250671i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.493927
Bank_Level_Parallism_Col = 1.491870
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028455
GrpLevelPara = 1.491870 

BW Util details:
bwutil = 0.000108 
total_CMD = 250835 
util_bw = 27 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 250588 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250806 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00165049
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250807 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=9.967e-05
n_activity=1428 dram_eff=0.01751
bk0: 0a 250835i bk1: 3a 250736i bk2: 0a 250835i bk3: 0a 250835i bk4: 8a 250670i bk5: 10a 250668i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.425000
Bank_Level_Parallism_Col = 1.371069
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012579
GrpLevelPara = 1.371069 

BW Util details:
bwutil = 0.000100 
total_CMD = 250835 
util_bw = 25 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 250515 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250807 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161859
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250804 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001116
n_activity=1655 dram_eff=0.01692
bk0: 0a 250835i bk1: 0a 250835i bk2: 1a 250736i bk3: 0a 250835i bk4: 11a 250657i bk5: 11a 250671i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.351585
Bank_Level_Parallism_Col = 1.350725
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014493
GrpLevelPara = 1.350725 

BW Util details:
bwutil = 0.000112 
total_CMD = 250835 
util_bw = 28 
Wasted_Col = 319 
Wasted_Row = 0 
Idle = 250488 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250804 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00165049
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250804 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001076
n_activity=1843 dram_eff=0.01465
bk0: 0a 250835i bk1: 1a 250736i bk2: 0a 250835i bk3: 1a 250736i bk4: 10a 250688i bk5: 11a 250671i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.291566
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009709
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.000108 
total_CMD = 250835 
util_bw = 27 
Wasted_Col = 388 
Wasted_Row = 0 
Idle = 250420 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250804 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0015269
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250806 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001037
n_activity=1477 dram_eff=0.0176
bk0: 1a 250736i bk1: 0a 250835i bk2: 0a 250835i bk3: 0a 250835i bk4: 9a 250671i bk5: 11a 250671i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.328446
Bank_Level_Parallism_Col = 1.327434
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014749
GrpLevelPara = 1.327434 

BW Util details:
bwutil = 0.000104 
total_CMD = 250835 
util_bw = 26 
Wasted_Col = 315 
Wasted_Row = 0 
Idle = 250494 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250806 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00160663
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250745 n_act=3 n_pre=0 n_ref_event=0 n_req=87 n_rd=23 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0003468
n_activity=2591 dram_eff=0.03358
bk0: 3a 250736i bk1: 0a 250835i bk2: 0a 250835i bk3: 0a 250835i bk4: 10a 249901i bk5: 10a 250668i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118158
Bank_Level_Parallism_Col = 1.102698
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.724978
GrpLevelPara = 1.102698 

BW Util details:
bwutil = 0.000347 
total_CMD = 250835 
util_bw = 87 
Wasted_Col = 1064 
Wasted_Row = 0 
Idle = 249684 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250745 
Read = 23 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 87 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0297606
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250806 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001037
n_activity=1492 dram_eff=0.01743
bk0: 0a 250835i bk1: 0a 250835i bk2: 4a 250722i bk3: 0a 250835i bk4: 10a 250657i bk5: 9a 250671i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.339833
Bank_Level_Parallism_Col = 1.338936
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008403
GrpLevelPara = 1.338936 

BW Util details:
bwutil = 0.000104 
total_CMD = 250835 
util_bw = 26 
Wasted_Col = 333 
Wasted_Row = 0 
Idle = 250476 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250806 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0019774
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250803 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001156
n_activity=1482 dram_eff=0.01957
bk0: 0a 250835i bk1: 2a 250736i bk2: 0a 250835i bk3: 0a 250835i bk4: 8a 250670i bk5: 9a 250668i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.419753
Bank_Level_Parallism_Col = 1.366460
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.031056
GrpLevelPara = 1.366460 

BW Util details:
bwutil = 0.000116 
total_CMD = 250835 
util_bw = 29 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 250511 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250803 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161859
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=250835 n_nop=250805 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001116
n_activity=1363 dram_eff=0.02054
bk0: 0a 250835i bk1: 0a 250835i bk2: 0a 250835i bk3: 0a 250835i bk4: 11a 250657i bk5: 11a 250671i bk6: 0a 250835i bk7: 0a 250835i bk8: 0a 250835i bk9: 0a 250835i bk10: 0a 250835i bk11: 0a 250835i bk12: 0a 250835i bk13: 0a 250835i bk14: 0a 250835i bk15: 0a 250835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.491935
Bank_Level_Parallism_Col = 1.489879
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.024291
GrpLevelPara = 1.489879 

BW Util details:
bwutil = 0.000112 
total_CMD = 250835 
util_bw = 28 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 250587 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250835 
n_nop = 250805 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00165049

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 16, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 89, Miss = 74, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 493
L2_total_cache_miss_rate = 0.4857
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 42995
Req_Network_injected_packets_per_cycle =       0.0236 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.1212
Req_Bank_Level_Parallism =       2.3660
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 42995
Reply_Network_injected_packets_per_cycle =        0.0236
Reply_Network_conflicts_per_cycle =        0.0022
Reply_Network_conflicts_per_cycle_util =       0.1947
Reply_Bank_Level_Parallism =       2.0799
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0030
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 47854 (inst/sec)
gpgpu_simulation_rate = 10748 (cycle/sec)
gpgpu_silicon_slowdown = 111648x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 16747
gpu_sim_insn = 55494
gpu_ipc =       3.3137
gpu_tot_sim_cycle = 59742
gpu_tot_sim_insn = 246912
gpu_tot_ipc =       4.1330
gpu_tot_issued_cta = 40
gpu_occupancy = 10.6384% 
gpu_tot_occupancy = 9.8454% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0866
partiton_level_parallism_total  =       0.0413
partiton_level_parallism_util =       1.2821
partiton_level_parallism_util_total  =       1.5801
L2_BW  =       3.3248 GB/Sec
L2_BW_total  =       1.5844 GB/Sec
gpu_total_sim_rate=41152

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 410, Miss = 240, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 333, Miss_rate = 0.548, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 490, Miss = 279, Miss_rate = 0.569, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 556, Miss = 305, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 707, Miss = 375, Miss_rate = 0.530, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 291, Miss = 182, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 582, Miss = 326, Miss_rate = 0.560, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 543, Miss = 303, Miss_rate = 0.558, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2343
	L1D_total_cache_miss_rate = 0.5596
	L1D_total_cache_pending_hits = 7
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
327, 62, 62, 62, 62, 367, 292, 62, 62, 62, 62, 62, 192, 62, 62, 343, 
gpgpu_n_tot_thrd_icount = 663392
gpgpu_n_tot_w_icount = 20731
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4547	W0_Idle:358739	W0_Scoreboard:320223	W1:10825	W2:946	W3:288	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7177
single_issue_nums: WS0:6550	WS1:5399	WS2:4887	WS3:3895	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 677 
max_icnt2mem_latency = 49 
maxmrqlatency = 56 
max_icnt2sh_latency = 4 
averagemflatency = 410 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:928 	29 	14 	80 	33 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1354 	2 	1109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2449 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	33 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155         0      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 30.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 84.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1101/91 = 12.098901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        12        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        70        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 456
min_bank_accesses = 0!
chip skew: 80/16 = 5.00
average mf latency per bank:
dram[0]:        637       634       637       634       913       994    none      none      none      none      none      none      none      none      none      none  
dram[1]:        634       637       636       631      1148      1082    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       634       633       636       987      1020    none      none      none      none      none      none      none      none      none      none  
dram[3]:        650       637       633    none        1029      1164    none      none      none      none      none      none      none      none      none      none  
dram[4]:        634       635       634       647       986       895    none      none      none      none      none      none      none      none      none      none  
dram[5]:        647       636       634       636      1014      1024    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       646       635       646      1051       887    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       649       635       634      1007      1009    none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       632       646       639       950      1172    none      none      none      none      none      none      none      none      none      none  
dram[9]:        651       644       646       643       997      1074    none      none      none      none      none      none      none      none      none      none  
dram[10]:        635       635       633       631       903      1084    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       638       647       637      1046      1065    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         714       978    none      none      none      none      none      none      none      none      none      none  
dram[13]:        645       634       637       638      1094      1066    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         633       919       939    none      none      none      none      none      none      none      none      none      none  
dram[15]:        647       649       637    none         994       949    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       647       648       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       646       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       648       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        647       650       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       648       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        647       651       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       646       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       677       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       647       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       648       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:        647       649       646         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348464 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=40 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.000198
n_activity=4022 dram_eff=0.01716
bk0: 2a 348440i bk1: 3a 348440i bk2: 2a 348440i bk3: 3a 348440i bk4: 18a 348364i bk5: 12a 348288i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.302632
Bank_Level_Parallism_Col = 1.276471
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.166176
GrpLevelPara = 1.276471 

BW Util details:
bwutil = 0.000198 
total_CMD = 348539 
util_bw = 69 
Wasted_Col = 615 
Wasted_Row = 0 
Idle = 347855 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 81 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 348539 
n_nop = 348464 
Read = 40 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00116486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348464 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.000198
n_activity=3851 dram_eff=0.01792
bk0: 6a 348426i bk1: 5a 348388i bk2: 3a 348427i bk3: 9a 348430i bk4: 14a 348361i bk5: 12a 348323i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.279352
Bank_Level_Parallism_Col = 1.263229
Bank_Level_Parallism_Ready = 1.014493
write_to_read_ratio_blp_rw_average = 0.097015
GrpLevelPara = 1.261872 

BW Util details:
bwutil = 0.000198 
total_CMD = 348539 
util_bw = 69 
Wasted_Col = 672 
Wasted_Row = 0 
Idle = 347798 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 52 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 23 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 348539 
n_nop = 348464 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00167557
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348469 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001836
n_activity=3805 dram_eff=0.01682
bk0: 2a 348440i bk1: 3a 348440i bk2: 4a 348440i bk3: 3a 348426i bk4: 13a 348374i bk5: 13a 348372i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.241911
Bank_Level_Parallism_Col = 1.213953
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.040310
GrpLevelPara = 1.213953 

BW Util details:
bwutil = 0.000184 
total_CMD = 348539 
util_bw = 64 
Wasted_Col = 585 
Wasted_Row = 0 
Idle = 347890 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 348539 
n_nop = 348469 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00120216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348475 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001693
n_activity=3326 dram_eff=0.01774
bk0: 2a 348403i bk1: 5a 348412i bk2: 4a 348440i bk3: 0a 348539i bk4: 12a 348361i bk5: 13a 348366i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.467681
Bank_Level_Parallism_Col = 1.422562
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.061185
GrpLevelPara = 1.422562 

BW Util details:
bwutil = 0.000169 
total_CMD = 348539 
util_bw = 59 
Wasted_Col = 467 
Wasted_Row = 0 
Idle = 348013 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 348539 
n_nop = 348475 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00183624
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348456 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002209
n_activity=4323 dram_eff=0.01781
bk0: 8a 348360i bk1: 3a 348440i bk2: 3a 348440i bk3: 2a 348426i bk4: 15a 348326i bk5: 13a 348372i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.169136
Bank_Level_Parallism_Col = 1.147826
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.100621
GrpLevelPara = 1.147826 

BW Util details:
bwutil = 0.000221 
total_CMD = 348539 
util_bw = 77 
Wasted_Col = 733 
Wasted_Row = 0 
Idle = 347729 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 218 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 348539 
n_nop = 348456 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00166696
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348466 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001922
n_activity=4012 dram_eff=0.0167
bk0: 1a 348440i bk1: 3a 348417i bk2: 3a 348440i bk3: 4a 348426i bk4: 14a 348361i bk5: 13a 348375i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.345048
Bank_Level_Parallism_Col = 1.307074
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.046624
GrpLevelPara = 1.307074 

BW Util details:
bwutil = 0.000192 
total_CMD = 348539 
util_bw = 67 
Wasted_Col = 559 
Wasted_Row = 0 
Idle = 347913 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 348539 
n_nop = 348466 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00137431
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348464 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.000198
n_activity=3790 dram_eff=0.01821
bk0: 4a 348431i bk1: 4a 348398i bk2: 4a 348426i bk3: 1a 348440i bk4: 16a 348350i bk5: 13a 348372i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.293431
Bank_Level_Parallism_Col = 1.267254
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039648
GrpLevelPara = 1.267254 

BW Util details:
bwutil = 0.000198 
total_CMD = 348539 
util_bw = 69 
Wasted_Col = 616 
Wasted_Row = 0 
Idle = 347854 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 348539 
n_nop = 348464 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00208585
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348461 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0002066
n_activity=3894 dram_eff=0.01849
bk0: 3a 348440i bk1: 2a 348414i bk2: 3a 348440i bk3: 4a 348426i bk4: 14a 348294i bk5: 17a 348336i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.274667
Bank_Level_Parallism_Col = 1.257373
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.128686
GrpLevelPara = 1.257373 

BW Util details:
bwutil = 0.000207 
total_CMD = 348539 
util_bw = 72 
Wasted_Col = 678 
Wasted_Row = 0 
Idle = 347789 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 67 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 21 
RTWc_limit_alone = 67 

Commands details: 
total_CMD = 348539 
n_nop = 348461 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00154359
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348469 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001836
n_activity=3757 dram_eff=0.01703
bk0: 6a 348426i bk1: 6a 348430i bk2: 1a 348440i bk3: 3a 348426i bk4: 15a 348365i bk5: 13a 348372i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221252
Bank_Level_Parallism_Col = 1.196481
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.029326
GrpLevelPara = 1.196481 

BW Util details:
bwutil = 0.000184 
total_CMD = 348539 
util_bw = 64 
Wasted_Col = 623 
Wasted_Row = 0 
Idle = 347852 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 348539 
n_nop = 348469 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00158662
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348474 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001693
n_activity=3524 dram_eff=0.01674
bk0: 1a 348417i bk1: 4a 348398i bk2: 1a 348440i bk3: 2a 348426i bk4: 14a 348361i bk5: 14a 348375i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.388273
Bank_Level_Parallism_Col = 1.350877
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.036683
GrpLevelPara = 1.350877 

BW Util details:
bwutil = 0.000169 
total_CMD = 348539 
util_bw = 59 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 347908 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 348539 
n_nop = 348474 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0019137
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348464 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000198
n_activity=4482 dram_eff=0.01539
bk0: 5a 348412i bk1: 3a 348440i bk2: 4a 348440i bk3: 6a 348440i bk4: 13a 348392i bk5: 15a 348375i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177160
Bank_Level_Parallism_Col = 1.151917
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033923
GrpLevelPara = 1.151917 

BW Util details:
bwutil = 0.000198 
total_CMD = 348539 
util_bw = 69 
Wasted_Col = 614 
Wasted_Row = 0 
Idle = 347856 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 348539 
n_nop = 348464 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00123372
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348477 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001607
n_activity=3636 dram_eff=0.0154
bk0: 5a 348431i bk1: 4a 348412i bk2: 1a 348440i bk3: 2a 348440i bk4: 13a 348323i bk5: 15a 348375i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164879
Bank_Level_Parallism_Col = 1.164642
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.091768
GrpLevelPara = 1.164642 

BW Util details:
bwutil = 0.000161 
total_CMD = 348539 
util_bw = 56 
Wasted_Col = 690 
Wasted_Row = 0 
Idle = 347793 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 348539 
n_nop = 348477 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00142021
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348421 n_act=4 n_pre=0 n_ref_event=0 n_req=114 n_rd=34 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0003271
n_activity=4077 dram_eff=0.02796
bk0: 4a 348440i bk1: 1a 348440i bk2: 0a 348539i bk3: 0a 348539i bk4: 14a 347605i bk5: 15a 348368i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106167
Bank_Level_Parallism_Col = 1.092332
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.664319
GrpLevelPara = 1.092332 

BW Util details:
bwutil = 0.000327 
total_CMD = 348539 
util_bw = 114 
Wasted_Col = 1167 
Wasted_Row = 0 
Idle = 347258 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 884 
rwq = 0 
CCDLc_limit_alone = 884 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 348539 
n_nop = 348421 
Read = 34 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 114 
total_req = 114 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 114 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000327 
Either_Row_CoL_Bus_Util = 0.000339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.021418
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348472 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000175
n_activity=3635 dram_eff=0.01678
bk0: 2a 348426i bk1: 4a 348417i bk2: 4a 348426i bk3: 2a 348440i bk4: 12a 348352i bk5: 14a 348372i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.368254
Bank_Level_Parallism_Col = 1.330671
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.055911
GrpLevelPara = 1.330671 

BW Util details:
bwutil = 0.000175 
total_CMD = 348539 
util_bw = 61 
Wasted_Col = 569 
Wasted_Row = 0 
Idle = 347909 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 348539 
n_nop = 348472 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000175 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00165835
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348467 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001922
n_activity=4214 dram_eff=0.0159
bk0: 3a 348440i bk1: 5a 348440i bk2: 0a 348539i bk3: 4a 348440i bk4: 15a 348374i bk5: 17a 348372i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.245080
Bank_Level_Parallism_Col = 1.214414
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.041441
GrpLevelPara = 1.214414 

BW Util details:
bwutil = 0.000192 
total_CMD = 348539 
util_bw = 67 
Wasted_Col = 492 
Wasted_Row = 0 
Idle = 347980 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 348539 
n_nop = 348467 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00116486
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=348539 n_nop=348469 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001865
n_activity=3601 dram_eff=0.01805
bk0: 1a 348440i bk1: 1a 348423i bk2: 2a 348440i bk3: 0a 348539i bk4: 15a 348361i bk5: 14a 348357i bk6: 0a 348539i bk7: 0a 348539i bk8: 0a 348539i bk9: 0a 348539i bk10: 0a 348539i bk11: 0a 348539i bk12: 0a 348539i bk13: 0a 348539i bk14: 0a 348539i bk15: 0a 348539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.396975
Bank_Level_Parallism_Col = 1.363118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077947
GrpLevelPara = 1.363118 

BW Util details:
bwutil = 0.000186 
total_CMD = 348539 
util_bw = 65 
Wasted_Col = 464 
Wasted_Row = 0 
Idle = 348010 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 348539 
n_nop = 348469 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00118782

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 39, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 74, Miss = 30, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 30, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 41, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 82, Miss = 36, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 39, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 65, Miss = 31, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 88, Miss = 40, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 32, Miss_rate = 0.395, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 32, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 32, Miss_rate = 0.438, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 77, Miss = 29, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 71, Miss = 30, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 37, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 121, Miss = 87, Miss_rate = 0.719, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 90, Miss = 40, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 34, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 85, Miss = 31, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 70, Miss = 34, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 1100
L2_total_cache_miss_rate = 0.4462
L2_total_cache_pending_hits = 11
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 59742
Req_Network_injected_packets_per_cycle =       0.0413 
Req_Network_conflicts_per_cycle =       0.0010
Req_Network_conflicts_per_cycle_util =       0.0378
Req_Bank_Level_Parallism =       1.5801
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0005
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0013

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 59742
Reply_Network_injected_packets_per_cycle =        0.0413
Reply_Network_conflicts_per_cycle =        0.0021
Reply_Network_conflicts_per_cycle_util =       0.0767
Reply_Bank_Level_Parallism =       1.4894
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0052
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 41152 (inst/sec)
gpgpu_simulation_rate = 9957 (cycle/sec)
gpgpu_silicon_slowdown = 120518x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5826
gpu_sim_insn = 53912
gpu_ipc =       9.2537
gpu_tot_sim_cycle = 65568
gpu_tot_sim_insn = 300824
gpu_tot_ipc =       4.5880
gpu_tot_issued_cta = 48
gpu_occupancy = 29.2016% 
gpu_tot_occupancy = 10.9143% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1057
partiton_level_parallism_total  =       0.0470
partiton_level_parallism_util =       3.4033
partiton_level_parallism_util_total  =       1.7697
L2_BW  =       4.0601 GB/Sec
L2_BW_total  =       1.8044 GB/Sec
gpu_total_sim_rate=50137

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 486, Miss = 301, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 684, Miss = 394, Miss_rate = 0.576, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 570, Miss = 343, Miss_rate = 0.602, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 632, Miss = 366, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 787, Miss = 439, Miss_rate = 0.558, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 367, Miss = 243, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 384, Miss_rate = 0.587, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 623, Miss = 367, Miss_rate = 0.589, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2837
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 7
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
355, 90, 90, 75, 90, 395, 320, 90, 90, 90, 90, 90, 220, 90, 90, 371, 
gpgpu_n_tot_thrd_icount = 775200
gpgpu_n_tot_w_icount = 24225
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6631	W0_Idle:385915	W0_Scoreboard:328701	W1:11155	W2:1396	W3:843	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8591
single_issue_nums: WS0:7431	WS1:6265	WS2:5768	WS3:4761	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 874 
max_icnt2mem_latency = 128 
maxmrqlatency = 165 
max_icnt2sh_latency = 6 
averagemflatency = 384 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:932 	31 	17 	85 	45 	38 	42 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1722 	128 	1231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2876 	204 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3014 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	34 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450         0         0      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155         0      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194         0      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 30.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 206.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1223/91 = 13.439561
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        12        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       192        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 578
min_bank_accesses = 0!
chip skew: 202/16 = 12.62
average mf latency per bank:
dram[0]:        637       634       637       634      1028      1131    none      none      none      none      none      none      none      none      none      none  
dram[1]:        634       637       636       631      1326      1245    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       634       633       636      1144      1164    none      none      none      none      none      none      none      none      none      none  
dram[3]:        650       637       633    none        1185      1348    none      none      none      none      none      none      none      none      none      none  
dram[4]:        634       635       634       647      1117      1025    none      none      none      none      none      none      none      none      none      none  
dram[5]:        647       636       634       636      1160      1161    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       646       635       646      1191      1008    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       649       635       634      1140      1121    none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       632       646       639      1095      1337    none      none      none      none      none      none      none      none      none      none  
dram[9]:        651       644       646       643      1132      1237    none      none      none      none      none      none      none      none      none      none  
dram[10]:        635       635       633       631      1049      1240    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       638       647       637      1231      1224    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         748      1139    none      none      none      none      none      none      none      none      none      none  
dram[13]:        645       634       637       638      1265      1209    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         633      1072      1087    none      none      none      none      none      none      none      none      none      none  
dram[15]:        647       649       637    none        1145      1067    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       647       648       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       646       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       648       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        647       650       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       648       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        647       651       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        651       646       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       874       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       647       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       648       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:        647       649       646         0       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382454 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=40 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001804
n_activity=4022 dram_eff=0.01716
bk0: 2a 382430i bk1: 3a 382430i bk2: 2a 382430i bk3: 3a 382430i bk4: 18a 382354i bk5: 12a 382278i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.302632
Bank_Level_Parallism_Col = 1.276471
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.166176
GrpLevelPara = 1.276471 

BW Util details:
bwutil = 0.000180 
total_CMD = 382529 
util_bw = 69 
Wasted_Col = 615 
Wasted_Row = 0 
Idle = 381845 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 81 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 382529 
n_nop = 382454 
Read = 40 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00106136
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382454 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001804
n_activity=3851 dram_eff=0.01792
bk0: 6a 382416i bk1: 5a 382378i bk2: 3a 382417i bk3: 9a 382420i bk4: 14a 382351i bk5: 12a 382313i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.279352
Bank_Level_Parallism_Col = 1.263229
Bank_Level_Parallism_Ready = 1.014493
write_to_read_ratio_blp_rw_average = 0.097015
GrpLevelPara = 1.261872 

BW Util details:
bwutil = 0.000180 
total_CMD = 382529 
util_bw = 69 
Wasted_Col = 672 
Wasted_Row = 0 
Idle = 381788 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 52 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 23 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 382529 
n_nop = 382454 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00152668
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382459 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001673
n_activity=3805 dram_eff=0.01682
bk0: 2a 382430i bk1: 3a 382430i bk2: 4a 382430i bk3: 3a 382416i bk4: 13a 382364i bk5: 13a 382362i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.241911
Bank_Level_Parallism_Col = 1.213953
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.040310
GrpLevelPara = 1.213953 

BW Util details:
bwutil = 0.000167 
total_CMD = 382529 
util_bw = 64 
Wasted_Col = 585 
Wasted_Row = 0 
Idle = 381880 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 382529 
n_nop = 382459 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000167 
Either_Row_CoL_Bus_Util = 0.000183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382465 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001542
n_activity=3326 dram_eff=0.01774
bk0: 2a 382393i bk1: 5a 382402i bk2: 4a 382430i bk3: 0a 382529i bk4: 12a 382351i bk5: 13a 382356i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.467681
Bank_Level_Parallism_Col = 1.422562
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.061185
GrpLevelPara = 1.422562 

BW Util details:
bwutil = 0.000154 
total_CMD = 382529 
util_bw = 59 
Wasted_Col = 467 
Wasted_Row = 0 
Idle = 382003 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 382529 
n_nop = 382465 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00167308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382446 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002013
n_activity=4323 dram_eff=0.01781
bk0: 8a 382350i bk1: 3a 382430i bk2: 3a 382430i bk3: 2a 382416i bk4: 15a 382316i bk5: 13a 382362i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.169136
Bank_Level_Parallism_Col = 1.147826
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.100621
GrpLevelPara = 1.147826 

BW Util details:
bwutil = 0.000201 
total_CMD = 382529 
util_bw = 77 
Wasted_Col = 733 
Wasted_Row = 0 
Idle = 381719 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 218 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 382529 
n_nop = 382446 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00151884
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382456 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001752
n_activity=4012 dram_eff=0.0167
bk0: 1a 382430i bk1: 3a 382407i bk2: 3a 382430i bk3: 4a 382416i bk4: 14a 382351i bk5: 13a 382365i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.345048
Bank_Level_Parallism_Col = 1.307074
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.046624
GrpLevelPara = 1.307074 

BW Util details:
bwutil = 0.000175 
total_CMD = 382529 
util_bw = 67 
Wasted_Col = 559 
Wasted_Row = 0 
Idle = 381903 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 382529 
n_nop = 382456 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000175 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00125219
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382454 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0001804
n_activity=3790 dram_eff=0.01821
bk0: 4a 382421i bk1: 4a 382388i bk2: 4a 382416i bk3: 1a 382430i bk4: 16a 382340i bk5: 13a 382362i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.293431
Bank_Level_Parallism_Col = 1.267254
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039648
GrpLevelPara = 1.267254 

BW Util details:
bwutil = 0.000180 
total_CMD = 382529 
util_bw = 69 
Wasted_Col = 616 
Wasted_Row = 0 
Idle = 381844 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 382529 
n_nop = 382454 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00190051
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382451 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001882
n_activity=3894 dram_eff=0.01849
bk0: 3a 382430i bk1: 2a 382404i bk2: 3a 382430i bk3: 4a 382416i bk4: 14a 382284i bk5: 17a 382326i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.274667
Bank_Level_Parallism_Col = 1.257373
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.128686
GrpLevelPara = 1.257373 

BW Util details:
bwutil = 0.000188 
total_CMD = 382529 
util_bw = 72 
Wasted_Col = 678 
Wasted_Row = 0 
Idle = 381779 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 67 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 21 
RTWc_limit_alone = 67 

Commands details: 
total_CMD = 382529 
n_nop = 382451 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00140643
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382459 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001673
n_activity=3757 dram_eff=0.01703
bk0: 6a 382416i bk1: 6a 382420i bk2: 1a 382430i bk3: 3a 382416i bk4: 15a 382355i bk5: 13a 382362i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221252
Bank_Level_Parallism_Col = 1.196481
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.029326
GrpLevelPara = 1.196481 

BW Util details:
bwutil = 0.000167 
total_CMD = 382529 
util_bw = 64 
Wasted_Col = 623 
Wasted_Row = 0 
Idle = 381842 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 382529 
n_nop = 382459 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000167 
Either_Row_CoL_Bus_Util = 0.000183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00144564
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382464 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001542
n_activity=3524 dram_eff=0.01674
bk0: 1a 382407i bk1: 4a 382388i bk2: 1a 382430i bk3: 2a 382416i bk4: 14a 382351i bk5: 14a 382365i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.388273
Bank_Level_Parallism_Col = 1.350877
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.036683
GrpLevelPara = 1.350877 

BW Util details:
bwutil = 0.000154 
total_CMD = 382529 
util_bw = 59 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 381898 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 382529 
n_nop = 382464 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00174366
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382454 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001804
n_activity=4482 dram_eff=0.01539
bk0: 5a 382402i bk1: 3a 382430i bk2: 4a 382430i bk3: 6a 382430i bk4: 13a 382382i bk5: 15a 382365i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177160
Bank_Level_Parallism_Col = 1.151917
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033923
GrpLevelPara = 1.151917 

BW Util details:
bwutil = 0.000180 
total_CMD = 382529 
util_bw = 69 
Wasted_Col = 614 
Wasted_Row = 0 
Idle = 381846 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 382529 
n_nop = 382454 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0011241
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382467 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001464
n_activity=3636 dram_eff=0.0154
bk0: 5a 382421i bk1: 4a 382402i bk2: 1a 382430i bk3: 2a 382430i bk4: 13a 382313i bk5: 15a 382365i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164879
Bank_Level_Parallism_Col = 1.164642
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.091768
GrpLevelPara = 1.164642 

BW Util details:
bwutil = 0.000146 
total_CMD = 382529 
util_bw = 56 
Wasted_Col = 690 
Wasted_Row = 0 
Idle = 381783 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 382529 
n_nop = 382467 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00129402
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382289 n_act=4 n_pre=0 n_ref_event=0 n_req=236 n_rd=34 n_rd_L2_A=0 n_write=202 n_wr_bk=0 bw_util=0.0006169
n_activity=5937 dram_eff=0.03975
bk0: 4a 382430i bk1: 1a 382430i bk2: 0a 382529i bk3: 0a 382529i bk4: 14a 379919i bk5: 15a 382358i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983051
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.044170
Bank_Level_Parallism_Col = 1.038362
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.860533
GrpLevelPara = 1.038362 

BW Util details:
bwutil = 0.000617 
total_CMD = 382529 
util_bw = 236 
Wasted_Col = 2843 
Wasted_Row = 0 
Idle = 379450 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2560 
rwq = 0 
CCDLc_limit_alone = 2560 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 382529 
n_nop = 382289 
Read = 34 
Write = 202 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 236 
total_req = 236 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 236 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.000627 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.177346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.177346
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382462 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001595
n_activity=3635 dram_eff=0.01678
bk0: 2a 382416i bk1: 4a 382407i bk2: 4a 382416i bk3: 2a 382430i bk4: 12a 382342i bk5: 14a 382362i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.368254
Bank_Level_Parallism_Col = 1.330671
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.055911
GrpLevelPara = 1.330671 

BW Util details:
bwutil = 0.000159 
total_CMD = 382529 
util_bw = 61 
Wasted_Col = 569 
Wasted_Row = 0 
Idle = 381899 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 382529 
n_nop = 382462 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000159 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.001511
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382457 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001752
n_activity=4214 dram_eff=0.0159
bk0: 3a 382430i bk1: 5a 382430i bk2: 0a 382529i bk3: 4a 382430i bk4: 15a 382364i bk5: 17a 382362i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.245080
Bank_Level_Parallism_Col = 1.214414
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.041441
GrpLevelPara = 1.214414 

BW Util details:
bwutil = 0.000175 
total_CMD = 382529 
util_bw = 67 
Wasted_Col = 492 
Wasted_Row = 0 
Idle = 381970 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 382529 
n_nop = 382457 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000175 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00106136
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=382529 n_nop=382459 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001699
n_activity=3601 dram_eff=0.01805
bk0: 1a 382430i bk1: 1a 382413i bk2: 2a 382430i bk3: 0a 382529i bk4: 15a 382351i bk5: 14a 382347i bk6: 0a 382529i bk7: 0a 382529i bk8: 0a 382529i bk9: 0a 382529i bk10: 0a 382529i bk11: 0a 382529i bk12: 0a 382529i bk13: 0a 382529i bk14: 0a 382529i bk15: 0a 382529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.396975
Bank_Level_Parallism_Col = 1.363118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077947
GrpLevelPara = 1.363118 

BW Util details:
bwutil = 0.000170 
total_CMD = 382529 
util_bw = 65 
Wasted_Col = 464 
Wasted_Row = 0 
Idle = 382000 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 382529 
n_nop = 382459 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00108227

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 30, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 30, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95, Miss = 35, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 83, Miss = 29, Miss_rate = 0.349, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 27, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 41, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 98, Miss = 36, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 39, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 38, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 40, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 32, Miss_rate = 0.337, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 32, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 32, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 29, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 30, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 37, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 32, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 28, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 26, Miss_rate = 0.351, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 209, Miss_rate = 0.807, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 106, Miss = 40, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 34, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 101, Miss = 31, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 34, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.3966
L2_total_cache_pending_hits = 11
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 65568
Req_Network_injected_packets_per_cycle =       0.0470 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       0.3860
Req_Bank_Level_Parallism =       1.7697
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0243
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 65568
Reply_Network_injected_packets_per_cycle =        0.0470
Reply_Network_conflicts_per_cycle =        0.0043
Reply_Network_conflicts_per_cycle_util =       0.1466
Reply_Bank_Level_Parallism =       1.5964
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0059
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 50137 (inst/sec)
gpgpu_simulation_rate = 10928 (cycle/sec)
gpgpu_silicon_slowdown = 109809x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 17640
gpu_sim_insn = 101823
gpu_ipc =       5.7723
gpu_tot_sim_cycle = 83208
gpu_tot_sim_insn = 402647
gpu_tot_ipc =       4.8390
gpu_tot_issued_cta = 56
gpu_occupancy = 25.5646% 
gpu_tot_occupancy = 15.9428% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3346
partiton_level_parallism_total  =       0.1080
partiton_level_parallism_util =       1.5908
partiton_level_parallism_util_total  =       1.6480
L2_BW  =      12.8479 GB/Sec
L2_BW_total  =       4.1456 GB/Sec
gpu_total_sim_rate=50330

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2081, Miss = 955, Miss_rate = 0.459, Pending_hits = 10, Reservation_fails = 5
	L1D_cache_core[1]: Access = 2728, Miss = 1222, Miss_rate = 0.448, Pending_hits = 19, Reservation_fails = 49
	L1D_cache_core[2]: Access = 2148, Miss = 986, Miss_rate = 0.459, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2432, Miss = 1106, Miss_rate = 0.455, Pending_hits = 18, Reservation_fails = 13
	L1D_cache_core[4]: Access = 2357, Miss = 1084, Miss_rate = 0.460, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2179, Miss = 978, Miss_rate = 0.449, Pending_hits = 9, Reservation_fails = 18
	L1D_cache_core[6]: Access = 2133, Miss = 989, Miss_rate = 0.464, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2725, Miss = 1201, Miss_rate = 0.441, Pending_hits = 13, Reservation_fails = 19
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 8521
	L1D_total_cache_miss_rate = 0.4537
	L1D_total_cache_pending_hits = 99
	L1D_total_cache_reservation_fails = 104
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 96
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 78
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 26
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
583, 317, 318, 87, 369, 599, 601, 342, 369, 342, 293, 342, 373, 372, 394, 498, 
gpgpu_n_tot_thrd_icount = 1728448
gpgpu_n_tot_w_icount = 54014
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15277	W0_Idle:442461	W0_Scoreboard:623709	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:293	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:9877
single_issue_nums: WS0:14925	WS1:13318	WS2:13358	WS3:12413	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 874 
max_icnt2mem_latency = 128 
maxmrqlatency = 165 
max_icnt2sh_latency = 21 
averagemflatency = 377 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:2803 	66 	59 	103 	52 	38 	42 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5645 	129 	3209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8768 	214 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8565 	344 	68 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	56 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159      6203      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450      6197      6210      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155      6197      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 54.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 67.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 57.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 63.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 63.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 59.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 66.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 249.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 48.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3196/96 = 33.291668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        30        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        48        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        35        53         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        45         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        36        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       229        48         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        25        45         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1492
min_bank_accesses = 0!
chip skew: 277/55 = 5.04
average mf latency per bank:
dram[0]:        655       639       634       632      1436      1649    none      none      none      none      none      none      none      none      none      none  
dram[1]:        670       640       635       633      1223      1358    none      none      none      none      none      none      none      none      none      none  
dram[2]:        648       661       663       633      1182      1292    none      none      none      none      none      none      none      none      none      none  
dram[3]:        639       636       635       641      1372      1230    none      none      none      none      none      none      none      none      none      none  
dram[4]:        670       638       634       636      1362      1258    none      none      none      none      none      none      none      none      none      none  
dram[5]:        641       638       634       635      1278      1274    none      none      none      none      none      none      none      none      none      none  
dram[6]:        639       650       634       634      1318      1281    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       639       634       645      1376      1515    none      none      none      none      none      none      none      none      none      none  
dram[8]:        653       648       636       677      1250      1153    none      none      none      none      none      none      none      none      none      none  
dram[9]:        658       640       638       635      1319      1368    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       651       651       632      1247      1342    none      none      none      none      none      none      none      none      none      none  
dram[11]:        639       654       633       633      1206      1303    none      none      none      none      none      none      none      none      none      none  
dram[12]:        653       642       636       641       841      1229    none      none      none      none      none      none      none      none      none      none  
dram[13]:        639       636       659       634      1228      1326    none      none      none      none      none      none      none      none      none      none  
dram[14]:        638       635       638       635      1468      1335    none      none      none      none      none      none      none      none      none      none  
dram[15]:        636       653       658       642      1329      1470    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        667       652       646       649       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        658       659       648       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       658       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       654       654       665       648       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       659       650       648       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        661       650       647       647       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        649       650       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        655       651       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        654       654       650       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        655       658       652       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       660       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        654       654       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        650       653       655       660       874       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        657       658       646       647       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        655       655       651       650       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:        647       649       646       660       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485252 n_act=6 n_pre=0 n_ref_event=0 n_req=186 n_rd=131 n_rd_L2_A=0 n_write=55 n_wr_bk=0 bw_util=0.0003832
n_activity=8476 dram_eff=0.02194
bk0: 21a 485177i bk1: 21a 485209i bk2: 17a 485323i bk3: 23a 485334i bk4: 24a 485264i bk5: 25a 485109i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.307202
Bank_Level_Parallism_Col = 1.290942
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147301
GrpLevelPara = 1.290942 

BW Util details:
bwutil = 0.000383 
total_CMD = 485444 
util_bw = 186 
Wasted_Col = 911 
Wasted_Row = 0 
Idle = 484347 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 103 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 94 

Commands details: 
total_CMD = 485444 
n_nop = 485252 
Read = 131 
Write = 55 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 186 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 186 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00206203
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485248 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0003914
n_activity=8524 dram_eff=0.02229
bk0: 14a 485331i bk1: 19a 485191i bk2: 15a 485309i bk3: 16a 485312i bk4: 19a 485195i bk5: 22a 485102i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.182274
Bank_Level_Parallism_Col = 1.171980
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.241191
GrpLevelPara = 1.171141 

BW Util details:
bwutil = 0.000391 
total_CMD = 485444 
util_bw = 190 
Wasted_Col = 1006 
Wasted_Row = 0 
Idle = 484248 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 185 
CCDLc_limit = 398 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 23 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 485444 
n_nop = 485248 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00157176
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485233 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004223
n_activity=8644 dram_eff=0.02372
bk0: 20a 485269i bk1: 23a 485154i bk2: 16a 485336i bk3: 6a 485331i bk4: 20a 485181i bk5: 22a 485115i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.208639
Bank_Level_Parallism_Col = 1.193786
Bank_Level_Parallism_Ready = 1.014634
write_to_read_ratio_blp_rw_average = 0.215045
GrpLevelPara = 1.193786 

BW Util details:
bwutil = 0.000422 
total_CMD = 485444 
util_bw = 205 
Wasted_Col = 1022 
Wasted_Row = 0 
Idle = 484217 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 191 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 191 

Commands details: 
total_CMD = 485444 
n_nop = 485233 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00165416
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485238 n_act=6 n_pre=0 n_ref_event=0 n_req=200 n_rd=112 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.000412
n_activity=8671 dram_eff=0.02307
bk0: 15a 485267i bk1: 23a 485307i bk2: 14a 485318i bk3: 21a 485232i bk4: 22a 485153i bk5: 17a 485235i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.264733
Bank_Level_Parallism_Col = 1.242254
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.169953
GrpLevelPara = 1.242254 

BW Util details:
bwutil = 0.000412 
total_CMD = 485444 
util_bw = 200 
Wasted_Col = 869 
Wasted_Row = 0 
Idle = 484375 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 66 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 485444 
n_nop = 485238 
Read = 112 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00233189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485255 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=107 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.000377
n_activity=8377 dram_eff=0.02185
bk0: 14a 485256i bk1: 24a 485224i bk2: 11a 485312i bk3: 12a 485311i bk4: 23a 485131i bk5: 23a 485174i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126860
Bank_Level_Parallism_Col = 1.113208
Bank_Level_Parallism_Ready = 1.005464
write_to_read_ratio_blp_rw_average = 0.209119
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.000377 
total_CMD = 485444 
util_bw = 183 
Wasted_Col = 1094 
Wasted_Row = 0 
Idle = 484167 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 166 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 23 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 485444 
n_nop = 485255 
Read = 107 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000389 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00138018
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485247 n_act=6 n_pre=0 n_ref_event=0 n_req=191 n_rd=105 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0003935
n_activity=8649 dram_eff=0.02208
bk0: 20a 485214i bk1: 15a 485252i bk2: 16a 485345i bk3: 12a 485322i bk4: 21a 485223i bk5: 21a 485244i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968586
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.280612
Bank_Level_Parallism_Col = 1.256148
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121926
GrpLevelPara = 1.256148 

BW Util details:
bwutil = 0.000393 
total_CMD = 485444 
util_bw = 191 
Wasted_Col = 789 
Wasted_Row = 0 
Idle = 484464 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 431 
rwq = 0 
CCDLc_limit_alone = 431 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485444 
n_nop = 485247 
Read = 105 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 191 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 191 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000393 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00132868
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485251 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=110 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003852
n_activity=8175 dram_eff=0.02287
bk0: 19a 485207i bk1: 21a 485264i bk2: 16a 485328i bk3: 9a 485343i bk4: 22a 485232i bk5: 23a 485209i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.234664
Bank_Level_Parallism_Col = 1.217009
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.075269
GrpLevelPara = 1.217009 

BW Util details:
bwutil = 0.000385 
total_CMD = 485444 
util_bw = 187 
Wasted_Col = 840 
Wasted_Row = 0 
Idle = 484417 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485444 
n_nop = 485251 
Read = 110 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00190753
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485259 n_act=6 n_pre=0 n_ref_event=0 n_req=179 n_rd=117 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.0003687
n_activity=7806 dram_eff=0.02293
bk0: 20a 485271i bk1: 21a 485188i bk2: 10a 485326i bk3: 19a 485271i bk4: 23a 485082i bk5: 24a 485120i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966480
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.289666
Bank_Level_Parallism_Col = 1.279184
Bank_Level_Parallism_Ready = 1.005587
write_to_read_ratio_blp_rw_average = 0.182041
GrpLevelPara = 1.279184 

BW Util details:
bwutil = 0.000369 
total_CMD = 485444 
util_bw = 179 
Wasted_Col = 1050 
Wasted_Row = 0 
Idle = 484215 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 225 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 514 
WTRc_limit_alone = 36 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 485444 
n_nop = 485259 
Read = 117 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 179 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000369 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00167476
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485239 n_act=6 n_pre=0 n_ref_event=0 n_req=199 n_rd=96 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004099
n_activity=8746 dram_eff=0.02275
bk0: 15a 485328i bk1: 22a 485257i bk2: 8a 485336i bk3: 11a 485296i bk4: 22a 485104i bk5: 18a 485235i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969849
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133565
Bank_Level_Parallism_Col = 1.118467
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.236934
GrpLevelPara = 1.118467 

BW Util details:
bwutil = 0.000410 
total_CMD = 485444 
util_bw = 199 
Wasted_Col = 954 
Wasted_Row = 0 
Idle = 484291 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 131 
CCDLc_limit = 333 
rwq = 0 
CCDLc_limit_alone = 329 
WTRc_limit_alone = 29 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 485444 
n_nop = 485239 
Read = 96 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 199 
total_req = 199 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 199 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00128336
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485267 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003523
n_activity=7598 dram_eff=0.02251
bk0: 12a 485304i bk1: 20a 485246i bk2: 7a 485325i bk3: 12a 485306i bk4: 21a 485239i bk5: 20a 485215i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.272534
Bank_Level_Parallism_Col = 1.247071
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.142705
GrpLevelPara = 1.247071 

BW Util details:
bwutil = 0.000352 
total_CMD = 485444 
util_bw = 171 
Wasted_Col = 772 
Wasted_Row = 0 
Idle = 484501 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 485444 
n_nop = 485267 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00138842
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485255 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.000377
n_activity=9095 dram_eff=0.02012
bk0: 16a 485305i bk1: 17a 485282i bk2: 14a 485338i bk3: 14a 485345i bk4: 19a 485195i bk5: 20a 485234i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120000
Bank_Level_Parallism_Col = 1.102941
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.208824
GrpLevelPara = 1.102941 

BW Util details:
bwutil = 0.000377 
total_CMD = 485444 
util_bw = 183 
Wasted_Col = 842 
Wasted_Row = 0 
Idle = 484419 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 109 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 485444 
n_nop = 485255 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000389 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000894027
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485236 n_act=6 n_pre=0 n_ref_event=0 n_req=202 n_rd=113 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004161
n_activity=8864 dram_eff=0.02279
bk0: 23a 485196i bk1: 17a 485247i bk2: 16a 485335i bk3: 20a 485272i bk4: 17a 485144i bk5: 20a 485218i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970297
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155803
Bank_Level_Parallism_Col = 1.155627
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.195531
GrpLevelPara = 1.155627 

BW Util details:
bwutil = 0.000416 
total_CMD = 485444 
util_bw = 202 
Wasted_Col = 1056 
Wasted_Row = 0 
Idle = 484186 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 135 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 32 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 485444 
n_nop = 485236 
Read = 113 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 202 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00144404
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485061 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=100 n_rd_L2_A=0 n_write=277 n_wr_bk=0 bw_util=0.0007766
n_activity=11675 dram_eff=0.03229
bk0: 14a 485345i bk1: 14a 485282i bk2: 17a 485181i bk3: 16a 485238i bk4: 20a 482719i bk5: 19a 485227i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.057456
Bank_Level_Parallism_Col = 1.052549
Bank_Level_Parallism_Ready = 1.002653
write_to_read_ratio_blp_rw_average = 0.753333
GrpLevelPara = 1.052549 

BW Util details:
bwutil = 0.000777 
total_CMD = 485444 
util_bw = 377 
Wasted_Col = 3452 
Wasted_Row = 0 
Idle = 481615 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 135 
RTWc_limit = 155 
CCDLc_limit = 2766 
rwq = 0 
CCDLc_limit_alone = 2756 
WTRc_limit_alone = 125 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 485444 
n_nop = 485061 
Read = 100 
Write = 277 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000777 
Either_Row_CoL_Bus_Util = 0.000789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.140616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140616
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485249 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=100 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0003893
n_activity=8249 dram_eff=0.02291
bk0: 19a 485197i bk1: 16a 485288i bk2: 9a 485328i bk3: 15a 485303i bk4: 20a 485201i bk5: 21a 485265i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.241211
Bank_Level_Parallism_Col = 1.217647
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.112255
GrpLevelPara = 1.216667 

BW Util details:
bwutil = 0.000389 
total_CMD = 485444 
util_bw = 189 
Wasted_Col = 835 
Wasted_Row = 0 
Idle = 484420 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 93 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 79 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485444 
n_nop = 485249 
Read = 100 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000389 
Either_Row_CoL_Bus_Util = 0.000402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00122362
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485255 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=113 n_rd_L2_A=0 n_write=70 n_wr_bk=0 bw_util=0.000377
n_activity=8748 dram_eff=0.02092
bk0: 20a 485266i bk1: 17a 485296i bk2: 16a 485224i bk3: 16a 485298i bk4: 23a 485251i bk5: 21a 485254i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.180113
Bank_Level_Parallism_Col = 1.163996
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.079171
GrpLevelPara = 1.163996 

BW Util details:
bwutil = 0.000377 
total_CMD = 485444 
util_bw = 183 
Wasted_Col = 883 
Wasted_Row = 0 
Idle = 484378 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 37 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485444 
n_nop = 485255 
Read = 113 
Write = 70 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000389 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00155734
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=485444 n_nop=485267 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=96 n_rd_L2_A=0 n_write=75 n_wr_bk=0 bw_util=0.0003523
n_activity=7692 dram_eff=0.02223
bk0: 14a 485318i bk1: 15a 485293i bk2: 9a 485342i bk3: 12a 485244i bk4: 21a 485249i bk5: 25a 485188i bk6: 0a 485444i bk7: 0a 485444i bk8: 0a 485444i bk9: 0a 485444i bk10: 0a 485444i bk11: 0a 485444i bk12: 0a 485444i bk13: 0a 485444i bk14: 0a 485444i bk15: 0a 485444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.256276
Bank_Level_Parallism_Col = 1.237395
Bank_Level_Parallism_Ready = 1.011696
write_to_read_ratio_blp_rw_average = 0.088235
GrpLevelPara = 1.237395 

BW Util details:
bwutil = 0.000352 
total_CMD = 485444 
util_bw = 171 
Wasted_Col = 785 
Wasted_Row = 0 
Idle = 484488 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 389 
rwq = 0 
CCDLc_limit_alone = 389 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485444 
n_nop = 485267 
Read = 96 
Write = 75 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00191165

========= L2 cache stats =========
L2_cache_bank[0]: Access = 307, Miss = 100, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 283, Miss = 85, Miss_rate = 0.300, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 106, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 82, Miss_rate = 0.301, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 114, Miss_rate = 0.393, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 278, Miss = 90, Miss_rate = 0.324, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 97, Miss_rate = 0.346, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 279, Miss = 102, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 80, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 266, Miss = 103, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 266, Miss = 86, Miss_rate = 0.323, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 96, Miss_rate = 0.353, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 265, Miss = 89, Miss_rate = 0.336, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 283, Miss = 94, Miss_rate = 0.332, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 96, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 99, Miss_rate = 0.352, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 262, Miss = 87, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 273, Miss = 84, Miss_rate = 0.308, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 266, Miss = 100, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 266, Miss = 83, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 271, Miss = 103, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 99, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 270, Miss = 100, Miss_rate = 0.370, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 446, Miss = 274, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 249, Miss = 85, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 301, Miss = 103, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 265, Miss = 93, Miss_rate = 0.351, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 286, Miss = 87, Miss_rate = 0.304, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 291, Miss = 87, Miss_rate = 0.299, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 276, Miss = 82, Miss_rate = 0.297, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 3171
L2_total_cache_miss_rate = 0.3530
L2_total_cache_pending_hits = 40
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3898
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 521
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 83208
Req_Network_injected_packets_per_cycle =       0.1080 
Req_Network_conflicts_per_cycle =       0.0096
Req_Network_conflicts_per_cycle_util =       0.1458
Req_Bank_Level_Parallism =       1.6480
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0197
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0034

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 83208
Reply_Network_injected_packets_per_cycle =        0.1080
Reply_Network_conflicts_per_cycle =        0.0182
Reply_Network_conflicts_per_cycle_util =       0.2632
Reply_Bank_Level_Parallism =       1.5628
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0135
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 50330 (inst/sec)
gpgpu_simulation_rate = 10401 (cycle/sec)
gpgpu_silicon_slowdown = 115373x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5857
gpu_sim_insn = 69536
gpu_ipc =      11.8723
gpu_tot_sim_cycle = 89065
gpu_tot_sim_insn = 472183
gpu_tot_ipc =       5.3016
gpu_tot_issued_cta = 64
gpu_occupancy = 29.8351% 
gpu_tot_occupancy = 16.4443% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1093
partiton_level_parallism_total  =       0.1080
partiton_level_parallism_util =       3.3862
partiton_level_parallism_util_total  =       1.7062
L2_BW  =       4.1960 GB/Sec
L2_BW_total  =       4.1489 GB/Sec
gpu_total_sim_rate=52464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2161, Miss = 1019, Miss_rate = 0.472, Pending_hits = 10, Reservation_fails = 5
	L1D_cache_core[1]: Access = 2808, Miss = 1286, Miss_rate = 0.458, Pending_hits = 19, Reservation_fails = 49
	L1D_cache_core[2]: Access = 2228, Miss = 1050, Miss_rate = 0.471, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2512, Miss = 1170, Miss_rate = 0.466, Pending_hits = 18, Reservation_fails = 13
	L1D_cache_core[4]: Access = 2437, Miss = 1148, Miss_rate = 0.471, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2259, Miss = 1042, Miss_rate = 0.461, Pending_hits = 9, Reservation_fails = 18
	L1D_cache_core[6]: Access = 2213, Miss = 1053, Miss_rate = 0.476, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2805, Miss = 1265, Miss_rate = 0.451, Pending_hits = 13, Reservation_fails = 19
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 9033
	L1D_total_cache_miss_rate = 0.4651
	L1D_total_cache_pending_hits = 99
	L1D_total_cache_reservation_fails = 104
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 96
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 78
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 26
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
611, 345, 346, 115, 397, 627, 629, 370, 397, 370, 321, 370, 401, 400, 422, 526, 
gpgpu_n_tot_thrd_icount = 1843136
gpgpu_n_tot_w_icount = 57598
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17555	W0_Idle:470642	W0_Scoreboard:632238	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:308	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11285
single_issue_nums: WS0:15821	WS1:14214	WS2:14254	WS3:13309	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 898 
max_icnt2mem_latency = 138 
maxmrqlatency = 165 
max_icnt2sh_latency = 21 
averagemflatency = 370 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:2807 	67 	63 	108 	62 	59 	83 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6018 	268 	3337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9176 	399 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9148 	399 	70 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	58 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159      6203      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450      6197      6210      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155      6197      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 54.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 67.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 57.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 63.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 63.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 59.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 66.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 377.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 48.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3324/96 = 34.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        30        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        48        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        35        53         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        45         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        36        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        48         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        25        45         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1620
min_bank_accesses = 0!
chip skew: 405/55 = 7.36
average mf latency per bank:
dram[0]:        655       639       634       632      1513      1731    none      none      none      none      none      none      none      none      none      none  
dram[1]:        670       640       635       633      1284      1427    none      none      none      none      none      none      none      none      none      none  
dram[2]:        648       661       663       633      1237      1351    none      none      none      none      none      none      none      none      none      none  
dram[3]:        639       636       635       641      1445      1286    none      none      none      none      none      none      none      none      none      none  
dram[4]:        670       638       634       636      1426      1325    none      none      none      none      none      none      none      none      none      none  
dram[5]:        641       638       634       635      1342      1334    none      none      none      none      none      none      none      none      none      none  
dram[6]:        639       650       634       634      1384      1351    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       639       634       645      1446      1598    none      none      none      none      none      none      none      none      none      none  
dram[8]:        653       648       636       677      1311      1206    none      none      none      none      none      none      none      none      none      none  
dram[9]:        658       640       638       635      1388      1435    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       651       651       632      1313      1410    none      none      none      none      none      none      none      none      none      none  
dram[11]:        639       654       633       633      1270      1367    none      none      none      none      none      none      none      none      none      none  
dram[12]:        653       642       636       641       822      1291    none      none      none      none      none      none      none      none      none      none  
dram[13]:        639       636       659       634      1291      1392    none      none      none      none      none      none      none      none      none      none  
dram[14]:        638       635       638       635      1553      1396    none      none      none      none      none      none      none      none      none      none  
dram[15]:        636       653       658       642      1393      1543    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        667       652       646       649       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        658       659       648       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       658       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       654       654       665       648       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       659       650       648       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        661       650       647       647       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        649       650       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        655       651       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        654       654       650       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[9]:        655       658       652       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       660       646       646       646       651         0         0         0         0         0         0         0         0         0         0
dram[11]:        654       654       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        650       653       655       660       898       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        657       658       646       647       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        655       655       651       650       646       651         0         0         0         0         0         0         0         0         0         0
dram[15]:        647       649       646       660       646       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519423 n_act=6 n_pre=0 n_ref_event=0 n_req=186 n_rd=131 n_rd_L2_A=0 n_write=55 n_wr_bk=0 bw_util=0.000358
n_activity=8476 dram_eff=0.02194
bk0: 21a 519348i bk1: 21a 519380i bk2: 17a 519494i bk3: 23a 519505i bk4: 24a 519435i bk5: 25a 519280i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.307202
Bank_Level_Parallism_Col = 1.290942
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147301
GrpLevelPara = 1.290942 

BW Util details:
bwutil = 0.000358 
total_CMD = 519615 
util_bw = 186 
Wasted_Col = 911 
Wasted_Row = 0 
Idle = 518518 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 103 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 94 

Commands details: 
total_CMD = 519615 
n_nop = 519423 
Read = 131 
Write = 55 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 186 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 186 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000370 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00192643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519419 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0003657
n_activity=8524 dram_eff=0.02229
bk0: 14a 519502i bk1: 19a 519362i bk2: 15a 519480i bk3: 16a 519483i bk4: 19a 519366i bk5: 22a 519273i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.182274
Bank_Level_Parallism_Col = 1.171980
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.241191
GrpLevelPara = 1.171141 

BW Util details:
bwutil = 0.000366 
total_CMD = 519615 
util_bw = 190 
Wasted_Col = 1006 
Wasted_Row = 0 
Idle = 518419 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 185 
CCDLc_limit = 398 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 23 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 519615 
n_nop = 519419 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000366 
Either_Row_CoL_Bus_Util = 0.000377 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00146839
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519404 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0003945
n_activity=8644 dram_eff=0.02372
bk0: 20a 519440i bk1: 23a 519325i bk2: 16a 519507i bk3: 6a 519502i bk4: 20a 519352i bk5: 22a 519286i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.208639
Bank_Level_Parallism_Col = 1.193786
Bank_Level_Parallism_Ready = 1.014634
write_to_read_ratio_blp_rw_average = 0.215045
GrpLevelPara = 1.193786 

BW Util details:
bwutil = 0.000395 
total_CMD = 519615 
util_bw = 205 
Wasted_Col = 1022 
Wasted_Row = 0 
Idle = 518388 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 191 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 191 

Commands details: 
total_CMD = 519615 
n_nop = 519404 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00154537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519409 n_act=6 n_pre=0 n_ref_event=0 n_req=200 n_rd=112 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0003849
n_activity=8671 dram_eff=0.02307
bk0: 15a 519438i bk1: 23a 519478i bk2: 14a 519489i bk3: 21a 519403i bk4: 22a 519324i bk5: 17a 519406i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.264733
Bank_Level_Parallism_Col = 1.242254
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.169953
GrpLevelPara = 1.242254 

BW Util details:
bwutil = 0.000385 
total_CMD = 519615 
util_bw = 200 
Wasted_Col = 869 
Wasted_Row = 0 
Idle = 518546 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 66 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 519615 
n_nop = 519409 
Read = 112 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00217854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519426 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=107 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0003522
n_activity=8377 dram_eff=0.02185
bk0: 14a 519427i bk1: 24a 519395i bk2: 11a 519483i bk3: 12a 519482i bk4: 23a 519302i bk5: 23a 519345i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126860
Bank_Level_Parallism_Col = 1.113208
Bank_Level_Parallism_Ready = 1.005464
write_to_read_ratio_blp_rw_average = 0.209119
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.000352 
total_CMD = 519615 
util_bw = 183 
Wasted_Col = 1094 
Wasted_Row = 0 
Idle = 518338 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 166 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 23 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 519615 
n_nop = 519426 
Read = 107 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00128942
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519418 n_act=6 n_pre=0 n_ref_event=0 n_req=191 n_rd=105 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0003676
n_activity=8649 dram_eff=0.02208
bk0: 20a 519385i bk1: 15a 519423i bk2: 16a 519516i bk3: 12a 519493i bk4: 21a 519394i bk5: 21a 519415i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968586
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.280612
Bank_Level_Parallism_Col = 1.256148
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121926
GrpLevelPara = 1.256148 

BW Util details:
bwutil = 0.000368 
total_CMD = 519615 
util_bw = 191 
Wasted_Col = 789 
Wasted_Row = 0 
Idle = 518635 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 431 
rwq = 0 
CCDLc_limit_alone = 431 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 519615 
n_nop = 519418 
Read = 105 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 191 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 191 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0012413
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519422 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=110 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003599
n_activity=8175 dram_eff=0.02287
bk0: 19a 519378i bk1: 21a 519435i bk2: 16a 519499i bk3: 9a 519514i bk4: 22a 519403i bk5: 23a 519380i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.234664
Bank_Level_Parallism_Col = 1.217009
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.075269
GrpLevelPara = 1.217009 

BW Util details:
bwutil = 0.000360 
total_CMD = 519615 
util_bw = 187 
Wasted_Col = 840 
Wasted_Row = 0 
Idle = 518588 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 519615 
n_nop = 519422 
Read = 110 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000360 
Either_Row_CoL_Bus_Util = 0.000371 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00178209
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519430 n_act=6 n_pre=0 n_ref_event=0 n_req=179 n_rd=117 n_rd_L2_A=0 n_write=62 n_wr_bk=0 bw_util=0.0003445
n_activity=7806 dram_eff=0.02293
bk0: 20a 519442i bk1: 21a 519359i bk2: 10a 519497i bk3: 19a 519442i bk4: 23a 519253i bk5: 24a 519291i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966480
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.289666
Bank_Level_Parallism_Col = 1.279184
Bank_Level_Parallism_Ready = 1.005587
write_to_read_ratio_blp_rw_average = 0.182041
GrpLevelPara = 1.279184 

BW Util details:
bwutil = 0.000344 
total_CMD = 519615 
util_bw = 179 
Wasted_Col = 1050 
Wasted_Row = 0 
Idle = 518386 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 225 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 514 
WTRc_limit_alone = 36 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 519615 
n_nop = 519430 
Read = 117 
Write = 62 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 179 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000344 
Either_Row_CoL_Bus_Util = 0.000356 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00156462
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519410 n_act=6 n_pre=0 n_ref_event=0 n_req=199 n_rd=96 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.000383
n_activity=8746 dram_eff=0.02275
bk0: 15a 519499i bk1: 22a 519428i bk2: 8a 519507i bk3: 11a 519467i bk4: 22a 519275i bk5: 18a 519406i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969849
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133565
Bank_Level_Parallism_Col = 1.118467
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.236934
GrpLevelPara = 1.118467 

BW Util details:
bwutil = 0.000383 
total_CMD = 519615 
util_bw = 199 
Wasted_Col = 954 
Wasted_Row = 0 
Idle = 518462 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 131 
CCDLc_limit = 333 
rwq = 0 
CCDLc_limit_alone = 329 
WTRc_limit_alone = 29 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 519615 
n_nop = 519410 
Read = 96 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 199 
total_req = 199 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 199 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119896
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519438 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003291
n_activity=7598 dram_eff=0.02251
bk0: 12a 519475i bk1: 20a 519417i bk2: 7a 519496i bk3: 12a 519477i bk4: 21a 519410i bk5: 20a 519386i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.272534
Bank_Level_Parallism_Col = 1.247071
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.142705
GrpLevelPara = 1.247071 

BW Util details:
bwutil = 0.000329 
total_CMD = 519615 
util_bw = 171 
Wasted_Col = 772 
Wasted_Row = 0 
Idle = 518672 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 519615 
n_nop = 519438 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00129711
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519426 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0003522
n_activity=9095 dram_eff=0.02012
bk0: 16a 519476i bk1: 17a 519453i bk2: 14a 519509i bk3: 14a 519516i bk4: 19a 519366i bk5: 20a 519405i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120000
Bank_Level_Parallism_Col = 1.102941
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.208824
GrpLevelPara = 1.102941 

BW Util details:
bwutil = 0.000352 
total_CMD = 519615 
util_bw = 183 
Wasted_Col = 842 
Wasted_Row = 0 
Idle = 518590 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 109 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 519615 
n_nop = 519426 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000835234
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519407 n_act=6 n_pre=0 n_ref_event=0 n_req=202 n_rd=113 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0003887
n_activity=8864 dram_eff=0.02279
bk0: 23a 519367i bk1: 17a 519418i bk2: 16a 519506i bk3: 20a 519443i bk4: 17a 519315i bk5: 20a 519389i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970297
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155803
Bank_Level_Parallism_Col = 1.155627
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.195531
GrpLevelPara = 1.155627 

BW Util details:
bwutil = 0.000389 
total_CMD = 519615 
util_bw = 202 
Wasted_Col = 1056 
Wasted_Row = 0 
Idle = 518357 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 135 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 32 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 519615 
n_nop = 519407 
Read = 113 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 202 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000389 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00134908
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519104 n_act=6 n_pre=0 n_ref_event=0 n_req=505 n_rd=100 n_rd_L2_A=0 n_write=405 n_wr_bk=0 bw_util=0.0009719
n_activity=13621 dram_eff=0.03708
bk0: 14a 519516i bk1: 14a 519453i bk2: 17a 519352i bk3: 16a 519409i bk4: 20a 515130i bk5: 19a 519398i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988119
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.038482
Bank_Level_Parallism_Col = 1.035183
Bank_Level_Parallism_Ready = 1.001980
write_to_read_ratio_blp_rw_average = 0.834850
GrpLevelPara = 1.035183 

BW Util details:
bwutil = 0.000972 
total_CMD = 519615 
util_bw = 505 
Wasted_Col = 5212 
Wasted_Row = 0 
Idle = 513898 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 135 
RTWc_limit = 155 
CCDLc_limit = 4526 
rwq = 0 
CCDLc_limit_alone = 4516 
WTRc_limit_alone = 125 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 519615 
n_nop = 519104 
Read = 100 
Write = 405 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 505 
total_req = 505 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 505 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000972 
Either_Row_CoL_Bus_Util = 0.000983 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.263397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263397
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519420 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=100 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0003637
n_activity=8249 dram_eff=0.02291
bk0: 19a 519368i bk1: 16a 519459i bk2: 9a 519499i bk3: 15a 519474i bk4: 20a 519372i bk5: 21a 519436i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.241211
Bank_Level_Parallism_Col = 1.217647
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.112255
GrpLevelPara = 1.216667 

BW Util details:
bwutil = 0.000364 
total_CMD = 519615 
util_bw = 189 
Wasted_Col = 835 
Wasted_Row = 0 
Idle = 518591 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 93 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 79 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 519615 
n_nop = 519420 
Read = 100 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000364 
Either_Row_CoL_Bus_Util = 0.000375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00114315
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519426 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=113 n_rd_L2_A=0 n_write=70 n_wr_bk=0 bw_util=0.0003522
n_activity=8748 dram_eff=0.02092
bk0: 20a 519437i bk1: 17a 519467i bk2: 16a 519395i bk3: 16a 519469i bk4: 23a 519422i bk5: 21a 519425i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.180113
Bank_Level_Parallism_Col = 1.163996
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.079171
GrpLevelPara = 1.163996 

BW Util details:
bwutil = 0.000352 
total_CMD = 519615 
util_bw = 183 
Wasted_Col = 883 
Wasted_Row = 0 
Idle = 518549 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 37 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 519615 
n_nop = 519426 
Read = 113 
Write = 70 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00145492
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=519615 n_nop=519438 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=96 n_rd_L2_A=0 n_write=75 n_wr_bk=0 bw_util=0.0003291
n_activity=7692 dram_eff=0.02223
bk0: 14a 519489i bk1: 15a 519464i bk2: 9a 519513i bk3: 12a 519415i bk4: 21a 519420i bk5: 25a 519359i bk6: 0a 519615i bk7: 0a 519615i bk8: 0a 519615i bk9: 0a 519615i bk10: 0a 519615i bk11: 0a 519615i bk12: 0a 519615i bk13: 0a 519615i bk14: 0a 519615i bk15: 0a 519615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.256276
Bank_Level_Parallism_Col = 1.237395
Bank_Level_Parallism_Ready = 1.011696
write_to_read_ratio_blp_rw_average = 0.088235
GrpLevelPara = 1.237395 

BW Util details:
bwutil = 0.000329 
total_CMD = 519615 
util_bw = 171 
Wasted_Col = 785 
Wasted_Row = 0 
Idle = 518659 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 389 
rwq = 0 
CCDLc_limit_alone = 389 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 519615 
n_nop = 519438 
Read = 96 
Write = 75 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00178594

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 100, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 299, Miss = 85, Miss_rate = 0.284, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 106, Miss_rate = 0.364, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 82, Miss_rate = 0.285, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 306, Miss = 114, Miss_rate = 0.373, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 294, Miss = 90, Miss_rate = 0.306, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 97, Miss_rate = 0.328, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 295, Miss = 102, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 290, Miss = 80, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 103, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 293, Miss = 102, Miss_rate = 0.348, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 86, Miss_rate = 0.305, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 96, Miss_rate = 0.333, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 89, Miss_rate = 0.317, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 94, Miss_rate = 0.314, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 96, Miss_rate = 0.336, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 99, Miss_rate = 0.333, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 87, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 289, Miss = 84, Miss_rate = 0.291, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 282, Miss = 83, Miss_rate = 0.294, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 103, Miss_rate = 0.359, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 99, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 286, Miss = 100, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 590, Miss = 402, Miss_rate = 0.681, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 265, Miss = 85, Miss_rate = 0.321, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 317, Miss = 103, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 281, Miss = 93, Miss_rate = 0.331, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 307, Miss = 87, Miss_rate = 0.283, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 292, Miss = 82, Miss_rate = 0.281, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 3299
L2_total_cache_miss_rate = 0.3428
L2_total_cache_pending_hits = 40
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2002
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 89065
Req_Network_injected_packets_per_cycle =       0.1080 
Req_Network_conflicts_per_cycle =       0.0168
Req_Network_conflicts_per_cycle_util =       0.2654
Req_Bank_Level_Parallism =       1.7062
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0408
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0034

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 89065
Reply_Network_injected_packets_per_cycle =        0.1080
Reply_Network_conflicts_per_cycle =        0.0188
Reply_Network_conflicts_per_cycle_util =       0.2771
Reply_Bank_Level_Parallism =       1.5951
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0135
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 52464 (inst/sec)
gpgpu_simulation_rate = 9896 (cycle/sec)
gpgpu_silicon_slowdown = 121261x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 22163
gpu_sim_insn = 248289
gpu_ipc =      11.2029
gpu_tot_sim_cycle = 111228
gpu_tot_sim_insn = 720472
gpu_tot_ipc =       6.4774
gpu_tot_issued_cta = 72
gpu_occupancy = 28.7294% 
gpu_tot_occupancy = 19.9931% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6221
partiton_level_parallism_total  =       0.2105
partiton_level_parallism_util =       1.9503
partiton_level_parallism_util_total  =       1.8420
L2_BW  =      23.8876 GB/Sec
L2_BW_total  =       8.0820 GB/Sec
gpu_total_sim_rate=65497

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7643, Miss = 2796, Miss_rate = 0.366, Pending_hits = 119, Reservation_fails = 843
	L1D_cache_core[1]: Access = 7861, Miss = 2922, Miss_rate = 0.372, Pending_hits = 110, Reservation_fails = 757
	L1D_cache_core[2]: Access = 7758, Miss = 2839, Miss_rate = 0.366, Pending_hits = 110, Reservation_fails = 721
	L1D_cache_core[3]: Access = 7336, Miss = 2739, Miss_rate = 0.373, Pending_hits = 97, Reservation_fails = 692
	L1D_cache_core[4]: Access = 7416, Miss = 2763, Miss_rate = 0.373, Pending_hits = 103, Reservation_fails = 509
	L1D_cache_core[5]: Access = 7273, Miss = 2671, Miss_rate = 0.367, Pending_hits = 90, Reservation_fails = 772
	L1D_cache_core[6]: Access = 6866, Miss = 2584, Miss_rate = 0.376, Pending_hits = 97, Reservation_fails = 476
	L1D_cache_core[7]: Access = 7613, Miss = 2822, Miss_rate = 0.371, Pending_hits = 117, Reservation_fails = 619
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 22136
	L1D_total_cache_miss_rate = 0.3704
	L1D_total_cache_pending_hits = 843
	L1D_total_cache_reservation_fails = 5389
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 832
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3422
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1967
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
791, 652, 654, 425, 679, 909, 937, 704, 755, 753, 754, 603, 731, 758, 780, 836, 
gpgpu_n_tot_thrd_icount = 3112832
gpgpu_n_tot_w_icount = 97276
gpgpu_n_stall_shd_mem = 12026
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10941
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1085
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33320	W0_Idle:521186	W0_Scoreboard:1005804	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1920	W11:1576	W12:1964	W13:1422	W14:1024	W15:504	W16:142	W17:219	W18:83	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12565
single_issue_nums: WS0:25641	WS1:23879	WS2:23995	WS3:23761	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 898 
max_icnt2mem_latency = 173 
maxmrqlatency = 165 
max_icnt2sh_latency = 21 
averagemflatency = 344 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:5315 	108 	83 	115 	62 	59 	83 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16111 	1386 	5913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	20978 	2077 	355 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20843 	2222 	330 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	77 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159      6203      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450      6197      6210      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155      6197      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 58.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 70.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 79.000000 79.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 67.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 74.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 385.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 88.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 73.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5900/96 = 61.458332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        30        34         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        51        51         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        29         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        46        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        61        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        56         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1753
min_bank_accesses = 0!
chip skew: 428/64 = 6.69
average mf latency per bank:
dram[0]:        738       740       695       687      2854      2673    none      none      none      none      none      none      none      none      none      none  
dram[1]:        706       707       699       698      2238      2603    none      none      none      none      none      none      none      none      none      none  
dram[2]:        750       756       694       682      2212      2395    none      none      none      none      none      none      none      none      none      none  
dram[3]:        728       728       686       677      2567      2000    none      none      none      none      none      none      none      none      none      none  
dram[4]:        725       711       682       675      2511      2713    none      none      none      none      none      none      none      none      none      none  
dram[5]:        724       715       686       696      2312      2189    none      none      none      none      none      none      none      none      none      none  
dram[6]:        704       714       703       703      2512      2473    none      none      none      none      none      none      none      none      none      none  
dram[7]:        729       726       677       691      2546      2943    none      none      none      none      none      none      none      none      none      none  
dram[8]:        717       728       669       677      2313      2063    none      none      none      none      none      none      none      none      none      none  
dram[9]:        696       718       656       677      2453      2584    none      none      none      none      none      none      none      none      none      none  
dram[10]:        700       697       681       701      2249      2504    none      none      none      none      none      none      none      none      none      none  
dram[11]:        725       720       664       712      2362      2368    none      none      none      none      none      none      none      none      none      none  
dram[12]:        722       713       679       691      1015      1930    none      none      none      none      none      none      none      none      none      none  
dram[13]:        726       702       688       683      1948      2448    none      none      none      none      none      none      none      none      none      none  
dram[14]:        719       717       686       693      2363      2094    none      none      none      none      none      none      none      none      none      none  
dram[15]:        689       715       689       702      2223      3055    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       739       757       759       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        740       738       760       759       654       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        752       745       750       739       647       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        752       737       741       737       648       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        760       719       751       756       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        735       762       738       738       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        755       716       755       753       649       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        759       759       733       733       646       678         0         0         0         0         0         0         0         0         0         0
dram[8]:        768       758       752       738       646       660         0         0         0         0         0         0         0         0         0         0
dram[9]:        720       738       710       737       646       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        752       715       758       758       702       660         0         0         0         0         0         0         0         0         0         0
dram[11]:        758       744       750       758       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        755       755       744       758       898       708         0         0         0         0         0         0         0         0         0         0
dram[13]:        737       742       763       738       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        752       748       750       750       646       678         0         0         0         0         0         0         0         0         0         0
dram[15]:        747       744       754       749       646       660         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648576 n_act=6 n_pre=0 n_ref_event=0 n_req=335 n_rd=271 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0005162
n_activity=13650 dram_eff=0.02454
bk0: 49a 648620i bk1: 54a 648585i bk2: 56a 648692i bk3: 56a 648743i bk4: 28a 648734i bk5: 28a 648553i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982090
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.261559
Bank_Level_Parallism_Col = 1.249669
Bank_Level_Parallism_Ready = 1.002985
write_to_read_ratio_blp_rw_average = 0.131788
GrpLevelPara = 1.249669 

BW Util details:
bwutil = 0.000516 
total_CMD = 648917 
util_bw = 335 
Wasted_Col = 1179 
Wasted_Row = 0 
Idle = 647403 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 12 
RTWc_limit = 132 
CCDLc_limit = 789 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 12 
RTWc_limit_alone = 123 

Commands details: 
total_CMD = 648917 
n_nop = 648576 
Read = 271 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 335 
total_req = 335 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 335 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00163349
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648567 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=258 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0005301
n_activity=13758 dram_eff=0.025
bk0: 54a 648690i bk1: 52a 648581i bk2: 51a 648704i bk3: 45a 648754i bk4: 28a 648659i bk5: 28a 648557i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.145181
Bank_Level_Parallism_Col = 1.137681
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.174215
GrpLevelPara = 1.137077 

BW Util details:
bwutil = 0.000530 
total_CMD = 648917 
util_bw = 344 
Wasted_Col = 1316 
Wasted_Row = 0 
Idle = 647257 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 185 
CCDLc_limit = 723 
rwq = 0 
CCDLc_limit_alone = 709 
WTRc_limit_alone = 23 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 648917 
n_nop = 648567 
Read = 258 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000530 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00126518
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648563 n_act=6 n_pre=0 n_ref_event=0 n_req=348 n_rd=250 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0005363
n_activity=13712 dram_eff=0.02538
bk0: 53a 648685i bk1: 49a 648607i bk2: 49a 648752i bk3: 43a 648711i bk4: 28a 648651i bk5: 28a 648579i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175914
Bank_Level_Parallism_Col = 1.164349
Bank_Level_Parallism_Ready = 1.008621
write_to_read_ratio_blp_rw_average = 0.166245
GrpLevelPara = 1.164349 

BW Util details:
bwutil = 0.000536 
total_CMD = 648917 
util_bw = 348 
Wasted_Col = 1238 
Wasted_Row = 0 
Idle = 647331 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 191 
CCDLc_limit = 685 
rwq = 0 
CCDLc_limit_alone = 685 
WTRc_limit_alone = 0 
RTWc_limit_alone = 191 

Commands details: 
total_CMD = 648917 
n_nop = 648563 
Read = 250 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 348 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00129755
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648545 n_act=6 n_pre=0 n_ref_event=0 n_req=366 n_rd=261 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.000564
n_activity=14107 dram_eff=0.02594
bk0: 53a 648607i bk1: 58a 648672i bk2: 44a 648757i bk3: 50a 648554i bk4: 28a 648615i bk5: 28a 648636i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.188856
Bank_Level_Parallism_Col = 1.174603
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.131393
GrpLevelPara = 1.174603 

BW Util details:
bwutil = 0.000564 
total_CMD = 648917 
util_bw = 366 
Wasted_Col = 1339 
Wasted_Row = 0 
Idle = 647212 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 66 
CCDLc_limit = 899 
rwq = 0 
CCDLc_limit_alone = 899 
WTRc_limit_alone = 48 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 648917 
n_nop = 648545 
Read = 261 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 366 
total_req = 366 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 366 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000564 
Either_Row_CoL_Bus_Util = 0.000573 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0018631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648568 n_act=6 n_pre=0 n_ref_event=0 n_req=343 n_rd=267 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0005286
n_activity=13421 dram_eff=0.02556
bk0: 57a 648616i bk1: 58a 648510i bk2: 47a 648732i bk3: 49a 648708i bk4: 28a 648572i bk5: 28a 648638i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982507
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.138690
Bank_Level_Parallism_Col = 1.129139
Bank_Level_Parallism_Ready = 1.002916
write_to_read_ratio_blp_rw_average = 0.146799
GrpLevelPara = 1.129139 

BW Util details:
bwutil = 0.000529 
total_CMD = 648917 
util_bw = 343 
Wasted_Col = 1474 
Wasted_Row = 0 
Idle = 647100 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 166 
CCDLc_limit = 902 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 23 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 648917 
n_nop = 648568 
Read = 267 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 343 
total_req = 343 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 343 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000529 
Either_Row_CoL_Bus_Util = 0.000538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00179992
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648550 n_act=6 n_pre=0 n_ref_event=0 n_req=361 n_rd=259 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005563
n_activity=15037 dram_eff=0.02401
bk0: 50a 648647i bk1: 56a 648598i bk2: 50a 648788i bk3: 47a 648707i bk4: 28a 648641i bk5: 28a 648708i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983379
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.205982
Bank_Level_Parallism_Col = 1.189502
Bank_Level_Parallism_Ready = 1.002770
write_to_read_ratio_blp_rw_average = 0.123381
GrpLevelPara = 1.189502 

BW Util details:
bwutil = 0.000556 
total_CMD = 648917 
util_bw = 361 
Wasted_Col = 1110 
Wasted_Row = 0 
Idle = 647446 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 648917 
n_nop = 648550 
Read = 259 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 361 
total_req = 361 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 361 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000556 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00118967
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648571 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=260 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0005239
n_activity=12693 dram_eff=0.02679
bk0: 56a 648547i bk1: 53a 648615i bk2: 52a 648753i bk3: 43a 648731i bk4: 28a 648696i bk5: 28a 648670i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.203156
Bank_Level_Parallism_Col = 1.191167
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.052736
GrpLevelPara = 1.191167 

BW Util details:
bwutil = 0.000524 
total_CMD = 648917 
util_bw = 340 
Wasted_Col = 1181 
Wasted_Row = 0 
Idle = 647396 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 648917 
n_nop = 648571 
Read = 260 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000524 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00150713
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648583 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=260 n_rd_L2_A=0 n_write=68 n_wr_bk=0 bw_util=0.0005055
n_activity=12937 dram_eff=0.02535
bk0: 57a 648649i bk1: 56a 648611i bk2: 42a 648684i bk3: 49a 648697i bk4: 28a 648540i bk5: 28a 648593i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.240048
Bank_Level_Parallism_Col = 1.232165
Bank_Level_Parallism_Ready = 1.003049
write_to_read_ratio_blp_rw_average = 0.138452
GrpLevelPara = 1.232165 

BW Util details:
bwutil = 0.000505 
total_CMD = 648917 
util_bw = 328 
Wasted_Col = 1330 
Wasted_Row = 0 
Idle = 647259 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 225 
CCDLc_limit = 825 
rwq = 0 
CCDLc_limit_alone = 821 
WTRc_limit_alone = 36 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 648917 
n_nop = 648583 
Read = 260 
Write = 68 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00130987
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648554 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005501
n_activity=13647 dram_eff=0.02616
bk0: 52a 648664i bk1: 56a 648664i bk2: 46a 648744i bk3: 44a 648655i bk4: 28a 648559i bk5: 28a 648676i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124481
Bank_Level_Parallism_Col = 1.114150
Bank_Level_Parallism_Ready = 1.002801
write_to_read_ratio_blp_rw_average = 0.161712
GrpLevelPara = 1.114150 

BW Util details:
bwutil = 0.000550 
total_CMD = 648917 
util_bw = 357 
Wasted_Col = 1330 
Wasted_Row = 0 
Idle = 647230 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 131 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 29 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 648917 
n_nop = 648554 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000550 
Either_Row_CoL_Bus_Util = 0.000559 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104482
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648575 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=257 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0005178
n_activity=13481 dram_eff=0.02492
bk0: 52a 648619i bk1: 54a 648651i bk2: 46a 648695i bk3: 49a 648677i bk4: 28a 648705i bk5: 28a 648665i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.237966
Bank_Level_Parallism_Col = 1.221618
Bank_Level_Parallism_Ready = 1.002976
write_to_read_ratio_blp_rw_average = 0.091094
GrpLevelPara = 1.221618 

BW Util details:
bwutil = 0.000518 
total_CMD = 648917 
util_bw = 336 
Wasted_Col = 1139 
Wasted_Row = 0 
Idle = 647442 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 789 
rwq = 0 
CCDLc_limit_alone = 789 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 648917 
n_nop = 648575 
Read = 257 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000518 
Either_Row_CoL_Bus_Util = 0.000527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00125748
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648559 n_act=6 n_pre=0 n_ref_event=0 n_req=352 n_rd=264 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0005424
n_activity=14686 dram_eff=0.02397
bk0: 55a 648697i bk1: 56a 648649i bk2: 47a 648766i bk3: 50a 648781i bk4: 28a 648627i bk5: 28a 648689i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.127485
Bank_Level_Parallism_Col = 1.115543
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.149931
GrpLevelPara = 1.115543 

BW Util details:
bwutil = 0.000542 
total_CMD = 648917 
util_bw = 352 
Wasted_Col = 1107 
Wasted_Row = 0 
Idle = 647458 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 109 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 648917 
n_nop = 648559 
Read = 264 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 352 
total_req = 352 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 352 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000690381
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648561 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005394
n_activity=13252 dram_eff=0.02641
bk0: 57a 648620i bk1: 54a 648559i bk2: 45a 648740i bk3: 48a 648670i bk4: 28a 648554i bk5: 28a 648645i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143490
Bank_Level_Parallism_Col = 1.143333
Bank_Level_Parallism_Ready = 1.002857
write_to_read_ratio_blp_rw_average = 0.136667
GrpLevelPara = 1.143333 

BW Util details:
bwutil = 0.000539 
total_CMD = 648917 
util_bw = 350 
Wasted_Col = 1455 
Wasted_Row = 0 
Idle = 647112 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 135 
CCDLc_limit = 913 
rwq = 0 
CCDLc_limit_alone = 913 
WTRc_limit_alone = 32 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 648917 
n_nop = 648561 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000539 
Either_Row_CoL_Bus_Util = 0.000549 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00125902
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648225 n_act=6 n_pre=0 n_ref_event=0 n_req=686 n_rd=258 n_rd_L2_A=0 n_write=428 n_wr_bk=0 bw_util=0.001057
n_activity=19244 dram_eff=0.03565
bk0: 52a 648663i bk1: 52a 648602i bk2: 46a 648550i bk3: 53a 648542i bk4: 28a 644404i bk5: 27a 648565i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991254
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.055855
Bank_Level_Parallism_Col = 1.052964
Bank_Level_Parallism_Ready = 1.002916
write_to_read_ratio_blp_rw_average = 0.758661
GrpLevelPara = 1.052964 

BW Util details:
bwutil = 0.001057 
total_CMD = 648917 
util_bw = 686 
Wasted_Col = 5813 
Wasted_Row = 0 
Idle = 642418 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 135 
RTWc_limit = 276 
CCDLc_limit = 5117 
rwq = 0 
CCDLc_limit_alone = 5107 
WTRc_limit_alone = 125 
RTWc_limit_alone = 276 

Commands details: 
total_CMD = 648917 
n_nop = 648225 
Read = 258 
Write = 428 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 686 
total_req = 686 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 686 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001057 
Either_Row_CoL_Bus_Util = 0.001066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.211471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211471
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648544 n_act=6 n_pre=0 n_ref_event=0 n_req=367 n_rd=263 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0005656
n_activity=14271 dram_eff=0.02572
bk0: 54a 648580i bk1: 57a 648575i bk2: 48a 648626i bk3: 49a 648727i bk4: 27a 648636i bk5: 28a 648715i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983651
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175439
Bank_Level_Parallism_Col = 1.161196
Bank_Level_Parallism_Ready = 1.005450
write_to_read_ratio_blp_rw_average = 0.092907
GrpLevelPara = 1.160610 

BW Util details:
bwutil = 0.000566 
total_CMD = 648917 
util_bw = 367 
Wasted_Col = 1343 
Wasted_Row = 0 
Idle = 647207 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 93 
RTWc_limit = 29 
CCDLc_limit = 887 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 79 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 648917 
n_nop = 648544 
Read = 263 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 367 
total_req = 367 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 367 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000566 
Either_Row_CoL_Bus_Util = 0.000575 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00138847
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648552 n_act=6 n_pre=0 n_ref_event=0 n_req=359 n_rd=257 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005532
n_activity=14376 dram_eff=0.02497
bk0: 56a 648648i bk1: 56a 648606i bk2: 47a 648563i bk3: 43a 648729i bk4: 27a 648645i bk5: 28a 648714i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983287
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155346
Bank_Level_Parallism_Col = 1.145142
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.115521
GrpLevelPara = 1.145142 

BW Util details:
bwutil = 0.000553 
total_CMD = 648917 
util_bw = 359 
Wasted_Col = 1334 
Wasted_Row = 0 
Idle = 647224 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 75 
CCDLc_limit = 834 
rwq = 0 
CCDLc_limit_alone = 834 
WTRc_limit_alone = 37 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 648917 
n_nop = 648552 
Read = 257 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 359 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 359 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000562 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00131912
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=648917 n_nop=648583 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=248 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0005055
n_activity=13265 dram_eff=0.02473
bk0: 51a 648719i bk1: 54a 648606i bk2: 45a 648766i bk3: 42a 648678i bk4: 28a 648703i bk5: 28a 648652i bk6: 0a 648917i bk7: 0a 648917i bk8: 0a 648917i bk9: 0a 648917i bk10: 0a 648917i bk11: 0a 648917i bk12: 0a 648917i bk13: 0a 648917i bk14: 0a 648917i bk15: 0a 648917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.199719
Bank_Level_Parallism_Col = 1.186883
Bank_Level_Parallism_Ready = 1.009146
write_to_read_ratio_blp_rw_average = 0.062764
GrpLevelPara = 1.186883 

BW Util details:
bwutil = 0.000505 
total_CMD = 648917 
util_bw = 328 
Wasted_Col = 1094 
Wasted_Row = 0 
Idle = 647495 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 723 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 648917 
n_nop = 648583 
Read = 248 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00147939

========= L2 cache stats =========
L2_cache_bank[0]: Access = 759, Miss = 174, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 691, Miss = 159, Miss_rate = 0.230, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 711, Miss = 178, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 163, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 732, Miss = 184, Miss_rate = 0.251, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 729, Miss = 163, Miss_rate = 0.224, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 751, Miss = 176, Miss_rate = 0.234, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 732, Miss = 186, Miss_rate = 0.254, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 707, Miss = 162, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 181, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 751, Miss = 179, Miss_rate = 0.238, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 172, Miss_rate = 0.240, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 735, Miss = 179, Miss_rate = 0.244, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 695, Miss = 159, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 733, Miss = 157, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 168, Miss_rate = 0.234, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 693, Miss = 177, Miss_rate = 0.255, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 720, Miss = 176, Miss_rate = 0.244, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 725, Miss = 170, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 699, Miss = 166, Miss_rate = 0.237, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 719, Miss = 189, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 712, Miss = 162, Miss_rate = 0.228, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 171, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 731, Miss = 178, Miss_rate = 0.244, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 721, Miss = 195, Miss_rate = 0.270, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1021, Miss = 486, Miss_rate = 0.476, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 694, Miss = 173, Miss_rate = 0.249, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 193, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 713, Miss = 171, Miss_rate = 0.240, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 720, Miss = 181, Miss_rate = 0.251, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 734, Miss = 169, Miss_rate = 0.230, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 729, Miss = 156, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 5853
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 62
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 111228
Req_Network_injected_packets_per_cycle =       0.2105 
Req_Network_conflicts_per_cycle =       0.0180
Req_Network_conflicts_per_cycle_util =       0.1572
Req_Bank_Level_Parallism =       1.8420
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0346
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0066

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 111228
Reply_Network_injected_packets_per_cycle =        0.2105
Reply_Network_conflicts_per_cycle =        0.0704
Reply_Network_conflicts_per_cycle_util =       0.5794
Reply_Bank_Level_Parallism =       1.7329
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0263
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 65497 (inst/sec)
gpgpu_simulation_rate = 10111 (cycle/sec)
gpgpu_silicon_slowdown = 118682x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5852
gpu_sim_insn = 76900
gpu_ipc =      13.1408
gpu_tot_sim_cycle = 117080
gpu_tot_sim_insn = 797372
gpu_tot_ipc =       6.8105
gpu_tot_issued_cta = 80
gpu_occupancy = 29.8120% 
gpu_tot_occupancy = 20.2381% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1094
partiton_level_parallism_total  =       0.2054
partiton_level_parallism_util =       3.4783
partiton_level_parallism_util_total  =       1.8654
L2_BW  =       4.1996 GB/Sec
L2_BW_total  =       7.8879 GB/Sec
gpu_total_sim_rate=66447

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7723, Miss = 2860, Miss_rate = 0.370, Pending_hits = 119, Reservation_fails = 843
	L1D_cache_core[1]: Access = 7941, Miss = 2986, Miss_rate = 0.376, Pending_hits = 110, Reservation_fails = 757
	L1D_cache_core[2]: Access = 7838, Miss = 2903, Miss_rate = 0.370, Pending_hits = 110, Reservation_fails = 721
	L1D_cache_core[3]: Access = 7416, Miss = 2803, Miss_rate = 0.378, Pending_hits = 97, Reservation_fails = 692
	L1D_cache_core[4]: Access = 7496, Miss = 2827, Miss_rate = 0.377, Pending_hits = 103, Reservation_fails = 509
	L1D_cache_core[5]: Access = 7353, Miss = 2735, Miss_rate = 0.372, Pending_hits = 90, Reservation_fails = 772
	L1D_cache_core[6]: Access = 6946, Miss = 2648, Miss_rate = 0.381, Pending_hits = 97, Reservation_fails = 476
	L1D_cache_core[7]: Access = 7693, Miss = 2886, Miss_rate = 0.375, Pending_hits = 117, Reservation_fails = 619
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 22648
	L1D_total_cache_miss_rate = 0.3749
	L1D_total_cache_pending_hits = 843
	L1D_total_cache_reservation_fails = 5389
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 832
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3422
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1967
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
819, 680, 682, 453, 707, 937, 965, 732, 783, 781, 782, 631, 759, 786, 808, 864, 
gpgpu_n_tot_thrd_icount = 3227520
gpgpu_n_tot_w_icount = 100860
gpgpu_n_stall_shd_mem = 12026
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10941
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1085
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35503	W0_Idle:549286	W0_Scoreboard:1014373	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1952	W11:1668	W12:2163	W13:1563	W14:1291	W15:737	W16:430	W17:578	W18:280	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13973
single_issue_nums: WS0:26537	WS1:24775	WS2:24891	WS3:24657	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 898 
max_icnt2mem_latency = 173 
maxmrqlatency = 165 
max_icnt2sh_latency = 21 
averagemflatency = 342 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:5321 	110 	85 	121 	73 	79 	125 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16488 	1521 	6041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21391 	2261 	398 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21436 	2268 	331 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	78 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159      6203      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450      6197      6210      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155      6197      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 58.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 70.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 79.000000 79.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 67.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 74.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 513.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 88.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 73.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6028/96 = 62.791668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        30        34         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        51        51         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        29         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        46        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        61        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        56         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1881
min_bank_accesses = 0!
chip skew: 556/64 = 8.69
average mf latency per bank:
dram[0]:        738       740       695       687      2925      2738    none      none      none      none      none      none      none      none      none      none  
dram[1]:        706       707       699       698      2290      2666    none      none      none      none      none      none      none      none      none      none  
dram[2]:        750       756       694       682      2262      2451    none      none      none      none      none      none      none      none      none      none  
dram[3]:        728       728       686       677      2624      2045    none      none      none      none      none      none      none      none      none      none  
dram[4]:        725       711       682       675      2569      2774    none      none      none      none      none      none      none      none      none      none  
dram[5]:        724       715       686       696      2362      2239    none      none      none      none      none      none      none      none      none      none  
dram[6]:        704       714       703       703      2571      2532    none      none      none      none      none      none      none      none      none      none  
dram[7]:        729       726       677       691      2605      3012    none      none      none      none      none      none      none      none      none      none  
dram[8]:        717       728       669       677      2369      2109    none      none      none      none      none      none      none      none      none      none  
dram[9]:        696       718       656       677      2514      2643    none      none      none      none      none      none      none      none      none      none  
dram[10]:        700       697       681       701      2304      2561    none      none      none      none      none      none      none      none      none      none  
dram[11]:        725       720       664       712      2417      2424    none      none      none      none      none      none      none      none      none      none  
dram[12]:        722       713       679       691       956      1972    none      none      none      none      none      none      none      none      none      none  
dram[13]:        726       702       688       683      1994      2504    none      none      none      none      none      none      none      none      none      none  
dram[14]:        719       717       686       693      2421      2143    none      none      none      none      none      none      none      none      none      none  
dram[15]:        689       715       689       702      2277      3126    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        712       739       757       759       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        740       738       760       759       654       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        752       745       750       739       647       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        752       737       741       737       648       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        760       719       751       756       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        735       762       738       738       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        755       716       755       753       649       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        759       759       733       733       646       678         0         0         0         0         0         0         0         0         0         0
dram[8]:        768       758       752       738       646       660         0         0         0         0         0         0         0         0         0         0
dram[9]:        720       738       710       737       646       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        752       715       758       758       702       660         0         0         0         0         0         0         0         0         0         0
dram[11]:        758       744       750       758       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        755       755       744       758       898       708         0         0         0         0         0         0         0         0         0         0
dram[13]:        737       742       763       738       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        752       748       750       750       646       678         0         0         0         0         0         0         0         0         0         0
dram[15]:        747       744       754       749       646       660         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682718 n_act=6 n_pre=0 n_ref_event=0 n_req=335 n_rd=271 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0004904
n_activity=13650 dram_eff=0.02454
bk0: 49a 682762i bk1: 54a 682727i bk2: 56a 682834i bk3: 56a 682885i bk4: 28a 682876i bk5: 28a 682695i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982090
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.261559
Bank_Level_Parallism_Col = 1.249669
Bank_Level_Parallism_Ready = 1.002985
write_to_read_ratio_blp_rw_average = 0.131788
GrpLevelPara = 1.249669 

BW Util details:
bwutil = 0.000490 
total_CMD = 683059 
util_bw = 335 
Wasted_Col = 1179 
Wasted_Row = 0 
Idle = 681545 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 12 
RTWc_limit = 132 
CCDLc_limit = 789 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 12 
RTWc_limit_alone = 123 

Commands details: 
total_CMD = 683059 
n_nop = 682718 
Read = 271 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 335 
total_req = 335 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 335 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00155184
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682709 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=258 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0005036
n_activity=13758 dram_eff=0.025
bk0: 54a 682832i bk1: 52a 682723i bk2: 51a 682846i bk3: 45a 682896i bk4: 28a 682801i bk5: 28a 682699i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.145181
Bank_Level_Parallism_Col = 1.137681
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.174215
GrpLevelPara = 1.137077 

BW Util details:
bwutil = 0.000504 
total_CMD = 683059 
util_bw = 344 
Wasted_Col = 1316 
Wasted_Row = 0 
Idle = 681399 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 185 
CCDLc_limit = 723 
rwq = 0 
CCDLc_limit_alone = 709 
WTRc_limit_alone = 23 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 683059 
n_nop = 682709 
Read = 258 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00120195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682705 n_act=6 n_pre=0 n_ref_event=0 n_req=348 n_rd=250 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0005095
n_activity=13712 dram_eff=0.02538
bk0: 53a 682827i bk1: 49a 682749i bk2: 49a 682894i bk3: 43a 682853i bk4: 28a 682793i bk5: 28a 682721i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175914
Bank_Level_Parallism_Col = 1.164349
Bank_Level_Parallism_Ready = 1.008621
write_to_read_ratio_blp_rw_average = 0.166245
GrpLevelPara = 1.164349 

BW Util details:
bwutil = 0.000509 
total_CMD = 683059 
util_bw = 348 
Wasted_Col = 1238 
Wasted_Row = 0 
Idle = 681473 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 191 
CCDLc_limit = 685 
rwq = 0 
CCDLc_limit_alone = 685 
WTRc_limit_alone = 0 
RTWc_limit_alone = 191 

Commands details: 
total_CMD = 683059 
n_nop = 682705 
Read = 250 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 348 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00123269
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682687 n_act=6 n_pre=0 n_ref_event=0 n_req=366 n_rd=261 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0005358
n_activity=14107 dram_eff=0.02594
bk0: 53a 682749i bk1: 58a 682814i bk2: 44a 682899i bk3: 50a 682696i bk4: 28a 682757i bk5: 28a 682778i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.188856
Bank_Level_Parallism_Col = 1.174603
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.131393
GrpLevelPara = 1.174603 

BW Util details:
bwutil = 0.000536 
total_CMD = 683059 
util_bw = 366 
Wasted_Col = 1339 
Wasted_Row = 0 
Idle = 681354 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 66 
CCDLc_limit = 899 
rwq = 0 
CCDLc_limit_alone = 899 
WTRc_limit_alone = 48 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 683059 
n_nop = 682687 
Read = 261 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 366 
total_req = 366 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 366 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00176998
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682710 n_act=6 n_pre=0 n_ref_event=0 n_req=343 n_rd=267 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0005022
n_activity=13421 dram_eff=0.02556
bk0: 57a 682758i bk1: 58a 682652i bk2: 47a 682874i bk3: 49a 682850i bk4: 28a 682714i bk5: 28a 682780i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982507
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.138690
Bank_Level_Parallism_Col = 1.129139
Bank_Level_Parallism_Ready = 1.002916
write_to_read_ratio_blp_rw_average = 0.146799
GrpLevelPara = 1.129139 

BW Util details:
bwutil = 0.000502 
total_CMD = 683059 
util_bw = 343 
Wasted_Col = 1474 
Wasted_Row = 0 
Idle = 681242 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 166 
CCDLc_limit = 902 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 23 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 683059 
n_nop = 682710 
Read = 267 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 343 
total_req = 343 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 343 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000502 
Either_Row_CoL_Bus_Util = 0.000511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00170995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682692 n_act=6 n_pre=0 n_ref_event=0 n_req=361 n_rd=259 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005285
n_activity=15037 dram_eff=0.02401
bk0: 50a 682789i bk1: 56a 682740i bk2: 50a 682930i bk3: 47a 682849i bk4: 28a 682783i bk5: 28a 682850i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983379
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.205982
Bank_Level_Parallism_Col = 1.189502
Bank_Level_Parallism_Ready = 1.002770
write_to_read_ratio_blp_rw_average = 0.123381
GrpLevelPara = 1.189502 

BW Util details:
bwutil = 0.000529 
total_CMD = 683059 
util_bw = 361 
Wasted_Col = 1110 
Wasted_Row = 0 
Idle = 681588 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 683059 
n_nop = 682692 
Read = 259 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 361 
total_req = 361 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 361 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000529 
Either_Row_CoL_Bus_Util = 0.000537 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00113021
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682713 n_act=6 n_pre=0 n_ref_event=0 n_req=340 n_rd=260 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004978
n_activity=12693 dram_eff=0.02679
bk0: 56a 682689i bk1: 53a 682757i bk2: 52a 682895i bk3: 43a 682873i bk4: 28a 682838i bk5: 28a 682812i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982353
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.203156
Bank_Level_Parallism_Col = 1.191167
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.052736
GrpLevelPara = 1.191167 

BW Util details:
bwutil = 0.000498 
total_CMD = 683059 
util_bw = 340 
Wasted_Col = 1181 
Wasted_Row = 0 
Idle = 681538 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 840 
rwq = 0 
CCDLc_limit_alone = 840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683059 
n_nop = 682713 
Read = 260 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00143179
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682725 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=260 n_rd_L2_A=0 n_write=68 n_wr_bk=0 bw_util=0.0004802
n_activity=12937 dram_eff=0.02535
bk0: 57a 682791i bk1: 56a 682753i bk2: 42a 682826i bk3: 49a 682839i bk4: 28a 682682i bk5: 28a 682735i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.240048
Bank_Level_Parallism_Col = 1.232165
Bank_Level_Parallism_Ready = 1.003049
write_to_read_ratio_blp_rw_average = 0.138452
GrpLevelPara = 1.232165 

BW Util details:
bwutil = 0.000480 
total_CMD = 683059 
util_bw = 328 
Wasted_Col = 1330 
Wasted_Row = 0 
Idle = 681401 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 225 
CCDLc_limit = 825 
rwq = 0 
CCDLc_limit_alone = 821 
WTRc_limit_alone = 36 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 683059 
n_nop = 682725 
Read = 260 
Write = 68 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000480 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0012444
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682696 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005226
n_activity=13647 dram_eff=0.02616
bk0: 52a 682806i bk1: 56a 682806i bk2: 46a 682886i bk3: 44a 682797i bk4: 28a 682701i bk5: 28a 682818i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124481
Bank_Level_Parallism_Col = 1.114150
Bank_Level_Parallism_Ready = 1.002801
write_to_read_ratio_blp_rw_average = 0.161712
GrpLevelPara = 1.114150 

BW Util details:
bwutil = 0.000523 
total_CMD = 683059 
util_bw = 357 
Wasted_Col = 1330 
Wasted_Row = 0 
Idle = 681372 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 131 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 29 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 683059 
n_nop = 682696 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000523 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000992594
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682717 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=257 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0004919
n_activity=13481 dram_eff=0.02492
bk0: 52a 682761i bk1: 54a 682793i bk2: 46a 682837i bk3: 49a 682819i bk4: 28a 682847i bk5: 28a 682807i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.237966
Bank_Level_Parallism_Col = 1.221618
Bank_Level_Parallism_Ready = 1.002976
write_to_read_ratio_blp_rw_average = 0.091094
GrpLevelPara = 1.221618 

BW Util details:
bwutil = 0.000492 
total_CMD = 683059 
util_bw = 336 
Wasted_Col = 1139 
Wasted_Row = 0 
Idle = 681584 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 789 
rwq = 0 
CCDLc_limit_alone = 789 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 683059 
n_nop = 682717 
Read = 257 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000492 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00119463
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682701 n_act=6 n_pre=0 n_ref_event=0 n_req=352 n_rd=264 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0005153
n_activity=14686 dram_eff=0.02397
bk0: 55a 682839i bk1: 56a 682791i bk2: 47a 682908i bk3: 50a 682923i bk4: 28a 682769i bk5: 28a 682831i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.127485
Bank_Level_Parallism_Col = 1.115543
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.149931
GrpLevelPara = 1.115543 

BW Util details:
bwutil = 0.000515 
total_CMD = 683059 
util_bw = 352 
Wasted_Col = 1107 
Wasted_Row = 0 
Idle = 681600 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 109 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 683059 
n_nop = 682701 
Read = 264 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 352 
total_req = 352 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 352 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000655873
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682703 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005124
n_activity=13252 dram_eff=0.02641
bk0: 57a 682762i bk1: 54a 682701i bk2: 45a 682882i bk3: 48a 682812i bk4: 28a 682696i bk5: 28a 682787i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143490
Bank_Level_Parallism_Col = 1.143333
Bank_Level_Parallism_Ready = 1.002857
write_to_read_ratio_blp_rw_average = 0.136667
GrpLevelPara = 1.143333 

BW Util details:
bwutil = 0.000512 
total_CMD = 683059 
util_bw = 350 
Wasted_Col = 1455 
Wasted_Row = 0 
Idle = 681254 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 135 
CCDLc_limit = 913 
rwq = 0 
CCDLc_limit_alone = 913 
WTRc_limit_alone = 32 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 683059 
n_nop = 682703 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00119609
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682239 n_act=6 n_pre=0 n_ref_event=0 n_req=814 n_rd=258 n_rd_L2_A=0 n_write=556 n_wr_bk=0 bw_util=0.001192
n_activity=21192 dram_eff=0.03841
bk0: 52a 682805i bk1: 52a 682744i bk2: 46a 682692i bk3: 53a 682684i bk4: 28a 676801i bk5: 27a 682707i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992629
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.043359
Bank_Level_Parallism_Col = 1.041109
Bank_Level_Parallism_Ready = 1.002457
write_to_read_ratio_blp_rw_average = 0.812679
GrpLevelPara = 1.041109 

BW Util details:
bwutil = 0.001192 
total_CMD = 683059 
util_bw = 814 
Wasted_Col = 7558 
Wasted_Row = 0 
Idle = 674687 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 135 
RTWc_limit = 276 
CCDLc_limit = 6862 
rwq = 0 
CCDLc_limit_alone = 6852 
WTRc_limit_alone = 125 
RTWc_limit_alone = 276 

Commands details: 
total_CMD = 683059 
n_nop = 682239 
Read = 258 
Write = 556 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 814 
total_req = 814 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 814 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001192 
Either_Row_CoL_Bus_Util = 0.001200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.297743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297743
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682686 n_act=6 n_pre=0 n_ref_event=0 n_req=367 n_rd=263 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0005373
n_activity=14271 dram_eff=0.02572
bk0: 54a 682722i bk1: 57a 682717i bk2: 48a 682768i bk3: 49a 682869i bk4: 27a 682778i bk5: 28a 682857i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983651
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175439
Bank_Level_Parallism_Col = 1.161196
Bank_Level_Parallism_Ready = 1.005450
write_to_read_ratio_blp_rw_average = 0.092907
GrpLevelPara = 1.160610 

BW Util details:
bwutil = 0.000537 
total_CMD = 683059 
util_bw = 367 
Wasted_Col = 1343 
Wasted_Row = 0 
Idle = 681349 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 93 
RTWc_limit = 29 
CCDLc_limit = 887 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 79 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 683059 
n_nop = 682686 
Read = 263 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 367 
total_req = 367 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 367 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000537 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00131907
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682694 n_act=6 n_pre=0 n_ref_event=0 n_req=359 n_rd=257 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005256
n_activity=14376 dram_eff=0.02497
bk0: 56a 682790i bk1: 56a 682748i bk2: 47a 682705i bk3: 43a 682871i bk4: 27a 682787i bk5: 28a 682856i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983287
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155346
Bank_Level_Parallism_Col = 1.145142
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.115521
GrpLevelPara = 1.145142 

BW Util details:
bwutil = 0.000526 
total_CMD = 683059 
util_bw = 359 
Wasted_Col = 1334 
Wasted_Row = 0 
Idle = 681366 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 75 
CCDLc_limit = 834 
rwq = 0 
CCDLc_limit_alone = 834 
WTRc_limit_alone = 37 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 683059 
n_nop = 682694 
Read = 257 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 359 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 359 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000526 
Either_Row_CoL_Bus_Util = 0.000534 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00125319
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=683059 n_nop=682725 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=248 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004802
n_activity=13265 dram_eff=0.02473
bk0: 51a 682861i bk1: 54a 682748i bk2: 45a 682908i bk3: 42a 682820i bk4: 28a 682845i bk5: 28a 682794i bk6: 0a 683059i bk7: 0a 683059i bk8: 0a 683059i bk9: 0a 683059i bk10: 0a 683059i bk11: 0a 683059i bk12: 0a 683059i bk13: 0a 683059i bk14: 0a 683059i bk15: 0a 683059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.199719
Bank_Level_Parallism_Col = 1.186883
Bank_Level_Parallism_Ready = 1.009146
write_to_read_ratio_blp_rw_average = 0.062764
GrpLevelPara = 1.186883 

BW Util details:
bwutil = 0.000480 
total_CMD = 683059 
util_bw = 328 
Wasted_Col = 1094 
Wasted_Row = 0 
Idle = 681637 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 723 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 683059 
n_nop = 682725 
Read = 248 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000480 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00140544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 775, Miss = 174, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 707, Miss = 159, Miss_rate = 0.225, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 727, Miss = 178, Miss_rate = 0.245, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 734, Miss = 163, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 184, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 163, Miss_rate = 0.219, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 767, Miss = 176, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 748, Miss = 186, Miss_rate = 0.249, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 723, Miss = 162, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 181, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 767, Miss = 179, Miss_rate = 0.233, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 732, Miss = 172, Miss_rate = 0.235, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 751, Miss = 179, Miss_rate = 0.238, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 711, Miss = 159, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 749, Miss = 157, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 168, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 709, Miss = 177, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 176, Miss_rate = 0.239, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 741, Miss = 170, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 715, Miss = 166, Miss_rate = 0.232, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 735, Miss = 189, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 728, Miss = 162, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 730, Miss = 171, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 747, Miss = 178, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 737, Miss = 195, Miss_rate = 0.265, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1165, Miss = 614, Miss_rate = 0.527, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 710, Miss = 173, Miss_rate = 0.244, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 745, Miss = 193, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 171, Miss_rate = 0.235, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 736, Miss = 181, Miss_rate = 0.246, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 750, Miss = 169, Miss_rate = 0.225, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 745, Miss = 156, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 5981
L2_total_cache_miss_rate = 0.2487
L2_total_cache_pending_hits = 62
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 117080
Req_Network_injected_packets_per_cycle =       0.2054 
Req_Network_conflicts_per_cycle =       0.0231
Req_Network_conflicts_per_cycle_util =       0.2096
Req_Bank_Level_Parallism =       1.8654
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0486
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0064

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 117080
Reply_Network_injected_packets_per_cycle =        0.2054
Reply_Network_conflicts_per_cycle =        0.0682
Reply_Network_conflicts_per_cycle_util =       0.5784
Reply_Bank_Level_Parallism =       1.7426
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0030
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0257
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 66447 (inst/sec)
gpgpu_simulation_rate = 9756 (cycle/sec)
gpgpu_silicon_slowdown = 123001x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 16353
gpu_sim_insn = 235345
gpu_ipc =      14.3915
gpu_tot_sim_cycle = 133433
gpu_tot_sim_insn = 1032717
gpu_tot_ipc =       7.7396
gpu_tot_issued_cta = 88
gpu_occupancy = 29.2896% 
gpu_tot_occupancy = 21.7166% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3919
partiton_level_parallism_total  =       0.2283
partiton_level_parallism_util =       2.1866
partiton_level_parallism_util_total  =       1.9249
L2_BW  =      15.0496 GB/Sec
L2_BW_total  =       8.7656 GB/Sec
gpu_total_sim_rate=73765

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11019, Miss = 3631, Miss_rate = 0.330, Pending_hits = 245, Reservation_fails = 1252
	L1D_cache_core[1]: Access = 11200, Miss = 3761, Miss_rate = 0.336, Pending_hits = 239, Reservation_fails = 1274
	L1D_cache_core[2]: Access = 11141, Miss = 3688, Miss_rate = 0.331, Pending_hits = 242, Reservation_fails = 1119
	L1D_cache_core[3]: Access = 10684, Miss = 3571, Miss_rate = 0.334, Pending_hits = 228, Reservation_fails = 1061
	L1D_cache_core[4]: Access = 10874, Miss = 3614, Miss_rate = 0.332, Pending_hits = 229, Reservation_fails = 891
	L1D_cache_core[5]: Access = 10762, Miss = 3518, Miss_rate = 0.327, Pending_hits = 232, Reservation_fails = 1309
	L1D_cache_core[6]: Access = 10475, Miss = 3422, Miss_rate = 0.327, Pending_hits = 236, Reservation_fails = 1007
	L1D_cache_core[7]: Access = 11112, Miss = 3679, Miss_rate = 0.331, Pending_hits = 259, Reservation_fails = 1047
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 28884
	L1D_total_cache_miss_rate = 0.3310
	L1D_total_cache_pending_hits = 1910
	L1D_total_cache_reservation_fails = 8960
	L1D_cache_data_port_util = 0.112
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1898
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6993
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1967
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1152, 963, 964, 738, 1016, 1194, 1196, 990, 1165, 1013, 1015, 863, 1042, 1092, 1116, 1222, 
gpgpu_n_tot_thrd_icount = 4381152
gpgpu_n_tot_w_icount = 136911
gpgpu_n_stall_shd_mem = 19773
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17652
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2121
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53081	W0_Idle:577334	W0_Scoreboard:1272023	W1:35500	W2:15665	W3:10934	W4:7041	W5:5018	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:15253
single_issue_nums: WS0:35625	WS1:34005	WS2:33798	WS3:33483	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 898 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 21 
averagemflatency = 336 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6160 	115 	85 	121 	73 	79 	125 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20864 	2709 	6886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	26243 	3369 	847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27115 	2954 	375 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	82 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159      6203      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450      6197      6210      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155      6197      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 79.000000 79.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 67.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 74.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 513.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 91.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6872/96 = 71.583336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        34         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        51        51         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        29         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        46        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        63        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        56         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1883
min_bank_accesses = 0!
chip skew: 556/64 = 8.69
average mf latency per bank:
dram[0]:        901       898       822       835      3374      3230    none      none      none      none      none      none      none      none      none      none  
dram[1]:        880       871       826       791      2601      3141    none      none      none      none      none      none      none      none      none      none  
dram[2]:        906       894       838       787      2549      2759    none      none      none      none      none      none      none      none      none      none  
dram[3]:        887       890       803       811      2916      2282    none      none      none      none      none      none      none      none      none      none  
dram[4]:        926       911       813       797      2981      3157    none      none      none      none      none      none      none      none      none      none  
dram[5]:        875       912       826       833      2704      2498    none      none      none      none      none      none      none      none      none      none  
dram[6]:        920       894       842       822      2905      2914    none      none      none      none      none      none      none      none      none      none  
dram[7]:        906       884       761       817      3017      3456    none      none      none      none      none      none      none      none      none      none  
dram[8]:        893       913       779       802      2699      2375    none      none      none      none      none      none      none      none      none      none  
dram[9]:        872       909       792       791      2825      2936    none      none      none      none      none      none      none      none      none      none  
dram[10]:        893       891       802       807      2644      2878    none      none      none      none      none      none      none      none      none      none  
dram[11]:        900       882       789       802      2706      2761    none      none      none      none      none      none      none      none      none      none  
dram[12]:        888       867       771       815      1005      2241    none      none      none      none      none      none      none      none      none      none  
dram[13]:        894       907       797       813      2264      2815    none      none      none      none      none      none      none      none      none      none  
dram[14]:        922       888       789       783      2678      2349    none      none      none      none      none      none      none      none      none      none  
dram[15]:        876       887       813       820      2567      3437    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        762       749       770       759       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        751       738       769       759       654       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        752       767       750       739       647       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        762       762       756       760       648       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        760       753       751       756       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        767       762       738       763       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        755       716       791       790       649       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        759       768       733       778       646       678         0         0         0         0         0         0         0         0         0         0
dram[8]:        768       758       752       768       646       660         0         0         0         0         0         0         0         0         0         0
dram[9]:        765       765       790       762       646       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        752       743       762       777       702       660         0         0         0         0         0         0         0         0         0         0
dram[11]:        758       744       768       758       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        755       755       756       779       898       708         0         0         0         0         0         0         0         0         0         0
dram[13]:        763       742       763       786       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        776       778       778       771       646       678         0         0         0         0         0         0         0         0         0         0
dram[15]:        747       744       754       779       646       660         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778083 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=312 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.000483
n_activity=15542 dram_eff=0.02419
bk0: 64a 778159i bk1: 64a 778124i bk2: 64a 778220i bk3: 64a 778291i bk4: 28a 778282i bk5: 28a 778101i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249372
Bank_Level_Parallism_Col = 1.238035
Bank_Level_Parallism_Ready = 1.002660
write_to_read_ratio_blp_rw_average = 0.125315
GrpLevelPara = 1.238035 

BW Util details:
bwutil = 0.000483 
total_CMD = 778465 
util_bw = 376 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 776873 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 12 
RTWc_limit = 132 
CCDLc_limit = 826 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 12 
RTWc_limit_alone = 123 

Commands details: 
total_CMD = 778465 
n_nop = 778083 
Read = 312 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00136165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778061 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0005113
n_activity=16251 dram_eff=0.02449
bk0: 64a 778238i bk1: 64a 778129i bk2: 64a 778252i bk3: 64a 778287i bk4: 28a 778207i bk5: 28a 778105i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140046
Bank_Level_Parallism_Col = 1.132831
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.167343
GrpLevelPara = 1.132251 

BW Util details:
bwutil = 0.000511 
total_CMD = 778465 
util_bw = 398 
Wasted_Col = 1330 
Wasted_Row = 0 
Idle = 776737 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 185 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 23 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 778465 
n_nop = 778061 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00105464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778049 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0005267
n_activity=15999 dram_eff=0.02563
bk0: 64a 778233i bk1: 64a 778146i bk2: 64a 778294i bk3: 64a 778211i bk4: 28a 778199i bk5: 28a 778127i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164424
Bank_Level_Parallism_Col = 1.153666
Bank_Level_Parallism_Ready = 1.007317
write_to_read_ratio_blp_rw_average = 0.154252
GrpLevelPara = 1.153666 

BW Util details:
bwutil = 0.000527 
total_CMD = 778465 
util_bw = 410 
Wasted_Col = 1299 
Wasted_Row = 0 
Idle = 776756 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 191 
CCDLc_limit = 746 
rwq = 0 
CCDLc_limit_alone = 746 
WTRc_limit_alone = 0 
RTWc_limit_alone = 191 

Commands details: 
total_CMD = 778465 
n_nop = 778049 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000534 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00109189
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778042 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=312 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0005357
n_activity=15976 dram_eff=0.0261
bk0: 64a 778155i bk1: 64a 778220i bk2: 64a 778255i bk3: 64a 778074i bk4: 28a 778163i bk5: 28a 778184i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190503
Bank_Level_Parallism_Col = 1.177089
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.123686
GrpLevelPara = 1.177089 

BW Util details:
bwutil = 0.000536 
total_CMD = 778465 
util_bw = 417 
Wasted_Col = 1394 
Wasted_Row = 0 
Idle = 776654 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 66 
CCDLc_limit = 970 
rwq = 0 
CCDLc_limit_alone = 970 
WTRc_limit_alone = 48 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 778465 
n_nop = 778042 
Read = 312 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00157489
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778071 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0004984
n_activity=14970 dram_eff=0.02592
bk0: 64a 778164i bk1: 64a 778058i bk2: 64a 778266i bk3: 64a 778233i bk4: 28a 778120i bk5: 28a 778186i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133298
Bank_Level_Parallism_Col = 1.124142
Bank_Level_Parallism_Ready = 1.002577
write_to_read_ratio_blp_rw_average = 0.140518
GrpLevelPara = 1.124142 

BW Util details:
bwutil = 0.000498 
total_CMD = 778465 
util_bw = 388 
Wasted_Col = 1510 
Wasted_Row = 0 
Idle = 776567 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 166 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 929 
WTRc_limit_alone = 23 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 778465 
n_nop = 778071 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00150039
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778046 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=311 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005305
n_activity=17163 dram_eff=0.02406
bk0: 64a 778195i bk1: 64a 778137i bk2: 63a 778292i bk3: 64a 778227i bk4: 28a 778189i bk5: 28a 778256i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196361
Bank_Level_Parallism_Col = 1.181132
Bank_Level_Parallism_Ready = 1.002421
write_to_read_ratio_blp_rw_average = 0.113836
GrpLevelPara = 1.181132 

BW Util details:
bwutil = 0.000531 
total_CMD = 778465 
util_bw = 413 
Wasted_Col = 1181 
Wasted_Row = 0 
Idle = 776871 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 801 
rwq = 0 
CCDLc_limit_alone = 801 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 778465 
n_nop = 778046 
Read = 311 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000531 
Either_Row_CoL_Bus_Util = 0.000538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00101225
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778067 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0005036
n_activity=14643 dram_eff=0.02677
bk0: 64a 778095i bk1: 64a 778163i bk2: 64a 778274i bk3: 64a 778219i bk4: 28a 778244i bk5: 28a 778218i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196233
Bank_Level_Parallism_Col = 1.185140
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.048721
GrpLevelPara = 1.185140 

BW Util details:
bwutil = 0.000504 
total_CMD = 778465 
util_bw = 392 
Wasted_Col = 1254 
Wasted_Row = 0 
Idle = 776819 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778067 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00127302
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778080 n_act=6 n_pre=0 n_ref_event=0 n_req=379 n_rd=311 n_rd_L2_A=0 n_write=68 n_wr_bk=0 bw_util=0.0004869
n_activity=14921 dram_eff=0.0254
bk0: 64a 778194i bk1: 64a 778159i bk2: 64a 778199i bk3: 63a 778218i bk4: 28a 778088i bk5: 28a 778141i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984169
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.225989
Bank_Level_Parallism_Col = 1.218573
Bank_Level_Parallism_Ready = 1.002639
write_to_read_ratio_blp_rw_average = 0.129672
GrpLevelPara = 1.218573 

BW Util details:
bwutil = 0.000487 
total_CMD = 778465 
util_bw = 379 
Wasted_Col = 1391 
Wasted_Row = 0 
Idle = 776695 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 225 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 882 
WTRc_limit_alone = 36 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 778465 
n_nop = 778080 
Read = 311 
Write = 68 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 379 
total_req = 379 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 379 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000487 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00110088
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778044 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005331
n_activity=15792 dram_eff=0.02628
bk0: 64a 778212i bk1: 64a 778212i bk2: 64a 778255i bk3: 64a 778148i bk4: 28a 778107i bk5: 28a 778224i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115531
Bank_Level_Parallism_Col = 1.106011
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.148634
GrpLevelPara = 1.106011 

BW Util details:
bwutil = 0.000533 
total_CMD = 778465 
util_bw = 415 
Wasted_Col = 1420 
Wasted_Row = 0 
Idle = 776630 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 131 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 829 
WTRc_limit_alone = 29 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 778465 
n_nop = 778044 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000541 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000873514
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778068 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0005023
n_activity=15391 dram_eff=0.0254
bk0: 64a 778157i bk1: 64a 778178i bk2: 64a 778220i bk3: 64a 778211i bk4: 28a 778253i bk5: 28a 778213i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221178
Bank_Level_Parallism_Col = 1.206030
Bank_Level_Parallism_Ready = 1.002558
write_to_read_ratio_blp_rw_average = 0.084171
GrpLevelPara = 1.206030 

BW Util details:
bwutil = 0.000502 
total_CMD = 778465 
util_bw = 391 
Wasted_Col = 1205 
Wasted_Row = 0 
Idle = 776869 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 855 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 778465 
n_nop = 778068 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000502 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00104822
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778060 n_act=6 n_pre=0 n_ref_event=0 n_req=399 n_rd=311 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0005125
n_activity=16794 dram_eff=0.02376
bk0: 64a 778240i bk1: 64a 778197i bk2: 63a 778278i bk3: 64a 778311i bk4: 28a 778175i bk5: 28a 778237i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984962
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118850
Bank_Level_Parallism_Col = 1.107692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.139744
GrpLevelPara = 1.107692 

BW Util details:
bwutil = 0.000513 
total_CMD = 778465 
util_bw = 399 
Wasted_Col = 1166 
Wasted_Row = 0 
Idle = 776900 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 109 
CCDLc_limit = 609 
rwq = 0 
CCDLc_limit_alone = 609 
WTRc_limit_alone = 0 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 778465 
n_nop = 778060 
Read = 311 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 399 
total_req = 399 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 399 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000575492
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778057 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005164
n_activity=15278 dram_eff=0.02631
bk0: 64a 778159i bk1: 64a 778107i bk2: 64a 778266i bk3: 64a 778150i bk4: 28a 778102i bk5: 28a 778193i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134153
Bank_Level_Parallism_Col = 1.133984
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.126283
GrpLevelPara = 1.133984 

BW Util details:
bwutil = 0.000516 
total_CMD = 778465 
util_bw = 402 
Wasted_Col = 1551 
Wasted_Row = 0 
Idle = 776512 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 135 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 32 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 778465 
n_nop = 778057 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00109703
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=777591 n_act=6 n_pre=0 n_ref_event=0 n_req=868 n_rd=312 n_rd_L2_A=0 n_write=556 n_wr_bk=0 bw_util=0.001115
n_activity=23282 dram_eff=0.03728
bk0: 64a 778201i bk1: 64a 778141i bk2: 64a 778076i bk3: 64a 778090i bk4: 28a 772207i bk5: 28a 778113i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993088
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.042995
Bank_Level_Parallism_Col = 1.040771
Bank_Level_Parallism_Ready = 1.002304
write_to_read_ratio_blp_rw_average = 0.803652
GrpLevelPara = 1.040771 

BW Util details:
bwutil = 0.001115 
total_CMD = 778465 
util_bw = 868 
Wasted_Col = 7598 
Wasted_Row = 0 
Idle = 769999 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 135 
RTWc_limit = 276 
CCDLc_limit = 6902 
rwq = 0 
CCDLc_limit_alone = 6892 
WTRc_limit_alone = 125 
RTWc_limit_alone = 276 

Commands details: 
total_CMD = 778465 
n_nop = 777591 
Read = 312 
Write = 556 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 868 
total_req = 868 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 868 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001115 
Either_Row_CoL_Bus_Util = 0.001123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.261253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261253
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778041 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.000537
n_activity=16544 dram_eff=0.02527
bk0: 64a 778128i bk1: 64a 778123i bk2: 64a 778162i bk3: 64a 778253i bk4: 28a 778184i bk5: 28a 778263i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167131
Bank_Level_Parallism_Col = 1.153545
Bank_Level_Parallism_Ready = 1.004785
write_to_read_ratio_blp_rw_average = 0.089615
GrpLevelPara = 1.152987 

BW Util details:
bwutil = 0.000537 
total_CMD = 778465 
util_bw = 418 
Wasted_Col = 1377 
Wasted_Row = 0 
Idle = 776670 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 93 
RTWc_limit = 29 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 79 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 778465 
n_nop = 778041 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000537 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00115741
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778045 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005318
n_activity=16162 dram_eff=0.02562
bk0: 64a 778196i bk1: 64a 778145i bk2: 64a 778078i bk3: 64a 778263i bk4: 28a 778193i bk5: 28a 778262i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150891
Bank_Level_Parallism_Col = 1.141262
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.108878
GrpLevelPara = 1.141262 

BW Util details:
bwutil = 0.000532 
total_CMD = 778465 
util_bw = 414 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 776669 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 75 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 37 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 778465 
n_nop = 778045 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00110602
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778465 n_nop=778067 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0005036
n_activity=15775 dram_eff=0.02485
bk0: 64a 778263i bk1: 64a 778154i bk2: 64a 778300i bk3: 64a 778196i bk4: 28a 778251i bk5: 28a 778200i bk6: 0a 778465i bk7: 0a 778465i bk8: 0a 778465i bk9: 0a 778465i bk10: 0a 778465i bk11: 0a 778465i bk12: 0a 778465i bk13: 0a 778465i bk14: 0a 778465i bk15: 0a 778465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185137
Bank_Level_Parallism_Col = 1.173203
Bank_Level_Parallism_Ready = 1.007653
write_to_read_ratio_blp_rw_average = 0.058170
GrpLevelPara = 1.173203 

BW Util details:
bwutil = 0.000504 
total_CMD = 778465 
util_bw = 392 
Wasted_Col = 1142 
Wasted_Row = 0 
Idle = 776931 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 771 
rwq = 0 
CCDLc_limit_alone = 771 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778465 
n_nop = 778067 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0012332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964, Miss = 188, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 951, Miss = 186, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 942, Miss = 210, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 945, Miss = 185, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 951, Miss = 213, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 196, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 947, Miss = 203, Miss_rate = 0.214, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 210, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 186, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 974, Miss = 202, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 203, Miss_rate = 0.208, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 930, Miss = 200, Miss_rate = 0.215, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 943, Miss = 199, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 940, Miss = 191, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 957, Miss = 185, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 191, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 902, Miss = 207, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 942, Miss = 204, Miss_rate = 0.217, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 921, Miss = 198, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 907, Miss = 193, Miss_rate = 0.213, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 206, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 922, Miss = 192, Miss_rate = 0.208, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 923, Miss = 200, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 201, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 925, Miss = 219, Miss_rate = 0.237, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 644, Miss_rate = 0.463, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 937, Miss = 200, Miss_rate = 0.213, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 932, Miss = 215, Miss_rate = 0.231, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 900, Miss = 199, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 917, Miss = 208, Miss_rate = 0.227, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 942, Miss = 198, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 938, Miss = 191, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 6823
L2_total_cache_miss_rate = 0.2240
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15565
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 133433
Req_Network_injected_packets_per_cycle =       0.2283 
Req_Network_conflicts_per_cycle =       0.0226
Req_Network_conflicts_per_cycle_util =       0.1908
Req_Bank_Level_Parallism =       1.9249
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0447
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0071

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 133433
Reply_Network_injected_packets_per_cycle =        0.2283
Reply_Network_conflicts_per_cycle =        0.0746
Reply_Network_conflicts_per_cycle_util =       0.5845
Reply_Bank_Level_Parallism =       1.7879
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0285
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 73765 (inst/sec)
gpgpu_simulation_rate = 9530 (cycle/sec)
gpgpu_silicon_slowdown = 125918x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5777
gpu_sim_insn = 52582
gpu_ipc =       9.1020
gpu_tot_sim_cycle = 139210
gpu_tot_sim_insn = 1085299
gpu_tot_ipc =       7.7961
gpu_tot_issued_cta = 96
gpu_occupancy = 27.2932% 
gpu_tot_occupancy = 21.8240% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0983
partiton_level_parallism_total  =       0.2229
partiton_level_parallism_util =       3.5062
partiton_level_parallism_util_total  =       1.9409
L2_BW  =       3.7755 GB/Sec
L2_BW_total  =       8.5586 GB/Sec
gpu_total_sim_rate=77521

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11087, Miss = 3686, Miss_rate = 0.332, Pending_hits = 245, Reservation_fails = 1252
	L1D_cache_core[1]: Access = 11268, Miss = 3816, Miss_rate = 0.339, Pending_hits = 239, Reservation_fails = 1274
	L1D_cache_core[2]: Access = 11209, Miss = 3743, Miss_rate = 0.334, Pending_hits = 242, Reservation_fails = 1119
	L1D_cache_core[3]: Access = 10760, Miss = 3632, Miss_rate = 0.338, Pending_hits = 228, Reservation_fails = 1061
	L1D_cache_core[4]: Access = 10946, Miss = 3672, Miss_rate = 0.335, Pending_hits = 229, Reservation_fails = 891
	L1D_cache_core[5]: Access = 10834, Miss = 3576, Miss_rate = 0.330, Pending_hits = 232, Reservation_fails = 1309
	L1D_cache_core[6]: Access = 10543, Miss = 3477, Miss_rate = 0.330, Pending_hits = 236, Reservation_fails = 1007
	L1D_cache_core[7]: Access = 11188, Miss = 3740, Miss_rate = 0.334, Pending_hits = 259, Reservation_fails = 1047
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 29342
	L1D_total_cache_miss_rate = 0.3341
	L1D_total_cache_pending_hits = 1910
	L1D_total_cache_reservation_fails = 8960
	L1D_cache_data_port_util = 0.110
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1898
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6993
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1967
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1180, 991, 992, 751, 1044, 1222, 1224, 1018, 1193, 1041, 1043, 891, 1070, 1120, 1129, 1235, 
gpgpu_n_tot_thrd_icount = 4487200
gpgpu_n_tot_w_icount = 140225
gpgpu_n_stall_shd_mem = 19773
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17652
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2121
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54759	W0_Idle:603807	W0_Scoreboard:1280510	W1:36025	W2:16205	W3:11249	W4:7266	W5:5063	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:16679
single_issue_nums: WS0:36491	WS1:34856	WS2:34589	WS3:34289	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 898 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 21 
averagemflatency = 334 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6169 	116 	89 	126 	83 	101 	166 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21244 	2787 	6996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	26676 	3504 	847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27610 	3023 	379 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	82 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159      6203      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450      6197      6210      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155      6197      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 79.000000 79.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 67.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 74.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 91.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6982/96 = 72.729164
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        34         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        51        51         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        29         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        46        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        63        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        56         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1993
min_bank_accesses = 0!
chip skew: 666/64 = 10.41
average mf latency per bank:
dram[0]:        901       898       822       835      3425      3289    none      none      none      none      none      none      none      none      none      none  
dram[1]:        880       871       826       791      2651      3198    none      none      none      none      none      none      none      none      none      none  
dram[2]:        906       894       838       787      2592      2807    none      none      none      none      none      none      none      none      none      none  
dram[3]:        887       890       803       811      2972      2321    none      none      none      none      none      none      none      none      none      none  
dram[4]:        926       911       813       797      3036      3208    none      none      none      none      none      none      none      none      none      none  
dram[5]:        875       912       826       833      2754      2545    none      none      none      none      none      none      none      none      none      none  
dram[6]:        920       894       842       822      2955      2962    none      none      none      none      none      none      none      none      none      none  
dram[7]:        906       884       761       817      3076      3517    none      none      none      none      none      none      none      none      none      none  
dram[8]:        893       913       779       802      2752      2408    none      none      none      none      none      none      none      none      none      none  
dram[9]:        872       909       792       791      2873      2985    none      none      none      none      none      none      none      none      none      none  
dram[10]:        893       891       802       807      2696      2917    none      none      none      none      none      none      none      none      none      none  
dram[11]:        900       882       789       802      2749      2812    none      none      none      none      none      none      none      none      none      none  
dram[12]:        888       867       771       815       960      2279    none      none      none      none      none      none      none      none      none      none  
dram[13]:        894       907       797       813      2305      2865    none      none      none      none      none      none      none      none      none      none  
dram[14]:        922       888       789       783      2724      2389    none      none      none      none      none      none      none      none      none      none  
dram[15]:        876       887       813       820      2612      3499    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        762       749       770       759       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        751       738       769       759       654       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        752       767       750       739       647       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        762       762       756       760       648       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        760       753       751       756       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        767       762       738       763       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        755       716       791       790       649       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        759       768       733       778       646       678         0         0         0         0         0         0         0         0         0         0
dram[8]:        768       758       752       768       646       660         0         0         0         0         0         0         0         0         0         0
dram[9]:        765       765       790       762       646       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        752       743       762       777       702       660         0         0         0         0         0         0         0         0         0         0
dram[11]:        758       744       768       758       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        755       755       756       779       898       708         0         0         0         0         0         0         0         0         0         0
dram[13]:        763       742       763       786       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        776       778       778       771       646       678         0         0         0         0         0         0         0         0         0         0
dram[15]:        747       744       754       779       646       660         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811787 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=312 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.000463
n_activity=15542 dram_eff=0.02419
bk0: 64a 811863i bk1: 64a 811828i bk2: 64a 811924i bk3: 64a 811995i bk4: 28a 811986i bk5: 28a 811805i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249372
Bank_Level_Parallism_Col = 1.238035
Bank_Level_Parallism_Ready = 1.002660
write_to_read_ratio_blp_rw_average = 0.125315
GrpLevelPara = 1.238035 

BW Util details:
bwutil = 0.000463 
total_CMD = 812169 
util_bw = 376 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 810577 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 12 
RTWc_limit = 132 
CCDLc_limit = 826 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 12 
RTWc_limit_alone = 123 

Commands details: 
total_CMD = 812169 
n_nop = 811787 
Read = 312 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000463 
Either_Row_CoL_Bus_Util = 0.000470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00130515
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811765 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.00049
n_activity=16251 dram_eff=0.02449
bk0: 64a 811942i bk1: 64a 811833i bk2: 64a 811956i bk3: 64a 811991i bk4: 28a 811911i bk5: 28a 811809i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140046
Bank_Level_Parallism_Col = 1.132831
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.167343
GrpLevelPara = 1.132251 

BW Util details:
bwutil = 0.000490 
total_CMD = 812169 
util_bw = 398 
Wasted_Col = 1330 
Wasted_Row = 0 
Idle = 810441 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 185 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 23 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 812169 
n_nop = 811765 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00101087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811753 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0005048
n_activity=15999 dram_eff=0.02563
bk0: 64a 811937i bk1: 64a 811850i bk2: 64a 811998i bk3: 64a 811915i bk4: 28a 811903i bk5: 28a 811831i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164424
Bank_Level_Parallism_Col = 1.153666
Bank_Level_Parallism_Ready = 1.007317
write_to_read_ratio_blp_rw_average = 0.154252
GrpLevelPara = 1.153666 

BW Util details:
bwutil = 0.000505 
total_CMD = 812169 
util_bw = 410 
Wasted_Col = 1299 
Wasted_Row = 0 
Idle = 810460 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 191 
CCDLc_limit = 746 
rwq = 0 
CCDLc_limit_alone = 746 
WTRc_limit_alone = 0 
RTWc_limit_alone = 191 

Commands details: 
total_CMD = 812169 
n_nop = 811753 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00104658
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811746 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=312 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0005134
n_activity=15976 dram_eff=0.0261
bk0: 64a 811859i bk1: 64a 811924i bk2: 64a 811959i bk3: 64a 811778i bk4: 28a 811867i bk5: 28a 811888i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190503
Bank_Level_Parallism_Col = 1.177089
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.123686
GrpLevelPara = 1.177089 

BW Util details:
bwutil = 0.000513 
total_CMD = 812169 
util_bw = 417 
Wasted_Col = 1394 
Wasted_Row = 0 
Idle = 810358 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 66 
CCDLc_limit = 970 
rwq = 0 
CCDLc_limit_alone = 970 
WTRc_limit_alone = 48 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 812169 
n_nop = 811746 
Read = 312 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00150954
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811775 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0004777
n_activity=14970 dram_eff=0.02592
bk0: 64a 811868i bk1: 64a 811762i bk2: 64a 811970i bk3: 64a 811937i bk4: 28a 811824i bk5: 28a 811890i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133298
Bank_Level_Parallism_Col = 1.124142
Bank_Level_Parallism_Ready = 1.002577
write_to_read_ratio_blp_rw_average = 0.140518
GrpLevelPara = 1.124142 

BW Util details:
bwutil = 0.000478 
total_CMD = 812169 
util_bw = 388 
Wasted_Col = 1510 
Wasted_Row = 0 
Idle = 810271 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 166 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 929 
WTRc_limit_alone = 23 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 812169 
n_nop = 811775 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000485 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00143812
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811750 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=311 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005085
n_activity=17163 dram_eff=0.02406
bk0: 64a 811899i bk1: 64a 811841i bk2: 63a 811996i bk3: 64a 811931i bk4: 28a 811893i bk5: 28a 811960i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196361
Bank_Level_Parallism_Col = 1.181132
Bank_Level_Parallism_Ready = 1.002421
write_to_read_ratio_blp_rw_average = 0.113836
GrpLevelPara = 1.181132 

BW Util details:
bwutil = 0.000509 
total_CMD = 812169 
util_bw = 413 
Wasted_Col = 1181 
Wasted_Row = 0 
Idle = 810575 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 801 
rwq = 0 
CCDLc_limit_alone = 801 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 812169 
n_nop = 811750 
Read = 311 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000970241
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811771 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004827
n_activity=14643 dram_eff=0.02677
bk0: 64a 811799i bk1: 64a 811867i bk2: 64a 811978i bk3: 64a 811923i bk4: 28a 811948i bk5: 28a 811922i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196233
Bank_Level_Parallism_Col = 1.185140
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.048721
GrpLevelPara = 1.185140 

BW Util details:
bwutil = 0.000483 
total_CMD = 812169 
util_bw = 392 
Wasted_Col = 1254 
Wasted_Row = 0 
Idle = 810523 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 812169 
n_nop = 811771 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00122019
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811784 n_act=6 n_pre=0 n_ref_event=0 n_req=379 n_rd=311 n_rd_L2_A=0 n_write=68 n_wr_bk=0 bw_util=0.0004667
n_activity=14921 dram_eff=0.0254
bk0: 64a 811898i bk1: 64a 811863i bk2: 64a 811903i bk3: 63a 811922i bk4: 28a 811792i bk5: 28a 811845i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984169
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.225989
Bank_Level_Parallism_Col = 1.218573
Bank_Level_Parallism_Ready = 1.002639
write_to_read_ratio_blp_rw_average = 0.129672
GrpLevelPara = 1.218573 

BW Util details:
bwutil = 0.000467 
total_CMD = 812169 
util_bw = 379 
Wasted_Col = 1391 
Wasted_Row = 0 
Idle = 810399 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 225 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 882 
WTRc_limit_alone = 36 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 812169 
n_nop = 811784 
Read = 311 
Write = 68 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 379 
total_req = 379 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 379 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0010552
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811748 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.000511
n_activity=15792 dram_eff=0.02628
bk0: 64a 811916i bk1: 64a 811916i bk2: 64a 811959i bk3: 64a 811852i bk4: 28a 811811i bk5: 28a 811928i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115531
Bank_Level_Parallism_Col = 1.106011
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.148634
GrpLevelPara = 1.106011 

BW Util details:
bwutil = 0.000511 
total_CMD = 812169 
util_bw = 415 
Wasted_Col = 1420 
Wasted_Row = 0 
Idle = 810334 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 131 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 829 
WTRc_limit_alone = 29 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 812169 
n_nop = 811748 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000837264
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811772 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0004814
n_activity=15391 dram_eff=0.0254
bk0: 64a 811861i bk1: 64a 811882i bk2: 64a 811924i bk3: 64a 811915i bk4: 28a 811957i bk5: 28a 811917i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221178
Bank_Level_Parallism_Col = 1.206030
Bank_Level_Parallism_Ready = 1.002558
write_to_read_ratio_blp_rw_average = 0.084171
GrpLevelPara = 1.206030 

BW Util details:
bwutil = 0.000481 
total_CMD = 812169 
util_bw = 391 
Wasted_Col = 1205 
Wasted_Row = 0 
Idle = 810573 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 855 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 812169 
n_nop = 811772 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00100472
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811764 n_act=6 n_pre=0 n_ref_event=0 n_req=399 n_rd=311 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0004913
n_activity=16794 dram_eff=0.02376
bk0: 64a 811944i bk1: 64a 811901i bk2: 63a 811982i bk3: 64a 812015i bk4: 28a 811879i bk5: 28a 811941i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984962
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118850
Bank_Level_Parallism_Col = 1.107692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.139744
GrpLevelPara = 1.107692 

BW Util details:
bwutil = 0.000491 
total_CMD = 812169 
util_bw = 399 
Wasted_Col = 1166 
Wasted_Row = 0 
Idle = 810604 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 109 
CCDLc_limit = 609 
rwq = 0 
CCDLc_limit_alone = 609 
WTRc_limit_alone = 0 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 812169 
n_nop = 811764 
Read = 311 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 399 
total_req = 399 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 399 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000551609
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811761 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.000495
n_activity=15278 dram_eff=0.02631
bk0: 64a 811863i bk1: 64a 811811i bk2: 64a 811970i bk3: 64a 811854i bk4: 28a 811806i bk5: 28a 811897i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134153
Bank_Level_Parallism_Col = 1.133984
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.126283
GrpLevelPara = 1.133984 

BW Util details:
bwutil = 0.000495 
total_CMD = 812169 
util_bw = 402 
Wasted_Col = 1551 
Wasted_Row = 0 
Idle = 810216 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 135 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 32 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 812169 
n_nop = 811761 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000495 
Either_Row_CoL_Bus_Util = 0.000502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00105151
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811185 n_act=6 n_pre=0 n_ref_event=0 n_req=978 n_rd=312 n_rd_L2_A=0 n_write=666 n_wr_bk=0 bw_util=0.001204
n_activity=24973 dram_eff=0.03916
bk0: 64a 811905i bk1: 64a 811845i bk2: 64a 811780i bk3: 64a 811794i bk4: 28a 804424i bk5: 28a 811817i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993865
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036172
Bank_Level_Parallism_Col = 1.034298
Bank_Level_Parallism_Ready = 1.002045
write_to_read_ratio_blp_rw_average = 0.834825
GrpLevelPara = 1.034298 

BW Util details:
bwutil = 0.001204 
total_CMD = 812169 
util_bw = 978 
Wasted_Col = 9085 
Wasted_Row = 0 
Idle = 802106 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 135 
RTWc_limit = 276 
CCDLc_limit = 8389 
rwq = 0 
CCDLc_limit_alone = 8379 
WTRc_limit_alone = 125 
RTWc_limit_alone = 276 

Commands details: 
total_CMD = 812169 
n_nop = 811185 
Read = 312 
Write = 666 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 978 
total_req = 978 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 978 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.306664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.306664
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811745 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005147
n_activity=16544 dram_eff=0.02527
bk0: 64a 811832i bk1: 64a 811827i bk2: 64a 811866i bk3: 64a 811957i bk4: 28a 811888i bk5: 28a 811967i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167131
Bank_Level_Parallism_Col = 1.153545
Bank_Level_Parallism_Ready = 1.004785
write_to_read_ratio_blp_rw_average = 0.089615
GrpLevelPara = 1.152987 

BW Util details:
bwutil = 0.000515 
total_CMD = 812169 
util_bw = 418 
Wasted_Col = 1377 
Wasted_Row = 0 
Idle = 810374 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 93 
RTWc_limit = 29 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 79 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 812169 
n_nop = 811745 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00110938
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811749 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005097
n_activity=16162 dram_eff=0.02562
bk0: 64a 811900i bk1: 64a 811849i bk2: 64a 811782i bk3: 64a 811967i bk4: 28a 811897i bk5: 28a 811966i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150891
Bank_Level_Parallism_Col = 1.141262
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.108878
GrpLevelPara = 1.141262 

BW Util details:
bwutil = 0.000510 
total_CMD = 812169 
util_bw = 414 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 810373 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 75 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 37 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 812169 
n_nop = 811749 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00106012
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=812169 n_nop=811771 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004827
n_activity=15775 dram_eff=0.02485
bk0: 64a 811967i bk1: 64a 811858i bk2: 64a 812004i bk3: 64a 811900i bk4: 28a 811955i bk5: 28a 811904i bk6: 0a 812169i bk7: 0a 812169i bk8: 0a 812169i bk9: 0a 812169i bk10: 0a 812169i bk11: 0a 812169i bk12: 0a 812169i bk13: 0a 812169i bk14: 0a 812169i bk15: 0a 812169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185137
Bank_Level_Parallism_Col = 1.173203
Bank_Level_Parallism_Ready = 1.007653
write_to_read_ratio_blp_rw_average = 0.058170
GrpLevelPara = 1.173203 

BW Util details:
bwutil = 0.000483 
total_CMD = 812169 
util_bw = 392 
Wasted_Col = 1142 
Wasted_Row = 0 
Idle = 810635 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 771 
rwq = 0 
CCDLc_limit_alone = 771 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 812169 
n_nop = 811771 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00118202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975, Miss = 188, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 967, Miss = 186, Miss_rate = 0.192, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 957, Miss = 210, Miss_rate = 0.219, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 961, Miss = 185, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 213, Miss_rate = 0.220, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 952, Miss = 196, Miss_rate = 0.206, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 203, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 950, Miss = 210, Miss_rate = 0.221, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 964, Miss = 186, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 202, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 990, Miss = 203, Miss_rate = 0.205, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 946, Miss = 200, Miss_rate = 0.211, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 956, Miss = 199, Miss_rate = 0.208, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 954, Miss = 191, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 973, Miss = 185, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 191, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 916, Miss = 207, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 956, Miss = 204, Miss_rate = 0.213, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 935, Miss = 198, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 920, Miss = 193, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 955, Miss = 206, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 934, Miss = 192, Miss_rate = 0.206, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 936, Miss = 200, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 955, Miss = 201, Miss_rate = 0.210, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 219, Miss_rate = 0.233, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1517, Miss = 754, Miss_rate = 0.497, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 953, Miss = 200, Miss_rate = 0.210, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 945, Miss = 215, Miss_rate = 0.228, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 914, Miss = 199, Miss_rate = 0.218, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 931, Miss = 208, Miss_rate = 0.223, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 955, Miss = 198, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 954, Miss = 191, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 6933
L2_total_cache_miss_rate = 0.2235
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 139210
Req_Network_injected_packets_per_cycle =       0.2229 
Req_Network_conflicts_per_cycle =       0.0255
Req_Network_conflicts_per_cycle_util =       0.2218
Req_Bank_Level_Parallism =       1.9409
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0504
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0070

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 139210
Reply_Network_injected_packets_per_cycle =        0.2229
Reply_Network_conflicts_per_cycle =        0.0732
Reply_Network_conflicts_per_cycle_util =       0.5889
Reply_Bank_Level_Parallism =       1.7941
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0032
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0279
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 77521 (inst/sec)
gpgpu_simulation_rate = 9943 (cycle/sec)
gpgpu_silicon_slowdown = 120687x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 9936
gpu_sim_insn = 60069
gpu_ipc =       6.0456
gpu_tot_sim_cycle = 149146
gpu_tot_sim_insn = 1145368
gpu_tot_ipc =       7.6795
gpu_tot_issued_cta = 104
gpu_occupancy = 20.7447% 
gpu_tot_occupancy = 21.7546% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1354
partiton_level_parallism_total  =       0.2170
partiton_level_parallism_util =       2.1764
partiton_level_parallism_util_total  =       1.9497
L2_BW  =       5.1981 GB/Sec
L2_BW_total  =       8.3347 GB/Sec
gpu_total_sim_rate=76357

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11359, Miss = 3828, Miss_rate = 0.337, Pending_hits = 250, Reservation_fails = 1252
	L1D_cache_core[1]: Access = 11563, Miss = 3969, Miss_rate = 0.343, Pending_hits = 243, Reservation_fails = 1274
	L1D_cache_core[2]: Access = 11384, Miss = 3844, Miss_rate = 0.338, Pending_hits = 245, Reservation_fails = 1119
	L1D_cache_core[3]: Access = 11114, Miss = 3821, Miss_rate = 0.344, Pending_hits = 231, Reservation_fails = 1074
	L1D_cache_core[4]: Access = 11265, Miss = 3831, Miss_rate = 0.340, Pending_hits = 235, Reservation_fails = 891
	L1D_cache_core[5]: Access = 11146, Miss = 3733, Miss_rate = 0.335, Pending_hits = 237, Reservation_fails = 1309
	L1D_cache_core[6]: Access = 10863, Miss = 3642, Miss_rate = 0.335, Pending_hits = 244, Reservation_fails = 1007
	L1D_cache_core[7]: Access = 11531, Miss = 3909, Miss_rate = 0.339, Pending_hits = 268, Reservation_fails = 1050
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 30577
	L1D_total_cache_miss_rate = 0.3389
	L1D_total_cache_pending_hits = 1953
	L1D_total_cache_reservation_fails = 8976
	L1D_cache_data_port_util = 0.105
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1941
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7009
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1967
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1257, 1143, 1095, 763, 1223, 1299, 1403, 1145, 1271, 1220, 1196, 968, 1224, 1297, 1141, 1247, 
gpgpu_n_tot_thrd_icount = 4979520
gpgpu_n_tot_w_icount = 155610
gpgpu_n_stall_shd_mem = 20005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17884
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2121
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64364	W0_Idle:627415	W0_Scoreboard:1379547	W1:40199	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:17977
single_issue_nums: WS0:40728	WS1:39078	WS2:38248	WS3:37556	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 898 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 21 
averagemflatency = 332 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6172 	116 	89 	126 	83 	101 	166 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22579 	2794 	6999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28021 	3504 	847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28837 	3130 	390 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	82 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159      6203      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450      6197      6210      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155      6197      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 79.000000 79.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 67.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 74.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 91.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6985/96 = 72.760414
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        34         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        51        51         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        29         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        46        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        63        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        56         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1993
min_bank_accesses = 0!
chip skew: 666/64 = 10.41
average mf latency per bank:
dram[0]:        946       936       859       849      3526      3391    none      none      none      none      none      none      none      none      none      none  
dram[1]:        925       905       859       813      2737      3307    none      none      none      none      none      none      none      none      none      none  
dram[2]:        936       947       849       813      2671      2874    none      none      none      none      none      none      none      none      none      none  
dram[3]:        921       920       829       833      3076      2393    none      none      none      none      none      none      none      none      none      none  
dram[4]:        956       952       832       812      3122      3321    none      none      none      none      none      none      none      none      none      none  
dram[5]:        923       950       852       870      2843      2607    none      none      none      none      none      none      none      none      none      none  
dram[6]:        962       908       868       840      3033      3070    none      none      none      none      none      none      none      none      none      none  
dram[7]:        936       933       787       825      3163      3624    none      none      none      none      none      none      none      none      none      none  
dram[8]:        919       946       831       817      2837      2465    none      none      none      none      none      none      none      none      none      none  
dram[9]:        925       928       825       820      2958      3066    none      none      none      none      none      none      none      none      none      none  
dram[10]:        935       933       833       829      2791      2997    none      none      none      none      none      none      none      none      none      none  
dram[11]:        949       927       808       817      2841      2880    none      none      none      none      none      none      none      none      none      none  
dram[12]:        940       889       793       841       969      2336    none      none      none      none      none      none      none      none      none      none  
dram[13]:        924       922       822       839      2359      2960    none      none      none      none      none      none      none      none      none      none  
dram[14]:        964       899       815       809      2813      2462    none      none      none      none      none      none      none      none      none      none  
dram[15]:        906       935       821       835      2679      3591    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        762       749       770       759       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        751       738       769       759       654       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        752       767       750       739       647       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        762       762       756       760       648       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        760       753       751       756       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        767       762       738       763       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        755       716       791       790       649       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        759       768       733       778       646       678         0         0         0         0         0         0         0         0         0         0
dram[8]:        768       758       752       768       646       660         0         0         0         0         0         0         0         0         0         0
dram[9]:        765       765       790       762       646       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        752       743       762       777       702       660         0         0         0         0         0         0         0         0         0         0
dram[11]:        758       744       768       758       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        755       755       756       779       898       708         0         0         0         0         0         0         0         0         0         0
dram[13]:        763       742       763       786       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        776       778       778       771       646       678         0         0         0         0         0         0         0         0         0         0
dram[15]:        747       744       754       779       646       660         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869755 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=312 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0004321
n_activity=15542 dram_eff=0.02419
bk0: 64a 869831i bk1: 64a 869796i bk2: 64a 869892i bk3: 64a 869963i bk4: 28a 869954i bk5: 28a 869773i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249372
Bank_Level_Parallism_Col = 1.238035
Bank_Level_Parallism_Ready = 1.002660
write_to_read_ratio_blp_rw_average = 0.125315
GrpLevelPara = 1.238035 

BW Util details:
bwutil = 0.000432 
total_CMD = 870137 
util_bw = 376 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 868545 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 12 
RTWc_limit = 132 
CCDLc_limit = 826 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 12 
RTWc_limit_alone = 123 

Commands details: 
total_CMD = 870137 
n_nop = 869755 
Read = 312 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000432 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0012182
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869733 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0004574
n_activity=16251 dram_eff=0.02449
bk0: 64a 869910i bk1: 64a 869801i bk2: 64a 869924i bk3: 64a 869959i bk4: 28a 869879i bk5: 28a 869777i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140046
Bank_Level_Parallism_Col = 1.132831
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.167343
GrpLevelPara = 1.132251 

BW Util details:
bwutil = 0.000457 
total_CMD = 870137 
util_bw = 398 
Wasted_Col = 1330 
Wasted_Row = 0 
Idle = 868409 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 185 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 23 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 870137 
n_nop = 869733 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00094353
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869721 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004712
n_activity=15999 dram_eff=0.02563
bk0: 64a 869905i bk1: 64a 869818i bk2: 64a 869966i bk3: 64a 869883i bk4: 28a 869871i bk5: 28a 869799i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164424
Bank_Level_Parallism_Col = 1.153666
Bank_Level_Parallism_Ready = 1.007317
write_to_read_ratio_blp_rw_average = 0.154252
GrpLevelPara = 1.153666 

BW Util details:
bwutil = 0.000471 
total_CMD = 870137 
util_bw = 410 
Wasted_Col = 1299 
Wasted_Row = 0 
Idle = 868428 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 191 
CCDLc_limit = 746 
rwq = 0 
CCDLc_limit_alone = 746 
WTRc_limit_alone = 0 
RTWc_limit_alone = 191 

Commands details: 
total_CMD = 870137 
n_nop = 869721 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000976858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869714 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=312 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0004792
n_activity=15976 dram_eff=0.0261
bk0: 64a 869827i bk1: 64a 869892i bk2: 64a 869927i bk3: 64a 869746i bk4: 28a 869835i bk5: 28a 869856i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190503
Bank_Level_Parallism_Col = 1.177089
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.123686
GrpLevelPara = 1.177089 

BW Util details:
bwutil = 0.000479 
total_CMD = 870137 
util_bw = 417 
Wasted_Col = 1394 
Wasted_Row = 0 
Idle = 868326 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 66 
CCDLc_limit = 970 
rwq = 0 
CCDLc_limit_alone = 970 
WTRc_limit_alone = 48 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 870137 
n_nop = 869714 
Read = 312 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000486 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00140897
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869743 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0004459
n_activity=14970 dram_eff=0.02592
bk0: 64a 869836i bk1: 64a 869730i bk2: 64a 869938i bk3: 64a 869905i bk4: 28a 869792i bk5: 28a 869858i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133298
Bank_Level_Parallism_Col = 1.124142
Bank_Level_Parallism_Ready = 1.002577
write_to_read_ratio_blp_rw_average = 0.140518
GrpLevelPara = 1.124142 

BW Util details:
bwutil = 0.000446 
total_CMD = 870137 
util_bw = 388 
Wasted_Col = 1510 
Wasted_Row = 0 
Idle = 868239 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 166 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 929 
WTRc_limit_alone = 23 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 870137 
n_nop = 869743 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000446 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00134232
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869717 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0004758
n_activity=17250 dram_eff=0.024
bk0: 64a 869867i bk1: 64a 869809i bk2: 64a 869964i bk3: 64a 869899i bk4: 28a 869861i bk5: 28a 869928i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196238
Bank_Level_Parallism_Col = 1.181018
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.113765
GrpLevelPara = 1.181018 

BW Util details:
bwutil = 0.000476 
total_CMD = 870137 
util_bw = 414 
Wasted_Col = 1181 
Wasted_Row = 0 
Idle = 868542 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 801 
rwq = 0 
CCDLc_limit_alone = 801 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 870137 
n_nop = 869717 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000905605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869739 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004505
n_activity=14643 dram_eff=0.02677
bk0: 64a 869767i bk1: 64a 869835i bk2: 64a 869946i bk3: 64a 869891i bk4: 28a 869916i bk5: 28a 869890i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196233
Bank_Level_Parallism_Col = 1.185140
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.048721
GrpLevelPara = 1.185140 

BW Util details:
bwutil = 0.000451 
total_CMD = 870137 
util_bw = 392 
Wasted_Col = 1254 
Wasted_Row = 0 
Idle = 868491 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 870137 
n_nop = 869739 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0011389
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869751 n_act=6 n_pre=0 n_ref_event=0 n_req=380 n_rd=312 n_rd_L2_A=0 n_write=68 n_wr_bk=0 bw_util=0.0004367
n_activity=15008 dram_eff=0.02532
bk0: 64a 869866i bk1: 64a 869831i bk2: 64a 869871i bk3: 64a 869890i bk4: 28a 869760i bk5: 28a 869813i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984211
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.225861
Bank_Level_Parallism_Col = 1.218449
Bank_Level_Parallism_Ready = 1.002632
write_to_read_ratio_blp_rw_average = 0.129598
GrpLevelPara = 1.218449 

BW Util details:
bwutil = 0.000437 
total_CMD = 870137 
util_bw = 380 
Wasted_Col = 1391 
Wasted_Row = 0 
Idle = 868366 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 225 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 882 
WTRc_limit_alone = 36 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 870137 
n_nop = 869751 
Read = 312 
Write = 68 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 380 
total_req = 380 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 380 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000984902
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869716 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004769
n_activity=15792 dram_eff=0.02628
bk0: 64a 869884i bk1: 64a 869884i bk2: 64a 869927i bk3: 64a 869820i bk4: 28a 869779i bk5: 28a 869896i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115531
Bank_Level_Parallism_Col = 1.106011
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.148634
GrpLevelPara = 1.106011 

BW Util details:
bwutil = 0.000477 
total_CMD = 870137 
util_bw = 415 
Wasted_Col = 1420 
Wasted_Row = 0 
Idle = 868302 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 131 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 829 
WTRc_limit_alone = 29 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 870137 
n_nop = 869716 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000781486
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869740 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0004494
n_activity=15391 dram_eff=0.0254
bk0: 64a 869829i bk1: 64a 869850i bk2: 64a 869892i bk3: 64a 869883i bk4: 28a 869925i bk5: 28a 869885i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221178
Bank_Level_Parallism_Col = 1.206030
Bank_Level_Parallism_Ready = 1.002558
write_to_read_ratio_blp_rw_average = 0.084171
GrpLevelPara = 1.206030 

BW Util details:
bwutil = 0.000449 
total_CMD = 870137 
util_bw = 391 
Wasted_Col = 1205 
Wasted_Row = 0 
Idle = 868541 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 855 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 870137 
n_nop = 869740 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000449 
Either_Row_CoL_Bus_Util = 0.000456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000937783
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869731 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0004597
n_activity=16881 dram_eff=0.0237
bk0: 64a 869912i bk1: 64a 869869i bk2: 64a 869950i bk3: 64a 869983i bk4: 28a 869847i bk5: 28a 869909i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118774
Bank_Level_Parallism_Col = 1.107623
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.139654
GrpLevelPara = 1.107623 

BW Util details:
bwutil = 0.000460 
total_CMD = 870137 
util_bw = 400 
Wasted_Col = 1166 
Wasted_Row = 0 
Idle = 868571 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 109 
CCDLc_limit = 609 
rwq = 0 
CCDLc_limit_alone = 609 
WTRc_limit_alone = 0 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 870137 
n_nop = 869731 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000514861
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869729 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.000462
n_activity=15278 dram_eff=0.02631
bk0: 64a 869831i bk1: 64a 869779i bk2: 64a 869938i bk3: 64a 869822i bk4: 28a 869774i bk5: 28a 869865i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134153
Bank_Level_Parallism_Col = 1.133984
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.126283
GrpLevelPara = 1.133984 

BW Util details:
bwutil = 0.000462 
total_CMD = 870137 
util_bw = 402 
Wasted_Col = 1551 
Wasted_Row = 0 
Idle = 868184 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 135 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 32 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 870137 
n_nop = 869729 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000462 
Either_Row_CoL_Bus_Util = 0.000469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000981455
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869153 n_act=6 n_pre=0 n_ref_event=0 n_req=978 n_rd=312 n_rd_L2_A=0 n_write=666 n_wr_bk=0 bw_util=0.001124
n_activity=24976 dram_eff=0.03916
bk0: 64a 869873i bk1: 64a 869813i bk2: 64a 869748i bk3: 64a 869762i bk4: 28a 862392i bk5: 28a 869785i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993865
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036172
Bank_Level_Parallism_Col = 1.034298
Bank_Level_Parallism_Ready = 1.002045
write_to_read_ratio_blp_rw_average = 0.834825
GrpLevelPara = 1.034298 

BW Util details:
bwutil = 0.001124 
total_CMD = 870137 
util_bw = 978 
Wasted_Col = 9085 
Wasted_Row = 0 
Idle = 860074 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 135 
RTWc_limit = 276 
CCDLc_limit = 8389 
rwq = 0 
CCDLc_limit_alone = 8379 
WTRc_limit_alone = 125 
RTWc_limit_alone = 276 

Commands details: 
total_CMD = 870137 
n_nop = 869153 
Read = 312 
Write = 666 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 978 
total_req = 978 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 978 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001124 
Either_Row_CoL_Bus_Util = 0.001131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.286234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286234
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869713 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0004804
n_activity=16544 dram_eff=0.02527
bk0: 64a 869800i bk1: 64a 869795i bk2: 64a 869834i bk3: 64a 869925i bk4: 28a 869856i bk5: 28a 869935i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167131
Bank_Level_Parallism_Col = 1.153545
Bank_Level_Parallism_Ready = 1.004785
write_to_read_ratio_blp_rw_average = 0.089615
GrpLevelPara = 1.152987 

BW Util details:
bwutil = 0.000480 
total_CMD = 870137 
util_bw = 418 
Wasted_Col = 1377 
Wasted_Row = 0 
Idle = 868342 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 93 
RTWc_limit = 29 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 79 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 870137 
n_nop = 869713 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000480 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00103547
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869717 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0004758
n_activity=16162 dram_eff=0.02562
bk0: 64a 869868i bk1: 64a 869817i bk2: 64a 869750i bk3: 64a 869935i bk4: 28a 869865i bk5: 28a 869934i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150891
Bank_Level_Parallism_Col = 1.141262
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.108878
GrpLevelPara = 1.141262 

BW Util details:
bwutil = 0.000476 
total_CMD = 870137 
util_bw = 414 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 868341 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 75 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 37 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 870137 
n_nop = 869717 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000989499
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=870137 n_nop=869739 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004505
n_activity=15775 dram_eff=0.02485
bk0: 64a 869935i bk1: 64a 869826i bk2: 64a 869972i bk3: 64a 869868i bk4: 28a 869923i bk5: 28a 869872i bk6: 0a 870137i bk7: 0a 870137i bk8: 0a 870137i bk9: 0a 870137i bk10: 0a 870137i bk11: 0a 870137i bk12: 0a 870137i bk13: 0a 870137i bk14: 0a 870137i bk15: 0a 870137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185137
Bank_Level_Parallism_Col = 1.173203
Bank_Level_Parallism_Ready = 1.007653
write_to_read_ratio_blp_rw_average = 0.058170
GrpLevelPara = 1.173203 

BW Util details:
bwutil = 0.000451 
total_CMD = 870137 
util_bw = 392 
Wasted_Col = 1142 
Wasted_Row = 0 
Idle = 868603 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 771 
rwq = 0 
CCDLc_limit_alone = 771 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 870137 
n_nop = 869739 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00110327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1020, Miss = 188, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1010, Miss = 186, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1002, Miss = 210, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1010, Miss = 185, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1005, Miss = 213, Miss_rate = 0.212, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 994, Miss = 196, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1011, Miss = 203, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 991, Miss = 210, Miss_rate = 0.212, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1007, Miss = 186, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1028, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1034, Miss = 204, Miss_rate = 0.197, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 995, Miss = 200, Miss_rate = 0.201, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 998, Miss = 199, Miss_rate = 0.199, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 993, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 1018, Miss = 186, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 987, Miss = 191, Miss_rate = 0.194, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 954, Miss = 207, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 999, Miss = 204, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 972, Miss = 198, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 967, Miss = 193, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 996, Miss = 206, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 985, Miss = 193, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 974, Miss = 200, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 219, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 754, Miss_rate = 0.483, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 997, Miss = 200, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 977, Miss = 215, Miss_rate = 0.220, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 953, Miss = 199, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 974, Miss = 208, Miss_rate = 0.214, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 988, Miss = 198, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 993, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 6936
L2_total_cache_miss_rate = 0.2143
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 149146
Req_Network_injected_packets_per_cycle =       0.2170 
Req_Network_conflicts_per_cycle =       0.0241
Req_Network_conflicts_per_cycle_util =       0.2168
Req_Bank_Level_Parallism =       1.9497
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0472
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0068

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 149146
Reply_Network_injected_packets_per_cycle =        0.2170
Reply_Network_conflicts_per_cycle =        0.0703
Reply_Network_conflicts_per_cycle_util =       0.5848
Reply_Bank_Level_Parallism =       1.8063
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0271
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 76357 (inst/sec)
gpgpu_simulation_rate = 9943 (cycle/sec)
gpgpu_silicon_slowdown = 120687x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5479
gpu_sim_insn = 49180
gpu_ipc =       8.9761
gpu_tot_sim_cycle = 154625
gpu_tot_sim_insn = 1194548
gpu_tot_ipc =       7.7255
gpu_tot_issued_cta = 112
gpu_occupancy = 22.8811% 
gpu_tot_occupancy = 21.7625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0248
partiton_level_parallism_total  =       0.2102
partiton_level_parallism_util =       5.4400
partiton_level_parallism_util_total  =       1.9549
L2_BW  =       0.9532 GB/Sec
L2_BW_total  =       8.0731 GB/Sec
gpu_total_sim_rate=79636

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11375, Miss = 3844, Miss_rate = 0.338, Pending_hits = 250, Reservation_fails = 1252
	L1D_cache_core[1]: Access = 11579, Miss = 3985, Miss_rate = 0.344, Pending_hits = 243, Reservation_fails = 1274
	L1D_cache_core[2]: Access = 11400, Miss = 3860, Miss_rate = 0.339, Pending_hits = 245, Reservation_fails = 1119
	L1D_cache_core[3]: Access = 11130, Miss = 3837, Miss_rate = 0.345, Pending_hits = 231, Reservation_fails = 1074
	L1D_cache_core[4]: Access = 11285, Miss = 3850, Miss_rate = 0.341, Pending_hits = 235, Reservation_fails = 891
	L1D_cache_core[5]: Access = 11166, Miss = 3752, Miss_rate = 0.336, Pending_hits = 237, Reservation_fails = 1309
	L1D_cache_core[6]: Access = 10879, Miss = 3658, Miss_rate = 0.336, Pending_hits = 244, Reservation_fails = 1007
	L1D_cache_core[7]: Access = 11547, Miss = 3925, Miss_rate = 0.340, Pending_hits = 268, Reservation_fails = 1050
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 30711
	L1D_total_cache_miss_rate = 0.3399
	L1D_total_cache_pending_hits = 1953
	L1D_total_cache_reservation_fails = 8976
	L1D_cache_data_port_util = 0.104
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1941
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7009
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1967
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1270, 1156, 1108, 776, 1236, 1312, 1416, 1158, 1284, 1233, 1209, 981, 1237, 1310, 1154, 1260, 
gpgpu_n_tot_thrd_icount = 5033728
gpgpu_n_tot_w_icount = 157304
gpgpu_n_stall_shd_mem = 20005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17884
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2121
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64938	W0_Idle:632863	W0_Scoreboard:1387707	W1:40229	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:19511
single_issue_nums: WS0:41144	WS1:39509	WS2:38679	WS3:37972	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 898 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 21 
averagemflatency = 331 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6174 	116 	89 	126 	83 	101 	166 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22713 	2794 	7001 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28157 	3504 	847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28973 	3130 	390 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	82 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159      6203      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450      6197      6210      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155      6197      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 79.000000 79.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 67.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 74.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 91.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6987/96 = 72.781250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        34         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        51        51         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        29         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        46        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        63        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        56         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1995
min_bank_accesses = 0!
chip skew: 668/64 = 10.44
average mf latency per bank:
dram[0]:        946       936       859       849      3546      3406    none      none      none      none      none      none      none      none      none      none  
dram[1]:        925       905       859       813      2749      3328    none      none      none      none      none      none      none      none      none      none  
dram[2]:        936       947       849       813      2688      2887    none      none      none      none      none      none      none      none      none      none  
dram[3]:        921       920       829       833      3089      2406    none      none      none      none      none      none      none      none      none      none  
dram[4]:        956       952       832       812      3136      3336    none      none      none      none      none      none      none      none      none      none  
dram[5]:        923       950       852       870      2855      2619    none      none      none      none      none      none      none      none      none      none  
dram[6]:        962       908       868       840      3047      3084    none      none      none      none      none      none      none      none      none      none  
dram[7]:        936       933       787       825      3177      3641    none      none      none      none      none      none      none      none      none      none  
dram[8]:        919       946       831       817      2850      2475    none      none      none      none      none      none      none      none      none      none  
dram[9]:        925       928       825       820      2972      3080    none      none      none      none      none      none      none      none      none      none  
dram[10]:        935       933       833       829      2804      3010    none      none      none      none      none      none      none      none      none      none  
dram[11]:        949       927       808       817      2854      2893    none      none      none      none      none      none      none      none      none      none  
dram[12]:        940       889       793       841       969      2345    none      none      none      none      none      none      none      none      none      none  
dram[13]:        924       922       822       839      2369      2974    none      none      none      none      none      none      none      none      none      none  
dram[14]:        964       899       815       809      2825      2473    none      none      none      none      none      none      none      none      none      none  
dram[15]:        906       935       821       835      2691      3607    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        762       749       770       759       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        751       738       769       759       654       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        752       767       750       739       647       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        762       762       756       760       648       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        760       753       751       756       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        767       762       738       763       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        755       716       791       790       649       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        759       768       733       778       646       678         0         0         0         0         0         0         0         0         0         0
dram[8]:        768       758       752       768       646       660         0         0         0         0         0         0         0         0         0         0
dram[9]:        765       765       790       762       646       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        752       743       762       777       702       660         0         0         0         0         0         0         0         0         0         0
dram[11]:        758       744       768       758       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        755       755       756       779       898       708         0         0         0         0         0         0         0         0         0         0
dram[13]:        763       742       763       786       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        776       778       778       771       646       678         0         0         0         0         0         0         0         0         0         0
dram[15]:        747       744       754       779       646       660         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901721 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=312 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0004168
n_activity=15542 dram_eff=0.02419
bk0: 64a 901797i bk1: 64a 901762i bk2: 64a 901858i bk3: 64a 901929i bk4: 28a 901920i bk5: 28a 901739i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249372
Bank_Level_Parallism_Col = 1.238035
Bank_Level_Parallism_Ready = 1.002660
write_to_read_ratio_blp_rw_average = 0.125315
GrpLevelPara = 1.238035 

BW Util details:
bwutil = 0.000417 
total_CMD = 902103 
util_bw = 376 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 900511 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 12 
RTWc_limit = 132 
CCDLc_limit = 826 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 12 
RTWc_limit_alone = 123 

Commands details: 
total_CMD = 902103 
n_nop = 901721 
Read = 312 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00117503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901699 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0004412
n_activity=16251 dram_eff=0.02449
bk0: 64a 901876i bk1: 64a 901767i bk2: 64a 901890i bk3: 64a 901925i bk4: 28a 901845i bk5: 28a 901743i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140046
Bank_Level_Parallism_Col = 1.132831
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.167343
GrpLevelPara = 1.132251 

BW Util details:
bwutil = 0.000441 
total_CMD = 902103 
util_bw = 398 
Wasted_Col = 1330 
Wasted_Row = 0 
Idle = 900375 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 185 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 23 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 902103 
n_nop = 901699 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000910096
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901687 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004545
n_activity=15999 dram_eff=0.02563
bk0: 64a 901871i bk1: 64a 901784i bk2: 64a 901932i bk3: 64a 901849i bk4: 28a 901837i bk5: 28a 901765i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164424
Bank_Level_Parallism_Col = 1.153666
Bank_Level_Parallism_Ready = 1.007317
write_to_read_ratio_blp_rw_average = 0.154252
GrpLevelPara = 1.153666 

BW Util details:
bwutil = 0.000454 
total_CMD = 902103 
util_bw = 410 
Wasted_Col = 1299 
Wasted_Row = 0 
Idle = 900394 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 191 
CCDLc_limit = 746 
rwq = 0 
CCDLc_limit_alone = 746 
WTRc_limit_alone = 0 
RTWc_limit_alone = 191 

Commands details: 
total_CMD = 902103 
n_nop = 901687 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000942243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901680 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=312 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0004623
n_activity=15976 dram_eff=0.0261
bk0: 64a 901793i bk1: 64a 901858i bk2: 64a 901893i bk3: 64a 901712i bk4: 28a 901801i bk5: 28a 901822i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190503
Bank_Level_Parallism_Col = 1.177089
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.123686
GrpLevelPara = 1.177089 

BW Util details:
bwutil = 0.000462 
total_CMD = 902103 
util_bw = 417 
Wasted_Col = 1394 
Wasted_Row = 0 
Idle = 900292 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 66 
CCDLc_limit = 970 
rwq = 0 
CCDLc_limit_alone = 970 
WTRc_limit_alone = 48 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 902103 
n_nop = 901680 
Read = 312 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000462 
Either_Row_CoL_Bus_Util = 0.000469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00135905
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901709 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0004301
n_activity=14970 dram_eff=0.02592
bk0: 64a 901802i bk1: 64a 901696i bk2: 64a 901904i bk3: 64a 901871i bk4: 28a 901758i bk5: 28a 901824i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133298
Bank_Level_Parallism_Col = 1.124142
Bank_Level_Parallism_Ready = 1.002577
write_to_read_ratio_blp_rw_average = 0.140518
GrpLevelPara = 1.124142 

BW Util details:
bwutil = 0.000430 
total_CMD = 902103 
util_bw = 388 
Wasted_Col = 1510 
Wasted_Row = 0 
Idle = 900205 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 166 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 929 
WTRc_limit_alone = 23 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 902103 
n_nop = 901709 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00129475
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901683 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0004589
n_activity=17250 dram_eff=0.024
bk0: 64a 901833i bk1: 64a 901775i bk2: 64a 901930i bk3: 64a 901865i bk4: 28a 901827i bk5: 28a 901894i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196238
Bank_Level_Parallism_Col = 1.181018
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.113765
GrpLevelPara = 1.181018 

BW Util details:
bwutil = 0.000459 
total_CMD = 902103 
util_bw = 414 
Wasted_Col = 1181 
Wasted_Row = 0 
Idle = 900508 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 801 
rwq = 0 
CCDLc_limit_alone = 801 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 902103 
n_nop = 901683 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000873514
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901705 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004345
n_activity=14643 dram_eff=0.02677
bk0: 64a 901733i bk1: 64a 901801i bk2: 64a 901912i bk3: 64a 901857i bk4: 28a 901882i bk5: 28a 901856i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196233
Bank_Level_Parallism_Col = 1.185140
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.048721
GrpLevelPara = 1.185140 

BW Util details:
bwutil = 0.000435 
total_CMD = 902103 
util_bw = 392 
Wasted_Col = 1254 
Wasted_Row = 0 
Idle = 900457 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 902103 
n_nop = 901705 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109854
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901717 n_act=6 n_pre=0 n_ref_event=0 n_req=380 n_rd=312 n_rd_L2_A=0 n_write=68 n_wr_bk=0 bw_util=0.0004212
n_activity=15008 dram_eff=0.02532
bk0: 64a 901832i bk1: 64a 901797i bk2: 64a 901837i bk3: 64a 901856i bk4: 28a 901726i bk5: 28a 901779i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984211
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.225861
Bank_Level_Parallism_Col = 1.218449
Bank_Level_Parallism_Ready = 1.002632
write_to_read_ratio_blp_rw_average = 0.129598
GrpLevelPara = 1.218449 

BW Util details:
bwutil = 0.000421 
total_CMD = 902103 
util_bw = 380 
Wasted_Col = 1391 
Wasted_Row = 0 
Idle = 900332 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 225 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 882 
WTRc_limit_alone = 36 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 902103 
n_nop = 901717 
Read = 312 
Write = 68 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 380 
total_req = 380 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 380 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000950002
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901682 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.00046
n_activity=15792 dram_eff=0.02628
bk0: 64a 901850i bk1: 64a 901850i bk2: 64a 901893i bk3: 64a 901786i bk4: 28a 901745i bk5: 28a 901862i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115531
Bank_Level_Parallism_Col = 1.106011
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.148634
GrpLevelPara = 1.106011 

BW Util details:
bwutil = 0.000460 
total_CMD = 902103 
util_bw = 415 
Wasted_Col = 1420 
Wasted_Row = 0 
Idle = 900268 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 131 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 829 
WTRc_limit_alone = 29 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 902103 
n_nop = 901682 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000753794
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901706 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0004334
n_activity=15391 dram_eff=0.0254
bk0: 64a 901795i bk1: 64a 901816i bk2: 64a 901858i bk3: 64a 901849i bk4: 28a 901891i bk5: 28a 901851i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221178
Bank_Level_Parallism_Col = 1.206030
Bank_Level_Parallism_Ready = 1.002558
write_to_read_ratio_blp_rw_average = 0.084171
GrpLevelPara = 1.206030 

BW Util details:
bwutil = 0.000433 
total_CMD = 902103 
util_bw = 391 
Wasted_Col = 1205 
Wasted_Row = 0 
Idle = 900507 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 855 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 902103 
n_nop = 901706 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000433 
Either_Row_CoL_Bus_Util = 0.000440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000904553
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901697 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0004434
n_activity=16881 dram_eff=0.0237
bk0: 64a 901878i bk1: 64a 901835i bk2: 64a 901916i bk3: 64a 901949i bk4: 28a 901813i bk5: 28a 901875i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118774
Bank_Level_Parallism_Col = 1.107623
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.139654
GrpLevelPara = 1.107623 

BW Util details:
bwutil = 0.000443 
total_CMD = 902103 
util_bw = 400 
Wasted_Col = 1166 
Wasted_Row = 0 
Idle = 900537 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 109 
CCDLc_limit = 609 
rwq = 0 
CCDLc_limit_alone = 609 
WTRc_limit_alone = 0 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 902103 
n_nop = 901697 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000496617
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901695 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004456
n_activity=15278 dram_eff=0.02631
bk0: 64a 901797i bk1: 64a 901745i bk2: 64a 901904i bk3: 64a 901788i bk4: 28a 901740i bk5: 28a 901831i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134153
Bank_Level_Parallism_Col = 1.133984
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.126283
GrpLevelPara = 1.133984 

BW Util details:
bwutil = 0.000446 
total_CMD = 902103 
util_bw = 402 
Wasted_Col = 1551 
Wasted_Row = 0 
Idle = 900150 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 135 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 32 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 902103 
n_nop = 901695 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000446 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000946677
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901117 n_act=6 n_pre=0 n_ref_event=0 n_req=980 n_rd=312 n_rd_L2_A=0 n_write=668 n_wr_bk=0 bw_util=0.001086
n_activity=25028 dram_eff=0.03916
bk0: 64a 901839i bk1: 64a 901779i bk2: 64a 901714i bk3: 64a 901728i bk4: 28a 894349i bk5: 28a 901751i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993878
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036133
Bank_Level_Parallism_Col = 1.034260
Bank_Level_Parallism_Ready = 1.002041
write_to_read_ratio_blp_rw_average = 0.835005
GrpLevelPara = 1.034260 

BW Util details:
bwutil = 0.001086 
total_CMD = 902103 
util_bw = 980 
Wasted_Col = 9094 
Wasted_Row = 0 
Idle = 892029 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 135 
RTWc_limit = 276 
CCDLc_limit = 8398 
rwq = 0 
CCDLc_limit_alone = 8388 
WTRc_limit_alone = 125 
RTWc_limit_alone = 276 

Commands details: 
total_CMD = 902103 
n_nop = 901117 
Read = 312 
Write = 668 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 980 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 980 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001086 
Either_Row_CoL_Bus_Util = 0.001093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.276092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276092
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901679 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0004634
n_activity=16544 dram_eff=0.02527
bk0: 64a 901766i bk1: 64a 901761i bk2: 64a 901800i bk3: 64a 901891i bk4: 28a 901822i bk5: 28a 901901i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167131
Bank_Level_Parallism_Col = 1.153545
Bank_Level_Parallism_Ready = 1.004785
write_to_read_ratio_blp_rw_average = 0.089615
GrpLevelPara = 1.152987 

BW Util details:
bwutil = 0.000463 
total_CMD = 902103 
util_bw = 418 
Wasted_Col = 1377 
Wasted_Row = 0 
Idle = 900308 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 93 
RTWc_limit = 29 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 79 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 902103 
n_nop = 901679 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000463 
Either_Row_CoL_Bus_Util = 0.000470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000998777
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901683 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0004589
n_activity=16162 dram_eff=0.02562
bk0: 64a 901834i bk1: 64a 901783i bk2: 64a 901716i bk3: 64a 901901i bk4: 28a 901831i bk5: 28a 901900i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150891
Bank_Level_Parallism_Col = 1.141262
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.108878
GrpLevelPara = 1.141262 

BW Util details:
bwutil = 0.000459 
total_CMD = 902103 
util_bw = 414 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 900307 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 75 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 37 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 902103 
n_nop = 901683 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000954436
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=902103 n_nop=901705 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004345
n_activity=15775 dram_eff=0.02485
bk0: 64a 901901i bk1: 64a 901792i bk2: 64a 901938i bk3: 64a 901834i bk4: 28a 901889i bk5: 28a 901838i bk6: 0a 902103i bk7: 0a 902103i bk8: 0a 902103i bk9: 0a 902103i bk10: 0a 902103i bk11: 0a 902103i bk12: 0a 902103i bk13: 0a 902103i bk14: 0a 902103i bk15: 0a 902103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185137
Bank_Level_Parallism_Col = 1.173203
Bank_Level_Parallism_Ready = 1.007653
write_to_read_ratio_blp_rw_average = 0.058170
GrpLevelPara = 1.173203 

BW Util details:
bwutil = 0.000435 
total_CMD = 902103 
util_bw = 392 
Wasted_Col = 1142 
Wasted_Row = 0 
Idle = 900569 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 771 
rwq = 0 
CCDLc_limit_alone = 771 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 902103 
n_nop = 901705 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00106418

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 188, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1015, Miss = 186, Miss_rate = 0.183, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1006, Miss = 210, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 185, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1011, Miss = 213, Miss_rate = 0.211, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 998, Miss = 196, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1016, Miss = 203, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 995, Miss = 210, Miss_rate = 0.211, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1011, Miss = 186, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1032, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1038, Miss = 204, Miss_rate = 0.197, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 999, Miss = 200, Miss_rate = 0.200, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 1002, Miss = 199, Miss_rate = 0.199, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 997, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 1022, Miss = 186, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 991, Miss = 191, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 207, Miss_rate = 0.216, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 1003, Miss = 204, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 198, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 971, Miss = 193, Miss_rate = 0.199, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 1000, Miss = 206, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 989, Miss = 193, Miss_rate = 0.195, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 978, Miss = 200, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 219, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1566, Miss = 756, Miss_rate = 0.483, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1001, Miss = 200, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 981, Miss = 215, Miss_rate = 0.219, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 957, Miss = 199, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 978, Miss = 208, Miss_rate = 0.213, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 992, Miss = 198, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 997, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 6938
L2_total_cache_miss_rate = 0.2134
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16017
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 154625
Req_Network_injected_packets_per_cycle =       0.2102 
Req_Network_conflicts_per_cycle =       0.0233
Req_Network_conflicts_per_cycle_util =       0.2165
Req_Bank_Level_Parallism =       1.9549
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0455
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0066

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 154625
Reply_Network_injected_packets_per_cycle =        0.2102
Reply_Network_conflicts_per_cycle =        0.0678
Reply_Network_conflicts_per_cycle_util =       0.5840
Reply_Bank_Level_Parallism =       1.8112
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0030
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0263
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 79636 (inst/sec)
gpgpu_simulation_rate = 10308 (cycle/sec)
gpgpu_silicon_slowdown = 116414x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 6005
gpu_sim_insn = 45122
gpu_ipc =       7.5141
gpu_tot_sim_cycle = 160630
gpu_tot_sim_insn = 1239670
gpu_tot_ipc =       7.7175
gpu_tot_issued_cta = 120
gpu_occupancy = 19.4087% 
gpu_tot_occupancy = 21.7431% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0228
partiton_level_parallism_total  =       0.2032
partiton_level_parallism_util =       5.0741
partiton_level_parallism_util_total  =       1.9600
L2_BW  =       0.8761 GB/Sec
L2_BW_total  =       7.8041 GB/Sec
gpu_total_sim_rate=77479

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11391, Miss = 3860, Miss_rate = 0.339, Pending_hits = 250, Reservation_fails = 1252
	L1D_cache_core[1]: Access = 11595, Miss = 4001, Miss_rate = 0.345, Pending_hits = 243, Reservation_fails = 1274
	L1D_cache_core[2]: Access = 11416, Miss = 3876, Miss_rate = 0.340, Pending_hits = 245, Reservation_fails = 1119
	L1D_cache_core[3]: Access = 11146, Miss = 3853, Miss_rate = 0.346, Pending_hits = 231, Reservation_fails = 1074
	L1D_cache_core[4]: Access = 11306, Miss = 3869, Miss_rate = 0.342, Pending_hits = 235, Reservation_fails = 891
	L1D_cache_core[5]: Access = 11189, Miss = 3772, Miss_rate = 0.337, Pending_hits = 237, Reservation_fails = 1309
	L1D_cache_core[6]: Access = 10895, Miss = 3674, Miss_rate = 0.337, Pending_hits = 244, Reservation_fails = 1007
	L1D_cache_core[7]: Access = 11563, Miss = 3941, Miss_rate = 0.341, Pending_hits = 268, Reservation_fails = 1050
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 30846
	L1D_total_cache_miss_rate = 0.3408
	L1D_total_cache_pending_hits = 1953
	L1D_total_cache_reservation_fails = 8976
	L1D_cache_data_port_util = 0.103
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1941
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7009
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1967
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1282, 1168, 1120, 788, 1248, 1324, 1428, 1170, 1296, 1245, 1221, 993, 1249, 1322, 1166, 1272, 
gpgpu_n_tot_thrd_icount = 5086240
gpgpu_n_tot_w_icount = 158945
gpgpu_n_stall_shd_mem = 20005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17884
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2121
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:65387	W0_Idle:639352	W0_Scoreboard:1397845	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20917
single_issue_nums: WS0:41528	WS1:39933	WS2:39128	WS3:38356	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 898 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 21 
averagemflatency = 331 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6174 	116 	89 	126 	83 	101 	166 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22850 	2794 	7001 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28294 	3504 	847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29110 	3130 	390 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	83 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159      6203      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450      6197      6210      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155      6197      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 79.000000 79.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 67.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 74.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 91.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6987/96 = 72.781250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        34         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        51        51         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        29         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        46        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        63        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        56         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1995
min_bank_accesses = 0!
chip skew: 668/64 = 10.44
average mf latency per bank:
dram[0]:        946       936       859       849      3563      3421    none      none      none      none      none      none      none      none      none      none  
dram[1]:        925       905       859       813      2761      3346    none      none      none      none      none      none      none      none      none      none  
dram[2]:        936       947       849       813      2705      2900    none      none      none      none      none      none      none      none      none      none  
dram[3]:        921       920       829       833      3103      2416    none      none      none      none      none      none      none      none      none      none  
dram[4]:        956       952       832       812      3150      3351    none      none      none      none      none      none      none      none      none      none  
dram[5]:        923       953       852       870      2866      2634    none      none      none      none      none      none      none      none      none      none  
dram[6]:        962       908       868       840      3060      3098    none      none      none      none      none      none      none      none      none      none  
dram[7]:        936       933       787       825      3191      3657    none      none      none      none      none      none      none      none      none      none  
dram[8]:        919       946       831       817      2863      2486    none      none      none      none      none      none      none      none      none      none  
dram[9]:        925       928       825       820      2986      3094    none      none      none      none      none      none      none      none      none      none  
dram[10]:        939       933       833       829      2817      3024    none      none      none      none      none      none      none      none      none      none  
dram[11]:        949       927       808       817      2867      2906    none      none      none      none      none      none      none      none      none      none  
dram[12]:        940       889       793       841       971      2355    none      none      none      none      none      none      none      none      none      none  
dram[13]:        924       922       822       839      2380      2987    none      none      none      none      none      none      none      none      none      none  
dram[14]:        964       899       819       812      2838      2484    none      none      none      none      none      none      none      none      none      none  
dram[15]:        906       935       821       835      2706      3623    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        762       749       770       759       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        751       738       769       759       654       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        752       767       750       739       647       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        762       762       756       760       648       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        760       753       751       756       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        767       762       738       763       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        755       716       791       790       649       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        759       768       733       778       646       678         0         0         0         0         0         0         0         0         0         0
dram[8]:        768       758       752       768       646       660         0         0         0         0         0         0         0         0         0         0
dram[9]:        765       765       790       762       646       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        752       743       762       777       702       660         0         0         0         0         0         0         0         0         0         0
dram[11]:        758       744       768       758       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        755       755       756       779       898       708         0         0         0         0         0         0         0         0         0         0
dram[13]:        763       742       763       786       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        776       778       778       771       646       678         0         0         0         0         0         0         0         0         0         0
dram[15]:        747       744       754       779       646       660         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936755 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=312 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0004012
n_activity=15542 dram_eff=0.02419
bk0: 64a 936831i bk1: 64a 936796i bk2: 64a 936892i bk3: 64a 936963i bk4: 28a 936954i bk5: 28a 936773i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249372
Bank_Level_Parallism_Col = 1.238035
Bank_Level_Parallism_Ready = 1.002660
write_to_read_ratio_blp_rw_average = 0.125315
GrpLevelPara = 1.238035 

BW Util details:
bwutil = 0.000401 
total_CMD = 937137 
util_bw = 376 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 935545 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 12 
RTWc_limit = 132 
CCDLc_limit = 826 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 12 
RTWc_limit_alone = 123 

Commands details: 
total_CMD = 937137 
n_nop = 936755 
Read = 312 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0011311
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936733 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0004247
n_activity=16251 dram_eff=0.02449
bk0: 64a 936910i bk1: 64a 936801i bk2: 64a 936924i bk3: 64a 936959i bk4: 28a 936879i bk5: 28a 936777i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140046
Bank_Level_Parallism_Col = 1.132831
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.167343
GrpLevelPara = 1.132251 

BW Util details:
bwutil = 0.000425 
total_CMD = 937137 
util_bw = 398 
Wasted_Col = 1330 
Wasted_Row = 0 
Idle = 935409 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 185 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 23 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 937137 
n_nop = 936733 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000431 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000876073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936721 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004375
n_activity=15999 dram_eff=0.02563
bk0: 64a 936905i bk1: 64a 936818i bk2: 64a 936966i bk3: 64a 936883i bk4: 28a 936871i bk5: 28a 936799i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164424
Bank_Level_Parallism_Col = 1.153666
Bank_Level_Parallism_Ready = 1.007317
write_to_read_ratio_blp_rw_average = 0.154252
GrpLevelPara = 1.153666 

BW Util details:
bwutil = 0.000438 
total_CMD = 937137 
util_bw = 410 
Wasted_Col = 1299 
Wasted_Row = 0 
Idle = 935428 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 191 
CCDLc_limit = 746 
rwq = 0 
CCDLc_limit_alone = 746 
WTRc_limit_alone = 0 
RTWc_limit_alone = 191 

Commands details: 
total_CMD = 937137 
n_nop = 936721 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000438 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000907018
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936714 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=312 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.000445
n_activity=15976 dram_eff=0.0261
bk0: 64a 936827i bk1: 64a 936892i bk2: 64a 936927i bk3: 64a 936746i bk4: 28a 936835i bk5: 28a 936856i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190503
Bank_Level_Parallism_Col = 1.177089
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.123686
GrpLevelPara = 1.177089 

BW Util details:
bwutil = 0.000445 
total_CMD = 937137 
util_bw = 417 
Wasted_Col = 1394 
Wasted_Row = 0 
Idle = 935326 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 66 
CCDLc_limit = 970 
rwq = 0 
CCDLc_limit_alone = 970 
WTRc_limit_alone = 48 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 937137 
n_nop = 936714 
Read = 312 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000445 
Either_Row_CoL_Bus_Util = 0.000451 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00130824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936743 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.000414
n_activity=14970 dram_eff=0.02592
bk0: 64a 936836i bk1: 64a 936730i bk2: 64a 936938i bk3: 64a 936905i bk4: 28a 936792i bk5: 28a 936858i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133298
Bank_Level_Parallism_Col = 1.124142
Bank_Level_Parallism_Ready = 1.002577
write_to_read_ratio_blp_rw_average = 0.140518
GrpLevelPara = 1.124142 

BW Util details:
bwutil = 0.000414 
total_CMD = 937137 
util_bw = 388 
Wasted_Col = 1510 
Wasted_Row = 0 
Idle = 935239 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 166 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 929 
WTRc_limit_alone = 23 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 937137 
n_nop = 936743 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00124635
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936717 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0004418
n_activity=17250 dram_eff=0.024
bk0: 64a 936867i bk1: 64a 936809i bk2: 64a 936964i bk3: 64a 936899i bk4: 28a 936861i bk5: 28a 936928i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196238
Bank_Level_Parallism_Col = 1.181018
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.113765
GrpLevelPara = 1.181018 

BW Util details:
bwutil = 0.000442 
total_CMD = 937137 
util_bw = 414 
Wasted_Col = 1181 
Wasted_Row = 0 
Idle = 935542 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 801 
rwq = 0 
CCDLc_limit_alone = 801 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 937137 
n_nop = 936717 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000840859
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936739 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004183
n_activity=14643 dram_eff=0.02677
bk0: 64a 936767i bk1: 64a 936835i bk2: 64a 936946i bk3: 64a 936891i bk4: 28a 936916i bk5: 28a 936890i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196233
Bank_Level_Parallism_Col = 1.185140
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.048721
GrpLevelPara = 1.185140 

BW Util details:
bwutil = 0.000418 
total_CMD = 937137 
util_bw = 392 
Wasted_Col = 1254 
Wasted_Row = 0 
Idle = 935491 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 937137 
n_nop = 936739 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105748
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936751 n_act=6 n_pre=0 n_ref_event=0 n_req=380 n_rd=312 n_rd_L2_A=0 n_write=68 n_wr_bk=0 bw_util=0.0004055
n_activity=15008 dram_eff=0.02532
bk0: 64a 936866i bk1: 64a 936831i bk2: 64a 936871i bk3: 64a 936890i bk4: 28a 936760i bk5: 28a 936813i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984211
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.225861
Bank_Level_Parallism_Col = 1.218449
Bank_Level_Parallism_Ready = 1.002632
write_to_read_ratio_blp_rw_average = 0.129598
GrpLevelPara = 1.218449 

BW Util details:
bwutil = 0.000405 
total_CMD = 937137 
util_bw = 380 
Wasted_Col = 1391 
Wasted_Row = 0 
Idle = 935366 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 225 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 882 
WTRc_limit_alone = 36 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 937137 
n_nop = 936751 
Read = 312 
Write = 68 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 380 
total_req = 380 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 380 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000914487
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936716 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004428
n_activity=15792 dram_eff=0.02628
bk0: 64a 936884i bk1: 64a 936884i bk2: 64a 936927i bk3: 64a 936820i bk4: 28a 936779i bk5: 28a 936896i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115531
Bank_Level_Parallism_Col = 1.106011
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.148634
GrpLevelPara = 1.106011 

BW Util details:
bwutil = 0.000443 
total_CMD = 937137 
util_bw = 415 
Wasted_Col = 1420 
Wasted_Row = 0 
Idle = 935302 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 131 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 829 
WTRc_limit_alone = 29 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 937137 
n_nop = 936716 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000725614
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936740 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0004172
n_activity=15391 dram_eff=0.0254
bk0: 64a 936829i bk1: 64a 936850i bk2: 64a 936892i bk3: 64a 936883i bk4: 28a 936925i bk5: 28a 936885i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221178
Bank_Level_Parallism_Col = 1.206030
Bank_Level_Parallism_Ready = 1.002558
write_to_read_ratio_blp_rw_average = 0.084171
GrpLevelPara = 1.206030 

BW Util details:
bwutil = 0.000417 
total_CMD = 937137 
util_bw = 391 
Wasted_Col = 1205 
Wasted_Row = 0 
Idle = 935541 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 855 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 937137 
n_nop = 936740 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000870737
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936731 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0004268
n_activity=16881 dram_eff=0.0237
bk0: 64a 936912i bk1: 64a 936869i bk2: 64a 936950i bk3: 64a 936983i bk4: 28a 936847i bk5: 28a 936909i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118774
Bank_Level_Parallism_Col = 1.107623
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.139654
GrpLevelPara = 1.107623 

BW Util details:
bwutil = 0.000427 
total_CMD = 937137 
util_bw = 400 
Wasted_Col = 1166 
Wasted_Row = 0 
Idle = 935571 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 109 
CCDLc_limit = 609 
rwq = 0 
CCDLc_limit_alone = 609 
WTRc_limit_alone = 0 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 937137 
n_nop = 936731 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000433 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000478052
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936729 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.000429
n_activity=15278 dram_eff=0.02631
bk0: 64a 936831i bk1: 64a 936779i bk2: 64a 936938i bk3: 64a 936822i bk4: 28a 936774i bk5: 28a 936865i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134153
Bank_Level_Parallism_Col = 1.133984
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.126283
GrpLevelPara = 1.133984 

BW Util details:
bwutil = 0.000429 
total_CMD = 937137 
util_bw = 402 
Wasted_Col = 1551 
Wasted_Row = 0 
Idle = 935184 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 135 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 32 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 937137 
n_nop = 936729 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000911286
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936151 n_act=6 n_pre=0 n_ref_event=0 n_req=980 n_rd=312 n_rd_L2_A=0 n_write=668 n_wr_bk=0 bw_util=0.001046
n_activity=25029 dram_eff=0.03915
bk0: 64a 936873i bk1: 64a 936813i bk2: 64a 936748i bk3: 64a 936762i bk4: 28a 929383i bk5: 28a 936785i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993878
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036133
Bank_Level_Parallism_Col = 1.034260
Bank_Level_Parallism_Ready = 1.002041
write_to_read_ratio_blp_rw_average = 0.835005
GrpLevelPara = 1.034260 

BW Util details:
bwutil = 0.001046 
total_CMD = 937137 
util_bw = 980 
Wasted_Col = 9094 
Wasted_Row = 0 
Idle = 927063 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 135 
RTWc_limit = 276 
CCDLc_limit = 8398 
rwq = 0 
CCDLc_limit_alone = 8388 
WTRc_limit_alone = 125 
RTWc_limit_alone = 276 

Commands details: 
total_CMD = 937137 
n_nop = 936151 
Read = 312 
Write = 668 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 980 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 980 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.001046 
Either_Row_CoL_Bus_Util = 0.001052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.265770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26577
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936713 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.000446
n_activity=16544 dram_eff=0.02527
bk0: 64a 936800i bk1: 64a 936795i bk2: 64a 936834i bk3: 64a 936925i bk4: 28a 936856i bk5: 28a 936935i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167131
Bank_Level_Parallism_Col = 1.153545
Bank_Level_Parallism_Ready = 1.004785
write_to_read_ratio_blp_rw_average = 0.089615
GrpLevelPara = 1.152987 

BW Util details:
bwutil = 0.000446 
total_CMD = 937137 
util_bw = 418 
Wasted_Col = 1377 
Wasted_Row = 0 
Idle = 935342 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 93 
RTWc_limit = 29 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 79 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 937137 
n_nop = 936713 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000446 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000961439
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936717 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0004418
n_activity=16162 dram_eff=0.02562
bk0: 64a 936868i bk1: 64a 936817i bk2: 64a 936750i bk3: 64a 936935i bk4: 28a 936865i bk5: 28a 936934i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150891
Bank_Level_Parallism_Col = 1.141262
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.108878
GrpLevelPara = 1.141262 

BW Util details:
bwutil = 0.000442 
total_CMD = 937137 
util_bw = 414 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 935341 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 75 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 37 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 937137 
n_nop = 936717 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000918756
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=937137 n_nop=936739 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004183
n_activity=15775 dram_eff=0.02485
bk0: 64a 936935i bk1: 64a 936826i bk2: 64a 936972i bk3: 64a 936868i bk4: 28a 936923i bk5: 28a 936872i bk6: 0a 937137i bk7: 0a 937137i bk8: 0a 937137i bk9: 0a 937137i bk10: 0a 937137i bk11: 0a 937137i bk12: 0a 937137i bk13: 0a 937137i bk14: 0a 937137i bk15: 0a 937137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185137
Bank_Level_Parallism_Col = 1.173203
Bank_Level_Parallism_Ready = 1.007653
write_to_read_ratio_blp_rw_average = 0.058170
GrpLevelPara = 1.173203 

BW Util details:
bwutil = 0.000418 
total_CMD = 937137 
util_bw = 392 
Wasted_Col = 1142 
Wasted_Row = 0 
Idle = 935603 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 771 
rwq = 0 
CCDLc_limit_alone = 771 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 937137 
n_nop = 936739 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0010244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1028, Miss = 188, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1019, Miss = 186, Miss_rate = 0.183, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1010, Miss = 210, Miss_rate = 0.208, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1021, Miss = 185, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 213, Miss_rate = 0.210, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1003, Miss = 196, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1020, Miss = 203, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 999, Miss = 210, Miss_rate = 0.210, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1015, Miss = 186, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1036, Miss = 202, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1043, Miss = 204, Miss_rate = 0.196, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1004, Miss = 200, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 1006, Miss = 199, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 1001, Miss = 191, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 1026, Miss = 186, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 995, Miss = 191, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 207, Miss_rate = 0.215, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 1007, Miss = 204, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 980, Miss = 198, Miss_rate = 0.202, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 975, Miss = 193, Miss_rate = 0.198, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 1005, Miss = 206, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 982, Miss = 200, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 987, Miss = 219, Miss_rate = 0.222, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1570, Miss = 756, Miss_rate = 0.482, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1005, Miss = 200, Miss_rate = 0.199, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 985, Miss = 215, Miss_rate = 0.218, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 962, Miss = 199, Miss_rate = 0.207, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 983, Miss = 208, Miss_rate = 0.212, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 996, Miss = 198, Miss_rate = 0.199, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 1002, Miss = 191, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 6938
L2_total_cache_miss_rate = 0.2125
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16019
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 160630
Req_Network_injected_packets_per_cycle =       0.2032 
Req_Network_conflicts_per_cycle =       0.0224
Req_Network_conflicts_per_cycle_util =       0.2161
Req_Bank_Level_Parallism =       1.9600
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0438
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0064

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 160630
Reply_Network_injected_packets_per_cycle =        0.2032
Reply_Network_conflicts_per_cycle =        0.0652
Reply_Network_conflicts_per_cycle_util =       0.5831
Reply_Bank_Level_Parallism =       1.8161
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0029
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0254
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 77479 (inst/sec)
gpgpu_simulation_rate = 10039 (cycle/sec)
gpgpu_silicon_slowdown = 119533x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 4841
gpu_sim_insn = 49152
gpu_ipc =      10.1533
gpu_tot_sim_cycle = 165471
gpu_tot_sim_insn = 1288822
gpu_tot_ipc =       7.7888
gpu_tot_issued_cta = 128
gpu_occupancy = 32.9498% 
gpu_tot_occupancy = 21.7959% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0264
partiton_level_parallism_total  =       0.1981
partiton_level_parallism_util =       7.1111
partiton_level_parallism_util_total  =       1.9655
L2_BW  =       1.0153 GB/Sec
L2_BW_total  =       7.6055 GB/Sec
gpu_total_sim_rate=80551

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11407, Miss = 3876, Miss_rate = 0.340, Pending_hits = 250, Reservation_fails = 1252
	L1D_cache_core[1]: Access = 11611, Miss = 4017, Miss_rate = 0.346, Pending_hits = 243, Reservation_fails = 1274
	L1D_cache_core[2]: Access = 11432, Miss = 3892, Miss_rate = 0.340, Pending_hits = 245, Reservation_fails = 1119
	L1D_cache_core[3]: Access = 11162, Miss = 3869, Miss_rate = 0.347, Pending_hits = 231, Reservation_fails = 1074
	L1D_cache_core[4]: Access = 11322, Miss = 3885, Miss_rate = 0.343, Pending_hits = 235, Reservation_fails = 891
	L1D_cache_core[5]: Access = 11205, Miss = 3788, Miss_rate = 0.338, Pending_hits = 237, Reservation_fails = 1309
	L1D_cache_core[6]: Access = 10911, Miss = 3690, Miss_rate = 0.338, Pending_hits = 244, Reservation_fails = 1007
	L1D_cache_core[7]: Access = 11579, Miss = 3957, Miss_rate = 0.342, Pending_hits = 268, Reservation_fails = 1050
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 30974
	L1D_total_cache_miss_rate = 0.3418
	L1D_total_cache_pending_hits = 1953
	L1D_total_cache_reservation_fails = 8976
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1941
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7009
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1967
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1295, 1181, 1133, 801, 1261, 1337, 1441, 1183, 1309, 1258, 1234, 1006, 1262, 1335, 1179, 1285, 
gpgpu_n_tot_thrd_icount = 5139488
gpgpu_n_tot_w_icount = 160609
gpgpu_n_stall_shd_mem = 20005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17884
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2121
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:65963	W0_Idle:639732	W0_Scoreboard:1405989	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:22453
single_issue_nums: WS0:41944	WS1:40349	WS2:39544	WS3:38772	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 898 
max_icnt2mem_latency = 203 
maxmrqlatency = 165 
max_icnt2sh_latency = 21 
averagemflatency = 331 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6174 	116 	89 	126 	83 	101 	166 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22978 	2794 	7001 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28422 	3504 	847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29238 	3130 	390 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	83 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5441      5446      6183      6163      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5449      5450      6150      6147      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5445      5452      6141      6155      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5442      5441      6159      6203      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5443      6165      6159      6192      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5451      5452      6167      6166      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6490      5446      6192      6184      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5447      6185      6158      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5445      5452      6191      6165      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5445      5444     11422      6186      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5440      5449      6151      6173      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5445      5441      6170      6193      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[12]:      7204      5450      6197      6210      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5448      5449      6160      6167      5178      5185         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5452      6155      6197      6168      5189      5191         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5447      5449      6194      6205      5178      5185         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 58.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 77.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 70.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 79.000000 79.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 69.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 67.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 72.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 66.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 74.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 99.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 91.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 74.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 77.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6987/96 = 72.781250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        30        34         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        49        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        42        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        40        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        51        51         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        41        39         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        39        29         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        44        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        46        42         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        71         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        63        43         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        46        56         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        49        31         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1995
min_bank_accesses = 0!
chip skew: 668/64 = 10.44
average mf latency per bank:
dram[0]:        946       936       859       849      3579      3436    none      none      none      none      none      none      none      none      none      none  
dram[1]:        925       905       859       813      2773      3361    none      none      none      none      none      none      none      none      none      none  
dram[2]:        936       947       849       813      2717      2912    none      none      none      none      none      none      none      none      none      none  
dram[3]:        921       920       829       833      3116      2426    none      none      none      none      none      none      none      none      none      none  
dram[4]:        956       952       832       812      3164      3365    none      none      none      none      none      none      none      none      none      none  
dram[5]:        923       953       852       870      2878      2646    none      none      none      none      none      none      none      none      none      none  
dram[6]:        962       908       868       840      3074      3112    none      none      none      none      none      none      none      none      none      none  
dram[7]:        936       933       787       825      3205      3674    none      none      none      none      none      none      none      none      none      none  
dram[8]:        919       946       831       817      2876      2497    none      none      none      none      none      none      none      none      none      none  
dram[9]:        925       928       825       820      3001      3107    none      none      none      none      none      none      none      none      none      none  
dram[10]:        939       933       833       829      2829      3037    none      none      none      none      none      none      none      none      none      none  
dram[11]:        949       927       808       817      2879      2919    none      none      none      none      none      none      none      none      none      none  
dram[12]:        940       889       793       841       972      2364    none      none      none      none      none      none      none      none      none      none  
dram[13]:        924       922       822       839      2390      3000    none      none      none      none      none      none      none      none      none      none  
dram[14]:        964       899       819       812      2851      2496    none      none      none      none      none      none      none      none      none      none  
dram[15]:        906       935       821       835      2718      3638    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        762       749       770       759       646       651         0         0         0         0         0         0         0         0         0         0
dram[1]:        751       738       769       759       654       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        752       767       750       739       647       651         0         0         0         0         0         0         0         0         0         0
dram[3]:        762       762       756       760       648       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        760       753       751       756       646       651         0         0         0         0         0         0         0         0         0         0
dram[5]:        767       762       738       763       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        755       716       791       790       649       651         0         0         0         0         0         0         0         0         0         0
dram[7]:        759       768       733       778       646       678         0         0         0         0         0         0         0         0         0         0
dram[8]:        768       758       752       768       646       660         0         0         0         0         0         0         0         0         0         0
dram[9]:        765       765       790       762       646       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        752       743       762       777       702       660         0         0         0         0         0         0         0         0         0         0
dram[11]:        758       744       768       758       646       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        755       755       756       779       898       708         0         0         0         0         0         0         0         0         0         0
dram[13]:        763       742       763       786       646       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        776       778       778       771       646       678         0         0         0         0         0         0         0         0         0         0
dram[15]:        747       744       754       779       646       660         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964998 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=312 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0003895
n_activity=15542 dram_eff=0.02419
bk0: 64a 965074i bk1: 64a 965039i bk2: 64a 965135i bk3: 64a 965206i bk4: 28a 965197i bk5: 28a 965016i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249372
Bank_Level_Parallism_Col = 1.238035
Bank_Level_Parallism_Ready = 1.002660
write_to_read_ratio_blp_rw_average = 0.125315
GrpLevelPara = 1.238035 

BW Util details:
bwutil = 0.000389 
total_CMD = 965380 
util_bw = 376 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 963788 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 12 
RTWc_limit = 132 
CCDLc_limit = 826 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 12 
RTWc_limit_alone = 123 

Commands details: 
total_CMD = 965380 
n_nop = 964998 
Read = 312 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000389 
Either_Row_CoL_Bus_Util = 0.000396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00109801
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964976 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0004123
n_activity=16251 dram_eff=0.02449
bk0: 64a 965153i bk1: 64a 965044i bk2: 64a 965167i bk3: 64a 965202i bk4: 28a 965122i bk5: 28a 965020i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140046
Bank_Level_Parallism_Col = 1.132831
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.167343
GrpLevelPara = 1.132251 

BW Util details:
bwutil = 0.000412 
total_CMD = 965380 
util_bw = 398 
Wasted_Col = 1330 
Wasted_Row = 0 
Idle = 963652 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 185 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 23 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 965380 
n_nop = 964976 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000850442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964964 n_act=6 n_pre=0 n_ref_event=0 n_req=410 n_rd=312 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004247
n_activity=15999 dram_eff=0.02563
bk0: 64a 965148i bk1: 64a 965061i bk2: 64a 965209i bk3: 64a 965126i bk4: 28a 965114i bk5: 28a 965042i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985366
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164424
Bank_Level_Parallism_Col = 1.153666
Bank_Level_Parallism_Ready = 1.007317
write_to_read_ratio_blp_rw_average = 0.154252
GrpLevelPara = 1.153666 

BW Util details:
bwutil = 0.000425 
total_CMD = 965380 
util_bw = 410 
Wasted_Col = 1299 
Wasted_Row = 0 
Idle = 963671 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 191 
CCDLc_limit = 746 
rwq = 0 
CCDLc_limit_alone = 746 
WTRc_limit_alone = 0 
RTWc_limit_alone = 191 

Commands details: 
total_CMD = 965380 
n_nop = 964964 
Read = 312 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 410 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000431 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000880482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964957 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=312 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.000432
n_activity=15976 dram_eff=0.0261
bk0: 64a 965070i bk1: 64a 965135i bk2: 64a 965170i bk3: 64a 964989i bk4: 28a 965078i bk5: 28a 965099i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190503
Bank_Level_Parallism_Col = 1.177089
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.123686
GrpLevelPara = 1.177089 

BW Util details:
bwutil = 0.000432 
total_CMD = 965380 
util_bw = 417 
Wasted_Col = 1394 
Wasted_Row = 0 
Idle = 963569 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 66 
CCDLc_limit = 970 
rwq = 0 
CCDLc_limit_alone = 970 
WTRc_limit_alone = 48 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 965380 
n_nop = 964957 
Read = 312 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000432 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00126997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964986 n_act=6 n_pre=0 n_ref_event=0 n_req=388 n_rd=312 n_rd_L2_A=0 n_write=76 n_wr_bk=0 bw_util=0.0004019
n_activity=14970 dram_eff=0.02592
bk0: 64a 965079i bk1: 64a 964973i bk2: 64a 965181i bk3: 64a 965148i bk4: 28a 965035i bk5: 28a 965101i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984536
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133298
Bank_Level_Parallism_Col = 1.124142
Bank_Level_Parallism_Ready = 1.002577
write_to_read_ratio_blp_rw_average = 0.140518
GrpLevelPara = 1.124142 

BW Util details:
bwutil = 0.000402 
total_CMD = 965380 
util_bw = 388 
Wasted_Col = 1510 
Wasted_Row = 0 
Idle = 963482 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 166 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 929 
WTRc_limit_alone = 23 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 965380 
n_nop = 964986 
Read = 312 
Write = 76 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 388 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120989
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964960 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0004288
n_activity=17250 dram_eff=0.024
bk0: 64a 965110i bk1: 64a 965052i bk2: 64a 965207i bk3: 64a 965142i bk4: 28a 965104i bk5: 28a 965171i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196238
Bank_Level_Parallism_Col = 1.181018
Bank_Level_Parallism_Ready = 1.002415
write_to_read_ratio_blp_rw_average = 0.113765
GrpLevelPara = 1.181018 

BW Util details:
bwutil = 0.000429 
total_CMD = 965380 
util_bw = 414 
Wasted_Col = 1181 
Wasted_Row = 0 
Idle = 963785 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 801 
rwq = 0 
CCDLc_limit_alone = 801 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 965380 
n_nop = 964960 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000816259
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964982 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004061
n_activity=14643 dram_eff=0.02677
bk0: 64a 965010i bk1: 64a 965078i bk2: 64a 965189i bk3: 64a 965134i bk4: 28a 965159i bk5: 28a 965133i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196233
Bank_Level_Parallism_Col = 1.185140
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.048721
GrpLevelPara = 1.185140 

BW Util details:
bwutil = 0.000406 
total_CMD = 965380 
util_bw = 392 
Wasted_Col = 1254 
Wasted_Row = 0 
Idle = 963734 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 924 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 965380 
n_nop = 964982 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00102654
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964994 n_act=6 n_pre=0 n_ref_event=0 n_req=380 n_rd=312 n_rd_L2_A=0 n_write=68 n_wr_bk=0 bw_util=0.0003936
n_activity=15008 dram_eff=0.02532
bk0: 64a 965109i bk1: 64a 965074i bk2: 64a 965114i bk3: 64a 965133i bk4: 28a 965003i bk5: 28a 965056i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984211
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.225861
Bank_Level_Parallism_Col = 1.218449
Bank_Level_Parallism_Ready = 1.002632
write_to_read_ratio_blp_rw_average = 0.129598
GrpLevelPara = 1.218449 

BW Util details:
bwutil = 0.000394 
total_CMD = 965380 
util_bw = 380 
Wasted_Col = 1391 
Wasted_Row = 0 
Idle = 963609 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 225 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 882 
WTRc_limit_alone = 36 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 965380 
n_nop = 964994 
Read = 312 
Write = 68 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 380 
total_req = 380 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 380 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000394 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000887733
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964959 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004299
n_activity=15792 dram_eff=0.02628
bk0: 64a 965127i bk1: 64a 965127i bk2: 64a 965170i bk3: 64a 965063i bk4: 28a 965022i bk5: 28a 965139i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115531
Bank_Level_Parallism_Col = 1.106011
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.148634
GrpLevelPara = 1.106011 

BW Util details:
bwutil = 0.000430 
total_CMD = 965380 
util_bw = 415 
Wasted_Col = 1420 
Wasted_Row = 0 
Idle = 963545 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 131 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 829 
WTRc_limit_alone = 29 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 965380 
n_nop = 964959 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000704386
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964983 n_act=6 n_pre=0 n_ref_event=0 n_req=391 n_rd=312 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.000405
n_activity=15391 dram_eff=0.0254
bk0: 64a 965072i bk1: 64a 965093i bk2: 64a 965135i bk3: 64a 965126i bk4: 28a 965168i bk5: 28a 965128i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221178
Bank_Level_Parallism_Col = 1.206030
Bank_Level_Parallism_Ready = 1.002558
write_to_read_ratio_blp_rw_average = 0.084171
GrpLevelPara = 1.206030 

BW Util details:
bwutil = 0.000405 
total_CMD = 965380 
util_bw = 391 
Wasted_Col = 1205 
Wasted_Row = 0 
Idle = 963784 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 855 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 965380 
n_nop = 964983 
Read = 312 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000845263
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964974 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0004143
n_activity=16881 dram_eff=0.0237
bk0: 64a 965155i bk1: 64a 965112i bk2: 64a 965193i bk3: 64a 965226i bk4: 28a 965090i bk5: 28a 965152i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118774
Bank_Level_Parallism_Col = 1.107623
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.139654
GrpLevelPara = 1.107623 

BW Util details:
bwutil = 0.000414 
total_CMD = 965380 
util_bw = 400 
Wasted_Col = 1166 
Wasted_Row = 0 
Idle = 963814 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 109 
CCDLc_limit = 609 
rwq = 0 
CCDLc_limit_alone = 609 
WTRc_limit_alone = 0 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 965380 
n_nop = 964974 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000464066
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964972 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004164
n_activity=15278 dram_eff=0.02631
bk0: 64a 965074i bk1: 64a 965022i bk2: 64a 965181i bk3: 64a 965065i bk4: 28a 965017i bk5: 28a 965108i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134153
Bank_Level_Parallism_Col = 1.133984
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.126283
GrpLevelPara = 1.133984 

BW Util details:
bwutil = 0.000416 
total_CMD = 965380 
util_bw = 402 
Wasted_Col = 1551 
Wasted_Row = 0 
Idle = 963427 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 135 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 32 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 965380 
n_nop = 964972 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000884626
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964394 n_act=6 n_pre=0 n_ref_event=0 n_req=980 n_rd=312 n_rd_L2_A=0 n_write=668 n_wr_bk=0 bw_util=0.001015
n_activity=25029 dram_eff=0.03915
bk0: 64a 965116i bk1: 64a 965056i bk2: 64a 964991i bk3: 64a 965005i bk4: 28a 957626i bk5: 28a 965028i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993878
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036133
Bank_Level_Parallism_Col = 1.034260
Bank_Level_Parallism_Ready = 1.002041
write_to_read_ratio_blp_rw_average = 0.835005
GrpLevelPara = 1.034260 

BW Util details:
bwutil = 0.001015 
total_CMD = 965380 
util_bw = 980 
Wasted_Col = 9094 
Wasted_Row = 0 
Idle = 955306 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 135 
RTWc_limit = 276 
CCDLc_limit = 8398 
rwq = 0 
CCDLc_limit_alone = 8388 
WTRc_limit_alone = 125 
RTWc_limit_alone = 276 

Commands details: 
total_CMD = 965380 
n_nop = 964394 
Read = 312 
Write = 668 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 980 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 980 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.257995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257995
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964956 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.000433
n_activity=16544 dram_eff=0.02527
bk0: 64a 965043i bk1: 64a 965038i bk2: 64a 965077i bk3: 64a 965168i bk4: 28a 965099i bk5: 28a 965178i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167131
Bank_Level_Parallism_Col = 1.153545
Bank_Level_Parallism_Ready = 1.004785
write_to_read_ratio_blp_rw_average = 0.089615
GrpLevelPara = 1.152987 

BW Util details:
bwutil = 0.000433 
total_CMD = 965380 
util_bw = 418 
Wasted_Col = 1377 
Wasted_Row = 0 
Idle = 963585 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 93 
RTWc_limit = 29 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 79 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 965380 
n_nop = 964956 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000433 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000933311
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964960 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0004288
n_activity=16162 dram_eff=0.02562
bk0: 64a 965111i bk1: 64a 965060i bk2: 64a 964993i bk3: 64a 965178i bk4: 28a 965108i bk5: 28a 965177i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150891
Bank_Level_Parallism_Col = 1.141262
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.108878
GrpLevelPara = 1.141262 

BW Util details:
bwutil = 0.000429 
total_CMD = 965380 
util_bw = 414 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 963584 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 75 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 37 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 965380 
n_nop = 964960 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000891877
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=965380 n_nop=964982 n_act=6 n_pre=0 n_ref_event=0 n_req=392 n_rd=312 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004061
n_activity=15775 dram_eff=0.02485
bk0: 64a 965178i bk1: 64a 965069i bk2: 64a 965215i bk3: 64a 965111i bk4: 28a 965166i bk5: 28a 965115i bk6: 0a 965380i bk7: 0a 965380i bk8: 0a 965380i bk9: 0a 965380i bk10: 0a 965380i bk11: 0a 965380i bk12: 0a 965380i bk13: 0a 965380i bk14: 0a 965380i bk15: 0a 965380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984694
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185137
Bank_Level_Parallism_Col = 1.173203
Bank_Level_Parallism_Ready = 1.007653
write_to_read_ratio_blp_rw_average = 0.058170
GrpLevelPara = 1.173203 

BW Util details:
bwutil = 0.000406 
total_CMD = 965380 
util_bw = 392 
Wasted_Col = 1142 
Wasted_Row = 0 
Idle = 963846 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 771 
rwq = 0 
CCDLc_limit_alone = 771 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 965380 
n_nop = 964982 
Read = 312 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 392 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 392 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000994427

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 188, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1023, Miss = 186, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1014, Miss = 210, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1025, Miss = 185, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1020, Miss = 213, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1007, Miss = 196, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1024, Miss = 203, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1003, Miss = 210, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1019, Miss = 186, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 202, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1047, Miss = 204, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1008, Miss = 200, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 1010, Miss = 199, Miss_rate = 0.197, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 191, Miss_rate = 0.190, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 1030, Miss = 186, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 999, Miss = 191, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 966, Miss = 207, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 1011, Miss = 204, Miss_rate = 0.202, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 198, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 979, Miss = 193, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 1009, Miss = 206, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 200, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1013, Miss = 201, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 991, Miss = 219, Miss_rate = 0.221, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1574, Miss = 756, Miss_rate = 0.480, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1009, Miss = 200, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 989, Miss = 215, Miss_rate = 0.217, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 966, Miss = 199, Miss_rate = 0.206, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 987, Miss = 208, Miss_rate = 0.211, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 1000, Miss = 198, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 1006, Miss = 191, Miss_rate = 0.190, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 6938
L2_total_cache_miss_rate = 0.2117
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16019
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 165471
Req_Network_injected_packets_per_cycle =       0.1981 
Req_Network_conflicts_per_cycle =       0.0218
Req_Network_conflicts_per_cycle_util =       0.2159
Req_Bank_Level_Parallism =       1.9655
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0425
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0062

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 165471
Reply_Network_injected_packets_per_cycle =        0.1981
Reply_Network_conflicts_per_cycle =        0.0633
Reply_Network_conflicts_per_cycle_util =       0.5825
Reply_Bank_Level_Parallism =       1.8214
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0028
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0248
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 80551 (inst/sec)
gpgpu_simulation_rate = 10341 (cycle/sec)
gpgpu_silicon_slowdown = 116042x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
