<?xml version='1.0' encoding='UTF-8'?>
<Library LVVersion="17008000">
	<Property Name="NI.Lib.HelpPath" Type="Str"></Property>
	<Property Name="NI.Lib.Icon" Type="Bin">&amp;Q#!!!!!!!)!"1!&amp;!!!-!%!!!@````]!!!!"!!%!!!(]!!!*Q(C=\&gt;8"=&gt;MQ%!8143;(8.6"2CVM#WJ",7Q,SN&amp;(N&lt;!NK!7VM#WI"&lt;8A0$%94UZ2$P%E"Y.?G@I%A7=11U&gt;M\7P%FXB^VL\`NHV=@X&lt;^39O0^N(_&lt;8NZOEH@@=^_CM?,3)VK63LD-&gt;8LS%=_]J'0@/1N&lt;XH,7^\SFJ?]Z#5P?=F,HP+5JTTF+5`Z&gt;MB$(P+1)YX*RU2DU$(![)Q3YW.YBG&gt;YBM@8'*\B':\B'2Z&gt;9HC':XC':XD=&amp;M-T0--T0-.DK%USWS(H'2\$2`-U4`-U4`/9-JKH!&gt;JE&lt;?!W#%;UC_WE?:KH?:R']T20]T20]\A=T&gt;-]T&gt;-]T?/7&lt;66[UTQ//9^BIHC+JXC+JXA-(=640-640-6DOCC?YCG)-G%:(#(+4;6$_6)]R?.8&amp;%`R&amp;%`R&amp;)^,WR/K&lt;75?GM=BZUG?Z%G?Z%E?1U4S*%`S*%`S'$;3*XG3*XG3RV320-G40!G3*D6^J-(3D;F4#J,(T\:&lt;=HN+P5FS/S,7ZIWV+7.NNFC&lt;+.&lt;GC0819TX-7!]JVO,(7N29CR6L%7,^=&lt;(1M4#R*IFV][.DX(X?V&amp;6&gt;V&amp;G&gt;V&amp;%&gt;V&amp;\N(L@_Z9\X_TVONVN=L^?Y8#ZR0J`D&gt;$L&amp;]8C-Q_%1_`U_&gt;LP&gt;WWPAG_0NB@$TP@4C`%`KH@[8`A@PRPA=PYZLD8Y!#/7SO!!!!!!</Property>
	<Property Name="NI.Lib.LocalName" Type="Str">Vision Development Module FPGA Basics</Property>
	<Property Name="NI.Lib.OldestLVVersion" Type="Str">8608000</Property>
	<Property Name="NI.Lib.SourceVersion" Type="Int">385908736</Property>
	<Property Name="NI.Lib.Version" Type="Str">17.0.0.0</Property>
	<Property Name="NI.SortType" Type="Int">3</Property>
	<Item Name="IMAQ FPGA Configure Image Transfer from Target.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/IMAQ FPGA Configure Image Transfer from Target.vi"/>
	<Item Name="IMAQ FPGA Configure Image Transfer to Target.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/IMAQ FPGA Configure Image Transfer to Target.vi"/>
	<Item Name="IMAQ FPGA FIFO to Pixel Bus.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/IMAQ FPGA FIFO to Pixel Bus.vi"/>
	<Item Name="IMAQ FPGA Image Transfer from Target.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/IMAQ FPGA Image Transfer from Target.vi"/>
	<Item Name="IMAQ FPGA Image Transfer to Target.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/IMAQ FPGA Image Transfer to Target.vi"/>
	<Item Name="IMAQ FPGA Pixel Bus to FIFO.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/IMAQ FPGA Pixel Bus to FIFO.vi"/>
	<Item Name="IMAQ FPGA Wait for Image Transfer Complete.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/IMAQ FPGA Wait for Image Transfer Complete.vi"/>
	<Item Name="IMAQ FPGA Configure Image Transfer from Target U16.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Configure Image Transfer from Target/IMAQ FPGA Configure Image Transfer from Target U16.vi"/>
	<Item Name="IMAQ FPGA Configure Image Transfer from Target U32.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Configure Image Transfer from Target/IMAQ FPGA Configure Image Transfer from Target U32.vi"/>
	<Item Name="IMAQ FPGA Configure Image Transfer from Target U64.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Configure Image Transfer from Target/IMAQ FPGA Configure Image Transfer from Target U64.vi"/>
	<Item Name="IMAQ FPGA Configure Image Transfer from Target U8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Configure Image Transfer from Target/IMAQ FPGA Configure Image Transfer from Target U8.vi"/>
	<Item Name="Get DMA FIFO from Target Name.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Configure Image Transfer from Target/SubVIs/Get DMA FIFO from Target Name.vi"/>
	<Item Name="IMAQ FPGA Configure Image Transfer to Target U16.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Configure Image Transfer to Target/IMAQ FPGA Configure Image Transfer to Target U16.vi"/>
	<Item Name="IMAQ FPGA Configure Image Transfer to Target U32.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Configure Image Transfer to Target/IMAQ FPGA Configure Image Transfer to Target U32.vi"/>
	<Item Name="IMAQ FPGA Configure Image Transfer to Target U64.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Configure Image Transfer to Target/IMAQ FPGA Configure Image Transfer to Target U64.vi"/>
	<Item Name="IMAQ FPGA Configure Image Transfer to Target U8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Configure Image Transfer to Target/IMAQ FPGA Configure Image Transfer to Target U8.vi"/>
	<Item Name="Get DMA FIFO to Target Name.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Configure Image Transfer to Target/SubVIs/Get DMA FIFO to Target Name.vi"/>
	<Item Name="Set Control Image Size.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Configure Image Transfer to Target/SubVIs/Set Control Image Size.vi"/>
	<Item Name="IMAQ FPGA FIFO to Pixel Bus HSL32x1.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/IMAQ FPGA FIFO to Pixel Bus HSL32x1.vi"/>
	<Item Name="IMAQ FPGA FIFO to Pixel Bus HSL32x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/IMAQ FPGA FIFO to Pixel Bus HSL32x8.vi"/>
	<Item Name="IMAQ FPGA FIFO to Pixel Bus RGB32x1.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/IMAQ FPGA FIFO to Pixel Bus RGB32x1.vi"/>
	<Item Name="IMAQ FPGA FIFO to Pixel Bus RGB32x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/IMAQ FPGA FIFO to Pixel Bus RGB32x8.vi"/>
	<Item Name="IMAQ FPGA FIFO to Pixel Bus U16x1.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/IMAQ FPGA FIFO to Pixel Bus U16x1.vi"/>
	<Item Name="IMAQ FPGA FIFO to Pixel Bus U16x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/IMAQ FPGA FIFO to Pixel Bus U16x8.vi"/>
	<Item Name="IMAQ FPGA FIFO to Pixel Bus U8x1.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/IMAQ FPGA FIFO to Pixel Bus U8x1.vi"/>
	<Item Name="IMAQ FPGA FIFO to Pixel Bus U8x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/IMAQ FPGA FIFO to Pixel Bus U8x8.vi"/>
	<Item Name="Repack Color Array to Color.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/Repack Color Array to Color.vi"/>
	<Item Name="Repack Pixels_FIFO to Pixel Bus HSL32x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/Repack Pixels_FIFO to Pixel Bus HSL32x8.vi"/>
	<Item Name="Repack Pixels_FIFO to Pixel Bus RGB32x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/Repack Pixels_FIFO to Pixel Bus RGB32x8.vi"/>
	<Item Name="Repack Pixels_FIFO to Pixel Bus U16x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/Repack Pixels_FIFO to Pixel Bus U16x8.vi"/>
	<Item Name="Repack Pixels_FIFO to Pixel Bus U8x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/FIFO to Pixel Bus/Repack Pixels_FIFO to Pixel Bus U8x8.vi"/>
	<Item Name="IMAQ FPGA Image Transfer from Target U16.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Image Transfer from Target/IMAQ FPGA Image Transfer from Target U16.vi"/>
	<Item Name="IMAQ FPGA Image Transfer from Target U32.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Image Transfer from Target/IMAQ FPGA Image Transfer from Target U32.vi"/>
	<Item Name="IMAQ FPGA Image Transfer from Target U64.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Image Transfer from Target/IMAQ FPGA Image Transfer from Target U64.vi"/>
	<Item Name="IMAQ FPGA Image Transfer from Target U8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Image Transfer from Target/IMAQ FPGA Image Transfer from Target U8.vi"/>
	<Item Name="IMAQ FPGA Image Transfer to Target U16.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Image Transfer to Target/IMAQ FPGA Image Transfer to Target U16.vi"/>
	<Item Name="IMAQ FPGA Image Transfer to Target U32.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Image Transfer to Target/IMAQ FPGA Image Transfer to Target U32.vi"/>
	<Item Name="IMAQ FPGA Image Transfer to Target U64.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Image Transfer to Target/IMAQ FPGA Image Transfer to Target U64.vi"/>
	<Item Name="IMAQ FPGA Image Transfer to Target U8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Image Transfer to Target/IMAQ FPGA Image Transfer to Target U8.vi"/>
	<Item Name="IMAQ FPGA Pixel Bus to FIFO HSL32x1.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/IMAQ FPGA Pixel Bus to FIFO HSL32x1.vi"/>
	<Item Name="IMAQ FPGA Pixel Bus to FIFO HSL32x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/IMAQ FPGA Pixel Bus to FIFO HSL32x8.vi"/>
	<Item Name="IMAQ FPGA Pixel Bus to FIFO RGB32x1.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/IMAQ FPGA Pixel Bus to FIFO RGB32x1.vi"/>
	<Item Name="IMAQ FPGA Pixel Bus to FIFO RGB32x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/IMAQ FPGA Pixel Bus to FIFO RGB32x8.vi"/>
	<Item Name="IMAQ FPGA Pixel Bus to FIFO U16x1.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/IMAQ FPGA Pixel Bus to FIFO U16x1.vi"/>
	<Item Name="IMAQ FPGA Pixel Bus to FIFO U16x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/IMAQ FPGA Pixel Bus to FIFO U16x8.vi"/>
	<Item Name="IMAQ FPGA Pixel Bus to FIFO U1x1.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/IMAQ FPGA Pixel Bus to FIFO U1x1.vi"/>
	<Item Name="IMAQ FPGA Pixel Bus to FIFO U1x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/IMAQ FPGA Pixel Bus to FIFO U1x8.vi"/>
	<Item Name="IMAQ FPGA Pixel Bus to FIFO U8x1.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/IMAQ FPGA Pixel Bus to FIFO U8x1.vi"/>
	<Item Name="IMAQ FPGA Pixel Bus to FIFO U8x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/IMAQ FPGA Pixel Bus to FIFO U8x8.vi"/>
	<Item Name="Repack Color to Color Array.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/Repack Color to Color Array.vi"/>
	<Item Name="Repack Pixels_Pixel Bus to FIFO HSL32x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/Repack Pixels_Pixel Bus to FIFO HSL32x8.vi"/>
	<Item Name="Repack Pixels_Pixel Bus to FIFO RGB32x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/Repack Pixels_Pixel Bus to FIFO RGB32x8.vi"/>
	<Item Name="Repack Pixels_Pixel Bus to FIFO U16x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/Repack Pixels_Pixel Bus to FIFO U16x8.vi"/>
	<Item Name="Repack Pixels_Pixel Bus to FIFO U1x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/Repack Pixels_Pixel Bus to FIFO U1x8.vi"/>
	<Item Name="Repack Pixels_Pixel Bus to FIFO U8x8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Pixel Bus to FIFO/Repack Pixels_Pixel Bus to FIFO U8x8.vi"/>
	<Item Name="Get Aligned Image Transfer Size.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Shared/Get Aligned Image Transfer Size.vi"/>
	<Item Name="Get Resource Names By Type.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Shared/Get Resource Names By Type.vi"/>
	<Item Name="IMAQ FPGA Data Valid Bool Array to Int.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Shared/IMAQ FPGA Data Valid Bool Array to Int.vi"/>
	<Item Name="IMAQ FPGA Or Data Valid Bool Array.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Shared/IMAQ FPGA Or Data Valid Bool Array.vi"/>
	<Item Name="IMAQ FPGA Wait for Image Transfer Complete U16.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Wait for Image Transfer Complete/IMAQ FPGA Wait for Image Transfer Complete U16.vi"/>
	<Item Name="IMAQ FPGA Wait for Image Transfer Complete U32.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Wait for Image Transfer Complete/IMAQ FPGA Wait for Image Transfer Complete U32.vi"/>
	<Item Name="IMAQ FPGA Wait for Image Transfer Complete U64.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Wait for Image Transfer Complete/IMAQ FPGA Wait for Image Transfer Complete U64.vi"/>
	<Item Name="IMAQ FPGA Wait for Image Transfer Complete U8.vi" Type="VI" URL="/&lt;vilib&gt;/visionFPGA/Basics/Wait for Image Transfer Complete/IMAQ FPGA Wait for Image Transfer Complete U8.vi"/>
</Library>
