WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1276723 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 11 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1276723 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 11 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 21291338 heartbeat IPC: 0.4697 cumulative IPC: 0.2498 (Simulation time: 00 hr 01 min 34 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 20014616 cumulative IPC: 0.2498 (Simulation time: 00 hr 01 min 34 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 20014616 cumulative IPC: 0.2498 (Simulation time: 00 hr 01 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_217B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2498 instructions: 5000000 cycles: 20014616
CPU 0 Branch Prediction Accuracy: 95.29% MPKI: 10.13 Average ROB Occupancy at Mispredict: 48.54
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.112
BRANCH_INDIRECT: 0.001
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0.0024
BRANCH_RETURN: 0.0054

LLC TOTAL        ACCESS:     325284 HIT:     155512 MISS:     169772
LLC LOAD         ACCESS:     195004 HIT:      52269 MISS:     142735
LLC RFO          ACCESS:      45786 HIT:      19804 MISS:      25982
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      83198 HIT:      83194 MISS:          4
LLC TRANSLATION  ACCESS:       1296 HIT:        245 MISS:       1051
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 778.6 cycles
cpu0_DTLB TOTAL        ACCESS:    1093145 HIT:    1038422 MISS:      54723
cpu0_DTLB LOAD         ACCESS:    1093145 HIT:    1038422 MISS:      54723
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.93 cycles
cpu0_ITLB TOTAL        ACCESS:        506 HIT:        486 MISS:         20
cpu0_ITLB LOAD         ACCESS:        506 HIT:        486 MISS:         20
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 176 cycles
cpu0_L1D TOTAL        ACCESS:    1251020 HIT:     561099 MISS:     689921
cpu0_L1D LOAD         ACCESS:     943454 HIT:     388188 MISS:     555266
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     303287 HIT:     171087 MISS:     132200
cpu0_L1D TRANSLATION  ACCESS:       4279 HIT:       1824 MISS:       2455
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 195.7 cycles
cpu0_L1I TOTAL        ACCESS:        601 HIT:        450 MISS:        151
cpu0_L1I LOAD         ACCESS:        601 HIT:        450 MISS:        151
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 307.6 cycles
cpu0_L2C TOTAL        ACCESS:     403261 HIT:     161169 MISS:     242092
cpu0_L2C LOAD         ACCESS:     244815 HIT:      49811 MISS:     195004
cpu0_L2C RFO          ACCESS:      51417 HIT:       5630 MISS:      45787
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     104687 HIT:     104682 MISS:          5
cpu0_L2C TRANSLATION  ACCESS:       2342 HIT:       1046 MISS:       1296
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 566.7 cycles
cpu0_STLB TOTAL        ACCESS:      34827 HIT:      30538 MISS:       4289
cpu0_STLB LOAD         ACCESS:      34827 HIT:      30538 MISS:       4289
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 481.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      45343
  ROW_BUFFER_MISS:     124353
 AVG DBUS CONGESTED CYCLE: 3.944
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3596
  FULL:      56143
