
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
set DESIGN "BISG_TOP"
BISG_TOP
set PERIOD 5
5
read_file -format verilog ../netlist/BISG_TOP.v
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/slow.db'
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/fast.db'
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/typical.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'typical'
  Loading link library 'gtech'
Loading verilog file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP.v
Warning:  /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP.v:76: the undeclared symbol 'test_so1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP.v:77: the undeclared symbol 'test_so2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP.v:78: the undeclared symbol 'test_so3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP.v:79: the undeclared symbol 'test_so4' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP.v:80: the undeclared symbol 'test_so5' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP.v:81: the undeclared symbol 'test_so6' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP.v:82: the undeclared symbol 'test_so7' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP.v:83: the undeclared symbol 'test_so8' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP.db:BISG_TOP'
Loaded 1 design.
Current design is 'BISG_TOP'.
BISG_TOP
#read_file -format verilog ../netlist/b22_dft.v
read_file -format verilog ../netlist/b12_dft.v
Loading verilog file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/b12_dft.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/b12_dft.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/b12.db:b12'
Loaded 1 design.
Current design is 'b12'.
b12
read_file -format verilog ../netlist/MISR_syn.v
Loading verilog file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/MISR_syn.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/MISR_syn.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/MISR.db:MISR'
Loaded 1 design.
Current design is 'MISR'.
MISR
read_file -format verilog ../netlist/lfsr_syn.v
Loading verilog file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/lfsr_syn.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/lfsr_syn.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/lfsr.db:lfsr'
Loaded 1 design.
Current design is 'lfsr'.
lfsr
read_file -format verilog ../netlist/comp_syn.v
Loading verilog file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/comp_syn.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/comp_syn.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/comp_DW01_add_0.db:comp_DW01_add_0'
Loaded 4 designs.
Current design is 'comp_DW01_add_0'.
comp_DW01_add_0 comp_DW01_sub_0 comp_DW01_inc_0 comp
###control_syn.v already include control fast and slow_syn.v
read_file -format verilog ../netlist/control_syn.v
Loading verilog file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/control_syn.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/control_syn.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/control_slow_DW01_inc_0_DW01_inc_1.db:control_slow_DW01_inc_0_DW01_inc_1'
Loaded 5 designs.
Current design is 'control_slow_DW01_inc_0_DW01_inc_1'.
control_slow_DW01_inc_0_DW01_inc_1 control_slow_DW01_inc_1_DW01_inc_2 control_slow control_fast control
##clock_syn.v already include base、div2、timesR_syn.v
read_file -format verilog ../netlist/clock_syn.v
Loading verilog file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/clock_syn.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/clock_syn.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/base.db:base'
Loaded 4 designs.
Current design is 'base'.
base div2 timesR clock
read_file -format verilog ../netlist/clk_select_syn.v
Loading verilog file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/clk_select_syn.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/clk_select_syn.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/clk_select.db:clk_select'
Loaded 1 design.
Current design is 'clk_select'.
clk_select
current_design [get_designs $DESIGN]
Current design is 'BISG_TOP'.
{BISG_TOP}
set_operating_conditions -min fast -max slow
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
1
#set_dont_touch_network [get_ports *input ports name*]
## To avoid high fanout net warning (TIM-134)
set high_fanout_net_threshold 1
1
set high_fanout_net_pin_capacitance 0.001
0.001
set_dont_touch {"b12"}
1
set_dont_touch {"lfsr*"}
1
set_dont_touch {"MISR*"}
1
set_dont_touch {"control*"}
1
set_dont_touch {"comp*"}
1
#set_dont_touch {"clock*"}
#set_dont_touch {"clk_select*"}
#set_dont_touch {"u0"}
#set_dont_touch {"u1"}
#set_dont_touch {"u2"}
#set_dont_touch {"s0"}
#set_dont_touch {"s1"}
#set_dont_touch {"s2"}
create_clock -period $PERIOD [get_ports clk]
1
#### If clock domain crossing(CDC) occurs
# create_clock -name dc_clk -period $PERIOD [get_ports clk]
# create_clock -name dc_cap_clk -period $PERIOD [get_ports clk]
####
#Output Load for Pads
set_load 0.06553 [all_outputs]
1
####
link

  Linking design 'BISG_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  slow (library)              /home/m108/m108061621/Desktop/TSMC_process/T90/db/slow.db
  fast (library)              /home/m108/m108061621/Desktop/TSMC_process/T90/db/fast.db
  typical (library)           /home/m108/m108061621/Desktop/TSMC_process/T90/db/typical.db

1
check_design
 
****************************************
check_design summary:
Version:     R-2020.09-SP5
Date:        Thu Jul 28 21:52:29 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                    20

Cells                                                              16
    Connected to power or ground (LINT-32)                         13
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                                7
    Unloaded nets (LINT-2)                                          7
--------------------------------------------------------------------------------

Warning: In design 'BISG_TOP', net 'test_so8' driven by pin 'b12_0/test_so8' has no loads. (LINT-2)
Warning: In design 'BISG_TOP', net 'test_so7' driven by pin 'b12_0/test_so7' has no loads. (LINT-2)
Warning: In design 'BISG_TOP', net 'test_so6' driven by pin 'b12_0/test_so6' has no loads. (LINT-2)
Warning: In design 'BISG_TOP', net 'test_so5' driven by pin 'b12_0/test_so5' has no loads. (LINT-2)
Warning: In design 'BISG_TOP', net 'test_so4' driven by pin 'b12_0/test_so4' has no loads. (LINT-2)
Warning: In design 'BISG_TOP', net 'test_so1' driven by pin 'b12_0/test_so1' has no loads. (LINT-2)
Warning: In design 'BISG_TOP', net 'comp_0/SYNOPSYS_UNCONNECTED_1' driven by pin 'comp_0/add_109/SUM[0]' has no loads. (LINT-2)
Warning: In design 'comp', port 'sig[12]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[11]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[10]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[9]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[8]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[7]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[6]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[5]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[4]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[3]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[2]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[1]' is not connected to any nets. (LINT-28)
Warning: In design 'comp', port 'sig[0]' is not connected to any nets. (LINT-28)
Warning: In design 'comp_DW01_add_0', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'comp_DW01_add_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'comp_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'comp_DW01_add_0', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'comp_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'comp_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'comp_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'BISG_TOP', a pin on submodule 'MISR_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sc_out[10]' is connected to logic 1. 
Warning: In design 'BISG_TOP', a pin on submodule 'MISR_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sc_out[7]' is connected to logic 1. 
Warning: In design 'BISG_TOP', a pin on submodule 'MISR_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sc_out[6]' is connected to logic 1. 
Warning: In design 'BISG_TOP', a pin on submodule 'MISR_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sc_out[5]' is connected to logic 1. 
Warning: In design 'BISG_TOP', a pin on submodule 'MISR_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sc_out[4]' is connected to logic 1. 
Warning: In design 'BISG_TOP', a pin on submodule 'MISR_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sc_out[3]' is connected to logic 1. 
Warning: In design 'BISG_TOP', a pin on submodule 'MISR_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sc_out[2]' is connected to logic 1. 
Warning: In design 'BISG_TOP', a pin on submodule 'MISR_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sc_out[1]' is connected to logic 1. 
Warning: In design 'BISG_TOP', a pin on submodule 'MISR_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sc_out[0]' is connected to logic 1. 
Warning: In design 'comp', a pin on submodule 'add_109' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'comp', a pin on submodule 'add_109' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'comp', a pin on submodule 'add_109' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'comp', a pin on submodule 'sub_105' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'BISG_TOP', the same net is connected to more than one pin on submodule 'b12_0'. (LINT-33)
   Net 'digi_out' is connected to pins 'test_si1', 'test_si2'', 'test_si3', 'test_si4', 'test_si5', 'test_si6', 'test_si7', 'test_si8', 'test_si9', 'test_si10', 'test_si11'.
Warning: In design 'BISG_TOP', the same net is connected to more than one pin on submodule 'MISR_0'. (LINT-33)
   Net '*Logic1*' is connected to pins 'sc_out[10]', 'sc_out[7]'', 'sc_out[6]', 'sc_out[5]', 'sc_out[4]', 'sc_out[3]', 'sc_out[2]', 'sc_out[1]', 'sc_out[0]'.
Warning: In design 'comp', the same net is connected to more than one pin on submodule 'add_109'. (LINT-33)
   Net '*Logic0*' is connected to pins 'A[8]', 'B[8]'', 'CI'.
1
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants
1
#set compile_new_boolean_structure
#set_structure false
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 43 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'clk_select'
  Processing 'timesR'
  Processing 'div2'
  Processing 'base'
  Processing 'clock'
  Processing 'BISG_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   10723.7      0.00       0.0       0.0                          
    0:00:04   10723.7      0.00       0.0       0.0                          
    0:00:04   10723.7      0.00       0.0       0.0                          
    0:00:04   10723.7      0.00       0.0       0.0                          
    0:00:04   10723.7      0.00       0.0       0.0                          
    0:00:05    8962.5      0.00       0.0       0.0                          
    0:00:05    8962.5      0.00       0.0       0.0                          
    0:00:05    8962.5      0.00       0.0       0.0                          
    0:00:05    8962.5      0.00       0.0       0.0                          
    0:00:05    8962.5      0.00       0.0       0.0                          
    0:00:05    8962.5      0.00       0.0       0.0                          
    0:00:05    8962.5      0.00       0.0       0.0                          
    0:00:05    8962.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    8962.5      0.00       0.0       0.0                          
    0:00:05    8962.5      0.00       0.0       0.0                          
    0:00:05    8962.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    8962.5      0.00       0.0       0.0                          
    0:00:05    8962.5      0.00       0.0       0.0                          
    0:00:05    8960.4      0.00       0.0       0.0                          
    0:00:05    8960.4      0.00       0.0       0.0                          
    0:00:05    8960.4      0.00       0.0       0.0                          
    0:00:05    8960.4      0.00       0.0       0.0                          
    0:00:05    8960.4      0.00       0.0       0.0                          
    0:00:05    8960.4      0.00       0.0       0.0                          
    0:00:05    8960.4      0.00       0.0       0.0                          
    0:00:05    8960.4      0.00       0.0       0.0                          
    0:00:05    8960.4      0.00       0.0       0.0                          
    0:00:05    8960.4      0.00       0.0       0.0                          
    0:00:05    8960.4      0.00       0.0       0.0                          
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/slow.db'
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/fast.db'
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'BISG_TOP' contains 1592 high-fanout nets. A fanout number of 1 will be used for delay calculations involving these nets. (TIM-134)
     Net 'k[3]': 3 load(s), 1 driver(s)
     Net 'k[2]': 2 load(s), 1 driver(s)
     Net 'k[1]': 4 load(s), 1 driver(s)
     Net 'k[0]': 5 load(s), 1 driver(s)
     Net 'start': 6 load(s), 1 driver(s)
     Net 'pass': 17 load(s), 1 driver(s)
     Net 'net568': 1 load(s), 1 driver(s)
     Net 'net578': 2 load(s), 1 driver(s)
     Net 'b12_0/nl[3]': 3 load(s), 1 driver(s)
     Net 'b12_0/nl[2]': 2 load(s), 1 driver(s)
     Net 'b12_0/nl[1]': 3 load(s), 1 driver(s)
     Net 'b12_0/nl[0]': 3 load(s), 1 driver(s)
     Net 'b12_0/nloss': 2 load(s), 1 driver(s)
     Net 'b12_0/speaker': 2 load(s), 1 driver(s)
     Net 'b12_0/N105': 4 load(s), 1 driver(s)
     Net 'b12_0/N106': 2 load(s), 1 driver(s)
     Net 'b12_0/N107': 8 load(s), 1 driver(s)
     Net 'b12_0/N108': 8 load(s), 1 driver(s)
     Net 'b12_0/N109': 6 load(s), 1 driver(s)
     Net 'b12_0/s': 3 load(s), 1 driver(s)
     Net 'b12_0/play': 4 load(s), 1 driver(s)
     Net 'b12_0/N150': 6 load(s), 1 driver(s)
     Net 'b12_0/N201': 2 load(s), 1 driver(s)
     Net 'b12_0/N202': 1 load(s), 1 driver(s)
     Net 'b12_0/N203': 1 load(s), 1 driver(s)
     Net 'b12_0/count_1_': 2 load(s), 1 driver(s)
     Net 'b12_0/N208': 2 load(s), 1 driver(s)
     Net 'b12_0/N209': 1 load(s), 1 driver(s)
     Net 'b12_0/N210': 1 load(s), 1 driver(s)
     Net 'b12_0/count_5_': 1 load(s), 1 driver(s)
     Net 'b12_0/count_4_': 4 load(s), 1 driver(s)
     Net 'b12_0/count_3_': 3 load(s), 1 driver(s)
     Net 'b12_0/N886': 1 load(s), 1 driver(s)
     Net 'b12_0/N887': 1 load(s), 1 driver(s)
     Net 'b12_0/N888': 1 load(s), 1 driver(s)
     Net 'b12_0/N889': 1 load(s), 1 driver(s)
     Net 'b12_0/N890': 1 load(s), 1 driver(s)
     Net 'b12_0/n29': 3 load(s), 1 driver(s)
     Net 'b12_0/n46': 3 load(s), 1 driver(s)
     Net 'b12_0/n65': 12 load(s), 1 driver(s)
     Net 'b12_0/n299': 1 load(s), 1 driver(s)
     Net 'b12_0/n300': 1 load(s), 1 driver(s)
     Net 'b12_0/n301': 1 load(s), 1 driver(s)
     Net 'b12_0/n302': 1 load(s), 1 driver(s)
     Net 'b12_0/n303': 1 load(s), 1 driver(s)
     Net 'b12_0/n304': 1 load(s), 1 driver(s)
     Net 'b12_0/n305': 1 load(s), 1 driver(s)
     Net 'b12_0/n306': 1 load(s), 1 driver(s)
     Net 'b12_0/n307': 1 load(s), 1 driver(s)
     Net 'b12_0/n308': 1 load(s), 1 driver(s)
     Net 'b12_0/n309': 1 load(s), 1 driver(s)
     Net 'b12_0/n310': 1 load(s), 1 driver(s)
     Net 'b12_0/n311': 1 load(s), 1 driver(s)
     Net 'b12_0/n312': 1 load(s), 1 driver(s)
     Net 'b12_0/n313': 1 load(s), 1 driver(s)
     Net 'b12_0/n314': 1 load(s), 1 driver(s)
     Net 'b12_0/n315': 1 load(s), 1 driver(s)
     Net 'b12_0/n316': 1 load(s), 1 driver(s)
     Net 'b12_0/n317': 1 load(s), 1 driver(s)
     Net 'b12_0/n318': 1 load(s), 1 driver(s)
     Net 'b12_0/n319': 1 load(s), 1 driver(s)
     Net 'b12_0/n320': 1 load(s), 1 driver(s)
     Net 'b12_0/n321': 1 load(s), 1 driver(s)
     Net 'b12_0/n322': 1 load(s), 1 driver(s)
     Net 'b12_0/n323': 1 load(s), 1 driver(s)
     Net 'b12_0/n324': 1 load(s), 1 driver(s)
     Net 'b12_0/n325': 1 load(s), 1 driver(s)
     Net 'b12_0/n326': 1 load(s), 1 driver(s)
     Net 'b12_0/n327': 1 load(s), 1 driver(s)
     Net 'b12_0/n328': 1 load(s), 1 driver(s)
     Net 'b12_0/n329': 1 load(s), 1 driver(s)
     Net 'b12_0/n330': 1 load(s), 1 driver(s)
     Net 'b12_0/n331': 1 load(s), 1 driver(s)
     Net 'b12_0/n332': 1 load(s), 1 driver(s)
     Net 'b12_0/n333': 1 load(s), 1 driver(s)
     Net 'b12_0/n334': 1 load(s), 1 driver(s)
     Net 'b12_0/n335': 1 load(s), 1 driver(s)
     Net 'b12_0/n336': 1 load(s), 1 driver(s)
     Net 'b12_0/n337': 1 load(s), 1 driver(s)
     Net 'b12_0/n338': 1 load(s), 1 driver(s)
     Net 'b12_0/n339': 1 load(s), 1 driver(s)
     Net 'b12_0/n340': 1 load(s), 1 driver(s)
     Net 'b12_0/n341': 1 load(s), 1 driver(s)
     Net 'b12_0/n342': 1 load(s), 1 driver(s)
     Net 'b12_0/n343': 1 load(s), 1 driver(s)
     Net 'b12_0/n344': 1 load(s), 1 driver(s)
     Net 'b12_0/n345': 1 load(s), 1 driver(s)
     Net 'b12_0/n346': 1 load(s), 1 driver(s)
     Net 'b12_0/n347': 1 load(s), 1 driver(s)
     Net 'b12_0/n348': 1 load(s), 1 driver(s)
     Net 'b12_0/n349': 1 load(s), 1 driver(s)
     Net 'b12_0/n350': 1 load(s), 1 driver(s)
     Net 'b12_0/n351': 1 load(s), 1 driver(s)
     Net 'b12_0/n352': 1 load(s), 1 driver(s)
     Net 'b12_0/n353': 1 load(s), 1 driver(s)
     Net 'b12_0/n354': 1 load(s), 1 driver(s)
     Net 'b12_0/n355': 1 load(s), 1 driver(s)
     Net 'b12_0/n356': 1 load(s), 1 driver(s)
     Net 'b12_0/n357': 1 load(s), 1 driver(s)
     Net 'b12_0/n358': 1 load(s), 1 driver(s)
     Net 'b12_0/n359': 1 load(s), 1 driver(s)
     Net 'b12_0/n360': 1 load(s), 1 driver(s)
     Net 'b12_0/n361': 1 load(s), 1 driver(s)
     Net 'b12_0/n362': 1 load(s), 1 driver(s)
     Net 'b12_0/n363': 1 load(s), 1 driver(s)
     Net 'b12_0/n364': 1 load(s), 1 driver(s)
     Net 'b12_0/n365': 1 load(s), 1 driver(s)
     Net 'b12_0/n366': 1 load(s), 1 driver(s)
     Net 'b12_0/n367': 1 load(s), 1 driver(s)
     Net 'b12_0/n368': 1 load(s), 1 driver(s)
     Net 'b12_0/n369': 1 load(s), 1 driver(s)
     Net 'b12_0/n370': 1 load(s), 1 driver(s)
     Net 'b12_0/n371': 1 load(s), 1 driver(s)
     Net 'b12_0/n372': 1 load(s), 1 driver(s)
     Net 'b12_0/n373': 1 load(s), 1 driver(s)
     Net 'b12_0/n374': 1 load(s), 1 driver(s)
     Net 'b12_0/n375': 1 load(s), 1 driver(s)
     Net 'b12_0/n376': 1 load(s), 1 driver(s)
     Net 'b12_0/n377': 1 load(s), 1 driver(s)
     Net 'b12_0/n378': 1 load(s), 1 driver(s)
     Net 'b12_0/n379': 1 load(s), 1 driver(s)
     Net 'b12_0/n380': 1 load(s), 1 driver(s)
     Net 'b12_0/n381': 1 load(s), 1 driver(s)
     Net 'b12_0/n382': 1 load(s), 1 driver(s)
     Net 'b12_0/n384': 1 load(s), 1 driver(s)
     Net 'b12_0/n385': 1 load(s), 1 driver(s)
     Net 'b12_0/n386': 1 load(s), 1 driver(s)
     Net 'b12_0/n387': 1 load(s), 1 driver(s)
     Net 'b12_0/n388': 1 load(s), 1 driver(s)
     Net 'b12_0/n389': 1 load(s), 1 driver(s)
     Net 'b12_0/n390': 1 load(s), 1 driver(s)
     Net 'b12_0/n391': 1 load(s), 1 driver(s)
     Net 'b12_0/n393': 1 load(s), 1 driver(s)
     Net 'b12_0/n394': 1 load(s), 1 driver(s)
     Net 'b12_0/n396': 1 load(s), 1 driver(s)
     Net 'b12_0/n398': 1 load(s), 1 driver(s)
     Net 'b12_0/n399': 1 load(s), 1 driver(s)
     Net 'b12_0/n400': 1 load(s), 1 driver(s)
     Net 'b12_0/n401': 1 load(s), 1 driver(s)
     Net 'b12_0/n402': 1 load(s), 1 driver(s)
     Net 'b12_0/n404': 1 load(s), 1 driver(s)
     Net 'b12_0/n405': 1 load(s), 1 driver(s)
     Net 'b12_0/n427': 4 load(s), 1 driver(s)
     Net 'b12_0/n428': 5 load(s), 1 driver(s)
     Net 'b12_0/n434': 7 load(s), 1 driver(s)
     Net 'b12_0/n436': 5 load(s), 1 driver(s)
     Net 'b12_0/n438': 3 load(s), 1 driver(s)
     Net 'b12_0/n439': 5 load(s), 1 driver(s)
     Net 'b12_0/n441': 4 load(s), 1 driver(s)
     Net 'b12_0/n442': 4 load(s), 1 driver(s)
     Net 'b12_0/n11': 1 load(s), 1 driver(s)
     Net 'b12_0/n12': 3 load(s), 1 driver(s)
     Net 'b12_0/n13': 3 load(s), 1 driver(s)
     Net 'b12_0/n14': 2 load(s), 1 driver(s)
     Net 'b12_0/n15': 4 load(s), 1 driver(s)
     Net 'b12_0/n16': 4 load(s), 1 driver(s)
     Net 'b12_0/n17': 5 load(s), 1 driver(s)
     Net 'b12_0/n18': 1 load(s), 1 driver(s)
     Net 'b12_0/n19': 3 load(s), 1 driver(s)
     Net 'b12_0/n20': 3 load(s), 1 driver(s)
     Net 'b12_0/n21': 1 load(s), 1 driver(s)
     Net 'b12_0/n22': 1 load(s), 1 driver(s)
     Net 'b12_0/n23': 4 load(s), 1 driver(s)
     Net 'b12_0/n24': 6 load(s), 1 driver(s)
     Net 'b12_0/n25': 2 load(s), 1 driver(s)
     Net 'b12_0/n26': 3 load(s), 1 driver(s)
     Net 'b12_0/n27': 2 load(s), 1 driver(s)
     Net 'b12_0/n28': 2 load(s), 1 driver(s)
     Net 'b12_0/n30': 3 load(s), 1 driver(s)
     Net 'b12_0/n31': 2 load(s), 1 driver(s)
     Net 'b12_0/n32': 2 load(s), 1 driver(s)
     Net 'b12_0/n33': 3 load(s), 1 driver(s)
     Net 'b12_0/n34': 2 load(s), 1 driver(s)
     Net 'b12_0/n35': 5 load(s), 1 driver(s)
     Net 'b12_0/n36': 1 load(s), 1 driver(s)
     Net 'b12_0/n37': 5 load(s), 1 driver(s)
     Net 'b12_0/n38': 2 load(s), 1 driver(s)
     Net 'b12_0/n39': 4 load(s), 1 driver(s)
     Net 'b12_0/n40': 5 load(s), 1 driver(s)
     Net 'b12_0/n41': 2 load(s), 1 driver(s)
     Net 'b12_0/n42': 8 load(s), 1 driver(s)
     Net 'b12_0/n43': 2 load(s), 1 driver(s)
     Net 'b12_0/n44': 3 load(s), 1 driver(s)
     Net 'b12_0/n45': 2 load(s), 1 driver(s)
     Net 'b12_0/n47': 2 load(s), 1 driver(s)
     Net 'b12_0/n48': 2 load(s), 1 driver(s)
     Net 'b12_0/n49': 2 load(s), 1 driver(s)
     Net 'b12_0/n50': 3 load(s), 1 driver(s)
     Net 'b12_0/n51': 3 load(s), 1 driver(s)
     Net 'b12_0/n52': 2 load(s), 1 driver(s)
     Net 'b12_0/n53': 2 load(s), 1 driver(s)
     Net 'b12_0/n54': 2 load(s), 1 driver(s)
     Net 'b12_0/n55': 2 load(s), 1 driver(s)
     Net 'b12_0/n56': 2 load(s), 1 driver(s)
     Net 'b12_0/n57': 2 load(s), 1 driver(s)
     Net 'b12_0/n58': 2 load(s), 1 driver(s)
     Net 'b12_0/n59': 2 load(s), 1 driver(s)
     Net 'b12_0/n60': 2 load(s), 1 driver(s)
     Net 'b12_0/n61': 2 load(s), 1 driver(s)
     Net 'b12_0/n62': 2 load(s), 1 driver(s)
     Net 'b12_0/n63': 2 load(s), 1 driver(s)
     Net 'b12_0/n66': 2 load(s), 1 driver(s)
     Net 'b12_0/n67': 2 load(s), 1 driver(s)
     Net 'b12_0/n68': 2 load(s), 1 driver(s)
     Net 'b12_0/n69': 2 load(s), 1 driver(s)
     Net 'b12_0/n70': 2 load(s), 1 driver(s)
     Net 'b12_0/n71': 2 load(s), 1 driver(s)
     Net 'b12_0/n72': 2 load(s), 1 driver(s)
     Net 'b12_0/n73': 2 load(s), 1 driver(s)
     Net 'b12_0/n74': 2 load(s), 1 driver(s)
     Net 'b12_0/n75': 2 load(s), 1 driver(s)
     Net 'b12_0/n76': 2 load(s), 1 driver(s)
     Net 'b12_0/n77': 2 load(s), 1 driver(s)
     Net 'b12_0/n78': 2 load(s), 1 driver(s)
     Net 'b12_0/n79': 2 load(s), 1 driver(s)
     Net 'b12_0/n80': 2 load(s), 1 driver(s)
     Net 'b12_0/n81': 2 load(s), 1 driver(s)
     Net 'b12_0/n82': 2 load(s), 1 driver(s)
     Net 'b12_0/n83': 2 load(s), 1 driver(s)
     Net 'b12_0/n84': 2 load(s), 1 driver(s)
     Net 'b12_0/n85': 2 load(s), 1 driver(s)
     Net 'b12_0/n86': 1 load(s), 1 driver(s)
     Net 'b12_0/n87': 2 load(s), 1 driver(s)
     Net 'b12_0/n88': 2 load(s), 1 driver(s)
     Net 'b12_0/n89': 2 load(s), 1 driver(s)
     Net 'b12_0/n90': 2 load(s), 1 driver(s)
     Net 'b12_0/n91': 2 load(s), 1 driver(s)
     Net 'b12_0/n92': 2 load(s), 1 driver(s)
     Net 'b12_0/n93': 2 load(s), 1 driver(s)
     Net 'b12_0/n94': 2 load(s), 1 driver(s)
     Net 'b12_0/n95': 2 load(s), 1 driver(s)
     Net 'b12_0/n96': 2 load(s), 1 driver(s)
     Net 'b12_0/n97': 2 load(s), 1 driver(s)
     Net 'b12_0/n98': 2 load(s), 1 driver(s)
     Net 'b12_0/n99': 2 load(s), 1 driver(s)
     Net 'b12_0/n100': 2 load(s), 1 driver(s)
     Net 'b12_0/n101': 2 load(s), 1 driver(s)
     Net 'b12_0/n102': 2 load(s), 1 driver(s)
     Net 'b12_0/n103': 7 load(s), 1 driver(s)
     Net 'b12_0/n104': 5 load(s), 1 driver(s)
     Net 'b12_0/n105': 3 load(s), 1 driver(s)
     Net 'b12_0/n106': 3 load(s), 1 driver(s)
     Net 'b12_0/n107': 2 load(s), 1 driver(s)
     Net 'b12_0/n108': 2 load(s), 1 driver(s)
     Net 'b12_0/n109': 3 load(s), 1 driver(s)
     Net 'b12_0/n110': 3 load(s), 1 driver(s)
     Net 'b12_0/n112': 3 load(s), 1 driver(s)
     Net 'b12_0/n113': 5 load(s), 1 driver(s)
     Net 'b12_0/n114': 5 load(s), 1 driver(s)
     Net 'b12_0/n115': 5 load(s), 1 driver(s)
     Net 'b12_0/n116': 9 load(s), 1 driver(s)
     Net 'b12_0/n117': 5 load(s), 1 driver(s)
     Net 'b12_0/n118': 5 load(s), 1 driver(s)
     Net 'b12_0/n119': 6 load(s), 1 driver(s)
     Net 'b12_0/n120': 1 load(s), 1 driver(s)
     Net 'b12_0/n121': 5 load(s), 1 driver(s)
     Net 'b12_0/n122': 3 load(s), 1 driver(s)
     Net 'b12_0/n123': 5 load(s), 1 driver(s)
     Net 'b12_0/n124': 3 load(s), 1 driver(s)
     Net 'b12_0/n125': 2 load(s), 1 driver(s)
     Net 'b12_0/n126': 3 load(s), 1 driver(s)
     Net 'b12_0/n127': 2 load(s), 1 driver(s)
     Net 'b12_0/n128': 2 load(s), 1 driver(s)
     Net 'b12_0/n130': 2 load(s), 1 driver(s)
     Net 'b12_0/n131': 1 load(s), 1 driver(s)
     Net 'b12_0/n132': 4 load(s), 1 driver(s)
     Net 'b12_0/n133': 3 load(s), 1 driver(s)
     Net 'b12_0/n134': 4 load(s), 1 driver(s)
     Net 'b12_0/n135': 7 load(s), 1 driver(s)
     Net 'b12_0/n136': 5 load(s), 1 driver(s)
     Net 'b12_0/n137': 3 load(s), 1 driver(s)
     Net 'b12_0/n138': 3 load(s), 1 driver(s)
     Net 'b12_0/n139': 8 load(s), 1 driver(s)
     Net 'b12_0/n140': 1 load(s), 1 driver(s)
     Net 'b12_0/n141': 1 load(s), 1 driver(s)
     Net 'b12_0/n142': 4 load(s), 1 driver(s)
     Net 'b12_0/n143': 2 load(s), 1 driver(s)
     Net 'b12_0/n144': 4 load(s), 1 driver(s)
     Net 'b12_0/n145': 5 load(s), 1 driver(s)
     Net 'b12_0/n146': 8 load(s), 1 driver(s)
     Net 'b12_0/n147': 1 load(s), 1 driver(s)
     Net 'b12_0/n148': 3 load(s), 1 driver(s)
     Net 'b12_0/n149': 2 load(s), 1 driver(s)
     Net 'b12_0/n150': 1 load(s), 1 driver(s)
     Net 'b12_0/n151': 2 load(s), 1 driver(s)
     Net 'b12_0/n152': 4 load(s), 1 driver(s)
     Net 'b12_0/n153': 1 load(s), 1 driver(s)
     Net 'b12_0/n154': 1 load(s), 1 driver(s)
     Net 'b12_0/n155': 4 load(s), 1 driver(s)
     Net 'b12_0/n156': 3 load(s), 1 driver(s)
     Net 'b12_0/n157': 3 load(s), 1 driver(s)
     Net 'b12_0/n158': 1 load(s), 1 driver(s)
     Net 'b12_0/n159': 1 load(s), 1 driver(s)
     Net 'b12_0/n160': 2 load(s), 1 driver(s)
     Net 'b12_0/n161': 2 load(s), 1 driver(s)
     Net 'b12_0/n162': 3 load(s), 1 driver(s)
     Net 'b12_0/n163': 1 load(s), 1 driver(s)
     Net 'b12_0/n164': 3 load(s), 1 driver(s)
     Net 'b12_0/n165': 4 load(s), 1 driver(s)
     Net 'b12_0/n166': 4 load(s), 1 driver(s)
     Net 'b12_0/n167': 1 load(s), 1 driver(s)
     Net 'b12_0/n168': 2 load(s), 1 driver(s)
     Net 'b12_0/n169': 1 load(s), 1 driver(s)
     Net 'b12_0/n170': 2 load(s), 1 driver(s)
     Net 'b12_0/n171': 1 load(s), 1 driver(s)
     Net 'b12_0/n172': 4 load(s), 1 driver(s)
     Net 'b12_0/n173': 7 load(s), 1 driver(s)
     Net 'b12_0/n174': 5 load(s), 1 driver(s)
     Net 'b12_0/n175': 1 load(s), 1 driver(s)
     Net 'b12_0/n176': 3 load(s), 1 driver(s)
     Net 'b12_0/n177': 4 load(s), 1 driver(s)
     Net 'b12_0/n178': 1 load(s), 1 driver(s)
     Net 'b12_0/n179': 2 load(s), 1 driver(s)
     Net 'b12_0/n180': 1 load(s), 1 driver(s)
     Net 'b12_0/n181': 2 load(s), 1 driver(s)
     Net 'b12_0/n182': 2 load(s), 1 driver(s)
     Net 'b12_0/n183': 3 load(s), 1 driver(s)
     Net 'b12_0/n184': 1 load(s), 1 driver(s)
     Net 'b12_0/n185': 1 load(s), 1 driver(s)
     Net 'b12_0/n186': 2 load(s), 1 driver(s)
     Net 'b12_0/n187': 4 load(s), 1 driver(s)
     Net 'b12_0/n188': 6 load(s), 1 driver(s)
     Net 'b12_0/n189': 1 load(s), 1 driver(s)
     Net 'b12_0/n190': 1 load(s), 1 driver(s)
     Net 'b12_0/n191': 1 load(s), 1 driver(s)
     Net 'b12_0/n192': 3 load(s), 1 driver(s)
     Net 'b12_0/n193': 2 load(s), 1 driver(s)
     Net 'b12_0/n194': 1 load(s), 1 driver(s)
     Net 'b12_0/n195': 1 load(s), 1 driver(s)
     Net 'b12_0/n196': 1 load(s), 1 driver(s)
     Net 'b12_0/n197': 1 load(s), 1 driver(s)
     Net 'b12_0/n198': 6 load(s), 1 driver(s)
     Net 'b12_0/n199': 2 load(s), 1 driver(s)
     Net 'b12_0/n200': 4 load(s), 1 driver(s)
     Net 'b12_0/n201': 3 load(s), 1 driver(s)
     Net 'b12_0/n202': 4 load(s), 1 driver(s)
     Net 'b12_0/n203': 3 load(s), 1 driver(s)
     Net 'b12_0/n204': 4 load(s), 1 driver(s)
     Net 'b12_0/n205': 1 load(s), 1 driver(s)
     Net 'b12_0/n206': 5 load(s), 1 driver(s)
     Net 'b12_0/n207': 2 load(s), 1 driver(s)
     Net 'b12_0/n208': 1 load(s), 1 driver(s)
     Net 'b12_0/n209': 1 load(s), 1 driver(s)
     Net 'b12_0/n210': 1 load(s), 1 driver(s)
     Net 'b12_0/n211': 6 load(s), 1 driver(s)
     Net 'b12_0/n212': 5 load(s), 1 driver(s)
     Net 'b12_0/n213': 2 load(s), 1 driver(s)
     Net 'b12_0/n214': 2 load(s), 1 driver(s)
     Net 'b12_0/n215': 1 load(s), 1 driver(s)
     Net 'b12_0/n216': 2 load(s), 1 driver(s)
     Net 'b12_0/n217': 5 load(s), 1 driver(s)
     Net 'b12_0/n218': 1 load(s), 1 driver(s)
     Net 'b12_0/n219': 2 load(s), 1 driver(s)
     Net 'b12_0/n220': 1 load(s), 1 driver(s)
     Net 'b12_0/n221': 3 load(s), 1 driver(s)
     Net 'b12_0/n222': 2 load(s), 1 driver(s)
     Net 'b12_0/n223': 2 load(s), 1 driver(s)
     Net 'b12_0/n224': 6 load(s), 1 driver(s)
     Net 'b12_0/n225': 5 load(s), 1 driver(s)
     Net 'b12_0/n226': 7 load(s), 1 driver(s)
     Net 'b12_0/n227': 4 load(s), 1 driver(s)
     Net 'b12_0/n228': 4 load(s), 1 driver(s)
     Net 'b12_0/n229': 8 load(s), 1 driver(s)
     Net 'b12_0/n230': 4 load(s), 1 driver(s)
     Net 'b12_0/n231': 4 load(s), 1 driver(s)
     Net 'b12_0/n232': 4 load(s), 1 driver(s)
     Net 'b12_0/n233': 4 load(s), 1 driver(s)
     Net 'b12_0/n234': 4 load(s), 1 driver(s)
     Net 'b12_0/n235': 4 load(s), 1 driver(s)
     Net 'b12_0/n236': 4 load(s), 1 driver(s)
     Net 'b12_0/n237': 4 load(s), 1 driver(s)
     Net 'b12_0/n238': 4 load(s), 1 driver(s)
     Net 'b12_0/n239': 4 load(s), 1 driver(s)
     Net 'b12_0/n240': 4 load(s), 1 driver(s)
     Net 'b12_0/n241': 4 load(s), 1 driver(s)
     Net 'b12_0/n242': 4 load(s), 1 driver(s)
     Net 'b12_0/n243': 4 load(s), 1 driver(s)
     Net 'b12_0/n244': 3 load(s), 1 driver(s)
     Net 'b12_0/n245': 8 load(s), 1 driver(s)
     Net 'b12_0/n246': 3 load(s), 1 driver(s)
     Net 'b12_0/n247': 3 load(s), 1 driver(s)
     Net 'b12_0/n248': 3 load(s), 1 driver(s)
     Net 'b12_0/n249': 3 load(s), 1 driver(s)
     Net 'b12_0/n250': 3 load(s), 1 driver(s)
     Net 'b12_0/n251': 3 load(s), 1 driver(s)
     Net 'b12_0/n252': 3 load(s), 1 driver(s)
     Net 'b12_0/n253': 4 load(s), 1 driver(s)
     Net 'b12_0/n254': 8 load(s), 1 driver(s)
     Net 'b12_0/n255': 4 load(s), 1 driver(s)
     Net 'b12_0/n256': 4 load(s), 1 driver(s)
     Net 'b12_0/n257': 4 load(s), 1 driver(s)
     Net 'b12_0/n258': 4 load(s), 1 driver(s)
     Net 'b12_0/n259': 4 load(s), 1 driver(s)
     Net 'b12_0/n260': 4 load(s), 1 driver(s)
     Net 'b12_0/n261': 4 load(s), 1 driver(s)
     Net 'b12_0/n262': 3 load(s), 1 driver(s)
     Net 'b12_0/n263': 8 load(s), 1 driver(s)
     Net 'b12_0/n264': 6 load(s), 1 driver(s)
     Net 'b12_0/n265': 3 load(s), 1 driver(s)
     Net 'b12_0/n266': 6 load(s), 1 driver(s)
     Net 'b12_0/n267': 3 load(s), 1 driver(s)
     Net 'b12_0/n268': 6 load(s), 1 driver(s)
     Net 'b12_0/n269': 3 load(s), 1 driver(s)
     Net 'b12_0/n270': 6 load(s), 1 driver(s)
     Net 'b12_0/n271': 3 load(s), 1 driver(s)
     Net 'b12_0/n272': 3 load(s), 1 driver(s)
     Net 'b12_0/n273': 3 load(s), 1 driver(s)
     Net 'b12_0/n274': 3 load(s), 1 driver(s)
     Net 'b12_0/n275': 2 load(s), 1 driver(s)
     Net 'b12_0/n276': 1 load(s), 1 driver(s)
     Net 'b12_0/n277': 2 load(s), 1 driver(s)
     Net 'b12_0/n278': 4 load(s), 1 driver(s)
     Net 'b12_0/n279': 1 load(s), 1 driver(s)
     Net 'b12_0/n280': 2 load(s), 1 driver(s)
     Net 'b12_0/n281': 1 load(s), 1 driver(s)
     Net 'b12_0/n282': 2 load(s), 1 driver(s)
     Net 'b12_0/n283': 1 load(s), 1 driver(s)
     Net 'b12_0/n284': 1 load(s), 1 driver(s)
     Net 'b12_0/n285': 5 load(s), 1 driver(s)
     Net 'b12_0/n286': 1 load(s), 1 driver(s)
     Net 'b12_0/n287': 2 load(s), 1 driver(s)
     Net 'b12_0/n288': 1 load(s), 1 driver(s)
     Net 'b12_0/n289': 1 load(s), 1 driver(s)
     Net 'b12_0/n290': 1 load(s), 1 driver(s)
     Net 'b12_0/n291': 1 load(s), 1 driver(s)
     Net 'b12_0/n292': 3 load(s), 1 driver(s)
     Net 'b12_0/n293': 2 load(s), 1 driver(s)
     Net 'b12_0/n294': 2 load(s), 1 driver(s)
     Net 'b12_0/n295': 1 load(s), 1 driver(s)
     Net 'b12_0/n296': 2 load(s), 1 driver(s)
     Net 'b12_0/n297': 3 load(s), 1 driver(s)
     Net 'b12_0/n298': 4 load(s), 1 driver(s)
     Net 'b12_0/n383': 1 load(s), 1 driver(s)
     Net 'b12_0/n392': 1 load(s), 1 driver(s)
     Net 'b12_0/n395': 4 load(s), 1 driver(s)
     Net 'b12_0/n397': 5 load(s), 1 driver(s)
     Net 'b12_0/n403': 1 load(s), 1 driver(s)
     Net 'b12_0/n406': 1 load(s), 1 driver(s)
     Net 'b12_0/n407': 1 load(s), 1 driver(s)
     Net 'b12_0/n408': 1 load(s), 1 driver(s)
     Net 'b12_0/n409': 1 load(s), 1 driver(s)
     Net 'b12_0/n410': 1 load(s), 1 driver(s)
     Net 'b12_0/n411': 2 load(s), 1 driver(s)
     Net 'b12_0/n412': 2 load(s), 1 driver(s)
     Net 'b12_0/n413': 1 load(s), 1 driver(s)
     Net 'b12_0/n414': 2 load(s), 1 driver(s)
     Net 'b12_0/n415': 4 load(s), 1 driver(s)
     Net 'b12_0/n416': 1 load(s), 1 driver(s)
     Net 'b12_0/n417': 1 load(s), 1 driver(s)
     Net 'b12_0/n418': 5 load(s), 1 driver(s)
     Net 'b12_0/n419': 5 load(s), 1 driver(s)
     Net 'b12_0/n421': 2 load(s), 1 driver(s)
     Net 'b12_0/n422': 3 load(s), 1 driver(s)
     Net 'b12_0/n423': 1 load(s), 1 driver(s)
     Net 'b12_0/n424': 1 load(s), 1 driver(s)
     Net 'b12_0/n425': 2 load(s), 1 driver(s)
     Net 'b12_0/n426': 2 load(s), 1 driver(s)
     Net 'b12_0/n429': 3 load(s), 1 driver(s)
     Net 'b12_0/n430': 1 load(s), 1 driver(s)
     Net 'b12_0/n431': 1 load(s), 1 driver(s)
     Net 'b12_0/n432': 2 load(s), 1 driver(s)
     Net 'b12_0/n433': 3 load(s), 1 driver(s)
     Net 'b12_0/n435': 7 load(s), 1 driver(s)
     Net 'b12_0/n437': 5 load(s), 1 driver(s)
     Net 'b12_0/n440': 2 load(s), 1 driver(s)
     Net 'b12_0/n443': 1 load(s), 1 driver(s)
     Net 'b12_0/n444': 2 load(s), 1 driver(s)
     Net 'b12_0/n445': 3 load(s), 1 driver(s)
     Net 'b12_0/n446': 4 load(s), 1 driver(s)
     Net 'b12_0/n447': 6 load(s), 1 driver(s)
     Net 'b12_0/n448': 1 load(s), 1 driver(s)
     Net 'b12_0/n449': 1 load(s), 1 driver(s)
     Net 'b12_0/n450': 1 load(s), 1 driver(s)
     Net 'b12_0/n451': 2 load(s), 1 driver(s)
     Net 'b12_0/n452': 1 load(s), 1 driver(s)
     Net 'b12_0/n453': 1 load(s), 1 driver(s)
     Net 'b12_0/n454': 1 load(s), 1 driver(s)
     Net 'b12_0/n455': 3 load(s), 1 driver(s)
     Net 'b12_0/n456': 6 load(s), 1 driver(s)
     Net 'b12_0/n457': 1 load(s), 1 driver(s)
     Net 'b12_0/n458': 1 load(s), 1 driver(s)
     Net 'b12_0/n459': 1 load(s), 1 driver(s)
     Net 'b12_0/n460': 1 load(s), 1 driver(s)
     Net 'b12_0/n461': 1 load(s), 1 driver(s)
     Net 'b12_0/n462': 6 load(s), 1 driver(s)
     Net 'b12_0/n463': 1 load(s), 1 driver(s)
     Net 'b12_0/n464': 1 load(s), 1 driver(s)
     Net 'b12_0/n465': 1 load(s), 1 driver(s)
     Net 'b12_0/n466': 3 load(s), 1 driver(s)
     Net 'b12_0/n467': 1 load(s), 1 driver(s)
     Net 'b12_0/n468': 1 load(s), 1 driver(s)
     Net 'b12_0/n469': 1 load(s), 1 driver(s)
     Net 'b12_0/n470': 1 load(s), 1 driver(s)
     Net 'b12_0/n471': 1 load(s), 1 driver(s)
     Net 'b12_0/n472': 1 load(s), 1 driver(s)
     Net 'b12_0/n473': 1 load(s), 1 driver(s)
     Net 'b12_0/n474': 1 load(s), 1 driver(s)
     Net 'b12_0/n475': 1 load(s), 1 driver(s)
     Net 'b12_0/n476': 1 load(s), 1 driver(s)
     Net 'b12_0/n477': 1 load(s), 1 driver(s)
     Net 'b12_0/n478': 1 load(s), 1 driver(s)
     Net 'b12_0/n479': 1 load(s), 1 driver(s)
     Net 'b12_0/n480': 1 load(s), 1 driver(s)
     Net 'b12_0/n481': 16 load(s), 1 driver(s)
     Net 'b12_0/n482': 1 load(s), 1 driver(s)
     Net 'b12_0/n483': 1 load(s), 1 driver(s)
     Net 'b12_0/n484': 1 load(s), 1 driver(s)
     Net 'b12_0/n485': 1 load(s), 1 driver(s)
     Net 'b12_0/n486': 1 load(s), 1 driver(s)
     Net 'b12_0/n487': 1 load(s), 1 driver(s)
     Net 'b12_0/n488': 1 load(s), 1 driver(s)
     Net 'b12_0/n489': 1 load(s), 1 driver(s)
     Net 'b12_0/n490': 1 load(s), 1 driver(s)
     Net 'b12_0/n491': 1 load(s), 1 driver(s)
     Net 'b12_0/n492': 1 load(s), 1 driver(s)
     Net 'b12_0/n493': 1 load(s), 1 driver(s)
     Net 'b12_0/n494': 1 load(s), 1 driver(s)
     Net 'b12_0/n495': 1 load(s), 1 driver(s)
     Net 'b12_0/n496': 1 load(s), 1 driver(s)
     Net 'b12_0/n497': 1 load(s), 1 driver(s)
     Net 'b12_0/n498': 1 load(s), 1 driver(s)
     Net 'b12_0/n499': 1 load(s), 1 driver(s)
     Net 'b12_0/n500': 1 load(s), 1 driver(s)
     Net 'b12_0/n501': 1 load(s), 1 driver(s)
     Net 'b12_0/n502': 1 load(s), 1 driver(s)
     Net 'b12_0/n503': 1 load(s), 1 driver(s)
     Net 'b12_0/n504': 1 load(s), 1 driver(s)
     Net 'b12_0/n505': 1 load(s), 1 driver(s)
     Net 'b12_0/n506': 1 load(s), 1 driver(s)
     Net 'b12_0/n507': 1 load(s), 1 driver(s)
     Net 'b12_0/n508': 1 load(s), 1 driver(s)
     Net 'b12_0/n509': 1 load(s), 1 driver(s)
     Net 'b12_0/n510': 1 load(s), 1 driver(s)
     Net 'b12_0/n511': 1 load(s), 1 driver(s)
     Net 'b12_0/n512': 1 load(s), 1 driver(s)
     Net 'b12_0/n513': 1 load(s), 1 driver(s)
     Net 'b12_0/n514': 1 load(s), 1 driver(s)
     Net 'b12_0/n515': 1 load(s), 1 driver(s)
     Net 'b12_0/n516': 1 load(s), 1 driver(s)
     Net 'b12_0/n517': 1 load(s), 1 driver(s)
     Net 'b12_0/n518': 4 load(s), 1 driver(s)
     Net 'b12_0/n519': 1 load(s), 1 driver(s)
     Net 'b12_0/n520': 1 load(s), 1 driver(s)
     Net 'b12_0/n521': 1 load(s), 1 driver(s)
     Net 'b12_0/n522': 1 load(s), 1 driver(s)
     Net 'b12_0/n523': 1 load(s), 1 driver(s)
     Net 'b12_0/n524': 1 load(s), 1 driver(s)
     Net 'b12_0/n525': 1 load(s), 1 driver(s)
     Net 'b12_0/n526': 6 load(s), 1 driver(s)
     Net 'b12_0/n527': 3 load(s), 1 driver(s)
     Net 'b12_0/n528': 1 load(s), 1 driver(s)
     Net 'b12_0/n529': 3 load(s), 1 driver(s)
     Net 'b12_0/n530': 3 load(s), 1 driver(s)
     Net 'b12_0/n537': 1 load(s), 1 driver(s)
     Net 'b12_0/n538': 16 load(s), 1 driver(s)
     Net 'b12_0/n539': 16 load(s), 1 driver(s)
     Net 'b12_0/n540': 16 load(s), 1 driver(s)
     Net 'b12_0/n541': 13 load(s), 1 driver(s)
     Net 'b12_0/n542': 14 load(s), 1 driver(s)
     Net 'b12_0/n543': 20 load(s), 1 driver(s)
     Net 'b12_0/n544': 20 load(s), 1 driver(s)
     Net 'b12_0/n545': 20 load(s), 1 driver(s)
     Net 'b12_0/n546': 20 load(s), 1 driver(s)
     Net 'b12_0/n547': 20 load(s), 1 driver(s)
     Net 'b12_0/n548': 7 load(s), 1 driver(s)
     Net 'b12_0/n549': 22 load(s), 1 driver(s)
     Net 'b12_0/n550': 33 load(s), 1 driver(s)
     Net 'b12_0/n551': 2 load(s), 1 driver(s)
     Net 'b12_0/counter[1]': 4 load(s), 1 driver(s)
     Net 'b12_0/counter[0]': 4 load(s), 1 driver(s)
     Net 'b12_0/sound[2]': 3 load(s), 1 driver(s)
     Net 'b12_0/sound[1]': 6 load(s), 1 driver(s)
     Net 'b12_0/sound[0]': 4 load(s), 1 driver(s)
     Net 'b12_0/num[1]': 2 load(s), 1 driver(s)
     Net 'b12_0/num[0]': 2 load(s), 1 driver(s)
     Net 'b12_0/data_out[1]': 6 load(s), 1 driver(s)
     Net 'b12_0/data_out[0]': 6 load(s), 1 driver(s)
     Net 'b12_0/memory[63]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[62]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[61]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[60]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[59]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[58]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[57]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[56]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[55]': 1 load(s), 1 driver(s)
     Net 'b12_0/memory[54]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[53]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[52]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[51]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[50]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[49]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[48]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[47]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[46]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[45]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[44]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[43]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[42]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[41]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[40]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[39]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[38]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[37]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[36]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[35]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[34]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[33]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[32]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[31]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[30]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[29]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[28]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[27]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[26]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[25]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[24]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[23]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[22]': 1 load(s), 1 driver(s)
     Net 'b12_0/memory[21]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[20]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[19]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[18]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[17]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[16]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[15]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[14]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[13]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[12]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[11]': 2 load(s), 1 driver(s)
     Net 'b12_0/memory[10]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[9]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[8]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[7]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[6]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[5]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[4]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[3]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[2]': 3 load(s), 1 driver(s)
     Net 'b12_0/memory[1]': 3 load(s), 1 driver(s)
     Net 'b12_0/scan[4]': 3 load(s), 1 driver(s)
     Net 'b12_0/scan[2]': 3 load(s), 1 driver(s)
     Net 'b12_0/max[4]': 3 load(s), 1 driver(s)
     Net 'b12_0/max[3]': 7 load(s), 1 driver(s)
     Net 'b12_0/ind[1]': 4 load(s), 1 driver(s)
     Net 'b12_0/ind[0]': 4 load(s), 1 driver(s)
     Net 'b12_0/timebase[5]': 4 load(s), 1 driver(s)
     Net 'b12_0/timebase[4]': 4 load(s), 1 driver(s)
     Net 'b12_0/timebase[3]': 5 load(s), 1 driver(s)
     Net 'b12_0/timebase[2]': 4 load(s), 1 driver(s)
     Net 'b12_0/timebase[1]': 6 load(s), 1 driver(s)
     Net 'b12_0/gamma[4]': 7 load(s), 1 driver(s)
     Net 'b12_0/gamma[3]': 6 load(s), 1 driver(s)
     Net 'b12_0/gamma[2]': 5 load(s), 1 driver(s)
     Net 'b12_0/gamma[0]': 5 load(s), 1 driver(s)
     Net 'lfsr_0/digi_out': 13 load(s), 1 driver(s)
     Net 'lfsr_0/next_shift_reg_0_': 1 load(s), 1 driver(s)
     Net 'lfsr_0/n1': 1 load(s), 1 driver(s)
     Net 'lfsr_0/n2': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[15]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[14]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[13]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[12]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[11]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[10]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[9]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[8]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[7]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[6]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[5]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[4]': 2 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[3]': 1 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[2]': 2 load(s), 1 driver(s)
     Net 'lfsr_0/shift_reg[1]': 2 load(s), 1 driver(s)
     Net 'MISR_0/sc_out[9]': 4 load(s), 1 driver(s)
     Net 'MISR_0/sc_out[8]': 3 load(s), 1 driver(s)
     Net 'MISR_0/sc_out[0]': 9 load(s), 1 driver(s)
     Net 'MISR_0/sig[12]': 3 load(s), 1 driver(s)
     Net 'MISR_0/sig[11]': 2 load(s), 1 driver(s)
     Net 'MISR_0/sig[10]': 2 load(s), 1 driver(s)
     Net 'MISR_0/sig[9]': 3 load(s), 1 driver(s)
     Net 'MISR_0/sig[8]': 3 load(s), 1 driver(s)
     Net 'MISR_0/sig[7]': 3 load(s), 1 driver(s)
     Net 'MISR_0/sig[6]': 3 load(s), 1 driver(s)
     Net 'MISR_0/sig[5]': 3 load(s), 1 driver(s)
     Net 'MISR_0/sig[4]': 3 load(s), 1 driver(s)
     Net 'MISR_0/sig[3]': 3 load(s), 1 driver(s)
     Net 'MISR_0/sig[2]': 3 load(s), 1 driver(s)
     Net 'MISR_0/sig[1]': 3 load(s), 1 driver(s)
     Net 'MISR_0/sig[0]': 3 load(s), 1 driver(s)
     Net 'MISR_0/test_se': 125 load(s), 1 driver(s)
     Net 'MISR_0/n1': 2 load(s), 1 driver(s)
     Net 'MISR_0/n2': 2 load(s), 1 driver(s)
     Net 'MISR_0/n3': 24 load(s), 1 driver(s)
     Net 'MISR_0/n4': 1 load(s), 1 driver(s)
     Net 'MISR_0/n5': 1 load(s), 1 driver(s)
     Net 'MISR_0/n6': 1 load(s), 1 driver(s)
     Net 'MISR_0/n7': 1 load(s), 1 driver(s)
     Net 'MISR_0/n8': 1 load(s), 1 driver(s)
     Net 'MISR_0/n9': 1 load(s), 1 driver(s)
     Net 'MISR_0/n10': 1 load(s), 1 driver(s)
     Net 'MISR_0/n11': 1 load(s), 1 driver(s)
     Net 'MISR_0/n12': 1 load(s), 1 driver(s)
     Net 'MISR_0/n13': 1 load(s), 1 driver(s)
     Net 'MISR_0/n14': 1 load(s), 1 driver(s)
     Net 'MISR_0/n15': 1 load(s), 1 driver(s)
     Net 'MISR_0/n16': 1 load(s), 1 driver(s)
     Net 'MISR_0/n17': 1 load(s), 1 driver(s)
     Net 'MISR_0/n18': 1 load(s), 1 driver(s)
     Net 'MISR_0/n19': 1 load(s), 1 driver(s)
     Net 'MISR_0/n20': 1 load(s), 1 driver(s)
     Net 'MISR_0/n21': 1 load(s), 1 driver(s)
     Net 'MISR_0/n22': 1 load(s), 1 driver(s)
     Net 'MISR_0/n23': 1 load(s), 1 driver(s)
     Net 'MISR_0/n24': 1 load(s), 1 driver(s)
     Net 'MISR_0/n25': 1 load(s), 1 driver(s)
     Net 'MISR_0/n26': 1 load(s), 1 driver(s)
     Net 'MISR_0/n27': 1 load(s), 1 driver(s)
     Net 'MISR_0/n28': 1 load(s), 1 driver(s)
     Net 'control_0/TCK': 122 load(s), 1 driver(s)
     Net 'control_0/TCK_buf1': 1 load(s), 1 driver(s)
     Net 'control_0/TCK_buf2': 1 load(s), 1 driver(s)
     Net 'control_0/TCK_buf3': 1 load(s), 1 driver(s)
     Net 'control_0/TCK_buf4': 1 load(s), 1 driver(s)
     Net 'control_0/TCK_buf5': 2 load(s), 1 driver(s)
     Net 'control_0/n1': 1 load(s), 1 driver(s)
     Net 'comp_0/over': 1 load(s), 1 driver(s)
     Net 'comp_0/N13': 3 load(s), 1 driver(s)
     Net 'comp_0/N22': 2 load(s), 1 driver(s)
     Net 'comp_0/N26': 3 load(s), 1 driver(s)
     Net 'comp_0/N27': 1 load(s), 1 driver(s)
     Net 'comp_0/N28': 1 load(s), 1 driver(s)
     Net 'comp_0/N29': 1 load(s), 1 driver(s)
     Net 'comp_0/N30': 1 load(s), 1 driver(s)
     Net 'comp_0/N31': 1 load(s), 1 driver(s)
     Net 'comp_0/N32': 1 load(s), 1 driver(s)
     Net 'comp_0/N33': 1 load(s), 1 driver(s)
     Net 'comp_0/n220': 2 load(s), 1 driver(s)
     Net 'comp_0/n260': 1 load(s), 1 driver(s)
     Net 'comp_0/n270': 8 load(s), 1 driver(s)
     Net 'comp_0/n280': 8 load(s), 1 driver(s)
     Net 'comp_0/n290': 1 load(s), 1 driver(s)
     Net 'comp_0/n300': 1 load(s), 1 driver(s)
     Net 'comp_0/n310': 1 load(s), 1 driver(s)
     Net 'comp_0/n320': 1 load(s), 1 driver(s)
     Net 'comp_0/n330': 1 load(s), 1 driver(s)
     Net 'comp_0/n340': 1 load(s), 1 driver(s)
     Net 'comp_0/n350': 1 load(s), 1 driver(s)
     Net 'comp_0/n360': 2 load(s), 1 driver(s)
     Net 'comp_0/n370': 1 load(s), 1 driver(s)
     Net 'comp_0/n380': 2 load(s), 1 driver(s)
     Net 'comp_0/n390': 2 load(s), 1 driver(s)
     Net 'comp_0/n400': 1 load(s), 1 driver(s)
     Net 'comp_0/n410': 2 load(s), 1 driver(s)
     Net 'comp_0/n42': 1 load(s), 1 driver(s)
     Net 'comp_0/n43': 2 load(s), 1 driver(s)
     Net 'comp_0/n44': 2 load(s), 1 driver(s)
     Net 'comp_0/n45': 1 load(s), 1 driver(s)
     Net 'comp_0/n46': 2 load(s), 1 driver(s)
     Net 'comp_0/n47': 1 load(s), 1 driver(s)
     Net 'comp_0/n48': 2 load(s), 1 driver(s)
     Net 'comp_0/n49': 1 load(s), 1 driver(s)
     Net 'comp_0/n50': 2 load(s), 1 driver(s)
     Net 'comp_0/n51': 2 load(s), 1 driver(s)
     Net 'comp_0/n52': 1 load(s), 1 driver(s)
     Net 'comp_0/n53': 2 load(s), 1 driver(s)
     Net 'comp_0/n54': 1 load(s), 1 driver(s)
     Net 'comp_0/n55': 2 load(s), 1 driver(s)
     Net 'comp_0/n58': 1 load(s), 1 driver(s)
     Net 'comp_0/n60': 1 load(s), 1 driver(s)
     Net 'comp_0/n61': 1 load(s), 1 driver(s)
     Net 'comp_0/n63': 1 load(s), 1 driver(s)
     Net 'comp_0/n65': 1 load(s), 1 driver(s)
     Net 'comp_0/n67': 1 load(s), 1 driver(s)
     Net 'comp_0/n68': 1 load(s), 1 driver(s)
     Net 'comp_0/n70': 1 load(s), 1 driver(s)
     Net 'comp_0/n72': 1 load(s), 1 driver(s)
     Net 'comp_0/n74': 1 load(s), 1 driver(s)
     Net 'comp_0/n75': 1 load(s), 1 driver(s)
     Net 'comp_0/n77': 1 load(s), 1 driver(s)
     Net 'comp_0/n78': 8 load(s), 1 driver(s)
     Net 'comp_0/n79': 8 load(s), 1 driver(s)
     Net 'comp_0/n80': 1 load(s), 1 driver(s)
     Net 'comp_0/n82': 1 load(s), 1 driver(s)
     Net 'comp_0/n84': 1 load(s), 1 driver(s)
     Net 'comp_0/n85': 1 load(s), 1 driver(s)
     Net 'comp_0/n86': 1 load(s), 1 driver(s)
     Net 'comp_0/n87': 1 load(s), 1 driver(s)
     Net 'comp_0/n88': 1 load(s), 1 driver(s)
     Net 'comp_0/n89': 1 load(s), 1 driver(s)
     Net 'comp_0/n90': 1 load(s), 1 driver(s)
     Net 'comp_0/n91': 1 load(s), 1 driver(s)
     Net 'comp_0/n92': 1 load(s), 1 driver(s)
     Net 'comp_0/n94': 1 load(s), 1 driver(s)
     Net 'comp_0/n95': 1 load(s), 1 driver(s)
     Net 'comp_0/n96': 3 load(s), 1 driver(s)
     Net 'comp_0/n97': 3 load(s), 1 driver(s)
     Net 'comp_0/n98': 3 load(s), 1 driver(s)
     Net 'comp_0/n99': 3 load(s), 1 driver(s)
     Net 'comp_0/n100': 3 load(s), 1 driver(s)
     Net 'comp_0/n101': 1 load(s), 1 driver(s)
     Net 'comp_0/n102': 1 load(s), 1 driver(s)
     Net 'comp_0/n103': 1 load(s), 1 driver(s)
     Net 'comp_0/n104': 1 load(s), 1 driver(s)
     Net 'comp_0/n105': 1 load(s), 1 driver(s)
     Net 'comp_0/n106': 2 load(s), 1 driver(s)
     Net 'comp_0/n107': 2 load(s), 1 driver(s)
     Net 'comp_0/n108': 1 load(s), 1 driver(s)
     Net 'comp_0/n109': 1 load(s), 1 driver(s)
     Net 'comp_0/n110': 1 load(s), 1 driver(s)
     Net 'comp_0/n111': 1 load(s), 1 driver(s)
     Net 'comp_0/n112': 1 load(s), 1 driver(s)
     Net 'comp_0/n113': 1 load(s), 1 driver(s)
     Net 'comp_0/n114': 1 load(s), 1 driver(s)
     Net 'comp_0/n115': 1 load(s), 1 driver(s)
     Net 'comp_0/n116': 8 load(s), 1 driver(s)
     Net 'comp_0/n117': 16 load(s), 1 driver(s)
     Net 'comp_0/n118': 9 load(s), 1 driver(s)
     Net 'comp_0/n119': 2 load(s), 1 driver(s)
     Net 'comp_0/n120': 2 load(s), 1 driver(s)
     Net 'comp_0/n121': 2 load(s), 1 driver(s)
     Net 'comp_0/bin_next[7]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_next[6]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_next[5]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_next[4]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_next[3]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_next[2]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_next[1]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_next[0]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_reg[7]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_reg[6]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_reg[5]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_reg[4]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_reg[3]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_reg[2]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_reg[1]': 1 load(s), 1 driver(s)
     Net 'comp_0/bin_reg[0]': 2 load(s), 1 driver(s)
     Net 'comp_0/*Logic1*': 13 load(s), 1 driver(s)
     Net 'clock_0/rst_n': 35 load(s), 1 driver(s)
     Net 'clk_select_0/n1': 1 load(s), 1 driver(s)
     Net 'clk_select_0/n2': 2 load(s), 1 driver(s)
     Net 'clk_select_0/n3': 2 load(s), 1 driver(s)
     Net 'clk_select_0/n4': 1 load(s), 1 driver(s)
     Net 'clk_select_0/n5': 2 load(s), 1 driver(s)
     Net 'clk_select_0/n6': 1 load(s), 1 driver(s)
     Net 'clk_select_0/n7': 1 load(s), 1 driver(s)
     Net 'clk_select_0/n8': 1 load(s), 1 driver(s)
     Net 'clk_select_0/n9': 1 load(s), 1 driver(s)
     Net 'clk_select_0/n10': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/scan_clk': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/test_se': 3 load(s), 1 driver(s)
     Net 'control_0/slow01/scan_done': 10 load(s), 1 driver(s)
     Net 'control_0/slow01/sub_rst': 34 load(s), 1 driver(s)
     Net 'control_0/slow01/N8': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/N9': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N13': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N51': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N52': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N53': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N54': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N55': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N56': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N57': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N58': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N59': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N60': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N61': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N62': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N64': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N72': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/N79': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n6': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n7': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n80': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n90': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n10': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n11': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n12': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n130': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n14': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n15': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n190': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n210': 12 load(s), 1 driver(s)
     Net 'control_0/slow01/n220': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n230': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n240': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n250': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n260': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n270': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n280': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n290': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n300': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n310': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n320': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/n330': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n340': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n350': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n360': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n370': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n380': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n390': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n400': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n410': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n420': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n430': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n440': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n450': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n460': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n470': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n480': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n490': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n500': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n510': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n520': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n530': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n540': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n550': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n560': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n570': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n580': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n590': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n600': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n610': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n620': 12 load(s), 1 driver(s)
     Net 'control_0/slow01/n63': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n640': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n65': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n67': 32 load(s), 1 driver(s)
     Net 'control_0/slow01/n68': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/n69': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[11]': 4 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[10]': 4 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[9]': 4 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[8]': 4 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[7]': 4 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[6]': 4 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[5]': 4 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[4]': 4 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[3]': 5 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[2]': 5 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[1]': 4 load(s), 1 driver(s)
     Net 'control_0/slow01/cnt[0]': 4 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[19]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[18]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[17]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[16]': 3 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[15]': 3 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[14]': 3 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[13]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[12]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[11]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[10]': 3 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[9]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[8]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[7]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[6]': 3 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[5]': 3 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[4]': 3 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[3]': 3 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[2]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[1]': 3 load(s), 1 driver(s)
     Net 'control_0/slow01/scan[0]': 4 load(s), 1 driver(s)
     Net 'control_0/slow01/rst_cnt[1]': 2 load(s), 1 driver(s)
     Net 'control_0/slow01/rst_cnt[0]': 3 load(s), 1 driver(s)
     Net 'control_0/slow01/*Logic1*': 2 load(s), 1 driver(s)
     Net 'control_0/fast01/cap_clk': 6 load(s), 1 driver(s)
     Net 'control_0/fast01/clk': 105 load(s), 1 driver(s)
     Net 'control_0/fast01/rst_n': 39 load(s), 1 driver(s)
     Net 'control_0/fast01/shift_en': 6 load(s), 1 driver(s)
     Net 'control_0/fast01/double_pulse': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/N11': 2 load(s), 1 driver(s)
     Net 'control_0/fast01/N12': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/N13': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/cap_start_next': 2 load(s), 1 driver(s)
     Net 'control_0/fast01/N21': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/cap_start': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/N31': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/N32': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/n110': 2 load(s), 1 driver(s)
     Net 'control_0/fast01/n120': 2 load(s), 1 driver(s)
     Net 'control_0/fast01/n130': 2 load(s), 1 driver(s)
     Net 'control_0/fast01/n14': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/n15': 2 load(s), 1 driver(s)
     Net 'control_0/fast01/n16': 3 load(s), 1 driver(s)
     Net 'control_0/fast01/n17': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/n18': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/n19': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/cnt[2]': 3 load(s), 1 driver(s)
     Net 'control_0/fast01/cnt[1]': 3 load(s), 1 driver(s)
     Net 'control_0/fast01/cnt[0]': 4 load(s), 1 driver(s)
     Net 'control_0/fast01/cap_cnt[1]': 3 load(s), 1 driver(s)
     Net 'control_0/fast01/cap_cnt[0]': 1 load(s), 1 driver(s)
     Net 'control_0/fast01/*Logic1*': 4 load(s), 1 driver(s)
     Net 'comp_0/add_109/SUM[8]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/SUM[7]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/SUM[6]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/SUM[5]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/SUM[4]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/SUM[3]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/SUM[2]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/SUM[1]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/carry[7]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/carry[6]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/carry[5]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/carry[4]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/carry[3]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/carry[2]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_109/carry[1]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/A[7]': 4 load(s), 1 driver(s)
     Net 'comp_0/sub_105/A[6]': 5 load(s), 1 driver(s)
     Net 'comp_0/sub_105/A[5]': 5 load(s), 1 driver(s)
     Net 'comp_0/sub_105/A[4]': 6 load(s), 1 driver(s)
     Net 'comp_0/sub_105/A[3]': 5 load(s), 1 driver(s)
     Net 'comp_0/sub_105/A[2]': 5 load(s), 1 driver(s)
     Net 'comp_0/sub_105/A[1]': 7 load(s), 1 driver(s)
     Net 'comp_0/sub_105/A[0]': 8 load(s), 1 driver(s)
     Net 'comp_0/sub_105/B[7]': 4 load(s), 1 driver(s)
     Net 'comp_0/sub_105/B[6]': 4 load(s), 1 driver(s)
     Net 'comp_0/sub_105/B[5]': 4 load(s), 1 driver(s)
     Net 'comp_0/sub_105/B[4]': 4 load(s), 1 driver(s)
     Net 'comp_0/sub_105/B[3]': 4 load(s), 1 driver(s)
     Net 'comp_0/sub_105/B[2]': 4 load(s), 1 driver(s)
     Net 'comp_0/sub_105/B[1]': 5 load(s), 1 driver(s)
     Net 'comp_0/sub_105/B[0]': 6 load(s), 1 driver(s)
     Net 'comp_0/sub_105/DIFF[7]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/DIFF[6]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/DIFF[5]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/DIFF[4]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/DIFF[3]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/DIFF[2]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/DIFF[1]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/DIFF[0]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/n1': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/n2': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/n3': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/n4': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/n5': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/n6': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/n7': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/n8': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/n9': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/carry[7]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/carry[6]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/carry[5]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/carry[4]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/carry[3]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/carry[2]': 1 load(s), 1 driver(s)
     Net 'comp_0/sub_105/carry[1]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/SUM[7]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/SUM[6]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/SUM[5]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/SUM[4]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/SUM[3]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/SUM[2]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/SUM[1]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/SUM[0]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/carry[7]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/carry[6]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/carry[5]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/carry[4]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/carry[3]': 1 load(s), 1 driver(s)
     Net 'comp_0/add_68/carry[2]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[100]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[99]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[98]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[97]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[96]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[95]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[94]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[93]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[92]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[91]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[90]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[89]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[88]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[87]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[86]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[85]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[84]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[83]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[82]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[81]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[80]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[79]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[78]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[77]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[76]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[75]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[74]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[73]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[72]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[71]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[70]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[69]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[68]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[67]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[66]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[65]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[64]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[63]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[62]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[61]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[60]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[59]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[58]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[57]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[56]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[55]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[54]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[53]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[52]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[51]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[50]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[49]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[48]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[47]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[46]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[45]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[44]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[43]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[42]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[41]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[40]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[39]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[38]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[37]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[36]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[35]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[34]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[33]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[32]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[31]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[30]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[29]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[28]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[27]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[26]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[25]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[24]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[23]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[22]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[21]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[20]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[19]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[18]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[17]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[16]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[15]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[14]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[13]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[12]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[11]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[10]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[9]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[8]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[7]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[6]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[5]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[4]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[3]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[2]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[1]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/source[0]': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n1': 2 load(s), 1 driver(s)
     Net 'clock_0/base_01/n2': 3 load(s), 1 driver(s)
     Net 'clock_0/base_01/n3': 3 load(s), 1 driver(s)
     Net 'clock_0/base_01/n4': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n5': 3 load(s), 1 driver(s)
     Net 'clock_0/base_01/n6': 5 load(s), 1 driver(s)
     Net 'clock_0/base_01/n7': 5 load(s), 1 driver(s)
     Net 'clock_0/base_01/n8': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n9': 4 load(s), 1 driver(s)
     Net 'clock_0/base_01/n10': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n11': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n12': 3 load(s), 1 driver(s)
     Net 'clock_0/base_01/n13': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n14': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n15': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n16': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n17': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n18': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n19': 6 load(s), 1 driver(s)
     Net 'clock_0/base_01/n20': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n21': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n22': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n23': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n24': 14 load(s), 1 driver(s)
     Net 'clock_0/base_01/n25': 14 load(s), 1 driver(s)
     Net 'clock_0/base_01/n26': 11 load(s), 1 driver(s)
     Net 'clock_0/base_01/n27': 13 load(s), 1 driver(s)
     Net 'clock_0/base_01/n28': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n29': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n30': 6 load(s), 1 driver(s)
     Net 'clock_0/base_01/n31': 6 load(s), 1 driver(s)
     Net 'clock_0/base_01/n32': 6 load(s), 1 driver(s)
     Net 'clock_0/base_01/n33': 6 load(s), 1 driver(s)
     Net 'clock_0/base_01/n34': 6 load(s), 1 driver(s)
     Net 'clock_0/base_01/n35': 6 load(s), 1 driver(s)
     Net 'clock_0/base_01/n36': 6 load(s), 1 driver(s)
     Net 'clock_0/base_01/n37': 6 load(s), 1 driver(s)
     Net 'clock_0/base_01/n38': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n39': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n40': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n41': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n42': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n43': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n44': 4 load(s), 1 driver(s)
     Net 'clock_0/base_01/n45': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n46': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n47': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n48': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n49': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n50': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n51': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n52': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n53': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n54': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n55': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n56': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n57': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n58': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n59': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n60': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n61': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n62': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n63': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n64': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n65': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n66': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n67': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n68': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n69': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n70': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n71': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n72': 6 load(s), 1 driver(s)
     Net 'clock_0/base_01/n73': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n74': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n75': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n76': 5 load(s), 1 driver(s)
     Net 'clock_0/base_01/n77': 6 load(s), 1 driver(s)
     Net 'clock_0/base_01/n78': 4 load(s), 1 driver(s)
     Net 'clock_0/base_01/n79': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n80': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n81': 5 load(s), 1 driver(s)
     Net 'clock_0/base_01/n82': 3 load(s), 1 driver(s)
     Net 'clock_0/base_01/n83': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n84': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n85': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n86': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n87': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n88': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n89': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n90': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n91': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n92': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n93': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n94': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n95': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n96': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n97': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n98': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n99': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n100': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n101': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n102': 3 load(s), 1 driver(s)
     Net 'clock_0/base_01/n103': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n104': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n105': 1 load(s), 1 driver(s)
     Net 'clock_0/base_01/n106': 4 load(s), 1 driver(s)
     Net 'clock_0/base_01/n107': 3 load(s), 1 driver(s)
     Net 'clock_0/base_01/n108': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/bin[7]': 5 load(s), 1 driver(s)
     Net 'clock_0/div2_01/bin[6]': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/bin[5]': 8 load(s), 1 driver(s)
     Net 'clock_0/div2_01/bin[4]': 8 load(s), 1 driver(s)
     Net 'clock_0/div2_01/bin[3]': 4 load(s), 1 driver(s)
     Net 'clock_0/div2_01/bin[2]': 8 load(s), 1 driver(s)
     Net 'clock_0/div2_01/bin[1]': 10 load(s), 1 driver(s)
     Net 'clock_0/div2_01/bin[0]': 10 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[100]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[99]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[98]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[97]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[96]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[95]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[94]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[93]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[92]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[91]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[90]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[89]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[88]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[87]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[86]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[85]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[84]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[83]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[82]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[81]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[80]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[79]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[78]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[77]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[76]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[75]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[74]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[73]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[72]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[71]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[70]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[69]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[68]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[67]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[66]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[65]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[64]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[63]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[62]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[61]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[60]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[59]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[58]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[57]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[56]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[55]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[54]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[53]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[52]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[51]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[50]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[49]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[48]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[47]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[46]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[45]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[44]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[43]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[42]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[41]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[40]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[39]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[38]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[37]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[36]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[35]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[34]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[33]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[32]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[31]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[30]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[29]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[28]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[27]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[26]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[25]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[24]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[23]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[22]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[21]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[20]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[19]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[18]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[17]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[16]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[15]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[14]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[13]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[12]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[11]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[10]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[9]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[8]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[7]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[6]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[5]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[4]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[3]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[2]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[1]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/source[0]': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/fast_clk': 2 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n1': 2 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n2': 3 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n3': 3 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n4': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n5': 3 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n6': 5 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n7': 5 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n8': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n9': 4 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n10': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n11': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n12': 3 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n13': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n14': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n15': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n16': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n17': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n18': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n19': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n20': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n21': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n22': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n23': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n24': 14 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n25': 14 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n26': 11 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n27': 13 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n28': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n29': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n30': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n31': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n32': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n33': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n34': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n35': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n36': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n37': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n38': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n39': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n40': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n41': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n42': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n43': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n44': 4 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n45': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n46': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n47': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n48': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n49': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n50': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n51': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n52': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n53': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n54': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n55': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n56': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n57': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n58': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n59': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n60': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n61': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n62': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n63': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n64': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n65': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n66': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n67': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n68': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n69': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n70': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n71': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n72': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n73': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n74': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n75': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n76': 5 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n77': 6 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n78': 4 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n79': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n80': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n81': 5 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n82': 3 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n83': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n84': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n85': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n86': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n87': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n88': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n89': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n90': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n91': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n92': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n93': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n94': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n95': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n96': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n97': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n98': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n99': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n100': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n101': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n102': 3 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n103': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n104': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n105': 1 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n106': 4 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n107': 3 load(s), 1 driver(s)
     Net 'clock_0/div2_01/n108': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/R[3]': 7 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/R[2]': 8 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/R[1]': 5 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/R[0]': 4 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/base_clk': 7 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/slow_clk': 2 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/high': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/N13': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/N15': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/N16': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n11': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/cnt[3]': 3 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/cnt[2]': 5 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/cnt[0]': 5 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n3': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n4': 3 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n5': 2 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n6': 2 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n7': 5 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n9': 3 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n10': 2 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n12': 3 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n13': 3 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n14': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n15': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n16': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n17': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n18': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n19': 4 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n20': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n21': 2 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n22': 4 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n23': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n24': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n25': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n26': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n27': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n28': 3 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n29': 2 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n30': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n31': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/n32': 1 load(s), 1 driver(s)
     Net 'clock_0/timesR_01/net620': 5 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[11]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[10]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[9]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[8]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[7]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[6]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[5]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[4]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[3]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[2]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[1]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/SUM[0]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/carry[11]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/carry[10]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/carry[9]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/carry[8]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/carry[7]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/carry[6]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/carry[5]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/carry[4]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/carry[3]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_64/carry[2]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[19]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[18]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[17]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[16]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[15]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[14]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[13]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[12]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[11]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[10]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[9]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[8]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[7]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[6]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[5]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[4]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[3]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[2]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[1]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/SUM[0]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[19]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[18]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[17]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[16]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[15]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[14]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[13]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[12]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[11]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[10]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[9]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[8]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[7]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[6]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[5]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[4]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[3]': 1 load(s), 1 driver(s)
     Net 'control_0/slow01/add_58/carry[2]': 1 load(s), 1 driver(s)
1
set_annotated_check -setup -hold 0 -from control_0/fast01/cap_start_reg/CKN -to control_0/fast01/cap_start_reg/D
Information: Updating graph... (UID-83)
Warning: Design 'BISG_TOP' contains 1592 high-fanout nets. A fanout number of 1 will be used for delay calculations involving these nets. (TIM-134)
Warning: There is no 'setup_rising' timing arc between pins
	'control_0/fast01/cap_start_reg/CKN' and 'control_0/fast01/cap_start_reg/D'. (OPT-815)
Warning: There is no 'hold_rising' timing arc between pins
	'control_0/fast01/cap_start_reg/CKN' and 'control_0/fast01/cap_start_reg/D'. (OPT-815)
1
set_annotated_check 0 -setup -hold -from control_0/fast01/cap_start_reg/CKN -to control_0/fast01/cap_start_reg/D
Warning: There is no 'setup_rising' timing arc between pins
	'control_0/fast01/cap_start_reg/CKN' and 'control_0/fast01/cap_start_reg/D'. (OPT-815)
Warning: There is no 'hold_rising' timing arc between pins
	'control_0/fast01/cap_start_reg/CKN' and 'control_0/fast01/cap_start_reg/D'. (OPT-815)
1
#### 0511_This block Useless(show 0) when in BISG_TOP.log
# set_annotated_check 0 -setup -hold -from control_0/fast01/cap_start_reg/CKN -to control_0/fast01/cap_start_reg/Q
# set_annotated_check 0 -setup -hold -from control_0/fast01/cap_start_reg/CKN -to control_0/fast01/cap_start_reg/Q
###0511_This block show 1 but still can't solve the cap_start_next unknown problem.
# set_annotated_delay -cell 0 -from control_0/fast01/cap_start_reg/CKN -to control_0/fast01/cap_start_reg/Q
# set_annotated_delay -cell 0 -from control_0/fast01/cap_start_reg/D -to control_0/fast01/cap_start_reg/Q
# set_annotated_delay -cell 0 -from control_0/fast01/cap_start_reg/CKN -to control_0/fast01/cap_start_reg/RN
##
set_annotated_check 0 -setup -hold -from clock_0/timesR_01/cnt_reg_0_/CK -to clock_0/timesR_01/cnt_reg_0_/RN
Warning: There is no 'setup_falling' timing arc between pins
	'clock_0/timesR_01/cnt_reg_0_/CK' and 'clock_0/timesR_01/cnt_reg_0_/RN'. (OPT-815)
Warning: There is no 'hold_falling' timing arc between pins
	'clock_0/timesR_01/cnt_reg_0_/CK' and 'clock_0/timesR_01/cnt_reg_0_/RN'. (OPT-815)
1
set_annotated_check 0 -setup -hold -from clock_0/timesR_01/cnt_reg_1_/CK -to clock_0/timesR_01/cnt_reg_1_/RN
Warning: There is no 'setup_falling' timing arc between pins
	'clock_0/timesR_01/cnt_reg_1_/CK' and 'clock_0/timesR_01/cnt_reg_1_/RN'. (OPT-815)
Warning: There is no 'hold_falling' timing arc between pins
	'clock_0/timesR_01/cnt_reg_1_/CK' and 'clock_0/timesR_01/cnt_reg_1_/RN'. (OPT-815)
1
set_annotated_check 0 -setup -hold -from clock_0/timesR_01/cnt_reg_2_/CK -to clock_0/timesR_01/cnt_reg_2_/RN
Warning: There is no 'setup_falling' timing arc between pins
	'clock_0/timesR_01/cnt_reg_2_/CK' and 'clock_0/timesR_01/cnt_reg_2_/RN'. (OPT-815)
Warning: There is no 'hold_falling' timing arc between pins
	'clock_0/timesR_01/cnt_reg_2_/CK' and 'clock_0/timesR_01/cnt_reg_2_/RN'. (OPT-815)
1
set_annotated_check 0 -setup -hold -from clock_0/timesR_01/cnt_reg_3_/CK -to clock_0/timesR_01/cnt_reg_3_/RN
Warning: There is no 'setup_falling' timing arc between pins
	'clock_0/timesR_01/cnt_reg_3_/CK' and 'clock_0/timesR_01/cnt_reg_3_/RN'. (OPT-815)
Warning: There is no 'hold_falling' timing arc between pins
	'clock_0/timesR_01/cnt_reg_3_/CK' and 'clock_0/timesR_01/cnt_reg_3_/RN'. (OPT-815)
1
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_stule {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\*cell\*", "cell"}}
1
define_name_rules name_rule -map {{"\*-return\*", "myreturn"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
set verilogout_show_unconnected_pins true
true
report_area -hierarchy > ./rpt/$DESIGN\_syn_area.arp
report_power > ./rpt/$DESIGN\_syn_power.prp
report_reference > ./rpt/$DESIGN\_syn_reference
report_timing -path full -delay max -max_path 5 > ./rpt/$DESIGN\_syn_timing.trp
write -format verilog -hierarchy -output ../netlist/$DESIGN\_syn.v
Writing verilog file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP_syn.v'.
1
write -format verilog -hierarchy -output ../innovus/design_data/$DESIGN\_syn.v
Writing verilog file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/innovus/design_data/BISG_TOP_syn.v'.
1
write -format verilog -hierarchy -output ../APR/design_data/$DESIGN\_syn.v
Writing verilog file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/APR/design_data/BISG_TOP_syn.v'.
1
write_sdf -version 1.0 -context verilog -load_delay cell ../netlist/$DESIGN\_syn.sdf
Information: Writing timing information to file '/home/m108/m108061621/Desktop/Research/BISG_my/b12_my_v2/netlist/BISG_TOP_syn.sdf'. (WT-3)
1
write_sdc ../netlist/$DESIGN\_syn.sdc
1
write_sdc ../innovus/design_data/$DESIGN\_syn.sdc 
1
write_sdc ../APR/design_data/$DESIGN\_syn.sdc
1
#write_scan_def -o ../netlist_adder/$DESIGN\_dft.def
exit

Memory usage for this session 235 Mbytes.
Memory usage for this session including child processes 235 Mbytes.
CPU usage for this session 18 seconds ( 0.01 hours ).
Elapsed time for this session 262 seconds ( 0.07 hours ).

Thank you...
