Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 15:20:33 2019
| Host         : AK317A-12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.201        0.000                      0                   59        0.203        0.000                      0                   59        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk0       {0.000 5.000}      10.000          100.000         
  clkdv      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0                                                                                                                                                          7.845        0.000                       0                     3  
  clkdv            16.201        0.000                      0                   59        0.203        0.000                      0                   59        9.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_video/dcm_sp_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_video/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       16.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.201ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.078ns (34.109%)  route 2.082ns (65.891%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  hvsync/CounterX_reg[7]/Q
                         net (fo=15, routed)          1.019     0.561    hvsync/CounterX[7]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.327     0.888 r  hvsync/CounterX[9]_i_3/O
                         net (fo=1, routed)           0.508     1.396    hvsync/CounterX[9]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.332     1.728 r  hvsync/CounterX[9]_i_1/O
                         net (fo=19, routed)          0.555     2.283    hvsync/sel
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    15.332 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.514    18.519    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[0]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.089    19.008    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    18.484    hvsync/CounterX_reg[0]
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.201    

Slack (MET) :             16.201ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.078ns (34.109%)  route 2.082ns (65.891%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  hvsync/CounterX_reg[7]/Q
                         net (fo=15, routed)          1.019     0.561    hvsync/CounterX[7]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.327     0.888 r  hvsync/CounterX[9]_i_3/O
                         net (fo=1, routed)           0.508     1.396    hvsync/CounterX[9]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.332     1.728 r  hvsync/CounterX[9]_i_1/O
                         net (fo=19, routed)          0.555     2.283    hvsync/sel
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    15.332 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.514    18.519    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[1]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.089    19.008    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    18.484    hvsync/CounterX_reg[1]
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.201    

Slack (MET) :             16.201ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.078ns (34.109%)  route 2.082ns (65.891%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  hvsync/CounterX_reg[7]/Q
                         net (fo=15, routed)          1.019     0.561    hvsync/CounterX[7]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.327     0.888 r  hvsync/CounterX[9]_i_3/O
                         net (fo=1, routed)           0.508     1.396    hvsync/CounterX[9]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.332     1.728 r  hvsync/CounterX[9]_i_1/O
                         net (fo=19, routed)          0.555     2.283    hvsync/sel
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    15.332 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.514    18.519    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[2]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.089    19.008    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    18.484    hvsync/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.201    

Slack (MET) :             16.201ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.078ns (34.109%)  route 2.082ns (65.891%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  hvsync/CounterX_reg[7]/Q
                         net (fo=15, routed)          1.019     0.561    hvsync/CounterX[7]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.327     0.888 r  hvsync/CounterX[9]_i_3/O
                         net (fo=1, routed)           0.508     1.396    hvsync/CounterX[9]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.332     1.728 r  hvsync/CounterX[9]_i_1/O
                         net (fo=19, routed)          0.555     2.283    hvsync/sel
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    15.332 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.514    18.519    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[3]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.089    19.008    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    18.484    hvsync/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.201    

Slack (MET) :             16.201ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.078ns (34.109%)  route 2.082ns (65.891%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  hvsync/CounterX_reg[7]/Q
                         net (fo=15, routed)          1.019     0.561    hvsync/CounterX[7]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.327     0.888 r  hvsync/CounterX[9]_i_3/O
                         net (fo=1, routed)           0.508     1.396    hvsync/CounterX[9]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.332     1.728 r  hvsync/CounterX[9]_i_1/O
                         net (fo=19, routed)          0.555     2.283    hvsync/sel
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    15.332 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.514    18.519    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[4]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.089    19.008    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    18.484    hvsync/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.201    

Slack (MET) :             16.201ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.078ns (34.109%)  route 2.082ns (65.891%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  hvsync/CounterX_reg[7]/Q
                         net (fo=15, routed)          1.019     0.561    hvsync/CounterX[7]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.327     0.888 r  hvsync/CounterX[9]_i_3/O
                         net (fo=1, routed)           0.508     1.396    hvsync/CounterX[9]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.332     1.728 r  hvsync/CounterX[9]_i_1/O
                         net (fo=19, routed)          0.555     2.283    hvsync/sel
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    15.332 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.514    18.519    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[5]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.089    19.008    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    18.484    hvsync/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.201    

Slack (MET) :             16.513ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.078ns (36.300%)  route 1.892ns (63.700%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  hvsync/CounterX_reg[7]/Q
                         net (fo=15, routed)          1.019     0.561    hvsync/CounterX[7]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.327     0.888 r  hvsync/CounterX[9]_i_3/O
                         net (fo=1, routed)           0.508     1.396    hvsync/CounterX[9]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.332     1.728 r  hvsync/CounterX[9]_i_1/O
                         net (fo=19, routed)          0.365     2.092    hvsync/sel
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    15.332 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.515    18.520    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[6]/C
                         clock pessimism              0.603    19.122    
                         clock uncertainty           -0.089    19.034    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.429    18.605    hvsync/CounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                 16.513    

Slack (MET) :             16.513ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.078ns (36.300%)  route 1.892ns (63.700%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  hvsync/CounterX_reg[7]/Q
                         net (fo=15, routed)          1.019     0.561    hvsync/CounterX[7]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.327     0.888 r  hvsync/CounterX[9]_i_3/O
                         net (fo=1, routed)           0.508     1.396    hvsync/CounterX[9]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.332     1.728 r  hvsync/CounterX[9]_i_1/O
                         net (fo=19, routed)          0.365     2.092    hvsync/sel
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    15.332 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.515    18.520    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/C
                         clock pessimism              0.603    19.122    
                         clock uncertainty           -0.089    19.034    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.429    18.605    hvsync/CounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                 16.513    

Slack (MET) :             16.513ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.078ns (36.300%)  route 1.892ns (63.700%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  hvsync/CounterX_reg[7]/Q
                         net (fo=15, routed)          1.019     0.561    hvsync/CounterX[7]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.327     0.888 r  hvsync/CounterX[9]_i_3/O
                         net (fo=1, routed)           0.508     1.396    hvsync/CounterX[9]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.332     1.728 r  hvsync/CounterX[9]_i_1/O
                         net (fo=19, routed)          0.365     2.092    hvsync/sel
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    15.332 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.515    18.520    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[8]/C
                         clock pessimism              0.603    19.122    
                         clock uncertainty           -0.089    19.034    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.429    18.605    hvsync/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                 16.513    

Slack (MET) :             16.513ns  (required time - arrival time)
  Source:                 hvsync/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.078ns (36.300%)  route 1.892ns (63.700%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  hvsync/CounterX_reg[7]/Q
                         net (fo=15, routed)          1.019     0.561    hvsync/CounterX[7]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.327     0.888 r  hvsync/CounterX[9]_i_3/O
                         net (fo=1, routed)           0.508     1.396    hvsync/CounterX[9]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.332     1.728 r  hvsync/CounterX[9]_i_1/O
                         net (fo=19, routed)          0.365     2.092    hvsync/sel
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    15.332 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          1.515    18.520    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[9]/C
                         clock pessimism              0.603    19.122    
                         clock uncertainty           -0.089    19.034    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.429    18.605    hvsync/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                 16.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixelG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.780%)  route 0.133ns (41.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.589    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  hvsync/CounterX_reg[6]/Q
                         net (fo=15, routed)          0.133    -0.315    hvsync/CounterX[6]
    SLICE_X0Y37          LUT4 (Prop_lut4_I1_O)        0.049    -0.266 r  hvsync/pixelG[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    selector0_out[3]
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.828    clk_25
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[2]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.107    -0.469    pixelG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixelB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.589    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  hvsync/CounterX_reg[6]/Q
                         net (fo=15, routed)          0.133    -0.315    hvsync/CounterX[6]
    SLICE_X0Y37          LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  hvsync/pixelB[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    selector0_out[6]
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.828    clk_25
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[2]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.092    -0.484    pixelB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.839%)  route 0.147ns (44.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    hvsync/CLK_OUT1
    SLICE_X3Y36          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  hvsync/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.147    -0.302    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  hvsync/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    hvsync/p_0_in__0[5]
    SLICE_X3Y36          FDRE                                         r  hvsync/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    hvsync/CLK_OUT1
    SLICE_X3Y36          FDRE                                         r  hvsync/CounterY_reg[5]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.092    -0.498    hvsync/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.249ns (66.739%)  route 0.124ns (33.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  hvsync/CounterX_reg[2]/Q
                         net (fo=6, routed)           0.124    -0.318    hvsync/CounterX_reg_n_0_[2]
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.101    -0.217 r  hvsync/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    hvsync/p_0_in[4]
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[4]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.131    -0.459    hvsync/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.246ns (66.470%)  route 0.124ns (33.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  hvsync/CounterX_reg[2]/Q
                         net (fo=6, routed)           0.124    -0.318    hvsync/CounterX_reg_n_0_[2]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.098    -0.220 r  hvsync/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    hvsync/p_0_in[3]
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121    -0.469    hvsync/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.589    -0.592    hvsync/CLK_OUT1
    SLICE_X4Y36          FDRE                                         r  hvsync/CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  hvsync/CounterY_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.278    hvsync/CounterY_reg_n_0_[6]
    SLICE_X4Y36          LUT5 (Prop_lut5_I1_O)        0.043    -0.235 r  hvsync/CounterY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    hvsync/p_0_in__0[8]
    SLICE_X4Y36          FDRE                                         r  hvsync/CounterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.859    -0.831    hvsync/CLK_OUT1
    SLICE_X4Y36          FDRE                                         r  hvsync/CounterY_reg[8]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.107    -0.485    hvsync/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    hvsync/CLK_OUT1
    SLICE_X3Y36          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  hvsync/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.268    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I1_O)        0.043    -0.225 r  hvsync/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    hvsync/p_0_in__0[3]
    SLICE_X3Y36          FDRE                                         r  hvsync/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    hvsync/CLK_OUT1
    SLICE_X3Y36          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.107    -0.483    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    hvsync/CLK_OUT1
    SLICE_X3Y36          FDRE                                         r  hvsync/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  hvsync/CounterY_reg[3]/Q
                         net (fo=5, routed)           0.130    -0.332    hvsync/CounterY_reg_n_0_[3]
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.104    -0.228 r  hvsync/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    hvsync/p_0_in__0[4]
    SLICE_X3Y36          FDRE                                         r  hvsync/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    hvsync/CLK_OUT1
    SLICE_X3Y36          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.102    -0.488    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hvsync/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.218%)  route 0.176ns (45.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  hvsync/CounterX_reg[3]/Q
                         net (fo=5, routed)           0.176    -0.250    hvsync/CounterX_reg_n_0_[3]
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.045    -0.205 r  hvsync/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    hvsync/p_0_in[5]
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    hvsync/CLK_OUT1
    SLICE_X2Y36          FDRE                                         r  hvsync/CounterX_reg[5]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121    -0.469    hvsync/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hvsync/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixelR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.192ns (49.854%)  route 0.193ns (50.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.589    hvsync/CLK_OUT1
    SLICE_X1Y37          FDRE                                         r  hvsync/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  hvsync/CounterX_reg[8]/Q
                         net (fo=14, routed)          0.193    -0.255    hvsync/CounterX[8]
    SLICE_X0Y37          LUT4 (Prop_lut4_I1_O)        0.051    -0.204 r  hvsync/pixelR[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    selector0_out[0]
    SLICE_X0Y37          FDRE                                         r  pixelR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    clk_video/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clk_video/dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clk_video/clkdv
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.828    clk_25
    SLICE_X0Y37          FDRE                                         r  pixelR_reg[2]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.107    -0.469    pixelR_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_video/dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_video/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y36      hvsync/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y36      hvsync/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y36      hvsync/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y36      hvsync/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y36      hvsync/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y36      hvsync/CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y37      hvsync/CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y37      hvsync/CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_video/dcm_sp_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y37      hvsync/CounterX_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y37      hvsync/CounterX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y37      hvsync/CounterX_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y37      hvsync/CounterX_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y36      hvsync/CounterX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y36      hvsync/CounterY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y36      hvsync/CounterY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y36      hvsync/CounterY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y36      hvsync/CounterY_reg[3]/C



