
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008654                       # Number of seconds simulated
sim_ticks                                  8654391500                       # Number of ticks simulated
final_tick                                 8654391500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188636                       # Simulator instruction rate (inst/s)
host_op_rate                                   373008                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               86647692                       # Simulator tick rate (ticks/s)
host_mem_usage                                 705660                       # Number of bytes of host memory used
host_seconds                                    99.88                       # Real time elapsed on the host
sim_insts                                    18840986                       # Number of instructions simulated
sim_ops                                      37256130                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         118848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1044992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1163840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       118848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        118848                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           16328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18185                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13732681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         120747022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             134479703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13732681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13732681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13732681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        120747022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            134479703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001113500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18185                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18185                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1163840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1163840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8654307000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18185                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    664.260720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   462.761024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   400.756225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          241     13.78%     13.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          194     11.09%     24.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          162      9.26%     34.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      3.60%     37.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           78      4.46%     42.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           50      2.86%     45.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      2.12%     47.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           78      4.46%     51.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          846     48.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1749                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst       118848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1044992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 13732681.263610502705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 120747021.902117550373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        16328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     79843000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    497214000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42995.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30451.62                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    236088250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               577057000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   90925000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12982.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31732.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       134.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    134.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16425                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     475903.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6483120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3423090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                64174320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         120469440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            127833900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              7331520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       455281230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        91486560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1722748440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2599231620                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            300.336727                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           8354856250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      9863500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      50960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7118291750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    238238750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     238663500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    998374000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6083280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3214365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                65666580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         114323040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            129429330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6794880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       447074940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        66388800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1737831420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2576806635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            297.745559                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           8352623750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7987000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      48360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7199548250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    172886750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     245212750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    980396750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7915447                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7915447                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            390495                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5210024                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  208219                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              20685                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         5210024                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4679601                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           530423                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       111403                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3828443                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1972715                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         30843                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         10531                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3257729                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           366                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         17308784                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4613972                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       29431991                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7915447                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4887820                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      12111968                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  781484                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  240                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1448                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          473                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3257527                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                106393                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           17118850                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.408258                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.500118                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7818525     45.67%     45.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   373581      2.18%     47.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   425012      2.48%     50.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   678970      3.97%     54.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   468954      2.74%     57.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   544390      3.18%     60.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1649391      9.63%     69.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   689386      4.03%     73.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4470641     26.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             17118850                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.457308                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.700408                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4582678                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3820490                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7587289                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                737651                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 390742                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               56044408                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 390742                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4934011                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1626606                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2614                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7856755                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2308122                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               53969325                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11758                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 252232                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    538                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1901157                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            66394371                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             140925791                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         78608187                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            947802                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              45620771                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 20773600                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 63                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             56                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2345620                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4170367                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2283394                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            115431                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16521                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   50205038                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1670                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  45822184                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            436310                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        12950577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     18824573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1492                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      17118850                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.676709                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.605584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6183794     36.12%     36.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1480873      8.65%     44.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1421377      8.30%     53.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1361418      7.95%     61.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1590769      9.29%     70.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1526802      8.92%     79.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1793845     10.48%     89.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1425629      8.33%     98.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              334343      1.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17118850                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1632786     97.32%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8272      0.49%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  19495      1.16%     98.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12301      0.73%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2843      0.17%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1989      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            214236      0.47%      0.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38839934     84.76%     85.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               100110      0.22%     85.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                311105      0.68%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  13      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   26      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                66563      0.15%     86.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                16721      0.04%     86.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               16774      0.04%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               6      0.00%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          254153      0.55%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               4      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           5511      0.01%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3702533      8.08%     94.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1977686      4.32%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          243486      0.53%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          73323      0.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               45822184                       # Type of FU issued
system.cpu.iq.rate                           2.647337                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1677696                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036613                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          109510249                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          62211246                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     44011147                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1366975                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             946188                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       644803                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               46595916                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  689728                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           245078                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1127580                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2282                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       553477                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 390742                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1432549                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                173883                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            50206708                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             59209                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4170367                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2283394                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                600                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    290                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                173534                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            159                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         167866                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       344121                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               511987                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              44973463                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3824469                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            848721                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5797174                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5806107                       # Number of branches executed
system.cpu.iew.exec_stores                    1972705                       # Number of stores executed
system.cpu.iew.exec_rate                     2.598303                       # Inst execution rate
system.cpu.iew.wb_sent                       44814684                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      44655950                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  33642828                       # num instructions producing a value
system.cpu.iew.wb_consumers                  55985299                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.579959                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.600923                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        12950667                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            390620                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     15297094                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.435504                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.811234                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6076073     39.72%     39.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1837472     12.01%     51.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1178933      7.71%     59.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2153692     14.08%     73.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       730653      4.78%     78.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       689612      4.51%     82.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       322511      2.11%     84.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       171206      1.12%     86.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2136942     13.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15297094                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             18840986                       # Number of instructions committed
system.cpu.commit.committedOps               37256130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4772704                       # Number of memory references committed
system.cpu.commit.loads                       3042787                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.branches                    5027275                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     524454                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  36830455                       # Number of committed integer instructions.
system.cpu.commit.function_calls               155715                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       141611      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         31674379     85.02%     85.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           80317      0.22%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           286512      0.77%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           66284      0.18%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           16704      0.04%     86.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          16744      0.04%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            6      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       200830      0.54%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            4      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2872064      7.71%     94.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1676818      4.50%     99.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       170723      0.46%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        53099      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          37256130                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2136942                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     63366949                       # The number of ROB reads
system.cpu.rob.rob_writes                   102246782                       # The number of ROB writes
system.cpu.timesIdled                           30218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          189934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    18840986                       # Number of Instructions Simulated
system.cpu.committedOps                      37256130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.918677                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.918677                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.088522                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.088522                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 62761518                       # number of integer regfile reads
system.cpu.int_regfile_writes                37043070                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    789814                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   311814                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  31323510                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 17203473                       # number of cc regfile writes
system.cpu.misc_regfile_reads                17681620                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.591237                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5059673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             68.107970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.591237                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          815                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10640277                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10640277                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3281773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3281773                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1703608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1703608                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4985381                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4985381                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4985381                       # number of overall hits
system.cpu.dcache.overall_hits::total         4985381                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       271301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        271301                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        26312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26312                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       297613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         297613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       297613                       # number of overall misses
system.cpu.dcache.overall_misses::total        297613                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2731561500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2731561500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1479034500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1479034500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4210596000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4210596000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4210596000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4210596000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3553074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3553074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1729920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1729920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5282994                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5282994                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5282994                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5282994                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.076357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076357                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015210                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.056334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056334                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.056334                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056334                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10068.379770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10068.379770                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56211.405442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56211.405442                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14147.890045                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14147.890045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14147.890045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14147.890045                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          940                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73090                       # number of writebacks
system.cpu.dcache.writebacks::total             73090                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       223319                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       223319                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       223321                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       223321                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       223321                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       223321                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        47982                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        47982                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26310                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26310                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        74292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74292                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74292                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    596999000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    596999000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1452648500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1452648500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2049647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2049647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2049647500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2049647500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013504                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013504                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014062                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12442.144971                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12442.144971                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55212.789814                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55212.789814                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27589.074194                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27589.074194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27589.074194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27589.074194                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73265                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.148359                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3246236                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             55111                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.903595                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.148359                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6570159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6570159                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3191125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3191125                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3191125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3191125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3191125                       # number of overall hits
system.cpu.icache.overall_hits::total         3191125                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66399                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        66399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66399                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66399                       # number of overall misses
system.cpu.icache.overall_misses::total         66399                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    999405991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    999405991                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    999405991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    999405991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    999405991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    999405991                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3257524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3257524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3257524                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3257524                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3257524                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3257524                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020383                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020383                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020383                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020383                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020383                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15051.521725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15051.521725                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15051.521725                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15051.521725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15051.521725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15051.521725                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6229                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                79                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.848101                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        54597                       # number of writebacks
system.cpu.icache.writebacks::total             54597                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        11287                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11287                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst        11287                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11287                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        11287                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11287                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        55112                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        55112                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        55112                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        55112                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        55112                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        55112                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    818622992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    818622992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    818622992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    818622992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    818622992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    818622992                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016918                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016918                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016918                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016918                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016918                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016918                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14853.806648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14853.806648                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14853.806648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14853.806648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14853.806648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14853.806648                       # average overall mshr miss latency
system.cpu.icache.replacements                  54597                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12836.507161                       # Cycle average of tags in use
system.l2.tags.total_refs                      257256                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.146604                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1348.261942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11488.245219                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.041146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.350593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.391739                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         18185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17678                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.554962                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2076249                       # Number of tag accesses
system.l2.tags.data_accesses                  2076249                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        73090                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73090                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks        54592                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            54592                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             10201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10201                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst          53252                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              53252                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         47759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47759                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                53252                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                57960                       # number of demand (read+write) hits
system.l2.demand_hits::total                   111212                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               53252                       # number of overall hits
system.l2.overall_hits::.cpu.data               57960                       # number of overall hits
system.l2.overall_hits::total                  111212                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16106                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16106                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1858                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1858                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             223                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16329                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18187                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1858                       # number of overall misses
system.l2.overall_misses::.cpu.data             16329                       # number of overall misses
system.l2.overall_misses::total                 18187                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1305887500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1305887500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    174771500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    174771500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     22613000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22613000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    174771500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1328500500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1503272000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    174771500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1328500500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1503272000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        73090                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73090                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks        54592                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        54592                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         26307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst        55110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          55110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        47982                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         47982                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst            55110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74289                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               129399                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           55110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74289                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              129399                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.612232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.612232                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.033714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033714                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.004648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004648                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.033714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.219804                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140550                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.033714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.219804                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140550                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81080.808394                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81080.808394                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 94064.316469                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94064.316469                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101403.587444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101403.587444                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 94064.316469                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81358.350175                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82656.402925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 94064.316469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81358.350175                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82656.402925                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16106                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1858                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1858                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          222                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18186                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18186                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1144827500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1144827500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    156201500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    156201500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20319000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20319000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    156201500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1165146500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1321348000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    156201500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1165146500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1321348000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.612232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.612232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.033714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.004627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.033714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.219790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.033714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.219790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140542                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71080.808394                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71080.808394                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84069.698601                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84069.698601                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91527.027027                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91527.027027                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84069.698601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71358.800833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72657.428791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84069.698601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71358.800833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72657.428791                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         18185                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2079                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16106                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16106                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2079                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        36370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1163840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1163840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1163840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18185                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18185    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18185                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20845000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95865500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       257266                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       127869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8654391500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            103093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73090                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        54597                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             175                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26307                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26307                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         55112                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        47982                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       164818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       221849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                386667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7021184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9432256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16453440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           129404                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000232                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015224                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 129374     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     30      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             129404                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          256320000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          82667997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111435499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
