

================================================================
== Vitis HLS Report for 'decision_function_4'
================================================================
* Date:           Fri Jun 24 12:30:31 2022

* Version:        2020.1 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  2.378 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+----+---+----+-----+
    |       Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+-----------------+---------+----+---+----+-----+
    |mux_42_32_1_1_x_U28  |mux_42_32_1_1_x  |        0|   0|  0|  20|    0|
    +---------------------+-----------------+---------+----+---+----+-----+
    |Total                |                 |        0|   0|  0|  20|    0|
    +---------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |activation_16_fu_78_p2  |       and|   0|  0|   2|           1|           1|
    |activation_17_fu_90_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln133_fu_84_p2      |       and|   0|  0|   2|           1|           1|
    |comparison_8_fu_54_p2   |      icmp|   0|  0|  20|          32|          17|
    |comparison_9_fu_60_p2   |      icmp|   0|  0|  20|          32|          18|
    |comparison_fu_48_p2     |      icmp|   0|  0|  20|          32|          18|
    |or_ln148_4_fu_106_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln148_fu_96_p2       |        or|   0|  0|   2|           1|           1|
    |agg_result_fu_128_p5    |    select|   0|  0|   2|           1|           2|
    |select_ln148_fu_112_p3  |    select|   0|  0|   3|           1|           2|
    |activation_fu_66_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_fu_72_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  79|         105|          66|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  decision_function.4|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  decision_function.4|  return value|
|p_read1    |   in|   32|     ap_none|              p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|              p_read2|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 3 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 4 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read11, i32 4294877861"   --->   Operation 5 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (1.11ns)   --->   "%comparison_8 = icmp_slt  i32 %p_read22, i32 83978"   --->   Operation 6 'icmp' 'comparison_8' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (1.11ns)   --->   "%comparison_9 = icmp_slt  i32 %p_read22, i32 4294871428"   --->   Operation 7 'icmp' 'comparison_9' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.33ns)   --->   "%activation = xor i1 %comparison, i1 1" [firmware/BDT.h:135]   --->   Operation 8 'xor' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%xor_ln135 = xor i1 %comparison_8, i1 1" [firmware/BDT.h:135]   --->   Operation 9 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%activation_16 = and i1 %xor_ln135, i1 %activation" [firmware/BDT.h:135]   --->   Operation 10 'and' 'activation_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln133 = and i1 %comparison_9, i1 %activation" [firmware/BDT.h:133]   --->   Operation 11 'and' 'and_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_17 = and i1 %and_ln133, i1 %comparison_8" [firmware/BDT.h:133]   --->   Operation 12 'and' 'activation_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %comparison, i1 %activation_16" [firmware/BDT.h:148]   --->   Operation 13 'or' 'or_ln148' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%zext_ln148 = zext i1 %activation" [firmware/BDT.h:148]   --->   Operation 14 'zext' 'zext_ln148' <Predicate = (or_ln148 & or_ln148_4)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln148_4 = or i1 %or_ln148, i1 %activation_17" [firmware/BDT.h:148]   --->   Operation 15 'or' 'or_ln148_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148 = select i1 %or_ln148, i2 %zext_ln148, i2 2" [firmware/BDT.h:148]   --->   Operation 16 'select' 'select_ln148' <Predicate = (or_ln148_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148_4 = select i1 %or_ln148_4, i2 %select_ln148, i2 3" [firmware/BDT.h:148]   --->   Operation 17 'select' 'select_ln148_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.60ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 60830, i32 49020, i32 47260, i32 4294948616, i2 %select_ln148_4" [firmware/BDT.h:149]   --->   Operation 18 'mux' 'agg_result' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln153 = ret i32 %agg_result" [firmware/BDT.h:153]   --->   Operation 19 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln0 (specpipeline) [ 00]
p_read22         (read        ) [ 00]
p_read11         (read        ) [ 00]
comparison       (icmp        ) [ 00]
comparison_8     (icmp        ) [ 00]
comparison_9     (icmp        ) [ 00]
activation       (xor         ) [ 00]
xor_ln135        (xor         ) [ 00]
activation_16    (and         ) [ 00]
and_ln133        (and         ) [ 00]
activation_17    (and         ) [ 00]
or_ln148         (or          ) [ 01]
zext_ln148       (zext        ) [ 00]
or_ln148_4       (or          ) [ 01]
select_ln148     (select      ) [ 00]
select_ln148_4   (select      ) [ 00]
agg_result       (mux         ) [ 00]
ret_ln153        (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="p_read22_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_read11_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="comparison_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="comparison_8_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_8/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="comparison_9_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_9/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="activation_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="activation/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="xor_ln135_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="activation_16_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_16/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="and_ln133_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln133/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="activation_17_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_17/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="or_ln148_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln148_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="or_ln148_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="select_ln148_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="2" slack="0"/>
<pin id="115" dir="0" index="2" bw="2" slack="0"/>
<pin id="116" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="select_ln148_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="2" slack="0"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_4/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="agg_result_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="17" slack="0"/>
<pin id="131" dir="0" index="2" bw="17" slack="0"/>
<pin id="132" dir="0" index="3" bw="17" slack="0"/>
<pin id="133" dir="0" index="4" bw="16" slack="0"/>
<pin id="134" dir="0" index="5" bw="2" slack="0"/>
<pin id="135" dir="1" index="6" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="agg_result/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="42" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="36" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="36" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="48" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="54" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="72" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="66" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="60" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="66" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="54" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="48" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="78" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="66" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="96" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="90" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="96" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="102" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="106" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="112" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="141"><net_src comp="120" pin="3"/><net_sink comp="128" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function.4 : p_read1 | {1 }
	Port: decision_function.4 : p_read2 | {1 }
  - Chain level:
	State 1
		activation : 1
		xor_ln135 : 1
		activation_16 : 1
		and_ln133 : 1
		activation_17 : 1
		or_ln148 : 1
		zext_ln148 : 1
		or_ln148_4 : 1
		select_ln148 : 1
		select_ln148_4 : 1
		agg_result : 2
		ret_ln153 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    comparison_fu_48   |    0    |    20   |
|   icmp   |   comparison_8_fu_54  |    0    |    20   |
|          |   comparison_9_fu_60  |    0    |    20   |
|----------|-----------------------|---------|---------|
|    mux   |   agg_result_fu_128   |    0    |    20   |
|----------|-----------------------|---------|---------|
|          |  activation_16_fu_78  |    0    |    2    |
|    and   |    and_ln133_fu_84    |    0    |    2    |
|          |  activation_17_fu_90  |    0    |    2    |
|----------|-----------------------|---------|---------|
|    xor   |    activation_fu_66   |    0    |    2    |
|          |    xor_ln135_fu_72    |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |     or_ln148_fu_96    |    0    |    2    |
|          |   or_ln148_4_fu_106   |    0    |    2    |
|----------|-----------------------|---------|---------|
|  select  |  select_ln148_fu_112  |    0    |    2    |
|          | select_ln148_4_fu_120 |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |  p_read22_read_fu_36  |    0    |    0    |
|          |  p_read11_read_fu_42  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln148_fu_102   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    98   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   98   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   98   |
+-----------+--------+--------+
