$date
  Tue Oct 25 17:01:51 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 16 ! x[15:0] $end
$var reg 16 " y[15:0] $end
$var reg 16 # s[15:0] $end
$scope module dut $end
$var reg 16 $ a[15:0] $end
$var reg 16 % b[15:0] $end
$var reg 16 & alu_out[15:0] $end
$upscope $end
$enddefinitions $end
#0
b1111111111111111 !
b0101010101010101 "
b1010101010101010 #
b1111111111111111 $
b0101010101010101 %
b1010101010101010 &
#5000000
