#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Mon Feb 24 14:07:03 2014
# Process ID: 5668
# Log file: H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/vivado.log
# Journal file: H:/Users/ygg001/Desktop/LAB_4_FILES/project_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {H:\Users\ygg001\Desktop\LAB_4_FILES\project_1\project_1.xpr}
INFO: [Project 1-313] Project file moved from 'U:/private/ELEC444/LAB_4_FILES/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2013.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 910.340 ; gain = 91.434
open_bd_design {H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Successfully read diagram <system> from BD file <H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 985.941 ; gain = 33.230
export_hardware [get_files H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.srcs/sources_1/bd/system/system.bd]
Exporting to file H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.sdk/SDK/SDK_Export/hw/system.xml
export_hardware: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1128.332 ; gain = 6.406
launch_sdk -workspace H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.sdk/SDK/SDK_Export -hwspec H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.sdk/SDK/SDK_Export -hwspec H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
reset_run synth_1
save_bd_design
Wrote  : <H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.srcs/sources_1/bd/system/system.bd> 
launch_runs impl_1
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : <H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
[Mon Feb 24 14:54:25 2014] Launched synth_1...
Run output will be captured here: H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.runs/synth_1/runme.log
[Mon Feb 24 14:54:25 2014] Launched impl_1...
Run output will be captured here: H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1257.129 ; gain = 30.340
export_hardware [get_files H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.srcs/sources_1/bd/system/system.bd]
Exporting to file H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.sdk/SDK/SDK_Export/hw/system.xml
export_hardware: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1379.008 ; gain = 4.602
launch_sdk -workspace H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.sdk/SDK/SDK_Export -hwspec H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.sdk/SDK/SDK_Export -hwspec H:/Users/ygg001/Desktop/LAB_4_FILES/project_1/project_1.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 16:24:30 2014...
