#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jun 20 15:23:36 2016
# Process ID: 4337
# Current directory: /home/josefonseca/Documents/thesis/verilog/network
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/network/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/network/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Synth /home/josefonseca/Documents/thesis/verilog/network/Synth -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.2 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse {/home/josefonseca/Documents/thesis/verilog/network/network.v /home/josefonseca/Documents/thesis/verilog/network/weightRAM.v /home/josefonseca/Documents/thesis/verilog/network/array_prod.v /home/josefonseca/Documents/thesis/verilog/network/sigmoid.v /home/josefonseca/Documents/thesis/verilog/network/gate.v /home/josefonseca/Documents/thesis/verilog/network/tanh.v /home/josefonseca/Documents/thesis/verilog/network/dot_prod.v /home/josefonseca/Documents/thesis/verilog/network/test.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/josefonseca/Documents/thesis/verilog/network/tb_network.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs impl_1
wait_on_run impl_1
add_files -norecurse /home/josefonseca/Documents/thesis/verilog/network/top_network.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files /home/josefonseca/Documents/thesis/verilog/network/top_network.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/josefonseca/Documents/thesis/verilog/network/top_network.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files -fileset sim_1 /home/josefonseca/Documents/thesis/verilog/network/tb_network.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/josefonseca/Documents/thesis/verilog/network/tb_top_network.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
create_fileset -constrset lstm_const
file mkdir /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.srcs/lstm_const
file mkdir /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.srcs/lstm_const/new
close [ open /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.srcs/lstm_const/new/timing.xdc w ]
add_files -fileset lstm_const /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.srcs/lstm_const/new/timing.xdc
add_files -fileset lstm_const -norecurse /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.srcs/lstm_const/new/timing.xdc
set_property constrset lstm_const [get_runs synth_1]
set_property constrset lstm_const [get_runs impl_1]
open_run synth_1 -name synth_1
create_clock -period 10.000 -name clock -waveform {0.000 5.000} [get_ports -filter { NAME =~  "*clock*" && DIRECTION == "IN" }]
set_property target_constrs_file /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.srcs/lstm_const/new/timing.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
create_run synth_2 -flow {Vivado Synthesis 2015} -strategy {Vivado Synthesis Defaults}
current_run [get_runs synth_2]
set_property strategy Flow_PerfOptimized_high [get_runs synth_2]
close_design
launch_runs synth_2
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2
wait_on_run synth_2
launch_runs impl_2
wait_on_run impl_2
reset_run synth_2
launch_runs impl_2
wait_on_run impl_2
open_run impl_2
close_design
open_run synth_2 -name synth_2
create_clock -period 10.000 -name clock -waveform {0.000 5.000} [get_ports -filter { NAME =~  "*clock*" && DIRECTION == "IN" }]
save_constraints
close_design
reset_run synth_2
launch_runs synth_2
wait_on_run synth_2
launch_runs impl_2
wait_on_run impl_2
open_run impl_2
create_run synth_3 -flow {Vivado Synthesis 2015} -strategy Flow_PerfOptimized_high
current_run [get_runs synth_3]
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_3]
set_property STEPS.SYNTH_DESIGN.ARGS.CASCADE_DSP force [get_runs synth_3]
launch_runs synth_3
wait_on_run synth_3
launch_runs impl_3
wait_on_run impl_3
reset_run impl_3 -noclean_dir 
close_design
reset_run synth_3
launch_runs synth_3
wait_on_run synth_3
