0.7
2020.2
May 22 2024
19:03:11
C:/RISC_FPGA_PROJEKT/RISC_FPGA_PROJEKT.srcs/sim_1/new/ALU_Testbench.vhd,1731483701,vhdl,,,,alu_tb,,,,,,,,
C:/RISC_FPGA_PROJEKT/RISC_FPGA_PROJEKT.srcs/sim_1/new/Register_File_Testbench.vhd,1731483316,vhdl,,,,registerfile_tb,,,,,,,,
C:/RISC_FPGA_PROJEKT/RISC_FPGA_PROJEKT.srcs/sources_1/new/ALU.vhd,1731483084,vhdl,,,,alu,,,,,,,,
C:/RISC_FPGA_PROJEKT/RISC_FPGA_PROJEKT.srcs/sources_1/new/Register_File.vhd,1731483494,vhdl,,,,registerfile,,,,,,,,
