-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_scale_and_twoNorm_noScaled is
port (
    dualInfeasConstr_axpyfifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    dualInfeasConstr_axpyfifo_empty_n : IN STD_LOGIC;
    dualInfeasConstr_axpyfifo_read : OUT STD_LOGIC;
    dPrimalInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    dPrimalInfeasRes_full_n : IN STD_LOGIC;
    dPrimalInfeasRes_write : OUT STD_LOGIC;
    n : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    n_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_scale_and_twoNorm_noScaled is 
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal twoNorm_U0_ap_start : STD_LOGIC;
    signal twoNorm_U0_ap_done : STD_LOGIC;
    signal twoNorm_U0_ap_continue : STD_LOGIC;
    signal twoNorm_U0_ap_idle : STD_LOGIC;
    signal twoNorm_U0_ap_ready : STD_LOGIC;
    signal twoNorm_U0_dualInfeasConstr_axpyfifo_read : STD_LOGIC;
    signal twoNorm_U0_dPrimalInfeasRes_din : STD_LOGIC_VECTOR (63 downto 0);
    signal twoNorm_U0_dPrimalInfeasRes_write : STD_LOGIC;

    component Infeasi_Res_S2_twoNorm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dualInfeasConstr_axpyfifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasConstr_axpyfifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_axpyfifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_axpyfifo_empty_n : IN STD_LOGIC;
        dualInfeasConstr_axpyfifo_read : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (31 downto 0);
        dPrimalInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dPrimalInfeasRes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dPrimalInfeasRes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dPrimalInfeasRes_full_n : IN STD_LOGIC;
        dPrimalInfeasRes_write : OUT STD_LOGIC );
    end component;



begin
    twoNorm_U0 : component Infeasi_Res_S2_twoNorm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => twoNorm_U0_ap_start,
        ap_done => twoNorm_U0_ap_done,
        ap_continue => twoNorm_U0_ap_continue,
        ap_idle => twoNorm_U0_ap_idle,
        ap_ready => twoNorm_U0_ap_ready,
        dualInfeasConstr_axpyfifo_dout => dualInfeasConstr_axpyfifo_dout,
        dualInfeasConstr_axpyfifo_num_data_valid => ap_const_lv3_0,
        dualInfeasConstr_axpyfifo_fifo_cap => ap_const_lv3_0,
        dualInfeasConstr_axpyfifo_empty_n => dualInfeasConstr_axpyfifo_empty_n,
        dualInfeasConstr_axpyfifo_read => twoNorm_U0_dualInfeasConstr_axpyfifo_read,
        n => n,
        dPrimalInfeasRes_din => twoNorm_U0_dPrimalInfeasRes_din,
        dPrimalInfeasRes_num_data_valid => ap_const_lv3_0,
        dPrimalInfeasRes_fifo_cap => ap_const_lv3_0,
        dPrimalInfeasRes_full_n => dPrimalInfeasRes_full_n,
        dPrimalInfeasRes_write => twoNorm_U0_dPrimalInfeasRes_write);




    ap_done <= twoNorm_U0_ap_done;
    ap_idle <= twoNorm_U0_ap_idle;
    ap_ready <= twoNorm_U0_ap_ready;
    dPrimalInfeasRes_din <= twoNorm_U0_dPrimalInfeasRes_din;
    dPrimalInfeasRes_write <= twoNorm_U0_dPrimalInfeasRes_write;
    dualInfeasConstr_axpyfifo_read <= twoNorm_U0_dualInfeasConstr_axpyfifo_read;
    twoNorm_U0_ap_continue <= ap_continue;
    twoNorm_U0_ap_start <= ap_start;
end behav;
