\hypertarget{stm32f4xx__hal__tim__ex_8h_source}{}\doxysection{stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}
\label{stm32f4xx__hal__tim__ex_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_tim\_ex.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_tim\_ex.h}}
\mbox{\hyperlink{stm32f4xx__hal__tim__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{38 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#ifndef \_\_STM32F4xx\_HAL\_TIM\_EX\_H}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#define \_\_STM32F4xx\_HAL\_TIM\_EX\_H}}
\DoxyCodeLine{41 }
\DoxyCodeLine{42 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{43  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{45 }
\DoxyCodeLine{46 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{48 }
\DoxyCodeLine{57 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/} }
\DoxyCodeLine{58 }
\DoxyCodeLine{63 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{64 \{}
\DoxyCodeLine{65                                   }
\DoxyCodeLine{66   uint32\_t \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a08e8f098cb51159344135bab57d82d85}{IC1Polarity}};            }
\DoxyCodeLine{69   uint32\_t \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_ac6c54e891cbe5afec92676219978209e}{IC1Prescaler}};        }
\DoxyCodeLine{72   uint32\_t \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a2d349ca17282be59dd09dc9b10948d24}{IC1Filter}};           }
\DoxyCodeLine{74   uint32\_t \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a822efefca8a13af284e84070bd19bb91}{Commutation\_Delay}};  }
\DoxyCodeLine{76 \} \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{TIM\_HallSensor\_InitTypeDef}};}
\DoxyCodeLine{77 }
\DoxyCodeLine{81 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{82   uint32\_t  \mbox{\hyperlink{struct_t_i_m___master_config_type_def_a908a6c1b46cb203c0b8b59b490e1114e}{MasterOutputTrigger}};   }
\DoxyCodeLine{84   uint32\_t  \mbox{\hyperlink{struct_t_i_m___master_config_type_def_a45ddfca310a1180e19fc24b36f8e9585}{MasterSlaveMode}};       }
\DoxyCodeLine{86 \}\mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\_MasterConfigTypeDef}};}
\DoxyCodeLine{87 }
\DoxyCodeLine{91 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{92 \{}
\DoxyCodeLine{93   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5e97751b5e397414e2a5120eb5cef7c6}{OffStateRunMode}};          }
\DoxyCodeLine{95   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a49f39e31ac019b9b7a20751bfd01c6c4}{OffStateIDLEMode}};          }
\DoxyCodeLine{97   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_ab00ae9fa5c6daa6319883863dee6e40a}{LockLevel}};                  }
\DoxyCodeLine{99   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a4bdc5aec84be4b728b55028491f261d4}{DeadTime}};                    }
\DoxyCodeLine{101   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a8962430194b43ac28a14c96dd9cc44e6}{BreakState}};                  }
\DoxyCodeLine{103   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_ae15ddbf3087f9a2129a52a1317339ea7}{BreakPolarity}};              }
\DoxyCodeLine{105   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_ae591f2368d0be5b77d8a746e73eabe71}{AutomaticOutput}};            }
\DoxyCodeLine{107 \}\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\_BreakDeadTimeConfigTypeDef}};}
\DoxyCodeLine{108 }
\DoxyCodeLine{109 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#define TIM\_OSSR\_ENABLE           (TIM\_BDTR\_OSSR)}}
\DoxyCodeLine{117 \textcolor{preprocessor}{\#define TIM\_OSSR\_DISABLE              ((uint32\_t)0x0000)}}
\DoxyCodeLine{118 }
\DoxyCodeLine{119 \textcolor{preprocessor}{\#define IS\_TIM\_OSSR\_STATE(STATE) (((STATE) == TIM\_OSSR\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{120 \textcolor{preprocessor}{                                  ((STATE) == TIM\_OSSR\_DISABLE))}}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define TIM\_OSSI\_ENABLE         (TIM\_BDTR\_OSSI)}}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define TIM\_OSSI\_DISABLE            ((uint32\_t)0x0000)}}
\DoxyCodeLine{130 }
\DoxyCodeLine{131 \textcolor{preprocessor}{\#define IS\_TIM\_OSSI\_STATE(STATE) (((STATE) == TIM\_OSSI\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{132 \textcolor{preprocessor}{                                  ((STATE) == TIM\_OSSI\_DISABLE))}}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_OFF      ((uint32\_t)0x0000)}}
\DoxyCodeLine{140 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_1            (TIM\_BDTR\_LOCK\_0)}}
\DoxyCodeLine{141 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_2            (TIM\_BDTR\_LOCK\_1)}}
\DoxyCodeLine{142 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_3            (TIM\_BDTR\_LOCK)}}
\DoxyCodeLine{143 }
\DoxyCodeLine{144 \textcolor{preprocessor}{\#define IS\_TIM\_LOCK\_LEVEL(LEVEL) (((LEVEL) == TIM\_LOCKLEVEL\_OFF) || \(\backslash\)}}
\DoxyCodeLine{145 \textcolor{preprocessor}{                                  ((LEVEL) == TIM\_LOCKLEVEL\_1) || \(\backslash\)}}
\DoxyCodeLine{146 \textcolor{preprocessor}{                                  ((LEVEL) == TIM\_LOCKLEVEL\_2) || \(\backslash\)}}
\DoxyCodeLine{147 \textcolor{preprocessor}{                                  ((LEVEL) == TIM\_LOCKLEVEL\_3)) }}
\DoxyCodeLine{154 \textcolor{preprocessor}{\#define TIM\_BREAK\_ENABLE          (TIM\_BDTR\_BKE)}}
\DoxyCodeLine{155 \textcolor{preprocessor}{\#define TIM\_BREAK\_DISABLE         ((uint32\_t)0x0000)}}
\DoxyCodeLine{156 }
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_STATE(STATE) (((STATE) == TIM\_BREAK\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{158 \textcolor{preprocessor}{                                   ((STATE) == TIM\_BREAK\_DISABLE))}}
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define TIM\_BREAKPOLARITY\_LOW        ((uint32\_t)0x0000)}}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define TIM\_BREAKPOLARITY\_HIGH       (TIM\_BDTR\_BKP)}}
\DoxyCodeLine{167 }
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_POLARITY(POLARITY) (((POLARITY) == TIM\_BREAKPOLARITY\_LOW) || \(\backslash\)}}
\DoxyCodeLine{169 \textcolor{preprocessor}{                                         ((POLARITY) == TIM\_BREAKPOLARITY\_HIGH))}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define TIM\_AUTOMATICOUTPUT\_ENABLE           (TIM\_BDTR\_AOE)}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define TIM\_AUTOMATICOUTPUT\_DISABLE          ((uint32\_t)0x0000)}}
\DoxyCodeLine{178 }
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE(STATE) (((STATE) == TIM\_AUTOMATICOUTPUT\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{180 \textcolor{preprocessor}{                                              ((STATE) == TIM\_AUTOMATICOUTPUT\_DISABLE))}}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define TIM\_TRGO\_RESET            ((uint32\_t)0x0000)             }}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define TIM\_TRGO\_ENABLE           (TIM\_CR2\_MMS\_0)           }}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define TIM\_TRGO\_UPDATE           (TIM\_CR2\_MMS\_1)             }}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC1              ((TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0))    }}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC1REF           (TIM\_CR2\_MMS\_2)           }}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC2REF           ((TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_0))          }}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC3REF           ((TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1))           }}
\DoxyCodeLine{195 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC4REF           ((TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0))   }}
\DoxyCodeLine{196 }
\DoxyCodeLine{197 \textcolor{preprocessor}{\#define IS\_TIM\_TRGO\_SOURCE(SOURCE) (((SOURCE) == TIM\_TRGO\_RESET) || \(\backslash\)}}
\DoxyCodeLine{198 \textcolor{preprocessor}{                                    ((SOURCE) == TIM\_TRGO\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{199 \textcolor{preprocessor}{                                    ((SOURCE) == TIM\_TRGO\_UPDATE) || \(\backslash\)}}
\DoxyCodeLine{200 \textcolor{preprocessor}{                                    ((SOURCE) == TIM\_TRGO\_OC1) || \(\backslash\)}}
\DoxyCodeLine{201 \textcolor{preprocessor}{                                    ((SOURCE) == TIM\_TRGO\_OC1REF) || \(\backslash\)}}
\DoxyCodeLine{202 \textcolor{preprocessor}{                                    ((SOURCE) == TIM\_TRGO\_OC2REF) || \(\backslash\)}}
\DoxyCodeLine{203 \textcolor{preprocessor}{                                    ((SOURCE) == TIM\_TRGO\_OC3REF) || \(\backslash\)}}
\DoxyCodeLine{204 \textcolor{preprocessor}{                                    ((SOURCE) == TIM\_TRGO\_OC4REF))}}
\DoxyCodeLine{205       }
\DoxyCodeLine{206    }
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define TIM\_MASTERSLAVEMODE\_ENABLE          ((uint32\_t)0x0080)}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define TIM\_MASTERSLAVEMODE\_DISABLE         ((uint32\_t)0x0000)}}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define IS\_TIM\_MSM\_STATE(STATE) (((STATE) == TIM\_MASTERSLAVEMODE\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{218 \textcolor{preprocessor}{                                 ((STATE) == TIM\_MASTERSLAVEMODE\_DISABLE))}}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define TIM\_COMMUTATION\_TRGI              (TIM\_CR2\_CCUS)}}
\DoxyCodeLine{227 \textcolor{preprocessor}{\#define TIM\_COMMUTATION\_SOFTWARE          ((uint32\_t)0x0000)}}
\DoxyCodeLine{236 \textcolor{preprocessor}{\#define TIM\_TIM2\_TIM8\_TRGO                     (0x00000000)}}
\DoxyCodeLine{237 \textcolor{preprocessor}{\#define TIM\_TIM2\_ETH\_PTP                       (0x00000400)}}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define TIM\_TIM2\_USBFS\_SOF                     (0x00000800)}}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define TIM\_TIM2\_USBHS\_SOF                     (0x00000C00)}}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define TIM\_TIM5\_GPIO                          (0x00000000)}}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define TIM\_TIM5\_LSI                           (0x00000040)}}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define TIM\_TIM5\_LSE                           (0x00000080)}}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define TIM\_TIM5\_RTC                           (0x000000C0)}}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define TIM\_TIM11\_GPIO                         (0x00000000)}}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define TIM\_TIM11\_HSE                          (0x00000002)}}
\DoxyCodeLine{246 }
\DoxyCodeLine{247 \textcolor{preprocessor}{\#define IS\_TIM\_REMAP(TIM\_REMAP)  (((TIM\_REMAP) == TIM\_TIM2\_TIM8\_TRGO)||\(\backslash\)}}
\DoxyCodeLine{248 \textcolor{preprocessor}{                                  ((TIM\_REMAP) == TIM\_TIM2\_ETH\_PTP)||\(\backslash\)}}
\DoxyCodeLine{249 \textcolor{preprocessor}{                                  ((TIM\_REMAP) == TIM\_TIM2\_USBFS\_SOF)||\(\backslash\)}}
\DoxyCodeLine{250 \textcolor{preprocessor}{                                  ((TIM\_REMAP) == TIM\_TIM2\_USBHS\_SOF)||\(\backslash\)}}
\DoxyCodeLine{251 \textcolor{preprocessor}{                                  ((TIM\_REMAP) == TIM\_TIM5\_GPIO)||\(\backslash\)}}
\DoxyCodeLine{252 \textcolor{preprocessor}{                                  ((TIM\_REMAP) == TIM\_TIM5\_LSI)||\(\backslash\)}}
\DoxyCodeLine{253 \textcolor{preprocessor}{                                  ((TIM\_REMAP) == TIM\_TIM5\_LSE)||\(\backslash\)}}
\DoxyCodeLine{254 \textcolor{preprocessor}{                                  ((TIM\_REMAP) == TIM\_TIM5\_RTC)||\(\backslash\)}}
\DoxyCodeLine{255 \textcolor{preprocessor}{                                  ((TIM\_REMAP) == TIM\_TIM11\_GPIO)||\(\backslash\)}}
\DoxyCodeLine{256 \textcolor{preprocessor}{                                  ((TIM\_REMAP) == TIM\_TIM11\_HSE))}}
\DoxyCodeLine{257 }
\DoxyCodeLine{266 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{267 }
\DoxyCodeLine{268 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{269 }
\DoxyCodeLine{270 \textcolor{comment}{/*  Timer Hall Sensor functions  **********************************************/}}
\DoxyCodeLine{271 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_HallSensor\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{TIM\_HallSensor\_InitTypeDef}}* sConfig);}
\DoxyCodeLine{272 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_HallSensor\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim);}
\DoxyCodeLine{273 }
\DoxyCodeLine{274 \textcolor{keywordtype}{void} HAL\_TIMEx\_HallSensor\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim);}
\DoxyCodeLine{275 \textcolor{keywordtype}{void} HAL\_TIMEx\_HallSensor\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim);}
\DoxyCodeLine{276 }
\DoxyCodeLine{277  \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{278 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_HallSensor\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim);}
\DoxyCodeLine{279 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_HallSensor\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim);}
\DoxyCodeLine{280 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{281 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_HallSensor\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim);}
\DoxyCodeLine{282 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_HallSensor\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim);}
\DoxyCodeLine{283 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{284 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_HallSensor\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{285 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_HallSensor\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim);}
\DoxyCodeLine{286 }
\DoxyCodeLine{287 \textcolor{comment}{/*  Timer Complementary Output Compare functions  *****************************/}}
\DoxyCodeLine{288 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{289 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_OCN\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel);}
\DoxyCodeLine{290 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_OCN\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel);}
\DoxyCodeLine{291 }
\DoxyCodeLine{292 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{293 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_OCN\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel);}
\DoxyCodeLine{294 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_OCN\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel);}
\DoxyCodeLine{295 }
\DoxyCodeLine{296 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{297 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_OCN\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{298 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_OCN\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel);}
\DoxyCodeLine{299 }
\DoxyCodeLine{300 \textcolor{comment}{/*  Timer Complementary PWM functions  ****************************************/}}
\DoxyCodeLine{301 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{302 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_PWMN\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel);}
\DoxyCodeLine{303 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_PWMN\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel);}
\DoxyCodeLine{304 }
\DoxyCodeLine{305 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{306 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_PWMN\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel);}
\DoxyCodeLine{307 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_PWMN\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel);}
\DoxyCodeLine{308 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{309 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_PWMN\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{310 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_PWMN\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Channel);}
\DoxyCodeLine{311 }
\DoxyCodeLine{312 \textcolor{comment}{/*  Timer Complementary One Pulse functions  **********************************/}}
\DoxyCodeLine{313 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{314 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_OnePulseN\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t OutputChannel);}
\DoxyCodeLine{315 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_OnePulseN\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t OutputChannel);}
\DoxyCodeLine{316 }
\DoxyCodeLine{317 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{318 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_OnePulseN\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t OutputChannel);}
\DoxyCodeLine{319 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_OnePulseN\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t OutputChannel);}
\DoxyCodeLine{320 }
\DoxyCodeLine{321 \textcolor{comment}{/* Extnsion Control functions  ************************************************/}}
\DoxyCodeLine{322 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_ConfigCommutationEvent(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t  InputTrigger, uint32\_t  CommutationSource);}
\DoxyCodeLine{323 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_ConfigCommutationEvent\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t  InputTrigger, uint32\_t  CommutationSource);}
\DoxyCodeLine{324 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_ConfigCommutationEvent\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t  InputTrigger, uint32\_t  CommutationSource);}
\DoxyCodeLine{325 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_MasterConfigSynchronization(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, \mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\_MasterConfigTypeDef}} * sMasterConfig);}
\DoxyCodeLine{326 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_ConfigBreakDeadTime(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\_BreakDeadTimeConfigTypeDef}} *sBreakDeadTimeConfig);}
\DoxyCodeLine{327 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_RemapConfig(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim, uint32\_t Remap);}
\DoxyCodeLine{328 }
\DoxyCodeLine{329 \textcolor{comment}{/* Extension Callback *********************************************************/}}
\DoxyCodeLine{330 \textcolor{keywordtype}{void} HAL\_TIMEx\_CommutationCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim);}
\DoxyCodeLine{331 \textcolor{keywordtype}{void} HAL\_TIMEx\_BreakCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim);}
\DoxyCodeLine{332 \textcolor{keywordtype}{void} HAL\_TIMEx\_DMACommutationCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{333 }
\DoxyCodeLine{334 \textcolor{comment}{/* Extension Peripheral State functions  **************************************/}}
\DoxyCodeLine{335 \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIMEx\_HallSensor\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}* htim);}
\DoxyCodeLine{336 }
\DoxyCodeLine{345 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{346 \}}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{348 }
\DoxyCodeLine{349 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F4xx\_HAL\_TIM\_EX\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{350 }
\DoxyCodeLine{351 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
