// Seed: 1622438427
module module_0 ();
  reg id_2, id_3;
  assign id_2 = id_3;
  parameter id_4 = "";
  initial begin : LABEL_0
    begin : LABEL_0
      id_1 <= id_2 - id_4;
    end
    #1{-1, 1 - id_2, -1'h0, 1} = id_4;
    id_2 = -1;
    id_3 <= 1;
  end
  assign id_1 = 1;
endmodule
module module_1 ();
  parameter id_1 = -1'h0;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  always id_2 = id_2;
  parameter id_3 = -1;
  assign id_2 = id_2;
  always if (-1) if (id_1) id_2 <= 1;
  wire id_4;
endmodule
