

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Tue Mar 28 06:22:11 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1421006337|  1421006337|  14.210 sec|  14.210 sec|  1421006338|  1421006338|     none|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_conv_7x7_fu_504                     |conv_7x7                     |   171121|   171121|   1.711 ms|   1.711 ms|  171121|  171121|     none|
        |grp_store_output_tile_to_DRAM_fu_526    |store_output_tile_to_DRAM    |     1850|     1850|  18.500 us|  18.500 us|    1850|    1850|     none|
        |grp_load_layer_params_from_DRAM_fu_556  |load_layer_params_from_DRAM  |      612|      612|   6.120 us|   6.120 us|     612|     612|     none|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                                                              |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL                                           |  1421006336|  1421006336|   2775403|          -|          -|   512|        no|
        | + INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |        7186|        7186|        12|          1|          1|  7176|       yes|
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    551|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    8|    2834|   5273|    -|
|Memory           |       30|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|   1966|    -|
|Register         |        -|    -|    1390|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       34|   10|    4224|   7950|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|    4|       3|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                         |control_s_axi                |        0|   0|  316|   552|    0|
    |grp_conv_7x7_fu_504                     |conv_7x7                     |        0|   7|  768|  1694|    0|
    |fm_m_axi_U                              |fm_m_axi                     |        2|   0|  537|   677|    0|
    |grp_load_layer_params_from_DRAM_fu_556  |load_layer_params_from_DRAM  |        0|   0|  317|   810|    0|
    |mul_2ns_22ns_23_1_1_U68                 |mul_2ns_22ns_23_1_1          |        0|   0|    0|    24|    0|
    |grp_store_output_tile_to_DRAM_fu_526    |store_output_tile_to_DRAM    |        0|   1|  359|   839|    0|
    |wt_m_axi_U                              |wt_m_axi                     |        2|   0|  537|   677|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+
    |Total                                   |                             |        4|   8| 2834|  5273|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_7ns_3s_11_1_1_U69   |mac_muladd_5ns_7ns_3s_11_1_1   |  i0 * i1 + i2|
    |mac_muladd_6ns_7ns_6ns_12_1_1_U70  |mac_muladd_6ns_7ns_6ns_12_1_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_in_buf_V_0_U       |conv_in_buf_V_0       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_in_buf_V_1_U       |conv_in_buf_V_0       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_in_buf_V_2_U       |conv_in_buf_V_0       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_out_buf_0_V_U      |conv_out_buf_0_V      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_1_V_U      |conv_out_buf_0_V      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_2_V_U      |conv_out_buf_0_V      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_3_V_U      |conv_out_buf_0_V      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_wt_buf_ping_V_0_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_1_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_2_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_3_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_4_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_5_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_6_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_0_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_1_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_2_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_3_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_4_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_5_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_6_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       30|  0|   0|    0| 10192|  336|    21|       163072|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_994_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln34_2_fu_745_p2                |         +|   0|  0|  14|          13|           1|
    |add_ln34_fu_772_p2                  |         +|   0|  0|  10|           2|           1|
    |add_ln37_1_fu_862_p2                |         +|   0|  0|  12|          12|           1|
    |add_ln37_fu_818_p2                  |         +|   0|  0|  14|           6|           1|
    |add_ln39_1_fu_898_p2                |         +|   0|  0|  12|          11|          11|
    |add_ln39_fu_755_p2                  |         +|   0|  0|  12|          11|          11|
    |add_ln42_fu_856_p2                  |         +|   0|  0|  14|           6|           1|
    |add_ln46_1_fu_730_p2                |         +|   0|  0|  12|          11|          11|
    |add_ln46_2_fu_850_p2                |         +|   0|  0|  14|           7|           3|
    |add_ln46_fu_950_p2                  |         +|   0|  0|  12|          12|          12|
    |add_ln49_1_fu_985_p2                |         +|   0|  0|  23|          23|          23|
    |add_ln49_2_fu_1002_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln49_fu_979_p2                  |         +|   0|  0|  23|          23|          23|
    |add_ln62_2_fu_656_p2                |         +|   0|  0|  13|          10|           1|
    |add_ln62_fu_668_p2                  |         +|   0|  0|  13|           5|           1|
    |add_ln65_fu_1056_p2                 |         +|   0|  0|  14|           6|           1|
    |and_ln34_fu_812_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1333                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op218_readreq_state7   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op229_read_state14     |       and|   0|  0|   2|           1|           1|
    |empty_fu_760_p2                     |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln34_fu_766_p2                 |      icmp|   0|  0|  12|          13|          11|
    |icmp_ln37_fu_778_p2                 |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln42_fu_806_p2                 |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln46_fu_955_p2                 |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln62_fu_662_p2                 |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln65_fu_674_p2                 |      icmp|   0|  0|  10|           6|           7|
    |p_mid126_fu_740_p2                  |      icmp|   0|  0|  11|          11|          10|
    |p_mid13_fu_903_p2                   |      icmp|   0|  0|  11|          11|          10|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state19_on_subcall_done    |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_on_subcall_done    |        or|   0|  0|   2|           1|           1|
    |or_ln37_fu_824_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_961_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln34_1_fu_792_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln34_2_fu_885_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln34_3_fu_890_p3             |    select|   0|  0|  11|           1|          11|
    |select_ln34_fu_784_p3               |    select|   0|  0|   6|           1|           1|
    |select_ln37_1_fu_838_p3             |    select|   0|  0|   6|           1|           6|
    |select_ln37_2_fu_909_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln37_3_fu_916_p3             |    select|   0|  0|  11|           1|          11|
    |select_ln37_4_fu_868_p3             |    select|   0|  0|  12|           1|           1|
    |select_ln37_fu_830_p3               |    select|   0|  0|   6|           1|           1|
    |select_ln62_1_fu_680_p3             |    select|   0|  0|   5|           1|           5|
    |select_ln62_fu_692_p3               |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |xor_ln34_fu_800_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 551|         404|         375|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |                            Name                            | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                   |  329|         71|    1|         71|
    |ap_enable_reg_pp0_iter1                                     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11                                    |    9|          2|    1|          2|
    |ap_phi_mux_c_phi_fu_450_p4                                  |    9|          2|    2|          4|
    |ap_phi_mux_i_phi_fu_472_p4                                  |    9|          2|    6|         12|
    |ap_phi_mux_storemerge_phi_fu_494_p4                         |    9|          2|   16|         32|
    |ap_phi_reg_pp0_iter2_storemerge_reg_490                     |    9|          2|   16|         32|
    |c_reg_446                                                   |    9|          2|    2|          4|
    |conv_in_buf_V_0_address0                                    |   14|          3|   12|         36|
    |conv_in_buf_V_0_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_0_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_1_address0                                    |   14|          3|   12|         36|
    |conv_in_buf_V_1_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_1_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_2_address0                                    |   14|          3|   12|         36|
    |conv_in_buf_V_2_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_2_ce1                                         |    9|          2|    1|          2|
    |conv_out_buf_0_V_address0                                   |   20|          4|    9|         36|
    |conv_out_buf_0_V_ce0                                        |   20|          4|    1|          4|
    |conv_out_buf_0_V_d0                                         |   14|          3|   16|         48|
    |conv_out_buf_0_V_we0                                        |   14|          3|    1|          3|
    |conv_out_buf_1_V_address0                                   |   14|          3|    9|         27|
    |conv_out_buf_1_V_ce0                                        |   14|          3|    1|          3|
    |conv_out_buf_1_V_we0                                        |    9|          2|    1|          2|
    |conv_out_buf_2_V_address0                                   |   14|          3|    9|         27|
    |conv_out_buf_2_V_ce0                                        |   14|          3|    1|          3|
    |conv_out_buf_2_V_we0                                        |    9|          2|    1|          2|
    |conv_out_buf_3_V_address0                                   |   14|          3|    9|         27|
    |conv_out_buf_3_V_ce0                                        |   14|          3|    1|          3|
    |conv_out_buf_3_V_we0                                        |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_0_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_0_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_0_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_0_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_1_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_1_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_1_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_1_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_2_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_2_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_2_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_2_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_3_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_3_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_3_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_3_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_4_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_4_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_4_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_4_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_5_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_5_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_5_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_5_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_6_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_6_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_6_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_6_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_0_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_0_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_0_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_0_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_1_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_1_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_1_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_1_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_2_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_2_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_2_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_2_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_3_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_3_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_3_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_3_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_4_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_4_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_4_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_4_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_5_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_5_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_5_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_5_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_6_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_6_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_6_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_6_we0                                    |    9|          2|    1|          2|
    |fm_AWVALID                                                  |    9|          2|    1|          2|
    |fm_BREADY                                                   |    9|          2|    1|          2|
    |fm_WVALID                                                   |    9|          2|    1|          2|
    |fm_blk_n_AR                                                 |    9|          2|    1|          2|
    |fm_blk_n_R                                                  |    9|          2|    1|          2|
    |grp_conv_7x7_fu_504_W_buf10_q0                              |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf10_q1                              |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf11_q0                              |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf11_q1                              |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf6_q0                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf6_q1                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf7_q0                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf7_q1                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf8_q0                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf8_q1                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf9_q0                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf9_q1                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf_q0                                |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf_q1                                |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_p_read                                  |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_p_read1                                 |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_p_read2                                 |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_p_read3                                 |   14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_556_kernel_group_offset  |   81|         17|    4|         68|
    |grp_load_layer_params_from_DRAM_fu_556_p_read               |   25|          5|   16|         80|
    |grp_load_layer_params_from_DRAM_fu_556_p_read1              |   25|          5|   16|         80|
    |grp_load_layer_params_from_DRAM_fu_556_p_read2              |   25|          5|   16|         80|
    |grp_load_layer_params_from_DRAM_fu_556_p_read3              |   25|          5|   16|         80|
    |grp_store_output_tile_to_DRAM_fu_526_kernel_group           |   81|         17|    4|         68|
    |i_reg_468                                                   |    9|          2|    6|         12|
    |indvar_flatten38_reg_435                                    |    9|          2|   13|         26|
    |indvar_flatten49_reg_401                                    |    9|          2|   10|         20|
    |indvar_flatten_reg_457                                      |    9|          2|   12|         24|
    |j_reg_479                                                   |    9|          2|    6|         12|
    |ti_reg_412                                                  |    9|          2|    5|         10|
    |tj_reg_423                                                  |    9|          2|    6|         12|
    |wt_ARVALID                                                  |    9|          2|    1|          2|
    |wt_RREADY                                                   |    9|          2|    1|          2|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                       | 1966|        423|  712|       2311|
    +------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |add_ln37_reg_1290                                    |   6|   0|    6|          0|
    |add_ln39_reg_1258                                    |  11|   0|   11|          0|
    |add_ln46_2_reg_1306                                  |   7|   0|    7|          0|
    |add_ln47_reg_1341                                    |  12|   0|   12|          0|
    |add_ln49_1_reg_1330                                  |  22|   0|   23|          1|
    |add_ln62_1_reg_1231                                  |  11|   0|   11|          0|
    |add_ln62_2_reg_1202                                  |  10|   0|   10|          0|
    |add_ln65_reg_1363                                    |   6|   0|    6|          0|
    |and_ln34_reg_1284                                    |   1|   0|    1|          0|
    |ap_CS_fsm                                            |  70|   0|   70|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge_reg_490             |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_storemerge_reg_490             |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_storemerge_reg_490              |  16|   0|   16|          0|
    |c_reg_446                                            |   2|   0|    2|          0|
    |conv_bias_buf_ping_V_0_1_fu_198                      |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_1_1_fu_202                      |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_2_1_fu_206                      |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_3_1_fu_210                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_0_1_fu_214                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_1_1_fu_218                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_2_1_fu_222                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_3_1_fu_226                      |  16|   0|   16|          0|
    |empty_reg_1263                                       |   1|   0|    1|          0|
    |fm_addr_read_reg_1346                                |  16|   0|   16|          0|
    |fm_addr_reg_1335                                     |  64|   0|   64|          0|
    |grp_conv_7x7_fu_504_ap_start_reg                     |   1|   0|    1|          0|
    |grp_load_layer_params_from_DRAM_fu_556_ap_start_reg  |   1|   0|    1|          0|
    |grp_store_output_tile_to_DRAM_fu_526_ap_start_reg    |   1|   0|    1|          0|
    |i_reg_468                                            |   6|   0|    6|          0|
    |icmp_ln34_reg_1268                                   |   1|   0|    1|          0|
    |icmp_ln37_reg_1272                                   |   1|   0|    1|          0|
    |icmp_ln65_reg_1210                                   |   1|   0|    1|          0|
    |indvar_flatten38_reg_435                             |  13|   0|   13|          0|
    |indvar_flatten49_reg_401                             |  10|   0|   10|          0|
    |indvar_flatten_reg_457                               |  12|   0|   12|          0|
    |input_feature_map_read_reg_1197                      |  64|   0|   64|          0|
    |j_reg_479                                            |   6|   0|    6|          0|
    |layer_bias_read_reg_1187                             |  64|   0|   64|          0|
    |layer_weights_read_reg_1192                          |  64|   0|   64|          0|
    |mul_ln34_reg_1321                                    |  23|   0|   23|          0|
    |or_ln46_reg_1326                                     |   1|   0|    1|          0|
    |output_feature_map_read_reg_1182                     |  64|   0|   64|          0|
    |p_mid126_reg_1248                                    |   1|   0|    1|          0|
    |reg_608                                              |  16|   0|   16|          0|
    |reg_614                                              |  16|   0|   16|          0|
    |reg_620                                              |  16|   0|   16|          0|
    |reg_626                                              |  16|   0|   16|          0|
    |reg_632                                              |  16|   0|   16|          0|
    |reg_638                                              |  16|   0|   16|          0|
    |reg_644                                              |  16|   0|   16|          0|
    |reg_650                                              |  16|   0|   16|          0|
    |select_ln34_1_reg_1278                               |   2|   0|    2|          0|
    |select_ln37_1_reg_1300                               |   6|   0|    6|          0|
    |select_ln37_reg_1295                                 |   6|   0|    6|          0|
    |select_ln62_1_reg_1215                               |   5|   0|    5|          0|
    |select_ln62_reg_1226                                 |   6|   0|    6|          0|
    |ti_reg_412                                           |   5|   0|    5|          0|
    |tj_reg_423                                           |   6|   0|    6|          0|
    |trunc_ln28_reg_1238                                  |   5|   0|    5|          0|
    |trunc_ln62_reg_1221                                  |   4|   0|    4|          0|
    |zext_ln46_reg_1243                                   |   8|   0|   12|          4|
    |icmp_ln34_reg_1268                                   |  64|  32|    1|          0|
    |or_ln46_reg_1326                                     |  64|  32|    1|          0|
    |select_ln34_1_reg_1278                               |  64|  32|    2|          0|
    |select_ln37_1_reg_1300                               |  64|  32|    6|          0|
    |select_ln37_reg_1295                                 |  64|  32|    6|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |1390| 160| 1091|          5|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|m_axi_fm_AWVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_AWID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_AWSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WVALID        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WREADY        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WDATA         |  out|   32|       m_axi|            fm|       pointer|
|m_axi_fm_WSTRB         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_WLAST         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WID           |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WUSER         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_ARID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_ARSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RDATA         |   in|   32|       m_axi|            fm|       pointer|
|m_axi_fm_RLAST         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_wt_AWVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_AWID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_AWSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WVALID        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WREADY        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WDATA         |  out|   32|       m_axi|            wt|       pointer|
|m_axi_wt_WSTRB         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_WLAST         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WID           |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WUSER         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_ARID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_ARSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RDATA         |   in|   32|       m_axi|            wt|       pointer|
|m_axi_wt_RLAST         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RUSER         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BUSER         |   in|    1|       m_axi|            wt|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

