\hypertarget{union__hw__ftm__sc}{}\section{\+\_\+hw\+\_\+ftm\+\_\+sc Union Reference}
\label{union__hw__ftm__sc}\index{\+\_\+hw\+\_\+ftm\+\_\+sc@{\+\_\+hw\+\_\+ftm\+\_\+sc}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+SC -\/ Status And Control (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+sc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__sc_a3c0b194b2e73c10f8e9b3e23fed502c7}{}\label{union__hw__ftm__sc_a3c0b194b2e73c10f8e9b3e23fed502c7}

\item 
struct \hyperlink{struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+sc\+::\+\_\+hw\+\_\+ftm\+\_\+sc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__sc_a574a6db1ba20ab4ac010e860bf1028b1}{}\label{union__hw__ftm__sc_a574a6db1ba20ab4ac010e860bf1028b1}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+SC -\/ Status And Control (RW) 

Reset value\+: 0x00000000U

SC contains the overflow status flag and control bits used to configure the interrupt enable, F\+TM configuration, clock source, and prescaler factor. These controls relate to all channels within this module. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
