Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Tue Jun 11 17:42:12 2024
| Host              : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cms_pix_28_fw_top_bd_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.582        0.000                      0                28136        0.026        0.000                      0                28136        0.975        0.000                       0                  9870  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.178        0.000                      0                18306        0.032        0.000                      0                18306        3.500        0.000                       0                  9066  
clk_pl_1            0.633        0.000                      0                 1599        0.038        0.000                      0                 1599        0.975        0.000                       0                   804  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0            1.250        0.000                      0                    1        0.116        0.000                      0                    1  
clk_pl_0      clk_pl_1            0.582        0.000                      0                  806        0.026        0.000                      0                  806  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.101        0.000                      0                 8216        1.644        0.000                      0                 8216  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_1                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__12/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.744ns (13.331%)  route 4.837ns (86.669%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.557ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.500ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.510     1.673    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.127 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.813     3.940    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X19Y184        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.176     4.255    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X19Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.355 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.530     5.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X37Y59         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=135, routed)         1.318     7.254    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X44Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__12/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.403    11.533    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__12/C
                         clock pessimism              0.090    11.623    
                         clock uncertainty           -0.130    11.493    
    SLICE_X44Y152        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    11.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__12
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__15/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.744ns (13.331%)  route 4.837ns (86.669%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.557ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.500ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.510     1.673    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.127 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.813     3.940    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X19Y184        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.176     4.255    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X19Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.355 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.530     5.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X37Y59         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=135, routed)         1.318     7.254    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X44Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__15/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.403    11.533    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__15/C
                         clock pessimism              0.090    11.623    
                         clock uncertainty           -0.130    11.493    
    SLICE_X44Y152        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    11.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__15
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__6/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 0.744ns (13.333%)  route 4.836ns (86.667%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.557ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.500ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.510     1.673    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.127 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.813     3.940    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X19Y184        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.176     4.255    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X19Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.355 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.530     5.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X37Y59         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=135, routed)         1.317     7.253    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X44Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.403    11.533    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__6/C
                         clock pessimism              0.090    11.623    
                         clock uncertainty           -0.130    11.493    
    SLICE_X44Y152        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    11.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__6
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__14/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 0.744ns (13.333%)  route 4.836ns (86.667%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.557ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.500ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.510     1.673    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.127 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.813     3.940    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X19Y184        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.176     4.255    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X19Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.355 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.530     5.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X37Y59         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=135, routed)         1.317     7.253    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X44Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.403    11.533    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__14/C
                         clock pessimism              0.090    11.623    
                         clock uncertainty           -0.130    11.493    
    SLICE_X44Y152        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    11.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__14
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__7/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 0.744ns (13.333%)  route 4.836ns (86.667%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.557ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.500ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.510     1.673    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.127 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.813     3.940    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X19Y184        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.176     4.255    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X19Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.355 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.530     5.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X37Y59         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=135, routed)         1.317     7.253    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X44Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.403    11.533    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__7/C
                         clock pessimism              0.090    11.623    
                         clock uncertainty           -0.130    11.493    
    SLICE_X44Y152        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    11.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__7
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.744ns (13.689%)  route 4.691ns (86.311%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.557ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.500ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.510     1.673    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.127 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.813     3.940    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X19Y184        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.176     4.255    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X19Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.355 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.530     5.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X37Y59         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=135, routed)         1.172     7.108    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X40Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.386    11.516    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]/C
                         clock pessimism              0.090    11.606    
                         clock uncertainty           -0.130    11.476    
    SLICE_X40Y152        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    11.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__11/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.744ns (13.689%)  route 4.691ns (86.311%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.557ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.500ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.510     1.673    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.127 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.813     3.940    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X19Y184        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.176     4.255    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X19Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.355 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.530     5.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X37Y59         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=135, routed)         1.172     7.108    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X40Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.386    11.516    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__11/C
                         clock pessimism              0.090    11.606    
                         clock uncertainty           -0.130    11.476    
    SLICE_X40Y152        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    11.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__11
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__13/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.744ns (13.689%)  route 4.691ns (86.311%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.557ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.500ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.510     1.673    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.127 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.813     3.940    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X19Y184        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.176     4.255    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X19Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.355 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.530     5.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X37Y59         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=135, routed)         1.172     7.108    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X40Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__13/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.386    11.516    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__13/C
                         clock pessimism              0.090    11.606    
                         clock uncertainty           -0.130    11.476    
    SLICE_X40Y152        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    11.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__13
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__9/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.744ns (13.689%)  route 4.691ns (86.311%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.557ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.500ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.510     1.673    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.127 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.813     3.940    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X19Y184        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.176     4.255    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X19Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.355 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.530     5.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X37Y59         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=135, routed)         1.172     7.108    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X40Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__9/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.386    11.516    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__9/C
                         clock pessimism              0.090    11.606    
                         clock uncertainty           -0.130    11.476    
    SLICE_X40Y152        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__9
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__10/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.744ns (13.689%)  route 4.691ns (86.311%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.557ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.500ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.510     1.673    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.127 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.813     3.940    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X19Y184        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.176     4.255    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X19Y184        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.355 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.530     5.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X37Y59         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=135, routed)         1.172     7.108    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X40Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.386    11.516    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y152        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__10/C
                         clock pessimism              0.090    11.606    
                         clock uncertainty           -0.130    11.476    
    SLICE_X40Y152        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    11.416    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__10
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.842ns (routing 0.306ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.347ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.842     0.935    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X36Y105        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.974 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/Q
                         net (fo=1, routed)           0.023     0.997    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[64]
    SLICE_X36Y105        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.017 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[64]_i_1__0/O
                         net (fo=1, routed)           0.006     1.023    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0
    SLICE_X36Y105        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.956     1.072    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X36Y105        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/C
                         clock pessimism             -0.129     0.943    
    SLICE_X36Y105        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.990    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.866ns (routing 0.306ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.347ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.866     0.959    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X36Y163        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.998 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.023     1.021    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X36Y163        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.041 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[4]_i_1__0/O
                         net (fo=1, routed)           0.006     1.047    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0
    SLICE_X36Y163        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.983     1.099    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X36Y163        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.132     0.967    
    SLICE_X36Y163        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.014    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.058ns (28.571%)  route 0.145ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      1.375ns (routing 0.500ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.557ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.375     1.505    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y59         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.563 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.145     1.708    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X40Y61         SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.579     1.742    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X40Y61         SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.094     1.648    
    SLICE_X40Y61         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     1.674    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.885%)  route 0.064ns (62.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.952ns (routing 0.306ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.347ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.952     1.045    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X18Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y181        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.084 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/Q
                         net (fo=4, routed)           0.064     1.147    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[10]
    SLICE_X18Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.085     1.201    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X18Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/C
                         clock pessimism             -0.138     1.063    
    SLICE_X18Y183        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.110    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.843ns (routing 0.306ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.347ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.843     0.936    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y99         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.975 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[71]/Q
                         net (fo=1, routed)           0.066     1.041    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[34]
    SLICE_X39Y98         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.963     1.079    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X39Y98         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism             -0.123     0.956    
    SLICE_X39Y98         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.002    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.058ns (25.108%)  route 0.173ns (74.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.346ns (routing 0.500ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.557ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.346     1.476    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X39Y98         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.534 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.173     1.707    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X41Y95         SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.563     1.726    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X41Y95         SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.141     1.585    
    SLICE_X41Y95         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.079     1.664    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.082ns (50.635%)  route 0.080ns (49.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.379ns (routing 0.500ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.557ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.379     1.509    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X38Y159        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y159        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.569 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/Q
                         net (fo=2, routed)           0.056     1.625    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]_1[12]
    SLICE_X38Y157        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     1.647 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.024     1.671    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0_n_0
    SLICE_X38Y157        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.592     1.755    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X38Y157        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism             -0.190     1.565    
    SLICE_X38Y157        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.625    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.959ns (routing 0.306ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.347ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.959     1.052    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X17Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y184        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.091 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.029     1.119    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_BVALID
    SLICE_X17Y184        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.133 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.016     1.149    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_bvalid_i_1_n_0
    SLICE_X17Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.092     1.208    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X17Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_bvalid_reg/C
                         clock pessimism             -0.151     1.058    
    SLICE_X17Y184        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.104    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.059ns (52.169%)  route 0.054ns (47.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.899ns (routing 0.306ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.347ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.899     0.992    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X33Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y185        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.031 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=3, routed)           0.048     1.079    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X33Y184        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     1.099 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.006     1.105    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X33Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.027     1.143    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X33Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.132     1.011    
    SLICE_X33Y184        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.058    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.059ns (30.729%)  route 0.133ns (69.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.517ns (routing 0.500ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.557ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.517     1.647    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X21Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.706 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.133     1.839    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X22Y184        SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.750     1.913    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X22Y184        SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.153     1.760    
    SLICE_X22Y184        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.792    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y92  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y92  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y83  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X41Y83  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y83  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y92  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y92  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y92  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y92  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y92  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y92  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y92  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y92  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y88  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[594]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.128ns (7.985%)  route 1.475ns (92.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.786 - 2.500 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.273ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.245ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.279     1.442    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.315     1.834    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X42Y134        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     1.885 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.160     3.045    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[594]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.154     3.786    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[594]/C
                         clock pessimism              0.059     3.845    
                         clock uncertainty           -0.107     3.738    
    SLICE_X47Y185        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     3.678    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[594]
  -------------------------------------------------------------------
                         required time                          3.678    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[595]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.128ns (7.980%)  route 1.476ns (92.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.786 - 2.500 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.273ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.245ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.279     1.442    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.315     1.834    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X42Y134        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     1.885 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.161     3.046    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[595]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.154     3.786    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[595]/C
                         clock pessimism              0.059     3.845    
                         clock uncertainty           -0.107     3.738    
    SLICE_X47Y185        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     3.679    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[595]
  -------------------------------------------------------------------
                         required time                          3.679    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[596]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.128ns (7.985%)  route 1.475ns (92.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.786 - 2.500 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.273ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.245ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.279     1.442    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.315     1.834    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X42Y134        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     1.885 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.160     3.045    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[596]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.154     3.786    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[596]/C
                         clock pessimism              0.059     3.845    
                         clock uncertainty           -0.107     3.738    
    SLICE_X47Y185        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     3.678    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[596]
  -------------------------------------------------------------------
                         required time                          3.678    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[597]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.128ns (7.980%)  route 1.476ns (92.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.786 - 2.500 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.273ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.245ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.279     1.442    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.315     1.834    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X42Y134        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     1.885 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.161     3.046    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[597]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.154     3.786    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[597]/C
                         clock pessimism              0.059     3.845    
                         clock uncertainty           -0.107     3.738    
    SLICE_X47Y185        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     3.679    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[597]
  -------------------------------------------------------------------
                         required time                          3.679    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[598]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.128ns (7.985%)  route 1.475ns (92.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.786 - 2.500 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.273ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.245ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.279     1.442    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.315     1.834    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X42Y134        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     1.885 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.160     3.045    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[598]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.154     3.786    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[598]/C
                         clock pessimism              0.059     3.845    
                         clock uncertainty           -0.107     3.738    
    SLICE_X47Y185        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     3.678    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[598]
  -------------------------------------------------------------------
                         required time                          3.678    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[599]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.128ns (7.980%)  route 1.476ns (92.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.786 - 2.500 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.273ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.245ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.279     1.442    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.315     1.834    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X42Y134        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     1.885 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.161     3.046    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[599]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.154     3.786    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[599]/C
                         clock pessimism              0.059     3.845    
                         clock uncertainty           -0.107     3.738    
    SLICE_X47Y185        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     3.679    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[599]
  -------------------------------------------------------------------
                         required time                          3.679    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[600]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.128ns (7.985%)  route 1.475ns (92.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.786 - 2.500 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.273ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.245ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.279     1.442    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.315     1.834    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X42Y134        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     1.885 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.160     3.045    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[600]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.154     3.786    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[600]/C
                         clock pessimism              0.059     3.845    
                         clock uncertainty           -0.107     3.738    
    SLICE_X47Y185        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     3.678    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[600]
  -------------------------------------------------------------------
                         required time                          3.678    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[601]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.128ns (7.980%)  route 1.476ns (92.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.786 - 2.500 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.273ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.245ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.279     1.442    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.315     1.834    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X42Y134        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     1.885 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.161     3.046    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[601]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.154     3.786    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[601]/C
                         clock pessimism              0.059     3.845    
                         clock uncertainty           -0.107     3.738    
    SLICE_X47Y185        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     3.679    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[601]
  -------------------------------------------------------------------
                         required time                          3.679    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[530]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.128ns (7.960%)  route 1.480ns (92.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.793 - 2.500 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.273ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.245ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.279     1.442    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.315     1.834    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X42Y134        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     1.885 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.165     3.050    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X46Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[530]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.161     3.793    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[530]/C
                         clock pessimism              0.059     3.852    
                         clock uncertainty           -0.107     3.745    
    SLICE_X46Y185        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     3.684    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[530]
  -------------------------------------------------------------------
                         required time                          3.684    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[532]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.128ns (7.960%)  route 1.480ns (92.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.793 - 2.500 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.273ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.245ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.279     1.442    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.315     1.834    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X42Y134        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     1.885 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.165     3.050    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X46Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[532]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.161     3.793    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[532]/C
                         clock pessimism              0.059     3.852    
                         clock uncertainty           -0.107     3.745    
    SLICE_X46Y185        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     3.684    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[532]
  -------------------------------------------------------------------
                         required time                          3.684    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                  0.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[304]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[303]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.060ns (65.934%)  route 0.031ns (34.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.721ns (routing 0.149ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.169ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.721     0.814    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y193        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[304]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y193        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.853 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[304]/Q
                         net (fo=1, routed)           0.024     0.877    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[303]
    SLICE_X42Y193        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.898 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[303]_i_1/O
                         net (fo=1, routed)           0.007     0.905    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_549
    SLICE_X42Y193        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[303]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.820     0.936    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y193        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[303]/C
                         clock pessimism             -0.116     0.820    
    SLICE_X42Y193        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.867    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[303]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[360]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[359]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.060ns (65.934%)  route 0.031ns (34.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.723ns (routing 0.149ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.169ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.723     0.816    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[360]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.855 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[360]/Q
                         net (fo=1, routed)           0.024     0.879    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[359]
    SLICE_X47Y189        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.900 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[359]_i_1/O
                         net (fo=1, routed)           0.007     0.907    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_493
    SLICE_X47Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[359]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.823     0.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[359]/C
                         clock pessimism             -0.118     0.822    
    SLICE_X47Y189        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.869    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[359]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[424]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[423]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.060ns (65.934%)  route 0.031ns (34.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.723ns (routing 0.149ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.169ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.723     0.816    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y190        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[424]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.855 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[424]/Q
                         net (fo=1, routed)           0.024     0.879    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[423]
    SLICE_X47Y190        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.900 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[423]_i_1/O
                         net (fo=1, routed)           0.007     0.907    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_429
    SLICE_X47Y190        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[423]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.822     0.938    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y190        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[423]/C
                         clock pessimism             -0.117     0.822    
    SLICE_X47Y190        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.869    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[423]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[600]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[599]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.060ns (65.934%)  route 0.031ns (34.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.817ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.724ns (routing 0.149ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.169ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.724     0.817    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[600]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y185        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.856 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[600]/Q
                         net (fo=1, routed)           0.024     0.880    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[599]
    SLICE_X47Y185        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.901 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[599]_i_1/O
                         net (fo=1, routed)           0.007     0.908    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_253
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[599]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.823     0.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[599]/C
                         clock pessimism             -0.117     0.823    
    SLICE_X47Y185        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.870    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[599]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[376]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[375]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.060ns (65.934%)  route 0.031ns (34.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.723ns (routing 0.149ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.169ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.723     0.816    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y190        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[376]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.855 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[376]/Q
                         net (fo=1, routed)           0.024     0.879    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[375]
    SLICE_X45Y190        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.900 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[375]_i_1/O
                         net (fo=1, routed)           0.007     0.907    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_477
    SLICE_X45Y190        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[375]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.821     0.937    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y190        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[375]/C
                         clock pessimism             -0.116     0.822    
    SLICE_X45Y190        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.869    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[375]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.060ns (65.934%)  route 0.031ns (34.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.692ns (routing 0.149ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.787ns (routing 0.169ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.692     0.785    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y174        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.824 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[60]/Q
                         net (fo=1, routed)           0.024     0.848    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[59]
    SLICE_X42Y174        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.869 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[59]_i_1/O
                         net (fo=1, routed)           0.007     0.876    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_793
    SLICE_X42Y174        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.787     0.903    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y174        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[59]/C
                         clock pessimism             -0.113     0.791    
    SLICE_X42Y174        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.838    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[607]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.060ns (65.934%)  route 0.031ns (34.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.727ns (routing 0.149ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.169ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.727     0.820    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y184        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.859 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[608]/Q
                         net (fo=1, routed)           0.024     0.883    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[607]
    SLICE_X42Y184        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.904 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[607]_i_1/O
                         net (fo=1, routed)           0.007     0.911    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_245
    SLICE_X42Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[607]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.827     0.943    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[607]/C
                         clock pessimism             -0.118     0.826    
    SLICE_X42Y184        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.873    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[607]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[616]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[615]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.060ns (65.934%)  route 0.031ns (34.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.720ns (routing 0.149ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.169ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.720     0.813    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[616]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y184        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.852 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[616]/Q
                         net (fo=1, routed)           0.024     0.876    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[615]
    SLICE_X45Y184        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.897 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[615]_i_1/O
                         net (fo=1, routed)           0.007     0.904    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_237
    SLICE_X45Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[615]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.819     0.935    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[615]/C
                         clock pessimism             -0.116     0.819    
    SLICE_X45Y184        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.866    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[615]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[648]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[647]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.060ns (65.934%)  route 0.031ns (34.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.817ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.724ns (routing 0.149ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.169ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.724     0.817    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[648]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y181        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.856 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[648]/Q
                         net (fo=1, routed)           0.024     0.880    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[647]
    SLICE_X45Y181        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.901 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[647]_i_1/O
                         net (fo=1, routed)           0.007     0.908    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_205
    SLICE_X45Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[647]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.823     0.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[647]/C
                         clock pessimism             -0.117     0.823    
    SLICE_X45Y181        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.870    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[647]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[684]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[683]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.060ns (65.934%)  route 0.031ns (34.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.688ns (routing 0.149ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.169ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.688     0.781    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y178        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[684]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y178        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.820 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[684]/Q
                         net (fo=1, routed)           0.024     0.844    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[683]
    SLICE_X42Y178        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.865 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[683]_i_1/O
                         net (fo=1, routed)           0.007     0.872    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_169
    SLICE_X42Y178        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[683]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.783     0.899    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y178        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[683]/C
                         clock pessimism             -0.112     0.787    
    SLICE_X42Y178        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.834    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[683]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X41Y117  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X41Y117  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y112  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y112  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y112  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y112  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y111  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y117  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y117  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y117  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y117  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y117  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y117  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y117  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y117  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X41Y115  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_status_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.188ns  (logic 0.078ns (6.564%)  route 1.110ns (93.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 8.952 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.289ns (routing 0.273ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.500ns, distribution 0.865ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.289     8.952    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y111        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_status_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     9.030 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_status_done_reg/Q
                         net (fo=2, routed)           1.110    10.141    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_2_in[0]
    SLICE_X42Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.365    11.495    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X42Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.130    11.365    
    SLICE_X42Y110        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.390    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  1.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_status_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.058ns (7.475%)  route 0.718ns (92.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.124ns (routing 0.245ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.557ns, distribution 1.006ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.124     1.256    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y111        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_status_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.314 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_status_done_reg/Q
                         net (fo=2, routed)           0.718     2.032    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_2_in[0]
    SLICE_X42Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.563     1.726    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X42Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/C
                         clock pessimism              0.000     1.726    
                         clock uncertainty            0.130     1.856    
    SLICE_X42Y110        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.916    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.613ns (44.892%)  route 0.753ns (55.108%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 3.752 - 2.500 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.537ns (routing 0.557ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.245ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.537     1.700    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y113        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.776 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__3/Q
                         net (fo=143, routed)         0.254     2.030    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__3_0
    SLICE_X45Y113        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.163 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_test1_o_scanchain_reg_shift_right_i_16/O
                         net (fo=1, routed)           0.113     2.276    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_test1_o_scanchain_reg_shift_right_i_16_n_0
    SLICE_X46Y113        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.365 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_test1_o_scanchain_reg_shift_right_i_13/O
                         net (fo=1, routed)           0.016     2.381    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_test1_o_scanchain_reg_shift_right_i_13_n_0
    SLICE_X46Y113        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.571 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_test1_o_scanchain_reg_shift_right_reg_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.597    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_test1_o_scanchain_reg_shift_right_reg_i_3_n_0
    SLICE_X46Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     2.654 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_test1_o_scanchain_reg_shift_right_reg_i_2/CO[2]
                         net (fo=1, routed)           0.317     2.971    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/CO[0]
    SLICE_X41Y116        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     3.039 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_i_1/O
                         net (fo=1, routed)           0.027     3.066    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.120     3.752    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                         clock pessimism              0.000     3.752    
                         clock uncertainty           -0.130     3.622    
    SLICE_X41Y116        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.647    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg
  -------------------------------------------------------------------
                         required time                          3.647    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.340ns (27.485%)  route 0.897ns (72.515%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 3.757 - 2.500 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.536ns (routing 0.557ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.245ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.536     1.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.778 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.161     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X40Y107        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.062 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=18, routed)          0.153     2.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X40Y107        LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     2.315 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=592, routed)         0.199     2.514    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/op_code_w_reset
    SLICE_X40Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     2.552 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/FSM_sequential_sm_test1[2]_i_1/O
                         net (fo=4, routed)           0.384     2.936    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[2]_0[0]
    SLICE_X40Y112        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.125     3.757    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y112        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]/C
                         clock pessimism              0.000     3.757    
                         clock uncertainty           -0.130     3.627    
    SLICE_X40Y112        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     3.553    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.553    
                         arrival time                          -2.936    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.340ns (27.485%)  route 0.897ns (72.515%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 3.757 - 2.500 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.536ns (routing 0.557ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.245ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.536     1.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.778 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.161     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X40Y107        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.062 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=18, routed)          0.153     2.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X40Y107        LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     2.315 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=592, routed)         0.199     2.514    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/op_code_w_reset
    SLICE_X40Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     2.552 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/FSM_sequential_sm_test1[2]_i_1/O
                         net (fo=4, routed)           0.384     2.936    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[2]_0[0]
    SLICE_X40Y112        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.125     3.757    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y112        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[1]/C
                         clock pessimism              0.000     3.757    
                         clock uncertainty           -0.130     3.627    
    SLICE_X40Y112        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     3.553    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.553    
                         arrival time                          -2.936    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.340ns (27.485%)  route 0.897ns (72.515%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 3.757 - 2.500 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.536ns (routing 0.557ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.245ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.536     1.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.778 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.161     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X40Y107        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.062 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=18, routed)          0.153     2.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X40Y107        LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     2.315 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=592, routed)         0.199     2.514    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/op_code_w_reset
    SLICE_X40Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     2.552 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/FSM_sequential_sm_test1[2]_i_1/O
                         net (fo=4, routed)           0.384     2.936    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[2]_0[0]
    SLICE_X40Y112        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.125     3.757    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y112        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[2]/C
                         clock pessimism              0.000     3.757    
                         clock uncertainty           -0.130     3.627    
    SLICE_X40Y112        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     3.553    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.553    
                         arrival time                          -2.936    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_reset_not_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.354ns (28.221%)  route 0.900ns (71.779%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 3.762 - 2.500 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.536ns (routing 0.557ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.245ns, distribution 0.885ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.536     1.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.778 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.161     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X40Y107        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.062 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=18, routed)          0.153     2.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X40Y107        LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     2.315 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=592, routed)         0.371     2.686    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[0]
    SLICE_X41Y116        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.738 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1/O
                         net (fo=5, routed)           0.215     2.953    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1_n_0
    SLICE_X41Y117        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_reset_not_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.130     3.762    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y117        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_reset_not_reg/C
                         clock pessimism              0.000     3.762    
                         clock uncertainty           -0.130     3.632    
    SLICE_X41Y117        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     3.571    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_reset_not_reg
  -------------------------------------------------------------------
                         required time                          3.571    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scan_in_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.354ns (28.221%)  route 0.900ns (71.779%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 3.762 - 2.500 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.536ns (routing 0.557ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.245ns, distribution 0.885ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.536     1.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.778 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.161     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X40Y107        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.062 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=18, routed)          0.153     2.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X40Y107        LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     2.315 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=592, routed)         0.371     2.686    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[0]
    SLICE_X41Y116        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.738 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1/O
                         net (fo=5, routed)           0.215     2.953    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1_n_0
    SLICE_X41Y117        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scan_in_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.130     3.762    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y117        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scan_in_reg/C
                         clock pessimism              0.000     3.762    
                         clock uncertainty           -0.130     3.632    
    SLICE_X41Y117        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     3.572    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scan_in_reg
  -------------------------------------------------------------------
                         required time                          3.572    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.546ns (42.655%)  route 0.734ns (57.345%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 3.750 - 2.500 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.557ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.245ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.552     1.715    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y111        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.794 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[6]/Q
                         net (fo=5, routed)           0.178     1.972    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/bxclk_delay[0]
    SLICE_X41Y110        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     2.117 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_10/O
                         net (fo=2, routed)           0.092     2.209    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_10_n_0
    SLICE_X41Y110        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     2.305 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_9/O
                         net (fo=1, routed)           0.124     2.429    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_9_n_0
    SLICE_X41Y111        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     2.552 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_4/O
                         net (fo=1, routed)           0.083     2.635    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_4_n_0
    SLICE_X41Y110        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     2.672 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2/O
                         net (fo=1, routed)           0.227     2.899    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2_n_0
    SLICE_X41Y110        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.965 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_1/O
                         net (fo=1, routed)           0.030     2.995    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_3
    SLICE_X41Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.118     3.750    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
                         clock pessimism              0.000     3.750    
                         clock uncertainty           -0.130     3.620    
    SLICE_X41Y110        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.645    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg
  -------------------------------------------------------------------
                         required time                          3.645    
                         arrival time                          -2.995    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scan_load_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.354ns (29.344%)  route 0.852ns (70.656%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 3.752 - 2.500 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.536ns (routing 0.557ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.245ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.536     1.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.778 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.161     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X40Y107        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.062 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=18, routed)          0.153     2.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X40Y107        LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     2.315 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=592, routed)         0.371     2.686    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[0]
    SLICE_X41Y116        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.738 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1/O
                         net (fo=5, routed)           0.167     2.905    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1_n_0
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scan_load_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.120     3.752    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scan_load_reg/C
                         clock pessimism              0.000     3.752    
                         clock uncertainty           -0.130     3.622    
    SLICE_X41Y116        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     3.561    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scan_load_reg
  -------------------------------------------------------------------
                         required time                          3.561    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.354ns (29.344%)  route 0.852ns (70.656%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 3.752 - 2.500 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.536ns (routing 0.557ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.245ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.536     1.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.778 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.161     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X40Y107        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.062 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=18, routed)          0.153     2.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X40Y107        LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     2.315 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=592, routed)         0.371     2.686    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[0]
    SLICE_X41Y116        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.738 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1/O
                         net (fo=5, routed)           0.167     2.905    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1_n_0
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.120     3.752    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                         clock pessimism              0.000     3.752    
                         clock uncertainty           -0.130     3.622    
    SLICE_X41Y116        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     3.561    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg
  -------------------------------------------------------------------
                         required time                          3.561    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.354ns (29.344%)  route 0.852ns (70.656%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 3.752 - 2.500 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.536ns (routing 0.557ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.245ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.536     1.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y110        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.778 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.161     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X40Y107        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.062 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=18, routed)          0.153     2.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X40Y107        LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     2.315 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=592, routed)         0.371     2.686    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[0]
    SLICE_X41Y116        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.738 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1/O
                         net (fo=5, routed)           0.167     2.905    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1_n_0
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.120     3.752    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y116        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                         clock pessimism              0.000     3.752    
                         clock uncertainty           -0.130     3.622    
    SLICE_X41Y116        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     3.562    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg
  -------------------------------------------------------------------
                         required time                          3.562    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                  0.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.086ns (68.975%)  route 0.039ns (31.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.883ns (routing 0.306ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.169ns, distribution 0.613ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.883     0.976    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X42Y169        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y169        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.015 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[15][11]/Q
                         net (fo=3, routed)           0.032     1.047    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[15]__0[11]
    SLICE_X42Y169        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     1.094 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[251]_i_1/O
                         net (fo=1, routed)           0.007     1.101    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_601
    SLICE_X42Y169        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.782     0.898    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y169        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[251]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.130     1.028    
    SLICE_X42Y169        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.075    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[251]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[746]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.091ns (56.283%)  route 0.071ns (43.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.306ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.169ns, distribution 0.662ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.906     0.999    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X42Y180        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y180        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.040 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][10]/Q
                         net (fo=3, routed)           0.054     1.094    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[46]_209[10]
    SLICE_X42Y181        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     1.144 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[746]_i_1/O
                         net (fo=1, routed)           0.017     1.161    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_106
    SLICE_X42Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[746]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.831     0.947    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[746]/C
                         clock pessimism              0.000     0.947    
                         clock uncertainty            0.130     1.077    
    SLICE_X42Y181        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.123    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[746]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[47][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[763]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.086ns (56.662%)  route 0.066ns (43.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.881ns (routing 0.306ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.787ns (routing 0.169ns, distribution 0.618ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.881     0.974    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X43Y179        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[47][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y179        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.013 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[47][11]/Q
                         net (fo=3, routed)           0.060     1.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[47]_208[11]
    SLICE_X42Y179        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.047     1.119 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[763]_i_1/O
                         net (fo=1, routed)           0.006     1.125    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_89
    SLICE_X42Y179        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[763]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.787     0.903    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y179        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[763]/C
                         clock pessimism              0.000     0.903    
                         clock uncertainty            0.130     1.033    
    SLICE_X42Y179        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.080    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[763]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[710]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.079ns (48.632%)  route 0.083ns (51.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.879ns (routing 0.306ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.169ns, distribution 0.624ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.879     0.972    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y178        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y178        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.010 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][6]/Q
                         net (fo=3, routed)           0.057     1.067    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[44]_211[6]
    SLICE_X44Y178        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     1.108 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[710]_i_1/O
                         net (fo=1, routed)           0.026     1.134    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_142
    SLICE_X44Y178        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[710]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.793     0.909    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y178        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[710]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.130     1.039    
    SLICE_X44Y178        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.085    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[710]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[11][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[181]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.060ns (39.681%)  route 0.091ns (60.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.306ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.169ns, distribution 0.616ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.884     0.977    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y171        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[11][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.017 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[11][5]/Q
                         net (fo=3, routed)           0.085     1.102    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[11]__0[5]
    SLICE_X47Y171        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     1.122 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[181]_i_1/O
                         net (fo=1, routed)           0.006     1.128    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_671
    SLICE_X47Y171        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[181]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.785     0.901    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y171        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[181]/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.130     1.031    
    SLICE_X47Y171        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.078    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[181]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[12][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.062ns (39.825%)  route 0.094ns (60.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.881ns (routing 0.306ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.787ns (routing 0.169ns, distribution 0.618ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.881     0.974    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X42Y174        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.014 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[12][12]/Q
                         net (fo=3, routed)           0.078     1.091    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[12]__0[12]
    SLICE_X42Y174        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.113 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[204]_i_1/O
                         net (fo=1, routed)           0.016     1.129    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_648
    SLICE_X42Y174        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.787     0.903    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y174        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[204]/C
                         clock pessimism              0.000     0.903    
                         clock uncertainty            0.130     1.033    
    SLICE_X42Y174        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.079    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[204]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.078ns (48.847%)  route 0.082ns (51.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.883ns (routing 0.306ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.169ns, distribution 0.624ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.883     0.976    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X46Y172        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y172        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.014 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[1][4]/Q
                         net (fo=3, routed)           0.058     1.071    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[1]__0[4]
    SLICE_X46Y172        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     1.111 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[20]_i_1/O
                         net (fo=1, routed)           0.024     1.135    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_832
    SLICE_X46Y172        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.793     0.909    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y172        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[20]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.130     1.039    
    SLICE_X46Y172        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.085    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[25][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[400]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.089ns (54.602%)  route 0.074ns (45.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.306ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.169ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.907     1.000    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X42Y193        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y193        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.039 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[25][0]/Q
                         net (fo=3, routed)           0.057     1.096    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[25]_230[0]
    SLICE_X42Y192        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     1.146 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[400]_i_1/O
                         net (fo=1, routed)           0.017     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_452
    SLICE_X42Y192        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[400]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.821     0.937    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y192        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[400]/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.130     1.067    
    SLICE_X42Y192        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.113    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[400]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[13][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[212]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.080ns (52.742%)  route 0.072ns (47.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.882ns (routing 0.306ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.169ns, distribution 0.615ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.882     0.975    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y173        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y173        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.014 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[13][4]/Q
                         net (fo=3, routed)           0.056     1.070    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[13]__0[4]
    SLICE_X48Y173        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.111 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[212]_i_1/O
                         net (fo=1, routed)           0.016     1.127    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_640
    SLICE_X48Y173        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.784     0.900    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X48Y173        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[212]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.130     1.030    
    SLICE_X48Y173        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.076    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[212]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[17][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[284]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.061ns (35.368%)  route 0.111ns (64.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.306ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.169ns, distribution 0.659ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.906     0.999    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y194        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[17][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y194        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.038 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[17][12]/Q
                         net (fo=3, routed)           0.085     1.124    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[17]_238[12]
    SLICE_X41Y194        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.146 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[284]_i_1/O
                         net (fo=1, routed)           0.026     1.172    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_568
    SLICE_X41Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.828     0.944    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[284]/C
                         clock pessimism              0.000     0.944    
                         clock uncertainty            0.130     1.074    
    SLICE_X41Y194        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.120    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[284]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[94][8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.107ns (3.036%)  route 3.417ns (96.964%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.557ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.500ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.628     1.791    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.870 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.723     3.593    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.621 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        1.694     5.315    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y59         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[94][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.392    11.522    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y59         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[94][8]/C
                         clock pessimism              0.090    11.612    
                         clock uncertainty           -0.130    11.482    
    SLICE_X41Y59         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.416    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[94][8]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[95][8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.107ns (3.036%)  route 3.417ns (96.964%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.557ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.500ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.628     1.791    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.870 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.723     3.593    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.621 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        1.694     5.315    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y59         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[95][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.392    11.522    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y59         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[95][8]/C
                         clock pessimism              0.090    11.612    
                         clock uncertainty           -0.130    11.482    
    SLICE_X41Y59         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.416    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[95][8]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[88][4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.107ns (3.037%)  route 3.416ns (96.963%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.557ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.500ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.628     1.791    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.870 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.723     3.593    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.621 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        1.693     5.314    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y55         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[88][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.392    11.522    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y55         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[88][4]/C
                         clock pessimism              0.090    11.612    
                         clock uncertainty           -0.130    11.482    
    SLICE_X41Y55         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.416    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[88][4]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.107ns (3.037%)  route 3.416ns (96.963%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.557ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.500ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.628     1.791    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.870 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.723     3.593    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.621 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        1.693     5.314    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y55         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.392    11.522    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y55         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][4]/C
                         clock pessimism              0.090    11.612    
                         clock uncertainty           -0.130    11.482    
    SLICE_X41Y55         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.416    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][4]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.107ns (3.037%)  route 3.416ns (96.963%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.557ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.500ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.628     1.791    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.870 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.723     3.593    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.621 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        1.693     5.314    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y55         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.392    11.522    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y55         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][9]/C
                         clock pessimism              0.090    11.612    
                         clock uncertainty           -0.130    11.482    
    SLICE_X41Y55         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.416    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][9]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.107ns (3.039%)  route 3.414ns (96.961%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.557ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.628     1.791    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.870 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.723     3.593    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.621 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        1.691     5.312    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y59         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.391    11.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y59         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][8]/C
                         clock pessimism              0.090    11.611    
                         clock uncertainty           -0.130    11.481    
    SLICE_X41Y59         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[89][8]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[92][8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.107ns (3.039%)  route 3.414ns (96.961%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.557ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.628     1.791    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.870 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.723     3.593    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.621 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        1.691     5.312    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y59         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[92][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.391    11.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y59         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[92][8]/C
                         clock pessimism              0.090    11.611    
                         clock uncertainty           -0.130    11.481    
    SLICE_X41Y59         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[92][8]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.107ns (3.040%)  route 3.413ns (96.960%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.557ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.628     1.791    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.870 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.723     3.593    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.621 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        1.690     5.311    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y54         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.391    11.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y54         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][9]/C
                         clock pessimism              0.090    11.611    
                         clock uncertainty           -0.130    11.481    
    SLICE_X41Y54         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][9]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[84][4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.107ns (3.040%)  route 3.413ns (96.960%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.557ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.628     1.791    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.870 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.723     3.593    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.621 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        1.690     5.311    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y55         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[84][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.391    11.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y55         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[84][4]/C
                         clock pessimism              0.090    11.611    
                         clock uncertainty           -0.130    11.481    
    SLICE_X41Y55         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[84][4]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[94][4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.107ns (3.040%)  route 3.413ns (96.960%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.557ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.628     1.791    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.870 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.723     3.593    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.621 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        1.690     5.311    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y55         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[94][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.391    11.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y55         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[94][4]/C
                         clock pessimism              0.090    11.611    
                         clock uncertainty           -0.130    11.481    
    SLICE_X41Y55         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[94][4]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  6.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.056ns (3.324%)  route 1.629ns (96.676%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.899ns (routing 0.306ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.347ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.899     0.992    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.031 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.905     1.936    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.953 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        0.724     2.676    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X47Y181        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.039     1.155    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y181        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][4]/C
                         clock pessimism             -0.103     1.052    
    SLICE_X47Y181        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.032    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][4]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.056ns (3.324%)  route 1.629ns (96.676%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.899ns (routing 0.306ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.347ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.899     0.992    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.031 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.905     1.936    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.953 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        0.724     2.676    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X47Y181        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.039     1.155    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y181        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][5]/C
                         clock pessimism             -0.103     1.052    
    SLICE_X47Y181        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.032    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][5]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.056ns (3.324%)  route 1.629ns (96.676%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.899ns (routing 0.306ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.347ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.899     0.992    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.031 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.905     1.936    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.953 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        0.724     2.676    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X47Y181        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.039     1.155    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y181        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][6]/C
                         clock pessimism             -0.103     1.052    
    SLICE_X47Y181        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.032    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][6]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.056ns (3.324%)  route 1.629ns (96.676%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.899ns (routing 0.306ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.347ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.899     0.992    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.031 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.905     1.936    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.953 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        0.724     2.676    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X47Y181        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.039     1.155    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y181        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][7]/C
                         clock pessimism             -0.103     1.052    
    SLICE_X47Y181        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.032    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][7]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][8]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.056ns (3.324%)  route 1.629ns (96.676%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.899ns (routing 0.306ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.347ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.899     0.992    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.031 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.905     1.936    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.953 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        0.724     2.676    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X47Y181        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.039     1.155    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y181        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][8]/C
                         clock pessimism             -0.103     1.052    
    SLICE_X47Y181        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.032    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][8]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][9]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.056ns (3.324%)  route 1.629ns (96.676%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.899ns (routing 0.306ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.347ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.899     0.992    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.031 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.905     1.936    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.953 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        0.724     2.676    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X47Y181        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.039     1.155    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y181        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][9]/C
                         clock pessimism             -0.103     1.052    
    SLICE_X47Y181        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.032    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][9]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.056ns (3.326%)  route 1.628ns (96.674%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.899ns (routing 0.306ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.347ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.899     0.992    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.031 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.905     1.936    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.953 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        0.723     2.675    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X47Y189        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y189        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][2]/C
                         clock pessimism             -0.103     1.051    
    SLICE_X47Y189        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.031    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][2]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.056ns (3.326%)  route 1.628ns (96.674%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.899ns (routing 0.306ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.347ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.899     0.992    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.031 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.905     1.936    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.953 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        0.723     2.675    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X47Y189        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y189        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][3]/C
                         clock pessimism             -0.103     1.051    
    SLICE_X47Y189        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.031    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][3]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.056ns (3.326%)  route 1.628ns (96.674%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.899ns (routing 0.306ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.347ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.899     0.992    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.031 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.905     1.936    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.953 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        0.723     2.675    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X47Y189        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y189        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][4]/C
                         clock pessimism             -0.103     1.051    
    SLICE_X47Y189        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.031    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][4]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.056ns (3.326%)  route 1.628ns (96.674%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.899ns (routing 0.306ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.347ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        0.899     0.992    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.031 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.905     1.936    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.953 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8431, routed)        0.723     2.675    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X47Y189        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.038     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y189        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][5]/C
                         clock pessimism             -0.103     1.051    
    SLICE_X47Y189        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.031    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][5]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  1.644    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.702ns  (logic 0.037ns (5.271%)  route 0.665ns (94.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.442ns (routing 0.500ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.400     0.400    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y182        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     0.437 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.265     0.702    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X31Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.442     1.572    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.014ns (4.487%)  route 0.298ns (95.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.347ns, distribution 0.689ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.207     0.207    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y182        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     0.221 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.091     0.312    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X31Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9066, routed)        1.036     1.152    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.465ns  (logic 0.976ns (28.160%)  route 2.489ns (71.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.289ns (routing 0.273ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.289     1.452    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y112        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.528 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           2.489     4.017    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.900     4.917 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     4.917    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_load
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.406ns  (logic 0.985ns (28.924%)  route 2.421ns (71.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.273ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.288     1.451    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X41Y115        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.529 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/Q
                         net (fo=1, routed)           2.421     3.950    scan_load_OBUF
    AB3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.907     4.858 r  scan_load_OBUF_inst/O
                         net (fo=0)                   0.000     4.858    scan_load
    AB3                                                               r  scan_load (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.382ns  (logic 0.993ns (29.367%)  route 2.389ns (70.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.273ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.301     1.464    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X41Y117        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.542 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/Q
                         net (fo=1, routed)           2.389     3.931    scan_in_OBUF
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.915     4.846 r  scan_in_OBUF_inst/O
                         net (fo=0)                   0.000     4.846    scan_in
    AC3                                                               r  scan_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reset_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.370ns  (logic 0.982ns (29.141%)  route 2.388ns (70.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.273ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.301     1.464    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X41Y117        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.543 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/Q
                         net (fo=1, routed)           2.388     3.931    reset_not_OBUF
    W1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.903     4.834 r  reset_not_OBUF_inst/O
                         net (fo=0)                   0.000     4.834    reset_not
    W1                                                                r  reset_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.380ns  (logic 0.973ns (28.791%)  route 2.407ns (71.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.273ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.288     1.451    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X41Y115        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.530 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           2.407     3.937    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.894     4.832 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.832    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.242ns  (logic 0.962ns (29.676%)  route 2.280ns (70.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.273ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         1.288     1.451    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X41Y115        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.527 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           2.280     3.807    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     4.693 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     4.693    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.504ns  (logic 0.416ns (27.671%)  route 1.088ns (72.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.713ns (routing 0.149ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.713     0.806    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X41Y115        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.844 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           1.088     1.932    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     2.310 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     2.310    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.579ns  (logic 0.425ns (26.925%)  route 1.154ns (73.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.713ns (routing 0.149ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.713     0.806    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X41Y115        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.845 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           1.154     1.999    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.386     2.385 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.385    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reset_not
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.580ns  (logic 0.434ns (27.468%)  route 1.146ns (72.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.716ns (routing 0.149ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.716     0.809    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X41Y117        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.848 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/Q
                         net (fo=1, routed)           1.146     1.994    reset_not_OBUF
    W1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.395     2.389 r  reset_not_OBUF_inst/O
                         net (fo=0)                   0.000     2.389    reset_not
    W1                                                                r  reset_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_load
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 0.438ns (27.397%)  route 1.161ns (72.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.713ns (routing 0.149ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.713     0.806    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X41Y115        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.845 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/Q
                         net (fo=1, routed)           1.161     2.006    scan_load_OBUF
    AB3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     2.405 r  scan_load_OBUF_inst/O
                         net (fo=0)                   0.000     2.405    scan_load
    AB3                                                               r  scan_load (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 0.446ns (27.896%)  route 1.153ns (72.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.716ns (routing 0.149ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.716     0.809    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X41Y117        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.848 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/Q
                         net (fo=1, routed)           1.153     2.001    scan_in_OBUF
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.407     2.408 r  scan_in_OBUF_inst/O
                         net (fo=0)                   0.000     2.408    scan_in
    AC3                                                               r  scan_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.624ns  (logic 0.430ns (26.460%)  route 1.194ns (73.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.712ns (routing 0.149ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=804, routed)         0.712     0.805    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y112        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.843 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           1.194     2.037    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.392     2.428 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     2.428    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------





