

================================================================
== Vitis HLS Report for 'Block_entry45_proc2'
================================================================
* Date:           Mon Dec  2 17:59:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.882 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   197378|   393986|  1.974 ms|  3.940 ms|  197378|  393986|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+--------+--------+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------+---------+---------+---------+----------+----------+--------+--------+---------+
        |grp_mod_exp_fu_39  |mod_exp  |   197377|   393985|  1.974 ms|  3.940 ms|  197377|  393985|       no|
        +-------------------+---------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%N_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %N" [rsa.cpp:62]   --->   Operation 3 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%d_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %d" [rsa.cpp:62]   --->   Operation 4 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %y" [rsa.cpp:62]   --->   Operation 5 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (1.58ns)   --->   "%ref_tmp1 = call i256 @mod_exp, i256 %y_read, i256 %d_read, i256 %N_read" [rsa.cpp:62]   --->   Operation 6 'call' 'ref_tmp1' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%ref_tmp1 = call i256 @mod_exp, i256 %y_read, i256 %d_read, i256 %N_read" [rsa.cpp:62]   --->   Operation 7 'call' 'ref_tmp1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %x, i256 %ref_tmp1" [rsa.cpp:62]   --->   Operation 8 'write' 'write_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 9 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
N_read     (read ) [ 001]
d_read     (read ) [ 001]
y_read     (read ) [ 001]
ref_tmp1   (call ) [ 000]
write_ln62 (write) [ 000]
ret_ln0    (ret  ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="N">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_exp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="N_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="256" slack="0"/>
<pin id="16" dir="0" index="1" bw="256" slack="0"/>
<pin id="17" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="d_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="256" slack="0"/>
<pin id="22" dir="0" index="1" bw="256" slack="0"/>
<pin id="23" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="y_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="256" slack="0"/>
<pin id="28" dir="0" index="1" bw="256" slack="0"/>
<pin id="29" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="write_ln62_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="256" slack="0"/>
<pin id="35" dir="0" index="2" bw="256" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_mod_exp_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="256" slack="0"/>
<pin id="41" dir="0" index="1" bw="256" slack="0"/>
<pin id="42" dir="0" index="2" bw="256" slack="0"/>
<pin id="43" dir="0" index="3" bw="256" slack="0"/>
<pin id="44" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ref_tmp1/1 "/>
</bind>
</comp>

<comp id="50" class="1005" name="N_read_reg_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="256" slack="1"/>
<pin id="52" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="55" class="1005" name="d_read_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="256" slack="1"/>
<pin id="57" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="d_read "/>
</bind>
</comp>

<comp id="60" class="1005" name="y_read_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="256" slack="1"/>
<pin id="62" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="8" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="4" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="8" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="45"><net_src comp="39" pin="4"/><net_sink comp="32" pin=2"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="47"><net_src comp="26" pin="2"/><net_sink comp="39" pin=1"/></net>

<net id="48"><net_src comp="20" pin="2"/><net_sink comp="39" pin=2"/></net>

<net id="49"><net_src comp="14" pin="2"/><net_sink comp="39" pin=3"/></net>

<net id="53"><net_src comp="14" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="54"><net_src comp="50" pin="1"/><net_sink comp="39" pin=3"/></net>

<net id="58"><net_src comp="20" pin="2"/><net_sink comp="55" pin=0"/></net>

<net id="59"><net_src comp="55" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="63"><net_src comp="26" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="64"><net_src comp="60" pin="1"/><net_sink comp="39" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {2 }
 - Input state : 
	Port: Block_entry45_proc2 : y | {1 }
	Port: Block_entry45_proc2 : d | {1 }
	Port: Block_entry45_proc2 : N | {1 }
  - Chain level:
	State 1
	State 2
		write_ln62 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   call   |    grp_mod_exp_fu_39   |  15.88  |  11895  |   3139  |
|----------|------------------------|---------|---------|---------|
|          |    N_read_read_fu_14   |    0    |    0    |    0    |
|   read   |    d_read_read_fu_20   |    0    |    0    |    0    |
|          |    y_read_read_fu_26   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln62_write_fu_32 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |  15.88  |  11895  |   3139  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|N_read_reg_50|   256  |
|d_read_reg_55|   256  |
|y_read_reg_60|   256  |
+-------------+--------+
|    Total    |   768  |
+-------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_mod_exp_fu_39 |  p1  |   2  |  256 |   512  ||    9    |
| grp_mod_exp_fu_39 |  p2  |   2  |  256 |   512  ||    9    |
| grp_mod_exp_fu_39 |  p3  |   2  |  256 |   512  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1536  ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |  11895 |  3139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   768  |    -   |
+-----------+--------+--------+--------+
|   Total   |   20   |  12663 |  3166  |
+-----------+--------+--------+--------+
