<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.0" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_0.xsd">
  <name>TZ10xx</name>
  <version>0.1g</version>
  <description>TZ10xx</description>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <peripherals>
    <peripheral>
      <name>mpier</name>
      <description>mpier</description>
      <baseAddress>0x100000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>BUS_BUSY</name>
          <description>Bus busy flag for monitoring whether there are outstanding transactions on APB buses.
For detail of procedure for power mode transition using this register, refer to Chapter 2. MCU Power Management Unit.</description>
          <addressOffset>0xfffc</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>APBM_BUSY</name>
              <description>APB bus for AESA, RNG, EVM, SRAMC register busy (0x0 : IDLE, 0x1 : BUSY)</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>APB2_BUSY</name>
              <description>APB2 bus busy (0x0 : IDLE, 0x1 : BUSY)</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>APB1_BUSY</name>
              <description>APB1 bus busy (0x0 : IDLE, 0x1 : BUSY)</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>APB0_BUSY</name>
              <description>APB0 bus busy (0x0 : IDLE, 0x1 : BUSY)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>pmulv</name>
      <description>pmulv</description>
      <baseAddress>0x40000000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x4000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>PMU_WKUP</name>
        <value>76</value>
      </interrupt>
      <interrupt>
        <name>BOR</name>
        <value>77</value>
      </interrupt>
      <registers>
        <register>
          <name>CG_ON_POWERDOMAIN</name>
          <description>Clock gating ON (for each power supply domain)
[Write]1: Clock stops. 0: Ignored
[Read]1: Clock is stopped. 0: Clock is being supplied.
* Writing also changes the values of associated individual CG registers.
   (Example) If writing is done to the CG_PD field, the values of the [CG_ON_PD] and [CG_OFF_PD] registers are also changed.</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xf82</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_PP1</name>
              <description>Batch control of clocks belonging to PP1</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PA24</name>
              <description>Batch control of clocks belonging to PA24</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PA12</name>
              <description>Batch control of clocks belonging to PA12</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PU</name>
              <description>Batch control of clocks belonging to PU</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PD</name>
              <description>Batch control of clocks belonging to PD</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PF</name>
              <description>Batch control of clocks belonging to PF</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PS2</name>
              <description>Batch control of clocks belonging to PS2</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PS1</name>
              <description>Batch control of clocks belonging to PS1</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PS0</name>
              <description>Batch control of clocks belonging to PS0</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PE</name>
              <description>Batch control of clocks belonging to PE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PM</name>
              <description>Batch control of clocks belonging to PM</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_POWERDOMAIN</name>
          <description>Clock gating OFF (for each power supply domain)
[Write]1: Clock is supplied. 0: Ignored
[Read]1: Clock is being supplied. 0: Clock is stopped.
* Writing also changes the values of associated individual CG registers.
   (Example) If writing is done to the CG_PD field, the values of the [CG_ON_PD] and [CG_OFF_PD] registers are also changed.</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3d</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_PP1</name>
              <description>Batch control of clocks belonging to PP1</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PA24</name>
              <description>Batch control of clocks belonging to PA24</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PA12</name>
              <description>Batch control of clocks belonging to PA12</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PU</name>
              <description>Batch control of clocks belonging to PU</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PD</name>
              <description>Batch control of clocks belonging to PD</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PF</name>
              <description>Batch control of clocks belonging to PF</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PS2</name>
              <description>Batch control of clocks belonging to PS2</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PS1</name>
              <description>Batch control of clocks belonging to PS1</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PS0</name>
              <description>Batch control of clocks belonging to PS0</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PE</name>
              <description>Batch control of clocks belonging to PE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_PM</name>
              <description>Batch control of clocks belonging to PM</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCG_POWERDOMAIN</name>
          <description>Dynamic clock gating (for each power supply domain)
[Write]1: Dynamic clock gating enable. 0: Dynamic clock gating disable.
[Read] A configured value can be checked.
* Writing also changes values of associated individual DCG registers.
    (Example) If writing is done to the DCG_PD field, the [DCG_PD] register value is also changed.</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCG_PP1</name>
              <description>Batch control of clocks belonging to PP1</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_PA24</name>
              <description>Batch control of clocks belonging to PA24</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_PA12</name>
              <description>Batch control of clocks belonging to PA12</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_PU</name>
              <description>Batch control of clocks belonging to PU</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_PD</name>
              <description>Batch control of clocks belonging to PD</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_PF</name>
              <description>Batch control of clocks belonging to PF</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_PS2</name>
              <description>Batch control of clocks belonging to PS2</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_PS1</name>
              <description>Batch control of clocks belonging to PS1</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_PS0</name>
              <description>Batch control of clocks belonging to PS0</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_PE</name>
              <description>Batch control of clocks belonging to PE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_PM</name>
              <description>Batch control of clocks belonging to PM</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_POWERDOMAIN</name>
          <description>Soft reset ON (for each power supply domain)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress
* Writing also changes values of associated individual SRST registers.
   (Example) If writing is done to the SRST_PD field, the values of the [SRST_ON_PD] and [SRST_OFF_PD] registers are also changed.</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xf82</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_PP1</name>
              <description>Batch control of resets belonging to PP1</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PA24</name>
              <description>Batch control of resets belonging to PA24</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PA12</name>
              <description>Batch control of resets belonging to PA12</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PD</name>
              <description>Batch control of resets belonging to PD</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PF</name>
              <description>Batch control of resets belonging to PF</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PE</name>
              <description>Batch control of resets belonging to PE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PM</name>
              <description>Batch control of resets belonging to PM</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_POWERDOMAIN</name>
          <description>Soft reset OFF (for each power supply domain)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress
* Writing also changes values of associated individual SRST registers.
   (Example) If writing is done to the SRST_PD field, the values of the [SRST_ON_PD] and [SRST_OFF_PD] registers are also changed.</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x21</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_PP1</name>
              <description>Batch control of resets belonging to PP1</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PA24</name>
              <description>Batch control of resets belonging to PA24</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PA12</name>
              <description>Batch control of resets belonging to PA12</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PD</name>
              <description>Batch control of resets belonging to PD</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PF</name>
              <description>Batch control of resets belonging to PF</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PE</name>
              <description>Batch control of resets belonging to PE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_PM</name>
              <description>Batch control of resets belonging to PM</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PM_0</name>
          <description>Clock gating ON (PM/PS0/PS1/PS2)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x500000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_mpierclk_sramc_pclk</name>
              <description>SRAMC APB I/F clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_sramc_s2hclk</name>
              <description>SRAMC PS2 clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PS2 and [CG_OFF_POWERDOMAIN].CG_PS2.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_sramc_s1hclk</name>
              <description>SRAMC PS1 clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PS1 and [CG_OFF_POWERDOMAIN].CG_PS1.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_sramc_s0hclk</name>
              <description>SRAMC PS0 clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PS0 and [CG_OFF_POWERDOMAIN].CG_PS0.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_sramc_hclk</name>
              <description>SRAMC AHB I/F clock (T0/T1/T2)
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_evm_pclk</name>
              <description>EVM clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_h2pm_hclk</name>
              <description>H2APB clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PM_1</name>
          <description>Clock gating ON (PM)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3fa8aab7</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_ppier0clk_spim3_sclk</name>
              <description>SPIM3 serial clock</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_spim3_pclk</name>
              <description>SPIM3 APB I/F clock</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_spim2_sclk</name>
              <description>SPIM2 serial clock</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_spim2_pclk</name>
              <description>SPIM2 APB I/F clock</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_i2c2_sclk</name>
              <description>I2C2 serial clock</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_i2c2_pclk</name>
              <description>I2C2 APB I/F clock</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_tmr_ch1_timclk</name>
              <description>TMR ch1 timer counter clock</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_tmr_ch0_timclk</name>
              <description>TMR ch0 timer counter clock</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_tmr_pclk</name>
              <description>TMR APB I/F clock</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_advtmr_ch3_timclk</name>
              <description>ADVTMR ch3 timer counter clock</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_advtmr_ch2_timclk</name>
              <description>ADVTMR ch2 timer counter clock</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_advtmr_ch1_timclk</name>
              <description>ADVTMR ch1 timer counter clock</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_advtmr_ch0_timclk</name>
              <description>ADVTMR ch0 timer counter clock</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_advtmr_pclk</name>
              <description>ADVTMR APB I/F clock</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_wdt_wdtclk</name>
              <description>WDT timer counter clock</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_wdt_pclk</name>
              <description>WDT APB I/F clock</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_rtclv_pclk</name>
              <description>RTCLV APB I/F clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_h2pp0_hclk</name>
              <description>H2APBP0 clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_h2hp0_hclk</name>
              <description>H2HSYNCDNP0 clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PM_2</name>
          <description>Clock gating ON (PM)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x10ff1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_mpierclk_h2hp1_hclk</name>
              <description>H2HSYNCDNP1 clock</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_uart2clk_uart2_sclk</name>
              <description>UART2 serial clock</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier2clk_uart2_pclk</name>
              <description>UART2 APB I/F clock</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier2clk_h2pp2_hclk</name>
              <description>H2APBP2 clock</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_h2hp2_hclk</name>
              <description>H2HSYNCDNP2 clock</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_gpio3_pclk</name>
              <description>GPIO3 APB I/F clock</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_gpio2_pclk</name>
              <description>GPIO2 APB I/F clock</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_gpio1_pclk</name>
              <description>GPIO1 APB I/F clock</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_gpio0_pclk</name>
              <description>GPIO0 APB I/F clock</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_gconf_pclk</name>
              <description>GCONF APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PE</name>
          <description>Clock gating ON (PE)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PE and [CG_OFF_POWERDOMAIN].CG_PE.</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xf</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_mpierclk_rng_coreclk</name>
              <description>RNG core clock</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_rng_busclk</name>
              <description>RNG APB I/F clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_aesa_coreclk</name>
              <description>AESA core clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_aesa_busclk</name>
              <description>AESA APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PF</name>
          <description>Clock gating ON (PF)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PF and [CG_OFF_POWERDOMAIN].CG_PF.</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_spicclk_spic_spclk</name>
              <description>SPIC SPI clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_spic_srclk</name>
              <description>SPIC SRAM clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_spic_hclk</name>
              <description>SPIC AHB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PD</name>
          <description>Clock gating ON (PD)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PD and [CG_OFF_POWERDOMAIN].CG_PD.</description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_mpierclk_sdmac_hclk</name>
              <description>DMAC clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PU</name>
          <description>Clock gating ON (PU)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PU and [CG_OFF_POWERDOMAIN].CG_PU.</description>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1d</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_usbiclk_usb2fs_usbclk</name>
              <description>USB USB clock</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_usbbclk_usb2fs_hclk</name>
              <description>USB AHB I/F clock</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_h2hupu_hclk</name>
              <description>H2HSYNCUPU clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_h2hdnu_hclk</name>
              <description>H2HSYNCDNU slave clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PA12</name>
          <description>Clock gating ON (PA12)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PA12 and [CG_OFF_POWERDOMAIN].CG_PA12.</description>
          <addressOffset>0x134</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x7</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_rtcclk_adcc12_rtcclk</name>
              <description>ADC12 RTC clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_adcc12aclk_adcc12_adccclk</name>
              <description>ADC12 ADC clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_adcc12_pclk</name>
              <description>ADC12 APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PA24</name>
          <description>Clock gating ON (PA24)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PA24 and [CG_OFF_POWERDOMAIN].CG_PA24.</description>
          <addressOffset>0x138</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x7</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_rtcclk_adcc24_rtcclk</name>
              <description>ADC24 RTC clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_adcc24aclk_adcc24_adccclk</name>
              <description>ADC24 ADC clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_adcc24_pclk</name>
              <description>ADC24 APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PP1</name>
          <description>Clock gating ON (PP1)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PP1 and [CG_OFF_POWERDOMAIN].CG_PP1.</description>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xfff1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_uart1clk_uart1_sclk</name>
              <description>UART1 serial clock</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_uart1_pclk</name>
              <description>UART1 APB I/F clock</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_uart0clk_uart0_sclk</name>
              <description>UART0 serial clock</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_uart0_pclk</name>
              <description>UART0 APB I/F clock</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_spim1_sclk</name>
              <description>SPIM1 serial clock</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_spim1_pclk</name>
              <description>SPIM1 APB I/F clock</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_spim0_sclk</name>
              <description>SPIM0 serial clock</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_spim0_pclk</name>
              <description>SPIM0 APB I/F clock</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_i2c1_sclk</name>
              <description>I2C1 serial clock</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_i2c1_pclk</name>
              <description>I2C1 APB I/F clock</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_i2c0_sclk</name>
              <description>I2C0 serial clock</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_i2c0_pclk</name>
              <description>I2C0 APB I/F clock</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_h2pp1_hclk</name>
              <description>H2APBP1 clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_HARDMACRO</name>
          <description>Clock gating ON (HARDMACRO)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_dcdcclk_dcdc_gatedclk</name>
              <description>DCDC clock</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_pmulvclk_pmulv_efuseclk</name>
              <description>EFUSE clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_REFCLK</name>
          <description>Clock gating ON (REFCLK)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.</description>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x10001</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_ref32kclk_adpll_refclk</name>
              <description>ADPLL reference clock</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ref32kclk_pmulv_refclk</name>
              <description>PMULV reference clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PM_0</name>
          <description>Clock gating OFF (PM/PS0/PS1/PS2)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.</description>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xf800000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_mpierclk_sramc_pclk</name>
              <description>SRAMC APB I/F clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_sramc_s2hclk</name>
              <description>SRAMC PS2 clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PS2 and [CG_OFF_POWERDOMAIN].CG_PS2.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_sramc_s1hclk</name>
              <description>SRAMC PS1 clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PS1 and [CG_OFF_POWERDOMAIN].CG_PS1.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_sramc_s0hclk</name>
              <description>SRAMC PS0 clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PS0 and [CG_OFF_POWERDOMAIN].CG_PS0.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_sramc_hclk</name>
              <description>SRAMC AHB I/F clock (T0/T1/T2)
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_evm_pclk</name>
              <description>EVM clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_h2pm_hclk</name>
              <description>H2APB clock
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PM_1</name>
          <description>Clock gating OFF (PM)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
          <addressOffset>0x184</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_ppier0clk_spim3_sclk</name>
              <description>SPIM3 serial clock</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_spim3_pclk</name>
              <description>SPIM3 APB I/F clock</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_spim2_sclk</name>
              <description>SPIM2 serial clock</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_spim2_pclk</name>
              <description>SPIM2 APB I/F clock</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_i2c2_sclk</name>
              <description>I2C2 serial clock</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_i2c2_pclk</name>
              <description>I2C2 APB I/F clock</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_tmr_ch1_timclk</name>
              <description>TMR ch1 timer counter clock</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_tmr_ch0_timclk</name>
              <description>TMR ch0 timer counter clock</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_tmr_pclk</name>
              <description>TMR APB I/F clock</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_advtmr_ch3_timclk</name>
              <description>ADVTMR ch3 timer counter clock</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_advtmr_ch2_timclk</name>
              <description>ADVTMR ch2 timer counter clock</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_advtmr_ch1_timclk</name>
              <description>ADVTMR ch1 timer counter clock</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_advtmr_ch0_timclk</name>
              <description>ADVTMR ch0 timer counter clock</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_advtmr_pclk</name>
              <description>ADVTMR APB I/F clock</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_wdt_wdtclk</name>
              <description>WDT timer counter clock</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_wdt_pclk</name>
              <description>WDT APB I/F clock</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_rtclv_pclk</name>
              <description>RTCLV APB I/F clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_h2pp0_hclk</name>
              <description>H2APBP0 clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_h2hp0_hclk</name>
              <description>H2HSYNCDNP0 clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PM_2</name>
          <description>Clock gating OFF (PM)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PM and [CG_OFF_POWERDOMAIN].CG_PM.</description>
          <addressOffset>0x188</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_mpierclk_h2hp1_hclk</name>
              <description>H2HSYNCDNP1 clock</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_uart2clk_uart2_sclk</name>
              <description>UART2 serial clock</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier2clk_uart2_pclk</name>
              <description>UART2 APB I/F clock</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier2clk_h2pp2_hclk</name>
              <description>H2APBP2 clock</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_h2hp2_hclk</name>
              <description>H2HSYNCDNP2 clock</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_gpio3_pclk</name>
              <description>GPIO3 APB I/F clock</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_gpio2_pclk</name>
              <description>GPIO2 APB I/F clock</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_gpio1_pclk</name>
              <description>GPIO1 APB I/F clock</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_gpio0_pclk</name>
              <description>GPIO0 APB I/F clock</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_gconf_pclk</name>
              <description>GCONF APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PE</name>
          <description>Clock gating OFF (PE)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PE and [CG_OFF_POWERDOMAIN].CG_PE.</description>
          <addressOffset>0x190</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_mpierclk_rng_coreclk</name>
              <description>RNG core clock</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_rng_busclk</name>
              <description>RNG APB I/F clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_aesa_coreclk</name>
              <description>AESA core clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_aesa_busclk</name>
              <description>AESA APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PF</name>
          <description>Clock gating OFF (PF)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PF and [CG_OFF_POWERDOMAIN].CG_PF.</description>
          <addressOffset>0x1a0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x7</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_spicclk_spic_spclk</name>
              <description>SPIC SPI clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_spic_srclk</name>
              <description>SPIC SRAM clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_spic_hclk</name>
              <description>SPIC AHB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PD</name>
          <description>Clock gating OFF (PD)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PD and [CG_OFF_POWERDOMAIN].CG_PD.</description>
          <addressOffset>0x1a8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_mpierclk_sdmac_hclk</name>
              <description>DMAC clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PU</name>
          <description>Clock gating OFF (PU)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PU and [CG_OFF_POWERDOMAIN].CG_PU.</description>
          <addressOffset>0x1ac</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_usbiclk_usb2fs_usbclk</name>
              <description>USB USB clock</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_usbbclk_usb2fs_hclk</name>
              <description>USB AHB I/F clock</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_h2hupu_hclk</name>
              <description>H2HSYNCUPU clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_mpierclk_h2hdnu_hclk</name>
              <description>H2HSYNCDNU slave clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PA12</name>
          <description>Clock gating OFF (PA12)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PA12 and [CG_OFF_POWERDOMAIN].CG_PA12.</description>
          <addressOffset>0x1b4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_rtcclk_adcc12_rtcclk</name>
              <description>ADC12 RTC clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_adcc12aclk_adcc12_adccclk</name>
              <description>ADC12 ADC clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_adcc12_pclk</name>
              <description>ADC12 APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PA24</name>
          <description>Clock gating OFF (PA24)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PA24 and [CG_OFF_POWERDOMAIN].CG_PA24.</description>
          <addressOffset>0x1b8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_rtcclk_adcc24_rtcclk</name>
              <description>ADC24 RTC clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_adcc24aclk_adcc24_adccclk</name>
              <description>ADC24 ADC clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier0clk_adcc24_pclk</name>
              <description>ADC24 APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PP1</name>
          <description>Clock gating OFF (PP1)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.
* Also changed by writing to [CG_ON_POWERDOMAIN].CG_PP1 and [CG_OFF_POWERDOMAIN].CG_PP1.</description>
          <addressOffset>0x1bc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_uart1clk_uart1_sclk</name>
              <description>UART1 serial clock</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_uart1_pclk</name>
              <description>UART1 APB I/F clock</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_uart0clk_uart0_sclk</name>
              <description>UART0 serial clock</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_uart0_pclk</name>
              <description>UART0 APB I/F clock</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_spim1_sclk</name>
              <description>SPIM1 serial clock</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_spim1_pclk</name>
              <description>SPIM1 APB I/F clock</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_spim0_sclk</name>
              <description>SPIM0 serial clock</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_spim0_pclk</name>
              <description>SPIM0 APB I/F clock</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_i2c1_sclk</name>
              <description>I2C1 serial clock</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_i2c1_pclk</name>
              <description>I2C1 APB I/F clock</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_i2c0_sclk</name>
              <description>I2C0 serial clock</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_i2c0_pclk</name>
              <description>I2C0 APB I/F clock</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ppier1clk_h2pp1_hclk</name>
              <description>H2APBP1 clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_HARDMACRO</name>
          <description>Clock gating OFF (HARDMACRO)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.</description>
          <addressOffset>0x1c0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x10001</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_dcdcclk_dcdc_gatedclk</name>
              <description>DCDC clock</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_pmulvclk_pmulv_efuseclk</name>
              <description>EFUSE clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_REFCLK</name>
          <description>Clock gating OFF (HARDMACRO)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.</description>
          <addressOffset>0x1c8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_ref32kclk_adpll_refclk</name>
              <description>ADPLL reference clock</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_ref32kclk_pmulv_refclk</name>
              <description>PMULV reference clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCG_PM_0</name>
          <description>Dynamic clock gating (PM)
[Write]1: Dynamic clock gating enable. 0: Dynamic clock gating disable
[Read] A configured value can be checked.</description>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCG_pmulvclk_pmulv_lv0clk</name>
              <description>PMULV clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PM.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_pmulvclk_h2ppmu_hclk</name>
              <description>H2APBPMU clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PM.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_pmulvclk_h2hasync_hclk</name>
              <description>H2HASYNC master clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PM.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_h2hasync_hclk</name>
              <description>H2HASYNC slave clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PM.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_sramc_pclk</name>
              <description>SRAMC APB I/F clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PM.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_sramc_s2hclk</name>
              <description>SRAMC PS2 clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PS2.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_sramc_s1hclk</name>
              <description>SRAMC PS1 clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PS1.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_sramc_s0hclk</name>
              <description>SRAMC PS0 clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PS0.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_sramc_hclk</name>
              <description>SRAMC AHB I/F clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PM.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_evm_pclk</name>
              <description>EVM clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PM.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_h2pm_hclk</name>
              <description>H2APBM clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PM.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_mpier_hclk</name>
              <description>MPIER clock
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PM.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCG_PM_1</name>
          <description>Dynamic clock gating (PM)
[Write]1: Dynamic clock gating enable. 0: Dynamic clock gating disable
[Read] A configured value can be checked.
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PM.</description>
          <addressOffset>0x204</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCG_ppier0clk_spim3_sclk</name>
              <description>SPIM3 serial clock</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_spim3_pclk</name>
              <description>SPIM3 APB I/F clock</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_spim2_sclk</name>
              <description>SPIM2 serial clock</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_spim2_pclk</name>
              <description>SPIM2 APB I/F clock</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_i2c2_sclk</name>
              <description>I2C2 serial clock</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_i2c2_pclk</name>
              <description>I2C2 APB I/F clock</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_tmr_ch1_timclk</name>
              <description>TMR ch1 timer counter clock</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_tmr_ch0_timclk</name>
              <description>TMR ch0 timer counter clock</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_tmr_pclk</name>
              <description>TMR APB I/F clock</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_advtmr_ch3_timclk</name>
              <description>ADVTMR ch3 timer counter clock</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_advtmr_ch2_timclk</name>
              <description>ADVTMR ch2 timer counter clock</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_advtmr_ch1_timclk</name>
              <description>ADVTMR ch1 timer counter clock</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_advtmr_ch0_timclk</name>
              <description>ADVTMR ch0 timer counter clock</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_advtmr_pclk</name>
              <description>ADVTMR APB I/F clock</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_wdt_wdtclk</name>
              <description>WDT timer counter clock</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_wdt_pclk</name>
              <description>WDT APB I/F clock</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_h2pp0_hclk</name>
              <description>H2APBP0 clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_h2hp0_hclk</name>
              <description>H2HSYNCDNP0 clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCG_PM_2</name>
          <description>Dynamic clock gating (PM)
[Write]1: Dynamic clock gating enable. 0: Dynamic clock gating disable
[Read] A configured value can be checked.
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PM.</description>
          <addressOffset>0x208</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCG_mpierclk_h2hp1_hclk</name>
              <description>H2HSYNCDNP1 clock</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_uart2clk_uart2_sclk</name>
              <description>UART2 serial clock</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier2clk_uart2_pclk</name>
              <description>UART2 APB I/F clock</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier2clk_h2pp2_hclk</name>
              <description>H2APBP2 clock</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_h2hp2_hclk</name>
              <description>H2HSYNCDNP2 clock</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_gpio3_pclk</name>
              <description>GPIO3 APB I/F clock</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_gpio2_pclk</name>
              <description>GPIO2 APB I/F clock</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_gpio1_pclk</name>
              <description>GPIO1 APB I/F clock</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_gpio0_pclk</name>
              <description>GPIO0 APB I/F clock</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_gconf_pclk</name>
              <description>GCONF APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCG_PE</name>
          <description>Dynamic clock gating (PE)
[Write]1: Dynamic clock gating enable. 0: Dynamic clock gating disable
[Read] A configured value can be checked.
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PE.</description>
          <addressOffset>0x210</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCG_mpierclk_rng_coreclk</name>
              <description>RNG core clock</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_rng_busclk</name>
              <description>RNG APB I/F clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_aesa_coreclk</name>
              <description>AESA core clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_aesa_busclk</name>
              <description>AESA APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCG_PF</name>
          <description>Dynamic clock gating (PF)
[Write]1: Dynamic clock gating enable. 0: Dynamic clock gating disable
[Read] A configured value can be checked.
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PF.</description>
          <addressOffset>0x220</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCG_spicclk_spic_spclk</name>
              <description>SPIC SPI clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_spic_srclk</name>
              <description>SPIC SRAM clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_mpierclk_spic_hclk</name>
              <description>SPIC AHB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCG_PD</name>
          <description>Dynamic clock gating (PD)
[Write]1: Dynamic clock gating enable. 0: Dynamic clock gating disable
[Read] A configured value can be checked.
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PD.</description>
          <addressOffset>0x228</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCG_mpierclk_sdmac_hclk</name>
              <description>DMAC clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCG_PU</name>
          <description>Dynamic clock gating (PU)
[Write]1: Dynamic clock gating enable. 0: Dynamic clock gating disable
[Read] A configured value can be checked.
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PU.</description>
          <addressOffset>0x22c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCG_mpierclk_h2hdnu_hclk</name>
              <description>H2HSYNCDNU slave clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCG_PA12</name>
          <description>Dynamic clock gating (PA12)
[Write]1: Dynamic clock gating enable. 0: Dynamic clock gating disable
[Read] A configured value can be checked.
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PA12.</description>
          <addressOffset>0x234</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCG_adcc12aclk_adcc12_adccclk</name>
              <description>ADC12 ADC clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_adcc12_pclk</name>
              <description>ADC12 APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCG_PA24</name>
          <description>Dynamic clock gating (PA24)
[Write]1: Dynamic clock gating enable. 0: Dynamic clock gating disable
[Read] A configured value can be checked.
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PA24.</description>
          <addressOffset>0x238</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCG_adcc24aclk_adcc24_adccclk</name>
              <description>ADC24 ADC clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier0clk_adcc24_pclk</name>
              <description>ADC24 APB I/F clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCG_PP1</name>
          <description>Dynamic clock gating (PP1)
[Write]1: Dynamic clock gating enable. 0: Dynamic clock gating disable
[Read] A configured value can be checked.
* Also changed by writing to [DCG_POWERDOMAIN].DCG_PP1.</description>
          <addressOffset>0x23c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCG_uart1clk_uart1_sclk</name>
              <description>UART1 serial clock</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier1clk_uart1_pclk</name>
              <description>UART1 APB I/F clock</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_uart0clk_uart0_sclk</name>
              <description>UART0 serial clock</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier1clk_uart0_pclk</name>
              <description>UART0 APB I/F clock</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier1clk_spim1_sclk</name>
              <description>SPIM1 serial clock</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier1clk_spim1_pclk</name>
              <description>SPIM1 APB I/F clock</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier1clk_spim0_sclk</name>
              <description>SPIM0 serial clock</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier1clk_spim0_pclk</name>
              <description>SPIM0 APB I/F clock</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier1clk_i2c1_sclk</name>
              <description>I2C1 serial clock</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier1clk_i2c1_pclk</name>
              <description>I2C1 APB I/F clock</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier1clk_i2c0_sclk</name>
              <description>I2C0 serial clock</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier1clk_i2c0_pclk</name>
              <description>I2C0 APB I/F clock</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCG_ppier1clk_h2pp1_hclk</name>
              <description>H2APBP1 clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CLKREQ_CONFIG_PE</name>
          <description>Sets the clock supply period extension after bus transaction.
0x0: 0cycle (no extension)
0x1: 1cycle
0x2: 2cycle
0x3: 3cycle
0x4: 4cycle
0x5: 5cycle
0x6: 6cycle
0x7: 7cycle
0x8: 8cycle
0x9: 9cycle
0xA: 10cycle
0xB: 11cycle
0xC: 12cycle
0xD: 13cycle
0xE: 14cycle
0xF: 15cycle</description>
          <addressOffset>0x290</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x20002</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>POSTCLK_LENGTH_mpierclk_rng_busclk</name>
              <description>RNG APB I/F clock</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>POSTCLK_LENGTH_mpierclk_aesa_busclk</name>
              <description>AESA APB I/F clock</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_PM_0</name>
          <description>Soft reset ON (PM)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PM and [SRST_OFF_POWERDOMAIN].CG_PM.</description>
          <addressOffset>0x300</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x500000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_sramc_prstn</name>
              <description>SRAMC APB I/F reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_sramc_hrstn</name>
              <description>SRAMC AHB I/F reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_evm_prstn</name>
              <description>EVM reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2pm_hrstn</name>
              <description>H2APBM reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_PM_1</name>
          <description>Soft reset ON (PM)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PM and [SRST_OFF_POWERDOMAIN].CG_PM.</description>
          <addressOffset>0x304</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3f08009f</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_spim3_srstn</name>
              <description>SPIM3 serial reset</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim3_prstn</name>
              <description>SPIM3 APB I/F reset</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim2_srstn</name>
              <description>SPIM2 serial reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim2_prstn</name>
              <description>SPIM2 APB I/F reset</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c2_srstn</name>
              <description>I2C2 serial reset</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c2_prstn</name>
              <description>I2C2 APB I/F reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_tmr_prstn</name>
              <description>TMR reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_advtmr_prstn</name>
              <description>ADVTMR reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_wdt_prstn</name>
              <description>WDT reset.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_rtclv_busrstn</name>
              <description>RTCLV timer reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_rtclv_prstn</name>
              <description>RTCLV APB I/F reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2pp0_hrstn</name>
              <description>H2APBP0 reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2hp0_hrstn</name>
              <description>H2HSYNCDNP0 reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_PM_2</name>
          <description>Soft reset ON (PM)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PM and [SRST_OFF_POWERDOMAIN].CG_PM.</description>
          <addressOffset>0x308</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x10ff1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_h2hp1_hrstn</name>
              <description>H2HSYNCDNP1 reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_uart2_srstn</name>
              <description>UART2 serial reset.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_uart2_prstn</name>
              <description>UART2 APB I/F reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2pp2_hrstn</name>
              <description>H2APBP2 reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2hp2_hrstn</name>
              <description>H2HSYNCDNP2 reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_gpio3_prstn</name>
              <description>GPIO3 APB I/F reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_gpio2_prstn</name>
              <description>GPIO2 APB I/F reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_gpio1_prstn</name>
              <description>GPIO1 APB I/F reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_gpio0_prstn</name>
              <description>GPIO0 APB I/F reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_gconf_prstn</name>
              <description>GCONF APB I/F reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_PE</name>
          <description>Soft reset ON (PE)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PE and [SRST_OFF_POWERDOMAIN].CG_PE.</description>
          <addressOffset>0x310</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x5</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_rng_rstn</name>
              <description>RNG reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_aesa_rstn</name>
              <description>AESA reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_PF</name>
          <description>Soft reset ON (PF)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PF and [SRST_OFF_POWERDOMAIN].CG_PF.</description>
          <addressOffset>0x320</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_spic_spifrstn</name>
              <description>SPIC SPIF reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spic_sprstn</name>
              <description>SPIC SPI reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spic_srrstn</name>
              <description>SPIC SRAM reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spic_hrstn</name>
              <description>SPIC AHB I/F reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_PD</name>
          <description>Soft reset ON (PD)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PD and [SRST_OFF_POWERDOMAIN].CG_PD.</description>
          <addressOffset>0x328</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_sdmac_hrstn</name>
              <description>DMAC reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_PU</name>
          <description>Soft reset ON (PU)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PU and [SRST_OFF_POWERDOMAIN].CG_PU.</description>
          <addressOffset>0x32c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1d</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_usb2fs_usbrstn</name>
              <description>USB USB reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_usb2fs_hrstn</name>
              <description>USB AHB I/F reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2hupu_hrstn</name>
              <description>H2HSYNCUPU reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2hdnu_hrstn</name>
              <description>H2HSYNCDNU reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_PA12</name>
          <description>Soft reset ON (PM)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PM and [SRST_OFF_POWERDOMAIN].CG_PM.</description>
          <addressOffset>0x334</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_adcc12_adcrstn</name>
              <description>ADCC12 ADC reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_adcc12_prstn</name>
              <description>ADCC12 APB I/F reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_PA24</name>
          <description>Soft reset ON (PA24)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PA24 and [SRST_OFF_POWERDOMAIN].CG_PA24.</description>
          <addressOffset>0x338</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_adcc24_adcrstn</name>
              <description>ADCC24 ADC reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_adcc24_prstn</name>
              <description>ADCC24 APB I/F reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_PP1</name>
          <description>Soft reset ON (PP1)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PP1 and [SRST_OFF_POWERDOMAIN].CG_PP1.</description>
          <addressOffset>0x33c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xfff1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_uart1_srstn</name>
              <description>UART1 serial reset.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_uart1_prstn</name>
              <description>UART1 APB I/F reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_uart0_srstn</name>
              <description>UART0 serial reset.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_uart0_prstn</name>
              <description>UART0 APB I/F reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim1_srstn</name>
              <description>SPIM1 serial reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim1_prstn</name>
              <description>SPIM1 APB I/F reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim0_srstn</name>
              <description>SPIM0 serial reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim0_prstn</name>
              <description>SPIM0 APB I/F reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c1_srstn</name>
              <description>I2C1 serial reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c1_prstn</name>
              <description>I2C1 APB I/F reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c0_srstn</name>
              <description>I2C0 serial reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c0_prstn</name>
              <description>I2C0 APB I/F reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2pp1_hrstn</name>
              <description>H2APBP1 reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_PM_0</name>
          <description>Soft reset OFF (PM)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PM and [SRST_OFF_POWERDOMAIN].CG_PM.</description>
          <addressOffset>0x380</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x9000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_sramc_prstn</name>
              <description>SRAMC APB I/F reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_sramc_hrstn</name>
              <description>SRAMC AHB I/F reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_evm_prstn</name>
              <description>EVM reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2pm_hrstn</name>
              <description>H2APBM reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_PM_1</name>
          <description>Soft reset OFF (PM)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PM and [SRST_OFF_POWERDOMAIN].CG_PM.</description>
          <addressOffset>0x384</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_spim3_srstn</name>
              <description>SPIM3 serial reset</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim3_prstn</name>
              <description>SPIM3 APB I/F reset</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim2_srstn</name>
              <description>SPIM2 serial reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim2_prstn</name>
              <description>SPIM2 APB I/F reset</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c2_srstn</name>
              <description>I2C2 serial reset</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c2_prstn</name>
              <description>I2C2 APB I/F reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_tmr_prstn</name>
              <description>TMR reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_advtmr_prstn</name>
              <description>ADVTMR reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_wdt_prstn</name>
              <description>WDT reset.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_rtclv_busrstn</name>
              <description>RTCLV timer reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_rtclv_prstn</name>
              <description>RTCLV APB I/F reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2pp0_hrstn</name>
              <description>H2APBP0 reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2hp0_hrstn</name>
              <description>H2HSYNCDNP0 reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_PM_2</name>
          <description>Soft reset OFF (PM)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PM and [SRST_OFF_POWERDOMAIN].CG_PM.</description>
          <addressOffset>0x388</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_h2hp1_hrstn</name>
              <description>H2HSYNCDNP1 reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_uart2_srstn</name>
              <description>UART2 serial reset.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_uart2_prstn</name>
              <description>UART2 APB I/F reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2pp2_hrstn</name>
              <description>H2APBP2 reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2hp2_hrstn</name>
              <description>H2HSYNCDNP2 reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_gpio3_prstn</name>
              <description>GPIO3 APB I/F reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_gpio2_prstn</name>
              <description>GPIO2 APB I/F reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_gpio1_prstn</name>
              <description>GPIO1 APB I/F reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_gpio0_prstn</name>
              <description>GPIO0 APB I/F reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_gconf_prstn</name>
              <description>GCONF APB I/F reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_PE</name>
          <description>Soft reset OFF (PE)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PE and [SRST_OFF_POWERDOMAIN].CG_PE.</description>
          <addressOffset>0x390</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_rng_rstn</name>
              <description>RNG reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_aesa_rstn</name>
              <description>AESA reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_PF</name>
          <description>Soft reset OFF (PF)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PF and [SRST_OFF_POWERDOMAIN].CG_PF.</description>
          <addressOffset>0x3a0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xf</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_spic_spifrstn</name>
              <description>SPIC SPIF reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spic_sprstn</name>
              <description>SPIC SPI reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spic_srrstn</name>
              <description>SPIC SRAM reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spic_hrstn</name>
              <description>SPIC AHB I/F reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_PD</name>
          <description>Soft reset OFF (PD)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PD and [SRST_OFF_POWERDOMAIN].CG_PD.</description>
          <addressOffset>0x3a8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_sdmac_hrstn</name>
              <description>DMAC reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_PU</name>
          <description>Soft reset OFF (PU)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PU and [SRST_OFF_POWERDOMAIN].CG_PU.</description>
          <addressOffset>0x3ac</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_usb2fs_usbrstn</name>
              <description>USB USB reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_usb2fs_hrstn</name>
              <description>USB AHB I/F reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2hupu_hrstn</name>
              <description>H2HSYNCUPU reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2hdnu_hrstn</name>
              <description>H2HSYNCDNU reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_PA12</name>
          <description>Soft reset OFF (PA12)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PA12 and [SRST_OFF_POWERDOMAIN].CG_PA12.</description>
          <addressOffset>0x3b4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_adcc12_adcrstn</name>
              <description>ADCC12 ADC reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_adcc12_prstn</name>
              <description>ADCC12 APB I/F reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_PA24</name>
          <description>Soft reset OFF (PA24)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PA24 and [SRST_OFF_POWERDOMAIN].CG_PA24.</description>
          <addressOffset>0x3b8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_adcc24_adcrstn</name>
              <description>ADCC24 ADC reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_adcc24_prstn</name>
              <description>ADCC24 APB I/F reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_PP1</name>
          <description>Soft reset OFF (PP1)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress
* Also changed by writing to [SRST_ON_POWERDOMAIN].CG_PP1 and [SRST_OFF_POWERDOMAIN].CG_PP1.</description>
          <addressOffset>0x3bc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_uart1_srstn</name>
              <description>UART1 serial reset.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_uart1_prstn</name>
              <description>UART1 APB I/F reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_uart0_srstn</name>
              <description>UART0 serial reset.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_uart0_prstn</name>
              <description>UART0 APB I/F reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim1_srstn</name>
              <description>SPIM1 serial reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim1_prstn</name>
              <description>SPIM1 APB I/F reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim0_srstn</name>
              <description>SPIM0 serial reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_spim0_prstn</name>
              <description>SPIM0 APB I/F reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c1_srstn</name>
              <description>I2C1 serial reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c1_prstn</name>
              <description>I2C1 APB I/F reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c0_srstn</name>
              <description>I2C0 serial reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_i2c0_prstn</name>
              <description>I2C0 APB I/F reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SRST_asyncrst_h2pp1_hrstn</name>
              <description>H2APBP1 reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSM_MAIN</name>
          <description>Clock source setting (CD_MPIER/CD_PPIER0/CD_PPIER1/CD_PPIER2/CD_SPIC/CD_USBB)</description>
          <addressOffset>0x404</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CSMSEL_MAIN</name>
              <description>0b000: SIOSC4M
0b001: OSC12M
0b010: PLL
0b011: ADPLL
0b100: OSC32K/SIOSC32K
0b101: ignored
0b110: ignored
0b111: ignored
* OSC32K and SIOSC32K are switched with [CSM_RTC].
* The initial value is determined with a value stored in EFUSE.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSM_CPUTRC</name>
          <description>Clock source setting (CD_CPUTRC)</description>
          <addressOffset>0x408</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CSMSEL_CPUTRC</name>
              <description>0b0:SIOSC4M
0b1:OSC12M</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSM_CPUST</name>
          <description>Clock source setting (CD_CPUST)</description>
          <addressOffset>0x40c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CSMSEL_CPUST</name>
              <description>0b000: SIOSC4M
0b001: OSC12M
0b010: ignored
0b011: ignored
0b100: OSC32K/SIOSC32K
0b101: ignored
0b110: ignored
0b111: ignored
* OSC32K and SIOSC32K are switched with [CSM_RTC].</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSM_USBI</name>
          <description>Clock source setting (CD USBI)</description>
          <addressOffset>0x410</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CSMSEL_USBI</name>
              <description>0b0:PLL
0b1:ADPLL</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSM_UART0</name>
          <description>Clock source setting (CD UART0)</description>
          <addressOffset>0x414</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CSMSEL_UART0</name>
              <description>0b000: SIOSC4M
0b001: OSC12M
0b010: PLL
0b011: ADPLL
0b100: OSC32K/SIOSC32K
0b101: ignored
0b110: ignored
0b111: ignored
* OSC32K and SIOSC32K are switched with [CSM_RTC].</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSM_UART1</name>
          <description>Clock source setting (CD UART1)</description>
          <addressOffset>0x418</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CSMSEL_UART1</name>
              <description>0b000: SIOSC4M
0b001: OSC12M
0b010: PLL
0b011: ADPLL
0b100: OSC32K/SIOSC32K
0b101: ignored
0b110: ignored
0b111: ignored
* OSC32K and SIOSC32K are switched with [CSM_RTC].</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSM_UART2</name>
          <description>Clock source setting (CD UART2)</description>
          <addressOffset>0x41c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CSMSEL_UART2</name>
              <description>0b000: SIOSC4M
0b001: OSC12M
0b010: PLL
0b011: ADPLL
0b100: OSC32K/SIOSC32K
0b101: ignored
0b110: ignored
0b111: ignored
* OSC32K and SIOSC32K are switched with [CSM_RTC].</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSM_ADCC12A</name>
          <description>Clock source setting (CD ADCC12)</description>
          <addressOffset>0x420</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CSMSEL_ADCC12A</name>
              <description>0b000: SIOSC4M
0b001: OSC12M
0b010: PLL
0b011: ADPLL
0b100: ignored
0b101: 1/3 frequency division of OSC12M
0b110: 1/3 frequency division of PLL
0b111: 1/9 frequency division of PLL
* If the value is 0b101-111, set 0x1 to [PRESCAL_ADCC12A].</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSM_ADCC24A</name>
          <description>Clock source setting (CD ADCC24)</description>
          <addressOffset>0x424</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CSMSEL_ADCC24A</name>
              <description>0b000: SIOSC4M
0b001: OSC12M
0b010: PLL
0b011: ADPLL
0b100: ignored
0b101: 1/3 frequency division of OSC12M
0b110: ignored
0b111: 1/9 frequency division of PLL
* If the value is 0b101 or 0b111, set 0x1 to [PRESCAL_ADCC24A].</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRESCAL_MAIN</name>
          <description>Prescaler setting (CD_MPIER/CD_PPIER0/CD_PPIER1/CD_PPIER2/CD_SPIC/CD_USBB)
0x0: Stop
0x1: 1/1 frequency division
0x2: 1/2 frequency division
0x3: 1/3 frequency division
0x4: 1/4 frequency division
0x5: 1/5 frequency division
0x6: 1/6 frequency division
0x7: 1/7 frequency division
0x8: 1/8 frequency division
0x9: 1/9 frequency division
0xA: 1/10 frequency division
0xB: 1/12 frequency division
0xC: 1/18 frequency division
0xD: 1/24 frequency division
0xE: 1/36 frequency division
0xF: 1/48 frequency division</description>
          <addressOffset>0x484</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x11</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSSEL_CD_PPIER2</name>
              <description>CD_PPIER2
* The frequency is divided for the clock selected with CSM_MAIN.
* Frequency=fCSM_MAIN/(DIVPSSEL_CD_MPIER * DIVPSSEL_CD_PPIER2)</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSSEL_CD_PPIER1</name>
              <description>CD_PPIER1
* The frequency is divided for the clock selected with CSM_MAIN.
* Frequency=fCSM_MAIN/(DIVPSSEL_CD_MPIER * DIVPSSEL_CD_PPIER1)</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSSEL_CD_PPIER0</name>
              <description>CD_PPIER0
* The frequency is divided for the clock selected with CSM_MAIN.
* Frequency=fCSM_MAIN/(DIVPSSEL_CD_MPIER * DIVPSSEL_CD_PPIER0)</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSSEL_CD_USBB</name>
              <description>CD_USBB
* The frequency is divided for the clock selected with CSM_MAIN.
* Frequency=fCSM_MAIN/(DIVPSSEL_CD_MPIER * DIVPSSEL_CD_USBB)</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSSEL_CD_SPIC</name>
              <description>CD_SPIC
* The frequency is divided for the clock selected with CSM_MAIN.
* Frequency=fCSM_MAIN/DIVPSSEL_CD_SPIC</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSSEL_CD_MPIER</name>
              <description>CD_MPIER
* 0x0: Setting prohibited</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRESCAL_CPUST</name>
          <description>Prescaler setting (CD_CPUST)
0x0: Stop
0x1: 1/1 frequency division
0x2: 1/2 frequency division
0x3: 1/3 frequency division
0x4: 1/4 frequency division
0x5: 1/5 frequency division
0x6: 1/6 frequency division
0x7: 1/7 frequency division
0x8: 1/8 frequency division
0x9: 1/9 frequency division
0xA: 1/10 frequency division
0xB: 1/12 frequency division
0xC: 1/18 frequency division
0xD: 1/24 frequency division
0xE: 1/36 frequency division
0xF: 1/48 frequency division</description>
          <addressOffset>0x48c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSSEL_CD_CPUST</name>
              <description>CD_CPUST</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRESCAL_USBI</name>
          <description>Prescaler setting (CD_USBI)
0x0: Stop
0x1: 1/1 frequency division
0x2: 1/2 frequency division
0x3: 1/3 frequency division
0x4: 1/4 frequency division
0x5: 1/5 frequency division
0x6: 1/6 frequency division
0x7: 1/7 frequency division
0x8: 1/8 frequency division
0x9: 1/9 frequency division
0xA: 1/10 frequency division
0xB: 1/12 frequency division
0xC: 1/18 frequency division
0xD: 1/24 frequency division
0xE: 1/36 frequency division
0xF: 1/48 frequency division</description>
          <addressOffset>0x490</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSSEL_CD_USBI</name>
              <description>CD_USBI</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRESCAL_UART0</name>
          <description>Prescaler setting (CD_UART0)
0x0: Stop
0x1: 1/1 frequency division
0x2: 1/2 frequency division
0x3: 1/3 frequency division
0x4: 1/4 frequency division
0x5: 1/5 frequency division
0x6: 1/6 frequency division
0x7: 1/7 frequency division
0x8: 1/8 frequency division
0x9: 1/9 frequency division
0xA: 1/10 frequency division
0xB: 1/12 frequency division
0xC: 1/18 frequency division
0xD: 1/24 frequency division
0xE: 1/36 frequency division
0xF: 1/48 frequency division</description>
          <addressOffset>0x494</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSSEL_CD_UART0</name>
              <description>CD_UART0</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRESCAL_UART1</name>
          <description>Prescaler setting (CD_UART1)
0x0: Stop
0x1: 1/1 frequency division
0x2: 1/2 frequency division
0x3: 1/3 frequency division
0x4: 1/4 frequency division
0x5: 1/5 frequency division
0x6: 1/6 frequency division
0x7: 1/7 frequency division
0x8: 1/8 frequency division
0x9: 1/9 frequency division
0xA: 1/10 frequency division
0xB: 1/12 frequency division
0xC: 1/18 frequency division
0xD: 1/24 frequency division
0xE: 1/36 frequency division
0xF: 1/48 frequency division</description>
          <addressOffset>0x498</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSSEL_CD_UART1</name>
              <description>CD_UART1</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRESCAL_UART2</name>
          <description>Prescaler setting (CD_UART2)
0x0: Stop
0x1: 1/1 frequency division
0x2: 1/2 frequency division
0x3: 1/3 frequency division
0x4: 1/4 frequency division
0x5: 1/5 frequency division
0x6: 1/6 frequency division
0x7: 1/7 frequency division
0x8: 1/8 frequency division
0x9: 1/9 frequency division
0xA: 1/10 frequency division
0xB: 1/12 frequency division
0xC: 1/18 frequency division
0xD: 1/24 frequency division
0xE: 1/36 frequency division
0xF: 1/48 frequency division</description>
          <addressOffset>0x49c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSSEL_CD_UART2</name>
              <description>CD_UART2</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRESCAL_ADCC12A</name>
          <description>Prescaler setting (CD_ADCC12A)
0x0: Stop
0x1: 1/1 frequency division
0x2: 1/2 frequency division
0x3: reserved
0x4: 1/4 frequency division
0x5: reserved
0x6: 1/6 frequency division
0x7: reserved
0x8: 1/8 frequency division
0x9: reserved
0xA: 1/10 frequency division
0xB: 1/12 frequency division
0xC: 1/18 frequency division
0xD: 1/24 frequency division
0xE: 1/36 frequency division
0xF: 1/48 frequency division
* With [CSM_ADCC12A]=0b101-111, use the setting of "0x1: 1/1 frequency division".</description>
          <addressOffset>0x4a0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSSEL_CD_ADCC12A</name>
              <description>CD_ADCC12A</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRESCAL_ADCC24A</name>
          <description>Prescaler setting (CD_ADCC24A)
0x0: Stop
0x1: 1/1 frequency division
0x2: 1/2 frequency division
0x3: reserved
0x4: 1/4 frequency division
0x5: reserved
0x6: 1/6 frequency division
0x7: reserved
0x8: 1/8 frequency division
0x9: reserved
0xA: 1/10 frequency division
0xB: 1/12 frequency division
0xC: 1/18 frequency division
0xD: 1/24 frequency division
0xE: 1/36 frequency division
0xF: 1/48 frequency division
* With [CSM_ADCC24A]=0b101 or 0b111, use the setting of "0x1: 1/1 frequency division".</description>
          <addressOffset>0x4a4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSSEL_CD_ADCC24A</name>
              <description>CD_ADCC24A</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_OSC12M</name>
          <description>OSC12M control</description>
          <addressOffset>0x500</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OSC12M_EN</name>
              <description>Enable control
0: Stops OSC.
1: Starts OSC.
* The initial value is determined with a value stored in EFUSE.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_PLL_0</name>
          <description>PLL control</description>
          <addressOffset>0x508</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PLL_SWEN</name>
              <description>SW control enable
0: Any terminals of PLL other than BP cannot be controlled from SW.
1: All terminals of PLL can be controlled from SW.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_BP</name>
              <description>Sets the bypass mode.
0: Normal mode
1: Bypass mode
* Can be controlled from SW regardless of the value of [CONFIG_PLL_0].PLL_SWEN.
* The initial value is determined with a value stored in EFUSE.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_PLL_1</name>
          <description>PLL control</description>
          <addressOffset>0x50c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x93</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PLL_IS</name>
              <description>* Can be controlled from SW for [CONFIG_PLL_0].PLL_SWEN=1.</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_BW</name>
              <description>PLL_BW</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_ND</name>
              <description>PLL_ND</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_ADPLL_0</name>
          <description>ADPLL control</description>
          <addressOffset>0x510</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x7008</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADPLL_ENPLL</name>
              <description>Operation control
0: Disable
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_ADPLL_1</name>
          <description>ADPLL control</description>
          <addressOffset>0x514</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADPLL_NTWIN</name>
              <description>Normalized Tuning Word input</description>
              <bitRange>[13:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADPLL_NTWOUT_LATEN</name>
              <description>Normalized Tuning Word output latch enable control
0: Disable
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADPLL_NTWMODE</name>
              <description>Sets the Normalized Tuning Word mode.
0: Disable (Internal Mode)
1: Enable (External Mode)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_DCDC_LVREG_1</name>
          <description>DCDC control</description>
          <addressOffset>0x528</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCDC_SSFAST</name>
              <description>Soft start control
0: Enable (slow)
1: Disable (fast)</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_LDOF_0</name>
          <description>LDOF control</description>
          <addressOffset>0x530</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>LDOF_POWERGOODM</name>
              <description>Low voltage detection
0: Low voltage
1: Proper voltage
* 0 -&gt; 1 in the reset release sequence</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>LDOF_STANDBYMX</name>
              <description>Enable control
0: Power down
1: Operation
* 0 -&gt; 1 in the reset release sequence</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OVERRIDE_EFUSE_OSC12M</name>
          <description>OSC12M control
* With [SELECT_EFUSE].SEL_EFUSE_OSC12M=0, EFUSE data is reloaded with write access.
  With [SELECT_EFUSE].SEL_EFUSE_OSC12M=1, write data is applied.
* The initial value is determined with a value stored in EFUSE.</description>
          <addressOffset>0x580</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x7</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OVERRIDE_EFUSE_OSC12M_MAIN_GM</name>
              <description>XO_Main GM adjustment
0b0000:Mode0
0b0001:Mode1
0b0011:Mode2
0b0111:Mode3
*The setting value other than above is prohibited.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SELECT_EFUSE</name>
          <description>Selects data to be stored in the OVERRIDE register.
0: EFUSE data
1: Write data</description>
          <addressOffset>0x5c0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SEL_EFUSE_SiOSC4M</name>
              <description>SIOSC4M
* Control of [OVERRIDE_EFUSE_SiOSC4M]</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEL_EFUSE_SiOSC32K</name>
              <description>SIOSC32K
* Control of [OVERRIDE_EFUSE_SiOSC32K]</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEL_EFUSE_OSC32K</name>
              <description>OSC32K
* Control of [OVERRIDE_EFUSE_OSC32K]</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEL_EFUSE_LDOM</name>
              <description>LDOM
* Control of [OVERRIDE_EFUSE_LDOM]</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEL_EFUSE_LDOS</name>
              <description>LDOS
* Control of [OVERRIDE_EFUSE_LDOS]</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEL_EFUSE_LDOF</name>
              <description>LDOF
* Control of [OVERRIDE_EFUSE_LDOF]</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEL_EFUSE_BGR</name>
              <description>BGR
* Control of [OVERRIDE_EFUSE_BGR_0],[OVERRIDE_EFUSE_BGR_1]</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEL_EFUSE_DCDC</name>
              <description>DCDC
* Control of [OVERRIDE_EFUSE_DCDC]</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEL_EFUSE_ADPLL</name>
              <description>ADPLL
* Control of [OVERRIDE_EFUSE_ADPLL_0] and [OVERRIDE_EFUSE_ADPLL_1]</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEL_EFUSE_OSC12M</name>
              <description>OSC12M
* Control of [OVERRIDE_EFUSE_OSC12M]</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EFUSE_REVISIONID</name>
          <description>REVISIONID
* The initial value is determined with a value stored in EFUSE.</description>
          <addressOffset>0x5dc</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>EFUSE_REVISIONID</name>
              <description>[31:28]:Reserved
[27:24]:ID for geomagnetic sensor(revision ID for the mounted geomagnetic sensor chip)
           0b0000:not mounted
           0b0001:geomagnetic sensor identification1
           0b0010:geomagnetic sensor identification2
[23:20]:ID for gyro sensor(revision ID for the mounted gyro sensor chip)
           0b0000:not mounted
           0b0001:gyro sensor identification1
           0b0010:gyro sensor identification2
[19:16]:ID for accelaration sensor(revision ID for the mounted accelaration sensor chip)
           0b0000:not mounted
           0b0001:accelaration sensor identification1(ES)
           0b0010:accelaration sensor identification2(CS)
[15:12]:BLE ID(revision ID for the mounted BLE chip)
           0b0000:not mounted
           0b0001:BLE identification1(ROM2)
           0b0010:BLE identification2(#3 ROM4)
           0b0010:BLE identification3(#3 ROM5)
[11:8] :FLASH ID(revision ID for the mounted FLASH chip)
           0b0000:not mounted
           0b0001:FLASH identification1
           0b0010:FLASH identification2
[7:4]   :MCU Major ID(for example,when the function update)
           0b0000:ES1.0/ES1.1
           0b0001:ES2.0
[3:0]   :MCU Minor ID(for example,bug fix)

*ES2.0a will be 32'h00023110.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EFUSE_BOOTSEQ</name>
          <description>BOOTSEQ
* The initial value is determined with a value stored in EFUSE.</description>
          <addressOffset>0x5e0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>EFUSE_SCR_EN</name>
              <description>Control access to the internal FLASH.
0: disable
1: enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>EFUSE_SEL_CSM_MAIN</name>
              <description>Selects CSM_MAIN at CPU start.
0b00: PLL
0b01: OSC12M
other: SIOSC4M</description>
              <bitRange>[5:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>EFUSE_SEL_FLASH</name>
              <description>FLASH selection
0: winbond
1: macronics</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EFUSE_SiOSC4M</name>
          <description>SiOS4M Oscillation frequency adjustment
* The initial value is determined with a value stored in EFUSE.</description>
          <addressOffset>0x5e4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>EFUSE_SiOSC4M_CTRIM_MODED</name>
              <description>Mode D (0.9V)</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>EFUSE_SiOSC4M_CTRIM_MODEC</name>
              <description>Mode C (1.0V)</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>EFUSE_SiOSC4M_CTRIM_MODEB</name>
              <description>Mode B (1.1V)</description>
              <bitRange>[15:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>EFUSE_SiOSC4M_CTRIM_MODEA</name>
              <description>Mode A (1.2V)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>BROWNOUTRESET</name>
          <description>Brownout soft reset
* Used together with the Brownout interrupt. The Brownout reset can be made by writing 1 to this register after a CPU interrupt.</description>
          <addressOffset>0x600</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BOR</name>
              <description>[Write]1: Assert. 0: Ignored.
[Read]1: Assert. 0: Deassert</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>MOVE_VOLTAGE_START</name>
          <description>Voltage Mode transition setting </description>
          <addressOffset>0x700</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>VMSTATUS</name>
              <description>Voltage Mode status
0b00: Mode A (1.2V)
0b01: Mode B (1.1V)
0b10: Mode C (1.0V)
0b11: Mode D (0.9V)</description>
              <bitRange>[3:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>START</name>
              <description>Starts Voltage Mode transition.
[Write]1: Start. 0: Ignored.
[Read]1: Transition in progress. 0: Stop</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>MOVE_POWER_VOLTAGE_MODE</name>
          <description>Power/Voltage Mode transition setting </description>
          <addressOffset>0x704</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FAST_MODE</name>
              <description>High-speed return mode (only WAIT/WAIT-RETENTION/RETENTION)
0: Normal return mode
   Returns to Voltage Mode used before transition.
1: High-speed return mode
   ModeD is started up at return. So, a higher speed return is made because the mode is not returned to Voltage Mode before transition.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>POWER_MODE</name>
              <description>Sets a Power Mode transition destination.
0b0000: ACTIVE (Voltage Mode transition)
0b0001: SLEEP0
0b0010: SLEEP1
0b0011: SLEEP2
0b0100: WAIT
0b0101: WAIT-RETENTION
0b0110: reserved
0b0111: RETENTION
0b1000: RTC
0b1001: STOP
other: reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VOLTAGE_MODE</name>
              <description>Sets a Voltage Mode transition destination.
0b00: Mode A (1.2V)
0b01: Mode B (1.1V)
0b10: Mode C (1.0V)
0b11: Mode D (0.9V)</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>POWERDOMAIN_CTRL</name>
          <description>Starts power supply domain control.
[Write]1: Start. 0: Ignored.
[Read]1: Transition in progress. 0: Stop
* The power supply domain cannot be controlled for PM with SW.</description>
          <addressOffset>0x710</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>START_PP1</name>
              <description>For PP1 power supply domain control</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>START_PA24</name>
              <description>For PA24 power supply domain control</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>START_PA12</name>
              <description>For PA12 power supply domain control</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>START_PD</name>
              <description>For PD power supply domain control</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>START_PC</name>
              <description>For PC power supply domain control</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>START_PF</name>
              <description>For PF power supply domain control</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>START_PS2</name>
              <description>For PS2 power supply domain control</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>START_PS1</name>
              <description>For PS1 power supply domain control</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>START_PS0</name>
              <description>For PS0 power supply domain control</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>START_PE</name>
              <description>For PE power supply domain control</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>POWERDOMAIN_CTRL_MODE</name>
          <description>Sets a power supply domain control transition destination.
0b00: Power On
0b01: Power Off
0b10: RETENTION
0b11: WAIT (only PS0,PS1,and PS2 settable)</description>
          <addressOffset>0x714</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x144004</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PDMODE_PP1</name>
              <description>For PP1 power supply domain control</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_PA24</name>
              <description>For PA24 power supply domain control</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_PA12</name>
              <description>For PA12 power supply domain control</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_PD</name>
              <description>For PD power supply domain control</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_PC</name>
              <description>For PC power supply domain control</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_PF</name>
              <description>For PF power supply domain control</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_PS2</name>
              <description>For PS2 power supply domain control</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_PS1</name>
              <description>For PS1 power supply domain control</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_PS0</name>
              <description>For PS0 power supply domain control</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_PE</name>
              <description>For PE power supply domain control</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>POWERDOMAIN_CTRL_STATUS</name>
          <description>Power supply domain control status
0b00: Power On
0b01: Power Off
0b10: RETENTION
0b11: WAIT (only PS0,PS1,and PS2 used)</description>
          <addressOffset>0x718</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x144004</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PDSTATUS_PP1</name>
              <description>For PP1 power supply domain control</description>
              <bitRange>[23:22]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PDSTATUS_PA24</name>
              <description>For PA24 power supply domain control</description>
              <bitRange>[21:20]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PDSTATUS_PA12</name>
              <description>For PA12 power supply domain control</description>
              <bitRange>[19:18]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PDSTATUS_PD</name>
              <description>For PD power supply domain control</description>
              <bitRange>[15:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PDSTATUS_PC</name>
              <description>For PC power supply domain control</description>
              <bitRange>[13:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PDSTATUS_PF</name>
              <description>For PF power supply domain control</description>
              <bitRange>[11:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PDSTATUS_PS2</name>
              <description>For PS2 power supply domain control</description>
              <bitRange>[9:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PDSTATUS_PS1</name>
              <description>For PS1 power supply domain control</description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PDSTATUS_PS0</name>
              <description>For PS0 power supply domain control</description>
              <bitRange>[5:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PDSTATUS_PE</name>
              <description>For PE power supply domain control</description>
              <bitRange>[3:2]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>POWERDOMAIN_CTRL_MODE_FOR_WAIT</name>
          <description>Sets a power supply domain control transition destination in WAIT mode.
0b00:PowerOn
0b01: Power Off (only PS1 and PS2 settable)
0b10: Setting prohibited
0b11: WAIT (only PS0,PS1,and PS2 used)</description>
          <addressOffset>0x720</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3f0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PDMODE_FOR_WAIT_PS2</name>
              <description>For PS2 power supply domain control</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_WAIT_PS1</name>
              <description>For PS1 power supply domain control</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_WAIT_PS0</name>
              <description>For PS0 power supply domain control</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>POWERDOMAIN_CTRL_MODE_FOR_WRET</name>
          <description>Sets a power supply domain control transition destination in WAIT-RETENTION mode.
0b00: Power On
0b01: Power Off (P0  unsettable)
0b10:RETENTION (PS0,PS1,and PS2 unsettable)
0b11:WAIT (only PS0,PS1,and PS2 used)</description>
          <addressOffset>0x724</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xa8abf8</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PDMODE_FOR_WRET_PP1</name>
              <description>For PP1 power supply domain control</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_WRET_PA24</name>
              <description>For PA24 power supply domain control</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_WRET_PA12</name>
              <description>For PA12 power supply domain control</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_WRET_PD</name>
              <description>For PD power supply domain control</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_WRET_PC</name>
              <description>For PC power supply domain control</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_WRET_PF</name>
              <description>For PF power supply domain control</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_WRET_PS2</name>
              <description>For PS2 power supply domain control</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_WRET_PS1</name>
              <description>For PS1 power supply domain control</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_WRET_PS0</name>
              <description>For PS0 power supply domain control</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_WRET_PE</name>
              <description>For PE power supply domain control</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>POWERDOMAIN_CTRL_MODE_FOR_RET</name>
          <description>Sets a power supply domain control transition destination in RETENTION mode.
0b00: Setting prohibited
0b01: Power Off
0b10: RETENTION
0b11: Setting prohibited</description>
          <addressOffset>0x728</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xa8aaa8</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PDMODE_FOR_RET_PP1</name>
              <description>For PP1 power supply domain control</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_RET_PA24</name>
              <description>For PA24 power supply domain control</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_RET_PA12</name>
              <description>For PA12 power supply domain control</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_RET_PD</name>
              <description>For PD power supply domain control</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_RET_PC</name>
              <description>For PC power supply domain control</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_RET_PF</name>
              <description>For PF power supply domain control</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_RET_PS2</name>
              <description>For PS2 power supply domain control</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_RET_PS1</name>
              <description>For PS1 power supply domain control</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_RET_PS0</name>
              <description>For PS0 power supply domain control</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDMODE_FOR_RET_PE</name>
              <description>For PE power supply domain control</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>VOLTAGEMODE_SETTING</name>
          <description>Voltage Mode setting</description>
          <addressOffset>0x730</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>VOLTAGESOURCE_MODED</name>
              <description>0:LDOS, 1:LDOM</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VOLTAGESOURCE_MODEC</name>
              <description>0:DCDC, 1:LDOM</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VOLTAGESOURCE_MODEB</name>
              <description>0:DCDC, 1:LDOM</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VOLTAGESOURCE_MODEA</name>
              <description>0:DCDC</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WAITTIME_LDOF</name>
          <description>Wait time at LDOF Power On/Off switching
0us(0x00)-630us(0x3f)
*units of 10us</description>
          <addressOffset>0x740</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1e001e</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WAITTIME_LDOF_PWOFF</name>
              <description>Sets the period from Off control until power to the target is turned off (initial value: 300us).</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAITTIME_LDOF_PWON</name>
              <description>Sets the period from On control until power is stably supplied to the target (initial value: 300us).</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WAITTIME_PSW</name>
          <description>Wait time at Internal Power Switch Power On/Off switching (only PS0,PS1,and PS2 used)
1us(0x0)-16us(0xf)
*units of 1us</description>
          <addressOffset>0x744</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xf000f</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WAITTIME_PSW_PWOFF</name>
              <description>Sets the period from Off control until power to the target is turned off (initial value: 16us)</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAITTIME_PSW_PWON</name>
              <description>Sets the period from On control until power is stably supplied to the target (initial value: 16us).</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WAITTIME_DVSCTL</name>
          <description>Wait time at power source or voltage switching
*units of 1us</description>
          <addressOffset>0x748</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xa01e1e</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WAITTIME_SBSTIME</name>
              <description>Wait time until voltage is switched (step time when voltage is increased every 0.1V) (initial value: 10us)
0us(0x00)-31us(0x1f)
* 0 setting: No step execution
* units of 1us</description>
              <bitRange>[24:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAITTIME_CHGTIME</name>
              <description>Wait time until the power source is switched (initial value: 30us)
0us(0x000)-511us(0x1ff)
*units of 1us</description>
              <bitRange>[16:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAITTIME_DCDC_tDE</name>
              <description>Wait time from a rising edge of DCDC EN_DCDCREF until a rising edge of EN_DCDC (initial value: 30us)
0us(0x00)-63us(0x3f)
* units of 1us</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>POWERMODE_SLEEP_CG_ON</name>
          <description>Block to be subject to clock gating ON addition control in SLEEP mode
0: No clock stop addition control
1: Clock stop addition control available</description>
          <addressOffset>0x780</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SLEEP_CG_ON_cpustclk_cpu_stclk</name>
              <description>CPU SYSTICK clock</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_cputrcclk_cpu_traceclk</name>
              <description>CPU trace clock</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_evm</name>
              <description>EVM</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_rtclv</name>
              <description>RTCLV</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_adcc24</name>
              <description>ADCC24</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_adcc12</name>
              <description>ADCC12</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_gpio3</name>
              <description>GPIO3</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_gpio2</name>
              <description>GPIO2</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_gpio1</name>
              <description>GPIO1</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_gpio0</name>
              <description>GPIO0</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_gconf</name>
              <description>GCONF</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_tmr</name>
              <description>TMR</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_advtmr</name>
              <description>ADVTMR</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_wdt</name>
              <description>WDT</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_spim3</name>
              <description>SPIM3</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_spim2</name>
              <description>SPIM2</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_spim1</name>
              <description>SPIM1</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_spim0</name>
              <description>SPIM0</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_i2c2</name>
              <description>I2C2</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_i2c1</name>
              <description>I2C1</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_i2c0</name>
              <description>I2C0</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_uart2</name>
              <description>UART2</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_uart1</name>
              <description>UART1</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_uart0</name>
              <description>UART0</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_spic</name>
              <description>SPIC</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_sramc</name>
              <description>SRAMC</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_rng</name>
              <description>RNG</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_aesa</name>
              <description>AESA</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_sdmac</name>
              <description>SDMAC</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEP_CG_ON_mpier</name>
              <description>MPIER</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>POWERMODE_SLEEP_PRESCAL</name>
          <description>prescaler setting in SLEEP mode</description>
          <addressOffset>0x790</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SLEEP_PSSEL_mpierclk_cpu_fclk</name>
              <description>CPU free-run clock
0: 1/1 frequency division
1: 1/4 frequency division
* Only with a mode transition by sleeping. With a mode transition by sleepdeep, CPU free-tun clock is stopped.
* Frequency=fCSM_MAIN/(DIVPSSEL_CD_MPIER * DIVSLEEP_PSSEL_mpierclk_cpu_fclk)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PC_SCRT</name>
          <description>Clock gating ON (PC)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.
* Also changed by writing to [CG_ON_POWERDOMAIN_SCRT].CG_PC_SCRT and [CG_OFF_POWERDOMAIN_SCRT].CG_PC_SCRT.</description>
          <addressOffset>0x1124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x4</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_cputrcclk_cpu_traceclk</name>
              <description>CPU trace clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PC_SCRT</name>
          <description>Clock gating OFF (PC)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.
* Also changed by writing to [CG_ON_POWERDOMAIN_SCRT].CG_PC_SCRT and [CG_OFF_POWERDOMAIN_SCRT].CG_PC_SCRT.</description>
          <addressOffset>0x11a4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xb</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_cputrcclk_cpu_traceclk</name>
              <description>CPU trace clock</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_ON_PA</name>
          <description>Clock gating ON (PA)
[Write]1: Clock stops. 0: Ignored.
[Read]1: Clock is stopped. 0: Clock is being supplied.</description>
          <addressOffset>0x2000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x10101</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_CLK32K_OUT</name>
              <description>External clock</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_32KOSC_pmulv</name>
              <description>PMULV clock</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_rtcclk_rtchv_rtcclk</name>
              <description>RTCHV clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CG_OFF_PA</name>
          <description>Clock gating OFF (PA)
[Write]1: Clock is supplied. 0: Ignored.
[Read]1: Clock is being supplied. 0: Clock is stopped.</description>
          <addressOffset>0x2010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CG_CLK32K_OUT</name>
              <description>External clock</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_32KOSC_pmulv</name>
              <description>PMULV clock</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CG_rtcclk_rtchv_rtcclk</name>
              <description>RTCHV clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_ON_PA</name>
          <description>Soft reset ON (PA)
[Write]1: Reset assert. 0: Ignored.
[Read]1: Reset assert in progress. 0: Reset deassert in progress.</description>
          <addressOffset>0x2020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_rtchv_rtcrstn</name>
              <description>RTCHV reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRST_OFF_PA</name>
          <description>Soft reset OFF (PA)
[Write]1: Reset deassert. 0: Ignored.
[Read]1: Reset deassert in progress. 0: Reset assert in progress.</description>
          <addressOffset>0x2030</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRST_asyncrst_rtchv_rtcrstn</name>
              <description>RTCHV reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSM_RTC</name>
          <description>Clock source setting (CD_RTC)</description>
          <addressOffset>0x2080</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CSMSEL_RTC</name>
              <description>0b0:OSC32K
0b1:SIOSC32K</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTCLV_RSYNC_SETTING</name>
          <description>RTCLV timer reset selection</description>
          <addressOffset>0x20c0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RTCLV_RSYNC_SETTING</name>
              <description>0b00: Synchronized to SiOSC4M
0b01: Synchronized to OSC32K/SIOSC32K (1 cycle)
0b10: Synchronized to OSC32K/SIOSC32K (2 cycles)
0b11: reserved
* OSC32K and SIOSC32K are switched with [CSM_RTC].</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_OSC32K</name>
          <description>OSC32K control</description>
          <addressOffset>0x2100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OSC32K_BOOST_DISABLE</name>
              <description>High-speed startup disable control
0: High-speed mode enable
1: High-speed mode disable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OSC32K_EN</name>
              <description>Enable control
0: Stops OSC.
1: Starts OSC.
  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_SiOSC32K</name>
          <description>SIOSC32K control</description>
          <addressOffset>0x2104</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SiOSC32K_EN</name>
              <description>Enable control
0: Power down
1: Oscillation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_SiOSC4M</name>
          <description>SIOSC4M control</description>
          <addressOffset>0x2108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SiOSC4M_CTRIM_LAT</name>
              <description>CTRIM latch control
0: Through latch
1: Hold (100ns or more)</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_DCDC_HVREG</name>
          <description>DCDC control</description>
          <addressOffset>0x210c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x13</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DCDC_POWERGOOD</name>
              <description>Low voltage detection
0: Low voltage
1: Proper voltage
* 0 -&gt; 1 in the power-on sequence</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>DCDC_STANDBYX</name>
              <description>DCDC enable control
0: Power down
1: Operation
* 0 -&gt; 1 in the power-on sequence</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_LVD_0</name>
          <description>LVD control</description>
          <addressOffset>0x2118</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>LVD_POWERGOOD</name>
              <description>Low voltage detection
0: Low voltage
1: Proper voltage
* 0 -&gt; 1 in the power-on sequence</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_LDOM_0</name>
          <description>LDOM control</description>
          <addressOffset>0x2120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>LDOM_POWERGOODM</name>
              <description>Low voltage detection
0: Low voltage
1: Proper voltage</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>LDOM_STANDBYMX</name>
              <description>Enable control
0: Power down
1: Operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_LDOM_1</name>
          <description>LDOM control</description>
          <addressOffset>0x2124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>LDOM_SETOUT</name>
              <description>Sets output voltage.
0bx00: 1.2V
0bx01: 1.1V
0bx10: 1.0V
0bx11: 0.9V
(x: don't care)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_LDOS_0</name>
          <description>LDOS control</description>
          <addressOffset>0x2130</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>LDOS_STANDBYMX</name>
              <description>Enable control
0: Power down
1: Operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIG_LDOS_1</name>
          <description>LDOS control</description>
          <addressOffset>0x2134</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>LDOS_SETOUT</name>
              <description>Sets output voltage.
0b000: 1.2V
0b001: 1.1V
0b010: 1.0V
0b011: 0.9V
0b1xx: 0.8V
(x: don't care)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OVERRIDE_EFUSE_OSC32K</name>
          <description>OSC32K control
* With [SELECT_EFUSE].SEL_EFUSE_OSC32K=0, EFUSE data is reloaded with write access.
  With [SELECT_EFUSE].SEL_EFUSE_OSC32K=1, write data is applied.
* The initial value is determined with a value stored in EFUSE.</description>
          <addressOffset>0x2180</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OVERRIDE_EFUSE_OSC32K_TRIMIN_VREF_GMBIAS</name>
              <description>Voltage adjustment bit for Gm constant bias (current switching)
0b00000:Mode0/Mode3
0b00001:Mode1
0b00010:Mode2
0b00011:Mode4/Mode5/Mode6/Mode7
*The setting value other than above are prohited</description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVERRIDE_EFUSE_OSC32K_TRIMIN</name>
              <description>Adjustment bit (current switching or the like assumed)
0b00110:Mode0/Mode1/Mode2/Mode4
0b00111:Mode3/Mode5
0b01111:Mode6
0b11111:Mode7
*The setting value other than above are prohited</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OVERRIDE_EFUSE_SiOSC32K</name>
          <description>SIOSC32K control
* With [SELECT_EFUSE].SEL_EFUSE_SIOSC32K=0, EFUSE data is reloaded with write access.
  With [SELECT_EFUSE].SEL_EFUSE_SIOSC32K=1, write data is applied.
* The initial value is determined with a value stored in EFUSE.</description>
          <addressOffset>0x2184</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OVERRIDE_EFUSE_SiOSC32K_TRIMIN_FREQ</name>
              <description>Oscillation frequency adjustment</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OVERRIDE_EFUSE_SiOSC4M</name>
          <description>SIOSC4M control
* With [SELECT_EFUSE].SEL_EFUSE_SIOSC4M=0, EFUSE data is reloaded with write access.
   With [SELECT_EFUSE].SEL_EFUSE_SIOSC4M=1, write data s applied.</description>
          <addressOffset>0x2188</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OVERRIDE_EFUSE_SiOSC4M_CTRIM</name>
              <description>Oscillation frequency adjustment</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OVERRIDE_EFUSE_BGR_0</name>
          <description>BGR control
* With [SELECT_EFUSE].SEL_EFUSE_BGR=0, EFUSE data is reloaded with right access.
  With [SELECT_EFUSE].SEL_EFUSE_BGR=1, write data is applied.
* The initial value is determined with a value stored in EFUSE.</description>
          <addressOffset>0x2190</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OVERRIDE_EFUSE_BGR_TRIMIN_PG_LDODM</name>
              <description>LDOM POWERGOOD output voltage adjustment</description>
              <bitRange>[28:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVERRIDE_EFUSE_BGR_TRIMIN_LDODM</name>
              <description>LDOM output voltage adjustment</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVERRIDE_EFUSE_BGR_TRIMIN_PG_LDOF</name>
              <description>LDOF POWERGOOD output voltage adjustment</description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVERRIDE_EFUSE_BGR_TRIMIN_LDOF</name>
              <description>LDOF output voltage adjustment</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OVERRIDE_EFUSE_BGR_1</name>
          <description>BGR control
* With [SELECT_EFUSE].SEL_EFUSE_BGR=0, EFUSE data is reloaded with right access.
  With [SELECT_EFUSE].SEL_EFUSE_BGR=1, write data is applied.
* The initial value is determined with a value stored in EFUSE.</description>
          <addressOffset>0x2194</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x71f00</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OVERRIDE_EFUSE_BGR_TRIMIN_TEMP_BGR</name>
              <description>BGR temperature characteristic adjustment</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVERRIDE_EFUSE_BGR_TRIMIN_PG_LVD</name>
              <description>LVD POWERGOOD output voltage adjustment</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVERRIDE_EFUSE_BGR_TRIMIN_LDODS</name>
              <description>LDOS output voltage adjustment</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>STATUS_LVPWR</name>
          <description>Power Mode status
* [8:0]=0x000: ACTIVE mode</description>
          <addressOffset>0x2200</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>STATUS_LVPWR_STARTUP</name>
              <description>1: STARTUP mode. 0: Others
* 1 -&gt; 0 in the reset release sequence</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STATUS_LVPWR_STOP</name>
              <description>1: STOP mode. 0: Others</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STATUS_LVPWR_RTC</name>
              <description>1: RTC mode. 0: Others</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STATUS_LVPWR_RETENTION</name>
              <description>1: RETENTION mode. 0: Others</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STATUS_LVPWR_WAIT_RETENTION</name>
              <description>1: WAIT-RETENTION mode. 0: Others</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STATUS_LVPWR_WAIT</name>
              <description>1: WAIT mode. 0: Others</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>STATUS_LVRST</name>
          <description>Reset factor
[Write]1: Factor clear. 0: Ignored</description>
          <addressOffset>0x2204</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>STATUS_LVRST_STOP</name>
              <description>[Read]1: Return from STOP mode. 0: Others</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STATUS_LVRST_RTC</name>
              <description>[Read]1: Return from RTC mode. 0: Others</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STATUS_LVRST_BOR</name>
              <description>[Read]1: BOR. 0: Others</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STATUS_LVRST_cpu_SYSRESETREQ</name>
              <description>[Read]1: CPU system reset request. 0: Others</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STATUS_LVRST_cpu_LOCKUP</name>
              <description>[Read]1: Reset by a CPU hardware fault. 0: Others</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STATUS_LVRST_wdt_wdtResetout</name>
              <description>[Read]1: WDT reset. 0: Others</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STATUS_LVRST_SYS_RESET_N</name>
              <description>[Read]1: MCU_SYS_RESET_N terminal. 0: Others
* 0 -&gt; 1 in the power-on sequence</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>BROWNOUTMODE</name>
          <description>Brownout mode switching</description>
          <addressOffset>0x2210</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BROWNOUT_EN</name>
              <description>Brownout detection enable
0: Disable
1: Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BOMODE_INT_FOR_RTC_STOP</name>
              <description>In RTC/STOP mode
0: Return to ACTIVE mode by BrownOut interrupt
1: BrownOut reset is asserted by BrownOut interrupt.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BOMODE</name>
              <description>BrownOut Mode
0: Brownout reset
1:Brownout interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTRL_IO_AON_0</name>
          <description>IO reset control (AON(PM) IO domain)</description>
          <addressOffset>0x2300</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CTRL_IO_AON_PM_RESX</name>
              <description>0: pull-up/pull-down/Hi-z(Depends on the IO cell)
1: (Depends on the LATI status.)
* 0 -&gt; in the reset release sequence</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTRL_IO_AON_1</name>
          <description>IO setting retention control (AON(PM) IO domain)</description>
          <addressOffset>0x2304</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CTRL_IO_AON_PM_LATI</name>
              <description>(For RESX=H)
0: Normal
1: retain</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTRL_IO_AON_2</name>
          <description>IO input standby control (AON(PM) IO domain)
0: Standby. 1: Active</description>
          <addressOffset>0x2308</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CTRL_IO_ADC24_SYNC_STBX</name>
              <description>MCU_ADC24_SYNC terminal</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_UA2_CTS_N_STBX</name>
              <description>MCU_UA2_CTS_N terminal</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_UA2_RTS_N_STBX</name>
              <description>MCU_UA2_RTS_N terminal</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_UA2D_STBX</name>
              <description>MCU_UA2_RXD terminal
MCU_UA2_TXD terminal</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_SPIM3_STBX</name>
              <description>MCU_SPIM3_CS_N terminal
MCU_SPIM3_CLK terminal
MCU_SPIM3_MOSI terminal
MCU_SPIM3_MISO terminal</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_SPIM2_STBX</name>
              <description>MCU_SPIM2_CS_N terminal
MCU_SPIM2_CLK terminal
MCU_SPIM2_MOSI terminal
MCU_SPIM2_MISO terminal</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_I2C2_STBX</name>
              <description>MCU_I2C2_DATA terminal
MCU_I2C2_CLK terminal</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTRL_IO_AON_3</name>
          <description>IO input standby control (AON(PM) IO domain)
0: Standby. 1: Active</description>
          <addressOffset>0x230c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CTRL_IO_GPIO_31_STBX</name>
              <description>MCU_GPIO_31 terminal</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_30_STBX</name>
              <description>MCU_GPIO_30 terminal</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_29_STBX</name>
              <description>MCU_GPIO_29 terminal</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_28_STBX</name>
              <description>MCU_GPIO_28 terminal</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_27_STBX</name>
              <description>MCU_GPIO_27 terminal</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_26_STBX</name>
              <description>MCU_GPIO_26 terminal</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_25_STBX</name>
              <description>MCU_GPIO_25 terminal</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_24_STBX</name>
              <description>MCU_GPIO_24 terminal</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_15_STBX</name>
              <description>MCU_GPIO_15 terminal</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_14_STBX</name>
              <description>MCU_GPIO_14 terminal</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_13_STBX</name>
              <description>MCU_GPIO_13 terminal</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_12_STBX</name>
              <description>MCU_GPIO_12 terminal</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_11_STBX</name>
              <description>MCU_GPIO_11 terminal</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_10_STBX</name>
              <description>MCU_GPIO_10 terminal</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_9_STBX</name>
              <description>MCU_GPIO_9 terminal</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_8_STBX</name>
              <description>MCU_GPIO_8 terminal</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_7_STBX</name>
              <description>MCU_GPIO_7 terminal</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_6_STBX</name>
              <description>MCU_GPIO_6 terminal</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_5_STBX</name>
              <description>MCU_GPIO_5 terminal</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_4_STBX</name>
              <description>MCU_GPIO_4 terminal</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_3_STBX</name>
              <description>MCU_GPIO_3 terminal</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_2_STBX</name>
              <description>MCU_GPIO_2 terminal</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_GPIO_1_STBX</name>
              <description>MCU_GPIO_1 terminal</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTRL_IO_AON_4</name>
          <description>IO reset control (AON(PP1) IO domain)</description>
          <addressOffset>0x2310</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CTRL_IO_AON_PP1_RESX</name>
              <description>0: pull-up/pull-down/Hi-z(Depends on the IO cell)
1: (Depends on the LATI status.)
* 0 -&gt; in the reset release sequence</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTRL_IO_AON_5</name>
          <description>IO setting retention control (AON(PP1) IO domain)</description>
          <addressOffset>0x2314</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CTRL_IO_AON_PP1_LATI</name>
              <description>(For RESX=H)
0: Normal
1: retain</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTRL_IO_AON_6</name>
          <description>IO input standby control (AON(PP1) IO domain)
0: Standby. 1: Active</description>
          <addressOffset>0x2318</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CTRL_IO_SPIM1_MISO_STBX</name>
              <description>MCU_SPIM1_MISO terminal</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_SPIM1_MOSI_STBX</name>
              <description>MCU_SPIM1_MOSI terminal</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_SPIM1_CLK_STBX</name>
              <description>MCU_SPIM1_CLK terminal</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_SPIM1_CS_N_STBX</name>
              <description>MCU_SPIM1_CS_N terminal</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_SPIM0_MISO_STBX</name>
              <description>MCU_SPIM0_MISO terminal</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_SPIM0_MOSI_STBX</name>
              <description>MCU_SPIM0_MOSI terminal</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_SPIM0_CLK_STBX</name>
              <description>MCU_SPIM0_CLK terminal</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_SPIM0_CS_N_STBX</name>
              <description>MCU_SPIM0_CS_N terminal</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_I2C1_CLK_STBX</name>
              <description>MCU_I2C1_CLK terminal</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_I2C1_DATA_STBX</name>
              <description>MCU_I2C1_DATA terminal</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_I2C0_CLK_STBX</name>
              <description>MCU_I2C0_CLK terminal</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_I2C0_DATA_STBX</name>
              <description>MCU_I2C0_DATA terminal</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_UA1_CTS_N_STBX</name>
              <description>MCU_UA1_CTS_N terminal</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_UA1_RTS_N_STBX</name>
              <description>MCU_UA1_RTS_N terminal</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_UA1_TXD_STBX</name>
              <description>MCU_UA1_TXD terminal</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_UA1_RXD_STBX</name>
              <description>MCU_UA1_RXD terminal</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRL_IO_UART0_STBX</name>
              <description>MCU_UA0_RXD terminal
MCU_UA0_TXD terminal</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PSW_PU</name>
          <description>Internal Power Switch control of the PU power supply domain
[Write]1: Power is supplied. 0: Power is turned off.
[Read]1: Power is being supplied. 0: Power is being turned off.</description>
          <addressOffset>0x2420</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSW_PU_VDDCS</name>
              <description>VDDC strong switch control</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSW_PU_VDDCW</name>
              <description>VDDC weak switch control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PSW_EFUSE</name>
          <description>Internal Power Switch control of the EFUS power supply domain
[Write]1: Power is supplied. 0: Power is turned off.
[Read]1: Power is being supplied. 0: Power is being turned off.</description>
          <addressOffset>0x2440</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSW_EFUSE_VDDCS</name>
              <description>VDDC strong switch control
* 0 -&gt; 1 in the reset release sequence</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSW_EFUSE_VDDCW</name>
              <description>VDDC weak switch control
* 0 -&gt; 1 in the reset release sequence</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PSW_PLL</name>
          <description>Internal Power Switch control of the PLL power supply domain
[Write]1: Power is supplied. 0: Power is turned off.
[Read]1: Power is being supplied. 0: Power is being turned off.</description>
          <addressOffset>0x2444</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSW_PLL_VDDCS</name>
              <description>VDDC strong switch control
* Switching from 0 to 1 may occur in the reset release sequence.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSW_PLL_VDDCW</name>
              <description>VDDC weak switch control
* Switching from 0 to 1 may occur in the reset release sequence.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PSW_ADPLL</name>
          <description>Internal Power Switch control of the ADPLL power supply domain
[Write]1: Power is supplied. 0: Power is turned off.
[Read]1: Power is being supplied. 0: Power is being turned off.</description>
          <addressOffset>0x2448</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSW_ADPLL_VDDCS</name>
              <description>VDDC strong switch control</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSW_ADPLL_VDDCW</name>
              <description>VDDC weak switch control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PSW_IO_USB</name>
          <description>Internal Power Switch control of the IO_USB
[Write]1: Power is supplied. 0: Power is turned off.
[Read]1: Power is being supplied. 0: Power is being turned off.</description>
          <addressOffset>0x2450</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSW_IO_USB_VDDCS</name>
              <description>VDDC strong switch control</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSW_IO_USB_VDDCW</name>
              <description>VDDC weak switch control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PSW_HARDMACRO</name>
          <description>Internal Power Switch control of Hard Macro
[Write]1: Power is supplied. 0: Power is turned off.
[Read]1: Power is being supplied. 0: Power is being turned off.</description>
          <addressOffset>0x2454</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PSW_ACC_VDDCS</name>
              <description>ACC VDDC strong switch control</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSW_ACC_VDDCW</name>
              <description>ACC VDDC weak switch control</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSW_MAG_VDDCS</name>
              <description>MAG VDDC strong switch control</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSW_MAG_VDDCW</name>
              <description>MAG VDDC weak switch control</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSW_GYRO_VDDCS</name>
              <description>GYRO VDDC strong switch control</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PSW_GYRO_VDDCW</name>
              <description>GYRO VDDC weak switch control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ISO_PU</name>
          <description>PU power supply domain isolation control
[Write]1: Signal is fixed. 0: No signal is fixed.
[Read]1: Signal is being fixed. 0: No signal is fixed.</description>
          <addressOffset>0x2520</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OUTISOEN_PU</name>
              <description>Output signal isolation control</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INISOEN_PU</name>
              <description>Input signal isolation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ISO_EFUSE</name>
          <description>EFUSE power supply domain isolation control
[Write]1: Signal is fixed. 0: No signal is fixed.
[Read]1: Signal is being fixed. 0: No signal is fixed.</description>
          <addressOffset>0x2540</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OUTISOEN_EFUSE</name>
              <description>Output signal isolation control
* 1 -&gt; 0 in the reset release sequence</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INISOEN_EFUSE</name>
              <description>Input signal isolation control
* 1 -&gt; 0 in the reset release sequence</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ISO_PLL</name>
          <description>PLL power supply domain isolation control
[Write]1: Signal is fixed. 0: No signal is fixed.
[Read]1: Signal is being fixed. 0: No signal is fixed.</description>
          <addressOffset>0x2544</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OUTISOEN_PLL</name>
              <description>Output signal isolation control
* Switching from 1 to 0 may occur in the reset release sequence.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INISOEN_PLL</name>
              <description>Input signal isolation control
* Switching from 1 to 0 may occur in the reset release sequence.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ISO_ADPLL</name>
          <description>ADPLL power supply domain isolation control
[Write]1: Signal is fixed. 0: No signal is fixed.
[Read]1: Signal is being fixed. 0: No signal is fixed.</description>
          <addressOffset>0x2548</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OUTISOEN_ADPLL</name>
              <description>Output signal isolation control</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INISOEN_ADPLL</name>
              <description>Input signal isolation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IRQ_SETTING_0</name>
          <description>Setting of Wakeup detection
* The following "bit*" is a bit number in 4 bits of setting registers for every interrupt.
bit0: Rising edge detection
bit1: Falling edge detection
bit2: Low level detection
bit3: High level detection
1: enable
0: disable
* If 1 is written to bit0 and bit1, the both edge is detected.</description>
          <addressOffset>0x2700</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IRQ_GPIO7_setting</name>
              <description>MCU_GPIO_7 terminal</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO6_setting</name>
              <description>MCU_GPIO_6 terminal</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO5_setting</name>
              <description>MCU_GPIO_5 terminal</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO4_setting</name>
              <description>MCU_GPIO_4 terminal</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO3_setting</name>
              <description>MCU_GPIO_3 terminal</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO2_setting</name>
              <description>MCU_GPIO_2 terminal</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO1_setting</name>
              <description>MCU_GPIO_1 terminal</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO0_setting</name>
              <description>MCU_GPIO_0 terminal</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IRQ_SETTING_1</name>
          <description>Setting of Wakeup detection
* The following "bit*" is a bit number in 4 bits of setting registers for every interrupt.
bit0: Rising edge detection
bit1: Falling edge detection
bit2: Low level detection
bit3: High level detection
1: enable
0: disable
* If 1 is written to bit0 and bit1, the both edge is detected.</description>
          <addressOffset>0x2704</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IRQ_CPU_DEBUGIN_setting</name>
              <description>CPU debug interrupt</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_RTCHVWAKEUP_setting</name>
              <description>RTCHV wakeup interrupt</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_BROWNOUT_setting</name>
              <description>Brownout interrupt</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO30_setting</name>
              <description>MCU_GPIO_30 terminal</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO27_setting</name>
              <description>MCU_GPIO_27 terminal</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO26_setting</name>
              <description>MCU_GPIO_26 terminal</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO25_setting</name>
              <description>MCU_GPIO_25 terminal</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO24_setting</name>
              <description>MCU_GPIO_24 terminal</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IRQ_STATUS</name>
          <description>Cause of Wakeup
[Write]1: Wakeup cause clear. 0: Ignored
[Read]1: Wakeup cause available. 0: No wakeup cause
* All detected cause can be checked.</description>
          <addressOffset>0x2708</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IRQ_CPU_DEBUGIN</name>
              <description>CPU debug interrupt</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_RTCHVWAKEUP</name>
              <description>RTCHV wakeup interrupt</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_BROWNOUT</name>
              <description>Brownout interrupt</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO30</name>
              <description>MCU_GPIO_30 terminal</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO27</name>
              <description>MCU_GPIO_27 terminal</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO26</name>
              <description>MCU_GPIO_26 terminal</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO25</name>
              <description>MCU_GPIO_25 terminal</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO24</name>
              <description>MCU_GPIO_24 terminal</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO7</name>
              <description>MCU_GPIO_7 terminal</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO6</name>
              <description>MCU_GPIO_6 terminal</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO5</name>
              <description>MCU_GPIO_5 terminal</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO4</name>
              <description>MCU_GPIO_4 terminal</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO3</name>
              <description>MCU_GPIO_3 terminal</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO2</name>
              <description>MCU_GPIO_2 terminal</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO1</name>
              <description>MCU_GPIO_1 terminal</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_GPIO0</name>
              <description>MCU_GPIO_0 terminal</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WAKEUP_EN</name>
          <description>Setting of Wakeup interrupt
0: Wakeup interrupt disable
1: Wakeup interrupt enable</description>
          <addressOffset>0x270c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WAKEUP_CPU_DEBUGIN_enable</name>
              <description>CPU debug interrupt</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_RTCHVWAKEUP_enable</name>
              <description>RTCHV wakeup interrupt</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_BROWNOUT_enable</name>
              <description>Brownout interrupt</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO30_enable</name>
              <description>MCU_GPIO_30 terminal</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO27_enable</name>
              <description>MCU_GPIO_27 terminal</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO26_enable</name>
              <description>MCU_GPIO_26 terminal</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO25_enable</name>
              <description>MCU_GPIO_25 terminal</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO24_enable</name>
              <description>MCU_GPIO_24 terminal</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO7_enable</name>
              <description>MCU_GPIO_7 terminal</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO6_enable</name>
              <description>MCU_GPIO_6 terminal</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO5_enable</name>
              <description>MCU_GPIO_5 terminal</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO4_enable</name>
              <description>MCU_GPIO_4 terminal</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO3_enable</name>
              <description>MCU_GPIO_3 terminal</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO2_enable</name>
              <description>MCU_GPIO_2 terminal</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO1_enable</name>
              <description>MCU_GPIO_1 terminal</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_GPIO0_enable</name>
              <description>MCU_GPIO_0 terminal</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WAKEUP_STATUS</name>
          <description>Cause of Wakeup interrupt
0: No wakeup interrupt cause
1: Wakeup interrupt available
* Only cause that set 1 to [WAKEUP_EN] can be checked.</description>
          <addressOffset>0x2710</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WAKEUP_CPU_DEBUGIN_status</name>
              <description>CPU debug interrupt</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_RTCHVWAKEUP_status</name>
              <description>RTCHV wakeup interrupt</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_BROWNOUT_status</name>
              <description>Brownout interrupt</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO30_status</name>
              <description>MCU_GPIO_30 terminal</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO27_status</name>
              <description>MCU_GPIO_27 terminal</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO26_status</name>
              <description>MCU_GPIO_26 terminal</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO25_status</name>
              <description>MCU_GPIO_25 terminal</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO24_status</name>
              <description>MCU_GPIO_24 terminal</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO7_status</name>
              <description>MCU_GPIO_7 terminal</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO6_status</name>
              <description>MCU_GPIO_6 terminal</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO5_status</name>
              <description>MCU_GPIO_5 terminal</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO4_status</name>
              <description>MCU_GPIO_4 terminal</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO3_status</name>
              <description>MCU_GPIO_3 terminal</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO2_status</name>
              <description>MCU_GPIO_2 terminal</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO1_status</name>
              <description>MCU_GPIO_1 terminal</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEUP_GPIO0_status</name>
              <description>MCU_GPIO_0 terminal</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CPU_DEBUG</name>
          <description>CPU debug control</description>
          <addressOffset>0x2800</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CPU_DBGEN</name>
              <description>[Write]0: JTAG connection disable. 1: Ignored
[Read]0: JTAG connection disable. 1: JTAG connection enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTRL_DEBUG_ACCESS</name>
          <description>Debugger access control</description>
          <addressOffset>0x2804</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CTRL_DEBUG_ACCESS</name>
              <description>0: JTAG connection disable
1: JTAG connection enable
* When the [EFUSE_BOOTSEQ].EFUSE_SCR_EN is 1, this function is effective.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTRL_CDBGPWRUPREQ</name>
          <description>Reset Control at the JTAG connection</description>
          <addressOffset>0x2808</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CDBGPWRUPREQ_EN</name>
              <description>control by the following cause of reset:
 - CPU system reset request
 - Reset by the CPU hardware fault
 - WDT reset

0: all blocks except for the PA power domain
1: CPU core and WDT(when the cause of reset is WDT reset)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>spic</name>
      <description>spic</description>
      <baseAddress>0x40004000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SPIC</name>
        <value>46</value>
      </interrupt>
      <registers>
        <register>
          <name>DirMemMap</name>
          <description>Direct access address mapping register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x41</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FBA_SI</name>
              <description>Indicates [31:28] of the base address for mapping Flash.
This value is determined with an input signal. It is fixed at 0 in this product.</description>
              <bitRange>[31:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FBA</name>
              <description>Specifies [27:16] of the base address for mapping Flash.
This value needs to be aligned by a value specified with the Flash capacity.
If it is not aligned, operation is not guaranteed.</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FDEN</name>
              <description>Flash capacity
0x0:64KB, 0x1:128KB, 0x2:256KB, 0x3:512KB, 0x4:1MB, 0x5:2MB, 0x6:4MB, 0x7:8MB, 0x8:16MB
Any values other than the above are reserved.</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RE</name>
              <description>Read Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DirAccCtrl</name>
          <description>Direct access control register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PollWIP</name>
              <description>Polling Status WIP
0: Polling function OFF
1: Polling function ON</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DirCmdCtrl</name>
          <description>Direct access command control register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xb001000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmdOp</name>
              <description>SPI Command Opcode
Sets a command to be sent to SPI Flash through direct access. The initial value is FastRead(0x0B).
If QuadAccess is selected with BootMode(MCU_BOOTMODE2), the initial value is FastReadQuadIO(0xEB).</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DmyByteCount</name>
              <description>Dummy Byte Count
Specifies the data amount of a dummy cycle in byte units.
If QuadAccess is selected with BootMode(MCU_BOOTMODE2), the initial value is 0x3.</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DirDatIOCtrl</name>
              <description>SPI Data I/O Control
Select the data transfer operations.
Change to match the instruction that has been set to [DirCmdCtrl].CmdOp.
0: Single
1: Quad
If QuadAccess is selected with BootMode(MCU_BOOTMODE2), the initial value is 0x1.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DirDmyIOCtrl</name>
              <description>SPI Dummy I/O Control
Select the dummy cycle data transfer operations.
Change to match the instruction that has been set to [DirCmdCtrl].CmdOp.
0: Single
1: Quad
If QuadAccess is selected with BootMode(MCU_BOOTMODE2), the initial value is 0x1.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DirAdrIOCtrl</name>
              <description>SPI Address I/O Control
Select the address transfer operations.
Change to match the instruction that has been set to [DirCmdCtrl].CmdOp.
0: Single
1: Quad
If QuadAccess is selected with BootMode(MCU_BOOTMODE2), the initial value is 0x1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DirCmdIOCtrl</name>
              <description>SPI Command I/O Control
Select the Command transfer operations.
Change to match the instruction that has been set to [DirCmdCtrl].CmdOp.
0: Single
1: Quad</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PrgSRAMAddr</name>
          <description>SRAM transfer address register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x10000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SRAMAddr</name>
              <description>Specifies the SRAM address of the transfer source (destination) used for transfer between Flash and SRAM.
The initial value is set for the sram T0 area (0x10000000).</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PrgSRAMTrSize</name>
          <description>SRAM transfer size register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x40000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TrSize</name>
              <description>Sets the transfer size between Flash and SRAM.
At reading, the upper limit value for transfer is 256KB(0x40000).
At writing, since SpiFlashMemory write occurs at every 256Byte boundary,
set "SpiFlash transfer address setting [7:0] + transfer size" so that it does not exceed 256 bytes.
If Remap1 Mode is selected with BootMode(MCU_BOOTMODE1), the initial value is 224KB(0x38000).</description>
              <bitRange>[19:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PrgBufIOCtrl</name>
          <description>Program register access IO control register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x100</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SecQuadIOCtrl</name>
              <description>Specifies the Quad control timing of SecondaryBuffer and SRAM transfer.
Use the initial value(0x00) for this setting.</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PriQuadIOCtrl</name>
              <description>Specifies Quad control of PrimaryBuffer (0-7 specification)
Quad processing is performed from data in the specified buffer location.</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SecQuadIOEn</name>
              <description>Secondary Buffer/SRAM Quad output Enable
0: Single
1: Quad
If 1 is set, Secondary Buffer and SRAM data is transferred with Quad.
If QuadAccess is selected with BootMode(MCU_BOOTMODE2), the initial value is 0x1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PriQuadIOEn</name>
              <description>Primary Buffer Quad output Enable
0: Single
1: Quad
If 1 is set, Primary Buffer data is transferred with Quad.
The location of data from which Quad transfer starts is set with PriQuadIOCtrl.
If QuadAccess is selected with BootMode(MCU_BOOTMODE2), the initial value is 0x1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PrgOECtrl</name>
          <description>Program register access OutEnable control register</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x400</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PriOEChg</name>
              <description>Specifies the data location in which OutEnable is switched during PrimaryBuffer data transmission.
During Quad transfer, specify the location of PrimaryBuffer in which the first 1 byte of dummy cycle data is stored.
Specify "4" if that byte is stored in [PrimaryBuffer1].PriBuf4.</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PriOECtrlEn</name>
              <description>To switch the command, address, dummy cycle data transmission to the read data reception, switches enable/disable of the function that controls output enable.
0: Disables the function.
1: Switches enable/disable in the buffer data output timing specified with PriOEChg.
2, 3: Setting prohibited. 

If QuadAccess is selected with BootMode(MCU_BOOTMODE2), the initial value is 0x1.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PrgAccCtrl</name>
          <description>Program register access control register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x40010</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SecBufByteCnt</name>
              <description>Secondary Buffer Data Byte Count
Specifies the amount of SecondaryBuffer to be used.
Set a value of "number of bytes to be used - 1".</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PriBufByteCnt</name>
              <description>Primary Buffer Data Byte Count
Specifies the amount of PrimaryBuffer to be used.
Set a value of "number of bytes to be used - 1".
If QuadAccess is selected with BootMode(MCU_BOOTMODE2), the initial value is 0x6.</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TrMode</name>
              <description>Specifies the transfer direction of program register access.
0: Flash Memory -&gt; SRAM transfer (Flash Read)
1: SRAM transfer -&gt; Flash Memory (Flash Write)
2: Flash Memory -&gt; internal buffer (Flash Read)
3: Internal buffer -&gt; Flash Memory (Flash Write)
When data transfer is not accompanied, if only command transmission is done to SPI Flash, use the setting of "Internal buffer -&gt;FlashMemory".
If a command is issued which receives information such as status from FlashMemory, use the setting of "FlashMemory-&gt;internal buffer".</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SecBufEn</name>
              <description>Secondary Buffer Enable
Switches use/non-use of Secondary Buffer.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PriBufEn</name>
              <description>Primary Buffer Enable
PrimaryBuffer is always set to ON.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PrgStart</name>
          <description>Program register access start register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Start</name>
              <description>Indicates the start of program register access.
0: Disables writing.
1: Starts transfer by writing.
At reading, 0 is read from this register.
If 1 is set while PrgAccBusy of the [status] register is 1, no operation is guaranteed.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPICtrl</name>
          <description>SPI transfer control register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x310</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SCSD</name>
              <description>Specifies the chip select signal (CS_N) deassert period with the number of cycles of SPI_CLK.
As the initial value, 3 cycles is set which satisfies winbond tSHSL2(50ns) for SPI_CLK maximum frequency 48MHz.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDCE</name>
              <description>SPI Data Capture Edge
0: 1st posedge
1: 1st negedge
2,3: not used</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDLE</name>
              <description>SPI Data Launch Edge
0: negedge
1: posedge</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CodeStatus</name>
          <description>Code status at address of 0x000000</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>NoCodeFlag</name>
              <description>Indicates that there is no data of address 0x000000 when checked at boot sequence.
0:Data is not 0xffffffff.
1:Data 0xffffffff.
If 1 is written, the value is cleared.
0 write disabled.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IntStat</name>
          <description>Interrupt status</description>
          <addressOffset>0xa0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>StopEnd</name>
              <description>Indicates that the SPI transfer suspension processing by the SPI transfer suspension register setting has been completed.
If 1 is written, the value is cleared. (0 writing disabled)</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AccConf</name>
              <description>Indicates the conflict detection between direct access and program register access.
If 1 is written, the value is cleared. (0 writing disabled)</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PrgWrEnd</name>
              <description>Indicates that write transfer has been completed for program register access.
If 1 is written, the value is cleared. (0 writing disabled)</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PrgRdEnd</name>
              <description>Indicates that read transfer has been completed for program register access.
If 1 is written, the value is cleared. (0 writing disabled)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IntEn</name>
          <description>Interrupt factor enable</description>
          <addressOffset>0xa4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>StopEndEn</name>
              <description>Switches enable/disable of interrupt output caused by SPI transfer suspension completion.
0: Disable
1: Enable
If Disable is set, no interrupt is output at factor generation. However, this setting is applied to the interrupt status ([IntStat]).</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AccConfEn</name>
              <description>Switches enable/disable of interrupt output caused by the factor of direct access/program register access conflict.
0: Disable
1: Enable
If Disable is set, no interrupt is output at factor generation. However, this setting is applied to the interrupt status ([IntStat]).</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PrgWrEndEn</name>
              <description>Switches enable/disable of output of the program register access write transfer completion.
0: Disable
1: Enable
If Disable is set, no interrupt is output at factor generation. However, this setting is applied to the interrupt status ([IntStat]).</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PrgRdEndEn</name>
              <description>Switches enable/disable of output of the program register access read transfer completion.
0: Disable
1: Enable
If Disable is set, no interrupt is output at factor generation. However, this setting is applied to the interrupt status ([IntStat]).</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Status</name>
          <description>Internal status</description>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DirAccBusy</name>
              <description>Indicates that direct access is in progress.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SecuEraseBusy</name>
              <description>Indicates that Flash Erase by PMU is in progress.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SpiStopBusy</name>
              <description>Indicates that Spi suspension processing is in progress.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PrgAccBusy</name>
              <description>Indicates that program register access is in progress.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SpiStop</name>
          <description>SPI transfer suspension register</description>
          <addressOffset>0xf0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Stop</name>
              <description>SPI transfer suspension indication
If 1 is set in this register and SPI transfer is in progress, clock supply to SPI Flash is stopped and CS_N deassert processing occurs. At reading, a written value is read. If this value is 1, neither direct access nor program register access is performed even if access is newly done.
Note: If an instruction is set in Flash, do not use this function because it would not be fetched normally.
Moreover, if the suspension function is used, transfer is stopped midway and no data is guaranteed.
(During direct access, Ready is returned midway to complete bus transfer. However, the returned data becomes invalid.)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PrimaryBuffer0</name>
          <description>PrimaryBuffer
Buffer for storing commands, addresses, dummy cycle data for program register access</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xb</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PriBuf3</name>
              <description>PrimaryBuffer3</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PriBuf2</name>
              <description>PrimaryBuffer2</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PriBuf1</name>
              <description>PrimaryBuffer1</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PriBuf0</name>
              <description>PrimaryBuffer0
Set the command usually. The initial value is FastRead(0x0B).
However, if QuadAccess is selected with BootMode(MCU_BOOTMODE2), the initial value is FastReadQuadIO(0xEB).</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PrimaryBuffer1</name>
          <description>PrimaryBuffer
Buffer for storing commands, addresses, dummy cycle data for program register access</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PriBuf7</name>
              <description>PrimaryBuffer7</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PriBuf6</name>
              <description>PrimaryBuffer6</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PriBuf5</name>
              <description>PrimaryBuffer5</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PriBuf4</name>
              <description>PrimaryBuffer4</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>64</dim>
          <dimIncrement>4</dimIncrement>
          <name>SecondaryBuffer[%s]</name>
          <description>SecondaryBuffer
Buffer for storing data to be transferred for program register access
This buffer has the area of 256Byte in total.</description>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SecBuf3</name>
              <description>SecBuf3</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SecBuf2</name>
              <description>SecBuf2</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SecBuf1</name>
              <description>SecBuf1</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SecBuf0</name>
              <description>SecBuf0</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>rng</name>
      <description>rng</description>
      <baseAddress>0x40021000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x80</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>RNDO</name>
          <description>Random Number Output Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RNDO</name>
              <description>When [RNDREADY] is 1, 32-bit intrinsic random numbers can be read every time data is read.
When [RNDREADY] is 0, 0 can be read.
Although this is 0 immediately after reset cancellation, RNDREADY becomes 1 after a while, allowing random numbers to be read through this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RNDREADY</name>
          <description>Random Number Ready Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RNDREADY</name>
              <description>0b0: 0 can be read through [RNDO] because of random numbers being generated. 
0b1: Random numbers can be read through [RNDO] since random number generation has been completed. 
This is 0 immediately after reset cancellation, but becomes 1 after a while.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>sramc</name>
      <description>sramc</description>
      <baseAddress>0x40022000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x80</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SRAM_M2M</name>
        <value>44</value>
      </interrupt>
      <interrupt>
        <name>SRAM_ERR</name>
        <value>45</value>
      </interrupt>
      <registers>
        <register>
          <name>M2MSTART</name>
          <description>M2M activation signal</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>START</name>
              <description>1: Activation
0: Invalid
* "0" is always returned when data is read</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>M2MSTOP</name>
          <description>M2M Stop</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>STOP</name>
              <description>1: Stop
0: Invalid
* "0" is always returned when data is read</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>M2MSTATUS</name>
          <description>Status</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SIZE</name>
              <description>Size of data being currently transferred (amount of data that have been transferred so far)</description>
              <bitRange>[17:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>STATUS</name>
              <description>0b10: Waits for interrupt clearing
0b01: In operation
0b00: Under stop</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>M2MSRCADDR</name>
          <description>Source address</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADDR</name>
              <description>Address from which to read data
Set in units of words</description>
              <bitRange>[31:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>M2MDSTADDR</name>
          <description>Destination address</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADDR</name>
              <description>Address to which to write data
Set in units of words</description>
              <bitRange>[31:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>M2MSIZE</name>
          <description>Transfer size</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SIZE</name>
              <description>Transfer size settings. The source and destination have the same transfer size.
Set in units of words.</description>
              <bitRange>[17:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>M2MINTEN</name>
          <description>Interrupt function ON/OFF</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>EN</name>
              <description>1: Interrupt function ON
0: Interrupt function OFF</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>M2MINTCLR</name>
          <description>Interrupt clearing</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CLR</name>
              <description>1: Activation
0: Invalid
* "0" is always returned when data is read.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ERRINTEN</name>
          <description>Error interrupt output function ON/OFF</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>EN</name>
              <description>1: Error interrupt output function ON
0: Error interrupt output function OFF</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ERRSTATUS</name>
          <description>Error cause</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>STATUS</name>
              <description>Error cause indication
[3]=1:Error4 occurs
[2]=1:Error3 occurs
[1]=1:Error2 occurs
[0]=1:Error1 occurs</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ERR1LOG</name>
          <description>Error1 cause</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADDR</name>
              <description>Error1 occurrence access globus address (in units of 1kB)</description>
              <bitRange>[31:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>STATUS</name>
              <description>Error1 occurrence cause I/F
0b101:S2M
0b100:M2M
0b010:Bus(AHB Port2)
0b001:Bus(AHB Port1)
0b000:Bus(AHB Port0)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ERR2LOG</name>
          <description>Error2 cause</description>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADDR</name>
              <description>Error2 occurrence access globus address (in units of 1kB)</description>
              <bitRange>[31:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>STATUS</name>
              <description>Error2 occurrence cause I/F
0b100:M2M
0b010:Bus(AHB Port2)
0b001:Bus(AHB Port1)
0b000:Bus(AHB Port0)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ERRCLR</name>
          <description>Error cause detection clearing</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CLR</name>
              <description>[3]: Clears detection of Error4 cause
[2]: Clears detection of Error3 cause
[1]: Clears detection of Error2 cause
[0]: Clears detection of Error1 cause
* "0" is always returned when data is read.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>evm</name>
      <description>evm</description>
      <baseAddress>0x40023000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x40</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>EVM_EN</name>
          <description>EVM_EN</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>evm_enable</name>
              <description>Enable signal for this block
0: Stop
1: Operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TRIGGER_CH0</name>
          <description>TRIGGER_CH0</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>status</name>
              <description>Indicates the trigger status.
0: Trigger signal is Low.
1: Trigger signal is High.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>event_sel</name>
              <description>Event signal selection
Writable only when bit0 (trigger enable) is  "L".
Ignored if written when the bit is "H".
0000: Selects event 0.
0001: Selects event 1.
0010: Selects event 2.
0011: Selects event 3.
0100: Selects event 4.
0101: Selects event 5.
0110: Selects event 6.
0111: Selects event 7.
1000: Selects event 8.
1001: Selects event 9.
If the setting is other than the above, the trigger signal is fixed at Low Level.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>trigger_enable</name>
              <description>Trigger operation enable signal
0: Stop
1: Operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TRIGGER_CH1</name>
          <description>TRIGGER_CH1</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>status</name>
              <description>Indicates the trigger status.
0: Trigger signal is Low.
1: Trigger signal is High.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>event_sel</name>
              <description>Event signal selection
Writable only when bit0 (trigger enable) is  "L".
Ignored if written when the bit is "H".
0000: Selects event 0.
0001: Selects event 1.
0010: Selects event 2.
0011: Selects event 3.
0100: Selects event 4.
0101: Selects event 5.
0110: Selects event 6.
0111: Selects event 7.
1000: Selects event 8.
1001: Selects event 9.
If the setting is other than the above, the trigger signal is fixed at Low Level.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>trigger_enable</name>
              <description>Trigger operation enable signal
0: Stop
1: Operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TRIGGER_CH2</name>
          <description>TRIGGER_CH2</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>status</name>
              <description>Indicates the trigger status.
0: Trigger signal is Low.
1: Trigger signal is High.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>event_sel</name>
              <description>Event signal selection
Writable only when bit0 (trigger enable) is  "L".
Ignored if written when the bit is "H".
0000: Selects event 0.
0001: Selects event 1.
0010: Selects event 2.
0011: Selects event 3.
0100: Selects event 4.
0101: Selects event 5.
0110: Selects event 6.
0111: Selects event 7.
1000: Selects event 8.
1001: Selects event 9.
If the setting is other than the above, the trigger signal is fixed at Low Level.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>trigger_enable</name>
              <description>Trigger operation enable signal
0: Stop
1: Operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TRIGGER_CH3</name>
          <description>TRIGGER_CH3</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>status</name>
              <description>Indicates the trigger status.
0: Trigger signal is Low.
1: Trigger signal is High.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>event_sel</name>
              <description>Event signal selection
Writable only when bit0 (trigger enable) is  "L".
Ignored if written when the bit is "H".
0000: Selects event 0.
0001: Selects event 1.
0010: Selects event 2.
0011: Selects event 3.
0100: Selects event 4.
0101: Selects event 5.
0110: Selects event 6.
0111: Selects event 7.
1000: Selects event 8.
1001: Selects event 9.
If the setting is other than the above, the trigger signal is fixed at Low Level.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>trigger_enable</name>
              <description>Trigger operation enable signal
0: Stop
1: Operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TRIGGER_CH4</name>
          <description>TRIGGER_CH4</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>status</name>
              <description>Indicates the trigger status.
0: Trigger signal is Low.
1: Trigger signal is High.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>event_sel</name>
              <description>Event signal selection
Writable only when bit0 (trigger enable) is  "L".
Ignored if written when the bit is "H".
0000: Selects event 0.
0001: Selects event 1.
0010: Selects event 2.
0011: Selects event 3.
0100: Selects event 4.
0101: Selects event 5.
0110: Selects event 6.
0111: Selects event 7.
1000: Selects event 8.
1001: Selects event 9.
If the setting is other than the above, the trigger signal is fixed at Low Level.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>trigger_enable</name>
              <description>Trigger operation enable signal
0: Stop
1: Operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>rtclv</name>
      <description>rtclv</description>
      <baseAddress>0x40040000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>RTC</name>
        <value>39</value>
      </interrupt>
      <registers>
        <register>
          <name>RTC_TIMESET1</name>
          <description>Time Set 1 Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MINSET_OVER10</name>
              <description>Sets the minute counter (ten's place).
The settable values are 0 to 5 (0b000 to 0b101).
No other values can be set (writing disable).
</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MINSET_UNDER10</name>
              <description>Sets the minute counter (one's place).
The settable values are 0 to 9 (0b0000 to 0b1001).
No other values can be set (writing disable).
</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SECSET_OVER10</name>
              <description>Sets the second counter (ten's place).
The settable values are 0 to 5 (0b000 to 0b101).
No other values can be set (writing disable).
</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SECSET_UNDER10</name>
              <description>Sets the second counter (one's place).
The settable values are 0 to 9 (0b0000 to 0b1001).
No other values can be set (writing disable).
</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_TIMESET2</name>
          <description>Time Set 2 Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DAYSET_OVER10</name>
              <description>Sets the day counter (ten's place).
The settable values are 0 to 3 (0b00 to 0b11).
</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DAYSET_UNDER10</name>
              <description>Sets the day counter (one's place).
The settable values are 0 to 9 (0b0000 to 0b1001).
No other values can be set (writing disable).
</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HOURSET_OVER10</name>
              <description>Sets the hour counter (ten's place).
The settable values are 0 to 3 (0b00 to 0b11).
(Note) In 12-hour mode, bit5 is used to differentiate AM/PM. So, to set the time in the afternoon, set bit5 to "1".</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HOURSET_UNDER10</name>
              <description>Sets the hour counter (one's place).
The settable values are 0 to 9 (0b0000 to 0b1001).
No other values can be set (writing disable).
</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_TIMESET3</name>
          <description>Time Set 3 Register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>YEARSET_OVER10</name>
              <description>Sets the year counter (ten's place).
The settable values are 0 to 9 (0b0000 to 0b1001).
No other values can be set (writing disable).
</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>YEARSET_UNDER10</name>
              <description>Sets the year counter (one's place).
The settable values are 0 to 9 (0b0000 to 0b1001).
No other values can be set (writing disable).
</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WEEKSET</name>
              <description>Sets the day-of-week counter.
0b000: Sunday
0b001: Monday
0b010: Tuesday
0b011: Wednesday
0b100: Thursday
0b101: Friday
0b110: Saturday
0b111: Reserved (unsettable (writing disable))
</description>
              <bitRange>[7:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MONTHSET_OVER10</name>
              <description>Sets the month counter (ten's place).
The settable values are 0 and 1 (0b0 to 0b1).
</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MONTHSET_UNDER10</name>
              <description>Sets the month counter (one's place).
The settable values are 0 to 9 (0b0000 to 0b1001).
No other values can be set (writing disable).
</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_TIMESET4</name>
          <description>Time Set 4 Register</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>LEAP</name>
              <description>Sets the leap year ("0": leap year)
The settable values are 0 to 3 (0b00 to 0b11).
</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_CTRL</name>
          <description>Control Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>INTVALEN</name>
              <description>Interval timer enable
0b1: Enable
0b0: Disable
</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTVALRST</name>
              <description>Loads the interval timer setting.
After setting data loading is complete, 0 is automatically set.
At writing:
 0b1: Starts loading of the setting data.
 0b0: No operation
At reading:
 0b1: Loading of the setting data is in progress.
 0b0: Loading of the setting data is complete.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TMEN</name>
              <description>RTC operation enable
0b1: Enable
0b0: Disable
</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TMRST</name>
              <description>Loading the time counter with TIMESET1 to 4 register settings
After loading of setting data to the time counter is complete, 0 is automatically set.
At writing:
 0b1: Starts loading of setting data.
 0b0: No operation
At reading:
 0b1: Loading of the setting data is in progress.
 0b0: Loading of setting data is complete.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HR24_12</name>
              <description>24/12Hr selection
0b1: 24-hour notation
0b0: 12-hour notation
</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADJUST</name>
              <description>Time count adjustment
After adjustment is complete, 0 is automatically set.
At writing:
 0b1: Starts adjustment.
 0b0: No operation
At reading:
 0b1: Adjustment in progress
 0b0: Adjustment completed</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PREN</name>
              <description>Periodic interrupt function enable
0b1: Enable
0b0: Disable
</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRRST</name>
              <description>Loads the periodic interrupt setting.
After loading of setting data is complete, 0 is automatically set.
At writing:
 0b1: Starts loading of the setting data.
 0b0: No operation
At reading:
 0b1: Loading of the setting data is in progress.
 0b0: Loading of the setting data is complete.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ALEN</name>
              <description>Alarm function enable
0b1: Enable
0b0: Disable
</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ALRST</name>
              <description>Loads the alarm setting.
After loading of setting data is complete, 0 is automatically set.
At writing:
 0b1: Starts loading of the setting data.
 0b0: No operation
At reading:
 0b1: Loading of the setting data is in progress.
 0b0: Loading of the setting data is complete.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_STATUS</name>
          <description>RTC_STATUS</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RTC_READY</name>
              <description>If the RTC counter value becomes ready to be read, 1 is automatically set.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_CTRL_WIP</name>
          <description>Control Register write access status</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>INTVALEN</name>
              <description>[RTC_CTRL].INTVALEN bit status of write access     0b0:writable 0b1:not  writable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INTVALRST</name>
              <description>[RTC_CTRL].INTVALRST bit status of write access     0b0:writable 0b1:not  writable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TMEN</name>
              <description>[RTC_CTRL].TMEN bit status of write access     0b0:writable 0b1:not  writable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TMRST</name>
              <description>[RTC_CTRL].TMRST bit status of write access     0b0:writable 0b1:not  writable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>HR24_12</name>
              <description>[RTC_CTRL].HR24_12 bit status of write access     0b0:writable 0b1:not  writable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADJUST</name>
              <description>[RTC_CTRL].ADJUST bit status of write access     0b0:writable 0b1:not  writable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PREN</name>
              <description>[RTC_CTRL].PREN bit status of write access     0b0:writable 0b1:not  writable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PRRST</name>
              <description>[RTC_CTRL].PRRST bit status of write access     0b0:writable 0b1:not  writable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ALEN</name>
              <description>[RTC_CTRL].ALEN bit status of write access     0b0:writable 0b1:not  writable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ALRST</name>
              <description>[RTC_CTRL].ALRST bit status of write access     0b0:writable 0b1:not  writable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_RIS</name>
          <description>Raw Interrupt Status Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>INTVAL_INTRAWST</name>
              <description>Interval-timer interrupt status
0b1: Interrupt request available
0b0: No interrupt request
</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PERIOD_INTRAWST</name>
              <description>Periodic interrupt status
0b1: Interrupt request available
0b0: No interrupt request
</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ALARM_INTRAWST</name>
              <description>Alarm interrupt status
0b1: Interrupt request available
0b0: No interrupt request
</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_MIS</name>
          <description>Masked Interrupt Status Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>INTVAL_INTMASKST</name>
              <description>Interval-timer interrupt status
0b1: Interrupt request available
0b0: No interrupt request
Not set when INTVAL_INTMASK=0.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PERIOD_INTMASKST</name>
              <description>Periodic interrupt status
0b1: Interrupt request available
0b0: No interrupt request
Not set when PERIOD_INTMASK=0.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ALARM_INTMASKST</name>
              <description>Alarm interrupt status
0b1: Interrupt request available
0b0: No interrupt request
Not set when ALARM_INTMASK=0.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_INTMASK</name>
          <description>Interrupt Mask Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>INTVAL_INTMASK</name>
              <description>Interval-timer interrupt
0b1: No interrupt mask (interrupt enable)
0b0: Interrupt mask (interrupt disable)
</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PERIOD_INTMASK</name>
              <description>Periodic interrupt
0b1: No interrupt mask (interrupt enable)
0b0: Interrupt mask (interrupt disable)
</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ALARM_INTMASK</name>
              <description>Alarm interrupt
0b1: No interrupt mask (interrupt enable)
0b0: Interrupt mask (interrupt disable)
</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_PERIODIC</name>
          <description>Periodic Interrupt Set Register</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PERIODIC_INTSET</name>
              <description>Sets the periodic interrupt (every second, every minute, every hour, every day, every month)
0b0000: No periodic interrupt occurrence
0b0001: Every second (at the same time with second counting-up)
0b0010: 00 second every minute
0b0011: 00 minute 00 second every hour
0b0100: 00 hour 00 minute 00 second every day
0b0101: 00 hour 00 minute 00 second every month
0b0110: Reserved (unsettable (writing disable))
0b0111: Reserved (unsettable (writing disable))
0b1000: Every 1/2 second
0b1001: Every 1/4 second
0b1010: Every 1/8 second
0b1011: Every 1/16 second
0b1100: Every 1/32 second
0b1101: Every 1/64 second
0b1110: Every 1/128 second
0b1111: Every 1/256 second</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_PERIOD_INTCLR</name>
          <description>Periodic Interrupt Clear</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PERIOD_INTCLR</name>
              <description>Clears the periodic interrupt.
If a value is written to this register, the periodic interrupt is cleared, regardless of the value to be written.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_ALARM_INTCLR</name>
          <description>Alarm Interrupt Clear</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ALARM_INTCLR</name>
              <description>Clears the alarm interrupt.
If a value is written to this register, the alarm interrupt is cleared, regardless of the value to be written.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_INTVAL_INTCLR</name>
          <description>Interval Interrupt Clear</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>INTVAL_INTCLR</name>
              <description>Clears the interval-timer interrupt.
If a value is written to this register, the interval-timer interrupt is cleared, regardless of the value to be written.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_CURRENT1</name>
          <description>Current Time 1 Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MINVAL_OVER10</name>
              <description>Current value of the minute counter (ten's place)</description>
              <bitRange>[14:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MINVAL_UNDER10</name>
              <description>Current value of the minute counter (one's place)</description>
              <bitRange>[11:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SECVAL_OVER10</name>
              <description>Current value of the second counter (ten's place)</description>
              <bitRange>[6:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SECVAL_UNDER10</name>
              <description>Current value of the second counter (one's place)</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_CURRENT2</name>
          <description>Current Time 2 Register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DAYVAL_OVER10</name>
              <description>Current value of the day counter (ten's place)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>DAYVAL_UNDER10</name>
              <description>Current value of the day counter (one's place)</description>
              <bitRange>[11:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>HOURVAL_OVER10</name>
              <description>Current value of the hour counter (ten's place)</description>
              <bitRange>[5:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>HOURVAL_UNDER10</name>
              <description>Current value of the hour counter (one's place)</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_CURRENT3</name>
          <description>Current Time 3 Register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>YEARVAL_OVER10</name>
              <description>Current value of the year counter (ten's place)</description>
              <bitRange>[15:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>YEARVAL_UNDER10</name>
              <description>Current value of the year counter (one's place)</description>
              <bitRange>[11:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WEEKVAL</name>
              <description>Current value of the day-of-week counter</description>
              <bitRange>[7:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MONTHVAL_OVER10</name>
              <description>Current value of the month counter (ten's place)</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MONTHVAL_UNDER10</name>
              <description>Current value of the month counter (one's place)</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_CURRENT4</name>
          <description>Current Time 4 Register</description>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>LEAP</name>
              <description>Current value of the leap year counter</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_ALARM1</name>
          <description>Alarm Set 1 Register</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>AL_MINSET_OVER10</name>
              <description>Sets the minute counter (ten's place) for alarm.
The settable values are 0 to 5 ((0b000 to 0b101).
No other values can be set (writing disable).
</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AL_MINSET_UNDER10</name>
              <description>Sets the minute counter (one's place) for alarm.
The settable values are 0 to 9 ((0b0000 to 0b1001).
No other values can be set (writing disable).
</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_ALARM2</name>
          <description>Alarm Set 2 Register</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>AL_DAYSET_OVER10</name>
              <description>Sets the day counter (ten's place) for alarm.
The settable values are 0 to 3 (0b00 to 0b11).
</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AL_DAYSET_UNDER10</name>
              <description>Sets the minute counter (one's place) for alarm.
The settable values are 0 to 9 (0b0000 to 0b1001).
No other values can be set (writing disable).
</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AL_HOURSET_OVER10</name>
              <description>Sets the hour counter (ten's place) for alarm.
The settable values are 0 to 3 (0b00 to 0b11).
(Note) In 12-hour mode, bit5 is used to differentiate AM/PM. So, to set the time in the afternoon, set bit5 to "1".</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AL_HOURSET_UNDER10</name>
              <description>Sets the hour counter (one's place) for alarm.
The settable values are 0 to 9 (0b0000 to 0b1001).
No other values can be set (writing disable).
</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_ALARM3</name>
          <description>Alarm Set 3 Register</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>AL_WEEKSET</name>
              <description>Sets the day-of-week counter for alarm.
0b000: Sunday
0b001: Monday
0b010: Tuesday
0b011: Wednesday
0b100: Thursday
0b101: Friday
0b110: Saturday
0b111: Reserved
</description>
              <bitRange>[7:5]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_INTVAL_SET</name>
          <description>Interval Timer Set Register</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>INTVAL_SET</name>
              <description>Sets the interval-timer interrupt generation time.
This value is set with the number of cycles of the source clock (2.048kHz) of the timer. The time of (setting value + 1) cycles is the period that continues until interrupt generation.
Setting of 0x0000 is prohibited.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_INTVAL_TMR</name>
          <description>RTC_INTVAL_TMR</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>COUNT_VAL</name>
              <description>Current value of interval-timer counter can be read.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>advtmr</name>
      <description>advtmr</description>
      <baseAddress>0x40041000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>ADVTMR0</name>
        <value>64</value>
      </interrupt>
      <interrupt>
        <name>ADVTMR1</name>
        <value>65</value>
      </interrupt>
      <interrupt>
        <name>ADVTMR2</name>
        <value>66</value>
      </interrupt>
      <interrupt>
        <name>ADVTMR3</name>
        <value>67</value>
      </interrupt>
      <interrupt>
        <name>ADVTMR0_CAP</name>
        <value>68</value>
      </interrupt>
      <interrupt>
        <name>ADVTMR1_CAP</name>
        <value>69</value>
      </interrupt>
      <interrupt>
        <name>ADVTMR2_CAP</name>
        <value>70</value>
      </interrupt>
      <interrupt>
        <name>ADVTMR3_CAP</name>
        <value>71</value>
      </interrupt>
      <interrupt>
        <name>ADVTMR0_CMP</name>
        <value>72</value>
      </interrupt>
      <interrupt>
        <name>ADVTMR1_CMP</name>
        <value>73</value>
      </interrupt>
      <interrupt>
        <name>ADVTMR2_CMP</name>
        <value>74</value>
      </interrupt>
      <interrupt>
        <name>ADVTMR3_CMP</name>
        <value>75</value>
      </interrupt>
      <registers>
        <register>
          <name>T0LOAD</name>
          <description>T0 Load Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Load</name>
              <description>Initial or reload value of the counter (0x0001 to 0xFFFF settable)
The 0x0000 setting does not operate the counter. Setting any numeric value other than that enables counting.
(Note) Writing to this register writes the same value to Timer0BGLoad.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0VALUE</name>
          <description>T0 Current value Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Count value of the counter at the current time</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CONTROL</name>
          <description>T0 Control Register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x8</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Event_Mode</name>
              <description>Event counter operation control
  0b11: Event timer (event timer) count source: External terminal T0EVCNTSRC
  0b10:Event timer (event timer) count source: Internal prescaler
  0b0*: Normal timer (normal timer)</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Enable</name>
              <description>Timer operation control
  1: Enable
  0: Disable  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Interrupt_Enable</name>
              <description>Interrupt control
  1: Interrupt enable
  0: Interrupt disable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Periodic_Mode</name>
              <description>Timer operation mode
  1: Periodic timer (periodic timer)
  0: Free-run timer (free-run timer)  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>One_Shot_Count</name>
              <description>Timer wrapping/one-shot selection
  1: One-shot (one time only)
  0: Wrapping (wrapping)</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Timer_size</name>
              <description>Timer bit width selection
  0x1: Operation as a 16-bit timer
  0x0: Operation as an 8-bit timer (high-order bits not used)</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Clock_divid</name>
              <description>Prescaler (clock frequency division)
  0b111: 1/1024 frequency division
  0b110: 1/512 frequency division
  0b101: 1/128 frequency division
  0b100: 1/32 frequency division
  0b011:  1/8 frequency division
  0b010:  1/4 frequency division
  0b001:  1/2 frequency division
  0x0: No frequency division (same magnification)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0INTCLR</name>
          <description>T0 Interrupt clear Register</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IntClr</name>
              <description>Interrupt clear
After the T0TIMINT interrupt occurs, it can be cleared by write access to this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0RIS</name>
          <description>T0 Raw Interrupt Status Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RIS</name>
              <description>A timer interrupt before masking (T0TIMINT) is occurring. (The interrupt occurs when the counter becomes 0x0000.)
  1: Interrupt request available
  0: No interrupt request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0MIS</name>
          <description>T0 Masked Interrupt Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MIS</name>
              <description>A timer interrupt after masking (T0TIMINT) is occurring.
  1: Interrupt request available
  0: No interrupt request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0BGLOAD</name>
          <description>T0 BackGround Load Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BGLoad</name>
              <description>Background Load register
A count value set in this register is reloaded after the counter becomes 0x0000 (terminal count).
The count value to be reloaded can be changed safely during counting.
(Note) Writing to this register does not allow writing to Timer0Load.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0INTCNT</name>
          <description>T0 Interrupt Count Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IntCount</name>
              <description>Count value for the number of times it became a terminal count of the counter main body.
&lt;At read&gt; A count value for the number of times it became a terminal count can be read.
&lt;At write&gt; A counter value of Timer0IntCnt can be made to become 0x00 by write access to this register with regard to the timer interrupt generation counter.
This register is not cleared by write access of Timer0IntClr. It is not affected by the Timer0Control:Interrupt Enable bit.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPTURE</name>
          <description>T0 Capture value Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapReg</name>
              <description>Stores a count value when the T0CAPREQ signal is input.
If the T0CAPREQ[x] signal is input during capture data reading, the count value is immediately stored after capture data reading ends.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPINTCLR</name>
          <description>T0 Capture Interrupt clear Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapIntClr</name>
              <description>After a capture interrupt (T0CAPINT[x]) occurs, it can be cleared by write access to this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPRIS</name>
          <description>T0 Capture Raw Interrupt Status Register</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapRIS</name>
              <description>A capture interrupt before masking (T0CAPINT[x]) is occurring.
  1: Interrupt request available
  0: No interrupt request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPMIS</name>
          <description>T0 Capture Masked Interrupt Status Register</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapMIS</name>
              <description>A capture interrupt after masking (T0CAPINTx) is occurring.
  1: Interrupt request available
  0: No interrupt request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPINTEN</name>
          <description>T0 Capture Interrupt Enable Register</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapIntEn</name>
              <description>Capture operation interrupt control
  1: Interrupt enable
  0: Interrupt disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPEN</name>
          <description>T0 Capture Enable Register</description>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapEn</name>
              <description>Capture operation control
  1: Capture enable
  0: Capture disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPRELOAD</name>
          <description>T0 Capture Reload Register</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapReload</name>
              <description>Capture operation reload control. A counter value is reloaded to Timer0Load(Timer0BGLoad) due to capture generation.
  1: Reloads the counter value upon capture generation.
  0: Does not reload the counter value upon capture generation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPCTRL</name>
          <description>T0 Capture Control Register</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapCtrl0</name>
              <description>Selection of capture input operation
  0b11: Capture operation at both the rising and falling edges
  0b10: Capture operation at the falling edge
  0b01: Capture operation at the rising edge
  0b00: Capture operation with pulse input</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPSYNC</name>
          <description>T0 Capture Synchronization Register</description>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapSync</name>
              <description>Capture input synchronization control
  0b1: Synchronizes capture input (for external input with clock not synchronized)
  0b0: Does not synchronize capture input (for external input with clock synchronized)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0BGCOMPARE</name>
          <description>T0 BackGround Compare Register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BGLoad</name>
              <description>Background load register
This register is the same as the 0x018 register. However, it is write-only. It is set in this area for DMA transfer. It can be accessed only for TCDMASelx=1.
(Note) This register appears on the memory map only for TCDMASelx=1.
(Note) This register can be accessed from either of the CPU and DMAC.
(Note) If this register is accessed in halfword units, a wrong value is written to a register not accessed. So, only access in word units is permitted. </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BGCompare</name>
              <description>Background compare register that stores a compare value to be compared with a count value
A count value set in this register is reloaded after the counter becomes 0 (terminal count).
The count value to be reloaded can be changed safely during counting.
(Note) Writing to this register does not allow writing to Timer0Compare.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0COMPARE</name>
          <description>T0 Compare value Register</description>
          <addressOffset>0xa0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpReg</name>
              <description>Stores a compare value to be compared with a count value.
(Note) This register cannot be read immediately after writing to it because a transfer to other clocks (PCLK-&gt;TIMCLK) is required. Reading after writing is required for up to one cycle of TIMCLK.
(Note) Writing to the Timer0Compare register writes the same value to Timer0BGCompare.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CMPINTCLR</name>
          <description>T0 Compare Interrupt clear Register</description>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpIntClr</name>
              <description> After a compare interrupt occurs, it can be cleared by write access to this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CMPRIS</name>
          <description>T0 Compare Raw Interrupt Status Register</description>
          <addressOffset>0xe0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpRIS</name>
              <description>A compare interrupt before masking (T0CMPINTx) is occurring.
  1: Interrupt request available
  0: No interrupt request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CMPMIS</name>
          <description>T0 Compare Masked Interrupt Status Register</description>
          <addressOffset>0xe4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpMIS</name>
              <description>A compare interrupt after masking (T0CMPINT) is occurring.
  1: Interrupt request available
  0: No interrupt request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CMPINTEN</name>
          <description>T0 Compare Interrupt Enable Register</description>
          <addressOffset>0xe8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpIntEn</name>
              <description>Compare operation interrupt control
  1: Interrupt enable
  0: Interrupt disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CMPEN</name>
          <description>T0 Compare Enable Register</description>
          <addressOffset>0xec</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpEn</name>
              <description>Compare operation control
  1: Compare enable
  0: Compare disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1LOAD</name>
          <description>T1 Load Register</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Load</name>
              <description>Initial or reload value of the counter (0x0001 to 0xFFFF settable)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1VALUE</name>
          <description>T1 Current value Register</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Count value of the counter at the current time</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CONTROL</name>
          <description>T1 Control Register</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x8</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Event_Mode</name>
              <description>Event counter operation control</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Enable</name>
              <description>Timer operation control</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Interrupt_Enable</name>
              <description>Interrupt control</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Periodic_Mode</name>
              <description>Timer operation mode  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>One_Shot_Count</name>
              <description>Selection of timer wrapping and one-shot</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Timer_size</name>
              <description>Selection of timer bit width</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Clock_divid</name>
              <description>Prescaler (clock frequency division)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1INTCLR</name>
          <description>T1 Interrupt clear Register</description>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IntClr</name>
              <description>Interrupt clear</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1RIS</name>
          <description>T1 Raw Interrupt Status Register</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RIS</name>
              <description>A timer interrupt before masking (T1TIMINT) is occurring. (The interrupt occurs when the counter becomes 0x0000.) </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1MIS</name>
          <description>T1 Masked Interrupt Status Register</description>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MIS</name>
              <description>A timer interrupt after masking (T1TIMINT) is occurring.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1BGLOAD</name>
          <description>T1 BackGround Load Register</description>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BGLoad</name>
              <description>Background Load register</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1INTCNT</name>
          <description>T1 Interrupt Count Register</description>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IntCount</name>
              <description>Count value for the number of times it became a terminal count of the counter main body</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPTURE</name>
          <description>T1 Capture value Register</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapReg</name>
              <description>Stores a count value when the T1CAPREQ signal is input.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPINTCLR</name>
          <description>T1 Capture Interrupt clear Register</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapIntClr</name>
              <description> After a capture interrupt occurs, it can be cleared by write access to this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPRIS</name>
          <description>T1 Capture Raw Interrupt Status Register</description>
          <addressOffset>0x160</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapRIS</name>
              <description>A capture interrupt before masking (T1CAPINT[x]) is occurring.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPMIS</name>
          <description>T1 Capture Masked Interrupt Status Register</description>
          <addressOffset>0x164</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapMIS</name>
              <description>A capture interrupt after masking (T1CAPINTx) is occurring.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPINTEN</name>
          <description>T1 Capture Interrupt Enable Register</description>
          <addressOffset>0x168</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapIntEn</name>
              <description>Capture operation interrupt control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPEN</name>
          <description>T1 Capture Enable Register</description>
          <addressOffset>0x16c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapEn</name>
              <description>Capture operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPRELOAD</name>
          <description>T1 Capture Reload Register</description>
          <addressOffset>0x174</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapReload</name>
              <description>Capture operation reload control. A counter value is reloaded to Timer1Load(Timer1BGLoad) due to capture generation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPCTRL</name>
          <description>T1 Capture Control Register</description>
          <addressOffset>0x178</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapCtrl0</name>
              <description>Capture input operation selection</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPSYNC</name>
          <description>T1 Capture Synchronization Register</description>
          <addressOffset>0x17c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapSync</name>
              <description>Capture input synchronization control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1BGCOMPARE</name>
          <description>T1 BackGround Compare Register</description>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BGLoad</name>
              <description>Background Load register</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BGCompare</name>
              <description>Background compare register. Stores a compare value to be compared with a count value.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1COMPARE</name>
          <description>T1 Compare value Register</description>
          <addressOffset>0x1a0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpReg</name>
              <description>Stores a compare value to be compared with a count value.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CMPINTCLR</name>
          <description>T1 Compare Interrupt clear Register</description>
          <addressOffset>0x1c0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpIntClr</name>
              <description> After a compare interrupt occurs, it can be cleared by write access to this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CMPRIS</name>
          <description>T1 Compare Raw Interrupt Status Register</description>
          <addressOffset>0x1e0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpRIS</name>
              <description>A compare interrupt before masking (T1CMPINTx) is occurring.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CMPMIS</name>
          <description>T1 Compare Masked Interrupt Status Register</description>
          <addressOffset>0x1e4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpMIS</name>
              <description>A compare interrupt before masking (T1CMPINT) is occurring.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CMPINTEN</name>
          <description>T1 Compare Interrupt Enable Register</description>
          <addressOffset>0x1e8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpIntEn</name>
              <description>Compare operation interrupt control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CMPEN</name>
          <description>T1 Compare Enable Register</description>
          <addressOffset>0x1ec</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpEn</name>
              <description>Compare operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2LOAD</name>
          <description>T2 Load Register</description>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Load</name>
              <description>Initial or reload value of the counter (0x0001 to 0xFFFF settable) </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2VALUE</name>
          <description>T2 Current value Register</description>
          <addressOffset>0x204</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Count value of the counter at the current time</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CONTROL</name>
          <description>T2 Control Register</description>
          <addressOffset>0x208</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x8</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Event_Mode</name>
              <description>Event counter operation control</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Enable</name>
              <description>Timer operation control</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Interrupt_Enable</name>
              <description>Interrupt control</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Periodic_Mode</name>
              <description>Timer operation mode </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>One_Shot_Count</name>
              <description>Selection of timer wrapping and one-shot</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Timer_size</name>
              <description>Selection of timer bit width</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Clock_divid</name>
              <description>Prescaler (clock frequency division)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2INTCLR</name>
          <description>T2 Interrupt clear Register</description>
          <addressOffset>0x20c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IntClr</name>
              <description>Interrupt clear </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2RIS</name>
          <description>T2 Raw Interrupt Status Register</description>
          <addressOffset>0x210</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RIS</name>
              <description>A timer interrupt before masking (T2TIMINT) is occurring. (The interrupt occurs when the counter becomes 0x0000.)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2MIS</name>
          <description>T2 Masked Interrupt Status Register</description>
          <addressOffset>0x214</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MIS</name>
              <description>A timer interrupt after masking (T2TIMINT) is occurring.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2BGLOAD</name>
          <description>T2 BackGround Load Register</description>
          <addressOffset>0x218</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BGLoad</name>
              <description>Background Load register</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2INTCNT</name>
          <description>T2 Interrupt Count Register</description>
          <addressOffset>0x21c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IntCount</name>
              <description>Count value for the number of times it became a terminal count of the counter main body</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPTURE</name>
          <description>T2 Capture value Register</description>
          <addressOffset>0x220</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapReg</name>
              <description>Stores a count value when the T2CAPREQ signal is input.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPINTCLR</name>
          <description>T2 Capture Interrupt clear Register</description>
          <addressOffset>0x240</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapIntClr</name>
              <description>After a capture interrupt occurs, it can be cleared by write access to this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPRIS</name>
          <description>T2 Capture Raw Interrupt Status Register</description>
          <addressOffset>0x260</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapRIS</name>
              <description>A capture interrupt before masking (T2CAPINT[x]) is occurring.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPMIS</name>
          <description>T2 Capture Masked Interrupt Status Register</description>
          <addressOffset>0x264</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapMIS</name>
              <description>A capture interrupt after masking (T2CAPINTx) is occurring.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPINTEN</name>
          <description>T2 Capture Interrupt Enable Register</description>
          <addressOffset>0x268</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapIntEn</name>
              <description>Capture operation interrupt control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPEN</name>
          <description>T2 Capture Enable Register</description>
          <addressOffset>0x26c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapEn</name>
              <description>Capture operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPRELOAD</name>
          <description>T2 Capture Reload Register</description>
          <addressOffset>0x274</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapReload</name>
              <description>Capture operation reload control. A counter value is reloaded to Timer2Load(Timer2BGLoad) due to capture generation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPCTRL</name>
          <description>T2 Capture Control Register</description>
          <addressOffset>0x278</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapCtrl0</name>
              <description>Capture input operation selection</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPSYNC</name>
          <description>T2 Capture Synchronization Register</description>
          <addressOffset>0x27c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapSync</name>
              <description>Capture input synchronization control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2BGCOMPARE</name>
          <description>T2 BackGround Compare Register</description>
          <addressOffset>0x280</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BGLoad</name>
              <description>Background Load register</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BGCompare</name>
              <description>Background compare register. Stores a compare value to be compared with a count value.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2COMPARE</name>
          <description>T2 Compare value Register</description>
          <addressOffset>0x2a0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpReg</name>
              <description>Stores a compare value to be compared with a count value.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CMPINTCLR</name>
          <description>T2 Compare Interrupt clear Register</description>
          <addressOffset>0x2c0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpIntClr</name>
              <description> After a compare interrupt occurs, it can be cleared by write access to this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CMPRIS</name>
          <description>T2 Compare Raw Interrupt Status Register</description>
          <addressOffset>0x2e0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpRIS</name>
              <description>A compare interrupt before masking (T2CMPINTx) is occurring. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CMPMIS</name>
          <description>T2 Compare Masked Interrupt Status Register</description>
          <addressOffset>0x2e4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpMIS</name>
              <description>A compare interrupt after masking (T2CMPINT) is occurring. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CMPINTEN</name>
          <description>T2 Compare Interrupt Enable Register</description>
          <addressOffset>0x2e8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpIntEn</name>
              <description>Compare operation interrupt control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CMPEN</name>
          <description>T2 Compare Enable Register</description>
          <addressOffset>0x2ec</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpEn</name>
              <description>Compare operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3LOAD</name>
          <description>T3 Load Register</description>
          <addressOffset>0x300</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Load</name>
              <description>Initial or reload value of the counter (0x0001 to 0xFFFF settable) </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3VALUE</name>
          <description>T3 Current value Register</description>
          <addressOffset>0x304</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Count value of the counter at the current time</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CONTROL</name>
          <description>T3 Control Register</description>
          <addressOffset>0x308</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x8</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Event_Mode</name>
              <description>Event counter operation control</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Enable</name>
              <description>Timer operation control</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Interrupt_Enable</name>
              <description>Interrupt control</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Periodic_Mode</name>
              <description>Timer operation mode </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>One_Shot_Count</name>
              <description>Selection of timer wrapping and one-shot</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Timer_size</name>
              <description>Selection of timer bit width</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Clock_divid</name>
              <description>Prescaler (clock frequency division)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3INTCLR</name>
          <description>T3 Interrupt clear Register</description>
          <addressOffset>0x30c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IntClr</name>
              <description>Interrupt clear </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3RIS</name>
          <description>T3 Raw Interrupt Status Register</description>
          <addressOffset>0x310</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RIS</name>
              <description>A timer interrupt before masking (T3TIMINT) is occurring. (The interrupt occurs when the counter becomes 0x0000.)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3MIS</name>
          <description>T3 Masked Interrupt Status Register</description>
          <addressOffset>0x314</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MIS</name>
              <description>A timer interrupt after masking (T3TIMINT) is occurring.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3BGLOAD</name>
          <description>T3 BackGround Load Register</description>
          <addressOffset>0x318</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BGLoad</name>
              <description>Background load register </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3INTCNT</name>
          <description>T3 Interrupt Count Register</description>
          <addressOffset>0x31c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IntCount</name>
              <description>Count value for the number of times it became a terminal count of the counter main body</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPTURE</name>
          <description>T3 Capture value Register</description>
          <addressOffset>0x320</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapReg</name>
              <description>Stores a count value when the T3CAPREQ signal is input.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPINTCLR</name>
          <description>T3 Capture Interrupt clear Register</description>
          <addressOffset>0x340</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapIntClr</name>
              <description> After a capture interrupt occurs, it can be cleared by write access to this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPRIS</name>
          <description>T3 Capture Raw Interrupt Status Register</description>
          <addressOffset>0x360</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapRIS</name>
              <description>A capture interrupt before masking (T3CAPINT[x]) is occurring.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPMIS</name>
          <description>T3 Capture Masked Interrupt Status Register</description>
          <addressOffset>0x364</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapMIS</name>
              <description>A capture interrupt after masking (T3CAPINTx) is occurring.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPINTEN</name>
          <description>T3 Capture Interrupt Enable Register</description>
          <addressOffset>0x368</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapIntEn</name>
              <description>Capture operation interrupt control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPEN</name>
          <description>T3 Capture Enable Register</description>
          <addressOffset>0x36c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapEn</name>
              <description>Capture operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPRELOAD</name>
          <description>T3 Capture Reload Register</description>
          <addressOffset>0x374</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapReload</name>
              <description>Capture operation reload control. A counter value is reloaded to Timer3Load(Timer3BGLoad) due to capture generation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPCTRL</name>
          <description>T3 Capture Control Register</description>
          <addressOffset>0x378</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapCtrl0</name>
              <description>Capture input operation selection</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPSYNC</name>
          <description>T3 Capture Synchronization Register</description>
          <addressOffset>0x37c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapSync</name>
              <description>Capture input synchronization control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3BGCOMPARE</name>
          <description>T3 BackGround Compare Register</description>
          <addressOffset>0x380</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BGLoad</name>
              <description>Background load register </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BGCompare</name>
              <description>Background compare register. Stores a compare value to be compared with a count value.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3COMPARE</name>
          <description>T3 Compare value Register</description>
          <addressOffset>0x3a0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpReg</name>
              <description>Stores a compare value to be compared with a count value.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CMPINTCLR</name>
          <description>T3 Compare Interrupt clear Register</description>
          <addressOffset>0x3c0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpIntClr</name>
              <description>After a compare interrupt occurs, it can be cleared by write access to this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CMPRIS</name>
          <description>T3 Compare Raw Interrupt Status Register</description>
          <addressOffset>0x3e0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpRIS</name>
              <description>A compare interrupt before masking (T3CMPINTx) is occurring. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CMPMIS</name>
          <description>T3 Compare Masked Interrupt Status Register</description>
          <addressOffset>0x3e4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpMIS</name>
              <description>A compare interrupt after masking (T3CMPINT) is occurring. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CMPINTEN</name>
          <description>T3 Compare Interrupt Enable Register</description>
          <addressOffset>0x3e8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpIntEn</name>
              <description>Compare operation interrupt control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CMPEN</name>
          <description>T3 Compare Enable Register</description>
          <addressOffset>0x3ec</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpEn</name>
              <description>Compare operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0TFFEN</name>
          <description>T0 TFF Enable Register</description>
          <addressOffset>0x400</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFEn</name>
              <description>TFF (Toggle Flip-Flop) operation control
  1: TFF function enable
  0: TFF function disable (TFF output is fixed at 0.)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0TFFSTAT</name>
          <description>T0 TFF Status Register</description>
          <addressOffset>0x404</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFStat</name>
              <description>TFF (Toggle Flip-Flop) output status (indicating the status before the last stage of Timer0TFFInv)
  1: High TFF output
  0: Low TFF output</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0TFFZERO</name>
          <description>T0 TFF Zero Register</description>
          <addressOffset>0x408</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFZero</name>
              <description>TFF (Toggle Flip-Flop) operation control (to select whether to toggle TFF at a falling edge when the Timer counter is 0)
This setting is required for PWM operation.
  1: Toggle with Compare and Timer counter 0x0000 (terminal count) (the Timer0TFFCtrl setting disabled)
  0: Toggle only with Compare (the Timer0TFFCtrl setting enabled)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0TFFINV</name>
          <description>T0 TFF Invert Register</description>
          <addressOffset>0x40c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFInv</name>
              <description>TFF (Toggle Flip-Flop) operation control (to select whether the output is reversed at its last stage)
  1: Reverses the TFF output at its last stage for output.
  0: TFF output without reverse.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0TFFCTRL</name>
          <description>T0 TFF Control Register</description>
          <addressOffset>0x410</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFCtrl</name>
              <description>Selection of TFF (Toggle Flip-Flop) output operation
  0b11: Pulse operation. Compare output becomes TFF output as is.
  0b10: Toggle operation. TFF output is reversed for the relevant Compare output.
  0b01: Operation for becoming "1". No change for TFF=1.
  0b00: Operation for becoming "0". No change for TFF=0.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0TFFINIT</name>
          <description>T0 TFF Iniit Register</description>
          <addressOffset>0x414</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFInit</name>
              <description>TFF (Toggle Flip-Flop) operation control (selection of output initial value)
  1: Sets the initial value of TFF output to 1.
  0: Sets the initial value of TFF output to 0.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0EVCONTROL</name>
          <description>T0 Event Control Register</description>
          <addressOffset>0x420</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x8</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Event_Select</name>
              <description>Event counter operation selection
  0b11: EventEn + external terminal input (edge)
  0b10: EventEn + external terminal input (level)
  0b0*: EventEn bit only</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EvSync</name>
              <description>Selection of event counter input synchronization
  1: Synchronized
  0: Not synchronized</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EvDelay</name>
              <description>Selection of count start delay of the event counter
  1: Start delay by 1 TIMCLK
  0: No start delay</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EventEn</name>
              <description>Event counter control
  1: Event counter enable
  0: Event counter disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0EVSEL</name>
          <description>T0 EV Select Control Register</description>
          <addressOffset>0x430</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>EVCNTSRC_Sel</name>
              <description>EVCNTSRC I/O control
  Input selection signal: Generation of the output level of the T0EVSRCSEL signals.
  0b111:ADVTMR:T3TFFOUT
  0b110:ADVTMR:T2TFFOUT
  0b101:ADVTMR:T1TFFOUT
  0b100:ADVTMR:T3TIMINT(ch3-&gt;ch0 cascade connect)
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EVCNTEN_Sel</name>
              <description>EVCNTEN I/O control
  Input selection signal: Generation of the output level of the T0EVENSEL signals.
  0b111:ADVTMR:T3TFFOUT
  0b110:ADVTMR:T2TFFOUT
  0b101:ADVTMR:T1TFFOUT
  0b100:ADVTMR:T3TIMINT(ch3-&gt;ch0 cascade connect)
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0IOSEL</name>
          <description>T0 IO Select Control Register</description>
          <addressOffset>0x434</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IOSel</name>
              <description>T0TFFOUT I/O control
  1: T0TFFOUT output
  0: Input from external pin or not output</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPSEL</name>
          <description>T0 Capture Select Register</description>
          <addressOffset>0x438</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapSel</name>
              <description>Capture input selection
  Input selection signal: Generates the output level of the T0CAPSEL signals.
  0b111:ADVTMR:T3TFFOUT
  0b110:ADVTMR:T2TFFOUT
  0b101:ADVTMR:T1TFFOUT
  0b100:EVM:evm_advtimer_capture[0]
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPDMAEN</name>
          <description>T0 CapDMA Enable Register</description>
          <addressOffset>0x480</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAEn</name>
              <description>T0CAPDMAREQ control
  1: CapDMA request enable
  0: CapDMA request disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPDMASTAT</name>
          <description>T0 CapDMA Status Register</description>
          <addressOffset>0x490</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAStat</name>
              <description>CapDMA transfer status
After start of DMA transfer, status "1" continues until T0CAPDMACTC arrives. It changes to "0" after T0CAPDMACTC arrives.
  1: DMA request in progress
  0: No DMA request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CMPDMASTAT</name>
          <description>T0 CmpDMA Status Register</description>
          <addressOffset>0x498</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAStat</name>
              <description>CmpDMA transfer status
After start of DMA transfer, status "1" continues until T0CMPDMACTC arrives. It changes to "0" after T0CMPDMACTC arrives.
  1: DMA request in progress
  0: No DMA request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0TCDMASEL</name>
          <description>T0 Terminal Count DMA Request Select Register</description>
          <addressOffset>0x49c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TCDMASel</name>
              <description>Selection of a T0CMPDMAREQ signal request condition
  1: Sets a T0CMPDMAREQ signal request at terminal count occurrence.
  0: Sets a T0CMPDMAREQ signal request at compare occurrence.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CMPDMAEN</name>
          <description>T0 CmpDMA Enable Register</description>
          <addressOffset>0x4a0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAEn</name>
              <description>T0CMPDMAREQ control
  1: CmpDMA request enable
  0: CmpDMA request disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPDMASYNC</name>
          <description>T0 CapDMAC signals Synchronization Register</description>
          <addressOffset>0x4b8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMASync</name>
              <description>Synchronization control of T0CAPDMACLR and T0CAPDMATC
  1: Synchronizes input (for external input with clock not synchronized)
  0: Does not synchronize input (for external input with clock synchronized)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CMPDMASYNC</name>
          <description>T0 CmpDMAC signals Synchronization Register</description>
          <addressOffset>0x4bc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMASync</name>
              <description>Synchronization control of T0CMPDMACLR and T0CMPDMATC
  1: Synchronizes input (for external input with clock not synchronized)
  0: Does not synchronize input (for external input with clock synchronized)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CAPDMACLR</name>
          <description>T0 CapDMA clear Register</description>
          <addressOffset>0x4f0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAClr</name>
              <description> Can forcibly clear a generated CapDMA request.
  1: Clears the DMA request.
  0: Does nothing.
  (The request can be cleared only for CAPDMAEN=1.)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0CMPDMACLR</name>
          <description>T0 CmpDMA clear Register</description>
          <addressOffset>0x4f4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAClr</name>
              <description> Can forcibly clear a generated CmpDMA request.
  1: Clears the DMA request.
  0: Does nothing.
  (The request can be cleared only for CMPDMAEN=1.)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1TFFEN</name>
          <description>T1 TFF Enable Register</description>
          <addressOffset>0x500</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFEn</name>
              <description>TFF (Toggle Flip-Flop) operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1TFFSTAT</name>
          <description>T1 TFF Status Register</description>
          <addressOffset>0x504</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFStat</name>
              <description>TFF (Toggle Flip-Flop) output status (indicating the status before the last stage of Timer1TFFInv)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1TFFZERO</name>
          <description>T1 TFF Zero Register</description>
          <addressOffset>0x508</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFZero</name>
              <description>TFF (Toggle Flip-Flop) operation control (selection of whether or not TFF is toggled at the falling edge when the timer counter is 0)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1TFFINV</name>
          <description>T1 TFF Invert Register</description>
          <addressOffset>0x50c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFInv</name>
              <description>TFF (Toggle Flip-Flop) operation control (selection of whether or not the output is reversed at its last stage)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1TFFCTRL</name>
          <description>T1 TFF Control Register</description>
          <addressOffset>0x510</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFCtrl</name>
              <description>Selection of TFF (Toggle Flip-Flop) output operation</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1TFFINIT</name>
          <description>T1 TFF Iniit Register</description>
          <addressOffset>0x514</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFInit</name>
              <description>TFF (Toggle Flip-Flop) operation control (selection of output initial value)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1EVCONTROL</name>
          <description>T1 Event Control Register</description>
          <addressOffset>0x520</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x8</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Event_Select</name>
              <description>Event counter operation selection</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EvSync</name>
              <description>Selection of event counter input synchronization</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EvDelay</name>
              <description>Selection of event counter count start delay</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EventEn</name>
              <description>Event counter control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1EVSEL</name>
          <description>T1 EV Select Control Register</description>
          <addressOffset>0x530</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>EVCNTSRC_Sel</name>
              <description>EVCNTSRC I/O control
  Input selection signal: Generation of the output level of the T1EVSRCSEL signals.
  0b111:ADVTMR:T3TFFOUT
  0b110:ADVTMR:T2TFFOUT
  0b101:ADVTMR:T0TIMINT(ch0-&gt;ch1 cascade connect)
  0b100:ADVTMR:T0TFFOUT
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EVCNTEN_Sel</name>
              <description>EVCNTEN I/O control
 Input selection signal: Generation of the output level of the T1EVENSEL signals.
  0b111:ADVTMR:T3TFFOUT
  0b110:ADVTMR:T2TFFOUT
  0b101:ADVTMR:T0TIMINT(ch0-&gt;ch1 cascade connect)
  0b100:ADVTMR:T0TFFOUT
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1IOSEL</name>
          <description>T1 IO Select Control Register</description>
          <addressOffset>0x534</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IOSel</name>
              <description>T1TFFOUT I/O control
  1: T1TFFOUT output
  0: Input from external pin or not output</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPSEL</name>
          <description>T1 Capture Select Register</description>
          <addressOffset>0x538</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapSel</name>
              <description>Capture input selection
  Input selection signal: Generates the output level of the T1CAPSEL signals.
  0b111:ADVTMR:T3TFFOUT
  0b110:ADVTMR:T2TFFOUT
  0b101:EVM:evm_advtimer_capture[1]
  0b100:ADVTMR:T0TFFOUT
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPDMAEN</name>
          <description>T1 CapDMA Enable Register</description>
          <addressOffset>0x580</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAEn</name>
              <description>T1CAPDMAREQ control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPDMASTAT</name>
          <description>T1 CapDMA Status Register</description>
          <addressOffset>0x590</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAStat</name>
              <description>CapDMA transfer status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CMPDMASTAT</name>
          <description>T1 CmpDMA Status Register</description>
          <addressOffset>0x598</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAStat</name>
              <description>CmpDMA transfer status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1TCDMASEL</name>
          <description>T1 Terminal Count DMA Request Select Register</description>
          <addressOffset>0x59c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TCDMASel</name>
              <description>Selection of a T1CMPDMAREQ signal request condition</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CMPDMAEN</name>
          <description>T1 CmpDMA Enable Register</description>
          <addressOffset>0x5a0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAEn</name>
              <description>T1CMPDMAREQ control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPDMASYNC</name>
          <description>T1 CapDMAC signals Synchronization Register</description>
          <addressOffset>0x5b8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMASync</name>
              <description>Synchronization control of T1CAPDMACLR and T1CAPDMATC inputs</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CMPDMASYNC</name>
          <description>T1 CmpDMAC signals Synchronization Register</description>
          <addressOffset>0x5bc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMASync</name>
              <description>Synchronization control of T1CMPDMACLR and T1CMPDMATC inputs</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CAPDMACLR</name>
          <description>T1 CapDMA clear Register</description>
          <addressOffset>0x5f0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAClr</name>
              <description>Can clear a CapDMA request forcibly.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1CMPDMACLR</name>
          <description>T1 CmpDMA clear Register</description>
          <addressOffset>0x5f4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAClr</name>
              <description>Can clear a CmpDMA request forcibly.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2TFFEN</name>
          <description>T2 TFF Enable Register</description>
          <addressOffset>0x600</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFEn</name>
              <description>TFF (Toggle Flip-Flop) operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2TFFSTAT</name>
          <description>T2 TFF Status Register</description>
          <addressOffset>0x604</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFStat</name>
              <description>TFF (Toggle Flip-Flop) output status (indicating the status before the last stage of Timer2TFFInv)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2TFFZERO</name>
          <description>T2 TFF Zero Register</description>
          <addressOffset>0x608</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFZero</name>
              <description>TFF (Toggle Flip-Flop) operation control (selection of whether or not TFF is toggled at the falling edge when the timer counter is 0)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2TFFINV</name>
          <description>T2 TFF Invert Register</description>
          <addressOffset>0x60c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFInv</name>
              <description>TFF (Toggle Flip-Flop) operation control (selection of whether or not the output is reversed at its last stage)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2TFFCTRL</name>
          <description>T2 TFF Control Register</description>
          <addressOffset>0x610</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFCtrl</name>
              <description>Selection of TFF (Toggle Flip-Flop) output operation</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2TFFINIT</name>
          <description>T2 TFF Iniit Register</description>
          <addressOffset>0x614</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFInit</name>
              <description>TFF (Toggle Flip-Flop) operation control (selection of output initial value)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2EVCONTROL</name>
          <description>T2 Event Control Register</description>
          <addressOffset>0x620</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x8</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Event_Select</name>
              <description>Event counter operation selection</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EvSync</name>
              <description>Selection of event counter input synchronization</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EvDelay</name>
              <description>Selection of event counter count start delay</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EventEn</name>
              <description>Event counter control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2EVSEL</name>
          <description>T2 EV Select Control Register</description>
          <addressOffset>0x630</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>EVCNTSRC_Sel</name>
              <description>EVCNTSRC I/O control
  Input selection signal: Generation of the output level of the T2EVSRCSEL signals.
  0b111:ADVTMR:T3TFFOUT
  0b110:ADVTMR:T1TIMINT(ch1-&gt;ch2 cascade connect)
  0b101:ADVTMR:T1TFFOUT
  0b100:ADVTMR:T0TFFOUT
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EVCNTEN_Sel</name>
              <description>EVCNTEN I/O control
 Input selection signal: Generation of the output level of the T2EVENSEL signals.
  0b111:ADVTMR:T3TFFOUT
  0b110:ADVTMR:T1TIMINT(ch1-&gt;ch2 cascade connect)
  0b101:ADVTMR:T1TFFOUT
  0b100:ADVTMR:T0TFFOUT
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2IOSEL</name>
          <description>T2 IO Select Control Register</description>
          <addressOffset>0x634</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IOSel</name>
              <description>T2TFFOUT I/O control
  1: T2TFFOUT output
  0: Input from external pin or not output</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPSEL</name>
          <description>T2 Capture Select Register</description>
          <addressOffset>0x638</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapSel</name>
              <description>Capture input selection
  Input selection signal: Generates the output level of the T2CAPSEL signals.
  0b111:ADVTMR:T3TFFOUT
  0b110:EVM:evm_advtimer_capture[2]
  0b101:ADVTMR:T1TFFOUT
  0b100:ADVTMR:T0TFFOUT
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPDMAEN</name>
          <description>T2 CapDMA Enable Register</description>
          <addressOffset>0x680</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAEn</name>
              <description>T2CAPDMAREQ control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPDMASTAT</name>
          <description>T2 CapDMA Status Register</description>
          <addressOffset>0x690</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAStat</name>
              <description>CapDMA transfer status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CMPDMASTAT</name>
          <description>T2 CmpDMA Status Register</description>
          <addressOffset>0x698</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAStat</name>
              <description>CmpDMA transfer status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2TCDMASEL</name>
          <description>T2 Terminal Count DMA Request Select Register</description>
          <addressOffset>0x69c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TCDMASel</name>
              <description>Selection of a T2CMPDMAREQ signal request condition</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CMPDMAEN</name>
          <description>T2 CmpDMA Enable Register</description>
          <addressOffset>0x6a0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAEn</name>
              <description>T2CMPDMAREQ control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPDMASYNC</name>
          <description>T2 CapDMAC signals Synchronization Register</description>
          <addressOffset>0x6b8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMASync</name>
              <description>Synchronization control of T2CAPDMACLR and T2CAPDMATC inputs</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CMPDMASYNC</name>
          <description>T2 CmpDMAC signals Synchronization Register</description>
          <addressOffset>0x6bc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMASync</name>
              <description>Synchronization control of T2CMPDMACLR and T2CMPDMATC inputs</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CAPDMACLR</name>
          <description>T2 CapDMA clear Register</description>
          <addressOffset>0x6f0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAClr</name>
              <description>Can clear a CapDMA request forcibly.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2CMPDMACLR</name>
          <description>T2 CmpDMA clear Register</description>
          <addressOffset>0x6f4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAClr</name>
              <description>Can clear a CmpDMA request forcibly.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3TFFEN</name>
          <description>T3 TFF Enable Register</description>
          <addressOffset>0x700</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFEn</name>
              <description>TFF (Toggle Flip-Flop) operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3TFFSTAT</name>
          <description>T3 TFF Status Register</description>
          <addressOffset>0x704</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFStat</name>
              <description>TFF (Toggle Flip-Flop) output status (indicating the status before the last stage of Timer3TFFInv)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3TFFZERO</name>
          <description>T3 TFF Zero Register</description>
          <addressOffset>0x708</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFZero</name>
              <description>TFF (Toggle Flip-Flop) operation control (selection of whether or not TFF is toggled at the falling edge when the timer counter is 0)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3TFFINV</name>
          <description>T3 TFF Invert Register</description>
          <addressOffset>0x70c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFInv</name>
              <description>TFF (Toggle Flip-Flop) operation control (selection of whether or not the output is reversed at its last stage)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3TFFCTRL</name>
          <description>T3 TFF Control Register</description>
          <addressOffset>0x710</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFCtrl</name>
              <description>Selection of TFF (Toggle Flip-Flop) output operation</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3TFFINIT</name>
          <description>T3 TFF Iniit Register</description>
          <addressOffset>0x714</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TFFInit</name>
              <description>TFF (Toggle Flip-Flop) operation control (selection of output initial value)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3EVCONTROL</name>
          <description>T3 Event Control Register</description>
          <addressOffset>0x720</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x8</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Event_Select</name>
              <description>Event counter operation selection</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EvSync</name>
              <description>Selection of event counter input synchronization</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EvDelay</name>
              <description>Selection of event counter count start delay</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EventEn</name>
              <description>Event counter control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3EVSEL</name>
          <description>T3 EV Select Control Register</description>
          <addressOffset>0x730</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>EVCNTSRC_Sel</name>
              <description>EVCNTSRC I/O control
  Input selection signal: Generation of the output level of the T3EVSRCSEL signals.
  0b111:ADVTMR:T2TIMINT(ch2-&gt;ch3 cascade connect)
  0b110:ADVTMR:T2TFFOUT
  0b101:ADVTMR:T1TFFOUT
  0b100:ADVTMR:T0TFFOUT
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EVCNTEN_Sel</name>
              <description>EVCNTEN I/O control
 Input selection signal: Generation of the output level of the T3EVENSEL signals.
  0b111:ADVTMR:T3TFFOUT
  0b110:ADVTMR:T2TFFOUT
  0b101:ADVTMR:T1TFFOUT
  0b100:ADVTMR:T0TFFOUT
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3IOSEL</name>
          <description>T3 IO Select Control Register</description>
          <addressOffset>0x734</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IOSel</name>
              <description>T3TFFOUT I/O control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPSEL</name>
          <description>T3 Capture Select Register</description>
          <addressOffset>0x738</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapSel</name>
              <description>Capture input selection
  Input selection signal: Generates the output level of the T3CAPSEL signals.
  0b111:EVM:evm_advtimer_capture[3]
  0b110:ADVTMR:T3TFFOUT
  0b101:ADVTMR:T1TFFOUT
  0b100:ADVTMR:T0TFFOUT
  0b011:PIN:MCU_I2C0_CLK(Pin share=FMOD2)
  0b010:PIN:MCU_I2C0_DATA(Pin share=FMOD2)
  0b001:PIN:MCU_UA0_TXD(Pin share=FMOD2) , PIN:MCU_GPIO_13(Pin share=FMOD3)
  0b000:PIN:MCU_UA0_RXD(Pin share=FMOD2) , PIN:MCU_GPIO_12(Pin share=FMOD3)</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPDMAEN</name>
          <description>T3 CapDMA Enable Register</description>
          <addressOffset>0x780</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAEn</name>
              <description>T3CAPDMAREQ control
  1: T3TFFOUT output
  0: Input from external pin or not output</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPDMASTAT</name>
          <description>T3 CapDMA Status Register</description>
          <addressOffset>0x790</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAStat</name>
              <description>CapDMA transfer status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CMPDMASTAT</name>
          <description>T3 CmpDMA Status Register</description>
          <addressOffset>0x798</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAStat</name>
              <description>CmpDMA transfer status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3TCDMASEL</name>
          <description>T3 Terminal Count DMA Request Select Register</description>
          <addressOffset>0x79c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TCDMASel</name>
              <description>Selection of a T3CMPDMAREQ signal request condition</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CMPDMAEN</name>
          <description>T3 CmpDMA Enable Register</description>
          <addressOffset>0x7a0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAEn</name>
              <description>T3CMPDMAREQ control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPDMASYNC</name>
          <description>T3 CapDMAC signals Synchronization Register</description>
          <addressOffset>0x7b8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMASync</name>
              <description>Synchronization control of T3CAPDMACLR and T3CAPDMATC inputs</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CMPDMASYNC</name>
          <description>T3 CmpDMAC signals Synchronization Register</description>
          <addressOffset>0x7bc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMASync</name>
              <description>Synchronization control of T3CMPDMACLR and T3CMPDMATC inputs</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CAPDMACLR</name>
          <description>T3 CapDMA clear Register</description>
          <addressOffset>0x7f0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CapDMAClr</name>
              <description>Can clear a CapDMA request forcibly.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3CMPDMACLR</name>
          <description>T3 CmpDMA clear Register</description>
          <addressOffset>0x7f4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpDMAClr</name>
              <description>Can clear a CmpDMA request forcibly.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TITCR</name>
          <description>Timer Integration test control Register</description>
          <addressOffset>0xf00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Test_Mode_Enable</name>
              <description>Test mode control
  1: Test mode status
  0: Normal operation status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TITOP</name>
          <description>Timer Integration test output set Register</description>
          <addressOffset>0xf04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT3TIMINT</name>
              <description>T3TIMINT signal output (only in test mode)
  1: T3TIMINT="1"
  0: T3TIMINT="0"</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT2TIMINT</name>
              <description>T2TIMINT signal output (only in test mode)
  1: T2TIMINT="1"
  0: T2TIMINT="0"</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT1TIMINT</name>
              <description>T1TIMINT signal output (only in test mode)
  1: T1TIMINT="1"
  0: T1TIMINT="0"</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT0TIMINT</name>
              <description>T0TIMINT signal output (only in test mode)
  1: T0TIMINT="1"
  0: T0TIMINT="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TOTSYNC</name>
          <description>Timer Other Timer Synchronization Register</description>
          <addressOffset>0xf10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OTSync</name>
              <description>Controls TIMCLKEN of other timers.
The timer that can be controlled depends on connection. To establish synchronization with multiple timers, OTSYNC[x] output from this timer should be connected to TxTIMCLKEN of each timer. TxTIMCLKEN of this timer should be connected to OTSYNC[x]. Each timer should have the same setting value. The timer can be synchronously operated by writing 1 to connected OTSYNC[x:x] at the same time. (The following shows a connection of TZ1000.)
  OTSYNC[0]--&gt;ADVTMR:T0TIMCLKEN
  OTSYNC[1]--&gt;ADVTMR:T1TIMCLKEN
  OTSYNC[2]--&gt;ADVTMR:T2TIMCLKEN
  OTSYNC[3]--&gt;ADVTMR:T3TIMCLKEN
  OTSYNC[4]--&gt;not connect
  OTSYNC[5]--&gt;not connect
  OTSYNC[6]--&gt;not connect
  OTSYNC[7]--&gt;not connect</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0ITCMPCAPINT</name>
          <description>T0 ITCompare_Capture Interrupt set Register</description>
          <addressOffset>0xf20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT0CMPINT</name>
              <description>T0CMPINT output control
  1: T0CMPINT="1"
  0: T0CMPINT="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT0CAPINT</name>
              <description>T0CAPINT output control
  1: T0CAMPINT="1"
  0: T0CAPINT="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1ITCMPCAPINT</name>
          <description>T1 ITCompare_Capture Interrupt set Register</description>
          <addressOffset>0xf24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT1CMPINT</name>
              <description>T1CMPINT output control
  1: T1CMPINT="1"
  0: T1CMPINT="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT1CAPINT</name>
              <description>T1CAPINT output control
  1: T1CAPINT="1"
  0: T1CAPINT="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2ITCMPCAPINT</name>
          <description>T2 ITCompare_Capture Interrupt set Register</description>
          <addressOffset>0xf28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT2CMPINT</name>
              <description>T2CMPINT output control
  1: T2CMPINT="1"
  0: T2CMPINT="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT2CAPINT</name>
              <description>T2CAPINT output control
  1: T2CAPINT="1"
  0: T2CAPINT="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3ITCMPCAPINT</name>
          <description>T3 ITCompare_Capture Interrupt set Register</description>
          <addressOffset>0xf2c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT3CMPINT</name>
              <description>T3CMPINT output control
  1: T3CMPINT="1"
  0: T3CMPINT="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT3CAPINT</name>
              <description>T3CAPINT output control
  1: T3CAPINT="1"
  0: T3CAPINT="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0ITEVCNT</name>
          <description>T0 ITEVCNT Input Register</description>
          <addressOffset>0xf40</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Test_T0EVCNTSRC</name>
              <description>T0EVCNTSRC input status
  1: T0EVCNTSRC="1"
  0: T0EVCNTSRC="0"</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Test_T0EVCNTEN</name>
              <description>T0EVCNTEN input status
  1: T0EVCNTEN="1"
  0: T0EVCNTEN="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1ITEVCNT</name>
          <description>T1 ITEVCNT Input Register</description>
          <addressOffset>0xf44</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Test_T1EVCNTSRC</name>
              <description>T1EVCNTSRC input status
  1: T1EVCNTSRC="1"
  0: T1EVCNTSRC="0"</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Test_T1EVCNTEN</name>
              <description>T1EVCNTEN input status
  1: T1EVCNTEN="1"
  0: T1EVCNTEN="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2ITEVCNT</name>
          <description>T2 ITEVCNT Input Register</description>
          <addressOffset>0xf48</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Test_T2EVCNTSRC</name>
              <description>T2EVCNTSRC input status
  1: T2EVCNTSRC="1"
  0: T2EVCNTSRC="0"</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Test_T2EVCNTEN</name>
              <description>T2EVCNTEN input status
  1: T2EVCNTEN="1"
  0: T2EVCNTEN="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3ITEVCNT</name>
          <description>T3 ITEVCNT Input Register</description>
          <addressOffset>0xf4c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Test_T3EVCNTSRC</name>
              <description>T3EVCNTSRC input status
  1: T3EVCNTSRC="1"
  0: T3EVCNTSRC="0"</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Test_T3EVCNTEN</name>
              <description>T3EVCNTEN input status
  1: T3EVCNTEN="1"
  0: T3EVCNTEN="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0ITCAPDRQCAPRQ</name>
          <description>T0 ITCAPDMAREQ_CAPREQ Register</description>
          <addressOffset>0xf60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT0CAPDREQ</name>
              <description>T0CAPDREQ output control
  1: T0CAPDMAREQ="1"
  0: T0CAPDMAREQ="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT0CAPREQ</name>
              <description>T0CAPREQ input status
  1: T0CAPREQ="1"
  0: T0CAPREQ="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0ITCAPDTCDCLR</name>
          <description>T0 ITCAPDMATC_CAPDMACLR Register</description>
          <addressOffset>0xf64</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT0CAPDTC</name>
              <description>T0CAPDTC input status
  1: T0CAPDMATC="1"
  0: T0CAPDMATC="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TestT0CAPDCLR</name>
              <description>T0CAPDCLR input status
  1: T0CAPDMACLR="1"
  0: T0CAPDMACLR="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1ITCAPDRQCAPRQ</name>
          <description>T1 ITCAPDMAREQ_CAPREQ Register</description>
          <addressOffset>0xf68</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT1CAPDREQ</name>
              <description>T1CAPDREQ output control
  1: T1CAPDMAREQ="1"
  0: T1CAPDMAREQ="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT1CAPREQ</name>
              <description>T1CAPREQ input status
  1: T1CAPREQ="1"
  0: T1CAPREQ="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1ITCAPDTCDCLR</name>
          <description>T1 ITCAPDMATC_CAPDMACLR Register</description>
          <addressOffset>0xf6c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT1CAPDTC</name>
              <description>T1CAPDTC input status
  1: T1CAPDMATC="1"
  0: T1CAPDMATC="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TestT1CAPDCLR</name>
              <description>T1CAPDCLR input status
  1: T1CAPDMACLR="1"
  0: T1CAPDMACLR="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2ITCAPDRQCAPRQ</name>
          <description>T2 ITCAPDMAREQ_CAPREQ Register</description>
          <addressOffset>0xf70</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT2CAPDREQ</name>
              <description>T2CAPDREQ output control
  1: T2CAPDMAREQ="1"
  0: T2CAPDMAREQ="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT2CAPREQ</name>
              <description>T2CAPREQ input status
  1: T2CAPREQ="1"
  0: T2CAPREQ="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2ITCAPDTCDCLR</name>
          <description>T2 ITCAPDMATC_CAPDMACLR Register</description>
          <addressOffset>0xf74</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT2CAPDTC</name>
              <description>T2CAPDTC input status
  1: T2CAPDMATC="1"
  0: T2CAPDMATC="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TestT2CAPDCLR</name>
              <description>T2CAPDCLR input status
  1: T2CAPDMACLR="1"
  0: T2CAPDMACLR="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3ITCAPDRQCAPRQ</name>
          <description>T3 ITCAPDMAREQ_CAPREQ Register</description>
          <addressOffset>0xf78</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT3CAPDREQ</name>
              <description>T3CAPDREQ output control
  1: T3CAPDMAREQ="1"
  0: T3CAPDMAREQ="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT3CAPREQ</name>
              <description>T3CAPREQ input status
  1: T3CAPREQ="1"
  0: T3CAPREQ="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3ITCAPDTCDCLR</name>
          <description>T3 ITCAPDMATC_CAPDMACLR Register</description>
          <addressOffset>0xf7c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT3CAPDTC</name>
              <description>T3CAPDTC input status
  1: T3CAPDMATC="1"
  0: T3CAPDMATC="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TestT3CAPDCLR</name>
              <description>T3CAPDCLR input status
  1: T3CAPDMACLR="1"
  0: T3CAPDMACLR="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0ITCMPDRQTFF</name>
          <description>T0 ITCMPDMAREQ_TFFOUT Register</description>
          <addressOffset>0xfa0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT0CMPDREQ</name>
              <description>T0CMPDREQ output control
  1: T0CMPDMAREQ="1"
  0: T0CMPDMAREQ="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT0TFFOUT</name>
              <description>T0TFFOUT output control
  1: T0TFFOUT="1"
  0: T0TFFOUT="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T0ITCMPDTCDCLR</name>
          <description>T0 ITCMPDMATC_CMPDMACLR Register</description>
          <addressOffset>0xfa4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT0CMPDTC</name>
              <description>T0CMPDTC input status
  1: T0CMPDMATC="1"
  0: T0CMPDMATC="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TestT0CMPDCLR</name>
              <description>T0CMPDCLR input status
  1: T0CMPDMACLR="1"
  0: T0CMPDMACLR="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1ITCMPDRQTFF</name>
          <description>T1 ITCMPDMAREQ_TFFOUT Register</description>
          <addressOffset>0xfa8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT1CMPDREQ</name>
              <description>T1CMPDREQ output control
  1: T1CMPDMAREQ="1"
  0: T1CMPDMAREQ="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT1TFFOUT</name>
              <description>T1TFFOUT output control
  1: T1TFFOUT="1"
  0: T1TFFOUT="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T1ITCMPDTCDCLR</name>
          <description>T1 ITCMPDMATC_CMPDMACLR Register</description>
          <addressOffset>0xfac</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT1CMPDTC</name>
              <description>T1CMPDTC input status
  1: T1CMPDMATC="1"
  0: T1CMPDMATC="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TestT1CMPDCLR</name>
              <description>T1CMPDCLR input status
  1: T1CMPDMACLR="1"
  0: T1CMPDMACLR="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2ITCMPDRQTFF</name>
          <description>T2 ITCMPDMAREQ_TFFOUT Register</description>
          <addressOffset>0xfb0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT2CMPDREQ</name>
              <description>T2CMPDREQ output control
  1: T2CMPDMAREQ="1"
  0: T2CMPDMAREQ="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT2TFFOUT</name>
              <description>T2TFFOUT output control
  1: T2TFFOUT="1"
  0: T2TFFOUT="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T2ITCMPDTCDCLR</name>
          <description>T2 ITCMPDMATC_CMPDMACLR Register</description>
          <addressOffset>0xfb4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT2CMPDTC</name>
              <description>T2CMPDTC input status
  1: T2CMPDMATC="1"
  0: T2CMPDMATC="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TestT2CMPDCLR</name>
              <description>T2CMPDCLR input status
  1: T2CMPDMACLR="1"
  0: T2CMPDMACLR="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3ITCMPDRQTFF</name>
          <description>T3 ITCMPDMAREQ_TFFOUT Register</description>
          <addressOffset>0xfb8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT3CMPDREQ</name>
              <description>T3CMPDREQ output control
  1: T3CMPDMAREQ="1"
  0: T3CMPDMAREQ="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestT3TFFOUT</name>
              <description>T3TFFOUT output control
  1: T3TFFOUT="1"
  0: T3TFFOUT="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>T3ITCMPDTCDCLR</name>
          <description>T3 ITCMPDMATC_CMPDMACLR Register</description>
          <addressOffset>0xfbc</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestT3CMPDTC</name>
              <description>T3CMPDTC input status
  1: T3CMPDMATC="1"
  0: T3CMPDMATC="0"</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TestT3CMPDCLR</name>
              <description>T3CMPDCLR input status
  1: T3CMPDMACLR="1"
  0: T3CMPDMACLR="0"</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TPERIPHID0</name>
          <description>Timer Peripheral ID0 Register</description>
          <addressOffset>0xfe0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x4</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Partnumber0</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Partnumber(Lower) SP804=&gt;04</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TPERIPHID1</name>
          <description>Timer Peripheral ID1 Register</description>
          <addressOffset>0xfe4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x48</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Designer0</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Designer(Lower) 54=&gt;4</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Partnumber1</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Partnumber(Lower) SP804=&gt;8</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TPERIPHID2</name>
          <description>Timer Peripheral ID2 Register</description>
          <addressOffset>0xfe8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x25</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Revision_number</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Revision: 2nd=&gt;2</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Designer1</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Designer(Upper) 54=&gt;5</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TPERIPHID3</name>
          <description>Timer Peripheral ID3 Register</description>
          <addressOffset>0xfec</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x216</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Configuration</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Configuration: ba6 =&gt; 0216</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TPCELLID0</name>
          <description>Timer PrimeCell ID0 Register</description>
          <addressOffset>0xff0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xd</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADVTMR_TPCellID0</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TPCELLID1</name>
          <description>Timer PrimeCell ID1 Register</description>
          <addressOffset>0xff4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xf0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADVTMR_TPCellID1</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TPCELLID2</name>
          <description>Timer PrimeCell ID2 Register</description>
          <addressOffset>0xff8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x5</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADVTMR_TPCellID2</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TPCELLID3</name>
          <description>Timer PrimeCell ID3 Register</description>
          <addressOffset>0xffc</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xb1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TimerPCellID3</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>tmr</name>
      <description>tmr</description>
      <baseAddress>0x40042000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TMR0</name>
        <value>60</value>
      </interrupt>
      <interrupt>
        <name>TMR1</name>
        <value>61</value>
      </interrupt>
      <registers>
        <register>
          <name>TIMER0LOAD</name>
          <description>Timer0 Load Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Load</name>
              <description>Initial or reload value of the counter (0x00000001 to 0xFFFFFFFF settable)
The 0x00000000 setting does not operate the counter. Setting any numeric value other than that enables counting.
(Note) Writing to this register writes the same value to Timer0BGLoad.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER0VALUE</name>
          <description>Timer0 Current value Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xffffffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Count value of the counter at the current time</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER0CONTROL</name>
          <description>Timer0 Control Register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x20</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Enable</name>
              <description>Timer operation control
  1: Enable
  0: Disable  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Periodic_Mode</name>
              <description>Timer operation mode
  1: Periodic Timer (periodic timer)
  0: Free-run Timer (free-run timer)  </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Interrupt_Enable</name>
              <description>Interrupt control
  1: Interrupt enable
  0: Interrupt disable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Clock_divid</name>
              <description>Prescaler (clock frequency division)
  0x3: Reserved
  0x2: 1/256 frequency division
  0x1: 1/16 frequency division
  0x0: No frequency division (same magnification)</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Timer_size</name>
              <description>Timer size selection
  0x1: Operation as a 32-bit timer
  0x0: Operation as a 16-bit timer (high-order bits not used)</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>One_Shot_Count</name>
              <description>Timer wrapping/one-shot selection
  1: One-shot (only one time)
  0: Wrapping (repetition)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER0INTCLR</name>
          <description>Timer0 Interrupt clear Register</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IntClr</name>
              <description>Interrupt clear
After the TIMINT0 interrupt occurs, it can be cleared by write access to this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER0RIS</name>
          <description>Timer0 Raw Interrupt Status Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RIS</name>
              <description>A timer interrupt (TIMINT0) before masking is occurring. (The interrupt occurs when the counter becomes 0x00000000.)
  1: Interrupt request available
  0: No interrupt request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER0MIS</name>
          <description>Timer0 Masked Interrupt Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MIS</name>
              <description>A timer interrupt (TIMINT0) after masking is occurring.
  1: Interrupt request available
  0: No interrupt request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER0BGLOAD</name>
          <description>Timer0 BackGround Load Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BGLoad</name>
              <description>Background Load register
A count value set in this register is reloaded after the counter becomes 0x00000000 (terminal count).
The count value to be reloaded can be changed safely during counting.
(Note) Writing to this register does not allow writing to Timer0Load.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER1LOAD</name>
          <description>Timer1 Load Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Load</name>
              <description>Initial or reload value of the counter</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER1VALUE</name>
          <description>Timer1 Current value Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xffffffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Count value of the counter at the current time</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER1CONTROL</name>
          <description>Timer1 Control Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x20</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Enable</name>
              <description>Timer operation control</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Periodic_Mode</name>
              <description>Timer operation mode </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Interrupt_Enable</name>
              <description>Interrupt control</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Clock_divid</name>
              <description>Prescaler (clock frequency division)</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Timer_size</name>
              <description>Timer size selection</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>One_Shot_Count</name>
              <description>Selection of timer wrapping and one-shot</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER1INTCLR</name>
          <description>Timer1 Interrupt clear Register</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IntClr</name>
              <description>Interrupt clear </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER1RIS</name>
          <description>Timer1 Raw Interrupt Status Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RIS</name>
              <description>A timer interrupt (TIMINT1) after masking is occurring. (The interrupt occurs when the counter becomes 0x00000000.) </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER1MIS</name>
          <description>Timer1 Masked Interrupt Status Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MIS</name>
              <description>A timer interrupt (TIMINT1) after masking is occurring. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER1BGLOAD</name>
          <description>Timer1 BackGround Load Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BGLoad</name>
              <description>Background load register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERITCR</name>
          <description>Timer Integration test control Register</description>
          <addressOffset>0xf00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Test_Mode_Enable</name>
              <description>Test mode control
  1: Test mode status
  0: Normal operation status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERITOP</name>
          <description>Timer Integration test output set Register</description>
          <addressOffset>0xf04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestTIMINT1</name>
              <description>Outputs the TIMINT1 signal (only in test mode, write-only)
  1: TIMINT1="1"
  0: TIMINT1="0"
If this register is read, the TMR_TIMERITCR value appears.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestTIMINT0</name>
              <description>Outputs the TIMINT0 signal (only in test mode, write-only)
  1: TIMINT0="1"
  0: TIMINT0="0"
If this register is read, the TMR_TIMERITCR value appears.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERPERIPHID0</name>
          <description>Timer Peripheral ID0 Register</description>
          <addressOffset>0xfe0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x4</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Partnumber0</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Partnumber(Lower) 804=&gt;04</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERPERIPHID1</name>
          <description>Timer Peripheral ID1 Register</description>
          <addressOffset>0xfe4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x18</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Designer0</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Designer(Lower) 41=&gt;1</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Partnumber1</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Partnumber(Lower) 804=&gt;8</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERPERIPHID2</name>
          <description>Timer Peripheral ID2 Register</description>
          <addressOffset>0xfe8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x24</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Revision_number</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Revision: 1st=&gt;1</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Designer1</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Designer(Upper) 41=&gt;4</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERPERIPHID3</name>
          <description>Timer Peripheral ID3 Register</description>
          <addressOffset>0xfec</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Configuration</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Configuration: 00</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERPCELLID0</name>
          <description>Timer PrimeCell ID0 Register</description>
          <addressOffset>0xff0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xd</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TimerPCellID0</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERPCELLID1</name>
          <description>Timer PrimeCell ID1 Register</description>
          <addressOffset>0xff4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xf0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TimerPCellID1</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERPCELLID2</name>
          <description>Timer PrimeCell ID2 Register</description>
          <addressOffset>0xff8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x5</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TimerPCellID2</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERPCELLID3</name>
          <description>Timer PrimeCell ID3 Register</description>
          <addressOffset>0xffc</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xb1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TimerPCellID3</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>wdt</name>
      <description>wdt</description>
      <baseAddress>0x40043000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>WDT</name>
        <value>59</value>
      </interrupt>
      <registers>
        <register>
          <name>WDOGLOAD</name>
          <description>Wdog Watchdog load Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xffffffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Load</name>
              <description>Value to be loaded to the Wdog counter (min 0x0000_0001)
For the 0x00000000 setting, the counter does not operate. Setting other numeric values enable counting.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGVALUE</name>
          <description>Wdog The current value for the watchdog counter Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xffffffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Value</name>
              <description>Counter value of the Wdog counter at the current time</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGCONTROL</name>
          <description>Wdog Control Register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RESEN</name>
              <description>WDOGRES output enable
0b1: Enable
0b0: Disable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTEN</name>
              <description>Wdog interrupt enable
0b1: Enable
0b0: Disable

(Note) For the generation timing of WDOGRES and Wdog interrupts, the Wdog interrupt first occurs and then the WDOGRES interrupt occurs when the value of the Wdog counter becomes 0 again with the interrupt not cleared.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGINTCLR</name>
          <description>Wdog Interrupt clear Register</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IntClr</name>
              <description>Interrupt clear
After the Wdog interrupt occurs, it can be cleared by write access to this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGRIS</name>
          <description>Wdog Raw Interrupt Status Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RIS</name>
              <description>Wdog interrupt before masking is occurring.
0b1: Interrupt request available
0b0: No interrupt request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGMIS</name>
          <description>Wdog Masked Interrupt Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MIS</name>
              <description>Wdog interrupt after masking is occurring.
0b1: Interrupt request available
0b0: No interrupt request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGLOCK</name>
          <description>Wdog Lock Register</description>
          <addressOffset>0xc00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WLOCK</name>
              <description>Register writing disable control
&lt;Write&gt;
If 0x1ACCE551 is written in this register, register writing is enabled.
If any value other than 0x1ACCE551 is written, register writing is disabled.
&lt;Read&gt;
Register writing disable status
0b1: Writing disable
0b0: Writing enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGITCR</name>
          <description>Timer Integration test control Register</description>
          <addressOffset>0xf00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ITEN</name>
              <description>Test mode control
0b1: Test mode
0b0: Normal operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGITOP</name>
          <description>Timer Integration test output set Register</description>
          <addressOffset>0xf04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TestWDOGINT</name>
              <description>Outputs the WDOGINT signal (only in test mode, write-only)
0b1: WDOGINT="1"
0b0: WDOGINT="0"
If this register is read, the WDT_WDOGITCR value appears.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TestWDOGRES</name>
              <description>Outputs the WDOGRES signal (only in test mode, write-only)
0b1: WDOGRES="1"
0b0: WDOGRES="0"
If this register is read, the WDT_WDOGITCR value appears.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGPERIPHID0</name>
          <description>Wdog Peripheral ID0 Register</description>
          <addressOffset>0xfe0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x5</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Partnumber0</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Partnumber(Lower) 804=&gt;04</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGPERIPHID1</name>
          <description>Wdog Peripheral ID1 Register</description>
          <addressOffset>0xfe4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x18</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Designer0</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Designer(Lower) 41=&gt;1</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Partnumber1</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Partnumber(Lower) 805=&gt;8</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGPERIPHID2</name>
          <description>Wdog Peripheral ID2 Register</description>
          <addressOffset>0xfe8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x14</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Revision_number</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Revision: 1st=&gt;1</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Designer1</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Designer(Upper) 41=&gt;4</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGPERIPHID3</name>
          <description>Wdog Peripheral ID3 Register</description>
          <addressOffset>0xfec</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Configuration</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Configuration: 00</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGPCELLID0</name>
          <description>Wdog PrimeCell ID0 Register</description>
          <addressOffset>0xff0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xd</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID0</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGPCELLID1</name>
          <description>Wdog PrimeCell ID1 Register</description>
          <addressOffset>0xff4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xf0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID1</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGPCELLID2</name>
          <description>Wdog PrimeCell ID2 Register</description>
          <addressOffset>0xff8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x5</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID2</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOGPCELLID3</name>
          <description>Wdog PrimeCell ID3 Register</description>
          <addressOffset>0xffc</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xb1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID3</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>adcc12</name>
      <description>adcc12</description>
      <baseAddress>0x40048000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>ADCC12</name>
        <value>56</value>
      </interrupt>
      <registers>
        <register>
          <name>MODESEL</name>
          <description>Mode set register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ChSetToStart</name>
              <description>ADC Channel Select to Conversion Start
Sets a period between ADC macro channel setting (switching) and start of conversion.
The period is the number of cycles given by:
(Settings) x reference clock
*) Reference clock is ADC clocks.
</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUpToChSet</name>
              <description>ADC PowerUp to Channel Set
Sets a period between ADC macro power down release and channel set (start of conversion if ChSetToStart setting is "0")
The period is the number of cycles given by:
(Settings + 2) x reference clock
*) Reference clock is ADC clocks.
</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChSel</name>
              <description>Channel selection
Sets the channel number that the AD conversion is made.
Used only when conversion mode is Single
00: Ch0
01: Ch1
10: Ch2
11: Ch3
</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOMd</name>
              <description>FIFO mode
Sets the method of storing conversion data in FIFO.
0: Stream
Discards the oldest data and stores the latest data in FIFO when FIFO is full.
1: FIFO stop
Retains data in FIFO and discards the latest data when FIFO is full.
</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ConvMd</name>
              <description>Conversion mode
Sets ADC conversion modes.
00: Single
Performs conversion of a channel specified by ChSel.
01: One-time scan
Sequentially performs conversion for channels enabled by each channel set register. Comes to a stop after one round of conversions. 
10: Cyclic scan
Sequentially performs conversion for channels enabled by each channel set register. Repeats conversion operation until a stop instruction is issued by a control register. 
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADCCTL</name>
          <description>AD conversion control register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Stop</name>
              <description>Stop conversion
Forcibly stops ADC conversion operation.
[For read operation]
0: ADC in operation or going to stop
1: ADC conversion is stopped
[For write operation]
0: - 
1: Starts AD conversion stop oepration 
Writing "1" to this bit can stop AD conversion. After conversion operation being executed has been completed, ADC comes to a stop and this bit is returned to "0".
When ADC conversion is being stopped (Start bit is "0"), "1" cannot be written to this bit.
"0" cannot be written to this bit (Even if "0" is written, stop operation cannot be cancelled.)</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Start</name>
              <description>Start of conversion
Starts ADC conversion
[For read operation]
0: ADC conversion is stopped
1: ADC conversion in operation
[For write operation]
0: - 
1: Starts AD conversion
Writing "1" to this bit starts AD conversion operation. In the Single mode and One-Time Scan mode, this bit is automatically returned to "0" when all of conversion operations have been completed.
Writing "1" to the Stop bit during conversion operation causes the bit to return to "0" after conversion operation being executed has been completed.
"0" cannot be written to this bit (Even if "0" is written, ADC conversion operation cannot be stopped.)
</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADCINTEN</name>
          <description>AD conversion interrupt control register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpInt1En</name>
              <description>Converted value comparison 1 interrupt
0: Disable
1: Enable
</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpInt0En</name>
              <description>Converted value comparison 0 interrupt
0: Disable
1: Enable
</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ScanEndEn</name>
              <description>Scan operation termination interrupt
0: Disable
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ConvEndEn</name>
              <description>Conversion termination interrupt
0: Disable
1: Enable
</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADCINTSTS</name>
          <description>AD conversion interrupt status register</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ChInt</name>
              <description>Channel interrupt
Indicates interrupt occurrence status in each of Ch 0 to 3. 
0: No interrupt occurred
1: Interrupt occurred
Details of interrupt factors can be checked by an interrupt status register for each channel.</description>
              <bitRange>[19:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CmpInt1</name>
              <description>Converted value comparison 1 interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: -
1: Clear interrupt</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpInt0</name>
              <description>Converted value comparison 0 interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[Write]
0: -
1: Clear interrupt</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ScanEnd</name>
              <description>Scan operation termination interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: -
1: Clear interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ConvEnd</name>
              <description>Conversion termination interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: -
1: Clear interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPLT_CTRCTL</name>
          <description>Sampling timing generation counter control register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SrcSel</name>
              <description>Source clock selection for sampling timing generation counter 
000: ADC clock
001: 4 divisions of ADC clock
010: 16 divisions of ADC clock
011: 64 divisions of ADC clock
100: RTC clock
Other than those above: Settings prohibited</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPLT_PER</name>
          <description>Sampling period setting register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Period</name>
              <description>Specifies the period of sampling timing signal
Set the number of clock cycles of sampling timing generation counter. 
Setting of "0x0000" is prohibited. Set values in the range from "0x0001" to "0xffff".</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPLT_WAVCFG</name>
          <description>Sampling timing signal waveform setting register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CycToRise</name>
              <description>Specfies the time to rise of sampling timing signal
Set the number of clock cycles of sampling timing generation counter. 
Set values smaller than [SPLT_PER].</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPLT_SYNC_WAVCFG</name>
          <description>Sampling timing synchronous signal waveform setting register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CycToRise</name>
              <description>Specfies the time to rise of sampling timing synchronous signal
Set the number of clock cycles of sampling timing generation counter. 
Set values smaller than [SPLT_PER].</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CMPDATA_0</name>
          <description>Compare data setting register 0</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpSel</name>
              <description>Compare mode select
0: An interrupt occurs when converted values is larger than compare data.
1: An interrupt occurs when converted values is smaller than converted values</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpEn</name>
              <description>Compare enable
0: Converted values not compared
1: Converted values compared</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpCh</name>
              <description>Compare channel select
Selects a channel where converted values are compared
00: Ch0
01: Ch1
10: Ch2
11: Ch3</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpData</name>
              <description>Compare data
Converted values to be stored in FIFO and the value of this register field are compared, and an interrupt signal is generated according to the results of comparison as to which is greater or smaller. 
Comparison as to which is greater or smaller is specified by the CmpSel bit.</description>
              <bitRange>[15:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CMPDATA_1</name>
          <description>Compare data setting register 1</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpSel</name>
              <description>Same as CMPDATA_0</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpEn</name>
              <description>Same as CMPDATA_0</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpCh</name>
              <description>Same as CMPDATA_0</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpData</name>
              <description>Same as CMPDATA_0</description>
              <bitRange>[15:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EXT_CTL</name>
          <description>External output signal control register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>InvExt</name>
              <description>External output signal inversion select
0: Not inverted
1: Inverted
*) Invert/Not invert process is performed on data selected by SelExt</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SelExt</name>
              <description>External output signal data selection 
00: "0" is always output
01: "1" is always output
10/11:  Sampling timing synchronous signals are output</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH0_MODE</name>
          <description>Channel 0 mode setting register </description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x70700</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WaterMark</name>
              <description>Watermark interrupt level count
Selects the number of FIFO steps where Watermark interrupt is generated
000: 1 step
001: 2 steps
010: 3 steps
011: 4 steps
 ...
110: 7 steps
111: 8 steps</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAReq</name>
              <description>DMA request status
[For read]
0: No DMA request
1: DMA request asserted
[For write]
0: - 
1: Cancell DMA request</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DownSpl</name>
              <description>Down Sampling
000: No down sampling (sampling done every time)
001: One sampling in two times 
010: One sampling in three times
...
110: One sampling in seven times
111: One sampling in eight times</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAEn</name>
              <description>DMA transfer request enable
0: Disable
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OfstEn</name>
              <description>Offset for conversion data enable
0: Disable
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DtFmt</name>
              <description>Conversion data format
Selects formats of data to be stored in FIFO
0: Unsigned integer
1: Signed integer</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEn</name>
              <description>Channel enable 
Determines whether an analog input of this channel is subjected to AD conversion. Enabled only in the One-Time and Cyclic Scan modes. In Single mode, the channel set to [MODESEL].ChSel are selected regardless of settings of this bit. 
0: Disable
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH0_INTEN</name>
          <description>Channel 0 interrupt control register</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurunEn</name>
              <description>FIFO underrun interrupt
0: Disable
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFullEn</name>
              <description>FIFO full interrupt
0: Disable
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLostEn</name>
              <description>Last data lost interrupt
0: Disable
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLostEn</name>
              <description>1st data lost interrupt
0: Disable
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMIntEn</name>
              <description>Watermark interrupt
0: Disable
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEocEn</name>
              <description>End of Conversion interrupt
0: Disable
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH0_INTSTS</name>
          <description>Channel 0 interrupt status register</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurun</name>
              <description>FIFO underrun interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFull</name>
              <description>FIFO full interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLost</name>
              <description>Last data lost interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLost</name>
              <description>1st data lost interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMInt</name>
              <description>Watermark interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEoc</name>
              <description>Conversion completion interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH0_OFFSET</name>
          <description>Channel 0 conversion data offset</description>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Offset</name>
              <description>Offset data for adjusting conversion data
If offset for conversion data is enabled, conversrion result is added with this register's value and then sotred to FIFO. 
MSB of this register is a sign bit (i.e. calculation with conversion result is done after sign extention). 
If arithmetic result is larger tha the upper limit or smaller than lower limits of the conversion range, limit values are stored in FIFO.</description>
              <bitRange>[11:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH0_FIFOSTS</name>
          <description>Channel 0 FIFO status</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DataNum</name>
              <description>Number of data frames in FIFO
0 to 8 frame(s)</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH1_MODE</name>
          <description>Channel 1 mode setting register </description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x70700</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WaterMark</name>
              <description>WaterMark</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAReq</name>
              <description>DMAReq</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DownSpl</name>
              <description>DownSpl</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAEn</name>
              <description>DMAEn</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OfstEn</name>
              <description>OfstEn</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DtFmt</name>
              <description>DtFmt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEn</name>
              <description>ChEn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH1_INTEN</name>
          <description>Channel 1 interrupt control register</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurunEn</name>
              <description>FIFOurunEn</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFullEn</name>
              <description>FIFOFullEn</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLostEn</name>
              <description>LstDLostEn</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLostEn</name>
              <description>FstDLostEn</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMIntEn</name>
              <description>WMIntEn</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEocEn</name>
              <description>ChEocEn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH1_INTSTS</name>
          <description>Channel 1 interrupt status register</description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurun</name>
              <description>FIFOurun</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFull</name>
              <description>FIFOFull</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLost</name>
              <description>LstDLost</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLost</name>
              <description>FstDLost</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMInt</name>
              <description>WMInt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEoc</name>
              <description>ChEoc</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH1_OFFSET</name>
          <description>Channel 1 conversion data offset</description>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Offset</name>
              <description>Offset</description>
              <bitRange>[11:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH1_FIFOSTS</name>
          <description>Channel 1 FIFO status</description>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DataNum</name>
              <description>DataNum</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH2_MODE</name>
          <description>Channel 2 mode setting register </description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x70700</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WaterMark</name>
              <description>WaterMark</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAReq</name>
              <description>DMAReq</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DownSpl</name>
              <description>DownSpl</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAEn</name>
              <description>DMAEn</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OfstEn</name>
              <description>OfstEn</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DtFmt</name>
              <description>DtFmt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEn</name>
              <description>ChEn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH2_INTEN</name>
          <description>Channel 2 interrupt control register</description>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurunEn</name>
              <description>FIFOurunEn</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFullEn</name>
              <description>FIFOFullEn</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLostEn</name>
              <description>LstDLostEn</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLostEn</name>
              <description>FstDLostEn</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMIntEn</name>
              <description>WMIntEn</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEocEn</name>
              <description>ChEocEn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH2_INTSTS</name>
          <description>Channel 2 interrupt status register</description>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurun</name>
              <description>FIFOurun</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFull</name>
              <description>FIFOFull</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLost</name>
              <description>LstDLost</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLost</name>
              <description>FstDLost</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMInt</name>
              <description>WMInt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEoc</name>
              <description>ChEoc</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH2_OFFSET</name>
          <description>Channel 2 conversion data offset</description>
          <addressOffset>0x14c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Offset</name>
              <description>Offset</description>
              <bitRange>[11:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH2_FIFOSTS</name>
          <description>Channel 2 FIFO status</description>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DataNum</name>
              <description>DataNum</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH3_MODE</name>
          <description>Channel 3 mode setting register </description>
          <addressOffset>0x160</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x70700</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WaterMark</name>
              <description>WaterMark</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAReq</name>
              <description>DMAReq</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DownSpl</name>
              <description>DownSpl</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAEn</name>
              <description>DMAEn</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OfstEn</name>
              <description>OfstEn</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DtFmt</name>
              <description>DtFmt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEn</name>
              <description>ChEn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH3_INTEN</name>
          <description>Channel 3 interrupt control register</description>
          <addressOffset>0x164</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurunEn</name>
              <description>FIFOurunEn</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFullEn</name>
              <description>FIFOFullEn</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLostEn</name>
              <description>LstDLostEn</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLostEn</name>
              <description>FstDLostEn</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMIntEn</name>
              <description>WMIntEn</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEocEn</name>
              <description>ChEocEn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH3_INTSTS</name>
          <description>Channel 3 interrupt status register</description>
          <addressOffset>0x168</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurun</name>
              <description>FIFOurun</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFull</name>
              <description>FIFOFull</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLost</name>
              <description>LstDLost</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLost</name>
              <description>FstDLost</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMInt</name>
              <description>WMInt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEoc</name>
              <description>ChEoc</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH3_OFFSET</name>
          <description>Channel 3 conversion data offset</description>
          <addressOffset>0x16c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Offset</name>
              <description>Offset</description>
              <bitRange>[11:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH3_FIFOSTS</name>
          <description>Channel 3 FIFO status</description>
          <addressOffset>0x170</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DataNum</name>
              <description>DataNum</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <name>CH0_DATA[%s]</name>
          <description>Channel 0 conversion result data register 
*) Though there is a 64-byte region ranging 0x800 to 0x83f, each address is allocated to  the same FIFO output.
Read should be done with 16-bit access. 
8-bit read makes the FIFO to next level.
32-bit read does not make the FIFO pop operation twice. The same data is read for both the upper 16 bits and lower 16 bits.</description>
          <addressOffset>0x800</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ChData</name>
              <description>CH0 conversion data FIFO</description>
              <bitRange>[15:4]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <name>CH1_DATA[%s]</name>
          <description>Channel 1 conversion result data register 
*) Though there is a 64-byte region ranging 0x840 to 0x87f, each address is allocated to  the same FIFO output.
Read should be done with 16-bit access. 
8-bit read makes the FIFO to next level.
32-bit read does not make the FIFO pop operation twice. The same data is read for both the upper 16 bits and lower 16 bits.</description>
          <addressOffset>0x840</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ChData</name>
              <description>CH1 conversion data FIFO</description>
              <bitRange>[15:4]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <name>CH2_DATA[%s]</name>
          <description>Channel 2 conversion result data register 
*) Though there is a 64-byte region ranging 0x880 to 0x8bf, each address is allocated to  the same FIFO output.
Read should be done with 16-bit access. 
8-bit read makes the FIFO to next level.
32-bit read does not make the FIFO pop operation twice. The same data is read for both the upper 16 bits and lower 16 bits.</description>
          <addressOffset>0x880</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ChData</name>
              <description>CH2 conversion data FIFO</description>
              <bitRange>[15:4]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <name>CH3_DATA[%s]</name>
          <description>Channel 3 conversion result data register 
*) Though there is a 64-byte region ranging 0x8c0 to 0x8ff, each address is allocated to  the same FIFO output.
Read should be done with 16-bit access. 
8-bit read makes the FIFO to next level.
32-bit read does not make the FIFO pop operation twice. The same data is read for both the upper 16 bits and lower 16 bits.</description>
          <addressOffset>0x8c0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ChData</name>
              <description>CH3 conversion data FIFO</description>
              <bitRange>[15:4]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>adcc24</name>
      <description>adcc24</description>
      <baseAddress>0x40049000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>ADCC24</name>
        <value>57</value>
      </interrupt>
      <registers>
        <register>
          <name>MODESEL</name>
          <description>Mode set register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xd000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ChSetToStart</name>
              <description>ADC Channel Select to Conversion Start
Sets a period between ADC macro channel setting (switching) and start of conversion.
The period is the number of cycles given by:
(Settings) x reference clock
*) Reference clock is 32 divisions of ADC clocks.</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUpToChSet</name>
              <description>ADC PowerUp to Channel Set
Sets a period between ADC macro power down release and channel set (start of conversion if ChSetToStart setting is "0")
The period is the number of cycles given by:
(Settings + 2) x reference clock
*) Reference clock is 32 divisions of ADC clocks.</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFEMode1</name>
              <description>AFE mode selection
Sets parameters for configurable AFE. 
Connected to AFE configuration signal: CNT MODE[1:2]
Please see "Configurable AFE" section for detail. 
*) These bits are used only when the conversion mode is Single.
</description>
              <bitRange>[23:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFEMode0</name>
              <description>AFE mode setting 
Sets parameters for configurable AFE. 
Connected to AFE configuration signal: CNT MODE[1:0]
Please see "Configurable AFE" section for detail. 
</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChSel</name>
              <description>Channel selection
Sets the channel number that the AD conversion is made.
Used only when conversion mode is Single
00: Ch0
01: Ch1
10: Ch2
11: Reserved</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOMd</name>
              <description>FIFO mode
Sets the method of storing conversion data in FIFO.
0: Stream
Discards the oldest data and stores the latest data in FIFO when FIFO is full.
1: FIFO stop
Retains data in FIFO and discards the latest data when FIFO is full.
</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ConvMd</name>
              <description>Conversion mode
Sets ADC conversion modes.
00: Single
Performs conversion of a channel specified by ChSel.
01: One-time scan
Sequentially performs conversion for channels enabled by each channel set register. Comes to a stop after one round of conversions. 
10: Cyclic scan
Sequentially performs conversion for channels enabled by each channel set register. Repeats conversion operation until a stop instruction is issued by a control register. 
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADCCTL</name>
          <description>AD conversion control register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Stop</name>
              <description>Stop conversion
Forcibly stops ADC conversion operation.
[For read operation]
0: ADC in operation or going to stop
1: ADC conversion is stopped
[For write operation]
0: - 
1: Starts AD conversion stop oepration 
Writing "1" to this bit can stop AD conversion. After conversion operation being executed has been completed, ADC comes to a stop and this bit is returned to "0".
When ADC conversion is being stopped (Start bit is "0"), "1" cannot be written to this bit.
"0" cannot be written to this bit (Even if "0" is written, stop operation cannot be cancelled.)</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Start</name>
              <description>Start of conversion
Starts ADC conversion
[For read operation]
0: ADC conversion is stopped
1: ADC conversion in operation
[For write operation]
0: - 
1: Starts AD conversion
Writing "1" to this bit starts AD conversion operation. In the Single mode and One-Time Scan mode, this bit is automatically returned to "0" when all of conversion operations have been completed.
Writing "1" to the Stop bit during conversion operation causes the bit to return to "0" after conversion operation being executed has been completed.
"0" cannot be written to this bit (Even if "0" is written, ADC conversion operation cannot be stopped.)
</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADCINTEN</name>
          <description>AD conversion interrupt control register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpInt1En</name>
              <description>Converted value comparison 1 interrupt
0: Disable
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpInt0En</name>
              <description>Converted value comparison 1 interrupt
0: Disable
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ScanEndEn</name>
              <description>Scan operation termination interrupt
0: Disable
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ConvEndEn</name>
              <description>Conversion termination interrupt
0: Disable
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADCINTSTS</name>
          <description>AD conversion interrupt status register</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ChInt</name>
              <description>Channel interrupt
Indicates interrupt occurrence status in each of Ch 0 to 3. 
0: No interrupt occurred
1: Interrupt occurred
Details of interrupt factors can be checked by the interrupt status register for each channel.</description>
              <bitRange>[18:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CmpInt1</name>
              <description>Converted value comparison 1 interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: -
1: Clear interrupt</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpInt0</name>
              <description>Converted value comparison 0 interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: -
1: Clear interrupt</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ScanEnd</name>
              <description>Scan operation termination interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: -
1: Clear interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ConvEnd</name>
              <description>Conversion termination interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: -
1: Clear interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPLT_CTRCTL</name>
          <description>Sampling timing generation counter control register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SrcSel</name>
              <description>Source clock selection for sampling timing generation counter 
000: ADC clock
001: 4 divisions of ADC clock
010: 16 divisions of ADC clock
011: 64 divisions of ADC clock
100: RTC clock
Other than those above: Settings prohibited</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPLT_PER</name>
          <description>Sampling period setting register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Period</name>
              <description>Specifies the period of sampling timing signal
Set the number of clock cycles of sampling timing generation counter. 
Setting of "0x0000" is prohibited. Set values in the range from "0x0001" to "0xffff".</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPLT_WAVCFG</name>
          <description>Sampling timing signal waveform setting register </description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CycToRise</name>
              <description>Specfies the time to rise of sampling timing signal
Set the number of clock cycles of sampling timing generation counter. 
Set values smaller than [SPLT_PER].</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPLT_SYNC_WAVCFG</name>
          <description>Sampling timing synchronous signal waveform setting register </description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CycToRise</name>
              <description>Specfies the time to rise of sampling timing synchronous signal
Set the number of clock cycles of sampling timing generation counter. 
Set values smaller than [SPLT_PER].</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CMPDATA_0</name>
          <description>Compare data setting register 0</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpSel</name>
              <description>Compare mode select
0: An interrupt occurs when converted values is larger than compare data.
1: An interrupt occurs when converted values is smaller than converted values</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpEn</name>
              <description>Compare enable
0: Converted values not compared
1: Converted values compared</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpCh</name>
              <description>Compare channel select
Selects a channel where converted values are compared
00: Ch0
01: Ch1
10: Ch2
11: Reserved</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpData</name>
              <description>Compare data
Converted values to be stored in FIFO and the value of this register field are compared, and an interrupt signal is generated according to the results of comparison as to which is greater or smaller. 
Comparison as to which is greater or smaller is specified by the CmpSel bit.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CMPDATA_1</name>
          <description>Compare data setting register 1</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CmpSel</name>
              <description>Same as CMPDATA_0</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpEn</name>
              <description>Same as CMPDATA_0</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpCh</name>
              <description>Same as CMPDATA_0</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CmpData</name>
              <description>Same as CMPDATA_0</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EXT_CTL</name>
          <description>External output signal control register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>InvExt</name>
              <description>External output signal inversion select
0: Not inverted
1: Inverted
*) Invert/Not invert process is performed on data selected by SelExt</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SelExt</name>
              <description>External output signal data selection 
00: "0" is always output
01: "1" is always output
10/11:  Sampling timing synchronous signals are output</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH0_MODE</name>
          <description>Channel 0 mode setting register</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xf0f00</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WaterMark</name>
              <description>Watermark interrupt level count
Selects the number of FIFO steps where Watermark interrupt is generated
000: 1 step
001: 2 steps
010: 3 steps
011: 4 steps
 ...
110: 15 steps
111: 16 steps</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAReq</name>
              <description>DMA request status
[For read]
0: No DMA request
1: DMA request asserted
[For write]
0: - 
1: Cancell DMA request</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DownSpl</name>
              <description>Down Sampling
000: No down sampling (sampling done every time)
001: One sampling in two times 
010: One sampling in three times
...
110: One sampling in seven times
111: One sampling in eight times</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAEn</name>
              <description>DMA transfer request enable
0: Disable
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OfstEn</name>
              <description>Offset for conversion data enable
0: Disable
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DtFmt</name>
              <description>Conversion data format
Selects formats of data to be stored in FIFO
0: Unsigned integer
1: Signed integer</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEn</name>
              <description>Channel enable 
Determines whether an analog input of this channel is subjected to AD conversion. Enabled only in the One-Time and Cyclic Scan modes.  In Single mode, the channel set to [MODESEL].ChSel are selected regardless of settings of this bit. 
0: Disable
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH0_INTEN</name>
          <description>Channel 0 interrupt control register</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurunEn</name>
              <description>FIFO underrun interrupt
0: Disable
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFullEn</name>
              <description>FIFO full interrupt
0: Disable
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLostEn</name>
              <description>Last data lost interrupt
0: Disable
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLostEn</name>
              <description>1st data lost interrupt
0: Disable
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMIntEn</name>
              <description>Watermark interrupt
0: Disable
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEocEn</name>
              <description>End of Conversion interrupt
0: Disable
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH0_INTSTS</name>
          <description>Channel 0 interrupt status register</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurun</name>
              <description>FIFO underrun interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFull</name>
              <description>FIFO full interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLost</name>
              <description>Last data lost interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred 
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLost</name>
              <description>1st data lost interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred 
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMInt</name>
              <description>Watermark interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred 
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEoc</name>
              <description>Conversion completion interrupt
[For read]
0: No interrupt occurred
1: Interrupt occurred 
[For write]
0: - 
1: Clear interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH0_OFFSET</name>
          <description>Channel 0 conversion data offset</description>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Offset</name>
              <description>Offset data for adjusting conversion data
If offset for conversion data is enabled, conversrion result is added with this register's value and then sotred to FIFO. 
MSB of this register is a sign bit (i.e. calculation with conversion result is done after sign extention). 
If arithmetic result is larger tha the upper limit or smaller than lower limits of the conversion range, limit values are stored in FIFO.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH0_FIFOSTS</name>
          <description>Channel 0 FIFO status</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DataNum</name>
              <description>Number of pieces of data in FIFO
0 to 16 word(s)</description>
              <bitRange>[4:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH0_AFEMODE</name>
          <description>Channel 0 AFE mode setting register</description>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Mode</name>
              <description>AFE mode setting 
Sets parameters for configurable AFE. 
Connected to AFE configuration signal: CNT MODE[11:2]
Please see "Configurable AFE" section for detail. 
</description>
              <bitRange>[11:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH1_MODE</name>
          <description>Channel 1 mode setting register</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xf0f00</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WaterMark</name>
              <description>WaterMark</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAReq</name>
              <description>DMAReq</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DownSpl</name>
              <description>DownSpl</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAEn</name>
              <description>DMAEn</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OfstEn</name>
              <description>OfstEn</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DtFmt</name>
              <description>DtFmt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEn</name>
              <description>ChEn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH1_INTEN</name>
          <description>Channel 1 interrupt control register</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurunEn</name>
              <description>FIFOurunEn</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFullEn</name>
              <description>FIFOFullEn</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLostEn</name>
              <description>LstDLostEn</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLostEn</name>
              <description>FstDLostEn</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMIntEn</name>
              <description>WMIntEn</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEocEn</name>
              <description>ChEocEn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH1_INTSTS</name>
          <description>Channel 1 interrupt status register</description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurun</name>
              <description>FIFOurun</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFull</name>
              <description>FIFOFull</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLost</name>
              <description>LstDLost</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLost</name>
              <description>FstDLost</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMInt</name>
              <description>WMInt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEoc</name>
              <description>ChEoc</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH1_OFFSET</name>
          <description>Channel 1 conversion data offset</description>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Offset</name>
              <description>Offset</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH1_FIFOSTS</name>
          <description>Channel 1 FIFO status</description>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DataNum</name>
              <description>DataNum</description>
              <bitRange>[4:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH1_AFEMODE</name>
          <description>Channel 1 AFE mode setting register</description>
          <addressOffset>0x138</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Mode</name>
              <description>Mode</description>
              <bitRange>[11:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH2_MODE</name>
          <description>Channel 2 mode setting register</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xf0f00</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WaterMark</name>
              <description>WaterMark</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAReq</name>
              <description>DMAReq</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DownSpl</name>
              <description>DownSpl</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAEn</name>
              <description>DMAEn</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OfstEn</name>
              <description>OfstEn</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DtFmt</name>
              <description>DtFmt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEn</name>
              <description>ChEn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH2_INTEN</name>
          <description>Channel 2 interrupt control register</description>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurunEn</name>
              <description>FIFOurunEn</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFullEn</name>
              <description>FIFOFullEn</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLostEn</name>
              <description>LstDLostEn</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLostEn</name>
              <description>FstDLostEn</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMIntEn</name>
              <description>WMIntEn</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEocEn</name>
              <description>ChEocEn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH2_INTSTS</name>
          <description>Channel 2 interrupt status register</description>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FIFOurun</name>
              <description>FIFOurun</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFOFull</name>
              <description>FIFOFull</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LstDLost</name>
              <description>LstDLost</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FstDLost</name>
              <description>FstDLost</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WMInt</name>
              <description>WMInt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ChEoc</name>
              <description>ChEoc</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH2_OFFSET</name>
          <description>Channel 2 conversion data offset</description>
          <addressOffset>0x14c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Offset</name>
              <description>Offset</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH2_FIFOSTS</name>
          <description>Channel 2 FIFO status</description>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DataNum</name>
              <description>DataNum</description>
              <bitRange>[4:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CH2_AFEMODE</name>
          <description>Channel 2 AFE mode setting register</description>
          <addressOffset>0x158</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Mode</name>
              <description>Mode</description>
              <bitRange>[11:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <name>CH0_DATA[%s]</name>
          <description>Channel 0 conversion result data register 
*) Though there is a 64-byte region ranging 0x800 to 0x83f, each address is allocated to  the same FIFO output.
Read should be done with 32-bit access. 
8-bit/16bit read makes the FIFO to next level.</description>
          <addressOffset>0x800</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ChDataSign</name>
              <description>ChDataSign</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ChData</name>
              <description>CH0 conversion data FIFO</description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <name>CH1_DATA[%s]</name>
          <description>Channel 1 conversion result data register 
*) Though there is a 64-byte region ranging 0x840 to 0x87f, each address is allocated to  the same FIFO output.
Read should be done with 32-bit access. 
8-bit/16bit read makes the FIFO to next level.</description>
          <addressOffset>0x840</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ChDataSign</name>
              <description>ChDataSign</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ChData</name>
              <description>CH1 conversion data FIFO</description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <name>CH2_DATA[%s]</name>
          <description>Channel 2 conversion result data register 
*) Though there is a 64-byte region ranging 0x880 to 0x8bf, each address is allocated to  the same FIFO output.
Read should be done with 32-bit access. 
8-bit/16bit read makes the FIFO to next level.</description>
          <addressOffset>0x880</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ChDataSign</name>
              <description>ChDataSign</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ChData</name>
              <description>CH2 conversion data FIFO</description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>gconf</name>
      <description>gconf</description>
      <baseAddress>0x4004a000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>TMR_TIMCLKEN</name>
          <description>TMR_TIMCLKEN</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TMR_TIMCLKEN1</name>
              <description>tmr clock enable 1
1: Enable  0: Disable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TMR_TIMCLKEN0</name>
              <description>tmr clock enable 0
1: Enable  0: Disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADVTMR_TIMCLKEN</name>
          <description>ADVTMR_TIMCLKEN</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xf</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADVTMR_T3TIMCLKEN</name>
              <description>advtmr clock enable 3
1: Enable  0: Disable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADVTMR_T2TIMCLKEN</name>
              <description>advtmr clock enable 2
1: Enable  0: Disable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADVTMR_T1TIMCLKEN</name>
              <description>advtmr clock enable 1
1: Enable  0: Disable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADVTMR_T0TIMCLKEN</name>
              <description>advtmr clock enable 0
1: Enable  0: Disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDT_WDTCLKEN</name>
          <description>WDT_WDTCLKEN</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WDT_WDTCLKEN</name>
              <description>wdt clock enable
1: Enable  0: Disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C0_STAT</name>
          <description>I2C0_STAT</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>I2C0_IC_EN</name>
              <description>i2c0 status (i2c enable)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0_S_GEN</name>
              <description>i2c0 status (start condition period)</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0_P_GEN</name>
              <description>i2c0 status (stop condition period)</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0_DATA</name>
              <description>i2c0 status (data communication period)</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0_ADDR</name>
              <description>i2c0 status (address communication period)</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0_RD</name>
              <description>i2c0 status (i2c read status)</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0_WR</name>
              <description>i2c0 status (i2c write status)</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0_MASTER_ACT</name>
              <description>i2c0 status (master active status)</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0_SLAVE_ACT</name>
              <description>i2c0 status (slave active status)</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0_MST_CSTATE</name>
              <description>i2c0 status (master status)</description>
              <bitRange>[8:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0_SLV_CSTATE</name>
              <description>i2c0 status (slave status)</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C1_STAT</name>
          <description>I2C1_STAT</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>I2C1_IC_EN</name>
              <description>i2c1 status (i2c enable)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C1_S_GEN</name>
              <description>i2c1 status (start condition period)</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C1_P_GEN</name>
              <description>i2c1 status (stop condition period)</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C1_DATA</name>
              <description>i2c1 status (data communication period)</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C1_ADDR</name>
              <description>i2c1 status (address communication period)</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C1_RD</name>
              <description>i2c1 status (i2c read status)</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C1_WR</name>
              <description>i2c1 status (i2c write status)</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C1_MASTER_ACT</name>
              <description>i2c1 status (master active status)</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C1_SLAVE_ACT</name>
              <description>i2c1 status (slave active status)</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C1_MST_CSTATE</name>
              <description>i2c1 status (master status)</description>
              <bitRange>[8:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C1_SLV_CSTATE</name>
              <description>i2c1 status (slave status)</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C2_STAT</name>
          <description>I2C2_STAT</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>I2C2_IC_EN</name>
              <description>i2c2 status (i2c enable)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C2_S_GEN</name>
              <description>i2c2 status (start condition period)</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C2_P_GEN</name>
              <description>i2c2 status (stop condition period)</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C2_DATA</name>
              <description>i2c2 status (data communication period)</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C2_ADDR</name>
              <description>i2c2 status (address communication period)</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C2_RD</name>
              <description>i2c2 status (i2c read status)</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C2_WR</name>
              <description>i2c2 status (i2c write status)</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C2_MASTER_ACT</name>
              <description>i2c2 status (master active status)</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C2_SLAVE_ACT</name>
              <description>i2c2 status (slave active status)</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C2_MST_CSTATE</name>
              <description>i2c2 status (master status)</description>
              <bitRange>[8:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C2_SLV_CSTATE</name>
              <description>i2c2 status (slave status)</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPIM0_SLEEP</name>
          <description>SPIM0_SLEEP</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SPIM0_SLEEP</name>
              <description>spim0 sleep status
1: Sleep   0: In operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPIM1_SLEEP</name>
          <description>SPIM1_SLEEP</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SPIM1_SLEEP</name>
              <description>spim1 sleep status
1: Sleep   0: In operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPIM2_SLEEP</name>
          <description>SPIM2_SLEEP</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SPIM2_SLEEP</name>
              <description>spim2 sleep status
1: Sleep   0: In operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPIM3_SLEEP</name>
          <description>SPIM3_SLEEP</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SPIM3_SLEEP</name>
              <description>spim3 sleep status
1: Sleep   0: In operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMACREQ_SEL0</name>
          <description>DMACREQ_SEL0</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3f</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DMACREQ_SEL0</name>
              <description>DMAC request signal selection (ch0)
dma_req, dma_single, dma_ack: Set in the range of 0 to 35.
dma_finish: Set in the range of 24 to 31.
In any setting value other than above, the request signal (dma_req, dma_single) and response signal (dma_ack, dma_finish) cannot be used.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMACREQ_SEL1</name>
          <description>DMACREQ_SEL1</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3f</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DMACREQ_SEL1</name>
              <description>DMAC request signal selection (ch1)
dma_req, dma_single, dma_ack: Set in the range of 0 to 35.
dma_finish: Set in the range of 24 to 31.
In any setting value other than above, the request signal (dma_req, dma_single) and response signal (dma_ack, dma_finish) cannot be used.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMACREQ_SEL2</name>
          <description>DMACREQ_SEL2</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3f</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DMACREQ_SEL2</name>
              <description>DMAC request signal selection (ch2)
dma_req, dma_single, dma_ack: Set in the range of 0 to 35.
dma_finish: Set in the range of 24 to 31.
In any setting value other than above, the request signal (dma_req, dma_single) and response signal (dma_ack, dma_finish) cannot be used.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMACREQ_SEL3</name>
          <description>DMACREQ_SEL3</description>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3f</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DMACREQ_SEL3</name>
              <description>DMAC request signal selection (ch3)
dma_req, dma_single, dma_ack: Set in the range of 0 to 35.
dma_finish: Set in the range of 24 to 31.
In any setting value other than above, the request signal (dma_req , dma_single) and response signal (dma_ack,dma_finish) cannot be used.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMACREQ_SEL4</name>
          <description>DMACREQ_SEL4</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3f</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DMACREQ_SEL4</name>
              <description>DMAC request signal selection (ch4) dma_req, dma_single, dma_ack: Set in the range of 0 to 35. dma_finish: Set in the range of 24 to 31. In any setting value other than above, the request signal (dma_req, dma_single) and response signal (dma_ack, dma_finish) cannot be used.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMACREQ_SEL5</name>
          <description>DMACREQ_SEL5</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3f</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DMACREQ_SEL5</name>
              <description>DMAC request signal selection (ch5) dma_req, dma_single, dma_ack: Set in the range of 0 to 35. dma_finish: Set in the range of 24 to 31. In any setting value other than above, the request signal (dma_req, dma_single) and response signal (dma_ack, dma_finish) cannot be used.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMACREQ_SEL6</name>
          <description>DMACREQ_SEL6</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3f</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DMACREQ_SEL6</name>
              <description>DMAC request signal selection (ch6) dma_req, dma_single, dma_ack: Set in the range of 0 to 35. dma_finish: Set in the range of 24 to 31. In any setting value other than above, the request signal (dma_req, dma_single) and response signal (dma_ack, dma_finish) cannot be used.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMACREQ_SEL7</name>
          <description>DMACREQ_SEL7</description>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3f</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DMACREQ_SEL7</name>
              <description>DMAC request signal selection (ch7) dma_req, dma_single, dma_ack: Set in the range of 0 to 35. dma_finish: Set in the range of 24 to 31. In any setting value other than above, the request signal (dma_req, dma_single) and response signal (dma_ack, dma_finish) cannot be used.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USB_FSIO_TUNE</name>
          <description>USB_FSIO_TUNE</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xb3e</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FSIO_XP</name>
              <description>USB FSIO Tr/T adjustment (set our specification value.)</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FSIO_RFM</name>
              <description>USB FSIO Crosspoint adjustment (set our specification value.)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USB_FSIO_CONFIG</name>
          <description>USB_FSIO_CONFIG</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x200</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>FSIO_PROT_DIS</name>
              <description>USB FSIO 5V protect DISABLE (do not change the initial value.)</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FSIO_BYPASS_DIS</name>
              <description>USB FSIO series resistance ON (do not change the initial value.)</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FSIO_PUCONM2</name>
              <description>USB FSIO DM terminal Pull-Up setting 2 (do not change the initial value.)</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FSIO_PUCONM1</name>
              <description>USB FSIO DM terminal Pull-Up setting 1 (do not change the initial value.)</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FSIO_PDCONM</name>
              <description>USB FSIO DM terminal Pull-Down setting (do not change the initial value.)</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FSIO_PUCONP2</name>
              <description>USB FSIO DP terminal Pull-Up setting 2 (do not change the initial value.)</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FSIO_PUCONP1</name>
              <description>USB FSIO DP terminal Pull-Up setting 1 (do not change the initial value.)</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FSIO_PDCONP</name>
              <description>USB FSIO DP terminal Pull-Down setting (do not change the initial value.)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CPU_STCALIB</name>
          <description>CPU_STCALIB</description>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CPU_STCALIB</name>
              <description>System Tick calibration
CPU [SYST_CALIB] register is set up by this register.
[25] : [SYST_CALIB].NOREF
[24] : [SYST_CALIB].SKEW
[23:0] : [SYST_CALIB].TENMS</description>
              <bitRange>[25:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CPU_TSENABLE</name>
          <description>CPU_TSENABLE</description>
          <addressOffset>0xc4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CPU_TSENABLE</name>
              <description>Time Stamp count enable
Control of the time stamp counter (48bit) of CPU Trace.
It is counted by CPU HCLK.
1 : Count Enable
0 : Count Disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CPU_FPUIRQEN</name>
          <description>CPU_FPUIRQEN</description>
          <addressOffset>0xcc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CPU_FPUIDE</name>
              <description>FPU IDC (Input Denormal cumulative) Exception Interrupt Enable
1: Interrupt Enable
0: Interrupt Disable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPU_FPUIXE</name>
              <description>FPU IXC (Inexact cumulative) Exception Interrupt Enable
1: Interrupt Enable
0: Interrupt Disable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPU_FPUUFE</name>
              <description>FPU UFC (Underflow cumulative) Exception Interrupt Enable
1: Interrupt Enable
0: Interrupt Disable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPU_FPUOFE</name>
              <description>FPU OFC (Overflow cumulative) Exception Interrupt Enable
1: Interrupt Enable
0: Interrupt Disable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPU_FPUDZE</name>
              <description>FPU DZC (Division by Zero cumulative) Exception Interrupt Enable
1: Interrupt Enable
0: Interrupt Disable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPU_FPUIOE</name>
              <description>FPU IOC(Invalid Operation cumulative) Exception Interrupt Enable
1: Interrupt Enable
0: Interrupt Disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CPU_DEBUGIN</name>
          <description>CPU_DEBUGIN</description>
          <addressOffset>0xd0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CPU_DEBUGIN</name>
              <description>Debugger detection
1: Enable  0: Disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CPU_DFT</name>
          <description>CPU_DFT</description>
          <addressOffset>0xf0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CPU_SE</name>
              <description>Writable when WRITE_PROT=0</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPU_RSTBYPASS</name>
              <description>Writable when WRITE_PROT=0</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPU_CGBYPASS</name>
              <description>Writable when WRITE_PROT=0</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CPU_CONFENABLE</name>
          <description>CPU_CONFENABLE</description>
          <addressOffset>0xf4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CPU_MPUDISABLE</name>
              <description>Writable when WRITE_PROT=0</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPU_FPUDISABLE</name>
              <description>Writable when WRITE_PROT=0</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CPU_WRITE_PROT</name>
          <description>CPU_WRITE_PROT</description>
          <addressOffset>0xfc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CPU_WRITE_PROT</name>
              <description>32'h4547_c2a3 writing sets WRITE_PROT=1
32'hd123_4744 writing sets WRITE_PROT=0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IO_CFG0</name>
          <description>IO_CFG0</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x11111110</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>GPIO_7_CTL2</name>
              <description>MCU_GPIO_7 IO cell CTL2 setting</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_7_CTL1</name>
              <description>MCU_GPIO_7 IO cell CTL1 setting</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_7_PUD</name>
              <description>MCU_GPIO_7 IO cell PUD setting</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_7_ENPUD</name>
              <description>MCU_GPIO_7 IO cell ENPUD setting</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_6_CTL2</name>
              <description>MCU_GPIO_6 IO cell CTL2 setting</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_6_CTL1</name>
              <description>MCU_GPIO_6 IO cell CTL1 setting</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_6_PUD</name>
              <description>MCU_GPIO_6 IO cell PUD setting</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_6_ENPUD</name>
              <description>MCU_GPIO_6 IO cell ENPUD setting</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_5_CTL2</name>
              <description>MCU_GPIO_5 IO cell CTL2 setting</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_5_CTL1</name>
              <description>MCU_GPIO_5 IO cell CTL1 setting</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_5_PUD</name>
              <description>MCU_GPIO_5 IO cell PUD setting</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_5_ENPUD</name>
              <description>MCU_GPIO_5 IO cell ENPUD setting</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_4_CTL2</name>
              <description>MCU_GPIO_4 IO cell CTL2 setting</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_4_CTL1</name>
              <description>MCU_GPIO_4 IO cell CTL1 setting</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_4_PUD</name>
              <description>MCU_GPIO_4 IO cell PUD setting</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_4_ENPUD</name>
              <description>MCU_GPIO_4 IO cell ENPUD setting</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_3_CTL2</name>
              <description>MCU_GPIO_3 IO cell CTL2 setting</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_3_CTL1</name>
              <description>MCU_GPIO_3 IO cell CTL1 setting</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_3_PUD</name>
              <description>MCU_GPIO_3 IO cell PUD setting</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_3_ENPUD</name>
              <description>MCU_GPIO_3 IO cell ENPUD setting</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_2_CTL2</name>
              <description>MCU_GPIO_2 IO cell CTL2 setting</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_2_CTL1</name>
              <description>MCU_GPIO_2 IO cell CTL1 setting</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_2_PUD</name>
              <description>MCU_GPIO_2 IO cell PUD setting</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_2_ENPUD</name>
              <description>MCU_GPIO_2 IO cell ENPUD setting</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_1_CTL2</name>
              <description>MCU_GPIO_1 IO cell CTL2 setting</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_1_CTL1</name>
              <description>MCU_GPIO_1 IO cell CTL1 setting</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_1_PUD</name>
              <description>MCU_GPIO_1 IO cell PUD setting</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_1_ENPUD</name>
              <description>MCU_GPIO_1 IO cell ENPUD setting</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IO_CFG1</name>
          <description>IO_CFG1</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x11111111</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>GPIO_15_CTL2</name>
              <description>MCU_GPIO_15 IO cell CTL2 setting</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_15_CTL1</name>
              <description>MCU_GPIO_15 IO cell CTL1 setting</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_15_PUD</name>
              <description>MCU_GPIO_15 IO cell PUD setting</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_15_ENPUD</name>
              <description>MCU_GPIO_15 IO cell ENPUD setting</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_14_CTL2</name>
              <description>MCU_GPIO_14 IO cell CTL2 setting</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_14_CTL1</name>
              <description>MCU_GPIO_14 IO cell CTL1 setting</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_14_PUD</name>
              <description>MCU_GPIO_14 IO cell PUD setting</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_14_ENPUD</name>
              <description>MCU_GPIO_14 IO cell ENPUD setting</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_13_CTL2</name>
              <description>MCU_GPIO_13 IO cell CTL2 setting</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_13_CTL1</name>
              <description>MCU_GPIO_13 IO cell CTL1 setting</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_13_PUD</name>
              <description>MCU_GPIO_13 IO cell PUD setting</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_13_ENPUD</name>
              <description>MCU_GPIO_13 IO cell ENPUD setting</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_12_CTL2</name>
              <description>MCU_GPIO_12 IO cell CTL2 setting</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_12_CTL1</name>
              <description>MCU_GPIO_12 IO cell CTL1 setting</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_12_PUD</name>
              <description>MCU_GPIO_12 IO cell PUD setting</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_12_ENPUD</name>
              <description>MCU_GPIO_12 IO cell ENPUD setting</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_11_CTL2</name>
              <description>MCU_GPIO_11 IO cell CTL2 setting</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_11_CTL1</name>
              <description>MCU_GPIO_11 IO cell CTL1 setting</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_11_PUD</name>
              <description>MCU_GPIO_11 IO cell PUD setting</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_11_ENPUD</name>
              <description>MCU_GPIO_11 IO cell ENPUD setting</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_10_CTL2</name>
              <description>MCU_GPIO_10 IO cell CTL2 setting</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_10_CTL1</name>
              <description>MCU_GPIO_10 IO cell CTL1 setting</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_10_PUD</name>
              <description>MCU_GPIO_10 IO cell PUD setting</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_10_ENPUD</name>
              <description>MCU_GPIO_10 IO cell ENPUD setting</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_9_CTL2</name>
              <description>MCU_GPIO_9 IO cell CTL2 setting</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_9_CTL1</name>
              <description>MCU_GPIO_9 IO cell CTL1 setting</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_9_PUD</name>
              <description>MCU_GPIO_9 IO cell PUD setting</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_9_ENPUD</name>
              <description>MCU_GPIO_9 IO cell ENPUD setting</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_8_CTL2</name>
              <description>MCU_GPIO_8 IO cell CTL2 setting</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_8_CTL1</name>
              <description>MCU_GPIO_8 IO cell CTL1 setting</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_8_PUD</name>
              <description>MCU_GPIO_8 IO cell PUD setting</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_8_ENPUD</name>
              <description>MCU_GPIO_8 IO cell ENPUD setting</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IO_CFG2</name>
          <description>IO_CFG2</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
        </register>
        <register>
          <name>IO_CFG3</name>
          <description>IO_CFG3</description>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x11101111</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>GPIO_31_CTL2</name>
              <description>MCU_GPIO_31 IO cell CTL2 setting</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_31_CTL1</name>
              <description>MCU_GPIO_31 IO cell CTL1 setting</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_31_PUD</name>
              <description>MCU_GPIO_31 IO cell PUD setting</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_31_ENPUD</name>
              <description>MCU_GPIO_31 IO cell ENPUD setting</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_30_CTL2</name>
              <description>MCU_GPIO_30 IO cell CTL2 setting</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_30_CTL1</name>
              <description>MCU_GPIO_30 IO cell CTL1 setting</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_30_PUD</name>
              <description>MCU_GPIO_30 IO cell PUD setting</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_30_ENPUD</name>
              <description>MCU_GPIO_30 IO cell ENPUD setting</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_29_CTL2</name>
              <description>MCU_GPIO_29 IO cell CTL2 setting</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_29_CTL1</name>
              <description>MCU_GPIO_29 IO cell CTL1 setting</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_29_PUD</name>
              <description>MCU_GPIO_29 IO cell PUD setting</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_29_ENPUD</name>
              <description>MCU_GPIO_29 IO cell ENPUD setting</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_28_CTL2</name>
              <description>MCU_GPIO_28 IO cell CTL2 setting</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_28_CTL1</name>
              <description>MCU_GPIO_28 IO cell CTL1 setting</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_28_PUD</name>
              <description>MCU_GPIO_28 IO cell PUD setting</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_28_ENPUD</name>
              <description>MCU_GPIO_28 IO cell ENPUD setting</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_27_CTL2</name>
              <description>MCU_GPIO_27 IO cell CTL2 setting</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_27_CTL1</name>
              <description>MCU_GPIO_27 IO cell CTL1 setting</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_27_PUD</name>
              <description>MCU_GPIO_27 IO cell PUD setting</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_27_ENPUD</name>
              <description>MCU_GPIO_27 IO cell ENPUD setting</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_26_CTL2</name>
              <description>MCU_GPIO_26 IO cell CTL2 setting</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_26_CTL1</name>
              <description>MCU_GPIO_26 IO cell CTL1 setting</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_26_PUD</name>
              <description>MCU_GPIO_26 IO cell PUD setting</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_26_ENPUD</name>
              <description>MCU_GPIO_26 IO cell ENPUD setting</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_25_CTL2</name>
              <description>MCU_GPIO_25 IO cell CTL2 setting</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_25_CTL1</name>
              <description>MCU_GPIO_25 IO cell CTL1 setting</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_25_PUD</name>
              <description>MCU_GPIO_25 IO cell PUD setting</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_25_ENPUD</name>
              <description>MCU_GPIO_25 IO cell ENPUD setting</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_24_CTL2</name>
              <description>MCU_GPIO_24 IO cell CTL2 setting</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_24_CTL1</name>
              <description>MCU_GPIO_24 IO cell CTL1 setting</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_24_PUD</name>
              <description>MCU_GPIO_24 IO cell PUD setting</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_24_ENPUD</name>
              <description>MCU_GPIO_24 IO cell ENPUD setting</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IO_CFG4</name>
          <description>IO_CFG4</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1111</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>I2C2_CLK_CTL2</name>
              <description>MCU_I2C2_CLK IO cell CTL2 setting</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C2_CLK_CTL1</name>
              <description>MCU_I2C2_CLK IO cell CTL1 setting</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C2_DATA_CTL2</name>
              <description>MCU_I2C2_DATA IO cell CTL2 setting</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C2_DATA_CTL1</name>
              <description>MCU_I2C2_DATA IO cell CTL1 setting</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1_CLK_CTL2</name>
              <description>MCU_I2C1_CLK IO cell CTL2 setting</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1_CLK_CTL1</name>
              <description>MCU_I2C1_CLK IO cell CTL1 setting</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1_CLK_PUD</name>
              <description>MCU_I2C1_CLK IO cell PUD setting</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1_CLK_ENPUD</name>
              <description>MCU_I2C1_CLK IO cell ENPUD setting</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1_DATA_CTL2</name>
              <description>MCU_I2C1_DATA IO cell CTL2 setting</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1_DATA_CTL1</name>
              <description>MCU_I2C1_DATA IO cell CTL1 setting</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1_DATA_PUD</name>
              <description>MCU_I2C1_DATA IO cell PUD setting</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1_DATA_ENPUD</name>
              <description>MCU_I2C1_DATA IO cell ENPUD setting</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0_CLK_CTL2</name>
              <description>MCU_I2C0_CLK IO cell CTL2 setting</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0_CLK_CTL1</name>
              <description>MCU_I2C0_CLK IO cell CTL1 setting</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0_CLK_PUD</name>
              <description>MCU_I2C0_CLK IO cell PUD setting</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0_CLK_ENPUD</name>
              <description>MCU_I2C0_CLK IO cell ENPUD setting</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0_DATA_CTL2</name>
              <description>MCU_I2C0_DATA IO cell CTL2 setting</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0_DATA_CTL1</name>
              <description>MCU_I2C0_DATA IO cell CTL1 setting</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0_DATA_PUD</name>
              <description>MCU_I2C0_DATA IO cell PUD setting</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0_DATA_ENPUD</name>
              <description>MCU_I2C0_DATA IO cell ENPUD setting</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IO_CFG5</name>
          <description>IO_CFG5</description>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x11110011</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>UA1_CTS_N_CTL2</name>
              <description>MCU_UA1_CTS_N IO cell CTL2 setting</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_CTS_N_CTL1</name>
              <description>MCU_UA1_CTS_N IO cell CTL1 setting</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_CTS_N_PUD</name>
              <description>MCU_UA1_CTS_N IO cell PUD setting</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_CTS_N_ENPUD</name>
              <description>MCU_UA1_CTS_N IO cell ENPUD setting</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_RTS_N_CTL2</name>
              <description>MCU_UA1_RTS_N IO cell CTL2 setting</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_RTS_N_CTL1</name>
              <description>MCU_UA1_RTS_N IO cell CTL1 setting</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_RTS_N_PUD</name>
              <description>MCU_UA1_RTS_N IO cell PUD setting</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_RTS_N_ENPUD</name>
              <description>MCU_UA1_RTS_N IO cell ENPUD setting</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_TXD_CTL2</name>
              <description>MCU_UA1_TXD IO cell CTL2 setting</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_TXD_CTL1</name>
              <description>MCU_UA1_TXD IO cell CTL1 setting</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_TXD_PUD</name>
              <description>MCU_UA1_TXD IO cell PUD setting</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_TXD_ENPUD</name>
              <description>MCU_UA1_TXD IO cell ENPUD setting</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_RXD_CTL2</name>
              <description>MCU_UA1_RXD IO cell CTL2 setting</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_RXD_CTL1</name>
              <description>MCU_UA1_RXD IO cell CTL1 setting</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_RXD_PUD</name>
              <description>MCU_UA1_RXD IO cell PUD setting</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_RXD_ENPUD</name>
              <description>MCU_UA1_RXD IO cell ENPUD setting</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA0_TXD_CTL2</name>
              <description>MCU_UA0_TXD IO cell CTL2 setting</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA0_TXD_CTL1</name>
              <description>MCU_UA0_TXD IO cell CTL1 setting</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA0_TXD_PUD</name>
              <description>MCU_UA0_TXD IO cell PUD setting</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA0_TXD_ENPUD</name>
              <description>MCU_UA0_TXD IO cell ENPUD setting</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA0_RXD_CTL2</name>
              <description>MCU_UA0_RXD IO cell CTL2 setting</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA0_RXD_CTL1</name>
              <description>MCU_UA0_RXD IO cell CTL1 setting</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA0_RXD_PUD</name>
              <description>MCU_UA0_RXD IO cell PUD setting</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA0_RXD_ENPUD</name>
              <description>MCU_UA0_RXD IO cell ENPUD setting</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IO_CFG6</name>
          <description>IO_CFG6</description>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1111</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>UA2_CTS_N_CTL2</name>
              <description>MCU_UA2_CTS_N IO cell CTL2 setting</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_CTS_N_CTL1</name>
              <description>MCU_UA2_CTS_N IO cell CTL1 setting</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_CTS_N_PUD</name>
              <description>MCU_UA2_CTS_N IO cell PUD setting</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_CTS_N_ENPUD</name>
              <description>MCU_UA2_CTS_N IO cell ENPUD setting</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_RTS_N_CTL2</name>
              <description>MCU_UA2_RTS_N IO cell CTL2 setting</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_RTS_N_CTL1</name>
              <description>MCU_UA2_RTS_N IO cell CTL1 setting</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_RTS_N_PUD</name>
              <description>MCU_UA2_RTS_N IO cell PUD setting</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_RTS_N_ENPUD</name>
              <description>MCU_UA2_RTS_N IO cell ENPUD setting</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_TXD_CTL2</name>
              <description>MCU_UA2_TXD IO cell CTL2 setting</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_TXD_CTL1</name>
              <description>MCU_UA2_TXD IO cell CTL1 setting</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_TXD_PUD</name>
              <description>MCU_UA2_TXD IO cell PUD setting</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_TXD_ENPUD</name>
              <description>MCU_UA2_TXD IO cell ENPUD setting</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_RXD_CTL2</name>
              <description>MCU_UA2_RXD IO cell CTL2 setting</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_RXD_CTL1</name>
              <description>MCU_UA2_RXD IO cell CTL1 setting</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_RXD_PUD</name>
              <description>MCU_UA2_RXD IO cell PUD setting</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_RXD_ENPUD</name>
              <description>MCU_UA2_RXD IO cell ENPUD setting</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IO_CFG7</name>
          <description>IO_CFG7</description>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x11111111</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SPIM1_MISO_CTL2</name>
              <description>MCU_SPIM1_MISO IO cell CTL2 setting</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_MISO_CTL1</name>
              <description>MCU_SPIM1_MISO IO cell CTL1 setting</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_MISO_PUD</name>
              <description>MCU_SPIM1_MISO IO cell PUD setting</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_MISO_ENPUD</name>
              <description>MCU_SPIM1_MISO IO cell ENPUD setting</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_MOSI_CTL2</name>
              <description>MCU_SPIM1_MOSI IO cell CTL2 setting</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_MOSI_CTL1</name>
              <description>MCU_SPIM1_MOSI IO cell CTL1 setting</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_MOSI_PUD</name>
              <description>MCU_SPIM1_MOSI IO cell PUD setting</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_MOSI_ENPUD</name>
              <description>MCU_SPIM1_MOSI IO cell ENPUD setting</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_CLK_CTL2</name>
              <description>MCU_SPIM1_CLK IO cell CTL2 setting</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_CLK_CTL1</name>
              <description>MCU_SPIM1_CLK IO cell CTL1 setting</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_CLK_PUD</name>
              <description>MCU_SPIM1_CLK IO cell PUD setting</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_CLK_ENPUD</name>
              <description>MCU_SPIM1_CLK IO cell ENPUD setting</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_CS_N_CTL2</name>
              <description>MCU_SPIM1_CS_N IO cell CTL2 setting</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_CS_N_CTL1</name>
              <description>MCU_SPIM1_CS_N IO cell CTL1 setting</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_CS_N_PUD</name>
              <description>MCU_SPIM1_CS_N IO cell PUD setting</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_CS_N_ENPUD</name>
              <description>MCU_SPIM1_CS_N IO cell ENPUD setting</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_MISO_CTL2</name>
              <description>MCU_SPIM0_MISO IO cell CTL2 setting</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_MISO_CTL1</name>
              <description>MCU_SPIM0_MISO IO cell CTL1 setting</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_MISO_PUD</name>
              <description>MCU_SPIM0_MISO IO cell PUD setting</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_MISO_ENPUD</name>
              <description>MCU_SPIM0_MISO IO cell ENPUD setting</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_MOSI_CTL2</name>
              <description>MCU_SPIM0_MOSI IO cell CTL2 setting</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_MOSI_CTL1</name>
              <description>MCU_SPIM0_MOSI IO cell CTL1 setting</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_MOSI_PUD</name>
              <description>MCU_SPIM0_MOSI IO cell PUD setting</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_MOSI_ENPUD</name>
              <description>MCU_SPIM0_MOSI IO cell ENPUD setting</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_CLK_CTL2</name>
              <description>MCU_SPIM0_CLK IO cell CTL2 setting</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_CLK_CTL1</name>
              <description>MCU_SPIM0_CLK IO cell CTL1 setting</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_CLK_PUD</name>
              <description>MCU_SPIM0_CLK IO cell PUD setting</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_CLK_ENPUD</name>
              <description>MCU_SPIM0_CLK IO cell ENPUD setting</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_CS_N_CTL2</name>
              <description>MCU_SPIM0_CS_N IO cell CTL2 setting</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_CS_N_CTL1</name>
              <description>MCU_SPIM0_CS_N IO cell CTL1 setting</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_CS_N_PUD</name>
              <description>MCU_SPIM0_CS_N IO cell PUD setting</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_CS_N_ENPUD</name>
              <description>MCU_SPIM0_CS_N IO cell ENPUD setting</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IO_CFG8</name>
          <description>IO_CFG8</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x11111111</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SPIM3_MISO_CTL2</name>
              <description>MCU_SPIM3_MISO IO cell CTL2 setting</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_MISO_CTL1</name>
              <description>MCU_SPIM3_MISO IO cell CTL1 setting</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_MISO_PUD</name>
              <description>MCU_SPIM3_MISO IO cell PUD setting</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_MISO_ENPUD</name>
              <description>MCU_SPIM3_MISO IO cell ENPUD setting</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_MOSI_CTL2</name>
              <description>MCU_SPIM3_MOSI IO cell CTL2 setting</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_MOSI_CTL1</name>
              <description>MCU_SPIM3_MOSI IO cell CTL1 setting</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_MOSI_PUD</name>
              <description>MCU_SPIM3_MOSI IO cell PUD setting</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_MOSI_ENPUD</name>
              <description>MCU_SPIM3_MOSI IO cell ENPUD setting</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_CLK_CTL2</name>
              <description>MCU_SPIM3_CLK IO cell CTL2 setting</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_CLK_CTL1</name>
              <description>MCU_SPIM3_CLK IO cell CTL1 setting</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_CLK_PUD</name>
              <description>MCU_SPIM3_CLK IO cell PUD setting</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_CLK_ENPUD</name>
              <description>MCU_SPIM3_CLK IO cell ENPUD setting</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_CS_N_CTL2</name>
              <description>MCU_SPIM3_CS_N IO cell CTL2 setting</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_CS_N_CTL1</name>
              <description>MCU_SPIM3_CS_N IO cell CTL1 setting</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_CS_N_PUD</name>
              <description>MCU_SPIM3_CS_N IO cell PUD setting</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_CS_N_ENPUD</name>
              <description>MCU_SPIM3_CS_N IO cell ENPUD setting</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_MISO_CTL2</name>
              <description>MCU_SPIM2_MISO IO cell CTL2 setting</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_MISO_CTL1</name>
              <description>MCU_SPIM2_MISO IO cell CTL1 setting</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_MISO_PUD</name>
              <description>MCU_SPIM2_MISO IO cell PUD setting</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_MISO_ENPUD</name>
              <description>MCU_SPIM2_MISO IO cell ENPUD setting</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_MOSI_CTL2</name>
              <description>MCU_SPIM2_MOSI IO cell CTL2 setting</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_MOSI_CTL1</name>
              <description>MCU_SPIM2_MOSI IO cell CTL1 setting</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_MOSI_PUD</name>
              <description>MCU_SPIM2_MOSI IO cell PUD setting</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_MOSI_ENPUD</name>
              <description>MCU_SPIM2_MOSI IO cell ENPUD setting</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_CLK_CTL2</name>
              <description>MCU_SPIM2_CLK IO cell CTL2 setting</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_CLK_CTL1</name>
              <description>MCU_SPIM2_CLK IO cell CTL1 setting</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_CLK_PUD</name>
              <description>MCU_SPIM2_CLK IO cell PUD setting</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_CLK_ENPUD</name>
              <description>MCU_SPIM2_CLK IO cell ENPUD setting</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_CS_N_CTL2</name>
              <description>MCU_SPIM2_CS_N IO cell CTL2 setting</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_CS_N_CTL1</name>
              <description>MCU_SPIM2_CS_N IO cell CTL1 setting</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_CS_N_PUD</name>
              <description>MCU_SPIM2_CS_N IO cell PUD setting</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_CS_N_ENPUD</name>
              <description>MCU_SPIM2_CS_N IO cell ENPUD setting</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IO_CFG9</name>
          <description>IO_CFG9</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xeeeece</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SPIC_IO3_CTL2</name>
              <description>MCU_SPIC_IO3 IO cell CTL2 setting</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_IO3_CTL1</name>
              <description>MCU_SPIC_IO3 IO cell CTL1 setting</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_IO3_PUD</name>
              <description>MCU_SPIC_IO3 IO cell PUD setting</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_IO3_ENPUD</name>
              <description>MCU_SPIC_IO3 IO cell ENPUD setting</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_IO2_CTL2</name>
              <description>MCU_SPIC_IO2 IO cell CTL2 setting</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_IO2_CTL1</name>
              <description>MCU_SPIC_IO2 IO cell CTL1 setting</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_IO2_PUD</name>
              <description>MCU_SPIC_IO2 IO cell PUD setting</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_IO2_ENPUD</name>
              <description>MCU_SPIC_IO2 IO cell ENPUD setting</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_MISO_CTL2</name>
              <description>MCU_SPIC_MISO IO cell CTL2 setting</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_MISO_CTL1</name>
              <description>MCU_SPIC_MISO IO cell CTL1 setting</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_MISO_PUD</name>
              <description>MCU_SPIC_MISO IO cell PUD setting</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_MISO_ENPUD</name>
              <description>MCU_SPIC_MISO IO cell ENPUD setting</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_MOSI_CTL2</name>
              <description>MCU_SPIC_MOSI IO cell CTL2 setting</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_MOSI_CTL1</name>
              <description>MCU_SPIC_MOSI IO cell CTL1 setting</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_MOSI_PUD</name>
              <description>MCU_SPIC_MOSI IO cell PUD setting</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_MOSI_ENPUD</name>
              <description>MCU_SPIC_MOSI IO cell ENPUD setting</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_CLK_CTL2</name>
              <description>MCU_SPIC_CLK IO cell CTL2 setting</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_CLK_CTL1</name>
              <description>MCU_SPIC_CLK IO cell CTL1 setting</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_CLK_PUD</name>
              <description>MCU_SPIC_CLK IO cell PUD setting</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_CLK_ENPUD</name>
              <description>MCU_SPIC_CLK IO cell ENPUD setting</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_CS_N_CTL2</name>
              <description>MCU_SPIC_CS_N IO cell CTL2 setting</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_CS_N_CTL1</name>
              <description>MCU_SPIC_CS_N IO cell CTL1 setting</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_CS_N_PUD</name>
              <description>MCU_SPIC_CS_N IO cell PUD setting</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIC_CS_N_ENPUD</name>
              <description>MCU_SPIC_CS_N IO cell ENPUD setting</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IO_CFG10</name>
          <description>IO_CFG10</description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADC24_SYNC_CTL2</name>
              <description>MCU_ADC24_SYNC IO cell CTL2 setting</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC24_SYNC_CTL1</name>
              <description>MCU_ADC24_SYNC IO cell CTL1 setting</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC24_SYNC_PUD</name>
              <description>MCU_ADC24_SYNC IO cell PUD setting</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC24_SYNC_ENPUD</name>
              <description>MCU_ADC24_SYNC IO cell ENPUD setting</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IO_CFG11</name>
          <description>IO_CFG11</description>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DBG_CTL2</name>
              <description>MCU_DBG_* IO cell CTL2 setting</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBG_CTL1</name>
              <description>MCU_DBG_* IO cell CTL1 setting</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMODE_CFG0</name>
          <description>For details on Function Mode, see "Datasheet Summary 5.1 Setting Multiple function I/O".</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>GPIO_15_FMODE</name>
              <description>MCU_GPIO_15 Function Mode setting</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_14_FMODE</name>
              <description>MCU_GPIO_14 Function Mode setting</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_13_FMODE</name>
              <description>MCU_GPIO_13 Function Mode setting</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_12_FMODE</name>
              <description>MCU_GPIO_12 Function Mode setting</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_11_FMODE</name>
              <description>MCU_GPIO_11 Function Mode setting</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_10_FMODE</name>
              <description>MCU_GPIO_10 Function Mode setting</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_9_FMODE</name>
              <description>MCU_GPIO_9 Function Mode setting</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_8_FMODE</name>
              <description>MCU_GPIO_8 Function Mode setting</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_7_FMODE</name>
              <description>MCU_GPIO_7 Function Mode setting</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_6_FMODE</name>
              <description>MCU_GPIO_6 Function Mode setting</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_5_FMODE</name>
              <description>MCU_GPIO_5 Function Mode setting</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_4_FMODE</name>
              <description>MCU_GPIO_4 Function Mode setting</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_3_FMODE</name>
              <description>MCU_GPIO_3 Function Mode setting</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_2_FMODE</name>
              <description>MCU_GPIO_2 Function Mode setting</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_1_FMODE</name>
              <description>MCU_GPIO_1 Function Mode setting</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_0_FMODE</name>
              <description>MCU_GPIO_0 Function Mode setting</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMODE_CFG1</name>
          <description>For details on Function Mode, see "Datasheet Summary 5.1 Setting Multiple function I/O".</description>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>GPIO_31_FMODE</name>
              <description>MCU_GPIO_31 Function Mode setting</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_30_FMODE</name>
              <description>MCU_GPIO_30 Function Mode setting</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_29_FMODE</name>
              <description>MCU_GPIO_29 Function Mode setting</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_28_FMODE</name>
              <description>MCU_GPIO_28 Function Mode setting</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_27_FMODE</name>
              <description>MCU_GPIO_27 Function Mode setting</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_26_FMODE</name>
              <description>MCU_GPIO_26 Function Mode setting</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_25_FMODE</name>
              <description>MCU_GPIO_25 Function Mode setting</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIO_24_FMODE</name>
              <description>MCU_GPIO_24 Function Mode setting</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMODE_CFG2</name>
          <description>For details on Function Mode, see "Datasheet Summary 5.1 Setting Multiple function I/O".</description>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>I2C2_FMODE</name>
              <description>MCU_I2C2_* Function Mode setting</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1_CLK_FMODE</name>
              <description>MCU_I2C1_CLK Function Mode setting</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1_DATA_FMODE</name>
              <description>MCU_I2C1_DATA Function Mode setting</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0_CLK_FMODE</name>
              <description>MCU_I2C0_CLK Function Mode setting</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0_DATA_FMODE</name>
              <description>MCU_I2C0_DATA Function Mode setting</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMODE_CFG3</name>
          <description>For details on Function Mode, see "Datasheet Summary 5.1 Setting Multiple function I/O".</description>
          <addressOffset>0x14c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>UA2_CTS_N_FMODE</name>
              <description>MCU_UA2_CTS_N Function Mode setting</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_RTS_N_FMODE</name>
              <description>MCU_UA2_RTS_N Function Mode setting</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_TXD_FMODE</name>
              <description>MCU_UA2_TXD Function Mode setting</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA2_RXD_FMODE</name>
              <description>MCU_UA2_RXD Function Mode setting</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_CTS_N_FMODE</name>
              <description>MCU_UA1_CTS_N Function Mode setting</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_RTS_N_FMODE</name>
              <description>MCU_UA1_RTS_N Function Mode setting</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_TXD_FMODE</name>
              <description>MCU_UA1_TXD Function Mode setting</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA1_RXD_FMODE</name>
              <description>MCU_UA1_RXD Function Mode setting</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA0_TXD_FMODE</name>
              <description>MCU_UA0_TXD Function Mode setting</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UA0_RXD_FMODE</name>
              <description>MCU_UA0_RXD Function Mode setting</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMODE_CFG4</name>
          <description>For details on Function Mode, see "Datasheet Summary 5.1 Setting Multiple function I/O".</description>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SPIM3_FMODE</name>
              <description>MCU_SPIM3_* Function Mode setting</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_FMODE</name>
              <description>MCU_SPIM2_* Function Mode setting</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_MISO_FMODE</name>
              <description>MCU_SPIM1_MISO Function Mode setting</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_MOSI_FMODE</name>
              <description>MCU_SPIM1_MOSI Function Mode setting</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_CLK_FMODE</name>
              <description>MCU_SPIM1_CLK Function Mode setting</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_CS_N_FMODE</name>
              <description>MCU_SPIM1_CS_N Function Mode setting</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_MISO_FMODE</name>
              <description>MCU_SPIM0_MISO Function Mode setting</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_MOSI_FMODE</name>
              <description>MCU_SPIM0_MOSI Function Mode setting</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_CLK_FMODE</name>
              <description>MCU_SPIM0_CLK Function Mode setting</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_CS_N_FMODE</name>
              <description>MCU_SPIM0_CS_N Function Mode setting</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMODE_CFG5</name>
          <description>For details on Function Mode, see "Datasheet Summary 5.1 Setting Multiple function I/O".</description>
          <addressOffset>0x154</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SPIC_FMODE</name>
              <description>MCU_SPIC_* Function Mode setting</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMODE_CFG6</name>
          <description>For details on Function Mode, see "Datasheet Summary 5.1 Setting Multiple function I/O".</description>
          <addressOffset>0x158</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADC24_SYNC_FMODE</name>
              <description>MCU_ADC24_SYNC Function Mode setting</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OE_CTRL</name>
          <description>OE_CTRL</description>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CPU_TRACE_OE</name>
              <description>Output Enable for CPU Trace signals
1 : Output Enable
0 : Output Disable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC24_OE</name>
              <description>Output Enable for ASC24 signals
1 : Output Enable
0 : Output Disable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM3_OE</name>
              <description>Output Enable for SPIM3 signals
1 : Output Enable
0 : Output Disable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM2_OE</name>
              <description>Output Enable for SPIM2 signals
1 : Output Enable
0 : Output Disable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM1_OE</name>
              <description>Output Enable for SPIM1 signals
1 : Output Enable
0 : Output Disable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPIM0_OE</name>
              <description>Output Enable for SPIM0 signals
1 : Output Enable
0 : Output Disable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UART2_OE</name>
              <description>Output Enable for UART2 signals
1 : Output Enable
0 : Output Disable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UART1_OE</name>
              <description>Output Enable for UART1 signals
1 : Output Enable
0 : Output Disable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UART0_OE</name>
              <description>Output Enable for UART0 signals
1 : Output Enable
0 : Output Disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>gpio0</name>
      <description>gpio0</description>
      <baseAddress>0x4004b000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPIO_Pin0</name>
        <value>0</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin1</name>
        <value>1</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin2</name>
        <value>2</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin3</name>
        <value>3</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin4</name>
        <value>4</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin5</name>
        <value>5</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin6</name>
        <value>6</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin7</name>
        <value>7</value>
      </interrupt>
      <registers>
        <register>
          <dim>256</dim>
          <dimIncrement>4</dimIncrement>
          <name>GPIODATA[%s]</name>
          <description>GPIO Data Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>At reading: The logical product of the address to be accessed and terminal status can be read.
 PADDR[9:2] &amp; GPIN[7:0]
At writing: The logical product of the address to be accessed and written data is set for the terminal.
 PADDR[9:2] &amp; PWDATA[7:0]</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIODIR</name>
          <description>GPIO Data Direction Register</description>
          <addressOffset>0x400</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DIR</name>
              <description>Sets the data direction of each GPIO pin.
 0b1: GPIO output
 0b0: GPIO input</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOIS</name>
          <description>GPIO Interrupt Sense Register</description>
          <addressOffset>0x404</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IS</name>
              <description>Sets the interrupt detection method of each GPIO pin. GPIOIEV specifies other settings.
 0b1: Level detection interrupt
 0b0: Edge detection interrupt</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOIBE</name>
          <description>GPIO Interrupt Both Edges Register</description>
          <addressOffset>0x408</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IBE</name>
              <description>Sets both-edge interrupt of each GPIO pin. GPIOIEV determines the edge to be used.
 0b1: Both-edge interrupt
 0b0: Single edge interrupt</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOIEV</name>
          <description>GPIO Interrupt Event Register</description>
          <addressOffset>0x40c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IEV</name>
              <description>Sets the edge interrupt method of each GPIO pin.
 0b1: Rising edge interrupt or High-level interrupt
 0b0: Falling edge interrupt or low-level interrupt</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOIE</name>
          <description>GPIO Interrupt Enable Register</description>
          <addressOffset>0x410</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IE</name>
              <description>Sets interrupt enable/mask for each GPIO pin.
 0b1: Does not mask the interrupt (interrupt enable)
 0b0: Masks the interrupt (interrupt disable)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIORIS</name>
          <description>GPIO Raw Interrupt Status Register</description>
          <addressOffset>0x414</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RIS</name>
              <description>Interrupt status before masking for each GPIO pin
 0b1: Interrupt request available
 0b0: No interrupt request</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOMIS</name>
          <description>GPIO Masked Interrupt Status Register</description>
          <addressOffset>0x418</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MIS</name>
              <description>Interrupt status after masking for each GPIO pin
 0b1: Interrupt request available
 0b0: No interrupt request</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOIC</name>
          <description>GPIO Interrupt Clear Register</description>
          <addressOffset>0x41c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IC</name>
              <description>Clears an interrupt for each GPIO pin.
 0b1: Clears the interrupt.
 0b0: Does nothing.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOITCR</name>
          <description>GPIO Integration Test Control Register</description>
          <addressOffset>0x600</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ITEN</name>
              <description>Integration test enable
0b1: Test mode
0b0: Normal operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOITIP1</name>
          <description>GPIO Integration test input read/set Register 1</description>
          <addressOffset>0x604</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>GPAFOUT</name>
              <description>For ITEM=1(Integration test mode), enables the GPAFOUT input signal to be controlled.
At reading: Reads the output status of Mux at the GPAFOUT last stage.
At writing: Enables alternate data to be written for GPAFOUT input.

For ITEM=0(Normal mod), the GPAFOUT input status can be read intact. No operation for writing.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOITIP2</name>
          <description>GPIO Integration test input read/set Register 2</description>
          <addressOffset>0x608</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>nGPAFEN</name>
              <description>For ITEM=1(Integration test mode), enables the nGPAFEN input signal to be controlled.
At reading: Reads the output status of Mux at the nGPAFEN last stage.
At writing: Enables alternate data to be written for nGPAFEN input.

For ITEM=0(Normal mod), the nGPAFEN input status can be read intact. No operation for writing.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOITOP1</name>
          <description>GPIO Integration test output read/set Register 1</description>
          <addressOffset>0x60c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>GPIOMIS</name>
              <description>For ITEM=1(Integration test mode), enables the GPIOMIS output signal to be controlled.
At reading: Returns 0.
At writing: Writes data to be output to GPIOMIS.

For ITEM=0(Normal mod), no operation for writing.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOITOP2</name>
          <description>GPIO Integration test output read/set Register 2</description>
          <addressOffset>0x610</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>GPIOINTR</name>
              <description>For ITEM=1(Integration test mode), enables the status of the GPIOINTR output signal to be read.
At reading: Reads the GPIOINTR status (GPIOINTR is a signal with GPIOMIS[7:0] being ORed).</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOITOP3</name>
          <description>GPIO Integration test output read/set Register 3</description>
          <addressOffset>0x614</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>GPAFIN</name>
              <description>For ITEM=1(Integration test mode), enables the GPIOAFIN output signal to be controlled.
At reading: Reads the output status of Mux at the GPAFIN last stage.
AT writing: Writes data to be output to GPAFIN.

For ITEM=0(Normal mod), the GPAFIN output status can be read intact. No operation for writing.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOPERIPHID0</name>
          <description>GPIO Peripheral ID0 Register</description>
          <addressOffset>0xfe0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x61</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Partnumber0</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Partnumber(Lower) 061=&gt;61</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOPERIPHID1</name>
          <description>GPIO Peripheral ID1 Register</description>
          <addressOffset>0xfe4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x10</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Designer0</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Designer(Lower) 41=&gt;1</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Partnumber1</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Partnumber(Upper) 061=&gt;0</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOPERIPHID2</name>
          <description>GPIO Peripheral ID2 Register</description>
          <addressOffset>0xfe8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x4</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Revision</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Revision: r1p0=&gt;0</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Designer1</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Designer(Upper) 41=&gt;4</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOPERIPHID3</name>
          <description>GPIO Peripheral ID3 Register</description>
          <addressOffset>0xfec</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Configuration</name>
              <description>Peripheral ID (this register stores a value from a hardware viewpoint.)
Configuration: 00</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOPCELLID0</name>
          <description>GPIO PrimeCell ID0 Register</description>
          <addressOffset>0xff0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xd</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID0</name>
              <description>PrimeCell ID (this register stores a value from a hardware viewpoint). Fixed value.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOPCELLID1</name>
          <description>GPIO PrimeCell ID1 Register</description>
          <addressOffset>0xff4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xf0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID1</name>
              <description>PrimeCell ID (this register stores a value from a hardware viewpoint). Fixed value.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOPCELLID2</name>
          <description>GPIO PrimeCell ID2 Register</description>
          <addressOffset>0xff8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x5</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID2</name>
              <description>PrimeCell ID (this register stores a value from a hardware viewpoint). Fixed value.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIOPCELLID3</name>
          <description>GPIO PrimeCell ID3 Register</description>
          <addressOffset>0xffc</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xb1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID3</name>
              <description>PrimeCell ID (this register stores a value from a hardware viewpoint). Fixed value.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="gpio0">
      <name>gpio1</name>
      <description>gpio1</description>
      <baseAddress>0x4004c000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPIO_Pin8</name>
        <value>8</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin9</name>
        <value>9</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin10</name>
        <value>10</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin11</name>
        <value>11</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin12</name>
        <value>12</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin13</name>
        <value>13</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin14</name>
        <value>14</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin15</name>
        <value>15</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="gpio0">
      <name>gpio2</name>
      <description>gpio2</description>
      <baseAddress>0x4004d000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPIO_Pin16</name>
        <value>16</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin17</name>
        <value>17</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin18</name>
        <value>18</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin19</name>
        <value>19</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin20</name>
        <value>20</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin21</name>
        <value>21</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin22</name>
        <value>22</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin23</name>
        <value>23</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="gpio0">
      <name>gpio3</name>
      <description>gpio3</description>
      <baseAddress>0x4004e000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPIO_Pin24</name>
        <value>24</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin25</name>
        <value>25</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin26</name>
        <value>26</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin27</name>
        <value>27</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin28</name>
        <value>28</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin29</name>
        <value>29</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin30</name>
        <value>30</value>
      </interrupt>
      <interrupt>
        <name>GPIO_Pin31</name>
        <value>31</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>uart0</name>
      <description>uart0</description>
      <baseAddress>0x40064000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART0</name>
        <value>40</value>
      </interrupt>
      <registers>
        <register>
          <name>UARTDR</name>
          <description>UART Data Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OE</name>
              <description>Overrun error 
0b1: Error occurrence
 If FIFO is full of data at data reception and reception data becomes ready to be stored, 0b1 is stored at next FIFO fetching. The data stored in FIFO remains unchanged and reception data in the shift register used before FIFO storing is overwritten.
0b0: No error 
 If FIFO becomes ready to store data, 0b0 is stored at next FIFO fetching.
</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BE</name>
              <description>Break error
0b1: Error occurrence
 Indicates that the break condition was detected (break status: Low input equal to or greater than "reception data + status bit). In FIFO mode, 0b1 is set when the reception data for which that condition was generated comes to the highest stage. The reception data after the break condition was detected is subject to marking (High status acceptance), resulting in a wait for the next start bit detection.
0b0: No error 
</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PE</name>
              <description>Parity error 
0b1: Error occurrence
 If the reception data does not satisfy the configured parity condition, 0b1 is set. In FIFO mode, 0b1 is set when the reception data for which that condition was generated comes to the highest stage.
0b0: No error
</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing error 
0b1: Error occurrence
 If the reception data does not satisfy the configured stop bit length, 0b1 is set. In FIFO mode, 0b1 is set when the reception data for which that condition was generated comes to the highest stage.
0b0: No error
</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>Send and receive data
  At reading: Data of reception FIFO is read.
  At writing: Data is written to transmission FIFO.
(Note) If transmission or reception is disabled midway, it stops after current data transfer is complete.
</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTRSR_ECR</name>
          <description>UART Receive status Register/Error clear Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OE</name>
              <description>At reading: Overrun error
0b1: Error occurrence
0b0: No error 
At writing: The error flag can be cleared by writing to this register, regardless of the data value.
</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BE</name>
              <description>At reading: Break error
0b1: Error occurrence
0b0: No error 
At writing: The error flag can be cleared by writing to this register, regardless of the data value.
</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE</name>
              <description>At reading: Parity error
0b1: Error occurrence
0b0: No error 
At writing: The error flag can be cleared by writing to this register, regardless of the data value.
</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FE</name>
              <description>At reading: Framing error
0b1: Error occurrence
0b0: No error 
At writing: The error flag can be cleared by writing to this register, regardless of the data value.
</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTFR</name>
          <description>UART Flag Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x90</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RI</name>
              <description>(Ring Indicator) nUARTRI terminal status
0b1:nUARTRI = Low input status
0b0:nUARTRI = High input status</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TXFE</name>
              <description>Transmission FIFO Empty
0b1: Transmission FIFO empty (FIFO mode)/transmission retention register empty (FIFO disable)
0b0: Data existence in transmission FIFO (FIFO mode)/data existence in the transmission retention register (FIFO disable)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXFF</name>
              <description>Reception FIFO Full
0b1: Reception FIFO full of data (FIFO mode)/reception retention register full of data (FIFO disable)
0b0: Reception FIFO not full of data (FIFO mode)/reception retention register not full of data(FIFO disable)</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TXFF</name>
              <description>Transmission FIFO Full
0b1: Transmission FIFO full of data (FIFO mode)/transmission retention register full of data (FIFO disable)
0b0: Transmission FIFO not full of data (FIFO mode)/transmission retention register not full of data(FIFO disable)</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXFE</name>
              <description>Reception FIFO Empty
0b1: Reception FIFO empty (FIFO mode)/reception retention register empty (FIFO disable)
0b0: Data existence in reception FIFO (FIFO mode)/data existence in the reception retention register (FIFO disable)</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BUSY</name>
              <description>Busy status
0b1: Data transmission in progress
0b0: Idle status without transmission data</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CTS</name>
              <description>nUARTCTS terminal status (Clear To Send)
0b1:nUARTCTS =Low input status
0b0:nUARTCTS =High input status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTIBRD</name>
          <description>UART Integer part of the Baud Rate Divisor Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BAUD_DIVINT</name>
              <description>For baud rate generation (integer value)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTFBRD</name>
          <description>UART Fractional part of the Baud Rate Divisor Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BAUD_DIVFRAC</name>
              <description>For baud rate generation (fractional value)
The baud rate divisor can be obtained as follows:
Baud rate divisor BAUDDIV =(FUARTCLK/(16 * baud rate)
FUARTCLK is a UART reference clock frequency.
BAUDDIV consists of an integer value (BAUD DIVINT) and fractional value (BAUD DIVFRAC).

(Note) Transmission and reception operations are disabled if both BAUD DIVINT and BAUD DIVFRAC are set to 0x00.
</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTLCR_H</name>
          <description>UART Line control register</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SPS</name>
              <description>Stick parity selection
0b1: Enable
  With PEN=1, EPS=0, and SPS=1, transmission or reception is checked with parity bit =1.
  With PEN=1, EPS=1, and SPS=1, transmission or reception is checked with parity bit =0.
0b0: Disable
</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WLE</name>
              <description>Transfer bit length 
0b11: 8-bit length
0b10: 7-bit length
0b01: 6-bit length
0b00: 5-bit length</description>
              <bitRange>[6:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FEN</name>
              <description>FIFO enable
0b1: Enable. FIFO mode is entered.
0b0: Disable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STP2</name>
              <description>Stop bit length selection
0b1: 2-bit length
0b0: 1-bit length</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even parity selection
0b1: Even parity
0b0: Odd parity</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity enable
0b1: Enable
0b0: Disable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BRK</name>
              <description>Break transmission
0b1:Break transmission
0b0: Normal transmission
(Note) Data needs to be written in the following order in setting the UARTTIBRD, UARTTFBRD, and UARTLCR_H registers.
    UARTLCR_H writing should be done last.
   (Example 1) UARTIBRD writing, UARTFBRD writing, UARTLCR_H writing
   (Example 2) UARTFBRD writing, UARTIBRD writing, UARTLCR_H writing
</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTCR</name>
          <description>UART Control Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x300</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CTSEn</name>
              <description>CTS hardware flow control
0b1: Enable. Data is not transmitted until the nUARTCTS signal is asserted.
0b0: Disable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTSEn</name>
              <description>RTS hardware flow control
0b1: Enable. Data is requested only when reception FIFO contains space for receiving that data.
0b0: Disable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTS</name>
              <description>nUARTRTS output control
0b1:nUARTRTS=Low output
0b0:nUARTRTS=High output</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXE</name>
              <description>Reception enable
0b1: Enable. If reception is disabled midway, it stops after data being currently received has been received. 
0b0: Disable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXE</name>
              <description>Transmission enable
0b1: Enable. If transmission is disabled midway, it stops after data being currently transmitted has been transmitted. 
0b0: Disable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LBE</name>
              <description>Loopback enable
0b1: Enable
0b0: Disable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTEN</name>
              <description>UART enable
0b1: Enable. If transmission or reception is disabled midway, it stops after completing the current transmission or reception processing.
0b0: Disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTIFLS</name>
          <description>UART Interrupt FIFO Level Select Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x12</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RXIFLSEL</name>
              <description>Reception interrupt FIFO level selection (trigger occurs when FIFO becomes equal to or greater than the setting level.)
0b111 - 0b101:reserved
0b100: Reception FIFO&gt;= 7/8 Full
0b011: Reception FIFO&gt;= 3/4 Full
0b010: Reception FIFO&gt;= 1/2 Full
0b001: Reception FIFO&gt;= 1/4 Full
0b000: Reception FIFO&gt;= 1/8 Full
</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXIFLSEL</name>
              <description>Transmission interrupt FIFO level selection (trigger occurs when FIFO becomes equal to or less than the setting level.)
0b111 - 0b101:reserved
0b100: Transmission FIFO&lt;= 7/8 Full
0b011: Transmission FIFO&lt;= 3/4 Full
0b010: Transmission FIFO&lt;= 1/2 Full
0b001: Transmission FIFO&lt;= 1/4 Full
0b000: Transmission FIFO&lt;= 1/8 Full
(Note) For UART, the 16byte FIFO is configured. So, each FIFO level indicates the following size.
         1/8 Full = 2byte, 1/4 Full = 4byte, 1/2 Full = 8byte, 3/4 Full = 12byte, 7/8 Full = 14byte</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTIMSC</name>
          <description>UART Interrupt Mask Set/Clear</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OEIM</name>
              <description>Overrun error interrupt
0b1: No interrupt mask (interrupt enable)
0b0: Interrupt mask (interrupt disable)</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BEIM</name>
              <description>Break error  interrupt
0b1: No interrupt mask (interrupt enable)
0b0: Interrupt mask (interrupt disable)</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEIM</name>
              <description>Parity error  interrupt
0b1: No interrupt mask (interrupt enable)
0b0: Interrupt mask (interrupt disable)</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FEIM</name>
              <description>Framing error  interrupt
0b1: No interrupt mask (interrupt enable)
0b0: Interrupt mask (interrupt disable)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTIM</name>
              <description>Reception timeout  interrupt
0b1: No interrupt mask (interrupt enable)
0b0: Interrupt mask (interrupt disable)</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXIM</name>
              <description>Transmission interrupt
0b1: No interrupt mask (interrupt enable)
0b0: Interrupt mask (interrupt disable)</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXIM</name>
              <description>Reception interrupt
0b1: No interrupt mask (interrupt enable)
0b0: Interrupt mask (interrupt disable)</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTSMIM</name>
              <description>nUARTCTS modem interrupt
0b1: No interrupt mask (interrupt enable)
0b0: Interrupt mask (interrupt disable)</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTRIS</name>
          <description>UART Raw Interrupt Status Register</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OERIS</name>
              <description>Overrun error interrupt
0b1: Interrupt request available (UART interrupt occurrence before masking)
0b0: No interrupt request (UART interrupt occurrence before masking)
</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BERIS</name>
              <description>Break error interrupt
0b1: Interrupt request available (UART interrupt occurrence before masking)
0b0: No interrupt request (UART interrupt occurrence before masking)
</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PERIS</name>
              <description>Parity error interrupt
0b1: Interrupt request available (UART interrupt occurrence before masking)
0b0: No interrupt request (UART interrupt occurrence before masking)
</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FERIS</name>
              <description>Framing error interrupt
0b1: Interrupt request available (UART interrupt occurrence before masking)
0b0: No interrupt request (UART interrupt occurrence before masking)
</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RTRIS</name>
              <description>Reception timeout interrupt
0b1: Interrupt request available (UART interrupt occurrence before masking)
0b0: No interrupt request (UART interrupt occurrence before masking)
(Note) Unlike other bits, RTRIS does not become 0b1 until RTIM=1 is set.
</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TXRIS</name>
              <description>Transmission interrupt
0b1: Interrupt request available (UART interrupt occurrence before masking)
0b0: No interrupt request (UART interrupt occurrence before masking)
</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXRIS</name>
              <description>Reception interrupt
0b1: Interrupt request available (UART interrupt occurrence before masking)
0b0: No interrupt request (UART interrupt occurrence before masking)
</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CTSMRIS</name>
              <description>nUARTCTS modem interrupt
0b1: Interrupt request available (UART interrupt occurrence before masking)
0b0: No interrupt (UART interrupt occurrence before masking)
The value depends on wire connection. An interrupt request occurs every time the signal state changes.
</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTMIS</name>
          <description>UART Masked Interrupt Status Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OEMIS</name>
              <description>Overrun error interrupt</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BEMIS</name>
              <description>Break error interrupt</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PEMIS</name>
              <description>Parity error interrupt</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FEMIS</name>
              <description>Framing error interrupt</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RTMIS</name>
              <description>Reception timeout interrupt</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TXMIS</name>
              <description>Transmission interrupt</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXMIS</name>
              <description>Reception interrupt</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CTSMMIS</name>
              <description>nUARTCTS modem interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTICR</name>
          <description>UART Interrupt Clear Register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>OEIC</name>
              <description>Overrun error interrupt
0b1: Interrupt request clear
0b0: No operation</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BEIC</name>
              <description>Break error interrupt
0b1: Interrupt request clear
0b0: No operation</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEIC</name>
              <description>Parity error interrupt
0b1: Interrupt request clear
0b0: No operation</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FEIC</name>
              <description>Framing error interrupt
0b1: Interrupt request clear
0b0: No operation</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTIC</name>
              <description>Reception timeout interrupt
0b1: Interrupt request clear
0b0: No operation</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXIC</name>
              <description>Transmission interrupt
0b1: Interrupt request clear
0b0: No operation</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXIC</name>
              <description>Reception interrupt
0b1: Interrupt request clear
0b0: No operation</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CTSMIC</name>
              <description>nUARTCTS modem interrupt
0b1: Interrupt request clear
0b0: No operation</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTDMACR</name>
          <description>UART DMA Control Register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>DMAONERR</name>
              <description>DMA on Error
0b1: Disables the DMA request if UART generates Error interrupt.
0b0: Normal operation</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXDMAE</name>
              <description>Transmission FIFO DMA enable
0b1: DMA request enable
0b0: No DMA request</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMAE</name>
              <description>Reception FIFO DMA enable
0b1: DMA request enable
0b0: No DMA request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTTCR</name>
          <description>UART Test Control Register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TESTFIFO</name>
              <description>Test FIFO enable
 0b1: Test mode
 0b0: Normal operation</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITEN</name>
              <description>Integration test enable
 0b1: Test mode
 0b0: Normal operation</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTITIP</name>
          <description>UART Integration Test InPut Register</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>UARTTXDMACLR</name>
              <description>AT writing, output to the UARTTXDMACLR terminal
At reading, reading of the UARTTXDMACLR terminal status</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTRXDMACLR</name>
              <description>AT writing, output to the UARTRXDMACLR terminal
At reading, reading of the UARTRXDMACLR terminal status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>nUARTCTS</name>
              <description>At reading, reads the nUARTCTS terminal status.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>UARTRXD</name>
              <description>At reading, reads the UARTRXD terminal status.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTITOP</name>
          <description>UART Integration Test OutPut Register</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>UARTTXDMASREQ</name>
              <description>At writing, makes output to the UARTTXDMASREQ terminal.
At reading, reads the UARTTXDMASREQ terminal status.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTTXDMABREQ</name>
              <description>At writing, makes output to the UARTTXDMABREQ terminal.
At reading, reads the UARTTXDMABREQ terminal status.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTRXDMASREQ</name>
              <description>At writing, makes output to the UARTRXDMASREQ terminal.
At reading, reads the UARTRXDMASREQ terminal status.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTRXDMABREQ</name>
              <description>At writing, makes output to the UARTRXDMABREQ terminal.
At reading, reads the UARTRXDMABREQ terminal status.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTMSINTR</name>
              <description>At writing, makes output to the UARTMSINTR terminal.
At reading, reads the UARTMSINTR terminal status.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTRXINTR</name>
              <description>At writing, makes output to the UARTRXINTR terminal.
At reading, reads the UARTRXINTR terminal status.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTTXINTR</name>
              <description>At writing, makes output to the UARTTXINTR terminal.
At reading, reads the UARTTXINTR terminal status.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTRTINTR</name>
              <description>At writing, makes output to the UARTRTINTR terminal.
At reading, reads the UARTRTINTR terminal status.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTEINTR</name>
              <description>At writing, makes output to the UARTEINTR terminal.
At reading, reads the UARTEINTR terminal status.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTINTR</name>
              <description>At writing, makes output to the UARTINTR terminal.
At reading, reads the UARTINTR terminal status.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>nUARTRTS</name>
              <description>At writing, makes output to the nUARTRTS terminal.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UARTTXD</name>
              <description>At writing, makes output to the UARTTXD terminal.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTTDR</name>
          <description>UART Test Data Register</description>
          <addressOffset>0x8c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>UARTTDR</name>
              <description>At writing, data is written in reception FIFO.
At reading, transmission FIFO is read.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPERIPHID0</name>
          <description>UART Peripheral ID0 Register</description>
          <addressOffset>0xfe0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x11</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Partnumber0</name>
              <description>Partnumber(Lower) 011 =&gt;11</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPERIPHID1</name>
          <description>UART Peripheral ID1 Register</description>
          <addressOffset>0xfe4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x10</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Designer0</name>
              <description>Designer(Lower) 41=&gt;1</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Partnumber1</name>
              <description>Partnumber(Upper) 011=&gt;0</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPERIPHID2</name>
          <description>UART Peripheral ID2 Register</description>
          <addressOffset>0xfe8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x24</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Revision</name>
              <description>Revision:  r1p4 =&gt;2</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Designer1</name>
              <description>Designer(Upper) 41=&gt;4</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPERIPHID3</name>
          <description>UART Peripheral ID3 Register</description>
          <addressOffset>0xfec</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Configuration</name>
              <description>Configuration: 00</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCELLID0</name>
          <description>UART PrimeCell ID0 Register</description>
          <addressOffset>0xff0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xd</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID0</name>
              <description>Fixed value</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCELLID1</name>
          <description>UART PrimeCell ID1 Register</description>
          <addressOffset>0xff4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xf0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID1</name>
              <description>Fixed value</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCELLID2</name>
          <description>UART PrimeCell ID2 Register</description>
          <addressOffset>0xff8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x5</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID2</name>
              <description>Fixed value</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCELLID3</name>
          <description>UART PrimeCell ID3 Register</description>
          <addressOffset>0xffc</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0xb1</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>PCellID3</name>
              <description>Fixed value</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="uart0">
      <name>uart1</name>
      <description>uart1</description>
      <baseAddress>0x40065000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART1</name>
        <value>41</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="uart0">
      <name>uart2</name>
      <description>uart2</description>
      <baseAddress>0x40070000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART2</name>
        <value>42</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>fpu</name>
      <description>Floating Point system registers</description>
      <baseAddress>0xe000ef34</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x14</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>FPU</name>
        <value>79</value>
      </interrupt>
      <registers>
        <register>
          <name>FPCCR</name>
          <description>FP Context Control Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xc0000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ASPEN</name>
              <description>Enables CONTROL&lt;2&gt; setting on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit.
0 = Disable CONTROL&lt;2&gt; setting on execution of a floating-point instruction.
1 = Enable CONTROL&lt;2&gt; setting on execution of a floating-point instruction.
</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LSPEN</name>
              <description>0 = Disable automatic lazy state preservation for floating-point context.
1 = Enable automatic lazy state preservation for floating-point context.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MONRDY</name>
              <description>0 = DebugMonitor is disabled or priority did not permit setting MON_PEND when the floating-point stack frame was allocated.
1 = DebugMonitor is enabled and priority permits setting MON_PEND when the floating-point stack frame was allocated.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BFRDY</name>
              <description>0 = BusFault is disabled or priority did not permit setting the BusFault handler to the pending state when the floating-point stack frame was allocated.
1 = BusFault is enabled and priority permitted setting the BusFault handler to the pending state when the floating-point stack frame was allocated.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MMRDY</name>
              <description>0 = MemManage is disabled or priority did not permit setting the MemManage handler to the pending state when the floating-point stack frame was allocated.
1 = MemManage is enabled and priority permitted setting the MemManage handler to the pending state when the floating-point stack frame was allocated.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HFRDY</name>
              <description>0 = Priority did not permit setting the HardFault handler to the pending state when the floating-point stack frame was allocated.
1 = Priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>THREAD</name>
              <description>0 = Mode was not Thread Mode when the floating-point stack frame was allocated.
1 = Mode was Thread Mode when the floating-point stack frame was allocated.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USER</name>
              <description>0 = Privilege level was not user when the floating-point stack frame was allocated.
1 = Privilege level was user when the floating-point stack frame was allocated.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LSPACT</name>
              <description>0 = Lazy state preservation is not active.
1 = Lazy state preservation is active. floating-point stack frame has been allocated but saving state to it has been deferred.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FPCAR</name>
          <description>FP Context Address Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADDRESS</name>
              <description>The location of the unpopulated floating-point register space allocated on an exception stack frame.</description>
              <bitRange>[31:3]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FPDSCR</name>
          <description>FP Default Status Control Register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>AHP</name>
              <description>Default value for FPSCR.AHP</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DN</name>
              <description>Default value for FPSCR.DN</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FZ</name>
              <description>Default value for FPSCR.FZ</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RMode</name>
              <description>Default value for FPSCR.RMode</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>MVFR0</name>
          <description>Media and VFP Feature Register 0</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x10110021</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MVFR0</name>
              <description>Media and VFP Feature Register 0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>MVFR1</name>
          <description>Media and VFP Feature Register 1</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x11000011</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>MVFR1</name>
              <description>Media and VFP Feature Register 1</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>