/* Generated by Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os) */

module design107_5_8_top(clk, rst, in, out);
  input clk;
  input [31:0] in;
  input rst;
  output [31:0] out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2597/design107_5_8_top/./rtl/design107_5_8_top.v:7.8-7.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2597/design107_5_8_top/./rtl/design107_5_8_top.v:7.8-7.11" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2597/design107_5_8_top/./rtl/design107_5_8_top.v:8.20-8.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2597/design107_5_8_top/./rtl/design107_5_8_top.v:8.20-8.22" *)
  wire [31:0] in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2597/design107_5_8_top/./rtl/design107_5_8_top.v:7.12-7.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2597/design107_5_8_top/./rtl/design107_5_8_top.v:7.12-7.15" *)
  wire rst;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2597/design107_5_8_top/./rtl/design107_5_8_top.v:9.21-9.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2597/design107_5_8_top/./rtl/design107_5_8_top.v:9.21-9.24" *)
  wire [31:0] out;
  fabric_design107_5_8_top \$auto$rs_design_edit.cc:561:execute$132167  (
    .clk(clk),
    .in(in),
    .out(out),
    .rst(rst)
  );
  interface_design107_5_8_top \$auto$rs_design_edit.cc:563:execute$132168  (
  );
endmodule

module interface_design107_5_8_top();
endmodule
