
103C8T6_Remote_Transmitter_Ver_002.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052c8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000908  080053d4  080053d4  000063d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cdc  08005cdc  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005cdc  08005cdc  00006cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ce4  08005ce4  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ce4  08005ce4  00006ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ce8  08005ce8  00006ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005cec  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f8  20000060  08005d4c  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000858  08005d4c  00007858  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c0e2  00000000  00000000  00007089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ff6  00000000  00000000  0001316b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b50  00000000  00000000  00015168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008e3  00000000  00000000  00015cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001800e  00000000  00000000  0001659b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ede9  00000000  00000000  0002e5a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089c88  00000000  00000000  0003d392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c701a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034d8  00000000  00000000  000c7060  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000ca538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	080053bc 	.word	0x080053bc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	080053bc 	.word	0x080053bc

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b0aa      	sub	sp, #168	@ 0xa8
 8000174:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000176:	f001 fafd 	bl	8001774 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800017a:	f000 fb37 	bl	80007ec <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800017e:	f000 fc4b 	bl	8000a18 <MX_GPIO_Init>
	MX_ADC1_Init();
 8000182:	f000 fb89 	bl	8000898 <MX_ADC1_Init>
	MX_I2C1_Init();
 8000186:	f000 fbc5 	bl	8000914 <MX_I2C1_Init>
	MX_USART2_UART_Init();
 800018a:	f000 fbf1 	bl	8000970 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 800018e:	f000 fc19 	bl	80009c4 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */

	HAL_UART_Receive_IT(&huart3, &rx3_byte, 1);
 8000192:	2201      	movs	r2, #1
 8000194:	49b9      	ldr	r1, [pc, #740]	@ (800047c <main+0x30c>)
 8000196:	48ba      	ldr	r0, [pc, #744]	@ (8000480 <main+0x310>)
 8000198:	f003 fe01 	bl	8003d9e <HAL_UART_Receive_IT>

	// init SSD1306
	SSD1306_Init();
 800019c:	f000 ffe6 	bl	800116c <SSD1306_Init>

	// startup banner on OLED and UART2
	SSD1306_Clear();
 80001a0:	f001 f876 	bl	8001290 <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "Serial Communication");
 80001a4:	4ab7      	ldr	r2, [pc, #732]	@ (8000484 <main+0x314>)
 80001a6:	2100      	movs	r1, #0
 80001a8:	2000      	movs	r0, #0
 80001aa:	f001 f8df 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 12, "ESP32 <-> STM32");
 80001ae:	4ab6      	ldr	r2, [pc, #728]	@ (8000488 <main+0x318>)
 80001b0:	210c      	movs	r1, #12
 80001b2:	2000      	movs	r0, #0
 80001b4:	f001 f8da 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 26, "RX= PB11  TX= PB10");
 80001b8:	4ab4      	ldr	r2, [pc, #720]	@ (800048c <main+0x31c>)
 80001ba:	211a      	movs	r1, #26
 80001bc:	2000      	movs	r0, #0
 80001be:	f001 f8d5 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_Update();
 80001c2:	f001 f829 	bl	8001218 <SSD1306_Update>

	HAL_Delay(5000);
 80001c6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80001ca:	f001 fb35 	bl	8001838 <HAL_Delay>

	UART2_Print("=====================================\r\n");
 80001ce:	48b0      	ldr	r0, [pc, #704]	@ (8000490 <main+0x320>)
 80001d0:	f000 fc5c 	bl	8000a8c <UART2_Print>
	UART2_Print("Serial Communication of ESP32 and STM32\r\n");
 80001d4:	48af      	ldr	r0, [pc, #700]	@ (8000494 <main+0x324>)
 80001d6:	f000 fc59 	bl	8000a8c <UART2_Print>
	UART2_Print("RX = PB11   (STM32 RX <- ESP TX)\r\n");
 80001da:	48af      	ldr	r0, [pc, #700]	@ (8000498 <main+0x328>)
 80001dc:	f000 fc56 	bl	8000a8c <UART2_Print>
	UART2_Print("TX = PB10   (STM32 TX -> ESP RX)\r\n");
 80001e0:	48ae      	ldr	r0, [pc, #696]	@ (800049c <main+0x32c>)
 80001e2:	f000 fc53 	bl	8000a8c <UART2_Print>
	UART2_Print("=====================================\r\n");
 80001e6:	48aa      	ldr	r0, [pc, #680]	@ (8000490 <main+0x320>)
 80001e8:	f000 fc50 	bl	8000a8c <UART2_Print>

	// Initial locked pass screen
	memset(btn_counts, 0, sizeof(btn_counts));
 80001ec:	2228      	movs	r2, #40	@ 0x28
 80001ee:	2100      	movs	r1, #0
 80001f0:	48ab      	ldr	r0, [pc, #684]	@ (80004a0 <main+0x330>)
 80001f2:	f004 fc43 	bl	8004a7c <memset>
	ui_state = 0; // locked idle
 80001f6:	4bab      	ldr	r3, [pc, #684]	@ (80004a4 <main+0x334>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	601a      	str	r2, [r3, #0]
	memset(passbuf, 0, sizeof(passbuf));
 80001fc:	2205      	movs	r2, #5
 80001fe:	2100      	movs	r1, #0
 8000200:	48a9      	ldr	r0, [pc, #676]	@ (80004a8 <main+0x338>)
 8000202:	f004 fc3b 	bl	8004a7c <memset>
	passlen = 0;
 8000206:	4ba9      	ldr	r3, [pc, #676]	@ (80004ac <main+0x33c>)
 8000208:	2200      	movs	r2, #0
 800020a:	701a      	strb	r2, [r3, #0]

	SSD1306_Clear();
 800020c:	f001 f840 	bl	8001290 <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "Welcome");
 8000210:	4aa7      	ldr	r2, [pc, #668]	@ (80004b0 <main+0x340>)
 8000212:	2100      	movs	r1, #0
 8000214:	2000      	movs	r0, #0
 8000216:	f001 f8a9 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 12, "Press BTN:3 x10 ->");
 800021a:	4aa6      	ldr	r2, [pc, #664]	@ (80004b4 <main+0x344>)
 800021c:	210c      	movs	r1, #12
 800021e:	2000      	movs	r0, #0
 8000220:	f001 f8a4 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 24, "Number Mode");
 8000224:	4aa4      	ldr	r2, [pc, #656]	@ (80004b8 <main+0x348>)
 8000226:	2118      	movs	r1, #24
 8000228:	2000      	movs	r0, #0
 800022a:	f001 f89f 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 36, "Press BTN:1 x10 ->");
 800022e:	4aa3      	ldr	r2, [pc, #652]	@ (80004bc <main+0x34c>)
 8000230:	2124      	movs	r1, #36	@ 0x24
 8000232:	2000      	movs	r0, #0
 8000234:	f001 f89a 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 48, "Arrow Mode");
 8000238:	4aa1      	ldr	r2, [pc, #644]	@ (80004c0 <main+0x350>)
 800023a:	2130      	movs	r1, #48	@ 0x30
 800023c:	2000      	movs	r0, #0
 800023e:	f001 f895 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_Update();
 8000242:	f000 ffe9 	bl	8001218 <SSD1306_Update>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		uint8_t ch;
		while (rbuf_pop(&ch)) {
 8000246:	e2c2      	b.n	80007ce <main+0x65e>
			// build a line until newline
			if (ch == '\n') {
 8000248:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800024c:	2b0a      	cmp	r3, #10
 800024e:	f040 8285 	bne.w	800075c <main+0x5ec>
				line[line_idx] = 0;
 8000252:	4b9c      	ldr	r3, [pc, #624]	@ (80004c4 <main+0x354>)
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	461a      	mov	r2, r3
 8000258:	4b9b      	ldr	r3, [pc, #620]	@ (80004c8 <main+0x358>)
 800025a:	2100      	movs	r1, #0
 800025c:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 800025e:	4b99      	ldr	r3, [pc, #612]	@ (80004c4 <main+0x354>)
 8000260:	2200      	movs	r2, #0
 8000262:	701a      	strb	r2, [r3, #0]

				// print raw received line to UART2 as monitor
				char outline[64];
				snprintf(outline, sizeof(outline), "RX3: %s\r\n", line);
 8000264:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000268:	4b97      	ldr	r3, [pc, #604]	@ (80004c8 <main+0x358>)
 800026a:	4a98      	ldr	r2, [pc, #608]	@ (80004cc <main+0x35c>)
 800026c:	2140      	movs	r1, #64	@ 0x40
 800026e:	f004 fbad 	bl	80049cc <sniprintf>
				UART2_Print(outline);
 8000272:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000276:	4618      	mov	r0, r3
 8000278:	f000 fc08 	bl	8000a8c <UART2_Print>

				// handle BTN: messages
				if (strncmp(line, "BTN:", 4) == 0) {
 800027c:	2204      	movs	r2, #4
 800027e:	4994      	ldr	r1, [pc, #592]	@ (80004d0 <main+0x360>)
 8000280:	4891      	ldr	r0, [pc, #580]	@ (80004c8 <main+0x358>)
 8000282:	f004 fc03 	bl	8004a8c <strncmp>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	f040 82a0 	bne.w	80007ce <main+0x65e>
					if (btn_counts[9] >= 10) {
 800028e:	4b84      	ldr	r3, [pc, #528]	@ (80004a0 <main+0x330>)
 8000290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000292:	2b09      	cmp	r3, #9
 8000294:	dd02      	ble.n	800029c <main+0x12c>
						ResetToPasscodeScreen();
 8000296:	f000 fd71 	bl	8000d7c <ResetToPasscodeScreen>
						continue;
 800029a:	e298      	b.n	80007ce <main+0x65e>
					}

					int bid = atoi(&line[4]);
 800029c:	488d      	ldr	r0, [pc, #564]	@ (80004d4 <main+0x364>)
 800029e:	f004 fb0d 	bl	80048bc <atoi>
 80002a2:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
					if (bid >= 1 && bid <= 9) {
 80002a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f340 828f 	ble.w	80007ce <main+0x65e>
 80002b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002b4:	2b09      	cmp	r3, #9
 80002b6:	f300 828a 	bgt.w	80007ce <main+0x65e>
						// increment counter for that button (trigger counters)
						btn_counts[bid]++;
 80002ba:	4a79      	ldr	r2, [pc, #484]	@ (80004a0 <main+0x330>)
 80002bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002c4:	1c5a      	adds	r2, r3, #1
 80002c6:	4976      	ldr	r1, [pc, #472]	@ (80004a0 <main+0x330>)
 80002c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

						// print counter
						char tmp[48];
						snprintf(tmp, sizeof(tmp), "BTN %d count=%d\r\n", bid,
 80002d0:	4a73      	ldr	r2, [pc, #460]	@ (80004a0 <main+0x330>)
 80002d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002da:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80002de:	9300      	str	r3, [sp, #0]
 80002e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002e4:	4a7c      	ldr	r2, [pc, #496]	@ (80004d8 <main+0x368>)
 80002e6:	2130      	movs	r1, #48	@ 0x30
 80002e8:	f004 fb70 	bl	80049cc <sniprintf>
								btn_counts[bid]);
						UART2_Print(tmp);
 80002ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80002f0:	4618      	mov	r0, r3
 80002f2:	f000 fbcb 	bl	8000a8c <UART2_Print>

						// check triggers for mode switching
						if (btn_counts[1] >= 10) {
 80002f6:	4b6a      	ldr	r3, [pc, #424]	@ (80004a0 <main+0x330>)
 80002f8:	685b      	ldr	r3, [r3, #4]
 80002fa:	2b09      	cmp	r3, #9
 80002fc:	dd22      	ble.n	8000344 <main+0x1d4>
							ui_state = 2; // Arrow Mode
 80002fe:	4b69      	ldr	r3, [pc, #420]	@ (80004a4 <main+0x334>)
 8000300:	2202      	movs	r2, #2
 8000302:	601a      	str	r2, [r3, #0]
							btn_counts[1] = 0; // reset trigger counter only
 8000304:	4b66      	ldr	r3, [pc, #408]	@ (80004a0 <main+0x330>)
 8000306:	2200      	movs	r2, #0
 8000308:	605a      	str	r2, [r3, #4]
							UART2_Print("Mode -> ARROW MODE\r\n");
 800030a:	4874      	ldr	r0, [pc, #464]	@ (80004dc <main+0x36c>)
 800030c:	f000 fbbe 	bl	8000a8c <UART2_Print>
							SSD1306_Clear();
 8000310:	f000 ffbe 	bl	8001290 <SSD1306_Clear>
							SSD1306_WriteStringXY(0, 0, "MODE: ARROW");
 8000314:	4a72      	ldr	r2, [pc, #456]	@ (80004e0 <main+0x370>)
 8000316:	2100      	movs	r1, #0
 8000318:	2000      	movs	r0, #0
 800031a:	f001 f827 	bl	800136c <SSD1306_WriteStringXY>
							SSD1306_WriteStringXY(0, 14,
 800031e:	4a71      	ldr	r2, [pc, #452]	@ (80004e4 <main+0x374>)
 8000320:	210e      	movs	r1, #14
 8000322:	2000      	movs	r0, #0
 8000324:	f001 f822 	bl	800136c <SSD1306_WriteStringXY>
									"Buttons act as arrows");
							SSD1306_Update();
 8000328:	f000 ff76 	bl	8001218 <SSD1306_Update>
							HAL_Delay(600);
 800032c:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000330:	f001 fa82 	bl	8001838 <HAL_Delay>
							ShowMainMenu(cursor); // if unlocked later, menu will show; for now show menu preview
 8000334:	4b6c      	ldr	r3, [pc, #432]	@ (80004e8 <main+0x378>)
 8000336:	781b      	ldrb	r3, [r3, #0]
 8000338:	4618      	mov	r0, r3
 800033a:	f000 fc81 	bl	8000c40 <ShowMainMenu>
							reset_all_btn_counts(); // optional: clear others to avoid accidental triggers
 800033e:	f000 fd03 	bl	8000d48 <reset_all_btn_counts>
							continue;
 8000342:	e244      	b.n	80007ce <main+0x65e>
						}
						if (btn_counts[3] >= 10) {
 8000344:	4b56      	ldr	r3, [pc, #344]	@ (80004a0 <main+0x330>)
 8000346:	68db      	ldr	r3, [r3, #12]
 8000348:	2b09      	cmp	r3, #9
 800034a:	dd15      	ble.n	8000378 <main+0x208>
							ui_state = 1; // Number Mode
 800034c:	4b55      	ldr	r3, [pc, #340]	@ (80004a4 <main+0x334>)
 800034e:	2201      	movs	r2, #1
 8000350:	601a      	str	r2, [r3, #0]
							btn_counts[3] = 0;
 8000352:	4b53      	ldr	r3, [pc, #332]	@ (80004a0 <main+0x330>)
 8000354:	2200      	movs	r2, #0
 8000356:	60da      	str	r2, [r3, #12]
							UART2_Print("Mode -> NUMBER MODE\r\n");
 8000358:	4864      	ldr	r0, [pc, #400]	@ (80004ec <main+0x37c>)
 800035a:	f000 fb97 	bl	8000a8c <UART2_Print>
							// prepare pass screen
							passlen = 0;
 800035e:	4b53      	ldr	r3, [pc, #332]	@ (80004ac <main+0x33c>)
 8000360:	2200      	movs	r2, #0
 8000362:	701a      	strb	r2, [r3, #0]
							memset(passbuf, 0, sizeof(passbuf));
 8000364:	2205      	movs	r2, #5
 8000366:	2100      	movs	r1, #0
 8000368:	484f      	ldr	r0, [pc, #316]	@ (80004a8 <main+0x338>)
 800036a:	f004 fb87 	bl	8004a7c <memset>
							DrawPassScreen();
 800036e:	f000 fc15 	bl	8000b9c <DrawPassScreen>
							reset_all_btn_counts();
 8000372:	f000 fce9 	bl	8000d48 <reset_all_btn_counts>
							continue;
 8000376:	e1f0      	b.n	800075a <main+0x5ea>
						}

						// If currently in Number Mode: append digits to pass (rate-limited)
						if (ui_state == 1) {
 8000378:	4b4a      	ldr	r3, [pc, #296]	@ (80004a4 <main+0x334>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	2b01      	cmp	r3, #1
 800037e:	f040 80c7 	bne.w	8000510 <main+0x3a0>
							uint32_t now = HAL_GetTick();
 8000382:	f001 fa4f 	bl	8001824 <HAL_GetTick>
 8000386:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
							if (now - last_digit_time >= 200) { // 200ms rate limit
 800038a:	4b59      	ldr	r3, [pc, #356]	@ (80004f0 <main+0x380>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8000392:	1ad3      	subs	r3, r2, r3
 8000394:	2bc7      	cmp	r3, #199	@ 0xc7
 8000396:	f240 81df 	bls.w	8000758 <main+0x5e8>
								if (passlen < 4) {
 800039a:	4b44      	ldr	r3, [pc, #272]	@ (80004ac <main+0x33c>)
 800039c:	781b      	ldrb	r3, [r3, #0]
 800039e:	2b03      	cmp	r3, #3
 80003a0:	d825      	bhi.n	80003ee <main+0x27e>
									passbuf[passlen++] = '0' + bid;
 80003a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80003a6:	b2da      	uxtb	r2, r3
 80003a8:	4b40      	ldr	r3, [pc, #256]	@ (80004ac <main+0x33c>)
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	1c59      	adds	r1, r3, #1
 80003ae:	b2c8      	uxtb	r0, r1
 80003b0:	493e      	ldr	r1, [pc, #248]	@ (80004ac <main+0x33c>)
 80003b2:	7008      	strb	r0, [r1, #0]
 80003b4:	4619      	mov	r1, r3
 80003b6:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 80003ba:	b2da      	uxtb	r2, r3
 80003bc:	4b3a      	ldr	r3, [pc, #232]	@ (80004a8 <main+0x338>)
 80003be:	545a      	strb	r2, [r3, r1]
									passbuf[passlen] = 0;
 80003c0:	4b3a      	ldr	r3, [pc, #232]	@ (80004ac <main+0x33c>)
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	461a      	mov	r2, r3
 80003c6:	4b38      	ldr	r3, [pc, #224]	@ (80004a8 <main+0x338>)
 80003c8:	2100      	movs	r1, #0
 80003ca:	5499      	strb	r1, [r3, r2]
									last_digit_time = now;
 80003cc:	4a48      	ldr	r2, [pc, #288]	@ (80004f0 <main+0x380>)
 80003ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80003d2:	6013      	str	r3, [r2, #0]
									// update OLED + serial
									char t[32];
									snprintf(t, sizeof(t),
 80003d4:	1d38      	adds	r0, r7, #4
 80003d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80003da:	4a46      	ldr	r2, [pc, #280]	@ (80004f4 <main+0x384>)
 80003dc:	2120      	movs	r1, #32
 80003de:	f004 faf5 	bl	80049cc <sniprintf>
											"Digit %d appended\r\n", bid);
									UART2_Print(t);
 80003e2:	1d3b      	adds	r3, r7, #4
 80003e4:	4618      	mov	r0, r3
 80003e6:	f000 fb51 	bl	8000a8c <UART2_Print>
									DrawPassScreen();
 80003ea:	f000 fbd7 	bl	8000b9c <DrawPassScreen>
								}
								// when 4 digits collected, check pass
								if (passlen == 4) {
 80003ee:	4b2f      	ldr	r3, [pc, #188]	@ (80004ac <main+0x33c>)
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b04      	cmp	r3, #4
 80003f4:	f040 81b0 	bne.w	8000758 <main+0x5e8>
									if (strcmp(passbuf, "9985") == 0) {
 80003f8:	493f      	ldr	r1, [pc, #252]	@ (80004f8 <main+0x388>)
 80003fa:	482b      	ldr	r0, [pc, #172]	@ (80004a8 <main+0x338>)
 80003fc:	f7ff fea6 	bl	800014c <strcmp>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d11e      	bne.n	8000444 <main+0x2d4>
										UART2_Print(
 8000406:	483d      	ldr	r0, [pc, #244]	@ (80004fc <main+0x38c>)
 8000408:	f000 fb40 	bl	8000a8c <UART2_Print>
												"PASSCODE OK - UNLOCKED\r\n");
										SSD1306_Clear();
 800040c:	f000 ff40 	bl	8001290 <SSD1306_Clear>
										SSD1306_WriteStringXY(0, 0,
 8000410:	4a3b      	ldr	r2, [pc, #236]	@ (8000500 <main+0x390>)
 8000412:	2100      	movs	r1, #0
 8000414:	2000      	movs	r0, #0
 8000416:	f000 ffa9 	bl	800136c <SSD1306_WriteStringXY>
												"PASSCODE OK");
										SSD1306_Update();
 800041a:	f000 fefd 	bl	8001218 <SSD1306_Update>
										HAL_Delay(600);
 800041e:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000422:	f001 fa09 	bl	8001838 <HAL_Delay>
										ui_state = 3; // unlocked
 8000426:	4b1f      	ldr	r3, [pc, #124]	@ (80004a4 <main+0x334>)
 8000428:	2203      	movs	r2, #3
 800042a:	601a      	str	r2, [r3, #0]
										// open main menu
										menu = 0;
 800042c:	4b35      	ldr	r3, [pc, #212]	@ (8000504 <main+0x394>)
 800042e:	2200      	movs	r2, #0
 8000430:	701a      	strb	r2, [r3, #0]
										cursor = 1;
 8000432:	4b2d      	ldr	r3, [pc, #180]	@ (80004e8 <main+0x378>)
 8000434:	2201      	movs	r2, #1
 8000436:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 8000438:	4b2b      	ldr	r3, [pc, #172]	@ (80004e8 <main+0x378>)
 800043a:	781b      	ldrb	r3, [r3, #0]
 800043c:	4618      	mov	r0, r3
 800043e:	f000 fbff 	bl	8000c40 <ShowMainMenu>
										memset(passbuf, 0, sizeof(passbuf));
										DrawPassScreen();
									}
								}
							} // rate limit
							continue; // handled the BTN
 8000442:	e189      	b.n	8000758 <main+0x5e8>
										UART2_Print("PASSCODE WRONG\r\n");
 8000444:	4830      	ldr	r0, [pc, #192]	@ (8000508 <main+0x398>)
 8000446:	f000 fb21 	bl	8000a8c <UART2_Print>
										SSD1306_Clear();
 800044a:	f000 ff21 	bl	8001290 <SSD1306_Clear>
										SSD1306_WriteStringXY(0, 0,
 800044e:	4a2f      	ldr	r2, [pc, #188]	@ (800050c <main+0x39c>)
 8000450:	2100      	movs	r1, #0
 8000452:	2000      	movs	r0, #0
 8000454:	f000 ff8a 	bl	800136c <SSD1306_WriteStringXY>
										SSD1306_Update();
 8000458:	f000 fede 	bl	8001218 <SSD1306_Update>
										HAL_Delay(800);
 800045c:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000460:	f001 f9ea 	bl	8001838 <HAL_Delay>
										passlen = 0;
 8000464:	4b11      	ldr	r3, [pc, #68]	@ (80004ac <main+0x33c>)
 8000466:	2200      	movs	r2, #0
 8000468:	701a      	strb	r2, [r3, #0]
										memset(passbuf, 0, sizeof(passbuf));
 800046a:	2205      	movs	r2, #5
 800046c:	2100      	movs	r1, #0
 800046e:	480e      	ldr	r0, [pc, #56]	@ (80004a8 <main+0x338>)
 8000470:	f004 fb04 	bl	8004a7c <memset>
										DrawPassScreen();
 8000474:	f000 fb92 	bl	8000b9c <DrawPassScreen>
							continue; // handled the BTN
 8000478:	e16e      	b.n	8000758 <main+0x5e8>
 800047a:	bf00      	nop
 800047c:	20000294 	.word	0x20000294
 8000480:	20000148 	.word	0x20000148
 8000484:	080053d4 	.word	0x080053d4
 8000488:	080053ec 	.word	0x080053ec
 800048c:	080053fc 	.word	0x080053fc
 8000490:	08005410 	.word	0x08005410
 8000494:	08005438 	.word	0x08005438
 8000498:	08005464 	.word	0x08005464
 800049c:	08005488 	.word	0x08005488
 80004a0:	200002d0 	.word	0x200002d0
 80004a4:	200002cc 	.word	0x200002cc
 80004a8:	200002fc 	.word	0x200002fc
 80004ac:	20000301 	.word	0x20000301
 80004b0:	080054ac 	.word	0x080054ac
 80004b4:	080054b4 	.word	0x080054b4
 80004b8:	080054c8 	.word	0x080054c8
 80004bc:	080054d4 	.word	0x080054d4
 80004c0:	080054e8 	.word	0x080054e8
 80004c4:	200002c8 	.word	0x200002c8
 80004c8:	20000298 	.word	0x20000298
 80004cc:	080054f4 	.word	0x080054f4
 80004d0:	08005500 	.word	0x08005500
 80004d4:	2000029c 	.word	0x2000029c
 80004d8:	08005508 	.word	0x08005508
 80004dc:	0800551c 	.word	0x0800551c
 80004e0:	08005534 	.word	0x08005534
 80004e4:	08005540 	.word	0x08005540
 80004e8:	20000000 	.word	0x20000000
 80004ec:	08005558 	.word	0x08005558
 80004f0:	200002f8 	.word	0x200002f8
 80004f4:	08005570 	.word	0x08005570
 80004f8:	08005584 	.word	0x08005584
 80004fc:	0800558c 	.word	0x0800558c
 8000500:	080055a8 	.word	0x080055a8
 8000504:	200002c9 	.word	0x200002c9
 8000508:	080055b4 	.word	0x080055b4
 800050c:	080055c8 	.word	0x080055c8
						} // end number mode handling

						// If ui_state == 2 (Arrow Mode) OR ui_state == 3 (Unlocked menu),
						// interpret specific buttons as navigation.
						if (ui_state == 2 || ui_state == 3) {
 8000510:	4b9c      	ldr	r3, [pc, #624]	@ (8000784 <main+0x614>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	2b02      	cmp	r3, #2
 8000516:	d004      	beq.n	8000522 <main+0x3b2>
 8000518:	4b9a      	ldr	r3, [pc, #616]	@ (8000784 <main+0x614>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	2b03      	cmp	r3, #3
 800051e:	f040 8156 	bne.w	80007ce <main+0x65e>
							// mapping: 2->UP, 8->DOWN, 4->LEFT, 6->RIGHT, 5->ENTER, 7->BACK
							switch (bid) {
 8000522:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000526:	3b02      	subs	r3, #2
 8000528:	2b06      	cmp	r3, #6
 800052a:	f200 8109 	bhi.w	8000740 <main+0x5d0>
 800052e:	a201      	add	r2, pc, #4	@ (adr r2, 8000534 <main+0x3c4>)
 8000530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000534:	08000551 	.word	0x08000551
 8000538:	08000741 	.word	0x08000741
 800053c:	0800062d 	.word	0x0800062d
 8000540:	08000667 	.word	0x08000667
 8000544:	0800065f 	.word	0x0800065f
 8000548:	08000713 	.word	0x08000713
 800054c:	080005bf 	.word	0x080005bf
							case 2: // UP
								UART2_Print("ACTION: UP\r\n");
 8000550:	488d      	ldr	r0, [pc, #564]	@ (8000788 <main+0x618>)
 8000552:	f000 fa9b 	bl	8000a8c <UART2_Print>
								if (ui_state == 3) { // menu navigation only when unlocked
 8000556:	4b8b      	ldr	r3, [pc, #556]	@ (8000784 <main+0x614>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2b03      	cmp	r3, #3
 800055c:	f040 80f2 	bne.w	8000744 <main+0x5d4>
									if (menu == 0) {
 8000560:	4b8a      	ldr	r3, [pc, #552]	@ (800078c <main+0x61c>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d112      	bne.n	800058e <main+0x41e>
										cursor--;
 8000568:	4b89      	ldr	r3, [pc, #548]	@ (8000790 <main+0x620>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	3b01      	subs	r3, #1
 800056e:	b2da      	uxtb	r2, r3
 8000570:	4b87      	ldr	r3, [pc, #540]	@ (8000790 <main+0x620>)
 8000572:	701a      	strb	r2, [r3, #0]
										if (cursor < 1)
 8000574:	4b86      	ldr	r3, [pc, #536]	@ (8000790 <main+0x620>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d102      	bne.n	8000582 <main+0x412>
											cursor = 3;
 800057c:	4b84      	ldr	r3, [pc, #528]	@ (8000790 <main+0x620>)
 800057e:	2203      	movs	r2, #3
 8000580:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 8000582:	4b83      	ldr	r3, [pc, #524]	@ (8000790 <main+0x620>)
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	4618      	mov	r0, r3
 8000588:	f000 fb5a 	bl	8000c40 <ShowMainMenu>
										if (cursor < 1)
											cursor = 4;
										ShowTestEquipmentMenu(cursor);
									}
								}
								break;
 800058c:	e0da      	b.n	8000744 <main+0x5d4>
									} else if (menu == 1) {
 800058e:	4b7f      	ldr	r3, [pc, #508]	@ (800078c <main+0x61c>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b01      	cmp	r3, #1
 8000594:	f040 80d6 	bne.w	8000744 <main+0x5d4>
										cursor--;
 8000598:	4b7d      	ldr	r3, [pc, #500]	@ (8000790 <main+0x620>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	3b01      	subs	r3, #1
 800059e:	b2da      	uxtb	r2, r3
 80005a0:	4b7b      	ldr	r3, [pc, #492]	@ (8000790 <main+0x620>)
 80005a2:	701a      	strb	r2, [r3, #0]
										if (cursor < 1)
 80005a4:	4b7a      	ldr	r3, [pc, #488]	@ (8000790 <main+0x620>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d102      	bne.n	80005b2 <main+0x442>
											cursor = 4;
 80005ac:	4b78      	ldr	r3, [pc, #480]	@ (8000790 <main+0x620>)
 80005ae:	2204      	movs	r2, #4
 80005b0:	701a      	strb	r2, [r3, #0]
										ShowTestEquipmentMenu(cursor);
 80005b2:	4b77      	ldr	r3, [pc, #476]	@ (8000790 <main+0x620>)
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 fb7c 	bl	8000cb4 <ShowTestEquipmentMenu>
								break;
 80005bc:	e0c2      	b.n	8000744 <main+0x5d4>
							case 8: // DOWN
								UART2_Print("ACTION: DOWN\r\n");
 80005be:	4875      	ldr	r0, [pc, #468]	@ (8000794 <main+0x624>)
 80005c0:	f000 fa64 	bl	8000a8c <UART2_Print>
								if (ui_state == 3) {
 80005c4:	4b6f      	ldr	r3, [pc, #444]	@ (8000784 <main+0x614>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2b03      	cmp	r3, #3
 80005ca:	f040 80bd 	bne.w	8000748 <main+0x5d8>
									if (menu == 0) {
 80005ce:	4b6f      	ldr	r3, [pc, #444]	@ (800078c <main+0x61c>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d112      	bne.n	80005fc <main+0x48c>
										cursor++;
 80005d6:	4b6e      	ldr	r3, [pc, #440]	@ (8000790 <main+0x620>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	3301      	adds	r3, #1
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	4b6c      	ldr	r3, [pc, #432]	@ (8000790 <main+0x620>)
 80005e0:	701a      	strb	r2, [r3, #0]
										if (cursor > 3)
 80005e2:	4b6b      	ldr	r3, [pc, #428]	@ (8000790 <main+0x620>)
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	2b03      	cmp	r3, #3
 80005e8:	d902      	bls.n	80005f0 <main+0x480>
											cursor = 1;
 80005ea:	4b69      	ldr	r3, [pc, #420]	@ (8000790 <main+0x620>)
 80005ec:	2201      	movs	r2, #1
 80005ee:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 80005f0:	4b67      	ldr	r3, [pc, #412]	@ (8000790 <main+0x620>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	4618      	mov	r0, r3
 80005f6:	f000 fb23 	bl	8000c40 <ShowMainMenu>
										if (cursor > 4)
											cursor = 1;
										ShowTestEquipmentMenu(cursor);
									}
								}
								break;
 80005fa:	e0a5      	b.n	8000748 <main+0x5d8>
									} else if (menu == 1) {
 80005fc:	4b63      	ldr	r3, [pc, #396]	@ (800078c <main+0x61c>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b01      	cmp	r3, #1
 8000602:	f040 80a1 	bne.w	8000748 <main+0x5d8>
										cursor++;
 8000606:	4b62      	ldr	r3, [pc, #392]	@ (8000790 <main+0x620>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	3301      	adds	r3, #1
 800060c:	b2da      	uxtb	r2, r3
 800060e:	4b60      	ldr	r3, [pc, #384]	@ (8000790 <main+0x620>)
 8000610:	701a      	strb	r2, [r3, #0]
										if (cursor > 4)
 8000612:	4b5f      	ldr	r3, [pc, #380]	@ (8000790 <main+0x620>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	2b04      	cmp	r3, #4
 8000618:	d902      	bls.n	8000620 <main+0x4b0>
											cursor = 1;
 800061a:	4b5d      	ldr	r3, [pc, #372]	@ (8000790 <main+0x620>)
 800061c:	2201      	movs	r2, #1
 800061e:	701a      	strb	r2, [r3, #0]
										ShowTestEquipmentMenu(cursor);
 8000620:	4b5b      	ldr	r3, [pc, #364]	@ (8000790 <main+0x620>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	4618      	mov	r0, r3
 8000626:	f000 fb45 	bl	8000cb4 <ShowTestEquipmentMenu>
								break;
 800062a:	e08d      	b.n	8000748 <main+0x5d8>
							case 4: // LEFT
								UART2_Print("ACTION: LEFT\r\n");
 800062c:	485a      	ldr	r0, [pc, #360]	@ (8000798 <main+0x628>)
 800062e:	f000 fa2d 	bl	8000a8c <UART2_Print>
								// treat as "back" in menus
								if (ui_state == 3) {
 8000632:	4b54      	ldr	r3, [pc, #336]	@ (8000784 <main+0x614>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	2b03      	cmp	r3, #3
 8000638:	f040 8088 	bne.w	800074c <main+0x5dc>
									if (menu == 1) {
 800063c:	4b53      	ldr	r3, [pc, #332]	@ (800078c <main+0x61c>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2b01      	cmp	r3, #1
 8000642:	f040 8083 	bne.w	800074c <main+0x5dc>
										menu = 0;
 8000646:	4b51      	ldr	r3, [pc, #324]	@ (800078c <main+0x61c>)
 8000648:	2200      	movs	r2, #0
 800064a:	701a      	strb	r2, [r3, #0]
										cursor = 1;
 800064c:	4b50      	ldr	r3, [pc, #320]	@ (8000790 <main+0x620>)
 800064e:	2201      	movs	r2, #1
 8000650:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 8000652:	4b4f      	ldr	r3, [pc, #316]	@ (8000790 <main+0x620>)
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	4618      	mov	r0, r3
 8000658:	f000 faf2 	bl	8000c40 <ShowMainMenu>
									}
								}
								break;
 800065c:	e076      	b.n	800074c <main+0x5dc>
							case 6: // RIGHT
								UART2_Print("ACTION: RIGHT\r\n");
 800065e:	484f      	ldr	r0, [pc, #316]	@ (800079c <main+0x62c>)
 8000660:	f000 fa14 	bl	8000a8c <UART2_Print>
								// treat as select/enter fallback
								if (ui_state == 3) {
									// same as enter
									// fallthrough intentionally not done
								}
								break;
 8000664:	e077      	b.n	8000756 <main+0x5e6>
							case 5: // ENTER
								UART2_Print("ACTION: ENTER\r\n");
 8000666:	484e      	ldr	r0, [pc, #312]	@ (80007a0 <main+0x630>)
 8000668:	f000 fa10 	bl	8000a8c <UART2_Print>

								if (ui_state == 3) {
 800066c:	4b45      	ldr	r3, [pc, #276]	@ (8000784 <main+0x614>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2b03      	cmp	r3, #3
 8000672:	d16d      	bne.n	8000750 <main+0x5e0>

									if (menu == 0) {
 8000674:	4b45      	ldr	r3, [pc, #276]	@ (800078c <main+0x61c>)
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d11f      	bne.n	80006bc <main+0x54c>

										if (cursor == 1) {
 800067c:	4b44      	ldr	r3, [pc, #272]	@ (8000790 <main+0x620>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b01      	cmp	r3, #1
 8000682:	d10b      	bne.n	800069c <main+0x52c>
											menu = 1;
 8000684:	4b41      	ldr	r3, [pc, #260]	@ (800078c <main+0x61c>)
 8000686:	2201      	movs	r2, #1
 8000688:	701a      	strb	r2, [r3, #0]
											cursor = 1;
 800068a:	4b41      	ldr	r3, [pc, #260]	@ (8000790 <main+0x620>)
 800068c:	2201      	movs	r2, #1
 800068e:	701a      	strb	r2, [r3, #0]
											ShowTestEquipmentMenu(cursor);
 8000690:	4b3f      	ldr	r3, [pc, #252]	@ (8000790 <main+0x620>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	4618      	mov	r0, r3
 8000696:	f000 fb0d 	bl	8000cb4 <ShowTestEquipmentMenu>
											UART2_Print(
													"Open Potentiometer...\r\n");
										}
									}
								}
								break;
 800069a:	e059      	b.n	8000750 <main+0x5e0>
										else if (cursor == 2) {
 800069c:	4b3c      	ldr	r3, [pc, #240]	@ (8000790 <main+0x620>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b02      	cmp	r3, #2
 80006a2:	d103      	bne.n	80006ac <main+0x53c>
											UART2_Print("Open NRF Control\n");
 80006a4:	483f      	ldr	r0, [pc, #252]	@ (80007a4 <main+0x634>)
 80006a6:	f000 f9f1 	bl	8000a8c <UART2_Print>
								break;
 80006aa:	e051      	b.n	8000750 <main+0x5e0>
										else if (cursor == 3) {
 80006ac:	4b38      	ldr	r3, [pc, #224]	@ (8000790 <main+0x620>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b03      	cmp	r3, #3
 80006b2:	d14d      	bne.n	8000750 <main+0x5e0>
											UART2_Print("Open Autonomous\n");
 80006b4:	483c      	ldr	r0, [pc, #240]	@ (80007a8 <main+0x638>)
 80006b6:	f000 f9e9 	bl	8000a8c <UART2_Print>
								break;
 80006ba:	e049      	b.n	8000750 <main+0x5e0>
									else if (menu == 1) {
 80006bc:	4b33      	ldr	r3, [pc, #204]	@ (800078c <main+0x61c>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d145      	bne.n	8000750 <main+0x5e0>
										if (cursor == 1) {
 80006c4:	4b32      	ldr	r3, [pc, #200]	@ (8000790 <main+0x620>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d10a      	bne.n	80006e2 <main+0x572>
											UART2_Print(
 80006cc:	4837      	ldr	r0, [pc, #220]	@ (80007ac <main+0x63c>)
 80006ce:	f000 f9dd 	bl	8000a8c <UART2_Print>
											Run_Joystick_Test();
 80006d2:	f000 fb99 	bl	8000e08 <Run_Joystick_Test>
											ShowTestEquipmentMenu(cursor);
 80006d6:	4b2e      	ldr	r3, [pc, #184]	@ (8000790 <main+0x620>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 faea 	bl	8000cb4 <ShowTestEquipmentMenu>
								break;
 80006e0:	e036      	b.n	8000750 <main+0x5e0>
										else if (cursor == 2) {
 80006e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000790 <main+0x620>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b02      	cmp	r3, #2
 80006e8:	d103      	bne.n	80006f2 <main+0x582>
											UART2_Print(
 80006ea:	4831      	ldr	r0, [pc, #196]	@ (80007b0 <main+0x640>)
 80006ec:	f000 f9ce 	bl	8000a8c <UART2_Print>
								break;
 80006f0:	e02e      	b.n	8000750 <main+0x5e0>
										else if (cursor == 3) {
 80006f2:	4b27      	ldr	r3, [pc, #156]	@ (8000790 <main+0x620>)
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	2b03      	cmp	r3, #3
 80006f8:	d103      	bne.n	8000702 <main+0x592>
											UART2_Print(
 80006fa:	482e      	ldr	r0, [pc, #184]	@ (80007b4 <main+0x644>)
 80006fc:	f000 f9c6 	bl	8000a8c <UART2_Print>
								break;
 8000700:	e026      	b.n	8000750 <main+0x5e0>
										else if (cursor == 4) {
 8000702:	4b23      	ldr	r3, [pc, #140]	@ (8000790 <main+0x620>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b04      	cmp	r3, #4
 8000708:	d122      	bne.n	8000750 <main+0x5e0>
											UART2_Print(
 800070a:	482b      	ldr	r0, [pc, #172]	@ (80007b8 <main+0x648>)
 800070c:	f000 f9be 	bl	8000a8c <UART2_Print>
								break;
 8000710:	e01e      	b.n	8000750 <main+0x5e0>

							case 7: // BACK
								UART2_Print("ACTION: BACK\r\n");
 8000712:	482a      	ldr	r0, [pc, #168]	@ (80007bc <main+0x64c>)
 8000714:	f000 f9ba 	bl	8000a8c <UART2_Print>
								if (ui_state == 3) {
 8000718:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <main+0x614>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	2b03      	cmp	r3, #3
 800071e:	d119      	bne.n	8000754 <main+0x5e4>
									if (menu == 1) {
 8000720:	4b1a      	ldr	r3, [pc, #104]	@ (800078c <main+0x61c>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2b01      	cmp	r3, #1
 8000726:	d115      	bne.n	8000754 <main+0x5e4>
										menu = 0;
 8000728:	4b18      	ldr	r3, [pc, #96]	@ (800078c <main+0x61c>)
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]
										cursor = 1;
 800072e:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <main+0x620>)
 8000730:	2201      	movs	r2, #1
 8000732:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 8000734:	4b16      	ldr	r3, [pc, #88]	@ (8000790 <main+0x620>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	4618      	mov	r0, r3
 800073a:	f000 fa81 	bl	8000c40 <ShowMainMenu>
									}
								}
								break;
 800073e:	e009      	b.n	8000754 <main+0x5e4>
							default:
								break;
 8000740:	bf00      	nop
 8000742:	e00a      	b.n	800075a <main+0x5ea>
								break;
 8000744:	bf00      	nop
 8000746:	e008      	b.n	800075a <main+0x5ea>
								break;
 8000748:	bf00      	nop
 800074a:	e006      	b.n	800075a <main+0x5ea>
								break;
 800074c:	bf00      	nop
 800074e:	e004      	b.n	800075a <main+0x5ea>
								break;
 8000750:	bf00      	nop
 8000752:	e002      	b.n	800075a <main+0x5ea>
								break;
 8000754:	bf00      	nop
							} // switch
							continue; // handled
 8000756:	e000      	b.n	800075a <main+0x5ea>
							continue; // handled the BTN
 8000758:	bf00      	nop
						continue;
 800075a:	e038      	b.n	80007ce <main+0x65e>
						} // end arrow/unlocked handling

						// else: in idle state (ui_state==0) but no triggers yet - do nothing except counts
					} // bid valid
				} // BTN line
			} else if (ch != '\r') {
 800075c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000760:	2b0d      	cmp	r3, #13
 8000762:	d034      	beq.n	80007ce <main+0x65e>
				// append char to line buffer (protect overflow)
				if (line_idx < (sizeof(line) - 1)) {
 8000764:	4b16      	ldr	r3, [pc, #88]	@ (80007c0 <main+0x650>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	2b2e      	cmp	r3, #46	@ 0x2e
 800076a:	d82d      	bhi.n	80007c8 <main+0x658>
					line[line_idx++] = ch;
 800076c:	4b14      	ldr	r3, [pc, #80]	@ (80007c0 <main+0x650>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	1c5a      	adds	r2, r3, #1
 8000772:	b2d1      	uxtb	r1, r2
 8000774:	4a12      	ldr	r2, [pc, #72]	@ (80007c0 <main+0x650>)
 8000776:	7011      	strb	r1, [r2, #0]
 8000778:	461a      	mov	r2, r3
 800077a:	f897 1097 	ldrb.w	r1, [r7, #151]	@ 0x97
 800077e:	4b11      	ldr	r3, [pc, #68]	@ (80007c4 <main+0x654>)
 8000780:	5499      	strb	r1, [r3, r2]
 8000782:	e024      	b.n	80007ce <main+0x65e>
 8000784:	200002cc 	.word	0x200002cc
 8000788:	080055d8 	.word	0x080055d8
 800078c:	200002c9 	.word	0x200002c9
 8000790:	20000000 	.word	0x20000000
 8000794:	080055e8 	.word	0x080055e8
 8000798:	080055f8 	.word	0x080055f8
 800079c:	08005608 	.word	0x08005608
 80007a0:	08005618 	.word	0x08005618
 80007a4:	08005628 	.word	0x08005628
 80007a8:	0800563c 	.word	0x0800563c
 80007ac:	08005650 	.word	0x08005650
 80007b0:	0800566c 	.word	0x0800566c
 80007b4:	08005684 	.word	0x08005684
 80007b8:	0800569c 	.word	0x0800569c
 80007bc:	080056b4 	.word	0x080056b4
 80007c0:	200002c8 	.word	0x200002c8
 80007c4:	20000298 	.word	0x20000298
				} else {
					// overflow - reset
					line_idx = 0;
 80007c8:	4b07      	ldr	r3, [pc, #28]	@ (80007e8 <main+0x678>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 80007ce:	f107 0397 	add.w	r3, r7, #151	@ 0x97
 80007d2:	4618      	mov	r0, r3
 80007d4:	f000 f998 	bl	8000b08 <rbuf_pop>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	f47f ad34 	bne.w	8000248 <main+0xd8>
				}
			}
		} // rbuf_pop processing

		HAL_Delay(1);
 80007e0:	2001      	movs	r0, #1
 80007e2:	f001 f829 	bl	8001838 <HAL_Delay>
	while (1) {
 80007e6:	e52e      	b.n	8000246 <main+0xd6>
 80007e8:	200002c8 	.word	0x200002c8

080007ec <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b094      	sub	sp, #80	@ 0x50
 80007f0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80007f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007f6:	2228      	movs	r2, #40	@ 0x28
 80007f8:	2100      	movs	r1, #0
 80007fa:	4618      	mov	r0, r3
 80007fc:	f004 f93e 	bl	8004a7c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	605a      	str	r2, [r3, #4]
 800080a:	609a      	str	r2, [r3, #8]
 800080c:	60da      	str	r2, [r3, #12]
 800080e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000810:	1d3b      	adds	r3, r7, #4
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	605a      	str	r2, [r3, #4]
 8000818:	609a      	str	r2, [r3, #8]
 800081a:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800081c:	2302      	movs	r3, #2
 800081e:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000820:	2301      	movs	r3, #1
 8000822:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000824:	2310      	movs	r3, #16
 8000826:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000828:	2302      	movs	r3, #2
 800082a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800082c:	2300      	movs	r3, #0
 800082e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000830:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000834:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000836:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800083a:	4618      	mov	r0, r3
 800083c:	f002 fc58 	bl	80030f0 <HAL_RCC_OscConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0x5e>
		Error_Handler();
 8000846:	f000 fc73 	bl	8001130 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800084a:	230f      	movs	r3, #15
 800084c:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084e:	2302      	movs	r3, #2
 8000850:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000852:	2300      	movs	r3, #0
 8000854:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000856:	2300      	movs	r3, #0
 8000858:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800085e:	f107 0314 	add.w	r3, r7, #20
 8000862:	2100      	movs	r1, #0
 8000864:	4618      	mov	r0, r3
 8000866:	f002 fec5 	bl	80035f4 <HAL_RCC_ClockConfig>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0x88>
		Error_Handler();
 8000870:	f000 fc5e 	bl	8001130 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000874:	2302      	movs	r3, #2
 8000876:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000878:	2300      	movs	r3, #0
 800087a:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800087c:	1d3b      	adds	r3, r7, #4
 800087e:	4618      	mov	r0, r3
 8000880:	f003 f846 	bl	8003910 <HAL_RCCEx_PeriphCLKConfig>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0xa2>
		Error_Handler();
 800088a:	f000 fc51 	bl	8001130 <Error_Handler>
	}
}
 800088e:	bf00      	nop
 8000890:	3750      	adds	r7, #80	@ 0x50
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
	...

08000898 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000898:	b580      	push	{r7, lr}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 80008a8:	4b18      	ldr	r3, [pc, #96]	@ (800090c <MX_ADC1_Init+0x74>)
 80008aa:	4a19      	ldr	r2, [pc, #100]	@ (8000910 <MX_ADC1_Init+0x78>)
 80008ac:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008ae:	4b17      	ldr	r3, [pc, #92]	@ (800090c <MX_ADC1_Init+0x74>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80008b4:	4b15      	ldr	r3, [pc, #84]	@ (800090c <MX_ADC1_Init+0x74>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008ba:	4b14      	ldr	r3, [pc, #80]	@ (800090c <MX_ADC1_Init+0x74>)
 80008bc:	2200      	movs	r2, #0
 80008be:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008c0:	4b12      	ldr	r3, [pc, #72]	@ (800090c <MX_ADC1_Init+0x74>)
 80008c2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80008c6:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008c8:	4b10      	ldr	r3, [pc, #64]	@ (800090c <MX_ADC1_Init+0x74>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 80008ce:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <MX_ADC1_Init+0x74>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80008d4:	480d      	ldr	r0, [pc, #52]	@ (800090c <MX_ADC1_Init+0x74>)
 80008d6:	f000 ffd3 	bl	8001880 <HAL_ADC_Init>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_ADC1_Init+0x4c>
		Error_Handler();
 80008e0:	f000 fc26 	bl	8001130 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80008e8:	2301      	movs	r3, #1
 80008ea:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80008ec:	2305      	movs	r3, #5
 80008ee:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80008f0:	1d3b      	adds	r3, r7, #4
 80008f2:	4619      	mov	r1, r3
 80008f4:	4805      	ldr	r0, [pc, #20]	@ (800090c <MX_ADC1_Init+0x74>)
 80008f6:	f001 fa87 	bl	8001e08 <HAL_ADC_ConfigChannel>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_ADC1_Init+0x6c>
		Error_Handler();
 8000900:	f000 fc16 	bl	8001130 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000904:	bf00      	nop
 8000906:	3710      	adds	r7, #16
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	2000007c 	.word	0x2000007c
 8000910:	40012400 	.word	0x40012400

08000914 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000918:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <MX_I2C1_Init+0x50>)
 800091a:	4a13      	ldr	r2, [pc, #76]	@ (8000968 <MX_I2C1_Init+0x54>)
 800091c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800091e:	4b11      	ldr	r3, [pc, #68]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000920:	4a12      	ldr	r2, [pc, #72]	@ (800096c <MX_I2C1_Init+0x58>)
 8000922:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000924:	4b0f      	ldr	r3, [pc, #60]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000926:	2200      	movs	r2, #0
 8000928:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800092a:	4b0e      	ldr	r3, [pc, #56]	@ (8000964 <MX_I2C1_Init+0x50>)
 800092c:	2200      	movs	r2, #0
 800092e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000930:	4b0c      	ldr	r3, [pc, #48]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000932:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000936:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000938:	4b0a      	ldr	r3, [pc, #40]	@ (8000964 <MX_I2C1_Init+0x50>)
 800093a:	2200      	movs	r2, #0
 800093c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800093e:	4b09      	ldr	r3, [pc, #36]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000944:	4b07      	ldr	r3, [pc, #28]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000946:	2200      	movs	r2, #0
 8000948:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800094a:	4b06      	ldr	r3, [pc, #24]	@ (8000964 <MX_I2C1_Init+0x50>)
 800094c:	2200      	movs	r2, #0
 800094e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000950:	4804      	ldr	r0, [pc, #16]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000952:	f001 ff31 	bl	80027b8 <HAL_I2C_Init>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_I2C1_Init+0x4c>
		Error_Handler();
 800095c:	f000 fbe8 	bl	8001130 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	200000ac 	.word	0x200000ac
 8000968:	40005400 	.word	0x40005400
 800096c:	000186a0 	.word	0x000186a0

08000970 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000974:	4b11      	ldr	r3, [pc, #68]	@ (80009bc <MX_USART2_UART_Init+0x4c>)
 8000976:	4a12      	ldr	r2, [pc, #72]	@ (80009c0 <MX_USART2_UART_Init+0x50>)
 8000978:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800097a:	4b10      	ldr	r3, [pc, #64]	@ (80009bc <MX_USART2_UART_Init+0x4c>)
 800097c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000980:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000982:	4b0e      	ldr	r3, [pc, #56]	@ (80009bc <MX_USART2_UART_Init+0x4c>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000988:	4b0c      	ldr	r3, [pc, #48]	@ (80009bc <MX_USART2_UART_Init+0x4c>)
 800098a:	2200      	movs	r2, #0
 800098c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800098e:	4b0b      	ldr	r3, [pc, #44]	@ (80009bc <MX_USART2_UART_Init+0x4c>)
 8000990:	2200      	movs	r2, #0
 8000992:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000994:	4b09      	ldr	r3, [pc, #36]	@ (80009bc <MX_USART2_UART_Init+0x4c>)
 8000996:	220c      	movs	r2, #12
 8000998:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800099a:	4b08      	ldr	r3, [pc, #32]	@ (80009bc <MX_USART2_UART_Init+0x4c>)
 800099c:	2200      	movs	r2, #0
 800099e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a0:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <MX_USART2_UART_Init+0x4c>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80009a6:	4805      	ldr	r0, [pc, #20]	@ (80009bc <MX_USART2_UART_Init+0x4c>)
 80009a8:	f003 f91e 	bl	8003be8 <HAL_UART_Init>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80009b2:	f000 fbbd 	bl	8001130 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80009b6:	bf00      	nop
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000100 	.word	0x20000100
 80009c0:	40004400 	.word	0x40004400

080009c4 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <MX_USART3_UART_Init+0x4c>)
 80009ca:	4a12      	ldr	r2, [pc, #72]	@ (8000a14 <MX_USART3_UART_Init+0x50>)
 80009cc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80009ce:	4b10      	ldr	r3, [pc, #64]	@ (8000a10 <MX_USART3_UART_Init+0x4c>)
 80009d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009d4:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <MX_USART3_UART_Init+0x4c>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80009dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <MX_USART3_UART_Init+0x4c>)
 80009de:	2200      	movs	r2, #0
 80009e0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80009e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <MX_USART3_UART_Init+0x4c>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80009e8:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <MX_USART3_UART_Init+0x4c>)
 80009ea:	220c      	movs	r2, #12
 80009ec:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ee:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <MX_USART3_UART_Init+0x4c>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f4:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <MX_USART3_UART_Init+0x4c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80009fa:	4805      	ldr	r0, [pc, #20]	@ (8000a10 <MX_USART3_UART_Init+0x4c>)
 80009fc:	f003 f8f4 	bl	8003be8 <HAL_UART_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8000a06:	f000 fb93 	bl	8001130 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000148 	.word	0x20000148
 8000a14:	40004800 	.word	0x40004800

08000a18 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000a18:	b480      	push	{r7}
 8000a1a:	b085      	sub	sp, #20
 8000a1c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a20:	699b      	ldr	r3, [r3, #24]
 8000a22:	4a19      	ldr	r2, [pc, #100]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a24:	f043 0310 	orr.w	r3, r3, #16
 8000a28:	6193      	str	r3, [r2, #24]
 8000a2a:	4b17      	ldr	r3, [pc, #92]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a2c:	699b      	ldr	r3, [r3, #24]
 8000a2e:	f003 0310 	and.w	r3, r3, #16
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000a36:	4b14      	ldr	r3, [pc, #80]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a38:	699b      	ldr	r3, [r3, #24]
 8000a3a:	4a13      	ldr	r2, [pc, #76]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a3c:	f043 0320 	orr.w	r3, r3, #32
 8000a40:	6193      	str	r3, [r2, #24]
 8000a42:	4b11      	ldr	r3, [pc, #68]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a44:	699b      	ldr	r3, [r3, #24]
 8000a46:	f003 0320 	and.w	r3, r3, #32
 8000a4a:	60bb      	str	r3, [r7, #8]
 8000a4c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a50:	699b      	ldr	r3, [r3, #24]
 8000a52:	4a0d      	ldr	r2, [pc, #52]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a54:	f043 0304 	orr.w	r3, r3, #4
 8000a58:	6193      	str	r3, [r2, #24]
 8000a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a5c:	699b      	ldr	r3, [r3, #24]
 8000a5e:	f003 0304 	and.w	r3, r3, #4
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000a66:	4b08      	ldr	r3, [pc, #32]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a68:	699b      	ldr	r3, [r3, #24]
 8000a6a:	4a07      	ldr	r2, [pc, #28]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a6c:	f043 0308 	orr.w	r3, r3, #8
 8000a70:	6193      	str	r3, [r2, #24]
 8000a72:	4b05      	ldr	r3, [pc, #20]	@ (8000a88 <MX_GPIO_Init+0x70>)
 8000a74:	699b      	ldr	r3, [r3, #24]
 8000a76:	f003 0308 	and.w	r3, r3, #8
 8000a7a:	603b      	str	r3, [r7, #0]
 8000a7c:	683b      	ldr	r3, [r7, #0]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000a7e:	bf00      	nop
 8000a80:	3714      	adds	r7, #20
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bc80      	pop	{r7}
 8000a86:	4770      	bx	lr
 8000a88:	40021000 	.word	0x40021000

08000a8c <UART2_Print>:

/* USER CODE BEGIN 4 */

static inline void UART2_Print(const char *s) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f7ff fb63 	bl	8000160 <strlen>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	b29a      	uxth	r2, r3
 8000a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa2:	6879      	ldr	r1, [r7, #4]
 8000aa4:	4803      	ldr	r0, [pc, #12]	@ (8000ab4 <UART2_Print+0x28>)
 8000aa6:	f003 f8ef 	bl	8003c88 <HAL_UART_Transmit>
}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000100 	.word	0x20000100

08000ab8 <rbuf_push>:

/* ---------- ring buffer helpers ---------- */
static inline void rbuf_push(uint8_t b) {
 8000ab8:	b480      	push	{r7}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	71fb      	strb	r3, [r7, #7]
	uint16_t next = (rhead + 1) & (RBUF_SIZE - 1);
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8000afc <rbuf_push+0x44>)
 8000ac4:	881b      	ldrh	r3, [r3, #0]
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	3301      	adds	r3, #1
 8000aca:	b29b      	uxth	r3, r3
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	81fb      	strh	r3, [r7, #14]
	if (next != rtail) {
 8000ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8000b00 <rbuf_push+0x48>)
 8000ad2:	881b      	ldrh	r3, [r3, #0]
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	89fa      	ldrh	r2, [r7, #14]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d009      	beq.n	8000af0 <rbuf_push+0x38>
		rbuf[rhead] = b;
 8000adc:	4b07      	ldr	r3, [pc, #28]	@ (8000afc <rbuf_push+0x44>)
 8000ade:	881b      	ldrh	r3, [r3, #0]
 8000ae0:	b29b      	uxth	r3, r3
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4a07      	ldr	r2, [pc, #28]	@ (8000b04 <rbuf_push+0x4c>)
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	5453      	strb	r3, [r2, r1]
		rhead = next;
 8000aea:	4a04      	ldr	r2, [pc, #16]	@ (8000afc <rbuf_push+0x44>)
 8000aec:	89fb      	ldrh	r3, [r7, #14]
 8000aee:	8013      	strh	r3, [r2, #0]
	}
}
 8000af0:	bf00      	nop
 8000af2:	3714      	adds	r7, #20
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bc80      	pop	{r7}
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	20000290 	.word	0x20000290
 8000b00:	20000292 	.word	0x20000292
 8000b04:	20000190 	.word	0x20000190

08000b08 <rbuf_pop>:

static inline int rbuf_pop(uint8_t *out) {
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	if (rtail == rhead)
 8000b10:	4b10      	ldr	r3, [pc, #64]	@ (8000b54 <rbuf_pop+0x4c>)
 8000b12:	881b      	ldrh	r3, [r3, #0]
 8000b14:	b29a      	uxth	r2, r3
 8000b16:	4b10      	ldr	r3, [pc, #64]	@ (8000b58 <rbuf_pop+0x50>)
 8000b18:	881b      	ldrh	r3, [r3, #0]
 8000b1a:	b29b      	uxth	r3, r3
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d101      	bne.n	8000b24 <rbuf_pop+0x1c>
		return 0;
 8000b20:	2300      	movs	r3, #0
 8000b22:	e012      	b.n	8000b4a <rbuf_pop+0x42>
	*out = rbuf[rtail];
 8000b24:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <rbuf_pop+0x4c>)
 8000b26:	881b      	ldrh	r3, [r3, #0]
 8000b28:	b29b      	uxth	r3, r3
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <rbuf_pop+0x54>)
 8000b2e:	5c9b      	ldrb	r3, [r3, r2]
 8000b30:	b2da      	uxtb	r2, r3
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	701a      	strb	r2, [r3, #0]
	rtail = (rtail + 1) & (RBUF_SIZE - 1);
 8000b36:	4b07      	ldr	r3, [pc, #28]	@ (8000b54 <rbuf_pop+0x4c>)
 8000b38:	881b      	ldrh	r3, [r3, #0]
 8000b3a:	b29b      	uxth	r3, r3
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	b29b      	uxth	r3, r3
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	b29a      	uxth	r2, r3
 8000b44:	4b03      	ldr	r3, [pc, #12]	@ (8000b54 <rbuf_pop+0x4c>)
 8000b46:	801a      	strh	r2, [r3, #0]
	return 1;
 8000b48:	2301      	movs	r3, #1
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	370c      	adds	r7, #12
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bc80      	pop	{r7}
 8000b52:	4770      	bx	lr
 8000b54:	20000292 	.word	0x20000292
 8000b58:	20000290 	.word	0x20000290
 8000b5c:	20000190 	.word	0x20000190

08000b60 <HAL_UART_RxCpltCallback>:

/* UART3 RX complete callback */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a08      	ldr	r2, [pc, #32]	@ (8000b90 <HAL_UART_RxCpltCallback+0x30>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d109      	bne.n	8000b86 <HAL_UART_RxCpltCallback+0x26>
		rbuf_push(rx3_byte);
 8000b72:	4b08      	ldr	r3, [pc, #32]	@ (8000b94 <HAL_UART_RxCpltCallback+0x34>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	4618      	mov	r0, r3
 8000b78:	f7ff ff9e 	bl	8000ab8 <rbuf_push>
		HAL_UART_Receive_IT(&huart3, &rx3_byte, 1);
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	4905      	ldr	r1, [pc, #20]	@ (8000b94 <HAL_UART_RxCpltCallback+0x34>)
 8000b80:	4805      	ldr	r0, [pc, #20]	@ (8000b98 <HAL_UART_RxCpltCallback+0x38>)
 8000b82:	f003 f90c 	bl	8003d9e <HAL_UART_Receive_IT>
	}
}
 8000b86:	bf00      	nop
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40004800 	.word	0x40004800
 8000b94:	20000294 	.word	0x20000294
 8000b98:	20000148 	.word	0x20000148

08000b9c <DrawPassScreen>:
	HAL_UART_Transmit(&huart3, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
}

/* ---------- SSD1306 UI helpers ---------- */

void DrawPassScreen(void) {
 8000b9c:	b590      	push	{r4, r7, lr}
 8000b9e:	b089      	sub	sp, #36	@ 0x24
 8000ba0:	af04      	add	r7, sp, #16
	SSD1306_Clear();
 8000ba2:	f000 fb75 	bl	8001290 <SSD1306_Clear>

	SSD1306_WriteStringXY(0, 0, "MODE: NUMBER");
 8000ba6:	4a21      	ldr	r2, [pc, #132]	@ (8000c2c <DrawPassScreen+0x90>)
 8000ba8:	2100      	movs	r1, #0
 8000baa:	2000      	movs	r0, #0
 8000bac:	f000 fbde 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 12, "Enter Pass:");
 8000bb0:	4a1f      	ldr	r2, [pc, #124]	@ (8000c30 <DrawPassScreen+0x94>)
 8000bb2:	210c      	movs	r1, #12
 8000bb4:	2000      	movs	r0, #0
 8000bb6:	f000 fbd9 	bl	800136c <SSD1306_WriteStringXY>

	char disp[16];
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000bba:	4b1e      	ldr	r3, [pc, #120]	@ (8000c34 <DrawPassScreen+0x98>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d003      	beq.n	8000bca <DrawPassScreen+0x2e>
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8000c38 <DrawPassScreen+0x9c>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000bc6:	461c      	mov	r4, r3
 8000bc8:	e000      	b.n	8000bcc <DrawPassScreen+0x30>
 8000bca:	245f      	movs	r4, #95	@ 0x5f
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000bcc:	4b19      	ldr	r3, [pc, #100]	@ (8000c34 <DrawPassScreen+0x98>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d903      	bls.n	8000bdc <DrawPassScreen+0x40>
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000bd4:	4b18      	ldr	r3, [pc, #96]	@ (8000c38 <DrawPassScreen+0x9c>)
 8000bd6:	785b      	ldrb	r3, [r3, #1]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000bd8:	461a      	mov	r2, r3
 8000bda:	e000      	b.n	8000bde <DrawPassScreen+0x42>
 8000bdc:	225f      	movs	r2, #95	@ 0x5f
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000bde:	4b15      	ldr	r3, [pc, #84]	@ (8000c34 <DrawPassScreen+0x98>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000be2:	2b02      	cmp	r3, #2
 8000be4:	d903      	bls.n	8000bee <DrawPassScreen+0x52>
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000be6:	4b14      	ldr	r3, [pc, #80]	@ (8000c38 <DrawPassScreen+0x9c>)
 8000be8:	789b      	ldrb	r3, [r3, #2]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000bea:	4619      	mov	r1, r3
 8000bec:	e000      	b.n	8000bf0 <DrawPassScreen+0x54>
 8000bee:	215f      	movs	r1, #95	@ 0x5f
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000bf0:	4b10      	ldr	r3, [pc, #64]	@ (8000c34 <DrawPassScreen+0x98>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000bf4:	2b03      	cmp	r3, #3
 8000bf6:	d902      	bls.n	8000bfe <DrawPassScreen+0x62>
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <DrawPassScreen+0x9c>)
 8000bfa:	78db      	ldrb	r3, [r3, #3]
 8000bfc:	e000      	b.n	8000c00 <DrawPassScreen+0x64>
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000bfe:	235f      	movs	r3, #95	@ 0x5f
 8000c00:	4638      	mov	r0, r7
 8000c02:	9302      	str	r3, [sp, #8]
 8000c04:	9101      	str	r1, [sp, #4]
 8000c06:	9200      	str	r2, [sp, #0]
 8000c08:	4623      	mov	r3, r4
 8000c0a:	4a0c      	ldr	r2, [pc, #48]	@ (8000c3c <DrawPassScreen+0xa0>)
 8000c0c:	2110      	movs	r1, #16
 8000c0e:	f003 fedd 	bl	80049cc <sniprintf>

	SSD1306_WriteStringXY(0, 28, disp);
 8000c12:	463b      	mov	r3, r7
 8000c14:	461a      	mov	r2, r3
 8000c16:	211c      	movs	r1, #28
 8000c18:	2000      	movs	r0, #0
 8000c1a:	f000 fba7 	bl	800136c <SSD1306_WriteStringXY>

	SSD1306_Update();
 8000c1e:	f000 fafb 	bl	8001218 <SSD1306_Update>
}
 8000c22:	bf00      	nop
 8000c24:	3714      	adds	r7, #20
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd90      	pop	{r4, r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	080056c4 	.word	0x080056c4
 8000c30:	080056d4 	.word	0x080056d4
 8000c34:	20000301 	.word	0x20000301
 8000c38:	200002fc 	.word	0x200002fc
 8000c3c:	080056e0 	.word	0x080056e0

08000c40 <ShowMainMenu>:

void ShowMainMenu(uint8_t sel) {
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
	SSD1306_Clear();
 8000c4a:	f000 fb21 	bl	8001290 <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 5,
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d101      	bne.n	8000c58 <ShowMainMenu+0x18>
 8000c54:	4b11      	ldr	r3, [pc, #68]	@ (8000c9c <ShowMainMenu+0x5c>)
 8000c56:	e000      	b.n	8000c5a <ShowMainMenu+0x1a>
 8000c58:	4b11      	ldr	r3, [pc, #68]	@ (8000ca0 <ShowMainMenu+0x60>)
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	2105      	movs	r1, #5
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f000 fb84 	bl	800136c <SSD1306_WriteStringXY>
			(sel == 1) ? "> 1) Test Equipment" : "  1) Test Equipment");
	SSD1306_WriteStringXY(0, 20,
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	d101      	bne.n	8000c6e <ShowMainMenu+0x2e>
 8000c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca4 <ShowMainMenu+0x64>)
 8000c6c:	e000      	b.n	8000c70 <ShowMainMenu+0x30>
 8000c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca8 <ShowMainMenu+0x68>)
 8000c70:	461a      	mov	r2, r3
 8000c72:	2114      	movs	r1, #20
 8000c74:	2000      	movs	r0, #0
 8000c76:	f000 fb79 	bl	800136c <SSD1306_WriteStringXY>
			(sel == 2) ? "> 2) NRF Control" : "  2) NRF Control");
	SSD1306_WriteStringXY(0, 35,
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	2b03      	cmp	r3, #3
 8000c7e:	d101      	bne.n	8000c84 <ShowMainMenu+0x44>
 8000c80:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <ShowMainMenu+0x6c>)
 8000c82:	e000      	b.n	8000c86 <ShowMainMenu+0x46>
 8000c84:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb0 <ShowMainMenu+0x70>)
 8000c86:	461a      	mov	r2, r3
 8000c88:	2123      	movs	r1, #35	@ 0x23
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f000 fb6e 	bl	800136c <SSD1306_WriteStringXY>
			(sel == 3) ? "> 3) Autonomous Ctrl" : "  3) Autonomous Ctrl");
	SSD1306_Update();
 8000c90:	f000 fac2 	bl	8001218 <SSD1306_Update>
}
 8000c94:	bf00      	nop
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	080056f0 	.word	0x080056f0
 8000ca0:	08005704 	.word	0x08005704
 8000ca4:	08005718 	.word	0x08005718
 8000ca8:	0800572c 	.word	0x0800572c
 8000cac:	08005740 	.word	0x08005740
 8000cb0:	08005758 	.word	0x08005758

08000cb4 <ShowTestEquipmentMenu>:

void ShowTestEquipmentMenu(uint8_t sel) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	71fb      	strb	r3, [r7, #7]
	SSD1306_Clear();
 8000cbe:	f000 fae7 	bl	8001290 <SSD1306_Clear>

	SSD1306_WriteStringXY(0, 5,
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d101      	bne.n	8000ccc <ShowTestEquipmentMenu+0x18>
 8000cc8:	4b17      	ldr	r3, [pc, #92]	@ (8000d28 <ShowTestEquipmentMenu+0x74>)
 8000cca:	e000      	b.n	8000cce <ShowTestEquipmentMenu+0x1a>
 8000ccc:	4b17      	ldr	r3, [pc, #92]	@ (8000d2c <ShowTestEquipmentMenu+0x78>)
 8000cce:	461a      	mov	r2, r3
 8000cd0:	2105      	movs	r1, #5
 8000cd2:	2000      	movs	r0, #0
 8000cd4:	f000 fb4a 	bl	800136c <SSD1306_WriteStringXY>
			(sel == 1) ? "> 1) Test Joy stick" : "  1) Test Joy stick");
	SSD1306_WriteStringXY(0, 20,
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	2b02      	cmp	r3, #2
 8000cdc:	d101      	bne.n	8000ce2 <ShowTestEquipmentMenu+0x2e>
 8000cde:	4b14      	ldr	r3, [pc, #80]	@ (8000d30 <ShowTestEquipmentMenu+0x7c>)
 8000ce0:	e000      	b.n	8000ce4 <ShowTestEquipmentMenu+0x30>
 8000ce2:	4b14      	ldr	r3, [pc, #80]	@ (8000d34 <ShowTestEquipmentMenu+0x80>)
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	2114      	movs	r1, #20
 8000ce8:	2000      	movs	r0, #0
 8000cea:	f000 fb3f 	bl	800136c <SSD1306_WriteStringXY>
			(sel == 2) ? "> 2) ESP32 Serial" : "  2) ESP32 Serial");
	SSD1306_WriteStringXY(0, 35,
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	2b03      	cmp	r3, #3
 8000cf2:	d101      	bne.n	8000cf8 <ShowTestEquipmentMenu+0x44>
 8000cf4:	4b10      	ldr	r3, [pc, #64]	@ (8000d38 <ShowTestEquipmentMenu+0x84>)
 8000cf6:	e000      	b.n	8000cfa <ShowTestEquipmentMenu+0x46>
 8000cf8:	4b10      	ldr	r3, [pc, #64]	@ (8000d3c <ShowTestEquipmentMenu+0x88>)
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	2123      	movs	r1, #35	@ 0x23
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f000 fb34 	bl	800136c <SSD1306_WriteStringXY>
			(sel == 3) ? "> 3) NRF Module" : "  3) NRF Module");
	SSD1306_WriteStringXY(0, 55,
 8000d04:	79fb      	ldrb	r3, [r7, #7]
 8000d06:	2b04      	cmp	r3, #4
 8000d08:	d101      	bne.n	8000d0e <ShowTestEquipmentMenu+0x5a>
 8000d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d40 <ShowTestEquipmentMenu+0x8c>)
 8000d0c:	e000      	b.n	8000d10 <ShowTestEquipmentMenu+0x5c>
 8000d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d44 <ShowTestEquipmentMenu+0x90>)
 8000d10:	461a      	mov	r2, r3
 8000d12:	2137      	movs	r1, #55	@ 0x37
 8000d14:	2000      	movs	r0, #0
 8000d16:	f000 fb29 	bl	800136c <SSD1306_WriteStringXY>
			(sel == 4) ? "> 4) Potentiometer" : "  4) Potentiometer");
	SSD1306_Update();
 8000d1a:	f000 fa7d 	bl	8001218 <SSD1306_Update>
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	08005770 	.word	0x08005770
 8000d2c:	08005784 	.word	0x08005784
 8000d30:	08005798 	.word	0x08005798
 8000d34:	080057ac 	.word	0x080057ac
 8000d38:	080057c0 	.word	0x080057c0
 8000d3c:	080057d0 	.word	0x080057d0
 8000d40:	080057e0 	.word	0x080057e0
 8000d44:	080057f4 	.word	0x080057f4

08000d48 <reset_all_btn_counts>:
	SSD1306_WriteStringXY((128 - strlen(s) * 6) / 2, y, s);
	SSD1306_Update();
}

/* ---------- utility: reset mode counters ---------- */
void reset_all_btn_counts(void) {
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; i++)
 8000d4e:	2300      	movs	r3, #0
 8000d50:	607b      	str	r3, [r7, #4]
 8000d52:	e007      	b.n	8000d64 <reset_all_btn_counts+0x1c>
		btn_counts[i] = 0;
 8000d54:	4a08      	ldr	r2, [pc, #32]	@ (8000d78 <reset_all_btn_counts+0x30>)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	3301      	adds	r3, #1
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2b09      	cmp	r3, #9
 8000d68:	ddf4      	ble.n	8000d54 <reset_all_btn_counts+0xc>
}
 8000d6a:	bf00      	nop
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bc80      	pop	{r7}
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	200002d0 	.word	0x200002d0

08000d7c <ResetToPasscodeScreen>:
void ResetToPasscodeScreen(void) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
	// Reset all states
	ui_state = 1;   // Number mode
 8000d80:	4b18      	ldr	r3, [pc, #96]	@ (8000de4 <ResetToPasscodeScreen+0x68>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	601a      	str	r2, [r3, #0]
	menu = 0;
 8000d86:	4b18      	ldr	r3, [pc, #96]	@ (8000de8 <ResetToPasscodeScreen+0x6c>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	701a      	strb	r2, [r3, #0]
	cursor = 1;
 8000d8c:	4b17      	ldr	r3, [pc, #92]	@ (8000dec <ResetToPasscodeScreen+0x70>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	701a      	strb	r2, [r3, #0]

	// Reset password buffer
	passlen = 0;
 8000d92:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <ResetToPasscodeScreen+0x74>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	701a      	strb	r2, [r3, #0]
	memset(passbuf, 0, sizeof(passbuf));
 8000d98:	2205      	movs	r2, #5
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	4815      	ldr	r0, [pc, #84]	@ (8000df4 <ResetToPasscodeScreen+0x78>)
 8000d9e:	f003 fe6d 	bl	8004a7c <memset>

	// Clear button counters
	reset_all_btn_counts();
 8000da2:	f7ff ffd1 	bl	8000d48 <reset_all_btn_counts>

	// OLED message
	SSD1306_Clear();
 8000da6:	f000 fa73 	bl	8001290 <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "RESET TRIGGERED");
 8000daa:	4a13      	ldr	r2, [pc, #76]	@ (8000df8 <ResetToPasscodeScreen+0x7c>)
 8000dac:	2100      	movs	r1, #0
 8000dae:	2000      	movs	r0, #0
 8000db0:	f000 fadc 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 14, "Returning to");
 8000db4:	4a11      	ldr	r2, [pc, #68]	@ (8000dfc <ResetToPasscodeScreen+0x80>)
 8000db6:	210e      	movs	r1, #14
 8000db8:	2000      	movs	r0, #0
 8000dba:	f000 fad7 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 26, "Passcode Screen...");
 8000dbe:	4a10      	ldr	r2, [pc, #64]	@ (8000e00 <ResetToPasscodeScreen+0x84>)
 8000dc0:	211a      	movs	r1, #26
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	f000 fad2 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_Update();
 8000dc8:	f000 fa26 	bl	8001218 <SSD1306_Update>
	HAL_Delay(800);
 8000dcc:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000dd0:	f000 fd32 	bl	8001838 <HAL_Delay>

	// Now show enter-pass screen
	DrawPassScreen();
 8000dd4:	f7ff fee2 	bl	8000b9c <DrawPassScreen>

	// Debug serial print
	UART2_Print("RESET  PASSCODE SCREEN\r\n");
 8000dd8:	480a      	ldr	r0, [pc, #40]	@ (8000e04 <ResetToPasscodeScreen+0x88>)
 8000dda:	f7ff fe57 	bl	8000a8c <UART2_Print>
}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	200002cc 	.word	0x200002cc
 8000de8:	200002c9 	.word	0x200002c9
 8000dec:	20000000 	.word	0x20000000
 8000df0:	20000301 	.word	0x20000301
 8000df4:	200002fc 	.word	0x200002fc
 8000df8:	08005808 	.word	0x08005808
 8000dfc:	08005818 	.word	0x08005818
 8000e00:	08005828 	.word	0x08005828
 8000e04:	0800583c 	.word	0x0800583c

08000e08 <Run_Joystick_Test>:

void Run_Joystick_Test(void) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b0a2      	sub	sp, #136	@ 0x88
 8000e0c:	af00      	add	r7, sp, #0
	UART2_Print("=== JOYSTICK TEST STARTED ===\r\n");
 8000e0e:	48b3      	ldr	r0, [pc, #716]	@ (80010dc <Run_Joystick_Test+0x2d4>)
 8000e10:	f7ff fe3c 	bl	8000a8c <UART2_Print>

	SSD1306_Clear();
 8000e14:	f000 fa3c 	bl	8001290 <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "Joystick Test");
 8000e18:	4ab1      	ldr	r2, [pc, #708]	@ (80010e0 <Run_Joystick_Test+0x2d8>)
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	f000 faa5 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 14, "Reading values...");
 8000e22:	4ab0      	ldr	r2, [pc, #704]	@ (80010e4 <Run_Joystick_Test+0x2dc>)
 8000e24:	210e      	movs	r1, #14
 8000e26:	2000      	movs	r0, #0
 8000e28:	f000 faa0 	bl	800136c <SSD1306_WriteStringXY>
	SSD1306_Update();
 8000e2c:	f000 f9f4 	bl	8001218 <SSD1306_Update>

	uint16_t centerY = 2700;
 8000e30:	f640 238c 	movw	r3, #2700	@ 0xa8c
 8000e34:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
	uint16_t centerX = 3150;
 8000e38:	f640 434e 	movw	r3, #3150	@ 0xc4e
 8000e3c:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80

	const int deadzone = 300;
 8000e40:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000e44:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const int threshold = 600;
 8000e46:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000e4a:	67bb      	str	r3, [r7, #120]	@ 0x78

	while (1) {

		/* ========== READ BTN FROM ESP32 ========== */
		uint8_t ch;
		while (rbuf_pop(&ch)) {
 8000e4c:	e04f      	b.n	8000eee <Run_Joystick_Test+0xe6>

			if (ch == '\n') {
 8000e4e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000e52:	2b0a      	cmp	r3, #10
 8000e54:	d134      	bne.n	8000ec0 <Run_Joystick_Test+0xb8>
				line[line_idx] = 0;
 8000e56:	4ba4      	ldr	r3, [pc, #656]	@ (80010e8 <Run_Joystick_Test+0x2e0>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	4ba3      	ldr	r3, [pc, #652]	@ (80010ec <Run_Joystick_Test+0x2e4>)
 8000e5e:	2100      	movs	r1, #0
 8000e60:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 8000e62:	4ba1      	ldr	r3, [pc, #644]	@ (80010e8 <Run_Joystick_Test+0x2e0>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	701a      	strb	r2, [r3, #0]

				if (strncmp(line, "BTN:", 4) == 0) {
 8000e68:	2204      	movs	r2, #4
 8000e6a:	49a1      	ldr	r1, [pc, #644]	@ (80010f0 <Run_Joystick_Test+0x2e8>)
 8000e6c:	489f      	ldr	r0, [pc, #636]	@ (80010ec <Run_Joystick_Test+0x2e4>)
 8000e6e:	f003 fe0d 	bl	8004a8c <strncmp>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d13a      	bne.n	8000eee <Run_Joystick_Test+0xe6>
					int bid = atoi(&line[4]);
 8000e78:	489e      	ldr	r0, [pc, #632]	@ (80010f4 <Run_Joystick_Test+0x2ec>)
 8000e7a:	f003 fd1f 	bl	80048bc <atoi>
 8000e7e:	6738      	str	r0, [r7, #112]	@ 0x70
					btn_counts[bid]++;
 8000e80:	4a9d      	ldr	r2, [pc, #628]	@ (80010f8 <Run_Joystick_Test+0x2f0>)
 8000e82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e88:	1c5a      	adds	r2, r3, #1
 8000e8a:	499b      	ldr	r1, [pc, #620]	@ (80010f8 <Run_Joystick_Test+0x2f0>)
 8000e8c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

					/* EXIT ON BUTTON 7 */
					if (bid == 7) {
 8000e92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000e94:	2b07      	cmp	r3, #7
 8000e96:	d12a      	bne.n	8000eee <Run_Joystick_Test+0xe6>
						btn_counts[7] = 0;
 8000e98:	4b97      	ldr	r3, [pc, #604]	@ (80010f8 <Run_Joystick_Test+0x2f0>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	61da      	str	r2, [r3, #28]
						UART2_Print("Exiting Joystick Test...\r\n");
 8000e9e:	4897      	ldr	r0, [pc, #604]	@ (80010fc <Run_Joystick_Test+0x2f4>)
 8000ea0:	f7ff fdf4 	bl	8000a8c <UART2_Print>

						SSD1306_Clear();
 8000ea4:	f000 f9f4 	bl	8001290 <SSD1306_Clear>
						SSD1306_WriteStringXY(0, 0, "Exiting...");
 8000ea8:	4a95      	ldr	r2, [pc, #596]	@ (8001100 <Run_Joystick_Test+0x2f8>)
 8000eaa:	2100      	movs	r1, #0
 8000eac:	2000      	movs	r0, #0
 8000eae:	f000 fa5d 	bl	800136c <SSD1306_WriteStringXY>
						SSD1306_Update();
 8000eb2:	f000 f9b1 	bl	8001218 <SSD1306_Update>

						HAL_Delay(300);
 8000eb6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000eba:	f000 fcbd 	bl	8001838 <HAL_Delay>
						return;
 8000ebe:	e10a      	b.n	80010d6 <Run_Joystick_Test+0x2ce>
					}
				}
			} else if (ch != '\r') {
 8000ec0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ec4:	2b0d      	cmp	r3, #13
 8000ec6:	d012      	beq.n	8000eee <Run_Joystick_Test+0xe6>
				if (line_idx < sizeof(line) - 1)
 8000ec8:	4b87      	ldr	r3, [pc, #540]	@ (80010e8 <Run_Joystick_Test+0x2e0>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b2e      	cmp	r3, #46	@ 0x2e
 8000ece:	d80b      	bhi.n	8000ee8 <Run_Joystick_Test+0xe0>
					line[line_idx++] = ch;
 8000ed0:	4b85      	ldr	r3, [pc, #532]	@ (80010e8 <Run_Joystick_Test+0x2e0>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	1c5a      	adds	r2, r3, #1
 8000ed6:	b2d1      	uxtb	r1, r2
 8000ed8:	4a83      	ldr	r2, [pc, #524]	@ (80010e8 <Run_Joystick_Test+0x2e0>)
 8000eda:	7011      	strb	r1, [r2, #0]
 8000edc:	461a      	mov	r2, r3
 8000ede:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 8000ee2:	4b82      	ldr	r3, [pc, #520]	@ (80010ec <Run_Joystick_Test+0x2e4>)
 8000ee4:	5499      	strb	r1, [r3, r2]
 8000ee6:	e002      	b.n	8000eee <Run_Joystick_Test+0xe6>
				else
					line_idx = 0;
 8000ee8:	4b7f      	ldr	r3, [pc, #508]	@ (80010e8 <Run_Joystick_Test+0x2e0>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 8000eee:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fe08 	bl	8000b08 <rbuf_pop>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d1a7      	bne.n	8000e4e <Run_Joystick_Test+0x46>
			}
		}

		/* ========== READ ADC Y ========== */
		ADC_ChannelConfTypeDef sConfig = { 0 };
 8000efe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f02:	2200      	movs	r2, #0
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	605a      	str	r2, [r3, #4]
 8000f08:	609a      	str	r2, [r3, #8]
		sConfig.Channel = ADC_CHANNEL_0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	627b      	str	r3, [r7, #36]	@ 0x24
		sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	62bb      	str	r3, [r7, #40]	@ 0x28
		sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000f12:	2305      	movs	r3, #5
 8000f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000f16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4879      	ldr	r0, [pc, #484]	@ (8001104 <Run_Joystick_Test+0x2fc>)
 8000f1e:	f000 ff73 	bl	8001e08 <HAL_ADC_ConfigChannel>

		HAL_ADC_Start(&hadc1);
 8000f22:	4878      	ldr	r0, [pc, #480]	@ (8001104 <Run_Joystick_Test+0x2fc>)
 8000f24:	f000 fd84 	bl	8001a30 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f28:	f04f 31ff 	mov.w	r1, #4294967295
 8000f2c:	4875      	ldr	r0, [pc, #468]	@ (8001104 <Run_Joystick_Test+0x2fc>)
 8000f2e:	f000 fe59 	bl	8001be4 <HAL_ADC_PollForConversion>
		joyY = HAL_ADC_GetValue(&hadc1);
 8000f32:	4874      	ldr	r0, [pc, #464]	@ (8001104 <Run_Joystick_Test+0x2fc>)
 8000f34:	f000 ff5c 	bl	8001df0 <HAL_ADC_GetValue>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

		/* ========== READ ADC X ========== */
		sConfig.Channel = ADC_CHANNEL_1;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	627b      	str	r3, [r7, #36]	@ 0x24
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f46:	4619      	mov	r1, r3
 8000f48:	486e      	ldr	r0, [pc, #440]	@ (8001104 <Run_Joystick_Test+0x2fc>)
 8000f4a:	f000 ff5d 	bl	8001e08 <HAL_ADC_ConfigChannel>

		HAL_ADC_Start(&hadc1);
 8000f4e:	486d      	ldr	r0, [pc, #436]	@ (8001104 <Run_Joystick_Test+0x2fc>)
 8000f50:	f000 fd6e 	bl	8001a30 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f54:	f04f 31ff 	mov.w	r1, #4294967295
 8000f58:	486a      	ldr	r0, [pc, #424]	@ (8001104 <Run_Joystick_Test+0x2fc>)
 8000f5a:	f000 fe43 	bl	8001be4 <HAL_ADC_PollForConversion>
		joyX = HAL_ADC_GetValue(&hadc1);
 8000f5e:	4869      	ldr	r0, [pc, #420]	@ (8001104 <Run_Joystick_Test+0x2fc>)
 8000f60:	f000 ff46 	bl	8001df0 <HAL_ADC_GetValue>
 8000f64:	4603      	mov	r3, r0
 8000f66:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
		HAL_ADC_Stop(&hadc1);
 8000f6a:	4866      	ldr	r0, [pc, #408]	@ (8001104 <Run_Joystick_Test+0x2fc>)
 8000f6c:	f000 fe0e 	bl	8001b8c <HAL_ADC_Stop>

		/* ---------- PROCESS ---------- */
		dy = joyY - centerY;
 8000f70:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8000f74:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
		dx = joyX - centerX;
 8000f80:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8000f84:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

		if (abs(dy) < deadzone)
 8000f90:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	bfb8      	it	lt
 8000f98:	425b      	neglt	r3, r3
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	dd02      	ble.n	8000faa <Run_Joystick_Test+0x1a2>
			dy = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
		if (abs(dx) < deadzone)
 8000faa:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	bfb8      	it	lt
 8000fb2:	425b      	neglt	r3, r3
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	dd02      	ble.n	8000fc4 <Run_Joystick_Test+0x1bc>
			dx = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

		if (dy < -threshold)
 8000fc4:	f9b7 2086 	ldrsh.w	r2, [r7, #134]	@ 0x86
 8000fc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000fca:	425b      	negs	r3, r3
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	da06      	bge.n	8000fde <Run_Joystick_Test+0x1d6>
			sprintf(buffer, "UP      Value: 0\r\n");
 8000fd0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000fd4:	494c      	ldr	r1, [pc, #304]	@ (8001108 <Run_Joystick_Test+0x300>)
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f003 fd2e 	bl	8004a38 <siprintf>
 8000fdc:	e02d      	b.n	800103a <Run_Joystick_Test+0x232>
		else if (dy > threshold)
 8000fde:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 8000fe2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	da06      	bge.n	8000ff6 <Run_Joystick_Test+0x1ee>
			sprintf(buffer, "DOWN    Value: 4095\r\n");
 8000fe8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000fec:	4947      	ldr	r1, [pc, #284]	@ (800110c <Run_Joystick_Test+0x304>)
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f003 fd22 	bl	8004a38 <siprintf>
 8000ff4:	e021      	b.n	800103a <Run_Joystick_Test+0x232>
		else if (dx < -threshold)
 8000ff6:	f9b7 2084 	ldrsh.w	r2, [r7, #132]	@ 0x84
 8000ffa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000ffc:	425b      	negs	r3, r3
 8000ffe:	429a      	cmp	r2, r3
 8001000:	da06      	bge.n	8001010 <Run_Joystick_Test+0x208>
			sprintf(buffer, "LEFT    Value: 0\r\n");
 8001002:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001006:	4942      	ldr	r1, [pc, #264]	@ (8001110 <Run_Joystick_Test+0x308>)
 8001008:	4618      	mov	r0, r3
 800100a:	f003 fd15 	bl	8004a38 <siprintf>
 800100e:	e014      	b.n	800103a <Run_Joystick_Test+0x232>
		else if (dx > threshold)
 8001010:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 8001014:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001016:	429a      	cmp	r2, r3
 8001018:	da06      	bge.n	8001028 <Run_Joystick_Test+0x220>
			sprintf(buffer, "RIGHT   Value: 4095\r\n");
 800101a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800101e:	493d      	ldr	r1, [pc, #244]	@ (8001114 <Run_Joystick_Test+0x30c>)
 8001020:	4618      	mov	r0, r3
 8001022:	f003 fd09 	bl	8004a38 <siprintf>
 8001026:	e008      	b.n	800103a <Run_Joystick_Test+0x232>
		else
			sprintf(buffer, "CENTER  Y=%u  X=%u\r\n", joyY, joyX);
 8001028:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800102c:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001030:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8001034:	4938      	ldr	r1, [pc, #224]	@ (8001118 <Run_Joystick_Test+0x310>)
 8001036:	f003 fcff 	bl	8004a38 <siprintf>

		UART2_Print(buffer);
 800103a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff fd24 	bl	8000a8c <UART2_Print>

		/* ---------- OLED UPDATE ---------- */
		SSD1306_Clear();
 8001044:	f000 f924 	bl	8001290 <SSD1306_Clear>
		SSD1306_WriteStringXY(0, 0, "Joystick Test");
 8001048:	4a25      	ldr	r2, [pc, #148]	@ (80010e0 <Run_Joystick_Test+0x2d8>)
 800104a:	2100      	movs	r1, #0
 800104c:	2000      	movs	r0, #0
 800104e:	f000 f98d 	bl	800136c <SSD1306_WriteStringXY>

		if (dy < -threshold)
 8001052:	f9b7 2086 	ldrsh.w	r2, [r7, #134]	@ 0x86
 8001056:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001058:	425b      	negs	r3, r3
 800105a:	429a      	cmp	r2, r3
 800105c:	da05      	bge.n	800106a <Run_Joystick_Test+0x262>
			SSD1306_WriteStringXY(0, 16, "UP      Val:0");
 800105e:	4a2f      	ldr	r2, [pc, #188]	@ (800111c <Run_Joystick_Test+0x314>)
 8001060:	2110      	movs	r1, #16
 8001062:	2000      	movs	r0, #0
 8001064:	f000 f982 	bl	800136c <SSD1306_WriteStringXY>
 8001068:	e02f      	b.n	80010ca <Run_Joystick_Test+0x2c2>
		else if (dy > threshold)
 800106a:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 800106e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001070:	429a      	cmp	r2, r3
 8001072:	da05      	bge.n	8001080 <Run_Joystick_Test+0x278>
			SSD1306_WriteStringXY(0, 16, "DOWN    Val:4095");
 8001074:	4a2a      	ldr	r2, [pc, #168]	@ (8001120 <Run_Joystick_Test+0x318>)
 8001076:	2110      	movs	r1, #16
 8001078:	2000      	movs	r0, #0
 800107a:	f000 f977 	bl	800136c <SSD1306_WriteStringXY>
 800107e:	e024      	b.n	80010ca <Run_Joystick_Test+0x2c2>
		else if (dx < -threshold)
 8001080:	f9b7 2084 	ldrsh.w	r2, [r7, #132]	@ 0x84
 8001084:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001086:	425b      	negs	r3, r3
 8001088:	429a      	cmp	r2, r3
 800108a:	da05      	bge.n	8001098 <Run_Joystick_Test+0x290>
			SSD1306_WriteStringXY(0, 16, "LEFT    Val:0");
 800108c:	4a25      	ldr	r2, [pc, #148]	@ (8001124 <Run_Joystick_Test+0x31c>)
 800108e:	2110      	movs	r1, #16
 8001090:	2000      	movs	r0, #0
 8001092:	f000 f96b 	bl	800136c <SSD1306_WriteStringXY>
 8001096:	e018      	b.n	80010ca <Run_Joystick_Test+0x2c2>
		else if (dx > threshold)
 8001098:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 800109c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800109e:	429a      	cmp	r2, r3
 80010a0:	da05      	bge.n	80010ae <Run_Joystick_Test+0x2a6>
			SSD1306_WriteStringXY(0, 16, "RIGHT   Val:4095");
 80010a2:	4a21      	ldr	r2, [pc, #132]	@ (8001128 <Run_Joystick_Test+0x320>)
 80010a4:	2110      	movs	r1, #16
 80010a6:	2000      	movs	r0, #0
 80010a8:	f000 f960 	bl	800136c <SSD1306_WriteStringXY>
 80010ac:	e00d      	b.n	80010ca <Run_Joystick_Test+0x2c2>
		else {
			char mid[32];
			sprintf(mid, "CEN Y=%u X=%u", joyY, joyX);
 80010ae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80010b2:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 80010b6:	1d38      	adds	r0, r7, #4
 80010b8:	491c      	ldr	r1, [pc, #112]	@ (800112c <Run_Joystick_Test+0x324>)
 80010ba:	f003 fcbd 	bl	8004a38 <siprintf>
			SSD1306_WriteStringXY(0, 16, mid);
 80010be:	1d3b      	adds	r3, r7, #4
 80010c0:	461a      	mov	r2, r3
 80010c2:	2110      	movs	r1, #16
 80010c4:	2000      	movs	r0, #0
 80010c6:	f000 f951 	bl	800136c <SSD1306_WriteStringXY>
		}

		SSD1306_Update();
 80010ca:	f000 f8a5 	bl	8001218 <SSD1306_Update>

		HAL_Delay(120);
 80010ce:	2078      	movs	r0, #120	@ 0x78
 80010d0:	f000 fbb2 	bl	8001838 <HAL_Delay>
	while (1) {
 80010d4:	e6ba      	b.n	8000e4c <Run_Joystick_Test+0x44>
	}
}
 80010d6:	3788      	adds	r7, #136	@ 0x88
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	08005858 	.word	0x08005858
 80010e0:	08005878 	.word	0x08005878
 80010e4:	08005888 	.word	0x08005888
 80010e8:	200002c8 	.word	0x200002c8
 80010ec:	20000298 	.word	0x20000298
 80010f0:	08005500 	.word	0x08005500
 80010f4:	2000029c 	.word	0x2000029c
 80010f8:	200002d0 	.word	0x200002d0
 80010fc:	0800589c 	.word	0x0800589c
 8001100:	080058b8 	.word	0x080058b8
 8001104:	2000007c 	.word	0x2000007c
 8001108:	080058c4 	.word	0x080058c4
 800110c:	080058d8 	.word	0x080058d8
 8001110:	080058f0 	.word	0x080058f0
 8001114:	08005904 	.word	0x08005904
 8001118:	0800591c 	.word	0x0800591c
 800111c:	08005934 	.word	0x08005934
 8001120:	08005944 	.word	0x08005944
 8001124:	08005958 	.word	0x08005958
 8001128:	08005968 	.word	0x08005968
 800112c:	0800597c 	.word	0x0800597c

08001130 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001134:	b672      	cpsid	i
}
 8001136:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001138:	bf00      	nop
 800113a:	e7fd      	b.n	8001138 <Error_Handler+0x8>

0800113c <cmd>:
{0x00,0x41,0x36,0x08,0x00}, // }
{0x08,0x04,0x08,0x10,0x08}, // ~
};


static void cmd(uint8_t c) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af02      	add	r7, sp, #8
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
    uint8_t d[2] = {0x00, c};
 8001146:	2300      	movs	r3, #0
 8001148:	733b      	strb	r3, [r7, #12]
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, SSD1306_ADDR, d, 2, 50);
 800114e:	f107 020c 	add.w	r2, r7, #12
 8001152:	2332      	movs	r3, #50	@ 0x32
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2302      	movs	r3, #2
 8001158:	2178      	movs	r1, #120	@ 0x78
 800115a:	4803      	ldr	r0, [pc, #12]	@ (8001168 <cmd+0x2c>)
 800115c:	f001 fc70 	bl	8002a40 <HAL_I2C_Master_Transmit>
}
 8001160:	bf00      	nop
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	200000ac 	.word	0x200000ac

0800116c <SSD1306_Init>:

void SSD1306_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
    HAL_Delay(100);
 8001170:	2064      	movs	r0, #100	@ 0x64
 8001172:	f000 fb61 	bl	8001838 <HAL_Delay>

    cmd(0xAE);
 8001176:	20ae      	movs	r0, #174	@ 0xae
 8001178:	f7ff ffe0 	bl	800113c <cmd>
    cmd(0x20); cmd(0x00); // HORIZONTAL (Adafruit uses this!)
 800117c:	2020      	movs	r0, #32
 800117e:	f7ff ffdd 	bl	800113c <cmd>
 8001182:	2000      	movs	r0, #0
 8001184:	f7ff ffda 	bl	800113c <cmd>
    cmd(0x40);
 8001188:	2040      	movs	r0, #64	@ 0x40
 800118a:	f7ff ffd7 	bl	800113c <cmd>
    cmd(0xA1);
 800118e:	20a1      	movs	r0, #161	@ 0xa1
 8001190:	f7ff ffd4 	bl	800113c <cmd>
    cmd(0xC8);
 8001194:	20c8      	movs	r0, #200	@ 0xc8
 8001196:	f7ff ffd1 	bl	800113c <cmd>
    cmd(0x81); cmd(0x7F);
 800119a:	2081      	movs	r0, #129	@ 0x81
 800119c:	f7ff ffce 	bl	800113c <cmd>
 80011a0:	207f      	movs	r0, #127	@ 0x7f
 80011a2:	f7ff ffcb 	bl	800113c <cmd>
    cmd(0xA6);
 80011a6:	20a6      	movs	r0, #166	@ 0xa6
 80011a8:	f7ff ffc8 	bl	800113c <cmd>
    cmd(0xA8); cmd(0x3F);
 80011ac:	20a8      	movs	r0, #168	@ 0xa8
 80011ae:	f7ff ffc5 	bl	800113c <cmd>
 80011b2:	203f      	movs	r0, #63	@ 0x3f
 80011b4:	f7ff ffc2 	bl	800113c <cmd>
    cmd(0xD3); cmd(0x00);
 80011b8:	20d3      	movs	r0, #211	@ 0xd3
 80011ba:	f7ff ffbf 	bl	800113c <cmd>
 80011be:	2000      	movs	r0, #0
 80011c0:	f7ff ffbc 	bl	800113c <cmd>
    cmd(0xD5); cmd(0x80);
 80011c4:	20d5      	movs	r0, #213	@ 0xd5
 80011c6:	f7ff ffb9 	bl	800113c <cmd>
 80011ca:	2080      	movs	r0, #128	@ 0x80
 80011cc:	f7ff ffb6 	bl	800113c <cmd>
    cmd(0xD9); cmd(0xF1);
 80011d0:	20d9      	movs	r0, #217	@ 0xd9
 80011d2:	f7ff ffb3 	bl	800113c <cmd>
 80011d6:	20f1      	movs	r0, #241	@ 0xf1
 80011d8:	f7ff ffb0 	bl	800113c <cmd>
    cmd(0xDA); cmd(0x12);
 80011dc:	20da      	movs	r0, #218	@ 0xda
 80011de:	f7ff ffad 	bl	800113c <cmd>
 80011e2:	2012      	movs	r0, #18
 80011e4:	f7ff ffaa 	bl	800113c <cmd>
    cmd(0xDB); cmd(0x40);
 80011e8:	20db      	movs	r0, #219	@ 0xdb
 80011ea:	f7ff ffa7 	bl	800113c <cmd>
 80011ee:	2040      	movs	r0, #64	@ 0x40
 80011f0:	f7ff ffa4 	bl	800113c <cmd>
    cmd(0x8D); cmd(0x14);
 80011f4:	208d      	movs	r0, #141	@ 0x8d
 80011f6:	f7ff ffa1 	bl	800113c <cmd>
 80011fa:	2014      	movs	r0, #20
 80011fc:	f7ff ff9e 	bl	800113c <cmd>
    cmd(0xA4);
 8001200:	20a4      	movs	r0, #164	@ 0xa4
 8001202:	f7ff ff9b 	bl	800113c <cmd>
    cmd(0xAF);
 8001206:	20af      	movs	r0, #175	@ 0xaf
 8001208:	f7ff ff98 	bl	800113c <cmd>

    SSD1306_Clear();
 800120c:	f000 f840 	bl	8001290 <SSD1306_Clear>
    SSD1306_Update();
 8001210:	f000 f802 	bl	8001218 <SSD1306_Update>
}
 8001214:	bf00      	nop
 8001216:	bd80      	pop	{r7, pc}

08001218 <SSD1306_Update>:

void SSD1306_Update(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b0a4      	sub	sp, #144	@ 0x90
 800121c:	af02      	add	r7, sp, #8
    for (uint8_t page = 0; page < 8; page++)
 800121e:	2300      	movs	r3, #0
 8001220:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001224:	e026      	b.n	8001274 <SSD1306_Update+0x5c>
    {
        cmd(0xB0 + page);
 8001226:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800122a:	3b50      	subs	r3, #80	@ 0x50
 800122c:	b2db      	uxtb	r3, r3
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff ff84 	bl	800113c <cmd>
        cmd(0x00);
 8001234:	2000      	movs	r0, #0
 8001236:	f7ff ff81 	bl	800113c <cmd>
        cmd(0x10);
 800123a:	2010      	movs	r0, #16
 800123c:	f7ff ff7e 	bl	800113c <cmd>

        uint8_t data[129];
        data[0] = 0x40;
 8001240:	2340      	movs	r3, #64	@ 0x40
 8001242:	713b      	strb	r3, [r7, #4]
        memcpy(&data[1], &buffer[page * 128], 128);
 8001244:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001248:	01db      	lsls	r3, r3, #7
 800124a:	4a0f      	ldr	r2, [pc, #60]	@ (8001288 <SSD1306_Update+0x70>)
 800124c:	1899      	adds	r1, r3, r2
 800124e:	1d3b      	adds	r3, r7, #4
 8001250:	3301      	adds	r3, #1
 8001252:	2280      	movs	r2, #128	@ 0x80
 8001254:	4618      	mov	r0, r3
 8001256:	f003 fc57 	bl	8004b08 <memcpy>
        HAL_I2C_Master_Transmit(&hi2c1, SSD1306_ADDR, data, sizeof(data), 100);
 800125a:	1d3a      	adds	r2, r7, #4
 800125c:	2364      	movs	r3, #100	@ 0x64
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	2381      	movs	r3, #129	@ 0x81
 8001262:	2178      	movs	r1, #120	@ 0x78
 8001264:	4809      	ldr	r0, [pc, #36]	@ (800128c <SSD1306_Update+0x74>)
 8001266:	f001 fbeb 	bl	8002a40 <HAL_I2C_Master_Transmit>
    for (uint8_t page = 0; page < 8; page++)
 800126a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800126e:	3301      	adds	r3, #1
 8001270:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001274:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001278:	2b07      	cmp	r3, #7
 800127a:	d9d4      	bls.n	8001226 <SSD1306_Update+0xe>
    }
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3788      	adds	r7, #136	@ 0x88
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000304 	.word	0x20000304
 800128c:	200000ac 	.word	0x200000ac

08001290 <SSD1306_Clear>:

void SSD1306_Clear(void) {
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
    memset(buffer, 0, sizeof(buffer));
 8001294:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001298:	2100      	movs	r1, #0
 800129a:	4802      	ldr	r0, [pc, #8]	@ (80012a4 <SSD1306_Clear+0x14>)
 800129c:	f003 fbee 	bl	8004a7c <memset>
}
 80012a0:	bf00      	nop
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000304 	.word	0x20000304

080012a8 <SSD1306_SetCursor>:

void SSD1306_SetCursor(uint8_t x, uint8_t y) {
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	460a      	mov	r2, r1
 80012b2:	71fb      	strb	r3, [r7, #7]
 80012b4:	4613      	mov	r3, r2
 80012b6:	71bb      	strb	r3, [r7, #6]
    posX = x;
 80012b8:	4a05      	ldr	r2, [pc, #20]	@ (80012d0 <SSD1306_SetCursor+0x28>)
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	7013      	strb	r3, [r2, #0]
    posY = y;
 80012be:	4a05      	ldr	r2, [pc, #20]	@ (80012d4 <SSD1306_SetCursor+0x2c>)
 80012c0:	79bb      	ldrb	r3, [r7, #6]
 80012c2:	7013      	strb	r3, [r2, #0]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	20000704 	.word	0x20000704
 80012d4:	20000705 	.word	0x20000705

080012d8 <SSD1306_WriteChar>:

void SSD1306_WriteChar(char c)
{
 80012d8:	b490      	push	{r4, r7}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	71fb      	strb	r3, [r7, #7]
    if (c < 32 || c > 126) c = ' ';
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	2b1f      	cmp	r3, #31
 80012e6:	d902      	bls.n	80012ee <SSD1306_WriteChar+0x16>
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	2b7e      	cmp	r3, #126	@ 0x7e
 80012ec:	d901      	bls.n	80012f2 <SSD1306_WriteChar+0x1a>
 80012ee:	2320      	movs	r3, #32
 80012f0:	71fb      	strb	r3, [r7, #7]

    uint16_t index = posX + (posY/8)*128;
 80012f2:	4b1a      	ldr	r3, [pc, #104]	@ (800135c <SSD1306_WriteChar+0x84>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	461a      	mov	r2, r3
 80012f8:	4b19      	ldr	r3, [pc, #100]	@ (8001360 <SSD1306_WriteChar+0x88>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	08db      	lsrs	r3, r3, #3
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	01db      	lsls	r3, r3, #7
 8001302:	b29b      	uxth	r3, r3
 8001304:	4413      	add	r3, r2
 8001306:	81bb      	strh	r3, [r7, #12]

    for (uint8_t i=0;i<5;i++)
 8001308:	2300      	movs	r3, #0
 800130a:	73fb      	strb	r3, [r7, #15]
 800130c:	e012      	b.n	8001334 <SSD1306_WriteChar+0x5c>
        buffer[index+i] = font5x7[c-32][i];
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	f1a3 0220 	sub.w	r2, r3, #32
 8001314:	7bf8      	ldrb	r0, [r7, #15]
 8001316:	89b9      	ldrh	r1, [r7, #12]
 8001318:	7bfb      	ldrb	r3, [r7, #15]
 800131a:	4419      	add	r1, r3
 800131c:	4c11      	ldr	r4, [pc, #68]	@ (8001364 <SSD1306_WriteChar+0x8c>)
 800131e:	4613      	mov	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	4413      	add	r3, r2
 8001324:	4423      	add	r3, r4
 8001326:	4403      	add	r3, r0
 8001328:	781a      	ldrb	r2, [r3, #0]
 800132a:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <SSD1306_WriteChar+0x90>)
 800132c:	545a      	strb	r2, [r3, r1]
    for (uint8_t i=0;i<5;i++)
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	3301      	adds	r3, #1
 8001332:	73fb      	strb	r3, [r7, #15]
 8001334:	7bfb      	ldrb	r3, [r7, #15]
 8001336:	2b04      	cmp	r3, #4
 8001338:	d9e9      	bls.n	800130e <SSD1306_WriteChar+0x36>

    buffer[index+5] = 0x00;
 800133a:	89bb      	ldrh	r3, [r7, #12]
 800133c:	3305      	adds	r3, #5
 800133e:	4a0a      	ldr	r2, [pc, #40]	@ (8001368 <SSD1306_WriteChar+0x90>)
 8001340:	2100      	movs	r1, #0
 8001342:	54d1      	strb	r1, [r2, r3]

    posX += 6;
 8001344:	4b05      	ldr	r3, [pc, #20]	@ (800135c <SSD1306_WriteChar+0x84>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	3306      	adds	r3, #6
 800134a:	b2da      	uxtb	r2, r3
 800134c:	4b03      	ldr	r3, [pc, #12]	@ (800135c <SSD1306_WriteChar+0x84>)
 800134e:	701a      	strb	r2, [r3, #0]
}
 8001350:	bf00      	nop
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bc90      	pop	{r4, r7}
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	20000704 	.word	0x20000704
 8001360:	20000705 	.word	0x20000705
 8001364:	0800598c 	.word	0x0800598c
 8001368:	20000304 	.word	0x20000304

0800136c <SSD1306_WriteStringXY>:
void SSD1306_WriteString(const char *s)
{
    while(*s) SSD1306_WriteChar(*s++);
}
void SSD1306_WriteStringXY(uint8_t x, uint8_t y, const char *s)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	603a      	str	r2, [r7, #0]
 8001376:	71fb      	strb	r3, [r7, #7]
 8001378:	460b      	mov	r3, r1
 800137a:	71bb      	strb	r3, [r7, #6]
    SSD1306_SetCursor(x, y);
 800137c:	79ba      	ldrb	r2, [r7, #6]
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	4611      	mov	r1, r2
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff ff90 	bl	80012a8 <SSD1306_SetCursor>
    while (*s) SSD1306_WriteChar(*s++);
 8001388:	e006      	b.n	8001398 <SSD1306_WriteStringXY+0x2c>
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	1c5a      	adds	r2, r3, #1
 800138e:	603a      	str	r2, [r7, #0]
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff ffa0 	bl	80012d8 <SSD1306_WriteChar>
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d1f4      	bne.n	800138a <SSD1306_WriteStringXY+0x1e>
}
 80013a0:	bf00      	nop
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013b2:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <HAL_MspInit+0x5c>)
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	4a14      	ldr	r2, [pc, #80]	@ (8001408 <HAL_MspInit+0x5c>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	6193      	str	r3, [r2, #24]
 80013be:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <HAL_MspInit+0x5c>)
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <HAL_MspInit+0x5c>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001408 <HAL_MspInit+0x5c>)
 80013d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d4:	61d3      	str	r3, [r2, #28]
 80013d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <HAL_MspInit+0x5c>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013e2:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <HAL_MspInit+0x60>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	4a04      	ldr	r2, [pc, #16]	@ (800140c <HAL_MspInit+0x60>)
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013fe:	bf00      	nop
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr
 8001408:	40021000 	.word	0x40021000
 800140c:	40010000 	.word	0x40010000

08001410 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b088      	sub	sp, #32
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001418:	f107 0310 	add.w	r3, r7, #16
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a14      	ldr	r2, [pc, #80]	@ (800147c <HAL_ADC_MspInit+0x6c>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d121      	bne.n	8001474 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001430:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <HAL_ADC_MspInit+0x70>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	4a12      	ldr	r2, [pc, #72]	@ (8001480 <HAL_ADC_MspInit+0x70>)
 8001436:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800143a:	6193      	str	r3, [r2, #24]
 800143c:	4b10      	ldr	r3, [pc, #64]	@ (8001480 <HAL_ADC_MspInit+0x70>)
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001448:	4b0d      	ldr	r3, [pc, #52]	@ (8001480 <HAL_ADC_MspInit+0x70>)
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	4a0c      	ldr	r2, [pc, #48]	@ (8001480 <HAL_ADC_MspInit+0x70>)
 800144e:	f043 0304 	orr.w	r3, r3, #4
 8001452:	6193      	str	r3, [r2, #24]
 8001454:	4b0a      	ldr	r3, [pc, #40]	@ (8001480 <HAL_ADC_MspInit+0x70>)
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	f003 0304 	and.w	r3, r3, #4
 800145c:	60bb      	str	r3, [r7, #8]
 800145e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001460:	2303      	movs	r3, #3
 8001462:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001464:	2303      	movs	r3, #3
 8001466:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001468:	f107 0310 	add.w	r3, r7, #16
 800146c:	4619      	mov	r1, r3
 800146e:	4805      	ldr	r0, [pc, #20]	@ (8001484 <HAL_ADC_MspInit+0x74>)
 8001470:	f001 f81e 	bl	80024b0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001474:	bf00      	nop
 8001476:	3720      	adds	r7, #32
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40012400 	.word	0x40012400
 8001480:	40021000 	.word	0x40021000
 8001484:	40010800 	.word	0x40010800

08001488 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08a      	sub	sp, #40	@ 0x28
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001490:	f107 0314 	add.w	r3, r7, #20
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001518 <HAL_I2C_MspInit+0x90>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d132      	bne.n	800150e <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a8:	4b1c      	ldr	r3, [pc, #112]	@ (800151c <HAL_I2C_MspInit+0x94>)
 80014aa:	699b      	ldr	r3, [r3, #24]
 80014ac:	4a1b      	ldr	r2, [pc, #108]	@ (800151c <HAL_I2C_MspInit+0x94>)
 80014ae:	f043 0308 	orr.w	r3, r3, #8
 80014b2:	6193      	str	r3, [r2, #24]
 80014b4:	4b19      	ldr	r3, [pc, #100]	@ (800151c <HAL_I2C_MspInit+0x94>)
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	f003 0308 	and.w	r3, r3, #8
 80014bc:	613b      	str	r3, [r7, #16]
 80014be:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014c0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014c6:	2312      	movs	r3, #18
 80014c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014ca:	2303      	movs	r3, #3
 80014cc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4619      	mov	r1, r3
 80014d4:	4812      	ldr	r0, [pc, #72]	@ (8001520 <HAL_I2C_MspInit+0x98>)
 80014d6:	f000 ffeb 	bl	80024b0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80014da:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <HAL_I2C_MspInit+0x9c>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
 80014e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80014e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80014e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ea:	f043 0302 	orr.w	r3, r3, #2
 80014ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80014f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001524 <HAL_I2C_MspInit+0x9c>)
 80014f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f4:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014f6:	4b09      	ldr	r3, [pc, #36]	@ (800151c <HAL_I2C_MspInit+0x94>)
 80014f8:	69db      	ldr	r3, [r3, #28]
 80014fa:	4a08      	ldr	r2, [pc, #32]	@ (800151c <HAL_I2C_MspInit+0x94>)
 80014fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001500:	61d3      	str	r3, [r2, #28]
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <HAL_I2C_MspInit+0x94>)
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800150e:	bf00      	nop
 8001510:	3728      	adds	r7, #40	@ 0x28
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	40005400 	.word	0x40005400
 800151c:	40021000 	.word	0x40021000
 8001520:	40010c00 	.word	0x40010c00
 8001524:	40010000 	.word	0x40010000

08001528 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b08a      	sub	sp, #40	@ 0x28
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001530:	f107 0318 	add.w	r3, r7, #24
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a3b      	ldr	r2, [pc, #236]	@ (8001630 <HAL_UART_MspInit+0x108>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d130      	bne.n	80015aa <HAL_UART_MspInit+0x82>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001548:	4b3a      	ldr	r3, [pc, #232]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 800154a:	69db      	ldr	r3, [r3, #28]
 800154c:	4a39      	ldr	r2, [pc, #228]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 800154e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001552:	61d3      	str	r3, [r2, #28]
 8001554:	4b37      	ldr	r3, [pc, #220]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 8001556:	69db      	ldr	r3, [r3, #28]
 8001558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800155c:	617b      	str	r3, [r7, #20]
 800155e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001560:	4b34      	ldr	r3, [pc, #208]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	4a33      	ldr	r2, [pc, #204]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 8001566:	f043 0304 	orr.w	r3, r3, #4
 800156a:	6193      	str	r3, [r2, #24]
 800156c:	4b31      	ldr	r3, [pc, #196]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	f003 0304 	and.w	r3, r3, #4
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001578:	2304      	movs	r3, #4
 800157a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157c:	2302      	movs	r3, #2
 800157e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001580:	2303      	movs	r3, #3
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001584:	f107 0318 	add.w	r3, r7, #24
 8001588:	4619      	mov	r1, r3
 800158a:	482b      	ldr	r0, [pc, #172]	@ (8001638 <HAL_UART_MspInit+0x110>)
 800158c:	f000 ff90 	bl	80024b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001590:	2308      	movs	r3, #8
 8001592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159c:	f107 0318 	add.w	r3, r7, #24
 80015a0:	4619      	mov	r1, r3
 80015a2:	4825      	ldr	r0, [pc, #148]	@ (8001638 <HAL_UART_MspInit+0x110>)
 80015a4:	f000 ff84 	bl	80024b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80015a8:	e03e      	b.n	8001628 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART3)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a23      	ldr	r2, [pc, #140]	@ (800163c <HAL_UART_MspInit+0x114>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d139      	bne.n	8001628 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 80015b6:	69db      	ldr	r3, [r3, #28]
 80015b8:	4a1e      	ldr	r2, [pc, #120]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 80015ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015be:	61d3      	str	r3, [r2, #28]
 80015c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 80015c2:	69db      	ldr	r3, [r3, #28]
 80015c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015cc:	4b19      	ldr	r3, [pc, #100]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4a18      	ldr	r2, [pc, #96]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 80015d2:	f043 0308 	orr.w	r3, r3, #8
 80015d6:	6193      	str	r3, [r2, #24]
 80015d8:	4b16      	ldr	r3, [pc, #88]	@ (8001634 <HAL_UART_MspInit+0x10c>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	f003 0308 	and.w	r3, r3, #8
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ea:	2302      	movs	r3, #2
 80015ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ee:	2303      	movs	r3, #3
 80015f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f2:	f107 0318 	add.w	r3, r7, #24
 80015f6:	4619      	mov	r1, r3
 80015f8:	4811      	ldr	r0, [pc, #68]	@ (8001640 <HAL_UART_MspInit+0x118>)
 80015fa:	f000 ff59 	bl	80024b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80015fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001602:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001604:	2300      	movs	r3, #0
 8001606:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160c:	f107 0318 	add.w	r3, r7, #24
 8001610:	4619      	mov	r1, r3
 8001612:	480b      	ldr	r0, [pc, #44]	@ (8001640 <HAL_UART_MspInit+0x118>)
 8001614:	f000 ff4c 	bl	80024b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001618:	2200      	movs	r2, #0
 800161a:	2100      	movs	r1, #0
 800161c:	2027      	movs	r0, #39	@ 0x27
 800161e:	f000 fe5e 	bl	80022de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001622:	2027      	movs	r0, #39	@ 0x27
 8001624:	f000 fe77 	bl	8002316 <HAL_NVIC_EnableIRQ>
}
 8001628:	bf00      	nop
 800162a:	3728      	adds	r7, #40	@ 0x28
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40004400 	.word	0x40004400
 8001634:	40021000 	.word	0x40021000
 8001638:	40010800 	.word	0x40010800
 800163c:	40004800 	.word	0x40004800
 8001640:	40010c00 	.word	0x40010c00

08001644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <NMI_Handler+0x4>

0800164c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <HardFault_Handler+0x4>

08001654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <MemManage_Handler+0x4>

0800165c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <BusFault_Handler+0x4>

08001664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <UsageFault_Handler+0x4>

0800166c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr

08001678 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr

08001684 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr

08001690 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001694:	f000 f8b4 	bl	8001800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001698:	bf00      	nop
 800169a:	bd80      	pop	{r7, pc}

0800169c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80016a0:	4802      	ldr	r0, [pc, #8]	@ (80016ac <USART3_IRQHandler+0x10>)
 80016a2:	f002 fba1 	bl	8003de8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20000148 	.word	0x20000148

080016b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016b8:	4a14      	ldr	r2, [pc, #80]	@ (800170c <_sbrk+0x5c>)
 80016ba:	4b15      	ldr	r3, [pc, #84]	@ (8001710 <_sbrk+0x60>)
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016c4:	4b13      	ldr	r3, [pc, #76]	@ (8001714 <_sbrk+0x64>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d102      	bne.n	80016d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016cc:	4b11      	ldr	r3, [pc, #68]	@ (8001714 <_sbrk+0x64>)
 80016ce:	4a12      	ldr	r2, [pc, #72]	@ (8001718 <_sbrk+0x68>)
 80016d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016d2:	4b10      	ldr	r3, [pc, #64]	@ (8001714 <_sbrk+0x64>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4413      	add	r3, r2
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d207      	bcs.n	80016f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016e0:	f003 f9e6 	bl	8004ab0 <__errno>
 80016e4:	4603      	mov	r3, r0
 80016e6:	220c      	movs	r2, #12
 80016e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ea:	f04f 33ff 	mov.w	r3, #4294967295
 80016ee:	e009      	b.n	8001704 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016f0:	4b08      	ldr	r3, [pc, #32]	@ (8001714 <_sbrk+0x64>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016f6:	4b07      	ldr	r3, [pc, #28]	@ (8001714 <_sbrk+0x64>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4413      	add	r3, r2
 80016fe:	4a05      	ldr	r2, [pc, #20]	@ (8001714 <_sbrk+0x64>)
 8001700:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001702:	68fb      	ldr	r3, [r7, #12]
}
 8001704:	4618      	mov	r0, r3
 8001706:	3718      	adds	r7, #24
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	20005000 	.word	0x20005000
 8001710:	00000400 	.word	0x00000400
 8001714:	20000708 	.word	0x20000708
 8001718:	20000858 	.word	0x20000858

0800171c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr

08001728 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001728:	f7ff fff8 	bl	800171c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800172c:	480b      	ldr	r0, [pc, #44]	@ (800175c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800172e:	490c      	ldr	r1, [pc, #48]	@ (8001760 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001730:	4a0c      	ldr	r2, [pc, #48]	@ (8001764 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001732:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001734:	e002      	b.n	800173c <LoopCopyDataInit>

08001736 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001736:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001738:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800173a:	3304      	adds	r3, #4

0800173c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800173c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800173e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001740:	d3f9      	bcc.n	8001736 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001742:	4a09      	ldr	r2, [pc, #36]	@ (8001768 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001744:	4c09      	ldr	r4, [pc, #36]	@ (800176c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001746:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001748:	e001      	b.n	800174e <LoopFillZerobss>

0800174a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800174a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800174c:	3204      	adds	r2, #4

0800174e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800174e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001750:	d3fb      	bcc.n	800174a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001752:	f003 f9b3 	bl	8004abc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001756:	f7fe fd0b 	bl	8000170 <main>
  bx lr
 800175a:	4770      	bx	lr
  ldr r0, =_sdata
 800175c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001760:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001764:	08005cec 	.word	0x08005cec
  ldr r2, =_sbss
 8001768:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800176c:	20000858 	.word	0x20000858

08001770 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001770:	e7fe      	b.n	8001770 <ADC1_2_IRQHandler>
	...

08001774 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001778:	4b08      	ldr	r3, [pc, #32]	@ (800179c <HAL_Init+0x28>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a07      	ldr	r2, [pc, #28]	@ (800179c <HAL_Init+0x28>)
 800177e:	f043 0310 	orr.w	r3, r3, #16
 8001782:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001784:	2003      	movs	r0, #3
 8001786:	f000 fd9f 	bl	80022c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800178a:	200f      	movs	r0, #15
 800178c:	f000 f808 	bl	80017a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001790:	f7ff fe0c 	bl	80013ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40022000 	.word	0x40022000

080017a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017a8:	4b12      	ldr	r3, [pc, #72]	@ (80017f4 <HAL_InitTick+0x54>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4b12      	ldr	r3, [pc, #72]	@ (80017f8 <HAL_InitTick+0x58>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	4619      	mov	r1, r3
 80017b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80017be:	4618      	mov	r0, r3
 80017c0:	f000 fdb7 	bl	8002332 <HAL_SYSTICK_Config>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e00e      	b.n	80017ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b0f      	cmp	r3, #15
 80017d2:	d80a      	bhi.n	80017ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017d4:	2200      	movs	r2, #0
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	f04f 30ff 	mov.w	r0, #4294967295
 80017dc:	f000 fd7f 	bl	80022de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017e0:	4a06      	ldr	r2, [pc, #24]	@ (80017fc <HAL_InitTick+0x5c>)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017e6:	2300      	movs	r3, #0
 80017e8:	e000      	b.n	80017ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000004 	.word	0x20000004
 80017f8:	2000000c 	.word	0x2000000c
 80017fc:	20000008 	.word	0x20000008

08001800 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001804:	4b05      	ldr	r3, [pc, #20]	@ (800181c <HAL_IncTick+0x1c>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	461a      	mov	r2, r3
 800180a:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <HAL_IncTick+0x20>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4413      	add	r3, r2
 8001810:	4a03      	ldr	r2, [pc, #12]	@ (8001820 <HAL_IncTick+0x20>)
 8001812:	6013      	str	r3, [r2, #0]
}
 8001814:	bf00      	nop
 8001816:	46bd      	mov	sp, r7
 8001818:	bc80      	pop	{r7}
 800181a:	4770      	bx	lr
 800181c:	2000000c 	.word	0x2000000c
 8001820:	2000070c 	.word	0x2000070c

08001824 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  return uwTick;
 8001828:	4b02      	ldr	r3, [pc, #8]	@ (8001834 <HAL_GetTick+0x10>)
 800182a:	681b      	ldr	r3, [r3, #0]
}
 800182c:	4618      	mov	r0, r3
 800182e:	46bd      	mov	sp, r7
 8001830:	bc80      	pop	{r7}
 8001832:	4770      	bx	lr
 8001834:	2000070c 	.word	0x2000070c

08001838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001840:	f7ff fff0 	bl	8001824 <HAL_GetTick>
 8001844:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001850:	d005      	beq.n	800185e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001852:	4b0a      	ldr	r3, [pc, #40]	@ (800187c <HAL_Delay+0x44>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	461a      	mov	r2, r3
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	4413      	add	r3, r2
 800185c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800185e:	bf00      	nop
 8001860:	f7ff ffe0 	bl	8001824 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	429a      	cmp	r2, r3
 800186e:	d8f7      	bhi.n	8001860 <HAL_Delay+0x28>
  {
  }
}
 8001870:	bf00      	nop
 8001872:	bf00      	nop
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	2000000c 	.word	0x2000000c

08001880 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001888:	2300      	movs	r3, #0
 800188a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800188c:	2300      	movs	r3, #0
 800188e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001890:	2300      	movs	r3, #0
 8001892:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d101      	bne.n	80018a2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e0be      	b.n	8001a20 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d109      	bne.n	80018c4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f7ff fda6 	bl	8001410 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f000 fbf1 	bl	80020ac <ADC_ConversionStop_Disable>
 80018ca:	4603      	mov	r3, r0
 80018cc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d2:	f003 0310 	and.w	r3, r3, #16
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	f040 8099 	bne.w	8001a0e <HAL_ADC_Init+0x18e>
 80018dc:	7dfb      	ldrb	r3, [r7, #23]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f040 8095 	bne.w	8001a0e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80018ec:	f023 0302 	bic.w	r3, r3, #2
 80018f0:	f043 0202 	orr.w	r2, r3, #2
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001900:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	7b1b      	ldrb	r3, [r3, #12]
 8001906:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001908:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800190a:	68ba      	ldr	r2, [r7, #8]
 800190c:	4313      	orrs	r3, r2
 800190e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001918:	d003      	beq.n	8001922 <HAL_ADC_Init+0xa2>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d102      	bne.n	8001928 <HAL_ADC_Init+0xa8>
 8001922:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001926:	e000      	b.n	800192a <HAL_ADC_Init+0xaa>
 8001928:	2300      	movs	r3, #0
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	4313      	orrs	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	7d1b      	ldrb	r3, [r3, #20]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d119      	bne.n	800196c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	7b1b      	ldrb	r3, [r3, #12]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d109      	bne.n	8001954 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	699b      	ldr	r3, [r3, #24]
 8001944:	3b01      	subs	r3, #1
 8001946:	035a      	lsls	r2, r3, #13
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	4313      	orrs	r3, r2
 800194c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	e00b      	b.n	800196c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001958:	f043 0220 	orr.w	r2, r3, #32
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001964:	f043 0201 	orr.w	r2, r3, #1
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	430a      	orrs	r2, r1
 800197e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	689a      	ldr	r2, [r3, #8]
 8001986:	4b28      	ldr	r3, [pc, #160]	@ (8001a28 <HAL_ADC_Init+0x1a8>)
 8001988:	4013      	ands	r3, r2
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	6812      	ldr	r2, [r2, #0]
 800198e:	68b9      	ldr	r1, [r7, #8]
 8001990:	430b      	orrs	r3, r1
 8001992:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800199c:	d003      	beq.n	80019a6 <HAL_ADC_Init+0x126>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d104      	bne.n	80019b0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	3b01      	subs	r3, #1
 80019ac:	051b      	lsls	r3, r3, #20
 80019ae:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	430a      	orrs	r2, r1
 80019c2:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	689a      	ldr	r2, [r3, #8]
 80019ca:	4b18      	ldr	r3, [pc, #96]	@ (8001a2c <HAL_ADC_Init+0x1ac>)
 80019cc:	4013      	ands	r3, r2
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d10b      	bne.n	80019ec <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019de:	f023 0303 	bic.w	r3, r3, #3
 80019e2:	f043 0201 	orr.w	r2, r3, #1
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80019ea:	e018      	b.n	8001a1e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f0:	f023 0312 	bic.w	r3, r3, #18
 80019f4:	f043 0210 	orr.w	r2, r3, #16
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a00:	f043 0201 	orr.w	r2, r3, #1
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a0c:	e007      	b.n	8001a1e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a12:	f043 0210 	orr.w	r2, r3, #16
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001a1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3718      	adds	r7, #24
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	ffe1f7fd 	.word	0xffe1f7fd
 8001a2c:	ff1f0efe 	.word	0xff1f0efe

08001a30 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d101      	bne.n	8001a4a <HAL_ADC_Start+0x1a>
 8001a46:	2302      	movs	r3, #2
 8001a48:	e098      	b.n	8001b7c <HAL_ADC_Start+0x14c>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f000 fad0 	bl	8001ff8 <ADC_Enable>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	f040 8087 	bne.w	8001b72 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a6c:	f023 0301 	bic.w	r3, r3, #1
 8001a70:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a41      	ldr	r2, [pc, #260]	@ (8001b84 <HAL_ADC_Start+0x154>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d105      	bne.n	8001a8e <HAL_ADC_Start+0x5e>
 8001a82:	4b41      	ldr	r3, [pc, #260]	@ (8001b88 <HAL_ADC_Start+0x158>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d115      	bne.n	8001aba <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a92:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d026      	beq.n	8001af6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aac:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ab0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ab8:	e01d      	b.n	8001af6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001abe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a2f      	ldr	r2, [pc, #188]	@ (8001b88 <HAL_ADC_Start+0x158>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d004      	beq.n	8001ada <HAL_ADC_Start+0xaa>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a2b      	ldr	r2, [pc, #172]	@ (8001b84 <HAL_ADC_Start+0x154>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d10d      	bne.n	8001af6 <HAL_ADC_Start+0xc6>
 8001ada:	4b2b      	ldr	r3, [pc, #172]	@ (8001b88 <HAL_ADC_Start+0x158>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d007      	beq.n	8001af6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aea:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001aee:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d006      	beq.n	8001b10 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b06:	f023 0206 	bic.w	r2, r3, #6
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b0e:	e002      	b.n	8001b16 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2200      	movs	r2, #0
 8001b14:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f06f 0202 	mvn.w	r2, #2
 8001b26:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001b32:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001b36:	d113      	bne.n	8001b60 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001b3c:	4a11      	ldr	r2, [pc, #68]	@ (8001b84 <HAL_ADC_Start+0x154>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d105      	bne.n	8001b4e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001b42:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <HAL_ADC_Start+0x158>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d108      	bne.n	8001b60 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	689a      	ldr	r2, [r3, #8]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	e00c      	b.n	8001b7a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	689a      	ldr	r2, [r3, #8]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	e003      	b.n	8001b7a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3710      	adds	r7, #16
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40012800 	.word	0x40012800
 8001b88:	40012400 	.word	0x40012400

08001b8c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b94:	2300      	movs	r3, #0
 8001b96:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d101      	bne.n	8001ba6 <HAL_ADC_Stop+0x1a>
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	e01a      	b.n	8001bdc <HAL_ADC_Stop+0x50>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f000 fa7c 	bl	80020ac <ADC_ConversionStop_Disable>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d109      	bne.n	8001bd2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001bc6:	f023 0301 	bic.w	r3, r3, #1
 8001bca:	f043 0201 	orr.w	r2, r3, #1
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001be4:	b590      	push	{r4, r7, lr}
 8001be6:	b087      	sub	sp, #28
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001bfa:	f7ff fe13 	bl	8001824 <HAL_GetTick>
 8001bfe:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d00b      	beq.n	8001c26 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c12:	f043 0220 	orr.w	r2, r3, #32
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e0d3      	b.n	8001dce <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d131      	bne.n	8001c98 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c3a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d12a      	bne.n	8001c98 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001c42:	e021      	b.n	8001c88 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c4a:	d01d      	beq.n	8001c88 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d007      	beq.n	8001c62 <HAL_ADC_PollForConversion+0x7e>
 8001c52:	f7ff fde7 	bl	8001824 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	683a      	ldr	r2, [r7, #0]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d212      	bcs.n	8001c88 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d10b      	bne.n	8001c88 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c74:	f043 0204 	orr.w	r2, r3, #4
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	e0a2      	b.n	8001dce <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d0d6      	beq.n	8001c44 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001c96:	e070      	b.n	8001d7a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001c98:	4b4f      	ldr	r3, [pc, #316]	@ (8001dd8 <HAL_ADC_PollForConversion+0x1f4>)
 8001c9a:	681c      	ldr	r4, [r3, #0]
 8001c9c:	2002      	movs	r0, #2
 8001c9e:	f001 feed 	bl	8003a7c <HAL_RCCEx_GetPeriphCLKFreq>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	6919      	ldr	r1, [r3, #16]
 8001cae:	4b4b      	ldr	r3, [pc, #300]	@ (8001ddc <HAL_ADC_PollForConversion+0x1f8>)
 8001cb0:	400b      	ands	r3, r1
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d118      	bne.n	8001ce8 <HAL_ADC_PollForConversion+0x104>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	68d9      	ldr	r1, [r3, #12]
 8001cbc:	4b48      	ldr	r3, [pc, #288]	@ (8001de0 <HAL_ADC_PollForConversion+0x1fc>)
 8001cbe:	400b      	ands	r3, r1
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d111      	bne.n	8001ce8 <HAL_ADC_PollForConversion+0x104>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6919      	ldr	r1, [r3, #16]
 8001cca:	4b46      	ldr	r3, [pc, #280]	@ (8001de4 <HAL_ADC_PollForConversion+0x200>)
 8001ccc:	400b      	ands	r3, r1
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d108      	bne.n	8001ce4 <HAL_ADC_PollForConversion+0x100>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	68d9      	ldr	r1, [r3, #12]
 8001cd8:	4b43      	ldr	r3, [pc, #268]	@ (8001de8 <HAL_ADC_PollForConversion+0x204>)
 8001cda:	400b      	ands	r3, r1
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d101      	bne.n	8001ce4 <HAL_ADC_PollForConversion+0x100>
 8001ce0:	2314      	movs	r3, #20
 8001ce2:	e020      	b.n	8001d26 <HAL_ADC_PollForConversion+0x142>
 8001ce4:	2329      	movs	r3, #41	@ 0x29
 8001ce6:	e01e      	b.n	8001d26 <HAL_ADC_PollForConversion+0x142>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6919      	ldr	r1, [r3, #16]
 8001cee:	4b3d      	ldr	r3, [pc, #244]	@ (8001de4 <HAL_ADC_PollForConversion+0x200>)
 8001cf0:	400b      	ands	r3, r1
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d106      	bne.n	8001d04 <HAL_ADC_PollForConversion+0x120>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68d9      	ldr	r1, [r3, #12]
 8001cfc:	4b3a      	ldr	r3, [pc, #232]	@ (8001de8 <HAL_ADC_PollForConversion+0x204>)
 8001cfe:	400b      	ands	r3, r1
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d00d      	beq.n	8001d20 <HAL_ADC_PollForConversion+0x13c>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6919      	ldr	r1, [r3, #16]
 8001d0a:	4b38      	ldr	r3, [pc, #224]	@ (8001dec <HAL_ADC_PollForConversion+0x208>)
 8001d0c:	400b      	ands	r3, r1
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d108      	bne.n	8001d24 <HAL_ADC_PollForConversion+0x140>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	68d9      	ldr	r1, [r3, #12]
 8001d18:	4b34      	ldr	r3, [pc, #208]	@ (8001dec <HAL_ADC_PollForConversion+0x208>)
 8001d1a:	400b      	ands	r3, r1
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d101      	bne.n	8001d24 <HAL_ADC_PollForConversion+0x140>
 8001d20:	2354      	movs	r3, #84	@ 0x54
 8001d22:	e000      	b.n	8001d26 <HAL_ADC_PollForConversion+0x142>
 8001d24:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001d26:	fb02 f303 	mul.w	r3, r2, r3
 8001d2a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001d2c:	e021      	b.n	8001d72 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d34:	d01a      	beq.n	8001d6c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d007      	beq.n	8001d4c <HAL_ADC_PollForConversion+0x168>
 8001d3c:	f7ff fd72 	bl	8001824 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	683a      	ldr	r2, [r7, #0]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d20f      	bcs.n	8001d6c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d90b      	bls.n	8001d6c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d58:	f043 0204 	orr.w	r2, r3, #4
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e030      	b.n	8001dce <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d8d9      	bhi.n	8001d2e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f06f 0212 	mvn.w	r2, #18
 8001d82:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d88:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001d9a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001d9e:	d115      	bne.n	8001dcc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d111      	bne.n	8001dcc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d105      	bne.n	8001dcc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc4:	f043 0201 	orr.w	r2, r3, #1
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	371c      	adds	r7, #28
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd90      	pop	{r4, r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000004 	.word	0x20000004
 8001ddc:	24924924 	.word	0x24924924
 8001de0:	00924924 	.word	0x00924924
 8001de4:	12492492 	.word	0x12492492
 8001de8:	00492492 	.word	0x00492492
 8001dec:	00249249 	.word	0x00249249

08001df0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr

08001e08 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001e08:	b480      	push	{r7}
 8001e0a:	b085      	sub	sp, #20
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e12:	2300      	movs	r3, #0
 8001e14:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001e16:	2300      	movs	r3, #0
 8001e18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d101      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x20>
 8001e24:	2302      	movs	r3, #2
 8001e26:	e0dc      	b.n	8001fe2 <HAL_ADC_ConfigChannel+0x1da>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	2b06      	cmp	r3, #6
 8001e36:	d81c      	bhi.n	8001e72 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685a      	ldr	r2, [r3, #4]
 8001e42:	4613      	mov	r3, r2
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	4413      	add	r3, r2
 8001e48:	3b05      	subs	r3, #5
 8001e4a:	221f      	movs	r2, #31
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	43db      	mvns	r3, r3
 8001e52:	4019      	ands	r1, r3
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	6818      	ldr	r0, [r3, #0]
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685a      	ldr	r2, [r3, #4]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	3b05      	subs	r3, #5
 8001e64:	fa00 f203 	lsl.w	r2, r0, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e70:	e03c      	b.n	8001eec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b0c      	cmp	r3, #12
 8001e78:	d81c      	bhi.n	8001eb4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	4613      	mov	r3, r2
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4413      	add	r3, r2
 8001e8a:	3b23      	subs	r3, #35	@ 0x23
 8001e8c:	221f      	movs	r2, #31
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	43db      	mvns	r3, r3
 8001e94:	4019      	ands	r1, r3
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	6818      	ldr	r0, [r3, #0]
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685a      	ldr	r2, [r3, #4]
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	4413      	add	r3, r2
 8001ea4:	3b23      	subs	r3, #35	@ 0x23
 8001ea6:	fa00 f203 	lsl.w	r2, r0, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001eb2:	e01b      	b.n	8001eec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685a      	ldr	r2, [r3, #4]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	4413      	add	r3, r2
 8001ec4:	3b41      	subs	r3, #65	@ 0x41
 8001ec6:	221f      	movs	r2, #31
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	4019      	ands	r1, r3
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	6818      	ldr	r0, [r3, #0]
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685a      	ldr	r2, [r3, #4]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	4413      	add	r3, r2
 8001ede:	3b41      	subs	r3, #65	@ 0x41
 8001ee0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2b09      	cmp	r3, #9
 8001ef2:	d91c      	bls.n	8001f2e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	68d9      	ldr	r1, [r3, #12]
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4613      	mov	r3, r2
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	4413      	add	r3, r2
 8001f04:	3b1e      	subs	r3, #30
 8001f06:	2207      	movs	r2, #7
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	4019      	ands	r1, r3
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	6898      	ldr	r0, [r3, #8]
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	4413      	add	r3, r2
 8001f1e:	3b1e      	subs	r3, #30
 8001f20:	fa00 f203 	lsl.w	r2, r0, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	60da      	str	r2, [r3, #12]
 8001f2c:	e019      	b.n	8001f62 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6919      	ldr	r1, [r3, #16]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	4413      	add	r3, r2
 8001f3e:	2207      	movs	r2, #7
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43db      	mvns	r3, r3
 8001f46:	4019      	ands	r1, r3
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	6898      	ldr	r0, [r3, #8]
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4613      	mov	r3, r2
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	4413      	add	r3, r2
 8001f56:	fa00 f203 	lsl.w	r2, r0, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2b10      	cmp	r3, #16
 8001f68:	d003      	beq.n	8001f72 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f6e:	2b11      	cmp	r3, #17
 8001f70:	d132      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a1d      	ldr	r2, [pc, #116]	@ (8001fec <HAL_ADC_ConfigChannel+0x1e4>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d125      	bne.n	8001fc8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d126      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	689a      	ldr	r2, [r3, #8]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001f98:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2b10      	cmp	r3, #16
 8001fa0:	d11a      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fa2:	4b13      	ldr	r3, [pc, #76]	@ (8001ff0 <HAL_ADC_ConfigChannel+0x1e8>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a13      	ldr	r2, [pc, #76]	@ (8001ff4 <HAL_ADC_ConfigChannel+0x1ec>)
 8001fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fac:	0c9a      	lsrs	r2, r3, #18
 8001fae:	4613      	mov	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fb8:	e002      	b.n	8001fc0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	3b01      	subs	r3, #1
 8001fbe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f9      	bne.n	8001fba <HAL_ADC_ConfigChannel+0x1b2>
 8001fc6:	e007      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fcc:	f043 0220 	orr.w	r2, r3, #32
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr
 8001fec:	40012400 	.word	0x40012400
 8001ff0:	20000004 	.word	0x20000004
 8001ff4:	431bde83 	.word	0x431bde83

08001ff8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002000:	2300      	movs	r3, #0
 8002002:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002004:	2300      	movs	r3, #0
 8002006:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	2b01      	cmp	r3, #1
 8002014:	d040      	beq.n	8002098 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	689a      	ldr	r2, [r3, #8]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f042 0201 	orr.w	r2, r2, #1
 8002024:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002026:	4b1f      	ldr	r3, [pc, #124]	@ (80020a4 <ADC_Enable+0xac>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a1f      	ldr	r2, [pc, #124]	@ (80020a8 <ADC_Enable+0xb0>)
 800202c:	fba2 2303 	umull	r2, r3, r2, r3
 8002030:	0c9b      	lsrs	r3, r3, #18
 8002032:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002034:	e002      	b.n	800203c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	3b01      	subs	r3, #1
 800203a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d1f9      	bne.n	8002036 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002042:	f7ff fbef 	bl	8001824 <HAL_GetTick>
 8002046:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002048:	e01f      	b.n	800208a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800204a:	f7ff fbeb 	bl	8001824 <HAL_GetTick>
 800204e:	4602      	mov	r2, r0
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	2b02      	cmp	r3, #2
 8002056:	d918      	bls.n	800208a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	2b01      	cmp	r3, #1
 8002064:	d011      	beq.n	800208a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800206a:	f043 0210 	orr.w	r2, r3, #16
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002076:	f043 0201 	orr.w	r2, r3, #1
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e007      	b.n	800209a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	2b01      	cmp	r3, #1
 8002096:	d1d8      	bne.n	800204a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20000004 	.word	0x20000004
 80020a8:	431bde83 	.word	0x431bde83

080020ac <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d12e      	bne.n	8002124 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0201 	bic.w	r2, r2, #1
 80020d4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020d6:	f7ff fba5 	bl	8001824 <HAL_GetTick>
 80020da:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80020dc:	e01b      	b.n	8002116 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80020de:	f7ff fba1 	bl	8001824 <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d914      	bls.n	8002116 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d10d      	bne.n	8002116 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fe:	f043 0210 	orr.w	r2, r3, #16
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800210a:	f043 0201 	orr.w	r2, r3, #1
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e007      	b.n	8002126 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	2b01      	cmp	r3, #1
 8002122:	d0dc      	beq.n	80020de <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
	...

08002130 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002140:	4b0c      	ldr	r3, [pc, #48]	@ (8002174 <__NVIC_SetPriorityGrouping+0x44>)
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800214c:	4013      	ands	r3, r2
 800214e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002158:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800215c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002160:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002162:	4a04      	ldr	r2, [pc, #16]	@ (8002174 <__NVIC_SetPriorityGrouping+0x44>)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	60d3      	str	r3, [r2, #12]
}
 8002168:	bf00      	nop
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	bc80      	pop	{r7}
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	e000ed00 	.word	0xe000ed00

08002178 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800217c:	4b04      	ldr	r3, [pc, #16]	@ (8002190 <__NVIC_GetPriorityGrouping+0x18>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	0a1b      	lsrs	r3, r3, #8
 8002182:	f003 0307 	and.w	r3, r3, #7
}
 8002186:	4618      	mov	r0, r3
 8002188:	46bd      	mov	sp, r7
 800218a:	bc80      	pop	{r7}
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	db0b      	blt.n	80021be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021a6:	79fb      	ldrb	r3, [r7, #7]
 80021a8:	f003 021f 	and.w	r2, r3, #31
 80021ac:	4906      	ldr	r1, [pc, #24]	@ (80021c8 <__NVIC_EnableIRQ+0x34>)
 80021ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b2:	095b      	lsrs	r3, r3, #5
 80021b4:	2001      	movs	r0, #1
 80021b6:	fa00 f202 	lsl.w	r2, r0, r2
 80021ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr
 80021c8:	e000e100 	.word	0xe000e100

080021cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	6039      	str	r1, [r7, #0]
 80021d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	db0a      	blt.n	80021f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	490c      	ldr	r1, [pc, #48]	@ (8002218 <__NVIC_SetPriority+0x4c>)
 80021e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ea:	0112      	lsls	r2, r2, #4
 80021ec:	b2d2      	uxtb	r2, r2
 80021ee:	440b      	add	r3, r1
 80021f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021f4:	e00a      	b.n	800220c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	b2da      	uxtb	r2, r3
 80021fa:	4908      	ldr	r1, [pc, #32]	@ (800221c <__NVIC_SetPriority+0x50>)
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	f003 030f 	and.w	r3, r3, #15
 8002202:	3b04      	subs	r3, #4
 8002204:	0112      	lsls	r2, r2, #4
 8002206:	b2d2      	uxtb	r2, r2
 8002208:	440b      	add	r3, r1
 800220a:	761a      	strb	r2, [r3, #24]
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	bc80      	pop	{r7}
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	e000e100 	.word	0xe000e100
 800221c:	e000ed00 	.word	0xe000ed00

08002220 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002220:	b480      	push	{r7}
 8002222:	b089      	sub	sp, #36	@ 0x24
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f003 0307 	and.w	r3, r3, #7
 8002232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	f1c3 0307 	rsb	r3, r3, #7
 800223a:	2b04      	cmp	r3, #4
 800223c:	bf28      	it	cs
 800223e:	2304      	movcs	r3, #4
 8002240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	3304      	adds	r3, #4
 8002246:	2b06      	cmp	r3, #6
 8002248:	d902      	bls.n	8002250 <NVIC_EncodePriority+0x30>
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	3b03      	subs	r3, #3
 800224e:	e000      	b.n	8002252 <NVIC_EncodePriority+0x32>
 8002250:	2300      	movs	r3, #0
 8002252:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002254:	f04f 32ff 	mov.w	r2, #4294967295
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	43da      	mvns	r2, r3
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	401a      	ands	r2, r3
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002268:	f04f 31ff 	mov.w	r1, #4294967295
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	fa01 f303 	lsl.w	r3, r1, r3
 8002272:	43d9      	mvns	r1, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002278:	4313      	orrs	r3, r2
         );
}
 800227a:	4618      	mov	r0, r3
 800227c:	3724      	adds	r7, #36	@ 0x24
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr

08002284 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	3b01      	subs	r3, #1
 8002290:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002294:	d301      	bcc.n	800229a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002296:	2301      	movs	r3, #1
 8002298:	e00f      	b.n	80022ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800229a:	4a0a      	ldr	r2, [pc, #40]	@ (80022c4 <SysTick_Config+0x40>)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3b01      	subs	r3, #1
 80022a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022a2:	210f      	movs	r1, #15
 80022a4:	f04f 30ff 	mov.w	r0, #4294967295
 80022a8:	f7ff ff90 	bl	80021cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022ac:	4b05      	ldr	r3, [pc, #20]	@ (80022c4 <SysTick_Config+0x40>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022b2:	4b04      	ldr	r3, [pc, #16]	@ (80022c4 <SysTick_Config+0x40>)
 80022b4:	2207      	movs	r2, #7
 80022b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	e000e010 	.word	0xe000e010

080022c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f7ff ff2d 	bl	8002130 <__NVIC_SetPriorityGrouping>
}
 80022d6:	bf00      	nop
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022de:	b580      	push	{r7, lr}
 80022e0:	b086      	sub	sp, #24
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	4603      	mov	r3, r0
 80022e6:	60b9      	str	r1, [r7, #8]
 80022e8:	607a      	str	r2, [r7, #4]
 80022ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022ec:	2300      	movs	r3, #0
 80022ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022f0:	f7ff ff42 	bl	8002178 <__NVIC_GetPriorityGrouping>
 80022f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	68b9      	ldr	r1, [r7, #8]
 80022fa:	6978      	ldr	r0, [r7, #20]
 80022fc:	f7ff ff90 	bl	8002220 <NVIC_EncodePriority>
 8002300:	4602      	mov	r2, r0
 8002302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002306:	4611      	mov	r1, r2
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff ff5f 	bl	80021cc <__NVIC_SetPriority>
}
 800230e:	bf00      	nop
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	b082      	sub	sp, #8
 800231a:	af00      	add	r7, sp, #0
 800231c:	4603      	mov	r3, r0
 800231e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff ff35 	bl	8002194 <__NVIC_EnableIRQ>
}
 800232a:	bf00      	nop
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b082      	sub	sp, #8
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f7ff ffa2 	bl	8002284 <SysTick_Config>
 8002340:	4603      	mov	r3, r0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800234a:	b480      	push	{r7}
 800234c:	b085      	sub	sp, #20
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002352:	2300      	movs	r3, #0
 8002354:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d008      	beq.n	8002374 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2204      	movs	r2, #4
 8002366:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e020      	b.n	80023b6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f022 020e 	bic.w	r2, r2, #14
 8002382:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f022 0201 	bic.w	r2, r2, #1
 8002392:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800239c:	2101      	movs	r1, #1
 800239e:	fa01 f202 	lsl.w	r2, r1, r2
 80023a2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3714      	adds	r7, #20
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr

080023c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023c8:	2300      	movs	r3, #0
 80023ca:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d005      	beq.n	80023e4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2204      	movs	r2, #4
 80023dc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	73fb      	strb	r3, [r7, #15]
 80023e2:	e051      	b.n	8002488 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f022 020e 	bic.w	r2, r2, #14
 80023f2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0201 	bic.w	r2, r2, #1
 8002402:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a22      	ldr	r2, [pc, #136]	@ (8002494 <HAL_DMA_Abort_IT+0xd4>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d029      	beq.n	8002462 <HAL_DMA_Abort_IT+0xa2>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a21      	ldr	r2, [pc, #132]	@ (8002498 <HAL_DMA_Abort_IT+0xd8>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d022      	beq.n	800245e <HAL_DMA_Abort_IT+0x9e>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a1f      	ldr	r2, [pc, #124]	@ (800249c <HAL_DMA_Abort_IT+0xdc>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d01a      	beq.n	8002458 <HAL_DMA_Abort_IT+0x98>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a1e      	ldr	r2, [pc, #120]	@ (80024a0 <HAL_DMA_Abort_IT+0xe0>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d012      	beq.n	8002452 <HAL_DMA_Abort_IT+0x92>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a1c      	ldr	r2, [pc, #112]	@ (80024a4 <HAL_DMA_Abort_IT+0xe4>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d00a      	beq.n	800244c <HAL_DMA_Abort_IT+0x8c>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a1b      	ldr	r2, [pc, #108]	@ (80024a8 <HAL_DMA_Abort_IT+0xe8>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d102      	bne.n	8002446 <HAL_DMA_Abort_IT+0x86>
 8002440:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002444:	e00e      	b.n	8002464 <HAL_DMA_Abort_IT+0xa4>
 8002446:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800244a:	e00b      	b.n	8002464 <HAL_DMA_Abort_IT+0xa4>
 800244c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002450:	e008      	b.n	8002464 <HAL_DMA_Abort_IT+0xa4>
 8002452:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002456:	e005      	b.n	8002464 <HAL_DMA_Abort_IT+0xa4>
 8002458:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800245c:	e002      	b.n	8002464 <HAL_DMA_Abort_IT+0xa4>
 800245e:	2310      	movs	r3, #16
 8002460:	e000      	b.n	8002464 <HAL_DMA_Abort_IT+0xa4>
 8002462:	2301      	movs	r3, #1
 8002464:	4a11      	ldr	r2, [pc, #68]	@ (80024ac <HAL_DMA_Abort_IT+0xec>)
 8002466:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800247c:	2b00      	cmp	r3, #0
 800247e:	d003      	beq.n	8002488 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	4798      	blx	r3
    } 
  }
  return status;
 8002488:	7bfb      	ldrb	r3, [r7, #15]
}
 800248a:	4618      	mov	r0, r3
 800248c:	3710      	adds	r7, #16
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	40020008 	.word	0x40020008
 8002498:	4002001c 	.word	0x4002001c
 800249c:	40020030 	.word	0x40020030
 80024a0:	40020044 	.word	0x40020044
 80024a4:	40020058 	.word	0x40020058
 80024a8:	4002006c 	.word	0x4002006c
 80024ac:	40020000 	.word	0x40020000

080024b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b08b      	sub	sp, #44	@ 0x2c
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ba:	2300      	movs	r3, #0
 80024bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024be:	2300      	movs	r3, #0
 80024c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024c2:	e169      	b.n	8002798 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024c4:	2201      	movs	r2, #1
 80024c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c8:	fa02 f303 	lsl.w	r3, r2, r3
 80024cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	69fa      	ldr	r2, [r7, #28]
 80024d4:	4013      	ands	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	429a      	cmp	r2, r3
 80024de:	f040 8158 	bne.w	8002792 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	4a9a      	ldr	r2, [pc, #616]	@ (8002750 <HAL_GPIO_Init+0x2a0>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d05e      	beq.n	80025aa <HAL_GPIO_Init+0xfa>
 80024ec:	4a98      	ldr	r2, [pc, #608]	@ (8002750 <HAL_GPIO_Init+0x2a0>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d875      	bhi.n	80025de <HAL_GPIO_Init+0x12e>
 80024f2:	4a98      	ldr	r2, [pc, #608]	@ (8002754 <HAL_GPIO_Init+0x2a4>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d058      	beq.n	80025aa <HAL_GPIO_Init+0xfa>
 80024f8:	4a96      	ldr	r2, [pc, #600]	@ (8002754 <HAL_GPIO_Init+0x2a4>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d86f      	bhi.n	80025de <HAL_GPIO_Init+0x12e>
 80024fe:	4a96      	ldr	r2, [pc, #600]	@ (8002758 <HAL_GPIO_Init+0x2a8>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d052      	beq.n	80025aa <HAL_GPIO_Init+0xfa>
 8002504:	4a94      	ldr	r2, [pc, #592]	@ (8002758 <HAL_GPIO_Init+0x2a8>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d869      	bhi.n	80025de <HAL_GPIO_Init+0x12e>
 800250a:	4a94      	ldr	r2, [pc, #592]	@ (800275c <HAL_GPIO_Init+0x2ac>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d04c      	beq.n	80025aa <HAL_GPIO_Init+0xfa>
 8002510:	4a92      	ldr	r2, [pc, #584]	@ (800275c <HAL_GPIO_Init+0x2ac>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d863      	bhi.n	80025de <HAL_GPIO_Init+0x12e>
 8002516:	4a92      	ldr	r2, [pc, #584]	@ (8002760 <HAL_GPIO_Init+0x2b0>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d046      	beq.n	80025aa <HAL_GPIO_Init+0xfa>
 800251c:	4a90      	ldr	r2, [pc, #576]	@ (8002760 <HAL_GPIO_Init+0x2b0>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d85d      	bhi.n	80025de <HAL_GPIO_Init+0x12e>
 8002522:	2b12      	cmp	r3, #18
 8002524:	d82a      	bhi.n	800257c <HAL_GPIO_Init+0xcc>
 8002526:	2b12      	cmp	r3, #18
 8002528:	d859      	bhi.n	80025de <HAL_GPIO_Init+0x12e>
 800252a:	a201      	add	r2, pc, #4	@ (adr r2, 8002530 <HAL_GPIO_Init+0x80>)
 800252c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002530:	080025ab 	.word	0x080025ab
 8002534:	08002585 	.word	0x08002585
 8002538:	08002597 	.word	0x08002597
 800253c:	080025d9 	.word	0x080025d9
 8002540:	080025df 	.word	0x080025df
 8002544:	080025df 	.word	0x080025df
 8002548:	080025df 	.word	0x080025df
 800254c:	080025df 	.word	0x080025df
 8002550:	080025df 	.word	0x080025df
 8002554:	080025df 	.word	0x080025df
 8002558:	080025df 	.word	0x080025df
 800255c:	080025df 	.word	0x080025df
 8002560:	080025df 	.word	0x080025df
 8002564:	080025df 	.word	0x080025df
 8002568:	080025df 	.word	0x080025df
 800256c:	080025df 	.word	0x080025df
 8002570:	080025df 	.word	0x080025df
 8002574:	0800258d 	.word	0x0800258d
 8002578:	080025a1 	.word	0x080025a1
 800257c:	4a79      	ldr	r2, [pc, #484]	@ (8002764 <HAL_GPIO_Init+0x2b4>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d013      	beq.n	80025aa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002582:	e02c      	b.n	80025de <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	623b      	str	r3, [r7, #32]
          break;
 800258a:	e029      	b.n	80025e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	3304      	adds	r3, #4
 8002592:	623b      	str	r3, [r7, #32]
          break;
 8002594:	e024      	b.n	80025e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	3308      	adds	r3, #8
 800259c:	623b      	str	r3, [r7, #32]
          break;
 800259e:	e01f      	b.n	80025e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	330c      	adds	r3, #12
 80025a6:	623b      	str	r3, [r7, #32]
          break;
 80025a8:	e01a      	b.n	80025e0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d102      	bne.n	80025b8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80025b2:	2304      	movs	r3, #4
 80025b4:	623b      	str	r3, [r7, #32]
          break;
 80025b6:	e013      	b.n	80025e0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d105      	bne.n	80025cc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025c0:	2308      	movs	r3, #8
 80025c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	69fa      	ldr	r2, [r7, #28]
 80025c8:	611a      	str	r2, [r3, #16]
          break;
 80025ca:	e009      	b.n	80025e0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025cc:	2308      	movs	r3, #8
 80025ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	69fa      	ldr	r2, [r7, #28]
 80025d4:	615a      	str	r2, [r3, #20]
          break;
 80025d6:	e003      	b.n	80025e0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025d8:	2300      	movs	r3, #0
 80025da:	623b      	str	r3, [r7, #32]
          break;
 80025dc:	e000      	b.n	80025e0 <HAL_GPIO_Init+0x130>
          break;
 80025de:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	2bff      	cmp	r3, #255	@ 0xff
 80025e4:	d801      	bhi.n	80025ea <HAL_GPIO_Init+0x13a>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	e001      	b.n	80025ee <HAL_GPIO_Init+0x13e>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	3304      	adds	r3, #4
 80025ee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	2bff      	cmp	r3, #255	@ 0xff
 80025f4:	d802      	bhi.n	80025fc <HAL_GPIO_Init+0x14c>
 80025f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	e002      	b.n	8002602 <HAL_GPIO_Init+0x152>
 80025fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fe:	3b08      	subs	r3, #8
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	210f      	movs	r1, #15
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	fa01 f303 	lsl.w	r3, r1, r3
 8002610:	43db      	mvns	r3, r3
 8002612:	401a      	ands	r2, r3
 8002614:	6a39      	ldr	r1, [r7, #32]
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	fa01 f303 	lsl.w	r3, r1, r3
 800261c:	431a      	orrs	r2, r3
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800262a:	2b00      	cmp	r3, #0
 800262c:	f000 80b1 	beq.w	8002792 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002630:	4b4d      	ldr	r3, [pc, #308]	@ (8002768 <HAL_GPIO_Init+0x2b8>)
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	4a4c      	ldr	r2, [pc, #304]	@ (8002768 <HAL_GPIO_Init+0x2b8>)
 8002636:	f043 0301 	orr.w	r3, r3, #1
 800263a:	6193      	str	r3, [r2, #24]
 800263c:	4b4a      	ldr	r3, [pc, #296]	@ (8002768 <HAL_GPIO_Init+0x2b8>)
 800263e:	699b      	ldr	r3, [r3, #24]
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	60bb      	str	r3, [r7, #8]
 8002646:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002648:	4a48      	ldr	r2, [pc, #288]	@ (800276c <HAL_GPIO_Init+0x2bc>)
 800264a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264c:	089b      	lsrs	r3, r3, #2
 800264e:	3302      	adds	r3, #2
 8002650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002654:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002658:	f003 0303 	and.w	r3, r3, #3
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	220f      	movs	r2, #15
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	43db      	mvns	r3, r3
 8002666:	68fa      	ldr	r2, [r7, #12]
 8002668:	4013      	ands	r3, r2
 800266a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	4a40      	ldr	r2, [pc, #256]	@ (8002770 <HAL_GPIO_Init+0x2c0>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d013      	beq.n	800269c <HAL_GPIO_Init+0x1ec>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4a3f      	ldr	r2, [pc, #252]	@ (8002774 <HAL_GPIO_Init+0x2c4>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d00d      	beq.n	8002698 <HAL_GPIO_Init+0x1e8>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4a3e      	ldr	r2, [pc, #248]	@ (8002778 <HAL_GPIO_Init+0x2c8>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d007      	beq.n	8002694 <HAL_GPIO_Init+0x1e4>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4a3d      	ldr	r2, [pc, #244]	@ (800277c <HAL_GPIO_Init+0x2cc>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d101      	bne.n	8002690 <HAL_GPIO_Init+0x1e0>
 800268c:	2303      	movs	r3, #3
 800268e:	e006      	b.n	800269e <HAL_GPIO_Init+0x1ee>
 8002690:	2304      	movs	r3, #4
 8002692:	e004      	b.n	800269e <HAL_GPIO_Init+0x1ee>
 8002694:	2302      	movs	r3, #2
 8002696:	e002      	b.n	800269e <HAL_GPIO_Init+0x1ee>
 8002698:	2301      	movs	r3, #1
 800269a:	e000      	b.n	800269e <HAL_GPIO_Init+0x1ee>
 800269c:	2300      	movs	r3, #0
 800269e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026a0:	f002 0203 	and.w	r2, r2, #3
 80026a4:	0092      	lsls	r2, r2, #2
 80026a6:	4093      	lsls	r3, r2
 80026a8:	68fa      	ldr	r2, [r7, #12]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80026ae:	492f      	ldr	r1, [pc, #188]	@ (800276c <HAL_GPIO_Init+0x2bc>)
 80026b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b2:	089b      	lsrs	r3, r3, #2
 80026b4:	3302      	adds	r3, #2
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d006      	beq.n	80026d6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	492c      	ldr	r1, [pc, #176]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	608b      	str	r3, [r1, #8]
 80026d4:	e006      	b.n	80026e4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 80026d8:	689a      	ldr	r2, [r3, #8]
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	43db      	mvns	r3, r3
 80026de:	4928      	ldr	r1, [pc, #160]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 80026e0:	4013      	ands	r3, r2
 80026e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d006      	beq.n	80026fe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026f0:	4b23      	ldr	r3, [pc, #140]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 80026f2:	68da      	ldr	r2, [r3, #12]
 80026f4:	4922      	ldr	r1, [pc, #136]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	60cb      	str	r3, [r1, #12]
 80026fc:	e006      	b.n	800270c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026fe:	4b20      	ldr	r3, [pc, #128]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 8002700:	68da      	ldr	r2, [r3, #12]
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	43db      	mvns	r3, r3
 8002706:	491e      	ldr	r1, [pc, #120]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 8002708:	4013      	ands	r3, r2
 800270a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d006      	beq.n	8002726 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002718:	4b19      	ldr	r3, [pc, #100]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 800271a:	685a      	ldr	r2, [r3, #4]
 800271c:	4918      	ldr	r1, [pc, #96]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	4313      	orrs	r3, r2
 8002722:	604b      	str	r3, [r1, #4]
 8002724:	e006      	b.n	8002734 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002726:	4b16      	ldr	r3, [pc, #88]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	43db      	mvns	r3, r3
 800272e:	4914      	ldr	r1, [pc, #80]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 8002730:	4013      	ands	r3, r2
 8002732:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d021      	beq.n	8002784 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002740:	4b0f      	ldr	r3, [pc, #60]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	490e      	ldr	r1, [pc, #56]	@ (8002780 <HAL_GPIO_Init+0x2d0>)
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	4313      	orrs	r3, r2
 800274a:	600b      	str	r3, [r1, #0]
 800274c:	e021      	b.n	8002792 <HAL_GPIO_Init+0x2e2>
 800274e:	bf00      	nop
 8002750:	10320000 	.word	0x10320000
 8002754:	10310000 	.word	0x10310000
 8002758:	10220000 	.word	0x10220000
 800275c:	10210000 	.word	0x10210000
 8002760:	10120000 	.word	0x10120000
 8002764:	10110000 	.word	0x10110000
 8002768:	40021000 	.word	0x40021000
 800276c:	40010000 	.word	0x40010000
 8002770:	40010800 	.word	0x40010800
 8002774:	40010c00 	.word	0x40010c00
 8002778:	40011000 	.word	0x40011000
 800277c:	40011400 	.word	0x40011400
 8002780:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002784:	4b0b      	ldr	r3, [pc, #44]	@ (80027b4 <HAL_GPIO_Init+0x304>)
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	43db      	mvns	r3, r3
 800278c:	4909      	ldr	r1, [pc, #36]	@ (80027b4 <HAL_GPIO_Init+0x304>)
 800278e:	4013      	ands	r3, r2
 8002790:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002794:	3301      	adds	r3, #1
 8002796:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279e:	fa22 f303 	lsr.w	r3, r2, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f47f ae8e 	bne.w	80024c4 <HAL_GPIO_Init+0x14>
  }
}
 80027a8:	bf00      	nop
 80027aa:	bf00      	nop
 80027ac:	372c      	adds	r7, #44	@ 0x2c
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr
 80027b4:	40010400 	.word	0x40010400

080027b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e12b      	b.n	8002a22 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d106      	bne.n	80027e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7fe fe52 	bl	8001488 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2224      	movs	r2, #36	@ 0x24
 80027e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f022 0201 	bic.w	r2, r2, #1
 80027fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800280a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800281a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800281c:	f001 f832 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 8002820:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	4a81      	ldr	r2, [pc, #516]	@ (8002a2c <HAL_I2C_Init+0x274>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d807      	bhi.n	800283c <HAL_I2C_Init+0x84>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	4a80      	ldr	r2, [pc, #512]	@ (8002a30 <HAL_I2C_Init+0x278>)
 8002830:	4293      	cmp	r3, r2
 8002832:	bf94      	ite	ls
 8002834:	2301      	movls	r3, #1
 8002836:	2300      	movhi	r3, #0
 8002838:	b2db      	uxtb	r3, r3
 800283a:	e006      	b.n	800284a <HAL_I2C_Init+0x92>
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4a7d      	ldr	r2, [pc, #500]	@ (8002a34 <HAL_I2C_Init+0x27c>)
 8002840:	4293      	cmp	r3, r2
 8002842:	bf94      	ite	ls
 8002844:	2301      	movls	r3, #1
 8002846:	2300      	movhi	r3, #0
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e0e7      	b.n	8002a22 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	4a78      	ldr	r2, [pc, #480]	@ (8002a38 <HAL_I2C_Init+0x280>)
 8002856:	fba2 2303 	umull	r2, r3, r2, r3
 800285a:	0c9b      	lsrs	r3, r3, #18
 800285c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	430a      	orrs	r2, r1
 8002870:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	6a1b      	ldr	r3, [r3, #32]
 8002878:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	4a6a      	ldr	r2, [pc, #424]	@ (8002a2c <HAL_I2C_Init+0x274>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d802      	bhi.n	800288c <HAL_I2C_Init+0xd4>
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	3301      	adds	r3, #1
 800288a:	e009      	b.n	80028a0 <HAL_I2C_Init+0xe8>
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002892:	fb02 f303 	mul.w	r3, r2, r3
 8002896:	4a69      	ldr	r2, [pc, #420]	@ (8002a3c <HAL_I2C_Init+0x284>)
 8002898:	fba2 2303 	umull	r2, r3, r2, r3
 800289c:	099b      	lsrs	r3, r3, #6
 800289e:	3301      	adds	r3, #1
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	6812      	ldr	r2, [r2, #0]
 80028a4:	430b      	orrs	r3, r1
 80028a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80028b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	495c      	ldr	r1, [pc, #368]	@ (8002a2c <HAL_I2C_Init+0x274>)
 80028bc:	428b      	cmp	r3, r1
 80028be:	d819      	bhi.n	80028f4 <HAL_I2C_Init+0x13c>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	1e59      	subs	r1, r3, #1
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80028ce:	1c59      	adds	r1, r3, #1
 80028d0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80028d4:	400b      	ands	r3, r1
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00a      	beq.n	80028f0 <HAL_I2C_Init+0x138>
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	1e59      	subs	r1, r3, #1
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	005b      	lsls	r3, r3, #1
 80028e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80028e8:	3301      	adds	r3, #1
 80028ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028ee:	e051      	b.n	8002994 <HAL_I2C_Init+0x1dc>
 80028f0:	2304      	movs	r3, #4
 80028f2:	e04f      	b.n	8002994 <HAL_I2C_Init+0x1dc>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d111      	bne.n	8002920 <HAL_I2C_Init+0x168>
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	1e58      	subs	r0, r3, #1
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6859      	ldr	r1, [r3, #4]
 8002904:	460b      	mov	r3, r1
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	440b      	add	r3, r1
 800290a:	fbb0 f3f3 	udiv	r3, r0, r3
 800290e:	3301      	adds	r3, #1
 8002910:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002914:	2b00      	cmp	r3, #0
 8002916:	bf0c      	ite	eq
 8002918:	2301      	moveq	r3, #1
 800291a:	2300      	movne	r3, #0
 800291c:	b2db      	uxtb	r3, r3
 800291e:	e012      	b.n	8002946 <HAL_I2C_Init+0x18e>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	1e58      	subs	r0, r3, #1
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6859      	ldr	r1, [r3, #4]
 8002928:	460b      	mov	r3, r1
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	0099      	lsls	r1, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	fbb0 f3f3 	udiv	r3, r0, r3
 8002936:	3301      	adds	r3, #1
 8002938:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800293c:	2b00      	cmp	r3, #0
 800293e:	bf0c      	ite	eq
 8002940:	2301      	moveq	r3, #1
 8002942:	2300      	movne	r3, #0
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <HAL_I2C_Init+0x196>
 800294a:	2301      	movs	r3, #1
 800294c:	e022      	b.n	8002994 <HAL_I2C_Init+0x1dc>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d10e      	bne.n	8002974 <HAL_I2C_Init+0x1bc>
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	1e58      	subs	r0, r3, #1
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6859      	ldr	r1, [r3, #4]
 800295e:	460b      	mov	r3, r1
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	440b      	add	r3, r1
 8002964:	fbb0 f3f3 	udiv	r3, r0, r3
 8002968:	3301      	adds	r3, #1
 800296a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800296e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002972:	e00f      	b.n	8002994 <HAL_I2C_Init+0x1dc>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	1e58      	subs	r0, r3, #1
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6859      	ldr	r1, [r3, #4]
 800297c:	460b      	mov	r3, r1
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	0099      	lsls	r1, r3, #2
 8002984:	440b      	add	r3, r1
 8002986:	fbb0 f3f3 	udiv	r3, r0, r3
 800298a:	3301      	adds	r3, #1
 800298c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002990:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002994:	6879      	ldr	r1, [r7, #4]
 8002996:	6809      	ldr	r1, [r1, #0]
 8002998:	4313      	orrs	r3, r2
 800299a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	69da      	ldr	r2, [r3, #28]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a1b      	ldr	r3, [r3, #32]
 80029ae:	431a      	orrs	r2, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80029c2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	6911      	ldr	r1, [r2, #16]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	68d2      	ldr	r2, [r2, #12]
 80029ce:	4311      	orrs	r1, r2
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	6812      	ldr	r2, [r2, #0]
 80029d4:	430b      	orrs	r3, r1
 80029d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	695a      	ldr	r2, [r3, #20]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	431a      	orrs	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	430a      	orrs	r2, r1
 80029f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f042 0201 	orr.w	r2, r2, #1
 8002a02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2220      	movs	r2, #32
 8002a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	000186a0 	.word	0x000186a0
 8002a30:	001e847f 	.word	0x001e847f
 8002a34:	003d08ff 	.word	0x003d08ff
 8002a38:	431bde83 	.word	0x431bde83
 8002a3c:	10624dd3 	.word	0x10624dd3

08002a40 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b088      	sub	sp, #32
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	607a      	str	r2, [r7, #4]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	817b      	strh	r3, [r7, #10]
 8002a50:	4613      	mov	r3, r2
 8002a52:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a54:	f7fe fee6 	bl	8001824 <HAL_GetTick>
 8002a58:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b20      	cmp	r3, #32
 8002a64:	f040 80e0 	bne.w	8002c28 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	2319      	movs	r3, #25
 8002a6e:	2201      	movs	r2, #1
 8002a70:	4970      	ldr	r1, [pc, #448]	@ (8002c34 <HAL_I2C_Master_Transmit+0x1f4>)
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 f964 	bl	8002d40 <I2C_WaitOnFlagUntilTimeout>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002a7e:	2302      	movs	r3, #2
 8002a80:	e0d3      	b.n	8002c2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d101      	bne.n	8002a90 <HAL_I2C_Master_Transmit+0x50>
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	e0cc      	b.n	8002c2a <HAL_I2C_Master_Transmit+0x1ea>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d007      	beq.n	8002ab6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f042 0201 	orr.w	r2, r2, #1
 8002ab4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ac4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2221      	movs	r2, #33	@ 0x21
 8002aca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2210      	movs	r2, #16
 8002ad2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	893a      	ldrh	r2, [r7, #8]
 8002ae6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aec:	b29a      	uxth	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	4a50      	ldr	r2, [pc, #320]	@ (8002c38 <HAL_I2C_Master_Transmit+0x1f8>)
 8002af6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002af8:	8979      	ldrh	r1, [r7, #10]
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	6a3a      	ldr	r2, [r7, #32]
 8002afe:	68f8      	ldr	r0, [r7, #12]
 8002b00:	f000 f89c 	bl	8002c3c <I2C_MasterRequestWrite>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e08d      	b.n	8002c2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b0e:	2300      	movs	r3, #0
 8002b10:	613b      	str	r3, [r7, #16]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	695b      	ldr	r3, [r3, #20]
 8002b18:	613b      	str	r3, [r7, #16]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	613b      	str	r3, [r7, #16]
 8002b22:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002b24:	e066      	b.n	8002bf4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	6a39      	ldr	r1, [r7, #32]
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f000 fa22 	bl	8002f74 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d00d      	beq.n	8002b52 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	d107      	bne.n	8002b4e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e06b      	b.n	8002c2a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b56:	781a      	ldrb	r2, [r3, #0]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b62:	1c5a      	adds	r2, r3, #1
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	f003 0304 	and.w	r3, r3, #4
 8002b8c:	2b04      	cmp	r3, #4
 8002b8e:	d11b      	bne.n	8002bc8 <HAL_I2C_Master_Transmit+0x188>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d017      	beq.n	8002bc8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9c:	781a      	ldrb	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba8:	1c5a      	adds	r2, r3, #1
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	b29a      	uxth	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bc8:	697a      	ldr	r2, [r7, #20]
 8002bca:	6a39      	ldr	r1, [r7, #32]
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f000 fa19 	bl	8003004 <I2C_WaitOnBTFFlagUntilTimeout>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00d      	beq.n	8002bf4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bdc:	2b04      	cmp	r3, #4
 8002bde:	d107      	bne.n	8002bf0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e01a      	b.n	8002c2a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d194      	bne.n	8002b26 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002c24:	2300      	movs	r3, #0
 8002c26:	e000      	b.n	8002c2a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002c28:	2302      	movs	r3, #2
  }
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3718      	adds	r7, #24
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	00100002 	.word	0x00100002
 8002c38:	ffff0000 	.word	0xffff0000

08002c3c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b088      	sub	sp, #32
 8002c40:	af02      	add	r7, sp, #8
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	607a      	str	r2, [r7, #4]
 8002c46:	603b      	str	r3, [r7, #0]
 8002c48:	460b      	mov	r3, r1
 8002c4a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c50:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	2b08      	cmp	r3, #8
 8002c56:	d006      	beq.n	8002c66 <I2C_MasterRequestWrite+0x2a>
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d003      	beq.n	8002c66 <I2C_MasterRequestWrite+0x2a>
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002c64:	d108      	bne.n	8002c78 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	e00b      	b.n	8002c90 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7c:	2b12      	cmp	r3, #18
 8002c7e:	d107      	bne.n	8002c90 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c9c:	68f8      	ldr	r0, [r7, #12]
 8002c9e:	f000 f84f 	bl	8002d40 <I2C_WaitOnFlagUntilTimeout>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00d      	beq.n	8002cc4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cb6:	d103      	bne.n	8002cc0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cbe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e035      	b.n	8002d30 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ccc:	d108      	bne.n	8002ce0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002cce:	897b      	ldrh	r3, [r7, #10]
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002cdc:	611a      	str	r2, [r3, #16]
 8002cde:	e01b      	b.n	8002d18 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ce0:	897b      	ldrh	r3, [r7, #10]
 8002ce2:	11db      	asrs	r3, r3, #7
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	f003 0306 	and.w	r3, r3, #6
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	f063 030f 	orn	r3, r3, #15
 8002cf0:	b2da      	uxtb	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	490e      	ldr	r1, [pc, #56]	@ (8002d38 <I2C_MasterRequestWrite+0xfc>)
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 f898 	bl	8002e34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e010      	b.n	8002d30 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002d0e:	897b      	ldrh	r3, [r7, #10]
 8002d10:	b2da      	uxtb	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	4907      	ldr	r1, [pc, #28]	@ (8002d3c <I2C_MasterRequestWrite+0x100>)
 8002d1e:	68f8      	ldr	r0, [r7, #12]
 8002d20:	f000 f888 	bl	8002e34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e000      	b.n	8002d30 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002d2e:	2300      	movs	r3, #0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	00010008 	.word	0x00010008
 8002d3c:	00010002 	.word	0x00010002

08002d40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	603b      	str	r3, [r7, #0]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d50:	e048      	b.n	8002de4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d58:	d044      	beq.n	8002de4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d5a:	f7fe fd63 	bl	8001824 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d302      	bcc.n	8002d70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d139      	bne.n	8002de4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	0c1b      	lsrs	r3, r3, #16
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d10d      	bne.n	8002d96 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	43da      	mvns	r2, r3
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	4013      	ands	r3, r2
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	bf0c      	ite	eq
 8002d8c:	2301      	moveq	r3, #1
 8002d8e:	2300      	movne	r3, #0
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	461a      	mov	r2, r3
 8002d94:	e00c      	b.n	8002db0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	43da      	mvns	r2, r3
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	4013      	ands	r3, r2
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	bf0c      	ite	eq
 8002da8:	2301      	moveq	r3, #1
 8002daa:	2300      	movne	r3, #0
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	461a      	mov	r2, r3
 8002db0:	79fb      	ldrb	r3, [r7, #7]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d116      	bne.n	8002de4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd0:	f043 0220 	orr.w	r2, r3, #32
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e023      	b.n	8002e2c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	0c1b      	lsrs	r3, r3, #16
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d10d      	bne.n	8002e0a <I2C_WaitOnFlagUntilTimeout+0xca>
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	43da      	mvns	r2, r3
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	bf0c      	ite	eq
 8002e00:	2301      	moveq	r3, #1
 8002e02:	2300      	movne	r3, #0
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	461a      	mov	r2, r3
 8002e08:	e00c      	b.n	8002e24 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	43da      	mvns	r2, r3
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	4013      	ands	r3, r2
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	bf0c      	ite	eq
 8002e1c:	2301      	moveq	r3, #1
 8002e1e:	2300      	movne	r3, #0
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	461a      	mov	r2, r3
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d093      	beq.n	8002d52 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	607a      	str	r2, [r7, #4]
 8002e40:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e42:	e071      	b.n	8002f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e52:	d123      	bne.n	8002e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e62:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e6c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2220      	movs	r2, #32
 8002e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e88:	f043 0204 	orr.w	r2, r3, #4
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e067      	b.n	8002f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea2:	d041      	beq.n	8002f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ea4:	f7fe fcbe 	bl	8001824 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d302      	bcc.n	8002eba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d136      	bne.n	8002f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	0c1b      	lsrs	r3, r3, #16
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d10c      	bne.n	8002ede <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	43da      	mvns	r2, r3
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	bf14      	ite	ne
 8002ed6:	2301      	movne	r3, #1
 8002ed8:	2300      	moveq	r3, #0
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	e00b      	b.n	8002ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	43da      	mvns	r2, r3
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	bf14      	ite	ne
 8002ef0:	2301      	movne	r3, #1
 8002ef2:	2300      	moveq	r3, #0
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d016      	beq.n	8002f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2220      	movs	r2, #32
 8002f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f14:	f043 0220 	orr.w	r2, r3, #32
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e021      	b.n	8002f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	0c1b      	lsrs	r3, r3, #16
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d10c      	bne.n	8002f4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	695b      	ldr	r3, [r3, #20]
 8002f38:	43da      	mvns	r2, r3
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	bf14      	ite	ne
 8002f44:	2301      	movne	r3, #1
 8002f46:	2300      	moveq	r3, #0
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	e00b      	b.n	8002f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	43da      	mvns	r2, r3
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	4013      	ands	r3, r2
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	bf14      	ite	ne
 8002f5e:	2301      	movne	r3, #1
 8002f60:	2300      	moveq	r3, #0
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f47f af6d 	bne.w	8002e44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f80:	e034      	b.n	8002fec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f82:	68f8      	ldr	r0, [r7, #12]
 8002f84:	f000 f886 	bl	8003094 <I2C_IsAcknowledgeFailed>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e034      	b.n	8002ffc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f98:	d028      	beq.n	8002fec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f9a:	f7fe fc43 	bl	8001824 <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	68ba      	ldr	r2, [r7, #8]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d302      	bcc.n	8002fb0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d11d      	bne.n	8002fec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fba:	2b80      	cmp	r3, #128	@ 0x80
 8002fbc:	d016      	beq.n	8002fec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2220      	movs	r2, #32
 8002fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd8:	f043 0220 	orr.w	r2, r3, #32
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e007      	b.n	8002ffc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ff6:	2b80      	cmp	r3, #128	@ 0x80
 8002ff8:	d1c3      	bne.n	8002f82 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003010:	e034      	b.n	800307c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f000 f83e 	bl	8003094 <I2C_IsAcknowledgeFailed>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e034      	b.n	800308c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003028:	d028      	beq.n	800307c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800302a:	f7fe fbfb 	bl	8001824 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	68ba      	ldr	r2, [r7, #8]
 8003036:	429a      	cmp	r2, r3
 8003038:	d302      	bcc.n	8003040 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d11d      	bne.n	800307c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	f003 0304 	and.w	r3, r3, #4
 800304a:	2b04      	cmp	r3, #4
 800304c:	d016      	beq.n	800307c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2200      	movs	r2, #0
 8003052:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2220      	movs	r2, #32
 8003058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003068:	f043 0220 	orr.w	r2, r3, #32
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e007      	b.n	800308c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	695b      	ldr	r3, [r3, #20]
 8003082:	f003 0304 	and.w	r3, r3, #4
 8003086:	2b04      	cmp	r3, #4
 8003088:	d1c3      	bne.n	8003012 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800308a:	2300      	movs	r3, #0
}
 800308c:	4618      	mov	r0, r3
 800308e:	3710      	adds	r7, #16
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}

08003094 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030aa:	d11b      	bne.n	80030e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80030b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2220      	movs	r2, #32
 80030c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d0:	f043 0204 	orr.w	r2, r3, #4
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e000      	b.n	80030e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr

080030f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e272      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	f000 8087 	beq.w	800321e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003110:	4b92      	ldr	r3, [pc, #584]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f003 030c 	and.w	r3, r3, #12
 8003118:	2b04      	cmp	r3, #4
 800311a:	d00c      	beq.n	8003136 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800311c:	4b8f      	ldr	r3, [pc, #572]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f003 030c 	and.w	r3, r3, #12
 8003124:	2b08      	cmp	r3, #8
 8003126:	d112      	bne.n	800314e <HAL_RCC_OscConfig+0x5e>
 8003128:	4b8c      	ldr	r3, [pc, #560]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003134:	d10b      	bne.n	800314e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003136:	4b89      	ldr	r3, [pc, #548]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d06c      	beq.n	800321c <HAL_RCC_OscConfig+0x12c>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d168      	bne.n	800321c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e24c      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003156:	d106      	bne.n	8003166 <HAL_RCC_OscConfig+0x76>
 8003158:	4b80      	ldr	r3, [pc, #512]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a7f      	ldr	r2, [pc, #508]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800315e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003162:	6013      	str	r3, [r2, #0]
 8003164:	e02e      	b.n	80031c4 <HAL_RCC_OscConfig+0xd4>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10c      	bne.n	8003188 <HAL_RCC_OscConfig+0x98>
 800316e:	4b7b      	ldr	r3, [pc, #492]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a7a      	ldr	r2, [pc, #488]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003174:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003178:	6013      	str	r3, [r2, #0]
 800317a:	4b78      	ldr	r3, [pc, #480]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a77      	ldr	r2, [pc, #476]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003180:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	e01d      	b.n	80031c4 <HAL_RCC_OscConfig+0xd4>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003190:	d10c      	bne.n	80031ac <HAL_RCC_OscConfig+0xbc>
 8003192:	4b72      	ldr	r3, [pc, #456]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a71      	ldr	r2, [pc, #452]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003198:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800319c:	6013      	str	r3, [r2, #0]
 800319e:	4b6f      	ldr	r3, [pc, #444]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a6e      	ldr	r2, [pc, #440]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031a8:	6013      	str	r3, [r2, #0]
 80031aa:	e00b      	b.n	80031c4 <HAL_RCC_OscConfig+0xd4>
 80031ac:	4b6b      	ldr	r3, [pc, #428]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a6a      	ldr	r2, [pc, #424]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031b6:	6013      	str	r3, [r2, #0]
 80031b8:	4b68      	ldr	r3, [pc, #416]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a67      	ldr	r2, [pc, #412]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d013      	beq.n	80031f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031cc:	f7fe fb2a 	bl	8001824 <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031d4:	f7fe fb26 	bl	8001824 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b64      	cmp	r3, #100	@ 0x64
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e200      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031e6:	4b5d      	ldr	r3, [pc, #372]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d0f0      	beq.n	80031d4 <HAL_RCC_OscConfig+0xe4>
 80031f2:	e014      	b.n	800321e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f4:	f7fe fb16 	bl	8001824 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031fc:	f7fe fb12 	bl	8001824 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b64      	cmp	r3, #100	@ 0x64
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e1ec      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800320e:	4b53      	ldr	r3, [pc, #332]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1f0      	bne.n	80031fc <HAL_RCC_OscConfig+0x10c>
 800321a:	e000      	b.n	800321e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800321c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d063      	beq.n	80032f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800322a:	4b4c      	ldr	r3, [pc, #304]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f003 030c 	and.w	r3, r3, #12
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00b      	beq.n	800324e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003236:	4b49      	ldr	r3, [pc, #292]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f003 030c 	and.w	r3, r3, #12
 800323e:	2b08      	cmp	r3, #8
 8003240:	d11c      	bne.n	800327c <HAL_RCC_OscConfig+0x18c>
 8003242:	4b46      	ldr	r3, [pc, #280]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d116      	bne.n	800327c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800324e:	4b43      	ldr	r3, [pc, #268]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d005      	beq.n	8003266 <HAL_RCC_OscConfig+0x176>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d001      	beq.n	8003266 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e1c0      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003266:	4b3d      	ldr	r3, [pc, #244]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	00db      	lsls	r3, r3, #3
 8003274:	4939      	ldr	r1, [pc, #228]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003276:	4313      	orrs	r3, r2
 8003278:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800327a:	e03a      	b.n	80032f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d020      	beq.n	80032c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003284:	4b36      	ldr	r3, [pc, #216]	@ (8003360 <HAL_RCC_OscConfig+0x270>)
 8003286:	2201      	movs	r2, #1
 8003288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800328a:	f7fe facb 	bl	8001824 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003290:	e008      	b.n	80032a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003292:	f7fe fac7 	bl	8001824 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d901      	bls.n	80032a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e1a1      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032a4:	4b2d      	ldr	r3, [pc, #180]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0302 	and.w	r3, r3, #2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d0f0      	beq.n	8003292 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b0:	4b2a      	ldr	r3, [pc, #168]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	695b      	ldr	r3, [r3, #20]
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	4927      	ldr	r1, [pc, #156]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	600b      	str	r3, [r1, #0]
 80032c4:	e015      	b.n	80032f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032c6:	4b26      	ldr	r3, [pc, #152]	@ (8003360 <HAL_RCC_OscConfig+0x270>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032cc:	f7fe faaa 	bl	8001824 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032d4:	f7fe faa6 	bl	8001824 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e180      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032e6:	4b1d      	ldr	r3, [pc, #116]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0308 	and.w	r3, r3, #8
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d03a      	beq.n	8003374 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	699b      	ldr	r3, [r3, #24]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d019      	beq.n	800333a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003306:	4b17      	ldr	r3, [pc, #92]	@ (8003364 <HAL_RCC_OscConfig+0x274>)
 8003308:	2201      	movs	r2, #1
 800330a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800330c:	f7fe fa8a 	bl	8001824 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003314:	f7fe fa86 	bl	8001824 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b02      	cmp	r3, #2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e160      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003326:	4b0d      	ldr	r3, [pc, #52]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0f0      	beq.n	8003314 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003332:	2001      	movs	r0, #1
 8003334:	f000 face 	bl	80038d4 <RCC_Delay>
 8003338:	e01c      	b.n	8003374 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800333a:	4b0a      	ldr	r3, [pc, #40]	@ (8003364 <HAL_RCC_OscConfig+0x274>)
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003340:	f7fe fa70 	bl	8001824 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003346:	e00f      	b.n	8003368 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003348:	f7fe fa6c 	bl	8001824 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d908      	bls.n	8003368 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e146      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
 800335a:	bf00      	nop
 800335c:	40021000 	.word	0x40021000
 8003360:	42420000 	.word	0x42420000
 8003364:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003368:	4b92      	ldr	r3, [pc, #584]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800336a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1e9      	bne.n	8003348 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0304 	and.w	r3, r3, #4
 800337c:	2b00      	cmp	r3, #0
 800337e:	f000 80a6 	beq.w	80034ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003382:	2300      	movs	r3, #0
 8003384:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003386:	4b8b      	ldr	r3, [pc, #556]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10d      	bne.n	80033ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003392:	4b88      	ldr	r3, [pc, #544]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003394:	69db      	ldr	r3, [r3, #28]
 8003396:	4a87      	ldr	r2, [pc, #540]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800339c:	61d3      	str	r3, [r2, #28]
 800339e:	4b85      	ldr	r3, [pc, #532]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80033a0:	69db      	ldr	r3, [r3, #28]
 80033a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a6:	60bb      	str	r3, [r7, #8]
 80033a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033aa:	2301      	movs	r3, #1
 80033ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ae:	4b82      	ldr	r3, [pc, #520]	@ (80035b8 <HAL_RCC_OscConfig+0x4c8>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d118      	bne.n	80033ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033ba:	4b7f      	ldr	r3, [pc, #508]	@ (80035b8 <HAL_RCC_OscConfig+0x4c8>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a7e      	ldr	r2, [pc, #504]	@ (80035b8 <HAL_RCC_OscConfig+0x4c8>)
 80033c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033c6:	f7fe fa2d 	bl	8001824 <HAL_GetTick>
 80033ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033cc:	e008      	b.n	80033e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ce:	f7fe fa29 	bl	8001824 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b64      	cmp	r3, #100	@ 0x64
 80033da:	d901      	bls.n	80033e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e103      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e0:	4b75      	ldr	r3, [pc, #468]	@ (80035b8 <HAL_RCC_OscConfig+0x4c8>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d0f0      	beq.n	80033ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d106      	bne.n	8003402 <HAL_RCC_OscConfig+0x312>
 80033f4:	4b6f      	ldr	r3, [pc, #444]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	4a6e      	ldr	r2, [pc, #440]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80033fa:	f043 0301 	orr.w	r3, r3, #1
 80033fe:	6213      	str	r3, [r2, #32]
 8003400:	e02d      	b.n	800345e <HAL_RCC_OscConfig+0x36e>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10c      	bne.n	8003424 <HAL_RCC_OscConfig+0x334>
 800340a:	4b6a      	ldr	r3, [pc, #424]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800340c:	6a1b      	ldr	r3, [r3, #32]
 800340e:	4a69      	ldr	r2, [pc, #420]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003410:	f023 0301 	bic.w	r3, r3, #1
 8003414:	6213      	str	r3, [r2, #32]
 8003416:	4b67      	ldr	r3, [pc, #412]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	4a66      	ldr	r2, [pc, #408]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800341c:	f023 0304 	bic.w	r3, r3, #4
 8003420:	6213      	str	r3, [r2, #32]
 8003422:	e01c      	b.n	800345e <HAL_RCC_OscConfig+0x36e>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	2b05      	cmp	r3, #5
 800342a:	d10c      	bne.n	8003446 <HAL_RCC_OscConfig+0x356>
 800342c:	4b61      	ldr	r3, [pc, #388]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	4a60      	ldr	r2, [pc, #384]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003432:	f043 0304 	orr.w	r3, r3, #4
 8003436:	6213      	str	r3, [r2, #32]
 8003438:	4b5e      	ldr	r3, [pc, #376]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	4a5d      	ldr	r2, [pc, #372]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800343e:	f043 0301 	orr.w	r3, r3, #1
 8003442:	6213      	str	r3, [r2, #32]
 8003444:	e00b      	b.n	800345e <HAL_RCC_OscConfig+0x36e>
 8003446:	4b5b      	ldr	r3, [pc, #364]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	4a5a      	ldr	r2, [pc, #360]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800344c:	f023 0301 	bic.w	r3, r3, #1
 8003450:	6213      	str	r3, [r2, #32]
 8003452:	4b58      	ldr	r3, [pc, #352]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003454:	6a1b      	ldr	r3, [r3, #32]
 8003456:	4a57      	ldr	r2, [pc, #348]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003458:	f023 0304 	bic.w	r3, r3, #4
 800345c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d015      	beq.n	8003492 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003466:	f7fe f9dd 	bl	8001824 <HAL_GetTick>
 800346a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800346c:	e00a      	b.n	8003484 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800346e:	f7fe f9d9 	bl	8001824 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	f241 3288 	movw	r2, #5000	@ 0x1388
 800347c:	4293      	cmp	r3, r2
 800347e:	d901      	bls.n	8003484 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e0b1      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003484:	4b4b      	ldr	r3, [pc, #300]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d0ee      	beq.n	800346e <HAL_RCC_OscConfig+0x37e>
 8003490:	e014      	b.n	80034bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003492:	f7fe f9c7 	bl	8001824 <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003498:	e00a      	b.n	80034b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800349a:	f7fe f9c3 	bl	8001824 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e09b      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034b0:	4b40      	ldr	r3, [pc, #256]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80034b2:	6a1b      	ldr	r3, [r3, #32]
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1ee      	bne.n	800349a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80034bc:	7dfb      	ldrb	r3, [r7, #23]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d105      	bne.n	80034ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c2:	4b3c      	ldr	r3, [pc, #240]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80034c4:	69db      	ldr	r3, [r3, #28]
 80034c6:	4a3b      	ldr	r2, [pc, #236]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80034c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	69db      	ldr	r3, [r3, #28]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f000 8087 	beq.w	80035e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034d8:	4b36      	ldr	r3, [pc, #216]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f003 030c 	and.w	r3, r3, #12
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d061      	beq.n	80035a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	69db      	ldr	r3, [r3, #28]
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d146      	bne.n	800357a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ec:	4b33      	ldr	r3, [pc, #204]	@ (80035bc <HAL_RCC_OscConfig+0x4cc>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f2:	f7fe f997 	bl	8001824 <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034f8:	e008      	b.n	800350c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034fa:	f7fe f993 	bl	8001824 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b02      	cmp	r3, #2
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e06d      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800350c:	4b29      	ldr	r3, [pc, #164]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1f0      	bne.n	80034fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a1b      	ldr	r3, [r3, #32]
 800351c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003520:	d108      	bne.n	8003534 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003522:	4b24      	ldr	r3, [pc, #144]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	4921      	ldr	r1, [pc, #132]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003530:	4313      	orrs	r3, r2
 8003532:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003534:	4b1f      	ldr	r3, [pc, #124]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a19      	ldr	r1, [r3, #32]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003544:	430b      	orrs	r3, r1
 8003546:	491b      	ldr	r1, [pc, #108]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003548:	4313      	orrs	r3, r2
 800354a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800354c:	4b1b      	ldr	r3, [pc, #108]	@ (80035bc <HAL_RCC_OscConfig+0x4cc>)
 800354e:	2201      	movs	r2, #1
 8003550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003552:	f7fe f967 	bl	8001824 <HAL_GetTick>
 8003556:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003558:	e008      	b.n	800356c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800355a:	f7fe f963 	bl	8001824 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e03d      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800356c:	4b11      	ldr	r3, [pc, #68]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0f0      	beq.n	800355a <HAL_RCC_OscConfig+0x46a>
 8003578:	e035      	b.n	80035e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800357a:	4b10      	ldr	r3, [pc, #64]	@ (80035bc <HAL_RCC_OscConfig+0x4cc>)
 800357c:	2200      	movs	r2, #0
 800357e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003580:	f7fe f950 	bl	8001824 <HAL_GetTick>
 8003584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003586:	e008      	b.n	800359a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003588:	f7fe f94c 	bl	8001824 <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b02      	cmp	r3, #2
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e026      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800359a:	4b06      	ldr	r3, [pc, #24]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1f0      	bne.n	8003588 <HAL_RCC_OscConfig+0x498>
 80035a6:	e01e      	b.n	80035e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	69db      	ldr	r3, [r3, #28]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d107      	bne.n	80035c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e019      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
 80035b4:	40021000 	.word	0x40021000
 80035b8:	40007000 	.word	0x40007000
 80035bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035c0:	4b0b      	ldr	r3, [pc, #44]	@ (80035f0 <HAL_RCC_OscConfig+0x500>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d106      	bne.n	80035e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035de:	429a      	cmp	r2, r3
 80035e0:	d001      	beq.n	80035e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e000      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3718      	adds	r7, #24
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40021000 	.word	0x40021000

080035f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d101      	bne.n	8003608 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e0d0      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003608:	4b6a      	ldr	r3, [pc, #424]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	683a      	ldr	r2, [r7, #0]
 8003612:	429a      	cmp	r2, r3
 8003614:	d910      	bls.n	8003638 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003616:	4b67      	ldr	r3, [pc, #412]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f023 0207 	bic.w	r2, r3, #7
 800361e:	4965      	ldr	r1, [pc, #404]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	4313      	orrs	r3, r2
 8003624:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003626:	4b63      	ldr	r3, [pc, #396]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0307 	and.w	r3, r3, #7
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	429a      	cmp	r2, r3
 8003632:	d001      	beq.n	8003638 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e0b8      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d020      	beq.n	8003686 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	2b00      	cmp	r3, #0
 800364e:	d005      	beq.n	800365c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003650:	4b59      	ldr	r3, [pc, #356]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	4a58      	ldr	r2, [pc, #352]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003656:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800365a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0308 	and.w	r3, r3, #8
 8003664:	2b00      	cmp	r3, #0
 8003666:	d005      	beq.n	8003674 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003668:	4b53      	ldr	r3, [pc, #332]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	4a52      	ldr	r2, [pc, #328]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800366e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003672:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003674:	4b50      	ldr	r3, [pc, #320]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	494d      	ldr	r1, [pc, #308]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003682:	4313      	orrs	r3, r2
 8003684:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d040      	beq.n	8003714 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b01      	cmp	r3, #1
 8003698:	d107      	bne.n	80036aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800369a:	4b47      	ldr	r3, [pc, #284]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d115      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e07f      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d107      	bne.n	80036c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036b2:	4b41      	ldr	r3, [pc, #260]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d109      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e073      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036c2:	4b3d      	ldr	r3, [pc, #244]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e06b      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036d2:	4b39      	ldr	r3, [pc, #228]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f023 0203 	bic.w	r2, r3, #3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	4936      	ldr	r1, [pc, #216]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036e4:	f7fe f89e 	bl	8001824 <HAL_GetTick>
 80036e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ea:	e00a      	b.n	8003702 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ec:	f7fe f89a 	bl	8001824 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e053      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003702:	4b2d      	ldr	r3, [pc, #180]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f003 020c 	and.w	r2, r3, #12
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	429a      	cmp	r2, r3
 8003712:	d1eb      	bne.n	80036ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003714:	4b27      	ldr	r3, [pc, #156]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0307 	and.w	r3, r3, #7
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	429a      	cmp	r2, r3
 8003720:	d210      	bcs.n	8003744 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003722:	4b24      	ldr	r3, [pc, #144]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f023 0207 	bic.w	r2, r3, #7
 800372a:	4922      	ldr	r1, [pc, #136]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	4313      	orrs	r3, r2
 8003730:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003732:	4b20      	ldr	r3, [pc, #128]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0307 	and.w	r3, r3, #7
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	429a      	cmp	r2, r3
 800373e:	d001      	beq.n	8003744 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e032      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d008      	beq.n	8003762 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003750:	4b19      	ldr	r3, [pc, #100]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	4916      	ldr	r1, [pc, #88]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800375e:	4313      	orrs	r3, r2
 8003760:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0308 	and.w	r3, r3, #8
 800376a:	2b00      	cmp	r3, #0
 800376c:	d009      	beq.n	8003782 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800376e:	4b12      	ldr	r3, [pc, #72]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	490e      	ldr	r1, [pc, #56]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800377e:	4313      	orrs	r3, r2
 8003780:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003782:	f000 f821 	bl	80037c8 <HAL_RCC_GetSysClockFreq>
 8003786:	4602      	mov	r2, r0
 8003788:	4b0b      	ldr	r3, [pc, #44]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	091b      	lsrs	r3, r3, #4
 800378e:	f003 030f 	and.w	r3, r3, #15
 8003792:	490a      	ldr	r1, [pc, #40]	@ (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 8003794:	5ccb      	ldrb	r3, [r1, r3]
 8003796:	fa22 f303 	lsr.w	r3, r2, r3
 800379a:	4a09      	ldr	r2, [pc, #36]	@ (80037c0 <HAL_RCC_ClockConfig+0x1cc>)
 800379c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800379e:	4b09      	ldr	r3, [pc, #36]	@ (80037c4 <HAL_RCC_ClockConfig+0x1d0>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fd fffc 	bl	80017a0 <HAL_InitTick>

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40022000 	.word	0x40022000
 80037b8:	40021000 	.word	0x40021000
 80037bc:	08005b68 	.word	0x08005b68
 80037c0:	20000004 	.word	0x20000004
 80037c4:	20000008 	.word	0x20000008

080037c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b087      	sub	sp, #28
 80037cc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037ce:	2300      	movs	r3, #0
 80037d0:	60fb      	str	r3, [r7, #12]
 80037d2:	2300      	movs	r3, #0
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	2300      	movs	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]
 80037da:	2300      	movs	r3, #0
 80037dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80037de:	2300      	movs	r3, #0
 80037e0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037e2:	4b1e      	ldr	r3, [pc, #120]	@ (800385c <HAL_RCC_GetSysClockFreq+0x94>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f003 030c 	and.w	r3, r3, #12
 80037ee:	2b04      	cmp	r3, #4
 80037f0:	d002      	beq.n	80037f8 <HAL_RCC_GetSysClockFreq+0x30>
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d003      	beq.n	80037fe <HAL_RCC_GetSysClockFreq+0x36>
 80037f6:	e027      	b.n	8003848 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037f8:	4b19      	ldr	r3, [pc, #100]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x98>)
 80037fa:	613b      	str	r3, [r7, #16]
      break;
 80037fc:	e027      	b.n	800384e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	0c9b      	lsrs	r3, r3, #18
 8003802:	f003 030f 	and.w	r3, r3, #15
 8003806:	4a17      	ldr	r2, [pc, #92]	@ (8003864 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003808:	5cd3      	ldrb	r3, [r2, r3]
 800380a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d010      	beq.n	8003838 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003816:	4b11      	ldr	r3, [pc, #68]	@ (800385c <HAL_RCC_GetSysClockFreq+0x94>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	0c5b      	lsrs	r3, r3, #17
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	4a11      	ldr	r2, [pc, #68]	@ (8003868 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003822:	5cd3      	ldrb	r3, [r2, r3]
 8003824:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a0d      	ldr	r2, [pc, #52]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x98>)
 800382a:	fb03 f202 	mul.w	r2, r3, r2
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	fbb2 f3f3 	udiv	r3, r2, r3
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	e004      	b.n	8003842 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a0c      	ldr	r2, [pc, #48]	@ (800386c <HAL_RCC_GetSysClockFreq+0xa4>)
 800383c:	fb02 f303 	mul.w	r3, r2, r3
 8003840:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	613b      	str	r3, [r7, #16]
      break;
 8003846:	e002      	b.n	800384e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003848:	4b05      	ldr	r3, [pc, #20]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x98>)
 800384a:	613b      	str	r3, [r7, #16]
      break;
 800384c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800384e:	693b      	ldr	r3, [r7, #16]
}
 8003850:	4618      	mov	r0, r3
 8003852:	371c      	adds	r7, #28
 8003854:	46bd      	mov	sp, r7
 8003856:	bc80      	pop	{r7}
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	40021000 	.word	0x40021000
 8003860:	007a1200 	.word	0x007a1200
 8003864:	08005b80 	.word	0x08005b80
 8003868:	08005b90 	.word	0x08005b90
 800386c:	003d0900 	.word	0x003d0900

08003870 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003874:	4b02      	ldr	r3, [pc, #8]	@ (8003880 <HAL_RCC_GetHCLKFreq+0x10>)
 8003876:	681b      	ldr	r3, [r3, #0]
}
 8003878:	4618      	mov	r0, r3
 800387a:	46bd      	mov	sp, r7
 800387c:	bc80      	pop	{r7}
 800387e:	4770      	bx	lr
 8003880:	20000004 	.word	0x20000004

08003884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003888:	f7ff fff2 	bl	8003870 <HAL_RCC_GetHCLKFreq>
 800388c:	4602      	mov	r2, r0
 800388e:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	0a1b      	lsrs	r3, r3, #8
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	4903      	ldr	r1, [pc, #12]	@ (80038a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800389a:	5ccb      	ldrb	r3, [r1, r3]
 800389c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40021000 	.word	0x40021000
 80038a8:	08005b78 	.word	0x08005b78

080038ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038b0:	f7ff ffde 	bl	8003870 <HAL_RCC_GetHCLKFreq>
 80038b4:	4602      	mov	r2, r0
 80038b6:	4b05      	ldr	r3, [pc, #20]	@ (80038cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	0adb      	lsrs	r3, r3, #11
 80038bc:	f003 0307 	and.w	r3, r3, #7
 80038c0:	4903      	ldr	r1, [pc, #12]	@ (80038d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038c2:	5ccb      	ldrb	r3, [r1, r3]
 80038c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40021000 	.word	0x40021000
 80038d0:	08005b78 	.word	0x08005b78

080038d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003908 <RCC_Delay+0x34>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a0a      	ldr	r2, [pc, #40]	@ (800390c <RCC_Delay+0x38>)
 80038e2:	fba2 2303 	umull	r2, r3, r2, r3
 80038e6:	0a5b      	lsrs	r3, r3, #9
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	fb02 f303 	mul.w	r3, r2, r3
 80038ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80038f0:	bf00      	nop
  }
  while (Delay --);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	1e5a      	subs	r2, r3, #1
 80038f6:	60fa      	str	r2, [r7, #12]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d1f9      	bne.n	80038f0 <RCC_Delay+0x1c>
}
 80038fc:	bf00      	nop
 80038fe:	bf00      	nop
 8003900:	3714      	adds	r7, #20
 8003902:	46bd      	mov	sp, r7
 8003904:	bc80      	pop	{r7}
 8003906:	4770      	bx	lr
 8003908:	20000004 	.word	0x20000004
 800390c:	10624dd3 	.word	0x10624dd3

08003910 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003918:	2300      	movs	r3, #0
 800391a:	613b      	str	r3, [r7, #16]
 800391c:	2300      	movs	r3, #0
 800391e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0301 	and.w	r3, r3, #1
 8003928:	2b00      	cmp	r3, #0
 800392a:	d07d      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800392c:	2300      	movs	r3, #0
 800392e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003930:	4b4f      	ldr	r3, [pc, #316]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003932:	69db      	ldr	r3, [r3, #28]
 8003934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10d      	bne.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800393c:	4b4c      	ldr	r3, [pc, #304]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800393e:	69db      	ldr	r3, [r3, #28]
 8003940:	4a4b      	ldr	r2, [pc, #300]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003942:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003946:	61d3      	str	r3, [r2, #28]
 8003948:	4b49      	ldr	r3, [pc, #292]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800394a:	69db      	ldr	r3, [r3, #28]
 800394c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003954:	2301      	movs	r3, #1
 8003956:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003958:	4b46      	ldr	r3, [pc, #280]	@ (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003960:	2b00      	cmp	r3, #0
 8003962:	d118      	bne.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003964:	4b43      	ldr	r3, [pc, #268]	@ (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a42      	ldr	r2, [pc, #264]	@ (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800396a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800396e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003970:	f7fd ff58 	bl	8001824 <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003976:	e008      	b.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003978:	f7fd ff54 	bl	8001824 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b64      	cmp	r3, #100	@ 0x64
 8003984:	d901      	bls.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e06d      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800398a:	4b3a      	ldr	r3, [pc, #232]	@ (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003992:	2b00      	cmp	r3, #0
 8003994:	d0f0      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003996:	4b36      	ldr	r3, [pc, #216]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800399e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d02e      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d027      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039b4:	4b2e      	ldr	r3, [pc, #184]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039b6:	6a1b      	ldr	r3, [r3, #32]
 80039b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039bc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039be:	4b2e      	ldr	r3, [pc, #184]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80039c0:	2201      	movs	r2, #1
 80039c2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039c4:	4b2c      	ldr	r3, [pc, #176]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80039ca:	4a29      	ldr	r2, [pc, #164]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f003 0301 	and.w	r3, r3, #1
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d014      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039da:	f7fd ff23 	bl	8001824 <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039e0:	e00a      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039e2:	f7fd ff1f 	bl	8001824 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e036      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	f003 0302 	and.w	r3, r3, #2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d0ee      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a04:	4b1a      	ldr	r3, [pc, #104]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a06:	6a1b      	ldr	r3, [r3, #32]
 8003a08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	4917      	ldr	r1, [pc, #92]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a16:	7dfb      	ldrb	r3, [r7, #23]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d105      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a1c:	4b14      	ldr	r3, [pc, #80]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	4a13      	ldr	r2, [pc, #76]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a26:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d008      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a34:	4b0e      	ldr	r3, [pc, #56]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	490b      	ldr	r1, [pc, #44]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0310 	and.w	r3, r3, #16
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d008      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a52:	4b07      	ldr	r3, [pc, #28]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	4904      	ldr	r1, [pc, #16]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3718      	adds	r7, #24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	40021000 	.word	0x40021000
 8003a74:	40007000 	.word	0x40007000
 8003a78:	42420440 	.word	0x42420440

08003a7c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b088      	sub	sp, #32
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003a84:	2300      	movs	r3, #0
 8003a86:	617b      	str	r3, [r7, #20]
 8003a88:	2300      	movs	r3, #0
 8003a8a:	61fb      	str	r3, [r7, #28]
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	60fb      	str	r3, [r7, #12]
 8003a94:	2300      	movs	r3, #0
 8003a96:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b10      	cmp	r3, #16
 8003a9c:	d00a      	beq.n	8003ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2b10      	cmp	r3, #16
 8003aa2:	f200 808a 	bhi.w	8003bba <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d045      	beq.n	8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d075      	beq.n	8003b9e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003ab2:	e082      	b.n	8003bba <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003ab4:	4b46      	ldr	r3, [pc, #280]	@ (8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003aba:	4b45      	ldr	r3, [pc, #276]	@ (8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d07b      	beq.n	8003bbe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	0c9b      	lsrs	r3, r3, #18
 8003aca:	f003 030f 	and.w	r3, r3, #15
 8003ace:	4a41      	ldr	r2, [pc, #260]	@ (8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003ad0:	5cd3      	ldrb	r3, [r2, r3]
 8003ad2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d015      	beq.n	8003b0a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ade:	4b3c      	ldr	r3, [pc, #240]	@ (8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	0c5b      	lsrs	r3, r3, #17
 8003ae4:	f003 0301 	and.w	r3, r3, #1
 8003ae8:	4a3b      	ldr	r2, [pc, #236]	@ (8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003aea:	5cd3      	ldrb	r3, [r2, r3]
 8003aec:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00d      	beq.n	8003b14 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003af8:	4a38      	ldr	r2, [pc, #224]	@ (8003bdc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	fb02 f303 	mul.w	r3, r2, r3
 8003b06:	61fb      	str	r3, [r7, #28]
 8003b08:	e004      	b.n	8003b14 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	4a34      	ldr	r2, [pc, #208]	@ (8003be0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003b0e:	fb02 f303 	mul.w	r3, r2, r3
 8003b12:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003b14:	4b2e      	ldr	r3, [pc, #184]	@ (8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b20:	d102      	bne.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	61bb      	str	r3, [r7, #24]
      break;
 8003b26:	e04a      	b.n	8003bbe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	4a2d      	ldr	r2, [pc, #180]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b32:	085b      	lsrs	r3, r3, #1
 8003b34:	61bb      	str	r3, [r7, #24]
      break;
 8003b36:	e042      	b.n	8003bbe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003b38:	4b25      	ldr	r3, [pc, #148]	@ (8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b48:	d108      	bne.n	8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f003 0302 	and.w	r3, r3, #2
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d003      	beq.n	8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003b54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b58:	61bb      	str	r3, [r7, #24]
 8003b5a:	e01f      	b.n	8003b9c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b66:	d109      	bne.n	8003b7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003b68:	4b19      	ldr	r3, [pc, #100]	@ (8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d003      	beq.n	8003b7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003b74:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003b78:	61bb      	str	r3, [r7, #24]
 8003b7a:	e00f      	b.n	8003b9c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b86:	d11c      	bne.n	8003bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003b88:	4b11      	ldr	r3, [pc, #68]	@ (8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d016      	beq.n	8003bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003b94:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003b98:	61bb      	str	r3, [r7, #24]
      break;
 8003b9a:	e012      	b.n	8003bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003b9c:	e011      	b.n	8003bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003b9e:	f7ff fe85 	bl	80038ac <HAL_RCC_GetPCLK2Freq>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	0b9b      	lsrs	r3, r3, #14
 8003baa:	f003 0303 	and.w	r3, r3, #3
 8003bae:	3301      	adds	r3, #1
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb6:	61bb      	str	r3, [r7, #24]
      break;
 8003bb8:	e004      	b.n	8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003bba:	bf00      	nop
 8003bbc:	e002      	b.n	8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003bbe:	bf00      	nop
 8003bc0:	e000      	b.n	8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003bc2:	bf00      	nop
    }
  }
  return (frequency);
 8003bc4:	69bb      	ldr	r3, [r7, #24]
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3720      	adds	r7, #32
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40021000 	.word	0x40021000
 8003bd4:	08005b94 	.word	0x08005b94
 8003bd8:	08005ba4 	.word	0x08005ba4
 8003bdc:	007a1200 	.word	0x007a1200
 8003be0:	003d0900 	.word	0x003d0900
 8003be4:	aaaaaaab 	.word	0xaaaaaaab

08003be8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e042      	b.n	8003c80 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d106      	bne.n	8003c14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7fd fc8a 	bl	8001528 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2224      	movs	r2, #36	@ 0x24
 8003c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	68da      	ldr	r2, [r3, #12]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 fdb7 	bl	80047a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	691a      	ldr	r2, [r3, #16]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	695a      	ldr	r2, [r3, #20]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68da      	ldr	r2, [r3, #12]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2220      	movs	r2, #32
 8003c74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3708      	adds	r7, #8
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b08a      	sub	sp, #40	@ 0x28
 8003c8c:	af02      	add	r7, sp, #8
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	603b      	str	r3, [r7, #0]
 8003c94:	4613      	mov	r3, r2
 8003c96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b20      	cmp	r3, #32
 8003ca6:	d175      	bne.n	8003d94 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d002      	beq.n	8003cb4 <HAL_UART_Transmit+0x2c>
 8003cae:	88fb      	ldrh	r3, [r7, #6]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d101      	bne.n	8003cb8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e06e      	b.n	8003d96 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2221      	movs	r2, #33	@ 0x21
 8003cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cc6:	f7fd fdad 	bl	8001824 <HAL_GetTick>
 8003cca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	88fa      	ldrh	r2, [r7, #6]
 8003cd0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	88fa      	ldrh	r2, [r7, #6]
 8003cd6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ce0:	d108      	bne.n	8003cf4 <HAL_UART_Transmit+0x6c>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d104      	bne.n	8003cf4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003cea:	2300      	movs	r3, #0
 8003cec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	61bb      	str	r3, [r7, #24]
 8003cf2:	e003      	b.n	8003cfc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003cfc:	e02e      	b.n	8003d5c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	9300      	str	r3, [sp, #0]
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	2200      	movs	r2, #0
 8003d06:	2180      	movs	r1, #128	@ 0x80
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 fb1c 	bl	8004346 <UART_WaitOnFlagUntilTimeout>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d005      	beq.n	8003d20 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2220      	movs	r2, #32
 8003d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e03a      	b.n	8003d96 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d10b      	bne.n	8003d3e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	881b      	ldrh	r3, [r3, #0]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	3302      	adds	r3, #2
 8003d3a:	61bb      	str	r3, [r7, #24]
 8003d3c:	e007      	b.n	8003d4e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	781a      	ldrb	r2, [r3, #0]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	3b01      	subs	r3, #1
 8003d56:	b29a      	uxth	r2, r3
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d1cb      	bne.n	8003cfe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	9300      	str	r3, [sp, #0]
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	2140      	movs	r1, #64	@ 0x40
 8003d70:	68f8      	ldr	r0, [r7, #12]
 8003d72:	f000 fae8 	bl	8004346 <UART_WaitOnFlagUntilTimeout>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d005      	beq.n	8003d88 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2220      	movs	r2, #32
 8003d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e006      	b.n	8003d96 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003d90:	2300      	movs	r3, #0
 8003d92:	e000      	b.n	8003d96 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003d94:	2302      	movs	r3, #2
  }
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3720      	adds	r7, #32
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b084      	sub	sp, #16
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	60f8      	str	r0, [r7, #12]
 8003da6:	60b9      	str	r1, [r7, #8]
 8003da8:	4613      	mov	r3, r2
 8003daa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b20      	cmp	r3, #32
 8003db6:	d112      	bne.n	8003dde <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <HAL_UART_Receive_IT+0x26>
 8003dbe:	88fb      	ldrh	r3, [r7, #6]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d101      	bne.n	8003dc8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e00b      	b.n	8003de0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003dce:	88fb      	ldrh	r3, [r7, #6]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	68b9      	ldr	r1, [r7, #8]
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	f000 fb0f 	bl	80043f8 <UART_Start_Receive_IT>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	e000      	b.n	8003de0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003dde:	2302      	movs	r3, #2
  }
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b0ba      	sub	sp, #232	@ 0xe8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003e14:	2300      	movs	r3, #0
 8003e16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e1e:	f003 030f 	and.w	r3, r3, #15
 8003e22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003e26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10f      	bne.n	8003e4e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e32:	f003 0320 	and.w	r3, r3, #32
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d009      	beq.n	8003e4e <HAL_UART_IRQHandler+0x66>
 8003e3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e3e:	f003 0320 	and.w	r3, r3, #32
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d003      	beq.n	8003e4e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 fbec 	bl	8004624 <UART_Receive_IT>
      return;
 8003e4c:	e25b      	b.n	8004306 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003e4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	f000 80de 	beq.w	8004014 <HAL_UART_IRQHandler+0x22c>
 8003e58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d106      	bne.n	8003e72 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e68:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f000 80d1 	beq.w	8004014 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d00b      	beq.n	8003e96 <HAL_UART_IRQHandler+0xae>
 8003e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d005      	beq.n	8003e96 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e8e:	f043 0201 	orr.w	r2, r3, #1
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00b      	beq.n	8003eba <HAL_UART_IRQHandler+0xd2>
 8003ea2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d005      	beq.n	8003eba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb2:	f043 0202 	orr.w	r2, r3, #2
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00b      	beq.n	8003ede <HAL_UART_IRQHandler+0xf6>
 8003ec6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d005      	beq.n	8003ede <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed6:	f043 0204 	orr.w	r2, r3, #4
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ee2:	f003 0308 	and.w	r3, r3, #8
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d011      	beq.n	8003f0e <HAL_UART_IRQHandler+0x126>
 8003eea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003eee:	f003 0320 	and.w	r3, r3, #32
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d105      	bne.n	8003f02 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ef6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d005      	beq.n	8003f0e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f06:	f043 0208 	orr.w	r2, r3, #8
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f000 81f2 	beq.w	80042fc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f1c:	f003 0320 	and.w	r3, r3, #32
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d008      	beq.n	8003f36 <HAL_UART_IRQHandler+0x14e>
 8003f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f28:	f003 0320 	and.w	r3, r3, #32
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f000 fb77 	bl	8004624 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	bf14      	ite	ne
 8003f44:	2301      	movne	r3, #1
 8003f46:	2300      	moveq	r3, #0
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f52:	f003 0308 	and.w	r3, r3, #8
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d103      	bne.n	8003f62 <HAL_UART_IRQHandler+0x17a>
 8003f5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d04f      	beq.n	8004002 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 fa81 	bl	800446a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d041      	beq.n	8003ffa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	3314      	adds	r3, #20
 8003f7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f84:	e853 3f00 	ldrex	r3, [r3]
 8003f88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003f8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	3314      	adds	r3, #20
 8003f9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003fa2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003fa6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003faa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003fae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003fb2:	e841 2300 	strex	r3, r2, [r1]
 8003fb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003fba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1d9      	bne.n	8003f76 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d013      	beq.n	8003ff2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fce:	4a7e      	ldr	r2, [pc, #504]	@ (80041c8 <HAL_UART_IRQHandler+0x3e0>)
 8003fd0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7fe f9f2 	bl	80023c0 <HAL_DMA_Abort_IT>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d016      	beq.n	8004010 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003fec:	4610      	mov	r0, r2
 8003fee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ff0:	e00e      	b.n	8004010 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 f993 	bl	800431e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ff8:	e00a      	b.n	8004010 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f000 f98f 	bl	800431e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004000:	e006      	b.n	8004010 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 f98b 	bl	800431e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800400e:	e175      	b.n	80042fc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004010:	bf00      	nop
    return;
 8004012:	e173      	b.n	80042fc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004018:	2b01      	cmp	r3, #1
 800401a:	f040 814f 	bne.w	80042bc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800401e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004022:	f003 0310 	and.w	r3, r3, #16
 8004026:	2b00      	cmp	r3, #0
 8004028:	f000 8148 	beq.w	80042bc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800402c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004030:	f003 0310 	and.w	r3, r3, #16
 8004034:	2b00      	cmp	r3, #0
 8004036:	f000 8141 	beq.w	80042bc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800403a:	2300      	movs	r3, #0
 800403c:	60bb      	str	r3, [r7, #8]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	60bb      	str	r3, [r7, #8]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	60bb      	str	r3, [r7, #8]
 800404e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800405a:	2b00      	cmp	r3, #0
 800405c:	f000 80b6 	beq.w	80041cc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800406c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 8145 	beq.w	8004300 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800407a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800407e:	429a      	cmp	r2, r3
 8004080:	f080 813e 	bcs.w	8004300 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800408a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	2b20      	cmp	r3, #32
 8004094:	f000 8088 	beq.w	80041a8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	330c      	adds	r3, #12
 800409e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040a6:	e853 3f00 	ldrex	r3, [r3]
 80040aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80040ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040b6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	330c      	adds	r3, #12
 80040c0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80040c4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80040c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040cc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80040d0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80040d4:	e841 2300 	strex	r3, r2, [r1]
 80040d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80040dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1d9      	bne.n	8004098 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	3314      	adds	r3, #20
 80040ea:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040ee:	e853 3f00 	ldrex	r3, [r3]
 80040f2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80040f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040f6:	f023 0301 	bic.w	r3, r3, #1
 80040fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	3314      	adds	r3, #20
 8004104:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004108:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800410c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004110:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004114:	e841 2300 	strex	r3, r2, [r1]
 8004118:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800411a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800411c:	2b00      	cmp	r3, #0
 800411e:	d1e1      	bne.n	80040e4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	3314      	adds	r3, #20
 8004126:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004128:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800412a:	e853 3f00 	ldrex	r3, [r3]
 800412e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004130:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004132:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004136:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	3314      	adds	r3, #20
 8004140:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004144:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004146:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004148:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800414a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800414c:	e841 2300 	strex	r3, r2, [r1]
 8004150:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004152:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1e3      	bne.n	8004120 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2220      	movs	r2, #32
 800415c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	330c      	adds	r3, #12
 800416c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800416e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004170:	e853 3f00 	ldrex	r3, [r3]
 8004174:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004176:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004178:	f023 0310 	bic.w	r3, r3, #16
 800417c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	330c      	adds	r3, #12
 8004186:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800418a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800418c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800418e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004190:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004192:	e841 2300 	strex	r3, r2, [r1]
 8004196:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004198:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1e3      	bne.n	8004166 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7fe f8d1 	bl	800234a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2202      	movs	r2, #2
 80041ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	4619      	mov	r1, r3
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 f8b6 	bl	8004330 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80041c4:	e09c      	b.n	8004300 <HAL_UART_IRQHandler+0x518>
 80041c6:	bf00      	nop
 80041c8:	0800452f 	.word	0x0800452f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f000 808e 	beq.w	8004304 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80041e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f000 8089 	beq.w	8004304 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	330c      	adds	r3, #12
 80041f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041fc:	e853 3f00 	ldrex	r3, [r3]
 8004200:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004204:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004208:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	330c      	adds	r3, #12
 8004212:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004216:	647a      	str	r2, [r7, #68]	@ 0x44
 8004218:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800421c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800421e:	e841 2300 	strex	r3, r2, [r1]
 8004222:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1e3      	bne.n	80041f2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	3314      	adds	r3, #20
 8004230:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004234:	e853 3f00 	ldrex	r3, [r3]
 8004238:	623b      	str	r3, [r7, #32]
   return(result);
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	f023 0301 	bic.w	r3, r3, #1
 8004240:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	3314      	adds	r3, #20
 800424a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800424e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004250:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004252:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004254:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004256:	e841 2300 	strex	r3, r2, [r1]
 800425a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800425c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1e3      	bne.n	800422a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2220      	movs	r2, #32
 8004266:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	330c      	adds	r3, #12
 8004276:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	e853 3f00 	ldrex	r3, [r3]
 800427e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f023 0310 	bic.w	r3, r3, #16
 8004286:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	330c      	adds	r3, #12
 8004290:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004294:	61fa      	str	r2, [r7, #28]
 8004296:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004298:	69b9      	ldr	r1, [r7, #24]
 800429a:	69fa      	ldr	r2, [r7, #28]
 800429c:	e841 2300 	strex	r3, r2, [r1]
 80042a0:	617b      	str	r3, [r7, #20]
   return(result);
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d1e3      	bne.n	8004270 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2202      	movs	r2, #2
 80042ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80042ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042b2:	4619      	mov	r1, r3
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 f83b 	bl	8004330 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042ba:	e023      	b.n	8004304 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80042bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d009      	beq.n	80042dc <HAL_UART_IRQHandler+0x4f4>
 80042c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d003      	beq.n	80042dc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f000 f93e 	bl	8004556 <UART_Transmit_IT>
    return;
 80042da:	e014      	b.n	8004306 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80042dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00e      	beq.n	8004306 <HAL_UART_IRQHandler+0x51e>
 80042e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d008      	beq.n	8004306 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f000 f97d 	bl	80045f4 <UART_EndTransmit_IT>
    return;
 80042fa:	e004      	b.n	8004306 <HAL_UART_IRQHandler+0x51e>
    return;
 80042fc:	bf00      	nop
 80042fe:	e002      	b.n	8004306 <HAL_UART_IRQHandler+0x51e>
      return;
 8004300:	bf00      	nop
 8004302:	e000      	b.n	8004306 <HAL_UART_IRQHandler+0x51e>
      return;
 8004304:	bf00      	nop
  }
}
 8004306:	37e8      	adds	r7, #232	@ 0xe8
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	bc80      	pop	{r7}
 800431c:	4770      	bx	lr

0800431e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	bc80      	pop	{r7}
 800432e:	4770      	bx	lr

08004330 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	460b      	mov	r3, r1
 800433a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	bc80      	pop	{r7}
 8004344:	4770      	bx	lr

08004346 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004346:	b580      	push	{r7, lr}
 8004348:	b086      	sub	sp, #24
 800434a:	af00      	add	r7, sp, #0
 800434c:	60f8      	str	r0, [r7, #12]
 800434e:	60b9      	str	r1, [r7, #8]
 8004350:	603b      	str	r3, [r7, #0]
 8004352:	4613      	mov	r3, r2
 8004354:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004356:	e03b      	b.n	80043d0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800435e:	d037      	beq.n	80043d0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004360:	f7fd fa60 	bl	8001824 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	6a3a      	ldr	r2, [r7, #32]
 800436c:	429a      	cmp	r2, r3
 800436e:	d302      	bcc.n	8004376 <UART_WaitOnFlagUntilTimeout+0x30>
 8004370:	6a3b      	ldr	r3, [r7, #32]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e03a      	b.n	80043f0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	2b00      	cmp	r3, #0
 8004386:	d023      	beq.n	80043d0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	2b80      	cmp	r3, #128	@ 0x80
 800438c:	d020      	beq.n	80043d0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	2b40      	cmp	r3, #64	@ 0x40
 8004392:	d01d      	beq.n	80043d0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0308 	and.w	r3, r3, #8
 800439e:	2b08      	cmp	r3, #8
 80043a0:	d116      	bne.n	80043d0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80043a2:	2300      	movs	r3, #0
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	617b      	str	r3, [r7, #20]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	617b      	str	r3, [r7, #20]
 80043b6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043b8:	68f8      	ldr	r0, [r7, #12]
 80043ba:	f000 f856 	bl	800446a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2208      	movs	r2, #8
 80043c2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e00f      	b.n	80043f0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	4013      	ands	r3, r2
 80043da:	68ba      	ldr	r2, [r7, #8]
 80043dc:	429a      	cmp	r2, r3
 80043de:	bf0c      	ite	eq
 80043e0:	2301      	moveq	r3, #1
 80043e2:	2300      	movne	r3, #0
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	461a      	mov	r2, r3
 80043e8:	79fb      	ldrb	r3, [r7, #7]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d0b4      	beq.n	8004358 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3718      	adds	r7, #24
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	4613      	mov	r3, r2
 8004404:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	88fa      	ldrh	r2, [r7, #6]
 8004410:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	88fa      	ldrh	r2, [r7, #6]
 8004416:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2222      	movs	r2, #34	@ 0x22
 8004422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d007      	beq.n	800443e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	68da      	ldr	r2, [r3, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800443c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	695a      	ldr	r2, [r3, #20]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f042 0201 	orr.w	r2, r2, #1
 800444c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68da      	ldr	r2, [r3, #12]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f042 0220 	orr.w	r2, r2, #32
 800445c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800445e:	2300      	movs	r3, #0
}
 8004460:	4618      	mov	r0, r3
 8004462:	3714      	adds	r7, #20
 8004464:	46bd      	mov	sp, r7
 8004466:	bc80      	pop	{r7}
 8004468:	4770      	bx	lr

0800446a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800446a:	b480      	push	{r7}
 800446c:	b095      	sub	sp, #84	@ 0x54
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	330c      	adds	r3, #12
 8004478:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800447c:	e853 3f00 	ldrex	r3, [r3]
 8004480:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004484:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004488:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	330c      	adds	r3, #12
 8004490:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004492:	643a      	str	r2, [r7, #64]	@ 0x40
 8004494:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004496:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004498:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800449a:	e841 2300 	strex	r3, r2, [r1]
 800449e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d1e5      	bne.n	8004472 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3314      	adds	r3, #20
 80044ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ae:	6a3b      	ldr	r3, [r7, #32]
 80044b0:	e853 3f00 	ldrex	r3, [r3]
 80044b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	f023 0301 	bic.w	r3, r3, #1
 80044bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	3314      	adds	r3, #20
 80044c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044ce:	e841 2300 	strex	r3, r2, [r1]
 80044d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1e5      	bne.n	80044a6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d119      	bne.n	8004516 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	330c      	adds	r3, #12
 80044e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	e853 3f00 	ldrex	r3, [r3]
 80044f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	f023 0310 	bic.w	r3, r3, #16
 80044f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	330c      	adds	r3, #12
 8004500:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004502:	61ba      	str	r2, [r7, #24]
 8004504:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004506:	6979      	ldr	r1, [r7, #20]
 8004508:	69ba      	ldr	r2, [r7, #24]
 800450a:	e841 2300 	strex	r3, r2, [r1]
 800450e:	613b      	str	r3, [r7, #16]
   return(result);
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1e5      	bne.n	80044e2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2220      	movs	r2, #32
 800451a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004524:	bf00      	nop
 8004526:	3754      	adds	r7, #84	@ 0x54
 8004528:	46bd      	mov	sp, r7
 800452a:	bc80      	pop	{r7}
 800452c:	4770      	bx	lr

0800452e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b084      	sub	sp, #16
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f7ff fee8 	bl	800431e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800454e:	bf00      	nop
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}

08004556 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004556:	b480      	push	{r7}
 8004558:	b085      	sub	sp, #20
 800455a:	af00      	add	r7, sp, #0
 800455c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b21      	cmp	r3, #33	@ 0x21
 8004568:	d13e      	bne.n	80045e8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004572:	d114      	bne.n	800459e <UART_Transmit_IT+0x48>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d110      	bne.n	800459e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	881b      	ldrh	r3, [r3, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004590:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	1c9a      	adds	r2, r3, #2
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	621a      	str	r2, [r3, #32]
 800459c:	e008      	b.n	80045b0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	1c59      	adds	r1, r3, #1
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	6211      	str	r1, [r2, #32]
 80045a8:	781a      	ldrb	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	3b01      	subs	r3, #1
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	4619      	mov	r1, r3
 80045be:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d10f      	bne.n	80045e4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68da      	ldr	r2, [r3, #12]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045d2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68da      	ldr	r2, [r3, #12]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045e2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80045e4:	2300      	movs	r3, #0
 80045e6:	e000      	b.n	80045ea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80045e8:	2302      	movs	r3, #2
  }
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3714      	adds	r7, #20
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bc80      	pop	{r7}
 80045f2:	4770      	bx	lr

080045f4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68da      	ldr	r2, [r3, #12]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800460a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2220      	movs	r2, #32
 8004610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f7ff fe79 	bl	800430c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3708      	adds	r7, #8
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b08c      	sub	sp, #48	@ 0x30
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004632:	b2db      	uxtb	r3, r3
 8004634:	2b22      	cmp	r3, #34	@ 0x22
 8004636:	f040 80ae 	bne.w	8004796 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004642:	d117      	bne.n	8004674 <UART_Receive_IT+0x50>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d113      	bne.n	8004674 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800464c:	2300      	movs	r3, #0
 800464e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004654:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	b29b      	uxth	r3, r3
 800465e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004662:	b29a      	uxth	r2, r3
 8004664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004666:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466c:	1c9a      	adds	r2, r3, #2
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	629a      	str	r2, [r3, #40]	@ 0x28
 8004672:	e026      	b.n	80046c2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004678:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800467a:	2300      	movs	r3, #0
 800467c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004686:	d007      	beq.n	8004698 <UART_Receive_IT+0x74>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10a      	bne.n	80046a6 <UART_Receive_IT+0x82>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d106      	bne.n	80046a6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	b2da      	uxtb	r2, r3
 80046a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a2:	701a      	strb	r2, [r3, #0]
 80046a4:	e008      	b.n	80046b8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046b2:	b2da      	uxtb	r2, r3
 80046b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046bc:	1c5a      	adds	r2, r3, #1
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	3b01      	subs	r3, #1
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	4619      	mov	r1, r3
 80046d0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d15d      	bne.n	8004792 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f022 0220 	bic.w	r2, r2, #32
 80046e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68da      	ldr	r2, [r3, #12]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80046f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	695a      	ldr	r2, [r3, #20]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f022 0201 	bic.w	r2, r2, #1
 8004704:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2220      	movs	r2, #32
 800470a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004718:	2b01      	cmp	r3, #1
 800471a:	d135      	bne.n	8004788 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	330c      	adds	r3, #12
 8004728:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	e853 3f00 	ldrex	r3, [r3]
 8004730:	613b      	str	r3, [r7, #16]
   return(result);
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	f023 0310 	bic.w	r3, r3, #16
 8004738:	627b      	str	r3, [r7, #36]	@ 0x24
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	330c      	adds	r3, #12
 8004740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004742:	623a      	str	r2, [r7, #32]
 8004744:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004746:	69f9      	ldr	r1, [r7, #28]
 8004748:	6a3a      	ldr	r2, [r7, #32]
 800474a:	e841 2300 	strex	r3, r2, [r1]
 800474e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1e5      	bne.n	8004722 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0310 	and.w	r3, r3, #16
 8004760:	2b10      	cmp	r3, #16
 8004762:	d10a      	bne.n	800477a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004764:	2300      	movs	r3, #0
 8004766:	60fb      	str	r3, [r7, #12]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	60fb      	str	r3, [r7, #12]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800477e:	4619      	mov	r1, r3
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f7ff fdd5 	bl	8004330 <HAL_UARTEx_RxEventCallback>
 8004786:	e002      	b.n	800478e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f7fc f9e9 	bl	8000b60 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800478e:	2300      	movs	r3, #0
 8004790:	e002      	b.n	8004798 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004792:	2300      	movs	r3, #0
 8004794:	e000      	b.n	8004798 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004796:	2302      	movs	r3, #2
  }
}
 8004798:	4618      	mov	r0, r3
 800479a:	3730      	adds	r7, #48	@ 0x30
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	68da      	ldr	r2, [r3, #12]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	430a      	orrs	r2, r1
 80047bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	689a      	ldr	r2, [r3, #8]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	431a      	orrs	r2, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80047da:	f023 030c 	bic.w	r3, r3, #12
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	6812      	ldr	r2, [r2, #0]
 80047e2:	68b9      	ldr	r1, [r7, #8]
 80047e4:	430b      	orrs	r3, r1
 80047e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	695b      	ldr	r3, [r3, #20]
 80047ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	699a      	ldr	r2, [r3, #24]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a2c      	ldr	r2, [pc, #176]	@ (80048b4 <UART_SetConfig+0x114>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d103      	bne.n	8004810 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004808:	f7ff f850 	bl	80038ac <HAL_RCC_GetPCLK2Freq>
 800480c:	60f8      	str	r0, [r7, #12]
 800480e:	e002      	b.n	8004816 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004810:	f7ff f838 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 8004814:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004816:	68fa      	ldr	r2, [r7, #12]
 8004818:	4613      	mov	r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	4413      	add	r3, r2
 800481e:	009a      	lsls	r2, r3, #2
 8004820:	441a      	add	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	fbb2 f3f3 	udiv	r3, r2, r3
 800482c:	4a22      	ldr	r2, [pc, #136]	@ (80048b8 <UART_SetConfig+0x118>)
 800482e:	fba2 2303 	umull	r2, r3, r2, r3
 8004832:	095b      	lsrs	r3, r3, #5
 8004834:	0119      	lsls	r1, r3, #4
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	4613      	mov	r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	4413      	add	r3, r2
 800483e:	009a      	lsls	r2, r3, #2
 8004840:	441a      	add	r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	fbb2 f2f3 	udiv	r2, r2, r3
 800484c:	4b1a      	ldr	r3, [pc, #104]	@ (80048b8 <UART_SetConfig+0x118>)
 800484e:	fba3 0302 	umull	r0, r3, r3, r2
 8004852:	095b      	lsrs	r3, r3, #5
 8004854:	2064      	movs	r0, #100	@ 0x64
 8004856:	fb00 f303 	mul.w	r3, r0, r3
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	011b      	lsls	r3, r3, #4
 800485e:	3332      	adds	r3, #50	@ 0x32
 8004860:	4a15      	ldr	r2, [pc, #84]	@ (80048b8 <UART_SetConfig+0x118>)
 8004862:	fba2 2303 	umull	r2, r3, r2, r3
 8004866:	095b      	lsrs	r3, r3, #5
 8004868:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800486c:	4419      	add	r1, r3
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4613      	mov	r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	4413      	add	r3, r2
 8004876:	009a      	lsls	r2, r3, #2
 8004878:	441a      	add	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	fbb2 f2f3 	udiv	r2, r2, r3
 8004884:	4b0c      	ldr	r3, [pc, #48]	@ (80048b8 <UART_SetConfig+0x118>)
 8004886:	fba3 0302 	umull	r0, r3, r3, r2
 800488a:	095b      	lsrs	r3, r3, #5
 800488c:	2064      	movs	r0, #100	@ 0x64
 800488e:	fb00 f303 	mul.w	r3, r0, r3
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	011b      	lsls	r3, r3, #4
 8004896:	3332      	adds	r3, #50	@ 0x32
 8004898:	4a07      	ldr	r2, [pc, #28]	@ (80048b8 <UART_SetConfig+0x118>)
 800489a:	fba2 2303 	umull	r2, r3, r2, r3
 800489e:	095b      	lsrs	r3, r3, #5
 80048a0:	f003 020f 	and.w	r2, r3, #15
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	440a      	add	r2, r1
 80048aa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80048ac:	bf00      	nop
 80048ae:	3710      	adds	r7, #16
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40013800 	.word	0x40013800
 80048b8:	51eb851f 	.word	0x51eb851f

080048bc <atoi>:
 80048bc:	220a      	movs	r2, #10
 80048be:	2100      	movs	r1, #0
 80048c0:	f000 b87a 	b.w	80049b8 <strtol>

080048c4 <_strtol_l.isra.0>:
 80048c4:	2b24      	cmp	r3, #36	@ 0x24
 80048c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048ca:	4686      	mov	lr, r0
 80048cc:	4690      	mov	r8, r2
 80048ce:	d801      	bhi.n	80048d4 <_strtol_l.isra.0+0x10>
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d106      	bne.n	80048e2 <_strtol_l.isra.0+0x1e>
 80048d4:	f000 f8ec 	bl	8004ab0 <__errno>
 80048d8:	2316      	movs	r3, #22
 80048da:	6003      	str	r3, [r0, #0]
 80048dc:	2000      	movs	r0, #0
 80048de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048e2:	460d      	mov	r5, r1
 80048e4:	4833      	ldr	r0, [pc, #204]	@ (80049b4 <_strtol_l.isra.0+0xf0>)
 80048e6:	462a      	mov	r2, r5
 80048e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80048ec:	5d06      	ldrb	r6, [r0, r4]
 80048ee:	f016 0608 	ands.w	r6, r6, #8
 80048f2:	d1f8      	bne.n	80048e6 <_strtol_l.isra.0+0x22>
 80048f4:	2c2d      	cmp	r4, #45	@ 0x2d
 80048f6:	d110      	bne.n	800491a <_strtol_l.isra.0+0x56>
 80048f8:	2601      	movs	r6, #1
 80048fa:	782c      	ldrb	r4, [r5, #0]
 80048fc:	1c95      	adds	r5, r2, #2
 80048fe:	f033 0210 	bics.w	r2, r3, #16
 8004902:	d115      	bne.n	8004930 <_strtol_l.isra.0+0x6c>
 8004904:	2c30      	cmp	r4, #48	@ 0x30
 8004906:	d10d      	bne.n	8004924 <_strtol_l.isra.0+0x60>
 8004908:	782a      	ldrb	r2, [r5, #0]
 800490a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800490e:	2a58      	cmp	r2, #88	@ 0x58
 8004910:	d108      	bne.n	8004924 <_strtol_l.isra.0+0x60>
 8004912:	786c      	ldrb	r4, [r5, #1]
 8004914:	3502      	adds	r5, #2
 8004916:	2310      	movs	r3, #16
 8004918:	e00a      	b.n	8004930 <_strtol_l.isra.0+0x6c>
 800491a:	2c2b      	cmp	r4, #43	@ 0x2b
 800491c:	bf04      	itt	eq
 800491e:	782c      	ldrbeq	r4, [r5, #0]
 8004920:	1c95      	addeq	r5, r2, #2
 8004922:	e7ec      	b.n	80048fe <_strtol_l.isra.0+0x3a>
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1f6      	bne.n	8004916 <_strtol_l.isra.0+0x52>
 8004928:	2c30      	cmp	r4, #48	@ 0x30
 800492a:	bf14      	ite	ne
 800492c:	230a      	movne	r3, #10
 800492e:	2308      	moveq	r3, #8
 8004930:	2200      	movs	r2, #0
 8004932:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004936:	f10c 3cff 	add.w	ip, ip, #4294967295
 800493a:	fbbc f9f3 	udiv	r9, ip, r3
 800493e:	4610      	mov	r0, r2
 8004940:	fb03 ca19 	mls	sl, r3, r9, ip
 8004944:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004948:	2f09      	cmp	r7, #9
 800494a:	d80f      	bhi.n	800496c <_strtol_l.isra.0+0xa8>
 800494c:	463c      	mov	r4, r7
 800494e:	42a3      	cmp	r3, r4
 8004950:	dd1b      	ble.n	800498a <_strtol_l.isra.0+0xc6>
 8004952:	1c57      	adds	r7, r2, #1
 8004954:	d007      	beq.n	8004966 <_strtol_l.isra.0+0xa2>
 8004956:	4581      	cmp	r9, r0
 8004958:	d314      	bcc.n	8004984 <_strtol_l.isra.0+0xc0>
 800495a:	d101      	bne.n	8004960 <_strtol_l.isra.0+0x9c>
 800495c:	45a2      	cmp	sl, r4
 800495e:	db11      	blt.n	8004984 <_strtol_l.isra.0+0xc0>
 8004960:	2201      	movs	r2, #1
 8004962:	fb00 4003 	mla	r0, r0, r3, r4
 8004966:	f815 4b01 	ldrb.w	r4, [r5], #1
 800496a:	e7eb      	b.n	8004944 <_strtol_l.isra.0+0x80>
 800496c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004970:	2f19      	cmp	r7, #25
 8004972:	d801      	bhi.n	8004978 <_strtol_l.isra.0+0xb4>
 8004974:	3c37      	subs	r4, #55	@ 0x37
 8004976:	e7ea      	b.n	800494e <_strtol_l.isra.0+0x8a>
 8004978:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800497c:	2f19      	cmp	r7, #25
 800497e:	d804      	bhi.n	800498a <_strtol_l.isra.0+0xc6>
 8004980:	3c57      	subs	r4, #87	@ 0x57
 8004982:	e7e4      	b.n	800494e <_strtol_l.isra.0+0x8a>
 8004984:	f04f 32ff 	mov.w	r2, #4294967295
 8004988:	e7ed      	b.n	8004966 <_strtol_l.isra.0+0xa2>
 800498a:	1c53      	adds	r3, r2, #1
 800498c:	d108      	bne.n	80049a0 <_strtol_l.isra.0+0xdc>
 800498e:	2322      	movs	r3, #34	@ 0x22
 8004990:	4660      	mov	r0, ip
 8004992:	f8ce 3000 	str.w	r3, [lr]
 8004996:	f1b8 0f00 	cmp.w	r8, #0
 800499a:	d0a0      	beq.n	80048de <_strtol_l.isra.0+0x1a>
 800499c:	1e69      	subs	r1, r5, #1
 800499e:	e006      	b.n	80049ae <_strtol_l.isra.0+0xea>
 80049a0:	b106      	cbz	r6, 80049a4 <_strtol_l.isra.0+0xe0>
 80049a2:	4240      	negs	r0, r0
 80049a4:	f1b8 0f00 	cmp.w	r8, #0
 80049a8:	d099      	beq.n	80048de <_strtol_l.isra.0+0x1a>
 80049aa:	2a00      	cmp	r2, #0
 80049ac:	d1f6      	bne.n	800499c <_strtol_l.isra.0+0xd8>
 80049ae:	f8c8 1000 	str.w	r1, [r8]
 80049b2:	e794      	b.n	80048de <_strtol_l.isra.0+0x1a>
 80049b4:	08005ba7 	.word	0x08005ba7

080049b8 <strtol>:
 80049b8:	4613      	mov	r3, r2
 80049ba:	460a      	mov	r2, r1
 80049bc:	4601      	mov	r1, r0
 80049be:	4802      	ldr	r0, [pc, #8]	@ (80049c8 <strtol+0x10>)
 80049c0:	6800      	ldr	r0, [r0, #0]
 80049c2:	f7ff bf7f 	b.w	80048c4 <_strtol_l.isra.0>
 80049c6:	bf00      	nop
 80049c8:	20000010 	.word	0x20000010

080049cc <sniprintf>:
 80049cc:	b40c      	push	{r2, r3}
 80049ce:	b530      	push	{r4, r5, lr}
 80049d0:	4b18      	ldr	r3, [pc, #96]	@ (8004a34 <sniprintf+0x68>)
 80049d2:	1e0c      	subs	r4, r1, #0
 80049d4:	681d      	ldr	r5, [r3, #0]
 80049d6:	b09d      	sub	sp, #116	@ 0x74
 80049d8:	da08      	bge.n	80049ec <sniprintf+0x20>
 80049da:	238b      	movs	r3, #139	@ 0x8b
 80049dc:	f04f 30ff 	mov.w	r0, #4294967295
 80049e0:	602b      	str	r3, [r5, #0]
 80049e2:	b01d      	add	sp, #116	@ 0x74
 80049e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80049e8:	b002      	add	sp, #8
 80049ea:	4770      	bx	lr
 80049ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80049f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80049f4:	f04f 0300 	mov.w	r3, #0
 80049f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80049fa:	bf0c      	ite	eq
 80049fc:	4623      	moveq	r3, r4
 80049fe:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004a02:	9304      	str	r3, [sp, #16]
 8004a04:	9307      	str	r3, [sp, #28]
 8004a06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004a0a:	9002      	str	r0, [sp, #8]
 8004a0c:	9006      	str	r0, [sp, #24]
 8004a0e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004a12:	4628      	mov	r0, r5
 8004a14:	ab21      	add	r3, sp, #132	@ 0x84
 8004a16:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004a18:	a902      	add	r1, sp, #8
 8004a1a:	9301      	str	r3, [sp, #4]
 8004a1c:	f000 f9d4 	bl	8004dc8 <_svfiprintf_r>
 8004a20:	1c43      	adds	r3, r0, #1
 8004a22:	bfbc      	itt	lt
 8004a24:	238b      	movlt	r3, #139	@ 0x8b
 8004a26:	602b      	strlt	r3, [r5, #0]
 8004a28:	2c00      	cmp	r4, #0
 8004a2a:	d0da      	beq.n	80049e2 <sniprintf+0x16>
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	9b02      	ldr	r3, [sp, #8]
 8004a30:	701a      	strb	r2, [r3, #0]
 8004a32:	e7d6      	b.n	80049e2 <sniprintf+0x16>
 8004a34:	20000010 	.word	0x20000010

08004a38 <siprintf>:
 8004a38:	b40e      	push	{r1, r2, r3}
 8004a3a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004a3e:	b510      	push	{r4, lr}
 8004a40:	2400      	movs	r4, #0
 8004a42:	b09d      	sub	sp, #116	@ 0x74
 8004a44:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004a46:	9002      	str	r0, [sp, #8]
 8004a48:	9006      	str	r0, [sp, #24]
 8004a4a:	9107      	str	r1, [sp, #28]
 8004a4c:	9104      	str	r1, [sp, #16]
 8004a4e:	4809      	ldr	r0, [pc, #36]	@ (8004a74 <siprintf+0x3c>)
 8004a50:	4909      	ldr	r1, [pc, #36]	@ (8004a78 <siprintf+0x40>)
 8004a52:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a56:	9105      	str	r1, [sp, #20]
 8004a58:	6800      	ldr	r0, [r0, #0]
 8004a5a:	a902      	add	r1, sp, #8
 8004a5c:	9301      	str	r3, [sp, #4]
 8004a5e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004a60:	f000 f9b2 	bl	8004dc8 <_svfiprintf_r>
 8004a64:	9b02      	ldr	r3, [sp, #8]
 8004a66:	701c      	strb	r4, [r3, #0]
 8004a68:	b01d      	add	sp, #116	@ 0x74
 8004a6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a6e:	b003      	add	sp, #12
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	20000010 	.word	0x20000010
 8004a78:	ffff0208 	.word	0xffff0208

08004a7c <memset>:
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	4402      	add	r2, r0
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d100      	bne.n	8004a86 <memset+0xa>
 8004a84:	4770      	bx	lr
 8004a86:	f803 1b01 	strb.w	r1, [r3], #1
 8004a8a:	e7f9      	b.n	8004a80 <memset+0x4>

08004a8c <strncmp>:
 8004a8c:	b510      	push	{r4, lr}
 8004a8e:	b16a      	cbz	r2, 8004aac <strncmp+0x20>
 8004a90:	3901      	subs	r1, #1
 8004a92:	1884      	adds	r4, r0, r2
 8004a94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a98:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d103      	bne.n	8004aa8 <strncmp+0x1c>
 8004aa0:	42a0      	cmp	r0, r4
 8004aa2:	d001      	beq.n	8004aa8 <strncmp+0x1c>
 8004aa4:	2a00      	cmp	r2, #0
 8004aa6:	d1f5      	bne.n	8004a94 <strncmp+0x8>
 8004aa8:	1ad0      	subs	r0, r2, r3
 8004aaa:	bd10      	pop	{r4, pc}
 8004aac:	4610      	mov	r0, r2
 8004aae:	e7fc      	b.n	8004aaa <strncmp+0x1e>

08004ab0 <__errno>:
 8004ab0:	4b01      	ldr	r3, [pc, #4]	@ (8004ab8 <__errno+0x8>)
 8004ab2:	6818      	ldr	r0, [r3, #0]
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	20000010 	.word	0x20000010

08004abc <__libc_init_array>:
 8004abc:	b570      	push	{r4, r5, r6, lr}
 8004abe:	2600      	movs	r6, #0
 8004ac0:	4d0c      	ldr	r5, [pc, #48]	@ (8004af4 <__libc_init_array+0x38>)
 8004ac2:	4c0d      	ldr	r4, [pc, #52]	@ (8004af8 <__libc_init_array+0x3c>)
 8004ac4:	1b64      	subs	r4, r4, r5
 8004ac6:	10a4      	asrs	r4, r4, #2
 8004ac8:	42a6      	cmp	r6, r4
 8004aca:	d109      	bne.n	8004ae0 <__libc_init_array+0x24>
 8004acc:	f000 fc76 	bl	80053bc <_init>
 8004ad0:	2600      	movs	r6, #0
 8004ad2:	4d0a      	ldr	r5, [pc, #40]	@ (8004afc <__libc_init_array+0x40>)
 8004ad4:	4c0a      	ldr	r4, [pc, #40]	@ (8004b00 <__libc_init_array+0x44>)
 8004ad6:	1b64      	subs	r4, r4, r5
 8004ad8:	10a4      	asrs	r4, r4, #2
 8004ada:	42a6      	cmp	r6, r4
 8004adc:	d105      	bne.n	8004aea <__libc_init_array+0x2e>
 8004ade:	bd70      	pop	{r4, r5, r6, pc}
 8004ae0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ae4:	4798      	blx	r3
 8004ae6:	3601      	adds	r6, #1
 8004ae8:	e7ee      	b.n	8004ac8 <__libc_init_array+0xc>
 8004aea:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aee:	4798      	blx	r3
 8004af0:	3601      	adds	r6, #1
 8004af2:	e7f2      	b.n	8004ada <__libc_init_array+0x1e>
 8004af4:	08005ce4 	.word	0x08005ce4
 8004af8:	08005ce4 	.word	0x08005ce4
 8004afc:	08005ce4 	.word	0x08005ce4
 8004b00:	08005ce8 	.word	0x08005ce8

08004b04 <__retarget_lock_acquire_recursive>:
 8004b04:	4770      	bx	lr

08004b06 <__retarget_lock_release_recursive>:
 8004b06:	4770      	bx	lr

08004b08 <memcpy>:
 8004b08:	440a      	add	r2, r1
 8004b0a:	4291      	cmp	r1, r2
 8004b0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b10:	d100      	bne.n	8004b14 <memcpy+0xc>
 8004b12:	4770      	bx	lr
 8004b14:	b510      	push	{r4, lr}
 8004b16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b1a:	4291      	cmp	r1, r2
 8004b1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b20:	d1f9      	bne.n	8004b16 <memcpy+0xe>
 8004b22:	bd10      	pop	{r4, pc}

08004b24 <_free_r>:
 8004b24:	b538      	push	{r3, r4, r5, lr}
 8004b26:	4605      	mov	r5, r0
 8004b28:	2900      	cmp	r1, #0
 8004b2a:	d040      	beq.n	8004bae <_free_r+0x8a>
 8004b2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b30:	1f0c      	subs	r4, r1, #4
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	bfb8      	it	lt
 8004b36:	18e4      	addlt	r4, r4, r3
 8004b38:	f000 f8de 	bl	8004cf8 <__malloc_lock>
 8004b3c:	4a1c      	ldr	r2, [pc, #112]	@ (8004bb0 <_free_r+0x8c>)
 8004b3e:	6813      	ldr	r3, [r2, #0]
 8004b40:	b933      	cbnz	r3, 8004b50 <_free_r+0x2c>
 8004b42:	6063      	str	r3, [r4, #4]
 8004b44:	6014      	str	r4, [r2, #0]
 8004b46:	4628      	mov	r0, r5
 8004b48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b4c:	f000 b8da 	b.w	8004d04 <__malloc_unlock>
 8004b50:	42a3      	cmp	r3, r4
 8004b52:	d908      	bls.n	8004b66 <_free_r+0x42>
 8004b54:	6820      	ldr	r0, [r4, #0]
 8004b56:	1821      	adds	r1, r4, r0
 8004b58:	428b      	cmp	r3, r1
 8004b5a:	bf01      	itttt	eq
 8004b5c:	6819      	ldreq	r1, [r3, #0]
 8004b5e:	685b      	ldreq	r3, [r3, #4]
 8004b60:	1809      	addeq	r1, r1, r0
 8004b62:	6021      	streq	r1, [r4, #0]
 8004b64:	e7ed      	b.n	8004b42 <_free_r+0x1e>
 8004b66:	461a      	mov	r2, r3
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	b10b      	cbz	r3, 8004b70 <_free_r+0x4c>
 8004b6c:	42a3      	cmp	r3, r4
 8004b6e:	d9fa      	bls.n	8004b66 <_free_r+0x42>
 8004b70:	6811      	ldr	r1, [r2, #0]
 8004b72:	1850      	adds	r0, r2, r1
 8004b74:	42a0      	cmp	r0, r4
 8004b76:	d10b      	bne.n	8004b90 <_free_r+0x6c>
 8004b78:	6820      	ldr	r0, [r4, #0]
 8004b7a:	4401      	add	r1, r0
 8004b7c:	1850      	adds	r0, r2, r1
 8004b7e:	4283      	cmp	r3, r0
 8004b80:	6011      	str	r1, [r2, #0]
 8004b82:	d1e0      	bne.n	8004b46 <_free_r+0x22>
 8004b84:	6818      	ldr	r0, [r3, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	4408      	add	r0, r1
 8004b8a:	6010      	str	r0, [r2, #0]
 8004b8c:	6053      	str	r3, [r2, #4]
 8004b8e:	e7da      	b.n	8004b46 <_free_r+0x22>
 8004b90:	d902      	bls.n	8004b98 <_free_r+0x74>
 8004b92:	230c      	movs	r3, #12
 8004b94:	602b      	str	r3, [r5, #0]
 8004b96:	e7d6      	b.n	8004b46 <_free_r+0x22>
 8004b98:	6820      	ldr	r0, [r4, #0]
 8004b9a:	1821      	adds	r1, r4, r0
 8004b9c:	428b      	cmp	r3, r1
 8004b9e:	bf01      	itttt	eq
 8004ba0:	6819      	ldreq	r1, [r3, #0]
 8004ba2:	685b      	ldreq	r3, [r3, #4]
 8004ba4:	1809      	addeq	r1, r1, r0
 8004ba6:	6021      	streq	r1, [r4, #0]
 8004ba8:	6063      	str	r3, [r4, #4]
 8004baa:	6054      	str	r4, [r2, #4]
 8004bac:	e7cb      	b.n	8004b46 <_free_r+0x22>
 8004bae:	bd38      	pop	{r3, r4, r5, pc}
 8004bb0:	20000854 	.word	0x20000854

08004bb4 <sbrk_aligned>:
 8004bb4:	b570      	push	{r4, r5, r6, lr}
 8004bb6:	4e0f      	ldr	r6, [pc, #60]	@ (8004bf4 <sbrk_aligned+0x40>)
 8004bb8:	460c      	mov	r4, r1
 8004bba:	6831      	ldr	r1, [r6, #0]
 8004bbc:	4605      	mov	r5, r0
 8004bbe:	b911      	cbnz	r1, 8004bc6 <sbrk_aligned+0x12>
 8004bc0:	f000 fba8 	bl	8005314 <_sbrk_r>
 8004bc4:	6030      	str	r0, [r6, #0]
 8004bc6:	4621      	mov	r1, r4
 8004bc8:	4628      	mov	r0, r5
 8004bca:	f000 fba3 	bl	8005314 <_sbrk_r>
 8004bce:	1c43      	adds	r3, r0, #1
 8004bd0:	d103      	bne.n	8004bda <sbrk_aligned+0x26>
 8004bd2:	f04f 34ff 	mov.w	r4, #4294967295
 8004bd6:	4620      	mov	r0, r4
 8004bd8:	bd70      	pop	{r4, r5, r6, pc}
 8004bda:	1cc4      	adds	r4, r0, #3
 8004bdc:	f024 0403 	bic.w	r4, r4, #3
 8004be0:	42a0      	cmp	r0, r4
 8004be2:	d0f8      	beq.n	8004bd6 <sbrk_aligned+0x22>
 8004be4:	1a21      	subs	r1, r4, r0
 8004be6:	4628      	mov	r0, r5
 8004be8:	f000 fb94 	bl	8005314 <_sbrk_r>
 8004bec:	3001      	adds	r0, #1
 8004bee:	d1f2      	bne.n	8004bd6 <sbrk_aligned+0x22>
 8004bf0:	e7ef      	b.n	8004bd2 <sbrk_aligned+0x1e>
 8004bf2:	bf00      	nop
 8004bf4:	20000850 	.word	0x20000850

08004bf8 <_malloc_r>:
 8004bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bfc:	1ccd      	adds	r5, r1, #3
 8004bfe:	f025 0503 	bic.w	r5, r5, #3
 8004c02:	3508      	adds	r5, #8
 8004c04:	2d0c      	cmp	r5, #12
 8004c06:	bf38      	it	cc
 8004c08:	250c      	movcc	r5, #12
 8004c0a:	2d00      	cmp	r5, #0
 8004c0c:	4606      	mov	r6, r0
 8004c0e:	db01      	blt.n	8004c14 <_malloc_r+0x1c>
 8004c10:	42a9      	cmp	r1, r5
 8004c12:	d904      	bls.n	8004c1e <_malloc_r+0x26>
 8004c14:	230c      	movs	r3, #12
 8004c16:	6033      	str	r3, [r6, #0]
 8004c18:	2000      	movs	r0, #0
 8004c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004cf4 <_malloc_r+0xfc>
 8004c22:	f000 f869 	bl	8004cf8 <__malloc_lock>
 8004c26:	f8d8 3000 	ldr.w	r3, [r8]
 8004c2a:	461c      	mov	r4, r3
 8004c2c:	bb44      	cbnz	r4, 8004c80 <_malloc_r+0x88>
 8004c2e:	4629      	mov	r1, r5
 8004c30:	4630      	mov	r0, r6
 8004c32:	f7ff ffbf 	bl	8004bb4 <sbrk_aligned>
 8004c36:	1c43      	adds	r3, r0, #1
 8004c38:	4604      	mov	r4, r0
 8004c3a:	d158      	bne.n	8004cee <_malloc_r+0xf6>
 8004c3c:	f8d8 4000 	ldr.w	r4, [r8]
 8004c40:	4627      	mov	r7, r4
 8004c42:	2f00      	cmp	r7, #0
 8004c44:	d143      	bne.n	8004cce <_malloc_r+0xd6>
 8004c46:	2c00      	cmp	r4, #0
 8004c48:	d04b      	beq.n	8004ce2 <_malloc_r+0xea>
 8004c4a:	6823      	ldr	r3, [r4, #0]
 8004c4c:	4639      	mov	r1, r7
 8004c4e:	4630      	mov	r0, r6
 8004c50:	eb04 0903 	add.w	r9, r4, r3
 8004c54:	f000 fb5e 	bl	8005314 <_sbrk_r>
 8004c58:	4581      	cmp	r9, r0
 8004c5a:	d142      	bne.n	8004ce2 <_malloc_r+0xea>
 8004c5c:	6821      	ldr	r1, [r4, #0]
 8004c5e:	4630      	mov	r0, r6
 8004c60:	1a6d      	subs	r5, r5, r1
 8004c62:	4629      	mov	r1, r5
 8004c64:	f7ff ffa6 	bl	8004bb4 <sbrk_aligned>
 8004c68:	3001      	adds	r0, #1
 8004c6a:	d03a      	beq.n	8004ce2 <_malloc_r+0xea>
 8004c6c:	6823      	ldr	r3, [r4, #0]
 8004c6e:	442b      	add	r3, r5
 8004c70:	6023      	str	r3, [r4, #0]
 8004c72:	f8d8 3000 	ldr.w	r3, [r8]
 8004c76:	685a      	ldr	r2, [r3, #4]
 8004c78:	bb62      	cbnz	r2, 8004cd4 <_malloc_r+0xdc>
 8004c7a:	f8c8 7000 	str.w	r7, [r8]
 8004c7e:	e00f      	b.n	8004ca0 <_malloc_r+0xa8>
 8004c80:	6822      	ldr	r2, [r4, #0]
 8004c82:	1b52      	subs	r2, r2, r5
 8004c84:	d420      	bmi.n	8004cc8 <_malloc_r+0xd0>
 8004c86:	2a0b      	cmp	r2, #11
 8004c88:	d917      	bls.n	8004cba <_malloc_r+0xc2>
 8004c8a:	1961      	adds	r1, r4, r5
 8004c8c:	42a3      	cmp	r3, r4
 8004c8e:	6025      	str	r5, [r4, #0]
 8004c90:	bf18      	it	ne
 8004c92:	6059      	strne	r1, [r3, #4]
 8004c94:	6863      	ldr	r3, [r4, #4]
 8004c96:	bf08      	it	eq
 8004c98:	f8c8 1000 	streq.w	r1, [r8]
 8004c9c:	5162      	str	r2, [r4, r5]
 8004c9e:	604b      	str	r3, [r1, #4]
 8004ca0:	4630      	mov	r0, r6
 8004ca2:	f000 f82f 	bl	8004d04 <__malloc_unlock>
 8004ca6:	f104 000b 	add.w	r0, r4, #11
 8004caa:	1d23      	adds	r3, r4, #4
 8004cac:	f020 0007 	bic.w	r0, r0, #7
 8004cb0:	1ac2      	subs	r2, r0, r3
 8004cb2:	bf1c      	itt	ne
 8004cb4:	1a1b      	subne	r3, r3, r0
 8004cb6:	50a3      	strne	r3, [r4, r2]
 8004cb8:	e7af      	b.n	8004c1a <_malloc_r+0x22>
 8004cba:	6862      	ldr	r2, [r4, #4]
 8004cbc:	42a3      	cmp	r3, r4
 8004cbe:	bf0c      	ite	eq
 8004cc0:	f8c8 2000 	streq.w	r2, [r8]
 8004cc4:	605a      	strne	r2, [r3, #4]
 8004cc6:	e7eb      	b.n	8004ca0 <_malloc_r+0xa8>
 8004cc8:	4623      	mov	r3, r4
 8004cca:	6864      	ldr	r4, [r4, #4]
 8004ccc:	e7ae      	b.n	8004c2c <_malloc_r+0x34>
 8004cce:	463c      	mov	r4, r7
 8004cd0:	687f      	ldr	r7, [r7, #4]
 8004cd2:	e7b6      	b.n	8004c42 <_malloc_r+0x4a>
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	42a3      	cmp	r3, r4
 8004cda:	d1fb      	bne.n	8004cd4 <_malloc_r+0xdc>
 8004cdc:	2300      	movs	r3, #0
 8004cde:	6053      	str	r3, [r2, #4]
 8004ce0:	e7de      	b.n	8004ca0 <_malloc_r+0xa8>
 8004ce2:	230c      	movs	r3, #12
 8004ce4:	4630      	mov	r0, r6
 8004ce6:	6033      	str	r3, [r6, #0]
 8004ce8:	f000 f80c 	bl	8004d04 <__malloc_unlock>
 8004cec:	e794      	b.n	8004c18 <_malloc_r+0x20>
 8004cee:	6005      	str	r5, [r0, #0]
 8004cf0:	e7d6      	b.n	8004ca0 <_malloc_r+0xa8>
 8004cf2:	bf00      	nop
 8004cf4:	20000854 	.word	0x20000854

08004cf8 <__malloc_lock>:
 8004cf8:	4801      	ldr	r0, [pc, #4]	@ (8004d00 <__malloc_lock+0x8>)
 8004cfa:	f7ff bf03 	b.w	8004b04 <__retarget_lock_acquire_recursive>
 8004cfe:	bf00      	nop
 8004d00:	2000084c 	.word	0x2000084c

08004d04 <__malloc_unlock>:
 8004d04:	4801      	ldr	r0, [pc, #4]	@ (8004d0c <__malloc_unlock+0x8>)
 8004d06:	f7ff befe 	b.w	8004b06 <__retarget_lock_release_recursive>
 8004d0a:	bf00      	nop
 8004d0c:	2000084c 	.word	0x2000084c

08004d10 <__ssputs_r>:
 8004d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d14:	461f      	mov	r7, r3
 8004d16:	688e      	ldr	r6, [r1, #8]
 8004d18:	4682      	mov	sl, r0
 8004d1a:	42be      	cmp	r6, r7
 8004d1c:	460c      	mov	r4, r1
 8004d1e:	4690      	mov	r8, r2
 8004d20:	680b      	ldr	r3, [r1, #0]
 8004d22:	d82d      	bhi.n	8004d80 <__ssputs_r+0x70>
 8004d24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004d28:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004d2c:	d026      	beq.n	8004d7c <__ssputs_r+0x6c>
 8004d2e:	6965      	ldr	r5, [r4, #20]
 8004d30:	6909      	ldr	r1, [r1, #16]
 8004d32:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d36:	eba3 0901 	sub.w	r9, r3, r1
 8004d3a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004d3e:	1c7b      	adds	r3, r7, #1
 8004d40:	444b      	add	r3, r9
 8004d42:	106d      	asrs	r5, r5, #1
 8004d44:	429d      	cmp	r5, r3
 8004d46:	bf38      	it	cc
 8004d48:	461d      	movcc	r5, r3
 8004d4a:	0553      	lsls	r3, r2, #21
 8004d4c:	d527      	bpl.n	8004d9e <__ssputs_r+0x8e>
 8004d4e:	4629      	mov	r1, r5
 8004d50:	f7ff ff52 	bl	8004bf8 <_malloc_r>
 8004d54:	4606      	mov	r6, r0
 8004d56:	b360      	cbz	r0, 8004db2 <__ssputs_r+0xa2>
 8004d58:	464a      	mov	r2, r9
 8004d5a:	6921      	ldr	r1, [r4, #16]
 8004d5c:	f7ff fed4 	bl	8004b08 <memcpy>
 8004d60:	89a3      	ldrh	r3, [r4, #12]
 8004d62:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004d66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d6a:	81a3      	strh	r3, [r4, #12]
 8004d6c:	6126      	str	r6, [r4, #16]
 8004d6e:	444e      	add	r6, r9
 8004d70:	6026      	str	r6, [r4, #0]
 8004d72:	463e      	mov	r6, r7
 8004d74:	6165      	str	r5, [r4, #20]
 8004d76:	eba5 0509 	sub.w	r5, r5, r9
 8004d7a:	60a5      	str	r5, [r4, #8]
 8004d7c:	42be      	cmp	r6, r7
 8004d7e:	d900      	bls.n	8004d82 <__ssputs_r+0x72>
 8004d80:	463e      	mov	r6, r7
 8004d82:	4632      	mov	r2, r6
 8004d84:	4641      	mov	r1, r8
 8004d86:	6820      	ldr	r0, [r4, #0]
 8004d88:	f000 faaa 	bl	80052e0 <memmove>
 8004d8c:	2000      	movs	r0, #0
 8004d8e:	68a3      	ldr	r3, [r4, #8]
 8004d90:	1b9b      	subs	r3, r3, r6
 8004d92:	60a3      	str	r3, [r4, #8]
 8004d94:	6823      	ldr	r3, [r4, #0]
 8004d96:	4433      	add	r3, r6
 8004d98:	6023      	str	r3, [r4, #0]
 8004d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d9e:	462a      	mov	r2, r5
 8004da0:	f000 fad6 	bl	8005350 <_realloc_r>
 8004da4:	4606      	mov	r6, r0
 8004da6:	2800      	cmp	r0, #0
 8004da8:	d1e0      	bne.n	8004d6c <__ssputs_r+0x5c>
 8004daa:	4650      	mov	r0, sl
 8004dac:	6921      	ldr	r1, [r4, #16]
 8004dae:	f7ff feb9 	bl	8004b24 <_free_r>
 8004db2:	230c      	movs	r3, #12
 8004db4:	f8ca 3000 	str.w	r3, [sl]
 8004db8:	89a3      	ldrh	r3, [r4, #12]
 8004dba:	f04f 30ff 	mov.w	r0, #4294967295
 8004dbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004dc2:	81a3      	strh	r3, [r4, #12]
 8004dc4:	e7e9      	b.n	8004d9a <__ssputs_r+0x8a>
	...

08004dc8 <_svfiprintf_r>:
 8004dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dcc:	4698      	mov	r8, r3
 8004dce:	898b      	ldrh	r3, [r1, #12]
 8004dd0:	4607      	mov	r7, r0
 8004dd2:	061b      	lsls	r3, r3, #24
 8004dd4:	460d      	mov	r5, r1
 8004dd6:	4614      	mov	r4, r2
 8004dd8:	b09d      	sub	sp, #116	@ 0x74
 8004dda:	d510      	bpl.n	8004dfe <_svfiprintf_r+0x36>
 8004ddc:	690b      	ldr	r3, [r1, #16]
 8004dde:	b973      	cbnz	r3, 8004dfe <_svfiprintf_r+0x36>
 8004de0:	2140      	movs	r1, #64	@ 0x40
 8004de2:	f7ff ff09 	bl	8004bf8 <_malloc_r>
 8004de6:	6028      	str	r0, [r5, #0]
 8004de8:	6128      	str	r0, [r5, #16]
 8004dea:	b930      	cbnz	r0, 8004dfa <_svfiprintf_r+0x32>
 8004dec:	230c      	movs	r3, #12
 8004dee:	603b      	str	r3, [r7, #0]
 8004df0:	f04f 30ff 	mov.w	r0, #4294967295
 8004df4:	b01d      	add	sp, #116	@ 0x74
 8004df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dfa:	2340      	movs	r3, #64	@ 0x40
 8004dfc:	616b      	str	r3, [r5, #20]
 8004dfe:	2300      	movs	r3, #0
 8004e00:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e02:	2320      	movs	r3, #32
 8004e04:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004e08:	2330      	movs	r3, #48	@ 0x30
 8004e0a:	f04f 0901 	mov.w	r9, #1
 8004e0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e12:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004fac <_svfiprintf_r+0x1e4>
 8004e16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004e1a:	4623      	mov	r3, r4
 8004e1c:	469a      	mov	sl, r3
 8004e1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e22:	b10a      	cbz	r2, 8004e28 <_svfiprintf_r+0x60>
 8004e24:	2a25      	cmp	r2, #37	@ 0x25
 8004e26:	d1f9      	bne.n	8004e1c <_svfiprintf_r+0x54>
 8004e28:	ebba 0b04 	subs.w	fp, sl, r4
 8004e2c:	d00b      	beq.n	8004e46 <_svfiprintf_r+0x7e>
 8004e2e:	465b      	mov	r3, fp
 8004e30:	4622      	mov	r2, r4
 8004e32:	4629      	mov	r1, r5
 8004e34:	4638      	mov	r0, r7
 8004e36:	f7ff ff6b 	bl	8004d10 <__ssputs_r>
 8004e3a:	3001      	adds	r0, #1
 8004e3c:	f000 80a7 	beq.w	8004f8e <_svfiprintf_r+0x1c6>
 8004e40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e42:	445a      	add	r2, fp
 8004e44:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e46:	f89a 3000 	ldrb.w	r3, [sl]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	f000 809f 	beq.w	8004f8e <_svfiprintf_r+0x1c6>
 8004e50:	2300      	movs	r3, #0
 8004e52:	f04f 32ff 	mov.w	r2, #4294967295
 8004e56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e5a:	f10a 0a01 	add.w	sl, sl, #1
 8004e5e:	9304      	str	r3, [sp, #16]
 8004e60:	9307      	str	r3, [sp, #28]
 8004e62:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e66:	931a      	str	r3, [sp, #104]	@ 0x68
 8004e68:	4654      	mov	r4, sl
 8004e6a:	2205      	movs	r2, #5
 8004e6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e70:	484e      	ldr	r0, [pc, #312]	@ (8004fac <_svfiprintf_r+0x1e4>)
 8004e72:	f000 fa5f 	bl	8005334 <memchr>
 8004e76:	9a04      	ldr	r2, [sp, #16]
 8004e78:	b9d8      	cbnz	r0, 8004eb2 <_svfiprintf_r+0xea>
 8004e7a:	06d0      	lsls	r0, r2, #27
 8004e7c:	bf44      	itt	mi
 8004e7e:	2320      	movmi	r3, #32
 8004e80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e84:	0711      	lsls	r1, r2, #28
 8004e86:	bf44      	itt	mi
 8004e88:	232b      	movmi	r3, #43	@ 0x2b
 8004e8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e8e:	f89a 3000 	ldrb.w	r3, [sl]
 8004e92:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e94:	d015      	beq.n	8004ec2 <_svfiprintf_r+0xfa>
 8004e96:	4654      	mov	r4, sl
 8004e98:	2000      	movs	r0, #0
 8004e9a:	f04f 0c0a 	mov.w	ip, #10
 8004e9e:	9a07      	ldr	r2, [sp, #28]
 8004ea0:	4621      	mov	r1, r4
 8004ea2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ea6:	3b30      	subs	r3, #48	@ 0x30
 8004ea8:	2b09      	cmp	r3, #9
 8004eaa:	d94b      	bls.n	8004f44 <_svfiprintf_r+0x17c>
 8004eac:	b1b0      	cbz	r0, 8004edc <_svfiprintf_r+0x114>
 8004eae:	9207      	str	r2, [sp, #28]
 8004eb0:	e014      	b.n	8004edc <_svfiprintf_r+0x114>
 8004eb2:	eba0 0308 	sub.w	r3, r0, r8
 8004eb6:	fa09 f303 	lsl.w	r3, r9, r3
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	46a2      	mov	sl, r4
 8004ebe:	9304      	str	r3, [sp, #16]
 8004ec0:	e7d2      	b.n	8004e68 <_svfiprintf_r+0xa0>
 8004ec2:	9b03      	ldr	r3, [sp, #12]
 8004ec4:	1d19      	adds	r1, r3, #4
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	9103      	str	r1, [sp, #12]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	bfbb      	ittet	lt
 8004ece:	425b      	neglt	r3, r3
 8004ed0:	f042 0202 	orrlt.w	r2, r2, #2
 8004ed4:	9307      	strge	r3, [sp, #28]
 8004ed6:	9307      	strlt	r3, [sp, #28]
 8004ed8:	bfb8      	it	lt
 8004eda:	9204      	strlt	r2, [sp, #16]
 8004edc:	7823      	ldrb	r3, [r4, #0]
 8004ede:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ee0:	d10a      	bne.n	8004ef8 <_svfiprintf_r+0x130>
 8004ee2:	7863      	ldrb	r3, [r4, #1]
 8004ee4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ee6:	d132      	bne.n	8004f4e <_svfiprintf_r+0x186>
 8004ee8:	9b03      	ldr	r3, [sp, #12]
 8004eea:	3402      	adds	r4, #2
 8004eec:	1d1a      	adds	r2, r3, #4
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	9203      	str	r2, [sp, #12]
 8004ef2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ef6:	9305      	str	r3, [sp, #20]
 8004ef8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004fb0 <_svfiprintf_r+0x1e8>
 8004efc:	2203      	movs	r2, #3
 8004efe:	4650      	mov	r0, sl
 8004f00:	7821      	ldrb	r1, [r4, #0]
 8004f02:	f000 fa17 	bl	8005334 <memchr>
 8004f06:	b138      	cbz	r0, 8004f18 <_svfiprintf_r+0x150>
 8004f08:	2240      	movs	r2, #64	@ 0x40
 8004f0a:	9b04      	ldr	r3, [sp, #16]
 8004f0c:	eba0 000a 	sub.w	r0, r0, sl
 8004f10:	4082      	lsls	r2, r0
 8004f12:	4313      	orrs	r3, r2
 8004f14:	3401      	adds	r4, #1
 8004f16:	9304      	str	r3, [sp, #16]
 8004f18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f1c:	2206      	movs	r2, #6
 8004f1e:	4825      	ldr	r0, [pc, #148]	@ (8004fb4 <_svfiprintf_r+0x1ec>)
 8004f20:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004f24:	f000 fa06 	bl	8005334 <memchr>
 8004f28:	2800      	cmp	r0, #0
 8004f2a:	d036      	beq.n	8004f9a <_svfiprintf_r+0x1d2>
 8004f2c:	4b22      	ldr	r3, [pc, #136]	@ (8004fb8 <_svfiprintf_r+0x1f0>)
 8004f2e:	bb1b      	cbnz	r3, 8004f78 <_svfiprintf_r+0x1b0>
 8004f30:	9b03      	ldr	r3, [sp, #12]
 8004f32:	3307      	adds	r3, #7
 8004f34:	f023 0307 	bic.w	r3, r3, #7
 8004f38:	3308      	adds	r3, #8
 8004f3a:	9303      	str	r3, [sp, #12]
 8004f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f3e:	4433      	add	r3, r6
 8004f40:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f42:	e76a      	b.n	8004e1a <_svfiprintf_r+0x52>
 8004f44:	460c      	mov	r4, r1
 8004f46:	2001      	movs	r0, #1
 8004f48:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f4c:	e7a8      	b.n	8004ea0 <_svfiprintf_r+0xd8>
 8004f4e:	2300      	movs	r3, #0
 8004f50:	f04f 0c0a 	mov.w	ip, #10
 8004f54:	4619      	mov	r1, r3
 8004f56:	3401      	adds	r4, #1
 8004f58:	9305      	str	r3, [sp, #20]
 8004f5a:	4620      	mov	r0, r4
 8004f5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f60:	3a30      	subs	r2, #48	@ 0x30
 8004f62:	2a09      	cmp	r2, #9
 8004f64:	d903      	bls.n	8004f6e <_svfiprintf_r+0x1a6>
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d0c6      	beq.n	8004ef8 <_svfiprintf_r+0x130>
 8004f6a:	9105      	str	r1, [sp, #20]
 8004f6c:	e7c4      	b.n	8004ef8 <_svfiprintf_r+0x130>
 8004f6e:	4604      	mov	r4, r0
 8004f70:	2301      	movs	r3, #1
 8004f72:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f76:	e7f0      	b.n	8004f5a <_svfiprintf_r+0x192>
 8004f78:	ab03      	add	r3, sp, #12
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	462a      	mov	r2, r5
 8004f7e:	4638      	mov	r0, r7
 8004f80:	4b0e      	ldr	r3, [pc, #56]	@ (8004fbc <_svfiprintf_r+0x1f4>)
 8004f82:	a904      	add	r1, sp, #16
 8004f84:	f3af 8000 	nop.w
 8004f88:	1c42      	adds	r2, r0, #1
 8004f8a:	4606      	mov	r6, r0
 8004f8c:	d1d6      	bne.n	8004f3c <_svfiprintf_r+0x174>
 8004f8e:	89ab      	ldrh	r3, [r5, #12]
 8004f90:	065b      	lsls	r3, r3, #25
 8004f92:	f53f af2d 	bmi.w	8004df0 <_svfiprintf_r+0x28>
 8004f96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f98:	e72c      	b.n	8004df4 <_svfiprintf_r+0x2c>
 8004f9a:	ab03      	add	r3, sp, #12
 8004f9c:	9300      	str	r3, [sp, #0]
 8004f9e:	462a      	mov	r2, r5
 8004fa0:	4638      	mov	r0, r7
 8004fa2:	4b06      	ldr	r3, [pc, #24]	@ (8004fbc <_svfiprintf_r+0x1f4>)
 8004fa4:	a904      	add	r1, sp, #16
 8004fa6:	f000 f87d 	bl	80050a4 <_printf_i>
 8004faa:	e7ed      	b.n	8004f88 <_svfiprintf_r+0x1c0>
 8004fac:	08005ca7 	.word	0x08005ca7
 8004fb0:	08005cad 	.word	0x08005cad
 8004fb4:	08005cb1 	.word	0x08005cb1
 8004fb8:	00000000 	.word	0x00000000
 8004fbc:	08004d11 	.word	0x08004d11

08004fc0 <_printf_common>:
 8004fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fc4:	4616      	mov	r6, r2
 8004fc6:	4698      	mov	r8, r3
 8004fc8:	688a      	ldr	r2, [r1, #8]
 8004fca:	690b      	ldr	r3, [r1, #16]
 8004fcc:	4607      	mov	r7, r0
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	bfb8      	it	lt
 8004fd2:	4613      	movlt	r3, r2
 8004fd4:	6033      	str	r3, [r6, #0]
 8004fd6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004fda:	460c      	mov	r4, r1
 8004fdc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004fe0:	b10a      	cbz	r2, 8004fe6 <_printf_common+0x26>
 8004fe2:	3301      	adds	r3, #1
 8004fe4:	6033      	str	r3, [r6, #0]
 8004fe6:	6823      	ldr	r3, [r4, #0]
 8004fe8:	0699      	lsls	r1, r3, #26
 8004fea:	bf42      	ittt	mi
 8004fec:	6833      	ldrmi	r3, [r6, #0]
 8004fee:	3302      	addmi	r3, #2
 8004ff0:	6033      	strmi	r3, [r6, #0]
 8004ff2:	6825      	ldr	r5, [r4, #0]
 8004ff4:	f015 0506 	ands.w	r5, r5, #6
 8004ff8:	d106      	bne.n	8005008 <_printf_common+0x48>
 8004ffa:	f104 0a19 	add.w	sl, r4, #25
 8004ffe:	68e3      	ldr	r3, [r4, #12]
 8005000:	6832      	ldr	r2, [r6, #0]
 8005002:	1a9b      	subs	r3, r3, r2
 8005004:	42ab      	cmp	r3, r5
 8005006:	dc2b      	bgt.n	8005060 <_printf_common+0xa0>
 8005008:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800500c:	6822      	ldr	r2, [r4, #0]
 800500e:	3b00      	subs	r3, #0
 8005010:	bf18      	it	ne
 8005012:	2301      	movne	r3, #1
 8005014:	0692      	lsls	r2, r2, #26
 8005016:	d430      	bmi.n	800507a <_printf_common+0xba>
 8005018:	4641      	mov	r1, r8
 800501a:	4638      	mov	r0, r7
 800501c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005020:	47c8      	blx	r9
 8005022:	3001      	adds	r0, #1
 8005024:	d023      	beq.n	800506e <_printf_common+0xae>
 8005026:	6823      	ldr	r3, [r4, #0]
 8005028:	6922      	ldr	r2, [r4, #16]
 800502a:	f003 0306 	and.w	r3, r3, #6
 800502e:	2b04      	cmp	r3, #4
 8005030:	bf14      	ite	ne
 8005032:	2500      	movne	r5, #0
 8005034:	6833      	ldreq	r3, [r6, #0]
 8005036:	f04f 0600 	mov.w	r6, #0
 800503a:	bf08      	it	eq
 800503c:	68e5      	ldreq	r5, [r4, #12]
 800503e:	f104 041a 	add.w	r4, r4, #26
 8005042:	bf08      	it	eq
 8005044:	1aed      	subeq	r5, r5, r3
 8005046:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800504a:	bf08      	it	eq
 800504c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005050:	4293      	cmp	r3, r2
 8005052:	bfc4      	itt	gt
 8005054:	1a9b      	subgt	r3, r3, r2
 8005056:	18ed      	addgt	r5, r5, r3
 8005058:	42b5      	cmp	r5, r6
 800505a:	d11a      	bne.n	8005092 <_printf_common+0xd2>
 800505c:	2000      	movs	r0, #0
 800505e:	e008      	b.n	8005072 <_printf_common+0xb2>
 8005060:	2301      	movs	r3, #1
 8005062:	4652      	mov	r2, sl
 8005064:	4641      	mov	r1, r8
 8005066:	4638      	mov	r0, r7
 8005068:	47c8      	blx	r9
 800506a:	3001      	adds	r0, #1
 800506c:	d103      	bne.n	8005076 <_printf_common+0xb6>
 800506e:	f04f 30ff 	mov.w	r0, #4294967295
 8005072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005076:	3501      	adds	r5, #1
 8005078:	e7c1      	b.n	8004ffe <_printf_common+0x3e>
 800507a:	2030      	movs	r0, #48	@ 0x30
 800507c:	18e1      	adds	r1, r4, r3
 800507e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005082:	1c5a      	adds	r2, r3, #1
 8005084:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005088:	4422      	add	r2, r4
 800508a:	3302      	adds	r3, #2
 800508c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005090:	e7c2      	b.n	8005018 <_printf_common+0x58>
 8005092:	2301      	movs	r3, #1
 8005094:	4622      	mov	r2, r4
 8005096:	4641      	mov	r1, r8
 8005098:	4638      	mov	r0, r7
 800509a:	47c8      	blx	r9
 800509c:	3001      	adds	r0, #1
 800509e:	d0e6      	beq.n	800506e <_printf_common+0xae>
 80050a0:	3601      	adds	r6, #1
 80050a2:	e7d9      	b.n	8005058 <_printf_common+0x98>

080050a4 <_printf_i>:
 80050a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050a8:	7e0f      	ldrb	r7, [r1, #24]
 80050aa:	4691      	mov	r9, r2
 80050ac:	2f78      	cmp	r7, #120	@ 0x78
 80050ae:	4680      	mov	r8, r0
 80050b0:	460c      	mov	r4, r1
 80050b2:	469a      	mov	sl, r3
 80050b4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80050b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80050ba:	d807      	bhi.n	80050cc <_printf_i+0x28>
 80050bc:	2f62      	cmp	r7, #98	@ 0x62
 80050be:	d80a      	bhi.n	80050d6 <_printf_i+0x32>
 80050c0:	2f00      	cmp	r7, #0
 80050c2:	f000 80d1 	beq.w	8005268 <_printf_i+0x1c4>
 80050c6:	2f58      	cmp	r7, #88	@ 0x58
 80050c8:	f000 80b8 	beq.w	800523c <_printf_i+0x198>
 80050cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80050d4:	e03a      	b.n	800514c <_printf_i+0xa8>
 80050d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80050da:	2b15      	cmp	r3, #21
 80050dc:	d8f6      	bhi.n	80050cc <_printf_i+0x28>
 80050de:	a101      	add	r1, pc, #4	@ (adr r1, 80050e4 <_printf_i+0x40>)
 80050e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80050e4:	0800513d 	.word	0x0800513d
 80050e8:	08005151 	.word	0x08005151
 80050ec:	080050cd 	.word	0x080050cd
 80050f0:	080050cd 	.word	0x080050cd
 80050f4:	080050cd 	.word	0x080050cd
 80050f8:	080050cd 	.word	0x080050cd
 80050fc:	08005151 	.word	0x08005151
 8005100:	080050cd 	.word	0x080050cd
 8005104:	080050cd 	.word	0x080050cd
 8005108:	080050cd 	.word	0x080050cd
 800510c:	080050cd 	.word	0x080050cd
 8005110:	0800524f 	.word	0x0800524f
 8005114:	0800517b 	.word	0x0800517b
 8005118:	08005209 	.word	0x08005209
 800511c:	080050cd 	.word	0x080050cd
 8005120:	080050cd 	.word	0x080050cd
 8005124:	08005271 	.word	0x08005271
 8005128:	080050cd 	.word	0x080050cd
 800512c:	0800517b 	.word	0x0800517b
 8005130:	080050cd 	.word	0x080050cd
 8005134:	080050cd 	.word	0x080050cd
 8005138:	08005211 	.word	0x08005211
 800513c:	6833      	ldr	r3, [r6, #0]
 800513e:	1d1a      	adds	r2, r3, #4
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	6032      	str	r2, [r6, #0]
 8005144:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005148:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800514c:	2301      	movs	r3, #1
 800514e:	e09c      	b.n	800528a <_printf_i+0x1e6>
 8005150:	6833      	ldr	r3, [r6, #0]
 8005152:	6820      	ldr	r0, [r4, #0]
 8005154:	1d19      	adds	r1, r3, #4
 8005156:	6031      	str	r1, [r6, #0]
 8005158:	0606      	lsls	r6, r0, #24
 800515a:	d501      	bpl.n	8005160 <_printf_i+0xbc>
 800515c:	681d      	ldr	r5, [r3, #0]
 800515e:	e003      	b.n	8005168 <_printf_i+0xc4>
 8005160:	0645      	lsls	r5, r0, #25
 8005162:	d5fb      	bpl.n	800515c <_printf_i+0xb8>
 8005164:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005168:	2d00      	cmp	r5, #0
 800516a:	da03      	bge.n	8005174 <_printf_i+0xd0>
 800516c:	232d      	movs	r3, #45	@ 0x2d
 800516e:	426d      	negs	r5, r5
 8005170:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005174:	230a      	movs	r3, #10
 8005176:	4858      	ldr	r0, [pc, #352]	@ (80052d8 <_printf_i+0x234>)
 8005178:	e011      	b.n	800519e <_printf_i+0xfa>
 800517a:	6821      	ldr	r1, [r4, #0]
 800517c:	6833      	ldr	r3, [r6, #0]
 800517e:	0608      	lsls	r0, r1, #24
 8005180:	f853 5b04 	ldr.w	r5, [r3], #4
 8005184:	d402      	bmi.n	800518c <_printf_i+0xe8>
 8005186:	0649      	lsls	r1, r1, #25
 8005188:	bf48      	it	mi
 800518a:	b2ad      	uxthmi	r5, r5
 800518c:	2f6f      	cmp	r7, #111	@ 0x6f
 800518e:	6033      	str	r3, [r6, #0]
 8005190:	bf14      	ite	ne
 8005192:	230a      	movne	r3, #10
 8005194:	2308      	moveq	r3, #8
 8005196:	4850      	ldr	r0, [pc, #320]	@ (80052d8 <_printf_i+0x234>)
 8005198:	2100      	movs	r1, #0
 800519a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800519e:	6866      	ldr	r6, [r4, #4]
 80051a0:	2e00      	cmp	r6, #0
 80051a2:	60a6      	str	r6, [r4, #8]
 80051a4:	db05      	blt.n	80051b2 <_printf_i+0x10e>
 80051a6:	6821      	ldr	r1, [r4, #0]
 80051a8:	432e      	orrs	r6, r5
 80051aa:	f021 0104 	bic.w	r1, r1, #4
 80051ae:	6021      	str	r1, [r4, #0]
 80051b0:	d04b      	beq.n	800524a <_printf_i+0x1a6>
 80051b2:	4616      	mov	r6, r2
 80051b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80051b8:	fb03 5711 	mls	r7, r3, r1, r5
 80051bc:	5dc7      	ldrb	r7, [r0, r7]
 80051be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80051c2:	462f      	mov	r7, r5
 80051c4:	42bb      	cmp	r3, r7
 80051c6:	460d      	mov	r5, r1
 80051c8:	d9f4      	bls.n	80051b4 <_printf_i+0x110>
 80051ca:	2b08      	cmp	r3, #8
 80051cc:	d10b      	bne.n	80051e6 <_printf_i+0x142>
 80051ce:	6823      	ldr	r3, [r4, #0]
 80051d0:	07df      	lsls	r7, r3, #31
 80051d2:	d508      	bpl.n	80051e6 <_printf_i+0x142>
 80051d4:	6923      	ldr	r3, [r4, #16]
 80051d6:	6861      	ldr	r1, [r4, #4]
 80051d8:	4299      	cmp	r1, r3
 80051da:	bfde      	ittt	le
 80051dc:	2330      	movle	r3, #48	@ 0x30
 80051de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80051e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80051e6:	1b92      	subs	r2, r2, r6
 80051e8:	6122      	str	r2, [r4, #16]
 80051ea:	464b      	mov	r3, r9
 80051ec:	4621      	mov	r1, r4
 80051ee:	4640      	mov	r0, r8
 80051f0:	f8cd a000 	str.w	sl, [sp]
 80051f4:	aa03      	add	r2, sp, #12
 80051f6:	f7ff fee3 	bl	8004fc0 <_printf_common>
 80051fa:	3001      	adds	r0, #1
 80051fc:	d14a      	bne.n	8005294 <_printf_i+0x1f0>
 80051fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005202:	b004      	add	sp, #16
 8005204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005208:	6823      	ldr	r3, [r4, #0]
 800520a:	f043 0320 	orr.w	r3, r3, #32
 800520e:	6023      	str	r3, [r4, #0]
 8005210:	2778      	movs	r7, #120	@ 0x78
 8005212:	4832      	ldr	r0, [pc, #200]	@ (80052dc <_printf_i+0x238>)
 8005214:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005218:	6823      	ldr	r3, [r4, #0]
 800521a:	6831      	ldr	r1, [r6, #0]
 800521c:	061f      	lsls	r7, r3, #24
 800521e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005222:	d402      	bmi.n	800522a <_printf_i+0x186>
 8005224:	065f      	lsls	r7, r3, #25
 8005226:	bf48      	it	mi
 8005228:	b2ad      	uxthmi	r5, r5
 800522a:	6031      	str	r1, [r6, #0]
 800522c:	07d9      	lsls	r1, r3, #31
 800522e:	bf44      	itt	mi
 8005230:	f043 0320 	orrmi.w	r3, r3, #32
 8005234:	6023      	strmi	r3, [r4, #0]
 8005236:	b11d      	cbz	r5, 8005240 <_printf_i+0x19c>
 8005238:	2310      	movs	r3, #16
 800523a:	e7ad      	b.n	8005198 <_printf_i+0xf4>
 800523c:	4826      	ldr	r0, [pc, #152]	@ (80052d8 <_printf_i+0x234>)
 800523e:	e7e9      	b.n	8005214 <_printf_i+0x170>
 8005240:	6823      	ldr	r3, [r4, #0]
 8005242:	f023 0320 	bic.w	r3, r3, #32
 8005246:	6023      	str	r3, [r4, #0]
 8005248:	e7f6      	b.n	8005238 <_printf_i+0x194>
 800524a:	4616      	mov	r6, r2
 800524c:	e7bd      	b.n	80051ca <_printf_i+0x126>
 800524e:	6833      	ldr	r3, [r6, #0]
 8005250:	6825      	ldr	r5, [r4, #0]
 8005252:	1d18      	adds	r0, r3, #4
 8005254:	6961      	ldr	r1, [r4, #20]
 8005256:	6030      	str	r0, [r6, #0]
 8005258:	062e      	lsls	r6, r5, #24
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	d501      	bpl.n	8005262 <_printf_i+0x1be>
 800525e:	6019      	str	r1, [r3, #0]
 8005260:	e002      	b.n	8005268 <_printf_i+0x1c4>
 8005262:	0668      	lsls	r0, r5, #25
 8005264:	d5fb      	bpl.n	800525e <_printf_i+0x1ba>
 8005266:	8019      	strh	r1, [r3, #0]
 8005268:	2300      	movs	r3, #0
 800526a:	4616      	mov	r6, r2
 800526c:	6123      	str	r3, [r4, #16]
 800526e:	e7bc      	b.n	80051ea <_printf_i+0x146>
 8005270:	6833      	ldr	r3, [r6, #0]
 8005272:	2100      	movs	r1, #0
 8005274:	1d1a      	adds	r2, r3, #4
 8005276:	6032      	str	r2, [r6, #0]
 8005278:	681e      	ldr	r6, [r3, #0]
 800527a:	6862      	ldr	r2, [r4, #4]
 800527c:	4630      	mov	r0, r6
 800527e:	f000 f859 	bl	8005334 <memchr>
 8005282:	b108      	cbz	r0, 8005288 <_printf_i+0x1e4>
 8005284:	1b80      	subs	r0, r0, r6
 8005286:	6060      	str	r0, [r4, #4]
 8005288:	6863      	ldr	r3, [r4, #4]
 800528a:	6123      	str	r3, [r4, #16]
 800528c:	2300      	movs	r3, #0
 800528e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005292:	e7aa      	b.n	80051ea <_printf_i+0x146>
 8005294:	4632      	mov	r2, r6
 8005296:	4649      	mov	r1, r9
 8005298:	4640      	mov	r0, r8
 800529a:	6923      	ldr	r3, [r4, #16]
 800529c:	47d0      	blx	sl
 800529e:	3001      	adds	r0, #1
 80052a0:	d0ad      	beq.n	80051fe <_printf_i+0x15a>
 80052a2:	6823      	ldr	r3, [r4, #0]
 80052a4:	079b      	lsls	r3, r3, #30
 80052a6:	d413      	bmi.n	80052d0 <_printf_i+0x22c>
 80052a8:	68e0      	ldr	r0, [r4, #12]
 80052aa:	9b03      	ldr	r3, [sp, #12]
 80052ac:	4298      	cmp	r0, r3
 80052ae:	bfb8      	it	lt
 80052b0:	4618      	movlt	r0, r3
 80052b2:	e7a6      	b.n	8005202 <_printf_i+0x15e>
 80052b4:	2301      	movs	r3, #1
 80052b6:	4632      	mov	r2, r6
 80052b8:	4649      	mov	r1, r9
 80052ba:	4640      	mov	r0, r8
 80052bc:	47d0      	blx	sl
 80052be:	3001      	adds	r0, #1
 80052c0:	d09d      	beq.n	80051fe <_printf_i+0x15a>
 80052c2:	3501      	adds	r5, #1
 80052c4:	68e3      	ldr	r3, [r4, #12]
 80052c6:	9903      	ldr	r1, [sp, #12]
 80052c8:	1a5b      	subs	r3, r3, r1
 80052ca:	42ab      	cmp	r3, r5
 80052cc:	dcf2      	bgt.n	80052b4 <_printf_i+0x210>
 80052ce:	e7eb      	b.n	80052a8 <_printf_i+0x204>
 80052d0:	2500      	movs	r5, #0
 80052d2:	f104 0619 	add.w	r6, r4, #25
 80052d6:	e7f5      	b.n	80052c4 <_printf_i+0x220>
 80052d8:	08005cb8 	.word	0x08005cb8
 80052dc:	08005cc9 	.word	0x08005cc9

080052e0 <memmove>:
 80052e0:	4288      	cmp	r0, r1
 80052e2:	b510      	push	{r4, lr}
 80052e4:	eb01 0402 	add.w	r4, r1, r2
 80052e8:	d902      	bls.n	80052f0 <memmove+0x10>
 80052ea:	4284      	cmp	r4, r0
 80052ec:	4623      	mov	r3, r4
 80052ee:	d807      	bhi.n	8005300 <memmove+0x20>
 80052f0:	1e43      	subs	r3, r0, #1
 80052f2:	42a1      	cmp	r1, r4
 80052f4:	d008      	beq.n	8005308 <memmove+0x28>
 80052f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80052fe:	e7f8      	b.n	80052f2 <memmove+0x12>
 8005300:	4601      	mov	r1, r0
 8005302:	4402      	add	r2, r0
 8005304:	428a      	cmp	r2, r1
 8005306:	d100      	bne.n	800530a <memmove+0x2a>
 8005308:	bd10      	pop	{r4, pc}
 800530a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800530e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005312:	e7f7      	b.n	8005304 <memmove+0x24>

08005314 <_sbrk_r>:
 8005314:	b538      	push	{r3, r4, r5, lr}
 8005316:	2300      	movs	r3, #0
 8005318:	4d05      	ldr	r5, [pc, #20]	@ (8005330 <_sbrk_r+0x1c>)
 800531a:	4604      	mov	r4, r0
 800531c:	4608      	mov	r0, r1
 800531e:	602b      	str	r3, [r5, #0]
 8005320:	f7fc f9c6 	bl	80016b0 <_sbrk>
 8005324:	1c43      	adds	r3, r0, #1
 8005326:	d102      	bne.n	800532e <_sbrk_r+0x1a>
 8005328:	682b      	ldr	r3, [r5, #0]
 800532a:	b103      	cbz	r3, 800532e <_sbrk_r+0x1a>
 800532c:	6023      	str	r3, [r4, #0]
 800532e:	bd38      	pop	{r3, r4, r5, pc}
 8005330:	20000848 	.word	0x20000848

08005334 <memchr>:
 8005334:	4603      	mov	r3, r0
 8005336:	b510      	push	{r4, lr}
 8005338:	b2c9      	uxtb	r1, r1
 800533a:	4402      	add	r2, r0
 800533c:	4293      	cmp	r3, r2
 800533e:	4618      	mov	r0, r3
 8005340:	d101      	bne.n	8005346 <memchr+0x12>
 8005342:	2000      	movs	r0, #0
 8005344:	e003      	b.n	800534e <memchr+0x1a>
 8005346:	7804      	ldrb	r4, [r0, #0]
 8005348:	3301      	adds	r3, #1
 800534a:	428c      	cmp	r4, r1
 800534c:	d1f6      	bne.n	800533c <memchr+0x8>
 800534e:	bd10      	pop	{r4, pc}

08005350 <_realloc_r>:
 8005350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005354:	4607      	mov	r7, r0
 8005356:	4614      	mov	r4, r2
 8005358:	460d      	mov	r5, r1
 800535a:	b921      	cbnz	r1, 8005366 <_realloc_r+0x16>
 800535c:	4611      	mov	r1, r2
 800535e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005362:	f7ff bc49 	b.w	8004bf8 <_malloc_r>
 8005366:	b92a      	cbnz	r2, 8005374 <_realloc_r+0x24>
 8005368:	f7ff fbdc 	bl	8004b24 <_free_r>
 800536c:	4625      	mov	r5, r4
 800536e:	4628      	mov	r0, r5
 8005370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005374:	f000 f81a 	bl	80053ac <_malloc_usable_size_r>
 8005378:	4284      	cmp	r4, r0
 800537a:	4606      	mov	r6, r0
 800537c:	d802      	bhi.n	8005384 <_realloc_r+0x34>
 800537e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005382:	d8f4      	bhi.n	800536e <_realloc_r+0x1e>
 8005384:	4621      	mov	r1, r4
 8005386:	4638      	mov	r0, r7
 8005388:	f7ff fc36 	bl	8004bf8 <_malloc_r>
 800538c:	4680      	mov	r8, r0
 800538e:	b908      	cbnz	r0, 8005394 <_realloc_r+0x44>
 8005390:	4645      	mov	r5, r8
 8005392:	e7ec      	b.n	800536e <_realloc_r+0x1e>
 8005394:	42b4      	cmp	r4, r6
 8005396:	4622      	mov	r2, r4
 8005398:	4629      	mov	r1, r5
 800539a:	bf28      	it	cs
 800539c:	4632      	movcs	r2, r6
 800539e:	f7ff fbb3 	bl	8004b08 <memcpy>
 80053a2:	4629      	mov	r1, r5
 80053a4:	4638      	mov	r0, r7
 80053a6:	f7ff fbbd 	bl	8004b24 <_free_r>
 80053aa:	e7f1      	b.n	8005390 <_realloc_r+0x40>

080053ac <_malloc_usable_size_r>:
 80053ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053b0:	1f18      	subs	r0, r3, #4
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	bfbc      	itt	lt
 80053b6:	580b      	ldrlt	r3, [r1, r0]
 80053b8:	18c0      	addlt	r0, r0, r3
 80053ba:	4770      	bx	lr

080053bc <_init>:
 80053bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053be:	bf00      	nop
 80053c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053c2:	bc08      	pop	{r3}
 80053c4:	469e      	mov	lr, r3
 80053c6:	4770      	bx	lr

080053c8 <_fini>:
 80053c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ca:	bf00      	nop
 80053cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ce:	bc08      	pop	{r3}
 80053d0:	469e      	mov	lr, r3
 80053d2:	4770      	bx	lr
