

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain'
================================================================
* Date:           Sun Nov  3 14:21:44 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.368 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      290|      290|  1.450 us|  1.450 us|  289|  289|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain  |      288|      288|        19|         18|          1|    16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    179|    -|
|Register         |        -|    -|     544|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     544|    248|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_75_p2                        |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage17_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_69_p2                  |      icmp|   0|  0|  14|           5|           6|
    |ap_block_state10_pp0_stage9_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  69|          31|          29|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  93|         19|    1|         19|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3         |   9|          2|    5|         10|
    |i_fu_38                      |   9|          2|    5|         10|
    |layer18_out_blk_n            |   9|          2|    1|          2|
    |layer18_out_din_local        |  14|          3|  512|       1536|
    |layer5_out_blk_n             |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 179|         38|  529|       1587|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |   18|   0|   18|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |i_4_reg_96                   |    5|   0|    5|          0|
    |i_fu_38                      |    5|   0|    5|          0|
    |icmp_ln59_reg_92             |    1|   0|    1|          0|
    |reg_56                       |  512|   0|  512|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  544|   0|  544|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain|  return value|
|layer18_out_din             |  out|  512|     ap_fifo|                                                                    layer18_out|       pointer|
|layer18_out_num_data_valid  |   in|   10|     ap_fifo|                                                                    layer18_out|       pointer|
|layer18_out_fifo_cap        |   in|   10|     ap_fifo|                                                                    layer18_out|       pointer|
|layer18_out_full_n          |   in|    1|     ap_fifo|                                                                    layer18_out|       pointer|
|layer18_out_write           |  out|    1|     ap_fifo|                                                                    layer18_out|       pointer|
|layer5_out_dout             |   in|  512|     ap_fifo|                                                                     layer5_out|       pointer|
|layer5_out_num_data_valid   |   in|    9|     ap_fifo|                                                                     layer5_out|       pointer|
|layer5_out_fifo_cap         |   in|    9|     ap_fifo|                                                                     layer5_out|       pointer|
|layer5_out_empty_n          |   in|    1|     ap_fifo|                                                                     layer5_out|       pointer|
|layer5_out_read             |  out|    1|     ap_fifo|                                                                     layer5_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

