Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 14 17:34:56 2023
| Host         : LAPTOP-P2TTF1UO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_control_sets_placed.rpt
| Design       : VGA
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |             201 |           79 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              71 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                                            Enable Signal                                           |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  CLK_DIV_UUT/CLK50 |                                                                                                    |                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     |                                                                                                    |                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP_reg[31]_1                                                      | COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP_reg[31]_0   |                4 |              4 |         1.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/CTRL_FMMN_reg_n_0                                                                          | FSM_UUT/FMMN_UUT/OUT_VAL[7]_i_1_n_0             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | COUNTER_UUT/E[0]                                                                                   |                                                 |                5 |             12 |         2.40 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_ADDRESS[11]_i_1_n_0                                                                    |                                                 |                5 |             12 |         2.40 |
|  PIXEL_CLK_BUFG    | FSM_UUT/ROM_ADDRESS[11]_i_1_n_0                                                                    |                                                 |                5 |             12 |         2.40 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0     |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0   |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0 |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0  |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    | FSM_UUT/RAM_UUT/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0   |                                                 |                4 |             16 |         4.00 |
|  PIXEL_CLK_BUFG    |                                                                                                    | COUNTER_UUT/VCOUNT_TMP                          |                8 |             31 |         3.88 |
|  PIXEL_CLK_BUFG    | COUNTER_UUT/VCOUNT_TMP                                                                             | COUNTER_UUT/COUNTER_PROC.VCOUNT_TMP[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  PIXEL_CLK_BUFG    | FSM_UUT/CURR_STATE[1]                                                                              | FSM_UUT/CLK_PROC.J[31]_i_1_n_0                  |               30 |             32 |         1.07 |
|  PIXEL_CLK_BUFG    | FSM_UUT/CLK_PROC.COUNTER_2[31]_i_1_n_0                                                             |                                                 |               11 |             32 |         2.91 |
|  PIXEL_CLK_BUFG    | FSM_UUT/CLK_PROC.COUNTER[31]_i_1_n_0                                                               |                                                 |               11 |             32 |         2.91 |
|  PIXEL_CLK_BUFG    | FSM_UUT/CURR_STATE[1]                                                                              |                                                 |               24 |             37 |         1.54 |
|  PIXEL_CLK_BUFG    |                                                                                                    |                                                 |               17 |             44 |         2.59 |
|  PIXEL_CLK_BUFG    | FSM_UUT/CTRL_FMMN_reg_n_0                                                                          |                                                 |               18 |             64 |         3.56 |
+--------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


