-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (191 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.367938,HLS_SYN_LAT=14,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=78,HLS_SYN_FF=10084,HLS_SYN_LUT=38917,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv192_lc_1 : STD_LOGIC_VECTOR (191 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_B3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110011";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_B4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110100";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv12_FE7 : STD_LOGIC_VECTOR (11 downto 0) := "111111100111";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_C80 : STD_LOGIC_VECTOR (17 downto 0) := "000000110010000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_12 : STD_LOGIC_VECTOR (11 downto 0) := "000000010010";
    constant ap_const_lv14_2C : STD_LOGIC_VECTOR (13 downto 0) := "00000000101100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv18_600 : STD_LOGIC_VECTOR (17 downto 0) := "000000011000000000";
    constant ap_const_lv12_FFC : STD_LOGIC_VECTOR (11 downto 0) := "111111111100";
    constant ap_const_lv14_23 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100011";
    constant ap_const_lv9_1B : STD_LOGIC_VECTOR (8 downto 0) := "000011011";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_CF : STD_LOGIC_VECTOR (12 downto 0) := "0000011001111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv24_2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_const_lv9_1E : STD_LOGIC_VECTOR (8 downto 0) := "000011110";
    constant ap_const_lv17_B : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001011";
    constant ap_const_lv24_6B000 : STD_LOGIC_VECTOR (23 downto 0) := "000001101011000000000000";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv60_FC2000000000000 : STD_LOGIC_VECTOR (59 downto 0) := "111111000010000000000000000000000000000000000000000000000000";
    constant ap_const_lv54_3F040000000000 : STD_LOGIC_VECTOR (53 downto 0) := "111111000001000000000000000000000000000000000000000000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv48_FC8000000000 : STD_LOGIC_VECTOR (47 downto 0) := "111111001000000000000000000000000000000000000000";
    constant ap_const_lv18_2D : STD_LOGIC_VECTOR (17 downto 0) := "000000000000101101";
    constant ap_const_lv18_138 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100111000";
    constant ap_const_lv18_3FFD3 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111010011";
    constant ap_const_lv18_97 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010010111";
    constant ap_const_lv18_D80 : STD_LOGIC_VECTOR (17 downto 0) := "000000110110000000";
    constant ap_const_lv20_97 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010010111";
    constant ap_const_lv20_4680 : STD_LOGIC_VECTOR (19 downto 0) := "00000100011010000000";
    constant ap_const_lv18_B7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010110111";
    constant ap_const_lv18_2C0 : STD_LOGIC_VECTOR (17 downto 0) := "000000001011000000";
    constant ap_const_lv18_3FFD5 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111010101";
    constant ap_const_lv24_FFFFD5 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111010101";
    constant ap_const_lv16_EC80 : STD_LOGIC_VECTOR (15 downto 0) := "1110110010000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (191 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (191 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_10_fu_312_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_10_reg_1542 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_10_reg_1542_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_fu_326_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1551 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1551_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1551_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1551_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1551_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1551_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1551_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1551_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1551_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1558 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1558_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1558_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1558_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1558_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1558_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1558_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1558_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1558_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_fu_346_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1571 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1571_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1571_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1571_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1571_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1571_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1571_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1571_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1571_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_fu_1389_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1192_reg_1579 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_21_fu_380_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_21_reg_1599 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_21_reg_1599_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_21_reg_1599_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_21_reg_1599_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_21_reg_1599_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_21_reg_1599_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_21_reg_1599_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_21_reg_1599_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_9_reg_1611 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln728_fu_416_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_reg_1621 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_reg_1621_pp0_iter2_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_reg_1621_pp0_iter3_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_reg_1621_pp0_iter4_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_reg_1621_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_reg_1621_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_reg_1621_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln_reg_1626 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_9_fu_441_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_9_reg_1631 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_6_reg_1641 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1421_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_22_reg_1646 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln708_s_reg_1651 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_3_fu_494_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_3_reg_1656 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_3_reg_1656_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_3_reg_1656_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_3_reg_1656_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_3_reg_1656_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_3_reg_1656_pp0_iter7_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln_fu_497_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_reg_1661 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_reg_1661_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_reg_1661_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_reg_1661_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_reg_1661_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_reg_1661_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_reg_1661_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_4_reg_1671 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_7_reg_1676 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_10_reg_1681 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_37_fu_644_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_37_reg_1691 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_37_reg_1691_pp0_iter9_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal outsin_V_reg_1696 : STD_LOGIC_VECTOR (7 downto 0);
    signal outcos_V_9_reg_1703 : STD_LOGIC_VECTOR (7 downto 0);
    signal outcos_V_2_reg_1708 : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_10_reg_1713 : STD_LOGIC_VECTOR (7 downto 0);
    signal outcos_V_10_reg_1718 : STD_LOGIC_VECTOR (7 downto 0);
    signal outcos_V_4_reg_1724 : STD_LOGIC_VECTOR (7 downto 0);
    signal outcos_V_4_reg_1724_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outcos_V_4_reg_1724_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outcos_V_4_reg_1724_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outcos_V_4_reg_1724_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_24_fu_1456_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_24_reg_1730 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_27_fu_1462_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_27_reg_1736 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln728_fu_1468_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln728_reg_1741 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_18_fu_698_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_18_reg_1746 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_32_fu_779_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_32_reg_1751 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_32_reg_1751_pp0_iter10_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1473_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_8_reg_1756 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_54_fu_838_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_54_reg_1761 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_55_fu_847_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_55_reg_1766 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_20_fu_891_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_20_reg_1772 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1497_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_11_reg_1777 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln700_1_fu_914_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln700_1_reg_1782 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln700_2_fu_943_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln700_2_reg_1787 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_29_fu_952_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_29_reg_1792 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1505_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_41_reg_1797 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_25_fu_981_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_25_reg_1802 : STD_LOGIC_VECTOR (8 downto 0);
    signal outsin_V_9_reg_1807 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_30_fu_994_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_30_reg_1812 : STD_LOGIC_VECTOR (16 downto 0);
    signal outsin_V_1_reg_1817 : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_2_reg_1822 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_12_fu_1513_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_12_reg_1827 : STD_LOGIC_VECTOR (35 downto 0);
    signal outsin_V_5_reg_1832 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln700_fu_1054_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal sub_ln700_reg_1837 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln700_3_fu_1063_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln700_3_reg_1842 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_31_fu_1519_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_31_reg_1847 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_33_fu_1088_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_33_reg_1852 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_40_fu_1525_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_40_reg_1857 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_42_fu_1128_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_42_reg_1862 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_1_reg_1867 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_1_reg_1867_pp0_iter12_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_1_reg_1867_pp0_iter13_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_13_fu_1193_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal r_V_13_reg_1872 : STD_LOGIC_VECTOR (43 downto 0);
    signal outsin_V_6_reg_1877 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_5_reg_1882 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_5_reg_1882_pp0_iter12_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_5_reg_1882_pp0_iter13_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_34_fu_1253_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal r_V_34_reg_1887 : STD_LOGIC_VECTOR (51 downto 0);
    signal r_V_36_fu_1267_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_36_reg_1892 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_43_fu_1279_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_43_reg_1897 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_47_fu_1293_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_47_reg_1902 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_fu_1305_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_14_reg_1907 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1192_4_fu_1317_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal mul_ln1192_4_reg_1912 : STD_LOGIC_VECTOR (59 downto 0);
    signal mul_ln1192_6_fu_1329_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln1192_6_reg_1917 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln1192_2_fu_1338_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1192_2_reg_1922 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln708_8_reg_1927 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_11_reg_1932 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_227_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_227_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_227_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_227_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call28 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call28 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call28 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call28 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call28 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call28 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call28 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call28 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call28 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call28 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call28 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call28 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call28 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call28 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call28 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp22 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_232_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_232_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_232_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_232_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call77 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call77 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call77 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call77 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call77 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call77 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call77 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call77 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call77 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call77 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call77 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call77 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call77 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call77 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call77 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp26 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_237_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_237_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_237_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_237_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call83 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call83 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call83 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call83 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call83 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call83 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call83 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call83 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call83 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call83 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call83 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp28 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_242_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_242_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_242_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_242_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call89 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call89 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call89 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call89 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call89 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call89 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call89 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call89 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call89 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call89 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call89 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call89 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call89 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call89 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call89 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp30 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_247_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_247_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_247_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_247_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call105 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call105 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call105 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call105 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call105 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call105 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call105 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call105 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call105 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call105 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call105 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call105 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call105 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call105 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call105 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp32 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_252_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_252_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_252_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_252_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call37 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call37 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call37 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call37 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call37 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call37 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call37 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call37 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call37 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call37 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call37 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call37 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call37 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call37 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call37 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp40 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_257_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_257_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_257_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_257_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call100 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call100 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call100 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call100 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call100 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call100 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call100 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call100 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call100 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call100 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call100 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call100 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call100 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call100 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call100 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp55 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_262_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_262_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_262_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call239 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call239 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call239 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call239 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call239 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call239 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call239 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call239 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call239 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call239 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call239 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call239 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call239 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call239 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call239 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp63 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_267_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_267_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_267_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call55 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call55 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call55 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call55 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call55 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call55 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call55 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call55 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call55 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call55 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call55 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call55 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call55 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call55 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call55 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp72 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_272_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_272_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_272_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_272_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call65 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call65 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call65 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call65 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call65 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call65 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call65 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call65 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call65 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call65 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call65 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call65 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call65 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call65 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call65 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp75 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_277_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_277_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_277_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call115 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call115 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call115 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call115 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call115 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call115 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call115 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call115 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call115 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call115 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call115 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call115 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call115 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call115 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call115 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp81 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_282_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_282_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_282_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call206 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call206 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call206 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call206 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call206 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call206 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call206 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call206 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call206 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call206 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call206 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call206 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call206 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call206 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call206 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp91 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_287_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_287_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_287_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call249 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call249 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call249 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call249 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call249 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call249 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call249 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call249 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call249 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call249 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call249 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call249 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call249 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call249 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call249 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp99 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_292_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_292_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_292_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_292_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call121 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call121 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call121 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call121 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call121 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call121 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call121 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call121 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call121 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call121 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call121 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call121 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call121 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call121 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call121 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp120 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_297_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_297_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_297_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call181 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call181 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call181 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call181 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call181 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call181 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call181 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call181 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call181 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call181 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call181 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call181 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call181 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call181 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call181 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp121 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_302_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_302_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_302_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call221 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call221 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call221 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call221 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call221 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call221 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call221 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call221 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call221 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call221 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call221 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call221 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call221 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call221 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call221 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp123 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_307_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_307_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_307_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call266 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call266 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call266 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call266 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call266 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call266 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call266 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call266 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call266 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call266 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call266 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call266 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call266 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call266 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call266 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp126 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1395_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1404_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_33_fu_419_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_33_fu_419_p2 : signal is "no";
    signal shl_ln1118_3_fu_434_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln1118_4_fu_445_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_10_fu_452_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_53_fu_456_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1412_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1429_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln703_fu_508_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_4_fu_519_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_38_fu_522_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_5_fu_528_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_15_fu_532_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1438_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1447_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_2_fu_504_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_7_fu_585_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln1118_8_fu_596_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_23_fu_592_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_24_fu_603_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_58_fu_580_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_59_fu_607_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_20_fu_613_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_47_fu_619_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_3_fu_641_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_4_fu_676_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_13_fu_680_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln703_12_fu_694_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_1_fu_707_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_3_fu_710_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_1_fu_722_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_4_fu_719_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_5_fu_729_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_49_fu_733_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_1_fu_739_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_48_fu_713_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_6_fu_753_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1118_2_fu_757_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1118_2_fu_757_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_6_fu_753_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_7_fu_765_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_50_fu_769_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_31_fu_743_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_2_fu_775_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_5_fu_788_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_52_fu_791_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_5_fu_797_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_35_fu_800_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_fu_806_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal rhs_V_1_fu_819_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_8_fu_834_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_55_fu_847_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_fu_844_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_55_fu_847_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_16_fu_1481_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_56_fu_858_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln703_fu_853_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal rhs_V_2_fu_864_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_19_fu_1489_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1118_5_fu_884_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_fu_881_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal lhs_V_2_fu_903_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1192_fu_872_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of sub_ln1192_fu_872_p2 : signal is "no";
    signal sext_ln1192_6_fu_877_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1118_6_fu_923_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_15_fu_920_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_25_fu_930_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln700_2_fu_943_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln700_2_fu_943_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_29_fu_952_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_28_fu_949_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_29_fu_952_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_30_fu_961_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1116_7_fu_958_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_30_fu_961_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_30_fu_961_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_14_fu_978_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_30_fu_994_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_1_fu_1008_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln728_3_fu_1015_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_9_fu_1019_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln700_1_fu_1041_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln700_1_fu_1041_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln1_fu_1047_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln700_1_fu_1041_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln700_3_fu_1063_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_20_fu_1068_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of ret_V_20_fu_1068_p2 : signal is "no";
    signal r_V_33_fu_1088_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_32_fu_1084_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_33_fu_1088_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_37_fu_1097_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1116_12_fu_1094_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_37_fu_1097_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_39_fu_1106_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_38_fu_1103_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_39_fu_1106_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_37_fu_1097_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_39_fu_1106_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_42_fu_1128_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_fu_1124_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_42_fu_1128_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_fu_1140_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_51_fu_1154_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_1151_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_51_fu_1154_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_51_fu_1154_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_V_fu_1160_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1531_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_1_fu_1168_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_34_fu_1172_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of ret_V_34_fu_1172_p2 : signal is "no";
    signal r_V_13_fu_1193_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_13_fu_1193_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal shl_ln700_1_fu_1203_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal rhs_V_5_fu_1219_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sub_ln700_1_fu_1210_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln728_5_fu_1227_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ret_V_40_fu_1231_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_34_fu_1253_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_34_fu_1253_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_36_fu_1267_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_35_fu_1263_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_36_fu_1267_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_43_fu_1279_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_43_fu_1279_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_47_fu_1293_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_46_fu_1289_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_47_fu_1293_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_14_fu_1305_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_14_fu_1305_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln1192_4_fu_1317_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_4_fu_1317_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal mul_ln1192_6_fu_1329_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_6_fu_1329_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln1192_2_fu_1338_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_44_fu_1343_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal ret_V_48_fu_1358_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_36_fu_1373_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1192_fu_1389_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1395_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1395_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1404_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1412_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_19_fu_473_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1412_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1412_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1421_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1421_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1429_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1429_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1429_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1438_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_16_fu_538_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1438_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1438_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1447_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_24_fu_1456_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_23_fu_673_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_24_fu_1456_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_27_fu_1462_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_26_fu_686_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_27_fu_1462_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln728_fu_1468_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln728_fu_1468_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_16_fu_1481_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_15_fu_704_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_16_fu_1481_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_19_fu_1489_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_18_fu_785_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_19_fu_1489_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1505_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1505_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1531_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to13 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component generic_sincos_12_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (11 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mul_mul_12s_7ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_12s_10ns_18ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_12s_7s_18s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_12s_9ns_13ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_12s_9ns_16ns_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mac_muladd_12s_9ns_11ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_mulsub_14s_14s_18ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_12s_20s_24ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_12s_12s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_14s_14s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_mul_12s_7s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_mul_sub_8s_13s_14s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mac_muladd_8s_12s_18s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mac_muladd_18s_7s_24ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_16s_20s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component myproject_mul_mul_16s_24s_40_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component myproject_mul_mul_16s_18s_34_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    grp_generic_sincos_12_6_s_fu_227 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_227_in_V,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_227_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_227_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_227_ap_ce);

    grp_generic_sincos_12_6_s_fu_232 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_232_in_V,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_232_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_232_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_232_ap_ce);

    grp_generic_sincos_12_6_s_fu_237 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_237_in_V,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_237_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_237_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_237_ap_ce);

    grp_generic_sincos_12_6_s_fu_242 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_242_in_V,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_242_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_242_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_242_ap_ce);

    grp_generic_sincos_12_6_s_fu_247 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_247_in_V,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_247_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_247_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_247_ap_ce);

    grp_generic_sincos_12_6_s_fu_252 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_252_in_V,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_252_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_252_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_252_ap_ce);

    grp_generic_sincos_12_6_s_fu_257 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_257_in_V,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_257_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_257_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_257_ap_ce);

    grp_generic_sincos_12_6_s_fu_262 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_9_reg_1611,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_262_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_262_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_262_ap_ce);

    grp_generic_sincos_12_6_s_fu_267 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln_reg_1626,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_267_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_267_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_267_ap_ce);

    grp_generic_sincos_12_6_s_fu_272 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_272_in_V,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_272_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_272_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_272_ap_ce);

    grp_generic_sincos_12_6_s_fu_277 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_10_reg_1542_pp0_iter1_reg,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_277_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_277_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_277_ap_ce);

    grp_generic_sincos_12_6_s_fu_282 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_6_reg_1641,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_282_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_282_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_282_ap_ce);

    grp_generic_sincos_12_6_s_fu_287 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_s_reg_1651,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_287_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_287_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_287_ap_ce);

    grp_generic_sincos_12_6_s_fu_292 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_292_in_V,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_292_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_292_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_292_ap_ce);

    grp_generic_sincos_12_6_s_fu_297 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_4_reg_1671,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_297_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_297_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_297_ap_ce);

    grp_generic_sincos_12_6_s_fu_302 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_7_reg_1676,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_302_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_302_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_302_ap_ce);

    grp_generic_sincos_12_6_s_fu_307 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_10_reg_1681,
        ap_return_0 => grp_generic_sincos_12_6_s_fu_307_ap_return_0,
        ap_return_1 => grp_generic_sincos_12_6_s_fu_307_ap_return_1,
        ap_ce => grp_generic_sincos_12_6_s_fu_307_ap_ce);

    myproject_mul_mul_12s_7ns_18_1_1_U7 : component myproject_mul_mul_12s_7ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 18)
    port map (
        din0 => p_Val2_2_fu_346_p4,
        din1 => mul_ln1192_fu_1389_p1,
        dout => mul_ln1192_fu_1389_p2);

    myproject_mac_muladd_12s_10ns_18ns_18_1_1_U8 : component myproject_mac_muladd_12s_10ns_18ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => p_Val2_10_fu_312_p4,
        din1 => grp_fu_1395_p1,
        din2 => grp_fu_1395_p2,
        dout => grp_fu_1395_p3);

    myproject_mac_muladd_12s_7s_18s_18_1_1_U9 : component myproject_mac_muladd_12s_7s_18s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => p_Val2_3_reg_1558,
        din1 => grp_fu_1404_p1,
        din2 => mul_ln1192_reg_1579,
        dout => grp_fu_1404_p3);

    myproject_mac_muladd_12s_9ns_13ns_18_1_1_U10 : component myproject_mac_muladd_12s_9ns_13ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        din2_WIDTH => 13,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1412_p0,
        din1 => grp_fu_1412_p1,
        din2 => grp_fu_1412_p2,
        dout => grp_fu_1412_p3);

    myproject_mac_muladd_12s_9ns_16ns_20_1_1_U11 : component myproject_mac_muladd_12s_9ns_16ns_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        din2_WIDTH => 16,
        dout_WIDTH => 20)
    port map (
        din0 => p_Val2_10_reg_1542,
        din1 => grp_fu_1421_p1,
        din2 => grp_fu_1421_p2,
        dout => grp_fu_1421_p3);

    myproject_mac_muladd_12s_9ns_11ns_18_1_1_U12 : component myproject_mac_muladd_12s_9ns_11ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        din2_WIDTH => 11,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1429_p0,
        din1 => grp_fu_1429_p1,
        din2 => grp_fu_1429_p2,
        dout => grp_fu_1429_p3);

    myproject_mac_mulsub_14s_14s_18ns_18_1_1_U13 : component myproject_mac_mulsub_14s_14s_18ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1438_p0,
        din1 => grp_fu_1438_p1,
        din2 => grp_fu_1438_p2,
        dout => grp_fu_1438_p3);

    myproject_mac_muladd_12s_20s_24ns_24_1_1_U14 : component myproject_mac_muladd_12s_20s_24ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 20,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        din0 => p_Val2_10_reg_1542_pp0_iter1_reg,
        din1 => ret_V_22_reg_1646,
        din2 => grp_fu_1447_p2,
        dout => grp_fu_1447_p3);

    myproject_mul_mul_12s_12s_24_1_1_U15 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_24_fu_1456_p0,
        din1 => r_V_24_fu_1456_p1,
        dout => r_V_24_fu_1456_p2);

    myproject_mul_mul_14s_14s_28_1_1_U16 : component myproject_mul_mul_14s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_27_fu_1462_p0,
        din1 => r_V_27_fu_1462_p1,
        dout => r_V_27_fu_1462_p2);

    myproject_mul_mul_12s_7s_18_1_1_U17 : component myproject_mul_mul_12s_7s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln728_fu_1468_p0,
        din1 => mul_ln728_fu_1468_p1,
        dout => mul_ln728_fu_1468_p2);

    myproject_mac_mul_sub_8s_13s_14s_20_1_1_U18 : component myproject_mac_mul_sub_8s_13s_14s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 13,
        din2_WIDTH => 14,
        dout_WIDTH => 20)
    port map (
        din0 => outcos_V_2_reg_1708,
        din1 => ret_V_fu_806_p2,
        din2 => rhs_V_1_fu_819_p3,
        dout => grp_fu_1473_p3);

    myproject_mul_mul_12s_12s_24_1_1_U19 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_16_fu_1481_p0,
        din1 => r_V_16_fu_1481_p1,
        dout => r_V_16_fu_1481_p2);

    myproject_mul_mul_12s_12s_24_1_1_U20 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_19_fu_1489_p0,
        din1 => r_V_19_fu_1489_p1,
        dout => r_V_19_fu_1489_p2);

    myproject_mac_muladd_8s_12s_18s_20_1_1_U21 : component myproject_mac_muladd_8s_12s_18s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        din2_WIDTH => 18,
        dout_WIDTH => 20)
    port map (
        din0 => outcos_V_4_reg_1724,
        din1 => p_Val2_4_reg_1551_pp0_iter8_reg,
        din2 => lhs_V_2_fu_903_p3,
        dout => grp_fu_1497_p3);

    myproject_mac_muladd_18s_7s_24ns_24_1_1_U22 : component myproject_mac_muladd_18s_7s_24ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 7,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_30_fu_961_p2,
        din1 => grp_fu_1505_p1,
        din2 => grp_fu_1505_p2,
        dout => grp_fu_1505_p3);

    myproject_mul_mul_16s_20s_36_1_1_U23 : component myproject_mul_mul_16s_20s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 20,
        dout_WIDTH => 36)
    port map (
        din0 => ret_V_9_fu_1019_p2,
        din1 => ret_V_8_reg_1756,
        dout => r_V_12_fu_1513_p2);

    myproject_mul_mul_16s_24s_40_1_1_U24 : component myproject_mul_mul_16s_24s_40_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 24,
        dout_WIDTH => 40)
    port map (
        din0 => r_V_55_reg_1766,
        din1 => ret_V_20_fu_1068_p2,
        dout => r_V_31_fu_1519_p2);

    myproject_mul_mul_16s_18s_34_1_1_U25 : component myproject_mul_mul_16s_18s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        din0 => r_V_39_fu_1106_p2,
        din1 => r_V_37_fu_1097_p2,
        dout => r_V_40_fu_1525_p2);

    myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U26 : component myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 14,
        din2_WIDTH => 8,
        din3_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        din0 => ret_V_32_reg_1751_pp0_iter10_reg,
        din1 => grp_fu_1531_p1,
        din2 => outsin_V_1_reg_1817,
        din3 => lhs_V_fu_1140_p3,
        dout => grp_fu_1531_p4);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv192_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln700_1_reg_1782 <= add_ln700_1_fu_914_p2;
                lhs_V_3_reg_1656 <= lhs_V_3_fu_494_p1;
                lhs_V_3_reg_1656_pp0_iter3_reg <= lhs_V_3_reg_1656;
                lhs_V_3_reg_1656_pp0_iter4_reg <= lhs_V_3_reg_1656_pp0_iter3_reg;
                lhs_V_3_reg_1656_pp0_iter5_reg <= lhs_V_3_reg_1656_pp0_iter4_reg;
                lhs_V_3_reg_1656_pp0_iter6_reg <= lhs_V_3_reg_1656_pp0_iter5_reg;
                lhs_V_3_reg_1656_pp0_iter7_reg <= lhs_V_3_reg_1656_pp0_iter6_reg;
                mul_ln1192_2_reg_1922 <= mul_ln1192_2_fu_1338_p2;
                mul_ln1192_4_reg_1912 <= mul_ln1192_4_fu_1317_p2;
                mul_ln1192_6_reg_1917 <= mul_ln1192_6_fu_1329_p2;
                mul_ln700_2_reg_1787 <= mul_ln700_2_fu_943_p2;
                mul_ln700_3_reg_1842 <= mul_ln700_3_fu_1063_p2;
                mul_ln728_reg_1741 <= mul_ln728_fu_1468_p2;
                outcos_V_10_reg_1718 <= grp_generic_sincos_12_6_s_fu_247_ap_return_1;
                outcos_V_2_reg_1708 <= grp_generic_sincos_12_6_s_fu_237_ap_return_1;
                outcos_V_4_reg_1724 <= grp_generic_sincos_12_6_s_fu_227_ap_return_1;
                outcos_V_4_reg_1724_pp0_iter10_reg <= outcos_V_4_reg_1724_pp0_iter9_reg;
                outcos_V_4_reg_1724_pp0_iter11_reg <= outcos_V_4_reg_1724_pp0_iter10_reg;
                outcos_V_4_reg_1724_pp0_iter12_reg <= outcos_V_4_reg_1724_pp0_iter11_reg;
                outcos_V_4_reg_1724_pp0_iter9_reg <= outcos_V_4_reg_1724;
                outcos_V_9_reg_1703 <= grp_generic_sincos_12_6_s_fu_232_ap_return_1;
                outsin_V_10_reg_1713 <= grp_generic_sincos_12_6_s_fu_242_ap_return_0;
                outsin_V_1_reg_1817 <= grp_generic_sincos_12_6_s_fu_267_ap_return_0;
                outsin_V_2_reg_1822 <= grp_generic_sincos_12_6_s_fu_272_ap_return_0;
                outsin_V_5_reg_1832 <= grp_generic_sincos_12_6_s_fu_277_ap_return_0;
                outsin_V_6_reg_1877 <= grp_generic_sincos_12_6_s_fu_292_ap_return_0;
                outsin_V_9_reg_1807 <= grp_generic_sincos_12_6_s_fu_262_ap_return_0;
                outsin_V_reg_1696 <= grp_generic_sincos_12_6_s_fu_227_ap_return_0;
                p_Val2_21_reg_1599_pp0_iter2_reg <= p_Val2_21_reg_1599_pp0_iter1_reg;
                p_Val2_21_reg_1599_pp0_iter3_reg <= p_Val2_21_reg_1599_pp0_iter2_reg;
                p_Val2_21_reg_1599_pp0_iter4_reg <= p_Val2_21_reg_1599_pp0_iter3_reg;
                p_Val2_21_reg_1599_pp0_iter5_reg <= p_Val2_21_reg_1599_pp0_iter4_reg;
                p_Val2_21_reg_1599_pp0_iter6_reg <= p_Val2_21_reg_1599_pp0_iter5_reg;
                p_Val2_21_reg_1599_pp0_iter7_reg <= p_Val2_21_reg_1599_pp0_iter6_reg;
                p_Val2_2_reg_1571_pp0_iter2_reg <= p_Val2_2_reg_1571_pp0_iter1_reg;
                p_Val2_2_reg_1571_pp0_iter3_reg <= p_Val2_2_reg_1571_pp0_iter2_reg;
                p_Val2_2_reg_1571_pp0_iter4_reg <= p_Val2_2_reg_1571_pp0_iter3_reg;
                p_Val2_2_reg_1571_pp0_iter5_reg <= p_Val2_2_reg_1571_pp0_iter4_reg;
                p_Val2_2_reg_1571_pp0_iter6_reg <= p_Val2_2_reg_1571_pp0_iter5_reg;
                p_Val2_2_reg_1571_pp0_iter7_reg <= p_Val2_2_reg_1571_pp0_iter6_reg;
                p_Val2_2_reg_1571_pp0_iter8_reg <= p_Val2_2_reg_1571_pp0_iter7_reg;
                p_Val2_3_reg_1558_pp0_iter2_reg <= p_Val2_3_reg_1558_pp0_iter1_reg;
                p_Val2_3_reg_1558_pp0_iter3_reg <= p_Val2_3_reg_1558_pp0_iter2_reg;
                p_Val2_3_reg_1558_pp0_iter4_reg <= p_Val2_3_reg_1558_pp0_iter3_reg;
                p_Val2_3_reg_1558_pp0_iter5_reg <= p_Val2_3_reg_1558_pp0_iter4_reg;
                p_Val2_3_reg_1558_pp0_iter6_reg <= p_Val2_3_reg_1558_pp0_iter5_reg;
                p_Val2_3_reg_1558_pp0_iter7_reg <= p_Val2_3_reg_1558_pp0_iter6_reg;
                p_Val2_3_reg_1558_pp0_iter8_reg <= p_Val2_3_reg_1558_pp0_iter7_reg;
                p_Val2_4_reg_1551_pp0_iter2_reg <= p_Val2_4_reg_1551_pp0_iter1_reg;
                p_Val2_4_reg_1551_pp0_iter3_reg <= p_Val2_4_reg_1551_pp0_iter2_reg;
                p_Val2_4_reg_1551_pp0_iter4_reg <= p_Val2_4_reg_1551_pp0_iter3_reg;
                p_Val2_4_reg_1551_pp0_iter5_reg <= p_Val2_4_reg_1551_pp0_iter4_reg;
                p_Val2_4_reg_1551_pp0_iter6_reg <= p_Val2_4_reg_1551_pp0_iter5_reg;
                p_Val2_4_reg_1551_pp0_iter7_reg <= p_Val2_4_reg_1551_pp0_iter6_reg;
                p_Val2_4_reg_1551_pp0_iter8_reg <= p_Val2_4_reg_1551_pp0_iter7_reg;
                r_V_12_reg_1827 <= r_V_12_fu_1513_p2;
                r_V_13_reg_1872 <= r_V_13_fu_1193_p2;
                r_V_14_reg_1907 <= r_V_14_fu_1305_p2;
                r_V_20_reg_1772 <= r_V_20_fu_891_p2;
                r_V_24_reg_1730 <= r_V_24_fu_1456_p2;
                r_V_27_reg_1736 <= r_V_27_fu_1462_p2;
                r_V_29_reg_1792 <= r_V_29_fu_952_p2;
                r_V_31_reg_1847 <= r_V_31_fu_1519_p2;
                r_V_33_reg_1852 <= r_V_33_fu_1088_p2;
                r_V_34_reg_1887 <= r_V_34_fu_1253_p2;
                r_V_36_reg_1892 <= r_V_36_fu_1267_p2;
                r_V_40_reg_1857 <= r_V_40_fu_1525_p2;
                r_V_42_reg_1862 <= r_V_42_fu_1128_p2;
                r_V_43_reg_1897 <= r_V_43_fu_1279_p2;
                r_V_47_reg_1902 <= r_V_47_fu_1293_p2;
                r_V_54_reg_1761 <= r_V_54_fu_838_p2;
                r_V_55_reg_1766 <= r_V_55_fu_847_p2;
                ret_V_18_reg_1746 <= ret_V_18_fu_698_p2;
                ret_V_25_reg_1802 <= ret_V_25_fu_981_p2;
                ret_V_30_reg_1812 <= ret_V_30_fu_994_p2;
                ret_V_32_reg_1751 <= ret_V_32_fu_779_p2;
                ret_V_32_reg_1751_pp0_iter10_reg <= ret_V_32_reg_1751;
                ret_V_37_reg_1691 <= ret_V_37_fu_644_p2;
                ret_V_37_reg_1691_pp0_iter9_reg <= ret_V_37_reg_1691;
                sext_ln728_reg_1621_pp0_iter2_reg <= sext_ln728_reg_1621;
                sext_ln728_reg_1621_pp0_iter3_reg <= sext_ln728_reg_1621_pp0_iter2_reg;
                sext_ln728_reg_1621_pp0_iter4_reg <= sext_ln728_reg_1621_pp0_iter3_reg;
                sext_ln728_reg_1621_pp0_iter5_reg <= sext_ln728_reg_1621_pp0_iter4_reg;
                sext_ln728_reg_1621_pp0_iter6_reg <= sext_ln728_reg_1621_pp0_iter5_reg;
                sext_ln728_reg_1621_pp0_iter7_reg <= sext_ln728_reg_1621_pp0_iter6_reg;
                    shl_ln_reg_1661(13 downto 2) <= shl_ln_fu_497_p3(13 downto 2);
                    shl_ln_reg_1661_pp0_iter3_reg(13 downto 2) <= shl_ln_reg_1661(13 downto 2);
                    shl_ln_reg_1661_pp0_iter4_reg(13 downto 2) <= shl_ln_reg_1661_pp0_iter3_reg(13 downto 2);
                    shl_ln_reg_1661_pp0_iter5_reg(13 downto 2) <= shl_ln_reg_1661_pp0_iter4_reg(13 downto 2);
                    shl_ln_reg_1661_pp0_iter6_reg(13 downto 2) <= shl_ln_reg_1661_pp0_iter5_reg(13 downto 2);
                    shl_ln_reg_1661_pp0_iter7_reg(13 downto 2) <= shl_ln_reg_1661_pp0_iter6_reg(13 downto 2);
                    shl_ln_reg_1661_pp0_iter8_reg(13 downto 2) <= shl_ln_reg_1661_pp0_iter7_reg(13 downto 2);
                sub_ln700_reg_1837 <= sub_ln700_fu_1054_p2;
                trunc_ln708_10_reg_1681 <= ret_V_47_fu_619_p2(17 downto 6);
                trunc_ln708_11_reg_1932 <= ret_V_48_fu_1358_p2(53 downto 42);
                trunc_ln708_1_reg_1867 <= ret_V_34_fu_1172_p2(23 downto 12);
                trunc_ln708_1_reg_1867_pp0_iter12_reg <= trunc_ln708_1_reg_1867;
                trunc_ln708_1_reg_1867_pp0_iter13_reg <= trunc_ln708_1_reg_1867_pp0_iter12_reg;
                trunc_ln708_4_reg_1671 <= grp_fu_1438_p3(17 downto 6);
                trunc_ln708_5_reg_1882 <= ret_V_40_fu_1231_p2(47 downto 36);
                trunc_ln708_5_reg_1882_pp0_iter12_reg <= trunc_ln708_5_reg_1882;
                trunc_ln708_5_reg_1882_pp0_iter13_reg <= trunc_ln708_5_reg_1882_pp0_iter12_reg;
                trunc_ln708_7_reg_1676 <= grp_fu_1447_p3(23 downto 12);
                trunc_ln708_8_reg_1927 <= ret_V_44_fu_1343_p2(59 downto 48);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln1192_reg_1579 <= mul_ln1192_fu_1389_p2;
                p_Val2_10_reg_1542 <= x_V_in_sig(179 downto 168);
                p_Val2_10_reg_1542_pp0_iter1_reg <= p_Val2_10_reg_1542;
                p_Val2_21_reg_1599 <= x_V_in_sig(47 downto 36);
                p_Val2_21_reg_1599_pp0_iter1_reg <= p_Val2_21_reg_1599;
                p_Val2_2_reg_1571 <= x_V_in_sig(35 downto 24);
                p_Val2_2_reg_1571_pp0_iter1_reg <= p_Val2_2_reg_1571;
                p_Val2_3_reg_1558 <= x_V_in_sig(191 downto 180);
                p_Val2_3_reg_1558_pp0_iter1_reg <= p_Val2_3_reg_1558;
                p_Val2_4_reg_1551 <= x_V_in_sig(59 downto 48);
                p_Val2_4_reg_1551_pp0_iter1_reg <= p_Val2_4_reg_1551;
                    sext_ln1118_9_reg_1631(17 downto 5) <= sext_ln1118_9_fu_441_p1(17 downto 5);
                sext_ln728_reg_1621 <= sext_ln728_fu_416_p1;
                trunc_ln708_6_reg_1641 <= grp_fu_1412_p3(17 downto 6);
                trunc_ln708_9_reg_1611 <= grp_fu_1395_p3(17 downto 6);
                trunc_ln708_s_reg_1651 <= grp_fu_1429_p3(17 downto 6);
                trunc_ln_reg_1626 <= ret_V_33_fu_419_p2(17 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then
                ret_V_11_reg_1777 <= grp_fu_1497_p3;
                ret_V_41_reg_1797 <= grp_fu_1505_p3;
                ret_V_8_reg_1756 <= grp_fu_1473_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_22_reg_1646 <= grp_fu_1421_p3;
            end if;
        end if;
    end process;
    sext_ln1118_9_reg_1631(4 downto 0) <= "00000";
    shl_ln_reg_1661(1 downto 0) <= "00";
    shl_ln_reg_1661_pp0_iter3_reg(1 downto 0) <= "00";
    shl_ln_reg_1661_pp0_iter4_reg(1 downto 0) <= "00";
    shl_ln_reg_1661_pp0_iter5_reg(1 downto 0) <= "00";
    shl_ln_reg_1661_pp0_iter6_reg(1 downto 0) <= "00";
    shl_ln_reg_1661_pp0_iter7_reg(1 downto 0) <= "00";
    shl_ln_reg_1661_pp0_iter8_reg(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_20_fu_613_p2 <= std_logic_vector(unsigned(r_V_58_fu_580_p2) + unsigned(r_V_59_fu_607_p2));
    add_ln700_1_fu_914_p2 <= std_logic_vector(unsigned(sub_ln1192_fu_872_p2) + unsigned(sext_ln1192_6_fu_877_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp120_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp120 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp121_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp121 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp123_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp123 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp126_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp126 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp22_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp22 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp26_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp26 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp28_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp28 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp30_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp30 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp32_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp32 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp40_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp40 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp55_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp55 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp63_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp63 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp72_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp72 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp75_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp75 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp81_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp81 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp91_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp91 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp99_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp99 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call100_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call100 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call105_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call105 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call115_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call115 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call121_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call121 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call181_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call181 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call206_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call206 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call221_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call221 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call239_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call239 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call249_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call249 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call266_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call266 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call28_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call28 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call37_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call37 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call55_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call55 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call65_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call65 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call77_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call77 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call83_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call83 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call89_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call89 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call121 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call181 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to13_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to13 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to13)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to13 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1395_p1 <= ap_const_lv18_138(10 - 1 downto 0);
    grp_fu_1395_p2 <= (p_Val2_21_fu_380_p4 & ap_const_lv6_0);
    grp_fu_1404_p1 <= ap_const_lv18_3FFD3(7 - 1 downto 0);
    grp_fu_1412_p0 <= sext_ln1118_19_fu_473_p1(12 - 1 downto 0);
    grp_fu_1412_p1 <= ap_const_lv18_97(9 - 1 downto 0);
    grp_fu_1412_p2 <= ap_const_lv18_D80(13 - 1 downto 0);
    grp_fu_1421_p1 <= ap_const_lv20_97(9 - 1 downto 0);
    grp_fu_1421_p2 <= ap_const_lv20_4680(16 - 1 downto 0);
    grp_fu_1429_p0 <= sext_ln1118_19_fu_473_p1(12 - 1 downto 0);
    grp_fu_1429_p1 <= ap_const_lv18_B7(9 - 1 downto 0);
    grp_fu_1429_p2 <= ap_const_lv18_2C0(11 - 1 downto 0);
    grp_fu_1438_p0 <= sext_ln1118_16_fu_538_p1(14 - 1 downto 0);
    grp_fu_1438_p1 <= sext_ln1118_16_fu_538_p1(14 - 1 downto 0);
    grp_fu_1438_p2 <= (p_Val2_2_reg_1571_pp0_iter1_reg & ap_const_lv6_0);
    grp_fu_1447_p2 <= (p_Val2_21_reg_1599_pp0_iter1_reg & ap_const_lv12_0);
    grp_fu_1505_p1 <= ap_const_lv24_FFFFD5(7 - 1 downto 0);
    grp_fu_1505_p2 <= (mul_ln728_reg_1741 & ap_const_lv6_0);
    grp_fu_1531_p1 <= ap_const_lv16_EC80(14 - 1 downto 0);

    grp_generic_sincos_12_6_s_fu_227_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp22)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp22) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_227_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_227_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_227_in_V <= x_V_in_sig(35 downto 24);

    grp_generic_sincos_12_6_s_fu_232_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp26)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp26) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_232_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_232_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_232_in_V <= x_V_in_sig(12 - 1 downto 0);

    grp_generic_sincos_12_6_s_fu_237_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp28) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_237_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_237_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_237_in_V <= std_logic_vector(signed(p_Val2_10_fu_312_p4) - signed(p_Val2_4_fu_326_p4));

    grp_generic_sincos_12_6_s_fu_242_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp30)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp30) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_242_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_242_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_242_in_V <= std_logic_vector(signed(p_Val2_2_fu_346_p4) + signed(ap_const_lv12_FE7));

    grp_generic_sincos_12_6_s_fu_247_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp32)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp32) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_247_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_247_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_247_in_V <= x_V_in_sig(47 downto 36);

    grp_generic_sincos_12_6_s_fu_252_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_252_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_252_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_252_in_V <= std_logic_vector(signed(p_Val2_3_reg_1558) + signed(p_Val2_4_reg_1551));

    grp_generic_sincos_12_6_s_fu_257_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp55)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_257_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_257_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_257_in_V <= r_V_53_fu_456_p2(17 downto 6);

    grp_generic_sincos_12_6_s_fu_262_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp63)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_262_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_262_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_267_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp72)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp72) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_267_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_267_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_272_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp75)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp75) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_272_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_272_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_272_in_V <= std_logic_vector(unsigned(sub_ln703_fu_508_p2) + unsigned(ap_const_lv12_12));

    grp_generic_sincos_12_6_s_fu_277_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp81)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp81) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_277_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_277_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_282_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp91)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp91) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_282_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_282_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_287_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp99)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp99) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_287_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_287_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_292_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp120)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp120) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_292_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_292_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_292_in_V <= std_logic_vector(signed(p_Val2_21_reg_1599_pp0_iter2_reg) + signed(ap_const_lv12_FFC));

    grp_generic_sincos_12_6_s_fu_297_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp121)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp121) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_297_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_297_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_302_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp123)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp123) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_302_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_302_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_307_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp126) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_307_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_307_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_1_fu_1008_p3 <= (r_V_54_reg_1761 & ap_const_lv6_0);
    lhs_V_2_fu_903_p3 <= (p_Val2_3_reg_1558_pp0_iter8_reg & ap_const_lv6_0);
        lhs_V_3_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_10_reg_1542_pp0_iter1_reg),13));

        lhs_V_4_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_37_fu_644_p2),14));

        lhs_V_5_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_38_fu_522_p2),14));

    lhs_V_fu_1140_p3 <= (ret_V_30_reg_1812 & ap_const_lv6_0);
    mul_ln1192_2_fu_1338_p0 <= outcos_V_4_reg_1724_pp0_iter12_reg;
    mul_ln1192_2_fu_1338_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_2_fu_1338_p0) * signed(r_V_14_reg_1907))), 48));
    mul_ln1192_4_fu_1317_p0 <= r_V_36_reg_1892;
    mul_ln1192_4_fu_1317_p1 <= r_V_34_reg_1887;
    mul_ln1192_4_fu_1317_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_4_fu_1317_p0) * signed(mul_ln1192_4_fu_1317_p1))), 60));
    mul_ln1192_6_fu_1329_p0 <= r_V_47_reg_1902;
    mul_ln1192_6_fu_1329_p1 <= r_V_43_reg_1897;
    mul_ln1192_6_fu_1329_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_6_fu_1329_p0) * signed(mul_ln1192_6_fu_1329_p1))), 54));
    mul_ln1192_fu_1389_p1 <= ap_const_lv18_2D(7 - 1 downto 0);
    mul_ln700_1_fu_1041_p0 <= ret_V_11_reg_1777;
    mul_ln700_1_fu_1041_p1 <= r_V_20_reg_1772;
    mul_ln700_1_fu_1041_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_1_fu_1041_p0) * signed(mul_ln700_1_fu_1041_p1))), 36));
    mul_ln700_2_fu_943_p0 <= r_V_27_reg_1736;
    mul_ln700_2_fu_943_p1 <= r_V_25_fu_930_p2;
    mul_ln700_2_fu_943_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_2_fu_943_p0) * signed(mul_ln700_2_fu_943_p1))), 48));
    mul_ln700_3_fu_1063_p0 <= r_V_29_reg_1792;
    mul_ln700_3_fu_1063_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_3_fu_1063_p0) * signed(mul_ln700_2_reg_1787))), 48));
    mul_ln728_fu_1468_p0 <= sext_ln728_reg_1621_pp0_iter7_reg(12 - 1 downto 0);
    mul_ln728_fu_1468_p1 <= ap_const_lv18_3FFD5(7 - 1 downto 0);
    p_Val2_10_fu_312_p4 <= x_V_in_sig(179 downto 168);
    p_Val2_21_fu_380_p4 <= x_V_in_sig(47 downto 36);
    p_Val2_2_fu_346_p4 <= x_V_in_sig(35 downto 24);
    p_Val2_4_fu_326_p4 <= x_V_in_sig(59 downto 48);
        r_V_10_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_10_reg_1718),16));

    r_V_13_fu_1193_p0 <= outsin_V_5_reg_1832;
    r_V_13_fu_1193_p1 <= r_V_12_reg_1827;
    r_V_13_fu_1193_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_13_fu_1193_p0) * signed(r_V_13_fu_1193_p1))), 44));
    r_V_14_fu_1305_p0 <= outsin_V_6_reg_1877;
    r_V_14_fu_1305_p1 <= r_V_13_reg_1872;
    r_V_14_fu_1305_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_14_fu_1305_p0) * signed(r_V_14_fu_1305_p1))), 48));
        r_V_15_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_reg_1558_pp0_iter8_reg),24));

    r_V_16_fu_1481_p0 <= r_V_15_fu_704_p1(12 - 1 downto 0);
    r_V_16_fu_1481_p1 <= r_V_15_fu_704_p1(12 - 1 downto 0);
        r_V_18_fu_785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1571_pp0_iter8_reg),24));

    r_V_19_fu_1489_p0 <= r_V_18_fu_785_p1(12 - 1 downto 0);
    r_V_19_fu_1489_p1 <= r_V_18_fu_785_p1(12 - 1 downto 0);
    r_V_20_fu_891_p2 <= std_logic_vector(unsigned(shl_ln1118_5_fu_884_p3) - unsigned(sext_ln1118_fu_881_p1));
        r_V_23_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_21_reg_1599_pp0_iter7_reg),24));

    r_V_24_fu_1456_p0 <= r_V_23_fu_673_p1(12 - 1 downto 0);
    r_V_24_fu_1456_p1 <= r_V_23_fu_673_p1(12 - 1 downto 0);
    r_V_25_fu_930_p2 <= std_logic_vector(unsigned(shl_ln1118_6_fu_923_p3) - unsigned(sext_ln1118_15_fu_920_p1));
        r_V_26_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_13_fu_680_p2),28));

    r_V_27_fu_1462_p0 <= r_V_26_fu_686_p1(14 - 1 downto 0);
    r_V_27_fu_1462_p1 <= r_V_26_fu_686_p1(14 - 1 downto 0);
        r_V_28_fu_949_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_reg_1696),16));

    r_V_29_fu_952_p0 <= r_V_28_fu_949_p1(8 - 1 downto 0);
    r_V_29_fu_952_p1 <= r_V_28_fu_949_p1(8 - 1 downto 0);
    r_V_29_fu_952_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_29_fu_952_p0) * signed(r_V_29_fu_952_p1))), 16));
    r_V_30_fu_961_p0 <= sext_ln1116_7_fu_958_p1(9 - 1 downto 0);
    r_V_30_fu_961_p1 <= sext_ln1116_7_fu_958_p1(9 - 1 downto 0);
    r_V_30_fu_961_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_30_fu_961_p0) * signed(r_V_30_fu_961_p1))), 18));
        r_V_32_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_12_6_s_fu_282_ap_return_1),16));

    r_V_33_fu_1088_p0 <= r_V_32_fu_1084_p1(8 - 1 downto 0);
    r_V_33_fu_1088_p1 <= r_V_32_fu_1084_p1(8 - 1 downto 0);
    r_V_33_fu_1088_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_33_fu_1088_p0) * signed(r_V_33_fu_1088_p1))), 16));
    r_V_34_fu_1253_p0 <= r_V_33_reg_1852;
    r_V_34_fu_1253_p1 <= r_V_31_reg_1847;
    r_V_34_fu_1253_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_34_fu_1253_p0) * signed(r_V_34_fu_1253_p1))), 52));
        r_V_35_fu_1263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_12_6_s_fu_302_ap_return_1),16));

    r_V_36_fu_1267_p0 <= r_V_35_fu_1263_p1(8 - 1 downto 0);
    r_V_36_fu_1267_p1 <= r_V_35_fu_1263_p1(8 - 1 downto 0);
    r_V_36_fu_1267_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_36_fu_1267_p0) * signed(r_V_36_fu_1267_p1))), 16));
    r_V_37_fu_1097_p0 <= sext_ln1116_12_fu_1094_p1(9 - 1 downto 0);
    r_V_37_fu_1097_p1 <= sext_ln1116_12_fu_1094_p1(9 - 1 downto 0);
    r_V_37_fu_1097_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_37_fu_1097_p0) * signed(r_V_37_fu_1097_p1))), 18));
        r_V_38_fu_1103_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_9_reg_1807),16));

    r_V_39_fu_1106_p0 <= r_V_38_fu_1103_p1(8 - 1 downto 0);
    r_V_39_fu_1106_p1 <= r_V_38_fu_1103_p1(8 - 1 downto 0);
    r_V_39_fu_1106_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_39_fu_1106_p0) * signed(r_V_39_fu_1106_p1))), 16));
        r_V_41_fu_1124_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_12_6_s_fu_287_ap_return_1),16));

    r_V_42_fu_1128_p0 <= r_V_41_fu_1124_p1(8 - 1 downto 0);
    r_V_42_fu_1128_p1 <= r_V_41_fu_1124_p1(8 - 1 downto 0);
    r_V_42_fu_1128_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_42_fu_1128_p0) * signed(r_V_42_fu_1128_p1))), 16));
    r_V_43_fu_1279_p0 <= r_V_42_reg_1862;
    r_V_43_fu_1279_p1 <= r_V_40_reg_1857;
    r_V_43_fu_1279_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_43_fu_1279_p0) * signed(r_V_43_fu_1279_p1))), 50));
        r_V_46_fu_1289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_12_6_s_fu_307_ap_return_1),16));

    r_V_47_fu_1293_p0 <= r_V_46_fu_1289_p1(8 - 1 downto 0);
    r_V_47_fu_1293_p1 <= r_V_46_fu_1289_p1(8 - 1 downto 0);
    r_V_47_fu_1293_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_47_fu_1293_p0) * signed(r_V_47_fu_1293_p1))), 16));
    r_V_48_fu_713_p2 <= std_logic_vector(signed(sext_ln1118_1_fu_707_p1) + signed(sext_ln1118_3_fu_710_p1));
    r_V_49_fu_733_p2 <= std_logic_vector(signed(sext_ln1118_4_fu_719_p1) + signed(sext_ln1118_5_fu_729_p1));
    r_V_50_fu_769_p2 <= std_logic_vector(signed(sext_ln1118_6_fu_753_p1) + signed(sext_ln1118_7_fu_765_p1));
    r_V_51_fu_1154_p0 <= r_V_fu_1151_p1(8 - 1 downto 0);
    r_V_51_fu_1154_p1 <= r_V_fu_1151_p1(8 - 1 downto 0);
    r_V_51_fu_1154_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_51_fu_1154_p0) * signed(r_V_51_fu_1154_p1))), 16));
    r_V_52_fu_791_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(r_V_5_fu_788_p1));
    r_V_53_fu_456_p2 <= std_logic_vector(signed(sext_ln1118_9_fu_441_p1) - signed(sext_ln1118_10_fu_452_p1));
    r_V_54_fu_838_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_8_fu_834_p1));
    r_V_55_fu_847_p0 <= r_V_10_fu_844_p1(8 - 1 downto 0);
    r_V_55_fu_847_p1 <= r_V_10_fu_844_p1(8 - 1 downto 0);
    r_V_55_fu_847_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_55_fu_847_p0) * signed(r_V_55_fu_847_p1))), 16));
    r_V_56_fu_858_p2 <= std_logic_vector(signed(sext_ln1118_3_fu_710_p1) - signed(sext_ln1118_1_fu_707_p1));
    r_V_58_fu_580_p2 <= std_logic_vector(signed(sext_ln1118_9_reg_1631) - signed(sext_ln1118_2_fu_504_p1));
    r_V_59_fu_607_p2 <= std_logic_vector(signed(sext_ln1118_23_fu_592_p1) - signed(sext_ln1118_24_fu_603_p1));
        r_V_5_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_reg_1558_pp0_iter8_reg),13));

        r_V_8_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_12_6_s_fu_257_ap_return_0),9));

        r_V_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_2_reg_1822),16));

    ret_V_13_fu_680_p2 <= std_logic_vector(signed(lhs_V_4_fu_676_p1) + signed(ap_const_lv14_23));
    ret_V_15_fu_532_p2 <= std_logic_vector(signed(lhs_V_5_fu_528_p1) + signed(ap_const_lv14_2C));
    ret_V_18_fu_698_p2 <= std_logic_vector(signed(sext_ln703_12_fu_694_p1) + signed(ap_const_lv9_1B));
    ret_V_20_fu_1068_p2 <= std_logic_vector(signed(ret_V_41_reg_1797) + signed(ap_const_lv24_6B000));
    ret_V_25_fu_981_p2 <= std_logic_vector(signed(sext_ln703_14_fu_978_p1) + signed(ap_const_lv9_1E));
    ret_V_30_fu_994_p0 <= ret_V_37_reg_1691_pp0_iter9_reg;
    ret_V_30_fu_994_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_30_fu_994_p0) * signed('0' &ap_const_lv17_B))), 17));
    ret_V_31_fu_743_p2 <= std_logic_vector(signed(sext_ln703_1_fu_739_p1) + signed(r_V_48_fu_713_p2));
    ret_V_32_fu_779_p2 <= std_logic_vector(unsigned(ret_V_31_fu_743_p2) - unsigned(sext_ln703_2_fu_775_p1));
    ret_V_33_fu_419_p2 <= std_logic_vector(signed(grp_fu_1404_p3) + signed(ap_const_lv18_C80));
    ret_V_34_fu_1172_p2 <= std_logic_vector(signed(grp_fu_1531_p4) + signed(sext_ln728_1_fu_1168_p1));
    ret_V_35_fu_800_p2 <= std_logic_vector(unsigned(r_V_52_fu_791_p2) - unsigned(sext_ln703_5_fu_797_p1));
    ret_V_36_fu_1373_p2 <= std_logic_vector(unsigned(mul_ln1192_2_reg_1922) + unsigned(ap_const_lv48_FC8000000000));
    ret_V_37_fu_644_p2 <= std_logic_vector(signed(lhs_V_3_reg_1656_pp0_iter7_reg) - signed(rhs_V_3_fu_641_p1));
    ret_V_38_fu_522_p2 <= std_logic_vector(signed(lhs_V_3_fu_494_p1) - signed(rhs_V_4_fu_519_p1));
    ret_V_40_fu_1231_p2 <= std_logic_vector(unsigned(sub_ln700_1_fu_1210_p2) + unsigned(sext_ln728_5_fu_1227_p1));
    ret_V_44_fu_1343_p2 <= std_logic_vector(unsigned(mul_ln1192_4_reg_1912) + unsigned(ap_const_lv60_FC2000000000000));
    ret_V_47_fu_619_p2 <= std_logic_vector(unsigned(add_ln1192_20_fu_613_p2) + unsigned(ap_const_lv18_600));
    ret_V_48_fu_1358_p2 <= std_logic_vector(unsigned(mul_ln1192_6_reg_1917) + unsigned(ap_const_lv54_3F040000000000));
    ret_V_9_fu_1019_p2 <= std_logic_vector(signed(r_V_55_reg_1766) + signed(sext_ln728_3_fu_1015_p1));
    ret_V_fu_806_p2 <= std_logic_vector(unsigned(ret_V_35_fu_800_p2) + unsigned(ap_const_lv13_CF));
    rhs_V_1_fu_819_p3 <= (outsin_V_10_reg_1713 & ap_const_lv6_0);
    rhs_V_2_fu_864_p3 <= (r_V_56_fu_858_p2 & ap_const_lv6_0);
        rhs_V_3_fu_641_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1551_pp0_iter7_reg),13));

        rhs_V_4_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_21_reg_1599_pp0_iter1_reg),13));

    rhs_V_5_fu_1219_p3 <= (grp_generic_sincos_12_6_s_fu_297_ap_return_0 & ap_const_lv36_0);
    rhs_V_fu_1160_p3 <= (r_V_51_fu_1154_p2 & ap_const_lv6_0);
        sext_ln1116_12_fu_1094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_25_reg_1802),18));

        sext_ln1116_7_fu_958_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_18_reg_1746),18));

        sext_ln1118_10_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_4_fu_445_p3),18));

        sext_ln1118_15_fu_920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_24_reg_1730),26));

        sext_ln1118_16_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_15_fu_532_p2),18));

        sext_ln1118_19_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_21_reg_1599),18));

        sext_ln1118_1_fu_707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_reg_1558_pp0_iter8_reg),15));

        sext_ln1118_23_fu_592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_7_fu_585_p3),18));

        sext_ln1118_24_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_8_fu_596_p3),18));

        sext_ln1118_2_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_497_p3),18));

        sext_ln1118_3_fu_710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_reg_1661_pp0_iter8_reg),15));

        sext_ln1118_4_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_reg_1696),11));

        sext_ln1118_5_fu_729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_722_p3),11));

    sext_ln1118_6_fu_753_p0 <= grp_generic_sincos_12_6_s_fu_252_ap_return_1;
        sext_ln1118_6_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1118_6_fu_753_p0),11));

        sext_ln1118_7_fu_765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_757_p3),11));

        sext_ln1118_9_fu_441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_434_p3),18));

        sext_ln1118_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_19_fu_1489_p2),26));

        sext_ln1192_6_fu_877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_2_fu_864_p3),24));

        sext_ln703_12_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_12_6_s_fu_247_ap_return_0),9));

        sext_ln703_14_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_10_reg_1718),9));

        sext_ln703_1_fu_739_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_49_fu_733_p2),15));

        sext_ln703_2_fu_775_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_50_fu_769_p2),15));

        sext_ln703_5_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_9_reg_1703),13));

        sext_ln728_1_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_1160_p3),24));

        sext_ln728_3_fu_1015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_1_fu_1008_p3),16));

        sext_ln728_5_fu_1227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_5_fu_1219_p3),48));

        sext_ln728_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_reg_1558),18));

    shl_ln1118_1_fu_722_p3 <= (outsin_V_reg_1696 & ap_const_lv2_0);
    shl_ln1118_2_fu_757_p1 <= grp_generic_sincos_12_6_s_fu_252_ap_return_1;
    shl_ln1118_2_fu_757_p3 <= (shl_ln1118_2_fu_757_p1 & ap_const_lv2_0);
    shl_ln1118_3_fu_434_p3 <= (p_Val2_3_reg_1558 & ap_const_lv5_0);
    shl_ln1118_4_fu_445_p3 <= (p_Val2_3_reg_1558 & ap_const_lv3_0);
    shl_ln1118_5_fu_884_p3 <= (r_V_19_fu_1489_p2 & ap_const_lv2_0);
    shl_ln1118_6_fu_923_p3 <= (r_V_24_reg_1730 & ap_const_lv2_0);
    shl_ln1118_7_fu_585_p3 <= (p_Val2_21_reg_1599_pp0_iter1_reg & ap_const_lv5_0);
    shl_ln1118_8_fu_596_p3 <= (p_Val2_21_reg_1599_pp0_iter1_reg & ap_const_lv2_0);
    shl_ln1_fu_1047_p3 <= (add_ln700_1_reg_1782 & ap_const_lv12_0);
    shl_ln700_1_fu_1203_p3 <= (sub_ln700_reg_1837 & ap_const_lv12_0);
    shl_ln703_fu_853_p2 <= std_logic_vector(shift_left(unsigned(r_V_16_fu_1481_p2),to_integer(unsigned('0' & ap_const_lv24_2(24-1 downto 0)))));
    shl_ln_fu_497_p3 <= (p_Val2_3_reg_1558_pp0_iter1_reg & ap_const_lv2_0);
    sub_ln1192_fu_872_p2 <= std_logic_vector(signed(r_V_16_fu_1481_p2) - signed(shl_ln703_fu_853_p2));
    sub_ln700_1_fu_1210_p2 <= std_logic_vector(unsigned(shl_ln700_1_fu_1203_p3) - unsigned(mul_ln700_3_reg_1842));
    sub_ln700_fu_1054_p2 <= std_logic_vector(unsigned(shl_ln1_fu_1047_p3) - unsigned(mul_ln700_1_fu_1041_p2));
    sub_ln703_fu_508_p2 <= std_logic_vector(unsigned(p_Val2_10_reg_1542_pp0_iter1_reg) - unsigned(p_Val2_2_reg_1571_pp0_iter1_reg));

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= trunc_ln708_1_reg_1867_pp0_iter13_reg;

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ret_V_36_fu_1373_p2(47 downto 36);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= trunc_ln708_5_reg_1882_pp0_iter13_reg;

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= trunc_ln708_8_reg_1927;

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= trunc_ln708_11_reg_1932;

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
