#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* RX_LED */
#define RX_LED__0__DM__MASK 0x38u
#define RX_LED__0__DM__SHIFT 3
#define RX_LED__0__DR CYREG_PRT1_DR
#define RX_LED__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define RX_LED__0__HSIOM_MASK 0x000000F0u
#define RX_LED__0__HSIOM_SHIFT 4u
#define RX_LED__0__INTCFG CYREG_PRT1_INTCFG
#define RX_LED__0__INTSTAT CYREG_PRT1_INTSTAT
#define RX_LED__0__MASK 0x02u
#define RX_LED__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RX_LED__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RX_LED__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RX_LED__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RX_LED__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RX_LED__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RX_LED__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RX_LED__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RX_LED__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RX_LED__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RX_LED__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RX_LED__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RX_LED__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RX_LED__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RX_LED__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RX_LED__0__PC CYREG_PRT1_PC
#define RX_LED__0__PC2 CYREG_PRT1_PC2
#define RX_LED__0__PORT 1u
#define RX_LED__0__PS CYREG_PRT1_PS
#define RX_LED__0__SHIFT 1
#define RX_LED__DR CYREG_PRT1_DR
#define RX_LED__INTCFG CYREG_PRT1_INTCFG
#define RX_LED__INTSTAT CYREG_PRT1_INTSTAT
#define RX_LED__MASK 0x02u
#define RX_LED__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RX_LED__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RX_LED__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RX_LED__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RX_LED__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RX_LED__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RX_LED__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RX_LED__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RX_LED__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RX_LED__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RX_LED__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RX_LED__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RX_LED__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RX_LED__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RX_LED__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RX_LED__PC CYREG_PRT1_PC
#define RX_LED__PC2 CYREG_PRT1_PC2
#define RX_LED__PORT 1u
#define RX_LED__PS CYREG_PRT1_PS
#define RX_LED__SHIFT 1

/* TX_LED */
#define TX_LED__0__DM__MASK 0x38000u
#define TX_LED__0__DM__SHIFT 15
#define TX_LED__0__DR CYREG_PRT1_DR
#define TX_LED__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define TX_LED__0__HSIOM_MASK 0x00F00000u
#define TX_LED__0__HSIOM_SHIFT 20u
#define TX_LED__0__INTCFG CYREG_PRT1_INTCFG
#define TX_LED__0__INTSTAT CYREG_PRT1_INTSTAT
#define TX_LED__0__MASK 0x20u
#define TX_LED__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define TX_LED__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define TX_LED__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define TX_LED__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define TX_LED__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define TX_LED__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define TX_LED__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define TX_LED__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define TX_LED__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define TX_LED__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define TX_LED__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define TX_LED__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define TX_LED__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define TX_LED__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define TX_LED__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define TX_LED__0__PC CYREG_PRT1_PC
#define TX_LED__0__PC2 CYREG_PRT1_PC2
#define TX_LED__0__PORT 1u
#define TX_LED__0__PS CYREG_PRT1_PS
#define TX_LED__0__SHIFT 5
#define TX_LED__DR CYREG_PRT1_DR
#define TX_LED__INTCFG CYREG_PRT1_INTCFG
#define TX_LED__INTSTAT CYREG_PRT1_INTSTAT
#define TX_LED__MASK 0x20u
#define TX_LED__PA__CFG0 CYREG_UDB_PA1_CFG0
#define TX_LED__PA__CFG1 CYREG_UDB_PA1_CFG1
#define TX_LED__PA__CFG10 CYREG_UDB_PA1_CFG10
#define TX_LED__PA__CFG11 CYREG_UDB_PA1_CFG11
#define TX_LED__PA__CFG12 CYREG_UDB_PA1_CFG12
#define TX_LED__PA__CFG13 CYREG_UDB_PA1_CFG13
#define TX_LED__PA__CFG14 CYREG_UDB_PA1_CFG14
#define TX_LED__PA__CFG2 CYREG_UDB_PA1_CFG2
#define TX_LED__PA__CFG3 CYREG_UDB_PA1_CFG3
#define TX_LED__PA__CFG4 CYREG_UDB_PA1_CFG4
#define TX_LED__PA__CFG5 CYREG_UDB_PA1_CFG5
#define TX_LED__PA__CFG6 CYREG_UDB_PA1_CFG6
#define TX_LED__PA__CFG7 CYREG_UDB_PA1_CFG7
#define TX_LED__PA__CFG8 CYREG_UDB_PA1_CFG8
#define TX_LED__PA__CFG9 CYREG_UDB_PA1_CFG9
#define TX_LED__PC CYREG_PRT1_PC
#define TX_LED__PC2 CYREG_PRT1_PC2
#define TX_LED__PORT 1u
#define TX_LED__PS CYREG_PRT1_PS
#define TX_LED__SHIFT 5

/* ChannelA */
#define ChannelA__0__DM__MASK 0x38u
#define ChannelA__0__DM__SHIFT 3
#define ChannelA__0__DR CYREG_PRT2_DR
#define ChannelA__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ChannelA__0__HSIOM_MASK 0x000000F0u
#define ChannelA__0__HSIOM_SHIFT 4u
#define ChannelA__0__INTCFG CYREG_PRT2_INTCFG
#define ChannelA__0__INTSTAT CYREG_PRT2_INTSTAT
#define ChannelA__0__MASK 0x02u
#define ChannelA__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ChannelA__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ChannelA__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ChannelA__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ChannelA__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ChannelA__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ChannelA__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ChannelA__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ChannelA__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ChannelA__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ChannelA__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ChannelA__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ChannelA__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ChannelA__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ChannelA__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ChannelA__0__PC CYREG_PRT2_PC
#define ChannelA__0__PC2 CYREG_PRT2_PC2
#define ChannelA__0__PORT 2u
#define ChannelA__0__PS CYREG_PRT2_PS
#define ChannelA__0__SHIFT 1
#define ChannelA__DR CYREG_PRT2_DR
#define ChannelA__INTCFG CYREG_PRT2_INTCFG
#define ChannelA__INTSTAT CYREG_PRT2_INTSTAT
#define ChannelA__MASK 0x02u
#define ChannelA__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ChannelA__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ChannelA__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ChannelA__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ChannelA__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ChannelA__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ChannelA__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ChannelA__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ChannelA__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ChannelA__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ChannelA__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ChannelA__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ChannelA__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ChannelA__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ChannelA__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ChannelA__PC CYREG_PRT2_PC
#define ChannelA__PC2 CYREG_PRT2_PC2
#define ChannelA__PORT 2u
#define ChannelA__PS CYREG_PRT2_PS
#define ChannelA__SHIFT 1

/* ChannelB */
#define ChannelB__0__DM__MASK 0x1C0u
#define ChannelB__0__DM__SHIFT 6
#define ChannelB__0__DR CYREG_PRT2_DR
#define ChannelB__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ChannelB__0__HSIOM_MASK 0x00000F00u
#define ChannelB__0__HSIOM_SHIFT 8u
#define ChannelB__0__INTCFG CYREG_PRT2_INTCFG
#define ChannelB__0__INTSTAT CYREG_PRT2_INTSTAT
#define ChannelB__0__MASK 0x04u
#define ChannelB__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ChannelB__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ChannelB__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ChannelB__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ChannelB__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ChannelB__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ChannelB__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ChannelB__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ChannelB__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ChannelB__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ChannelB__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ChannelB__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ChannelB__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ChannelB__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ChannelB__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ChannelB__0__PC CYREG_PRT2_PC
#define ChannelB__0__PC2 CYREG_PRT2_PC2
#define ChannelB__0__PORT 2u
#define ChannelB__0__PS CYREG_PRT2_PS
#define ChannelB__0__SHIFT 2
#define ChannelB__DR CYREG_PRT2_DR
#define ChannelB__INTCFG CYREG_PRT2_INTCFG
#define ChannelB__INTSTAT CYREG_PRT2_INTSTAT
#define ChannelB__MASK 0x04u
#define ChannelB__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ChannelB__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ChannelB__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ChannelB__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ChannelB__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ChannelB__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ChannelB__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ChannelB__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ChannelB__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ChannelB__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ChannelB__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ChannelB__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ChannelB__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ChannelB__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ChannelB__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ChannelB__PC CYREG_PRT2_PC
#define ChannelB__PC2 CYREG_PRT2_PC2
#define ChannelB__PORT 2u
#define ChannelB__PS CYREG_PRT2_PS
#define ChannelB__SHIFT 2

/* MotorPWM_PWMUDB */
#define MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define MotorPWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define MotorPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define MotorPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define MotorPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_00
#define MotorPWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define MotorPWM_PWMUDB_genblk8_stsreg__0__POS 0
#define MotorPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define MotorPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define MotorPWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define MotorPWM_PWMUDB_genblk8_stsreg__2__POS 2
#define MotorPWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define MotorPWM_PWMUDB_genblk8_stsreg__3__POS 3
#define MotorPWM_PWMUDB_genblk8_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define MotorPWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define MotorPWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define MotorPWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define MotorPWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_00
#define MotorPWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define MotorPWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define MotorPWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define MotorPWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_00
#define MotorPWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_00
#define MotorPWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define MotorPWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00

/* P0_2_LED */
#define P0_2_LED__0__DM__MASK 0x1C0u
#define P0_2_LED__0__DM__SHIFT 6
#define P0_2_LED__0__DR CYREG_PRT0_DR
#define P0_2_LED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_2_LED__0__HSIOM_MASK 0x00000F00u
#define P0_2_LED__0__HSIOM_SHIFT 8u
#define P0_2_LED__0__INTCFG CYREG_PRT0_INTCFG
#define P0_2_LED__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_2_LED__0__MASK 0x04u
#define P0_2_LED__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_2_LED__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_2_LED__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_2_LED__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_2_LED__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_2_LED__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_2_LED__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_2_LED__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_2_LED__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_2_LED__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_2_LED__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_2_LED__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_2_LED__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_2_LED__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_2_LED__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_2_LED__0__PC CYREG_PRT0_PC
#define P0_2_LED__0__PC2 CYREG_PRT0_PC2
#define P0_2_LED__0__PORT 0u
#define P0_2_LED__0__PS CYREG_PRT0_PS
#define P0_2_LED__0__SHIFT 2
#define P0_2_LED__DR CYREG_PRT0_DR
#define P0_2_LED__INTCFG CYREG_PRT0_INTCFG
#define P0_2_LED__INTSTAT CYREG_PRT0_INTSTAT
#define P0_2_LED__MASK 0x04u
#define P0_2_LED__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_2_LED__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_2_LED__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_2_LED__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_2_LED__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_2_LED__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_2_LED__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_2_LED__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_2_LED__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_2_LED__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_2_LED__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_2_LED__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_2_LED__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_2_LED__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_2_LED__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_2_LED__PC CYREG_PRT0_PC
#define P0_2_LED__PC2 CYREG_PRT0_PC2
#define P0_2_LED__PORT 0u
#define P0_2_LED__PS CYREG_PRT0_PS
#define P0_2_LED__SHIFT 2

/* PWMClock */
#define PWMClock__DIVIDER_MASK 0x0000FFFFu
#define PWMClock__ENABLE CYREG_CLK_DIVIDER_A01
#define PWMClock__ENABLE_MASK 0x80000000u
#define PWMClock__MASK 0x80000000u
#define PWMClock__REGISTER CYREG_CLK_DIVIDER_A01

/* TimerPin */
#define TimerPin__0__DM__MASK 0x07u
#define TimerPin__0__DM__SHIFT 0
#define TimerPin__0__DR CYREG_PRT0_DR
#define TimerPin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TimerPin__0__HSIOM_MASK 0x0000000Fu
#define TimerPin__0__HSIOM_SHIFT 0u
#define TimerPin__0__INTCFG CYREG_PRT0_INTCFG
#define TimerPin__0__INTSTAT CYREG_PRT0_INTSTAT
#define TimerPin__0__MASK 0x01u
#define TimerPin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TimerPin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TimerPin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TimerPin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TimerPin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TimerPin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TimerPin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TimerPin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TimerPin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TimerPin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TimerPin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TimerPin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TimerPin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TimerPin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TimerPin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TimerPin__0__PC CYREG_PRT0_PC
#define TimerPin__0__PC2 CYREG_PRT0_PC2
#define TimerPin__0__PORT 0u
#define TimerPin__0__PS CYREG_PRT0_PS
#define TimerPin__0__SHIFT 0
#define TimerPin__DR CYREG_PRT0_DR
#define TimerPin__INTCFG CYREG_PRT0_INTCFG
#define TimerPin__INTSTAT CYREG_PRT0_INTSTAT
#define TimerPin__MASK 0x01u
#define TimerPin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TimerPin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TimerPin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TimerPin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TimerPin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TimerPin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TimerPin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TimerPin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TimerPin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TimerPin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TimerPin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TimerPin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TimerPin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TimerPin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TimerPin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TimerPin__PC CYREG_PRT0_PC
#define TimerPin__PC2 CYREG_PRT0_PC2
#define TimerPin__PORT 0u
#define TimerPin__PS CYREG_PRT0_PS
#define TimerPin__SHIFT 0

/* Direction */
#define Direction__0__DM__MASK 0x38000u
#define Direction__0__DM__SHIFT 15
#define Direction__0__DR CYREG_PRT2_DR
#define Direction__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Direction__0__HSIOM_MASK 0x00F00000u
#define Direction__0__HSIOM_SHIFT 20u
#define Direction__0__INTCFG CYREG_PRT2_INTCFG
#define Direction__0__INTSTAT CYREG_PRT2_INTSTAT
#define Direction__0__MASK 0x20u
#define Direction__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Direction__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Direction__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Direction__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Direction__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Direction__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Direction__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Direction__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Direction__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Direction__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Direction__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Direction__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Direction__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Direction__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Direction__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Direction__0__PC CYREG_PRT2_PC
#define Direction__0__PC2 CYREG_PRT2_PC2
#define Direction__0__PORT 2u
#define Direction__0__PS CYREG_PRT2_PS
#define Direction__0__SHIFT 5
#define Direction__DR CYREG_PRT2_DR
#define Direction__INTCFG CYREG_PRT2_INTCFG
#define Direction__INTSTAT CYREG_PRT2_INTSTAT
#define Direction__MASK 0x20u
#define Direction__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Direction__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Direction__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Direction__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Direction__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Direction__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Direction__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Direction__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Direction__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Direction__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Direction__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Direction__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Direction__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Direction__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Direction__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Direction__PC CYREG_PRT2_PC
#define Direction__PC2 CYREG_PRT2_PC2
#define Direction__PORT 2u
#define Direction__PS CYREG_PRT2_PS
#define Direction__SHIFT 5

/* PWMOutput */
#define PWMOutput__0__DM__MASK 0x1C0000u
#define PWMOutput__0__DM__SHIFT 18
#define PWMOutput__0__DR CYREG_PRT2_DR
#define PWMOutput__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PWMOutput__0__HSIOM_MASK 0x0F000000u
#define PWMOutput__0__HSIOM_SHIFT 24u
#define PWMOutput__0__INTCFG CYREG_PRT2_INTCFG
#define PWMOutput__0__INTSTAT CYREG_PRT2_INTSTAT
#define PWMOutput__0__MASK 0x40u
#define PWMOutput__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define PWMOutput__0__OUT_SEL_SHIFT 12u
#define PWMOutput__0__OUT_SEL_VAL 2u
#define PWMOutput__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWMOutput__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWMOutput__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWMOutput__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWMOutput__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWMOutput__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWMOutput__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWMOutput__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWMOutput__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWMOutput__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWMOutput__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWMOutput__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWMOutput__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWMOutput__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWMOutput__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWMOutput__0__PC CYREG_PRT2_PC
#define PWMOutput__0__PC2 CYREG_PRT2_PC2
#define PWMOutput__0__PORT 2u
#define PWMOutput__0__PS CYREG_PRT2_PS
#define PWMOutput__0__SHIFT 6
#define PWMOutput__DR CYREG_PRT2_DR
#define PWMOutput__INTCFG CYREG_PRT2_INTCFG
#define PWMOutput__INTSTAT CYREG_PRT2_INTSTAT
#define PWMOutput__MASK 0x40u
#define PWMOutput__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWMOutput__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWMOutput__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWMOutput__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWMOutput__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWMOutput__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWMOutput__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWMOutput__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWMOutput__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWMOutput__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWMOutput__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWMOutput__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWMOutput__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWMOutput__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWMOutput__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWMOutput__PC CYREG_PRT2_PC
#define PWMOutput__PC2 CYREG_PRT2_PC2
#define PWMOutput__PORT 2u
#define PWMOutput__PS CYREG_PRT2_PS
#define PWMOutput__SHIFT 6

/* ModbusUART_rx */
#define ModbusUART_rx__0__DM__MASK 0x7000u
#define ModbusUART_rx__0__DM__SHIFT 12
#define ModbusUART_rx__0__DR CYREG_PRT0_DR
#define ModbusUART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ModbusUART_rx__0__HSIOM_MASK 0x000F0000u
#define ModbusUART_rx__0__HSIOM_SHIFT 16u
#define ModbusUART_rx__0__INTCFG CYREG_PRT0_INTCFG
#define ModbusUART_rx__0__INTSTAT CYREG_PRT0_INTSTAT
#define ModbusUART_rx__0__MASK 0x10u
#define ModbusUART_rx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ModbusUART_rx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ModbusUART_rx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ModbusUART_rx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ModbusUART_rx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ModbusUART_rx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ModbusUART_rx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ModbusUART_rx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ModbusUART_rx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ModbusUART_rx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ModbusUART_rx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ModbusUART_rx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ModbusUART_rx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ModbusUART_rx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ModbusUART_rx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ModbusUART_rx__0__PC CYREG_PRT0_PC
#define ModbusUART_rx__0__PC2 CYREG_PRT0_PC2
#define ModbusUART_rx__0__PORT 0u
#define ModbusUART_rx__0__PS CYREG_PRT0_PS
#define ModbusUART_rx__0__SHIFT 4
#define ModbusUART_rx__DR CYREG_PRT0_DR
#define ModbusUART_rx__INTCFG CYREG_PRT0_INTCFG
#define ModbusUART_rx__INTSTAT CYREG_PRT0_INTSTAT
#define ModbusUART_rx__MASK 0x10u
#define ModbusUART_rx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ModbusUART_rx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ModbusUART_rx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ModbusUART_rx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ModbusUART_rx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ModbusUART_rx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ModbusUART_rx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ModbusUART_rx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ModbusUART_rx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ModbusUART_rx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ModbusUART_rx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ModbusUART_rx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ModbusUART_rx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ModbusUART_rx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ModbusUART_rx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ModbusUART_rx__PC CYREG_PRT0_PC
#define ModbusUART_rx__PC2 CYREG_PRT0_PC2
#define ModbusUART_rx__PORT 0u
#define ModbusUART_rx__PS CYREG_PRT0_PS
#define ModbusUART_rx__SHIFT 4

/* ModbusUART_SCB */
#define ModbusUART_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define ModbusUART_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define ModbusUART_SCB__CTRL CYREG_SCB1_CTRL
#define ModbusUART_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define ModbusUART_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define ModbusUART_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define ModbusUART_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define ModbusUART_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define ModbusUART_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define ModbusUART_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define ModbusUART_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define ModbusUART_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define ModbusUART_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define ModbusUART_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define ModbusUART_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define ModbusUART_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define ModbusUART_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define ModbusUART_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define ModbusUART_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define ModbusUART_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define ModbusUART_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define ModbusUART_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define ModbusUART_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define ModbusUART_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define ModbusUART_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define ModbusUART_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define ModbusUART_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define ModbusUART_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define ModbusUART_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define ModbusUART_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define ModbusUART_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define ModbusUART_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define ModbusUART_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define ModbusUART_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define ModbusUART_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define ModbusUART_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define ModbusUART_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define ModbusUART_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define ModbusUART_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define ModbusUART_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define ModbusUART_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define ModbusUART_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define ModbusUART_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define ModbusUART_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define ModbusUART_SCB__INTR_M CYREG_SCB1_INTR_M
#define ModbusUART_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define ModbusUART_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define ModbusUART_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define ModbusUART_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define ModbusUART_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define ModbusUART_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define ModbusUART_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define ModbusUART_SCB__INTR_S CYREG_SCB1_INTR_S
#define ModbusUART_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define ModbusUART_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define ModbusUART_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define ModbusUART_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define ModbusUART_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define ModbusUART_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define ModbusUART_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define ModbusUART_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define ModbusUART_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define ModbusUART_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define ModbusUART_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define ModbusUART_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define ModbusUART_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define ModbusUART_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define ModbusUART_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define ModbusUART_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define ModbusUART_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define ModbusUART_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define ModbusUART_SCB__SS0_POSISTION 0u
#define ModbusUART_SCB__SS1_POSISTION 1u
#define ModbusUART_SCB__SS2_POSISTION 2u
#define ModbusUART_SCB__SS3_POSISTION 3u
#define ModbusUART_SCB__STATUS CYREG_SCB1_STATUS
#define ModbusUART_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define ModbusUART_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define ModbusUART_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define ModbusUART_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define ModbusUART_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define ModbusUART_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define ModbusUART_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define ModbusUART_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* ModbusUART_SCBCLK */
#define ModbusUART_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define ModbusUART_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define ModbusUART_SCBCLK__ENABLE_MASK 0x80000000u
#define ModbusUART_SCBCLK__MASK 0x80000000u
#define ModbusUART_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* ModbusUART_tx */
#define ModbusUART_tx__0__DM__MASK 0x38000u
#define ModbusUART_tx__0__DM__SHIFT 15
#define ModbusUART_tx__0__DR CYREG_PRT0_DR
#define ModbusUART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ModbusUART_tx__0__HSIOM_MASK 0x00F00000u
#define ModbusUART_tx__0__HSIOM_SHIFT 20u
#define ModbusUART_tx__0__INTCFG CYREG_PRT0_INTCFG
#define ModbusUART_tx__0__INTSTAT CYREG_PRT0_INTSTAT
#define ModbusUART_tx__0__MASK 0x20u
#define ModbusUART_tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define ModbusUART_tx__0__OUT_SEL_SHIFT 10u
#define ModbusUART_tx__0__OUT_SEL_VAL -1u
#define ModbusUART_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ModbusUART_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ModbusUART_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ModbusUART_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ModbusUART_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ModbusUART_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ModbusUART_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ModbusUART_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ModbusUART_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ModbusUART_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ModbusUART_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ModbusUART_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ModbusUART_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ModbusUART_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ModbusUART_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ModbusUART_tx__0__PC CYREG_PRT0_PC
#define ModbusUART_tx__0__PC2 CYREG_PRT0_PC2
#define ModbusUART_tx__0__PORT 0u
#define ModbusUART_tx__0__PS CYREG_PRT0_PS
#define ModbusUART_tx__0__SHIFT 5
#define ModbusUART_tx__DR CYREG_PRT0_DR
#define ModbusUART_tx__INTCFG CYREG_PRT0_INTCFG
#define ModbusUART_tx__INTSTAT CYREG_PRT0_INTSTAT
#define ModbusUART_tx__MASK 0x20u
#define ModbusUART_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ModbusUART_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ModbusUART_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ModbusUART_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ModbusUART_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ModbusUART_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ModbusUART_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ModbusUART_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ModbusUART_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ModbusUART_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ModbusUART_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ModbusUART_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ModbusUART_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ModbusUART_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ModbusUART_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ModbusUART_tx__PC CYREG_PRT0_PC
#define ModbusUART_tx__PC2 CYREG_PRT0_PC2
#define ModbusUART_tx__PORT 0u
#define ModbusUART_tx__PS CYREG_PRT0_PS
#define ModbusUART_tx__SHIFT 5

/* SpeedTimer_TimerUDB */
#define SpeedTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define SpeedTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define SpeedTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define SpeedTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define SpeedTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define SpeedTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define SpeedTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define SpeedTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define SpeedTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define SpeedTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_01
#define SpeedTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define SpeedTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_01
#define SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_01
#define SpeedTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define SpeedTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_UDB_W8_A0_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_UDB_W8_A1_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_UDB_W8_D0_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_UDB_W8_D1_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_UDB_W8_F0_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_UDB_W8_F1_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define SpeedTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01

/* timer_clock */
#define timer_clock__DIVIDER_MASK 0x0000FFFFu
#define timer_clock__ENABLE CYREG_CLK_DIVIDER_B01
#define timer_clock__ENABLE_MASK 0x80000000u
#define timer_clock__MASK 0x80000000u
#define timer_clock__REGISTER CYREG_CLK_DIVIDER_B01

/* writeEnable */
#define writeEnable__0__DM__MASK 0x07u
#define writeEnable__0__DM__SHIFT 0
#define writeEnable__0__DR CYREG_PRT2_DR
#define writeEnable__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define writeEnable__0__HSIOM_MASK 0x0000000Fu
#define writeEnable__0__HSIOM_SHIFT 0u
#define writeEnable__0__INTCFG CYREG_PRT2_INTCFG
#define writeEnable__0__INTSTAT CYREG_PRT2_INTSTAT
#define writeEnable__0__MASK 0x01u
#define writeEnable__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define writeEnable__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define writeEnable__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define writeEnable__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define writeEnable__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define writeEnable__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define writeEnable__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define writeEnable__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define writeEnable__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define writeEnable__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define writeEnable__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define writeEnable__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define writeEnable__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define writeEnable__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define writeEnable__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define writeEnable__0__PC CYREG_PRT2_PC
#define writeEnable__0__PC2 CYREG_PRT2_PC2
#define writeEnable__0__PORT 2u
#define writeEnable__0__PS CYREG_PRT2_PS
#define writeEnable__0__SHIFT 0
#define writeEnable__DR CYREG_PRT2_DR
#define writeEnable__INTCFG CYREG_PRT2_INTCFG
#define writeEnable__INTSTAT CYREG_PRT2_INTSTAT
#define writeEnable__MASK 0x01u
#define writeEnable__PA__CFG0 CYREG_UDB_PA2_CFG0
#define writeEnable__PA__CFG1 CYREG_UDB_PA2_CFG1
#define writeEnable__PA__CFG10 CYREG_UDB_PA2_CFG10
#define writeEnable__PA__CFG11 CYREG_UDB_PA2_CFG11
#define writeEnable__PA__CFG12 CYREG_UDB_PA2_CFG12
#define writeEnable__PA__CFG13 CYREG_UDB_PA2_CFG13
#define writeEnable__PA__CFG14 CYREG_UDB_PA2_CFG14
#define writeEnable__PA__CFG2 CYREG_UDB_PA2_CFG2
#define writeEnable__PA__CFG3 CYREG_UDB_PA2_CFG3
#define writeEnable__PA__CFG4 CYREG_UDB_PA2_CFG4
#define writeEnable__PA__CFG5 CYREG_UDB_PA2_CFG5
#define writeEnable__PA__CFG6 CYREG_UDB_PA2_CFG6
#define writeEnable__PA__CFG7 CYREG_UDB_PA2_CFG7
#define writeEnable__PA__CFG8 CYREG_UDB_PA2_CFG8
#define writeEnable__PA__CFG9 CYREG_UDB_PA2_CFG9
#define writeEnable__PC CYREG_PRT2_PC
#define writeEnable__PC2 CYREG_PRT2_PC2
#define writeEnable__PORT 2u
#define writeEnable__PS CYREG_PRT2_PS
#define writeEnable__SHIFT 0

/* EndOfMessage */
#define EndOfMessage__INTC_CLR_EN_REG CYREG_CM0_ICER
#define EndOfMessage__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define EndOfMessage__INTC_MASK 0x10000u
#define EndOfMessage__INTC_NUMBER 16u
#define EndOfMessage__INTC_PRIOR_MASK 0xC0u
#define EndOfMessage__INTC_PRIOR_NUM 0u
#define EndOfMessage__INTC_PRIOR_REG CYREG_CM0_IPR4
#define EndOfMessage__INTC_SET_EN_REG CYREG_CM0_ISER
#define EndOfMessage__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MessageTimer_cy_m0s8_tcpwm_1 */
#define MessageTimer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define MessageTimer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define MessageTimer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define MessageTimer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define MessageTimer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define MessageTimer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define MessageTimer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define MessageTimer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define MessageTimer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define MessageTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define MessageTimer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define MessageTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* SpeedInterrupt */
#define SpeedInterrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SpeedInterrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SpeedInterrupt__INTC_MASK 0x01u
#define SpeedInterrupt__INTC_NUMBER 0u
#define SpeedInterrupt__INTC_PRIOR_MASK 0xC0u
#define SpeedInterrupt__INTC_PRIOR_NUM 3u
#define SpeedInterrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define SpeedInterrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define SpeedInterrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MessageReceived */
#define MessageReceived__INTC_CLR_EN_REG CYREG_CM0_ICER
#define MessageReceived__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define MessageReceived__INTC_MASK 0x800u
#define MessageReceived__INTC_NUMBER 11u
#define MessageReceived__INTC_PRIOR_MASK 0xC0000000u
#define MessageReceived__INTC_PRIOR_NUM 0u
#define MessageReceived__INTC_PRIOR_REG CYREG_CM0_IPR2
#define MessageReceived__INTC_SET_EN_REG CYREG_CM0_ISER
#define MessageReceived__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MotorCurrentADC_cy_psoc4_sar */
#define MotorCurrentADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define MotorCurrentADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define MotorCurrentADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define MotorCurrentADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define MotorCurrentADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define MotorCurrentADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define MotorCurrentADC_cy_psoc4_sar__SAR_NUMBER 0u
#define MotorCurrentADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define MotorCurrentADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define MotorCurrentADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define MotorCurrentADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define MotorCurrentADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define MotorCurrentADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define MotorCurrentADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define MotorCurrentADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define MotorCurrentADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define MotorCurrentADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define MotorCurrentADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define MotorCurrentADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* MotorCurrentADC_intClock */
#define MotorCurrentADC_intClock__DIVIDER_MASK 0x0000FFFFu
#define MotorCurrentADC_intClock__ENABLE CYREG_CLK_DIVIDER_B00
#define MotorCurrentADC_intClock__ENABLE_MASK 0x80000000u
#define MotorCurrentADC_intClock__MASK 0x80000000u
#define MotorCurrentADC_intClock__REGISTER CYREG_CLK_DIVIDER_B00

/* MotorCurrentADC_IRQ */
#define MotorCurrentADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define MotorCurrentADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define MotorCurrentADC_IRQ__INTC_MASK 0x4000u
#define MotorCurrentADC_IRQ__INTC_NUMBER 14u
#define MotorCurrentADC_IRQ__INTC_PRIOR_MASK 0xC00000u
#define MotorCurrentADC_IRQ__INTC_PRIOR_NUM 3u
#define MotorCurrentADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define MotorCurrentADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define MotorCurrentADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MotorCurrentPin */
#define MotorCurrentPin__0__DM__MASK 0x7000u
#define MotorCurrentPin__0__DM__SHIFT 12
#define MotorCurrentPin__0__DR CYREG_PRT2_DR
#define MotorCurrentPin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define MotorCurrentPin__0__HSIOM_MASK 0x000F0000u
#define MotorCurrentPin__0__HSIOM_SHIFT 16u
#define MotorCurrentPin__0__INTCFG CYREG_PRT2_INTCFG
#define MotorCurrentPin__0__INTSTAT CYREG_PRT2_INTSTAT
#define MotorCurrentPin__0__MASK 0x10u
#define MotorCurrentPin__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MotorCurrentPin__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MotorCurrentPin__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MotorCurrentPin__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MotorCurrentPin__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MotorCurrentPin__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MotorCurrentPin__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MotorCurrentPin__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MotorCurrentPin__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MotorCurrentPin__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MotorCurrentPin__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MotorCurrentPin__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MotorCurrentPin__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MotorCurrentPin__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MotorCurrentPin__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MotorCurrentPin__0__PC CYREG_PRT2_PC
#define MotorCurrentPin__0__PC2 CYREG_PRT2_PC2
#define MotorCurrentPin__0__PORT 2u
#define MotorCurrentPin__0__PS CYREG_PRT2_PS
#define MotorCurrentPin__0__SHIFT 4
#define MotorCurrentPin__DR CYREG_PRT2_DR
#define MotorCurrentPin__INTCFG CYREG_PRT2_INTCFG
#define MotorCurrentPin__INTSTAT CYREG_PRT2_INTSTAT
#define MotorCurrentPin__MASK 0x10u
#define MotorCurrentPin__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MotorCurrentPin__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MotorCurrentPin__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MotorCurrentPin__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MotorCurrentPin__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MotorCurrentPin__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MotorCurrentPin__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MotorCurrentPin__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MotorCurrentPin__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MotorCurrentPin__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MotorCurrentPin__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MotorCurrentPin__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MotorCurrentPin__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MotorCurrentPin__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MotorCurrentPin__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MotorCurrentPin__PC CYREG_PRT2_PC
#define MotorCurrentPin__PC2 CYREG_PRT2_PC2
#define MotorCurrentPin__PORT 2u
#define MotorCurrentPin__PS CYREG_PRT2_PS
#define MotorCurrentPin__SHIFT 4

/* EncoderInterrupt */
#define EncoderInterrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define EncoderInterrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define EncoderInterrupt__INTC_MASK 0x04u
#define EncoderInterrupt__INTC_NUMBER 2u
#define EncoderInterrupt__INTC_PRIOR_MASK 0xC00000u
#define EncoderInterrupt__INTC_PRIOR_NUM 3u
#define EncoderInterrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define EncoderInterrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define EncoderInterrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MessageTimerClock */
#define MessageTimerClock__DIVIDER_MASK 0x0000FFFFu
#define MessageTimerClock__ENABLE CYREG_CLK_DIVIDER_C00
#define MessageTimerClock__ENABLE_MASK 0x80000000u
#define MessageTimerClock__MASK 0x80000000u
#define MessageTimerClock__REGISTER CYREG_CLK_DIVIDER_C00

/* EncoderInterruptPin */
#define EncoderInterruptPin__0__DM__MASK 0xE00u
#define EncoderInterruptPin__0__DM__SHIFT 9
#define EncoderInterruptPin__0__DR CYREG_PRT2_DR
#define EncoderInterruptPin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define EncoderInterruptPin__0__HSIOM_MASK 0x0000F000u
#define EncoderInterruptPin__0__HSIOM_SHIFT 12u
#define EncoderInterruptPin__0__INTCFG CYREG_PRT2_INTCFG
#define EncoderInterruptPin__0__INTSTAT CYREG_PRT2_INTSTAT
#define EncoderInterruptPin__0__MASK 0x08u
#define EncoderInterruptPin__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define EncoderInterruptPin__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define EncoderInterruptPin__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define EncoderInterruptPin__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define EncoderInterruptPin__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define EncoderInterruptPin__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define EncoderInterruptPin__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define EncoderInterruptPin__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define EncoderInterruptPin__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define EncoderInterruptPin__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define EncoderInterruptPin__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define EncoderInterruptPin__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define EncoderInterruptPin__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define EncoderInterruptPin__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define EncoderInterruptPin__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define EncoderInterruptPin__0__PC CYREG_PRT2_PC
#define EncoderInterruptPin__0__PC2 CYREG_PRT2_PC2
#define EncoderInterruptPin__0__PORT 2u
#define EncoderInterruptPin__0__PS CYREG_PRT2_PS
#define EncoderInterruptPin__0__SHIFT 3
#define EncoderInterruptPin__DR CYREG_PRT2_DR
#define EncoderInterruptPin__INTCFG CYREG_PRT2_INTCFG
#define EncoderInterruptPin__INTSTAT CYREG_PRT2_INTSTAT
#define EncoderInterruptPin__MASK 0x08u
#define EncoderInterruptPin__PA__CFG0 CYREG_UDB_PA2_CFG0
#define EncoderInterruptPin__PA__CFG1 CYREG_UDB_PA2_CFG1
#define EncoderInterruptPin__PA__CFG10 CYREG_UDB_PA2_CFG10
#define EncoderInterruptPin__PA__CFG11 CYREG_UDB_PA2_CFG11
#define EncoderInterruptPin__PA__CFG12 CYREG_UDB_PA2_CFG12
#define EncoderInterruptPin__PA__CFG13 CYREG_UDB_PA2_CFG13
#define EncoderInterruptPin__PA__CFG14 CYREG_UDB_PA2_CFG14
#define EncoderInterruptPin__PA__CFG2 CYREG_UDB_PA2_CFG2
#define EncoderInterruptPin__PA__CFG3 CYREG_UDB_PA2_CFG3
#define EncoderInterruptPin__PA__CFG4 CYREG_UDB_PA2_CFG4
#define EncoderInterruptPin__PA__CFG5 CYREG_UDB_PA2_CFG5
#define EncoderInterruptPin__PA__CFG6 CYREG_UDB_PA2_CFG6
#define EncoderInterruptPin__PA__CFG7 CYREG_UDB_PA2_CFG7
#define EncoderInterruptPin__PA__CFG8 CYREG_UDB_PA2_CFG8
#define EncoderInterruptPin__PA__CFG9 CYREG_UDB_PA2_CFG9
#define EncoderInterruptPin__PC CYREG_PRT2_PC
#define EncoderInterruptPin__PC2 CYREG_PRT2_PC2
#define EncoderInterruptPin__PORT 2u
#define EncoderInterruptPin__PS CYREG_PRT2_PS
#define EncoderInterruptPin__SHIFT 3
#define EncoderInterruptPin__SNAP CYREG_PRT2_INTSTAT

/* Miscellaneous */
#define CY_VERSION "PSoC Creator  3.1 Component Pack 1"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
