
heattreatment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f414  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  0800f5a4  0800f5a4  0001f5a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800facc  0800facc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800facc  0800facc  0001facc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fad4  0800fad4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800fad4  0800fad4  0001fad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800fadc  0800fadc  0001fadc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800fae4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006fc  20000070  0800fb54  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000076c  0800fb54  0002076c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f141  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b02  00000000  00000000  0003f1e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001928  00000000  00000000  00043ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001788  00000000  00000000  00045610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007048  00000000  00000000  00046d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021ee9  00000000  00000000  0004dde0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e25dd  00000000  00000000  0006fcc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001522a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dc4  00000000  00000000  001522f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f58c 	.word	0x0800f58c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800f58c 	.word	0x0800f58c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <ESPRXDataSeg>:
extern void W25qxx_EraseSector(uint32_t SectorAddr);

void ReadOnlineData(void);

void ESPRXDataSeg(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b088      	sub	sp, #32
 8000578:	af00      	add	r7, sp, #0
	uint16_t ReceivePLCData,ReceivePLCData2,ReceivePLCData3,ReceivePLCData4;
	uint16_t ReceivePLCData7;
	uint8_t ReceivePLCData11,ReceivePLCData12,ReceivePLCData13,ReceivePLCData14;
	uint8_t ReceivePLCData5,ReceivePLCData6,ReceivePLCData8,ReceivePLCData9,ReceivePLCData10;
	uint8_t UpdateOLdataMem  =0;
 800057a:	2300      	movs	r3, #0
 800057c:	77fb      	strb	r3, [r7, #31]
	uint8_t FlashWriteOLdata[10];
	if(!RxCompleteU2C1WIFI){return;}
 800057e:	4bb2      	ldr	r3, [pc, #712]	; (8000848 <ESPRXDataSeg+0x2d4>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	2b00      	cmp	r3, #0
 8000584:	f000 821d 	beq.w	80009c2 <ESPRXDataSeg+0x44e>
	RxCompleteU2C1WIFI=0;
 8000588:	4baf      	ldr	r3, [pc, #700]	; (8000848 <ESPRXDataSeg+0x2d4>)
 800058a:	2200      	movs	r2, #0
 800058c:	701a      	strb	r2, [r3, #0]

	ReceivePLCData  = Uart_rx_buffer[3]+(Uart_rx_buffer[2]*10)+(Uart_rx_buffer[1]*100)+(Uart_rx_buffer[0]*1000);//Metal Temperature set
 800058e:	4baf      	ldr	r3, [pc, #700]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000590:	78db      	ldrb	r3, [r3, #3]
 8000592:	b29a      	uxth	r2, r3
 8000594:	4bad      	ldr	r3, [pc, #692]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000596:	785b      	ldrb	r3, [r3, #1]
 8000598:	b29b      	uxth	r3, r3
 800059a:	4619      	mov	r1, r3
 800059c:	0089      	lsls	r1, r1, #2
 800059e:	440b      	add	r3, r1
 80005a0:	4619      	mov	r1, r3
 80005a2:	0088      	lsls	r0, r1, #2
 80005a4:	4619      	mov	r1, r3
 80005a6:	4603      	mov	r3, r0
 80005a8:	440b      	add	r3, r1
 80005aa:	009b      	lsls	r3, r3, #2
 80005ac:	b299      	uxth	r1, r3
 80005ae:	4ba7      	ldr	r3, [pc, #668]	; (800084c <ESPRXDataSeg+0x2d8>)
 80005b0:	789b      	ldrb	r3, [r3, #2]
 80005b2:	b29b      	uxth	r3, r3
 80005b4:	4618      	mov	r0, r3
 80005b6:	0080      	lsls	r0, r0, #2
 80005b8:	4403      	add	r3, r0
 80005ba:	005b      	lsls	r3, r3, #1
 80005bc:	b29b      	uxth	r3, r3
 80005be:	440b      	add	r3, r1
 80005c0:	b29b      	uxth	r3, r3
 80005c2:	4413      	add	r3, r2
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	4ba1      	ldr	r3, [pc, #644]	; (800084c <ESPRXDataSeg+0x2d8>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	4619      	mov	r1, r3
 80005ce:	0149      	lsls	r1, r1, #5
 80005d0:	1ac9      	subs	r1, r1, r3
 80005d2:	0089      	lsls	r1, r1, #2
 80005d4:	440b      	add	r3, r1
 80005d6:	00db      	lsls	r3, r3, #3
 80005d8:	b29b      	uxth	r3, r3
 80005da:	4413      	add	r3, r2
 80005dc:	83bb      	strh	r3, [r7, #28]
	ReceivePLCData2 = Uart_rx_buffer[7]+(Uart_rx_buffer[6]*10)+(Uart_rx_buffer[5]*100)+(Uart_rx_buffer[4]*1000);//Metal Temperature high set
 80005de:	4b9b      	ldr	r3, [pc, #620]	; (800084c <ESPRXDataSeg+0x2d8>)
 80005e0:	79db      	ldrb	r3, [r3, #7]
 80005e2:	b29a      	uxth	r2, r3
 80005e4:	4b99      	ldr	r3, [pc, #612]	; (800084c <ESPRXDataSeg+0x2d8>)
 80005e6:	795b      	ldrb	r3, [r3, #5]
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	4619      	mov	r1, r3
 80005ec:	0089      	lsls	r1, r1, #2
 80005ee:	440b      	add	r3, r1
 80005f0:	4619      	mov	r1, r3
 80005f2:	0088      	lsls	r0, r1, #2
 80005f4:	4619      	mov	r1, r3
 80005f6:	4603      	mov	r3, r0
 80005f8:	440b      	add	r3, r1
 80005fa:	009b      	lsls	r3, r3, #2
 80005fc:	b299      	uxth	r1, r3
 80005fe:	4b93      	ldr	r3, [pc, #588]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000600:	799b      	ldrb	r3, [r3, #6]
 8000602:	b29b      	uxth	r3, r3
 8000604:	4618      	mov	r0, r3
 8000606:	0080      	lsls	r0, r0, #2
 8000608:	4403      	add	r3, r0
 800060a:	005b      	lsls	r3, r3, #1
 800060c:	b29b      	uxth	r3, r3
 800060e:	440b      	add	r3, r1
 8000610:	b29b      	uxth	r3, r3
 8000612:	4413      	add	r3, r2
 8000614:	b29a      	uxth	r2, r3
 8000616:	4b8d      	ldr	r3, [pc, #564]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000618:	791b      	ldrb	r3, [r3, #4]
 800061a:	b29b      	uxth	r3, r3
 800061c:	4619      	mov	r1, r3
 800061e:	0149      	lsls	r1, r1, #5
 8000620:	1ac9      	subs	r1, r1, r3
 8000622:	0089      	lsls	r1, r1, #2
 8000624:	440b      	add	r3, r1
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	b29b      	uxth	r3, r3
 800062a:	4413      	add	r3, r2
 800062c:	837b      	strh	r3, [r7, #26]
	ReceivePLCData3 = Uart_rx_buffer[11]+(Uart_rx_buffer[10]*10)+(Uart_rx_buffer[9]*100)+(Uart_rx_buffer[8]*1000); //Metal Temperature Low set
 800062e:	4b87      	ldr	r3, [pc, #540]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000630:	7adb      	ldrb	r3, [r3, #11]
 8000632:	b29a      	uxth	r2, r3
 8000634:	4b85      	ldr	r3, [pc, #532]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000636:	7a5b      	ldrb	r3, [r3, #9]
 8000638:	b29b      	uxth	r3, r3
 800063a:	4619      	mov	r1, r3
 800063c:	0089      	lsls	r1, r1, #2
 800063e:	440b      	add	r3, r1
 8000640:	4619      	mov	r1, r3
 8000642:	0088      	lsls	r0, r1, #2
 8000644:	4619      	mov	r1, r3
 8000646:	4603      	mov	r3, r0
 8000648:	440b      	add	r3, r1
 800064a:	009b      	lsls	r3, r3, #2
 800064c:	b299      	uxth	r1, r3
 800064e:	4b7f      	ldr	r3, [pc, #508]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000650:	7a9b      	ldrb	r3, [r3, #10]
 8000652:	b29b      	uxth	r3, r3
 8000654:	4618      	mov	r0, r3
 8000656:	0080      	lsls	r0, r0, #2
 8000658:	4403      	add	r3, r0
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	b29b      	uxth	r3, r3
 800065e:	440b      	add	r3, r1
 8000660:	b29b      	uxth	r3, r3
 8000662:	4413      	add	r3, r2
 8000664:	b29a      	uxth	r2, r3
 8000666:	4b79      	ldr	r3, [pc, #484]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000668:	7a1b      	ldrb	r3, [r3, #8]
 800066a:	b29b      	uxth	r3, r3
 800066c:	4619      	mov	r1, r3
 800066e:	0149      	lsls	r1, r1, #5
 8000670:	1ac9      	subs	r1, r1, r3
 8000672:	0089      	lsls	r1, r1, #2
 8000674:	440b      	add	r3, r1
 8000676:	00db      	lsls	r3, r3, #3
 8000678:	b29b      	uxth	r3, r3
 800067a:	4413      	add	r3, r2
 800067c:	833b      	strh	r3, [r7, #24]
	ReceivePLCData4 = Uart_rx_buffer[15]+(Uart_rx_buffer[14]*10)+(Uart_rx_buffer[13]*100)+(Uart_rx_buffer[12]*1000);//Process Time
 800067e:	4b73      	ldr	r3, [pc, #460]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000680:	7bdb      	ldrb	r3, [r3, #15]
 8000682:	b29a      	uxth	r2, r3
 8000684:	4b71      	ldr	r3, [pc, #452]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000686:	7b5b      	ldrb	r3, [r3, #13]
 8000688:	b29b      	uxth	r3, r3
 800068a:	4619      	mov	r1, r3
 800068c:	0089      	lsls	r1, r1, #2
 800068e:	440b      	add	r3, r1
 8000690:	4619      	mov	r1, r3
 8000692:	0088      	lsls	r0, r1, #2
 8000694:	4619      	mov	r1, r3
 8000696:	4603      	mov	r3, r0
 8000698:	440b      	add	r3, r1
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	b299      	uxth	r1, r3
 800069e:	4b6b      	ldr	r3, [pc, #428]	; (800084c <ESPRXDataSeg+0x2d8>)
 80006a0:	7b9b      	ldrb	r3, [r3, #14]
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	4618      	mov	r0, r3
 80006a6:	0080      	lsls	r0, r0, #2
 80006a8:	4403      	add	r3, r0
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	440b      	add	r3, r1
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	4413      	add	r3, r2
 80006b4:	b29a      	uxth	r2, r3
 80006b6:	4b65      	ldr	r3, [pc, #404]	; (800084c <ESPRXDataSeg+0x2d8>)
 80006b8:	7b1b      	ldrb	r3, [r3, #12]
 80006ba:	b29b      	uxth	r3, r3
 80006bc:	4619      	mov	r1, r3
 80006be:	0149      	lsls	r1, r1, #5
 80006c0:	1ac9      	subs	r1, r1, r3
 80006c2:	0089      	lsls	r1, r1, #2
 80006c4:	440b      	add	r3, r1
 80006c6:	00db      	lsls	r3, r3, #3
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	4413      	add	r3, r2
 80006cc:	82fb      	strh	r3, [r7, #22]
	//Date,Month,Year
	ReceivePLCData5 = Uart_rx_buffer[17]+(Uart_rx_buffer[16]*10);//SW_Date
 80006ce:	4b5f      	ldr	r3, [pc, #380]	; (800084c <ESPRXDataSeg+0x2d8>)
 80006d0:	7c5a      	ldrb	r2, [r3, #17]
 80006d2:	4b5e      	ldr	r3, [pc, #376]	; (800084c <ESPRXDataSeg+0x2d8>)
 80006d4:	7c1b      	ldrb	r3, [r3, #16]
 80006d6:	4619      	mov	r1, r3
 80006d8:	0089      	lsls	r1, r1, #2
 80006da:	440b      	add	r3, r1
 80006dc:	005b      	lsls	r3, r3, #1
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	4413      	add	r3, r2
 80006e2:	757b      	strb	r3, [r7, #21]
	ReceivePLCData6 = Uart_rx_buffer[19]+(Uart_rx_buffer[18]*10);//SW_Month
 80006e4:	4b59      	ldr	r3, [pc, #356]	; (800084c <ESPRXDataSeg+0x2d8>)
 80006e6:	7cda      	ldrb	r2, [r3, #19]
 80006e8:	4b58      	ldr	r3, [pc, #352]	; (800084c <ESPRXDataSeg+0x2d8>)
 80006ea:	7c9b      	ldrb	r3, [r3, #18]
 80006ec:	4619      	mov	r1, r3
 80006ee:	0089      	lsls	r1, r1, #2
 80006f0:	440b      	add	r3, r1
 80006f2:	005b      	lsls	r3, r3, #1
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	4413      	add	r3, r2
 80006f8:	753b      	strb	r3, [r7, #20]
	ReceivePLCData7 = Uart_rx_buffer[23]+(Uart_rx_buffer[22]*10)+(Uart_rx_buffer[21]*100)+(Uart_rx_buffer[20]*1000);//SW_Year
 80006fa:	4b54      	ldr	r3, [pc, #336]	; (800084c <ESPRXDataSeg+0x2d8>)
 80006fc:	7ddb      	ldrb	r3, [r3, #23]
 80006fe:	b29a      	uxth	r2, r3
 8000700:	4b52      	ldr	r3, [pc, #328]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000702:	7d5b      	ldrb	r3, [r3, #21]
 8000704:	b29b      	uxth	r3, r3
 8000706:	4619      	mov	r1, r3
 8000708:	0089      	lsls	r1, r1, #2
 800070a:	440b      	add	r3, r1
 800070c:	4619      	mov	r1, r3
 800070e:	0088      	lsls	r0, r1, #2
 8000710:	4619      	mov	r1, r3
 8000712:	4603      	mov	r3, r0
 8000714:	440b      	add	r3, r1
 8000716:	009b      	lsls	r3, r3, #2
 8000718:	b299      	uxth	r1, r3
 800071a:	4b4c      	ldr	r3, [pc, #304]	; (800084c <ESPRXDataSeg+0x2d8>)
 800071c:	7d9b      	ldrb	r3, [r3, #22]
 800071e:	b29b      	uxth	r3, r3
 8000720:	4618      	mov	r0, r3
 8000722:	0080      	lsls	r0, r0, #2
 8000724:	4403      	add	r3, r0
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	b29b      	uxth	r3, r3
 800072a:	440b      	add	r3, r1
 800072c:	b29b      	uxth	r3, r3
 800072e:	4413      	add	r3, r2
 8000730:	b29a      	uxth	r2, r3
 8000732:	4b46      	ldr	r3, [pc, #280]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000734:	7d1b      	ldrb	r3, [r3, #20]
 8000736:	b29b      	uxth	r3, r3
 8000738:	4619      	mov	r1, r3
 800073a:	0149      	lsls	r1, r1, #5
 800073c:	1ac9      	subs	r1, r1, r3
 800073e:	0089      	lsls	r1, r1, #2
 8000740:	440b      	add	r3, r1
 8000742:	00db      	lsls	r3, r3, #3
 8000744:	b29b      	uxth	r3, r3
 8000746:	4413      	add	r3, r2
 8000748:	827b      	strh	r3, [r7, #18]
	ReceivePLCData8 = Uart_rx_buffer[25]+(Uart_rx_buffer[24]*10);//SW_Hour
 800074a:	4b40      	ldr	r3, [pc, #256]	; (800084c <ESPRXDataSeg+0x2d8>)
 800074c:	7e5a      	ldrb	r2, [r3, #25]
 800074e:	4b3f      	ldr	r3, [pc, #252]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000750:	7e1b      	ldrb	r3, [r3, #24]
 8000752:	4619      	mov	r1, r3
 8000754:	0089      	lsls	r1, r1, #2
 8000756:	440b      	add	r3, r1
 8000758:	005b      	lsls	r3, r3, #1
 800075a:	b2db      	uxtb	r3, r3
 800075c:	4413      	add	r3, r2
 800075e:	747b      	strb	r3, [r7, #17]
	ReceivePLCData9 = Uart_rx_buffer[27]+(Uart_rx_buffer[26]*10);//SW_Minute
 8000760:	4b3a      	ldr	r3, [pc, #232]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000762:	7eda      	ldrb	r2, [r3, #27]
 8000764:	4b39      	ldr	r3, [pc, #228]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000766:	7e9b      	ldrb	r3, [r3, #26]
 8000768:	4619      	mov	r1, r3
 800076a:	0089      	lsls	r1, r1, #2
 800076c:	440b      	add	r3, r1
 800076e:	005b      	lsls	r3, r3, #1
 8000770:	b2db      	uxtb	r3, r3
 8000772:	4413      	add	r3, r2
 8000774:	743b      	strb	r3, [r7, #16]
	//Currentshift_SW
	ReceivePLCData10 = Uart_rx_buffer[28];
 8000776:	4b35      	ldr	r3, [pc, #212]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000778:	7f1b      	ldrb	r3, [r3, #28]
 800077a:	73fb      	strb	r3, [r7, #15]
	ReceivePLCData11 = Uart_rx_buffer[30]+(Uart_rx_buffer[29]*10);//Hys +
 800077c:	4b33      	ldr	r3, [pc, #204]	; (800084c <ESPRXDataSeg+0x2d8>)
 800077e:	7f9a      	ldrb	r2, [r3, #30]
 8000780:	4b32      	ldr	r3, [pc, #200]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000782:	7f5b      	ldrb	r3, [r3, #29]
 8000784:	4619      	mov	r1, r3
 8000786:	0089      	lsls	r1, r1, #2
 8000788:	440b      	add	r3, r1
 800078a:	005b      	lsls	r3, r3, #1
 800078c:	b2db      	uxtb	r3, r3
 800078e:	4413      	add	r3, r2
 8000790:	73bb      	strb	r3, [r7, #14]
	ReceivePLCData12 = Uart_rx_buffer[32]+(Uart_rx_buffer[31]*10);//Hys -
 8000792:	4b2e      	ldr	r3, [pc, #184]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000794:	f893 2020 	ldrb.w	r2, [r3, #32]
 8000798:	4b2c      	ldr	r3, [pc, #176]	; (800084c <ESPRXDataSeg+0x2d8>)
 800079a:	7fdb      	ldrb	r3, [r3, #31]
 800079c:	4619      	mov	r1, r3
 800079e:	0089      	lsls	r1, r1, #2
 80007a0:	440b      	add	r3, r1
 80007a2:	005b      	lsls	r3, r3, #1
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	4413      	add	r3, r2
 80007a8:	737b      	strb	r3, [r7, #13]
	ReceivePLCData13 = Uart_rx_buffer[34]+(Uart_rx_buffer[33]*10);//Production reset status
 80007aa:	4b28      	ldr	r3, [pc, #160]	; (800084c <ESPRXDataSeg+0x2d8>)
 80007ac:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80007b0:	4b26      	ldr	r3, [pc, #152]	; (800084c <ESPRXDataSeg+0x2d8>)
 80007b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80007b6:	4619      	mov	r1, r3
 80007b8:	0089      	lsls	r1, r1, #2
 80007ba:	440b      	add	r3, r1
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	b2db      	uxtb	r3, r3
 80007c0:	4413      	add	r3, r2
 80007c2:	733b      	strb	r3, [r7, #12]
	ReceivePLCData14 = Uart_rx_buffer[36]+(Uart_rx_buffer[35]*10);//Entry Status
 80007c4:	4b21      	ldr	r3, [pc, #132]	; (800084c <ESPRXDataSeg+0x2d8>)
 80007c6:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80007ca:	4b20      	ldr	r3, [pc, #128]	; (800084c <ESPRXDataSeg+0x2d8>)
 80007cc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80007d0:	4619      	mov	r1, r3
 80007d2:	0089      	lsls	r1, r1, #2
 80007d4:	440b      	add	r3, r1
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	4413      	add	r3, r2
 80007dc:	72fb      	strb	r3, [r7, #11]

	SW_Hour = ReceivePLCData8;
 80007de:	4a1c      	ldr	r2, [pc, #112]	; (8000850 <ESPRXDataSeg+0x2dc>)
 80007e0:	7c7b      	ldrb	r3, [r7, #17]
 80007e2:	7013      	strb	r3, [r2, #0]
	SW_Minute = ReceivePLCData9;
 80007e4:	4a1b      	ldr	r2, [pc, #108]	; (8000854 <ESPRXDataSeg+0x2e0>)
 80007e6:	7c3b      	ldrb	r3, [r7, #16]
 80007e8:	7013      	strb	r3, [r2, #0]
	SW_Date = ReceivePLCData5;
 80007ea:	4a1b      	ldr	r2, [pc, #108]	; (8000858 <ESPRXDataSeg+0x2e4>)
 80007ec:	7d7b      	ldrb	r3, [r7, #21]
 80007ee:	7013      	strb	r3, [r2, #0]
	SW_Month = ReceivePLCData6;
 80007f0:	4a1a      	ldr	r2, [pc, #104]	; (800085c <ESPRXDataSeg+0x2e8>)
 80007f2:	7d3b      	ldrb	r3, [r7, #20]
 80007f4:	7013      	strb	r3, [r2, #0]
	SW_Year = 23;
 80007f6:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <ESPRXDataSeg+0x2ec>)
 80007f8:	2217      	movs	r2, #23
 80007fa:	701a      	strb	r2, [r3, #0]
	statusTCP = Uart_rx_buffer[53]+(Uart_rx_buffer[52]*10);
 80007fc:	4b13      	ldr	r3, [pc, #76]	; (800084c <ESPRXDataSeg+0x2d8>)
 80007fe:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8000802:	4b12      	ldr	r3, [pc, #72]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000804:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000808:	4619      	mov	r1, r3
 800080a:	0089      	lsls	r1, r1, #2
 800080c:	440b      	add	r3, r1
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	b2db      	uxtb	r3, r3
 8000812:	4413      	add	r3, r2
 8000814:	b2da      	uxtb	r2, r3
 8000816:	4b13      	ldr	r3, [pc, #76]	; (8000864 <ESPRXDataSeg+0x2f0>)
 8000818:	701a      	strb	r2, [r3, #0]
	skipIdTCP = Uart_rx_buffer[55]+(Uart_rx_buffer[54]*10);//generate id and skip id
 800081a:	4b0c      	ldr	r3, [pc, #48]	; (800084c <ESPRXDataSeg+0x2d8>)
 800081c:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 8000820:	4b0a      	ldr	r3, [pc, #40]	; (800084c <ESPRXDataSeg+0x2d8>)
 8000822:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8000826:	4619      	mov	r1, r3
 8000828:	0089      	lsls	r1, r1, #2
 800082a:	440b      	add	r3, r1
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	b2db      	uxtb	r3, r3
 8000830:	4413      	add	r3, r2
 8000832:	b2da      	uxtb	r2, r3
 8000834:	4b0c      	ldr	r3, [pc, #48]	; (8000868 <ESPRXDataSeg+0x2f4>)
 8000836:	701a      	strb	r2, [r3, #0]

	if((ReceivePLCData != 0)&&(temperatureSetOL != ReceivePLCData)&&(ReceivePLCData<5000))
 8000838:	8bbb      	ldrh	r3, [r7, #28]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d023      	beq.n	8000886 <ESPRXDataSeg+0x312>
 800083e:	4b0b      	ldr	r3, [pc, #44]	; (800086c <ESPRXDataSeg+0x2f8>)
 8000840:	881b      	ldrh	r3, [r3, #0]
 8000842:	8bba      	ldrh	r2, [r7, #28]
 8000844:	429a      	cmp	r2, r3
 8000846:	e013      	b.n	8000870 <ESPRXDataSeg+0x2fc>
 8000848:	200000d7 	.word	0x200000d7
 800084c:	2000008c 	.word	0x2000008c
 8000850:	200000da 	.word	0x200000da
 8000854:	200000db 	.word	0x200000db
 8000858:	200000dc 	.word	0x200000dc
 800085c:	200000dd 	.word	0x200000dd
 8000860:	200000de 	.word	0x200000de
 8000864:	20000608 	.word	0x20000608
 8000868:	20000609 	.word	0x20000609
 800086c:	200000e0 	.word	0x200000e0
 8000870:	d009      	beq.n	8000886 <ESPRXDataSeg+0x312>
 8000872:	8bbb      	ldrh	r3, [r7, #28]
 8000874:	f241 3287 	movw	r2, #4999	; 0x1387
 8000878:	4293      	cmp	r3, r2
 800087a:	d804      	bhi.n	8000886 <ESPRXDataSeg+0x312>
	{
		temperatureSetOL = ReceivePLCData;
 800087c:	4a53      	ldr	r2, [pc, #332]	; (80009cc <ESPRXDataSeg+0x458>)
 800087e:	8bbb      	ldrh	r3, [r7, #28]
 8000880:	8013      	strh	r3, [r2, #0]
		UpdateOLdataMem  =1;
 8000882:	2301      	movs	r3, #1
 8000884:	77fb      	strb	r3, [r7, #31]
	}
	if((ReceivePLCData2 != 0)&&(temperaturehighSetOL != ReceivePLCData2)&&(ReceivePLCData2<5000))
 8000886:	8b7b      	ldrh	r3, [r7, #26]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d00e      	beq.n	80008aa <ESPRXDataSeg+0x336>
 800088c:	4b50      	ldr	r3, [pc, #320]	; (80009d0 <ESPRXDataSeg+0x45c>)
 800088e:	881b      	ldrh	r3, [r3, #0]
 8000890:	8b7a      	ldrh	r2, [r7, #26]
 8000892:	429a      	cmp	r2, r3
 8000894:	d009      	beq.n	80008aa <ESPRXDataSeg+0x336>
 8000896:	8b7b      	ldrh	r3, [r7, #26]
 8000898:	f241 3287 	movw	r2, #4999	; 0x1387
 800089c:	4293      	cmp	r3, r2
 800089e:	d804      	bhi.n	80008aa <ESPRXDataSeg+0x336>
	{
		temperaturehighSetOL = ReceivePLCData2;
 80008a0:	4a4b      	ldr	r2, [pc, #300]	; (80009d0 <ESPRXDataSeg+0x45c>)
 80008a2:	8b7b      	ldrh	r3, [r7, #26]
 80008a4:	8013      	strh	r3, [r2, #0]
		UpdateOLdataMem  =1;
 80008a6:	2301      	movs	r3, #1
 80008a8:	77fb      	strb	r3, [r7, #31]
	}
	if((ReceivePLCData3 != 0)&&(temperatureLowSetOL != ReceivePLCData3)&&(ReceivePLCData3<5000))
 80008aa:	8b3b      	ldrh	r3, [r7, #24]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d00e      	beq.n	80008ce <ESPRXDataSeg+0x35a>
 80008b0:	4b48      	ldr	r3, [pc, #288]	; (80009d4 <ESPRXDataSeg+0x460>)
 80008b2:	881b      	ldrh	r3, [r3, #0]
 80008b4:	8b3a      	ldrh	r2, [r7, #24]
 80008b6:	429a      	cmp	r2, r3
 80008b8:	d009      	beq.n	80008ce <ESPRXDataSeg+0x35a>
 80008ba:	8b3b      	ldrh	r3, [r7, #24]
 80008bc:	f241 3287 	movw	r2, #4999	; 0x1387
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d804      	bhi.n	80008ce <ESPRXDataSeg+0x35a>
	{
		temperatureLowSetOL  = ReceivePLCData3;
 80008c4:	4a43      	ldr	r2, [pc, #268]	; (80009d4 <ESPRXDataSeg+0x460>)
 80008c6:	8b3b      	ldrh	r3, [r7, #24]
 80008c8:	8013      	strh	r3, [r2, #0]
		UpdateOLdataMem  =1;
 80008ca:	2301      	movs	r3, #1
 80008cc:	77fb      	strb	r3, [r7, #31]
	}
	if((ReceivePLCData4 != 0)&&(productiontimeSetOL != ReceivePLCData4)&&(ReceivePLCData4<5000))
 80008ce:	8afb      	ldrh	r3, [r7, #22]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d00e      	beq.n	80008f2 <ESPRXDataSeg+0x37e>
 80008d4:	4b40      	ldr	r3, [pc, #256]	; (80009d8 <ESPRXDataSeg+0x464>)
 80008d6:	881b      	ldrh	r3, [r3, #0]
 80008d8:	8afa      	ldrh	r2, [r7, #22]
 80008da:	429a      	cmp	r2, r3
 80008dc:	d009      	beq.n	80008f2 <ESPRXDataSeg+0x37e>
 80008de:	8afb      	ldrh	r3, [r7, #22]
 80008e0:	f241 3287 	movw	r2, #4999	; 0x1387
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d804      	bhi.n	80008f2 <ESPRXDataSeg+0x37e>
	{
		productiontimeSetOL  = ReceivePLCData4;
 80008e8:	4a3b      	ldr	r2, [pc, #236]	; (80009d8 <ESPRXDataSeg+0x464>)
 80008ea:	8afb      	ldrh	r3, [r7, #22]
 80008ec:	8013      	strh	r3, [r2, #0]
		UpdateOLdataMem  =1;
 80008ee:	2301      	movs	r3, #1
 80008f0:	77fb      	strb	r3, [r7, #31]
	}
	if((ReceivePLCData11 != 0) && (ReceivePLCData11 != productionhysPosSetOL)&&(ReceivePLCData11<=10))
 80008f2:	7bbb      	ldrb	r3, [r7, #14]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d00c      	beq.n	8000912 <ESPRXDataSeg+0x39e>
 80008f8:	4b38      	ldr	r3, [pc, #224]	; (80009dc <ESPRXDataSeg+0x468>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	7bba      	ldrb	r2, [r7, #14]
 80008fe:	429a      	cmp	r2, r3
 8000900:	d007      	beq.n	8000912 <ESPRXDataSeg+0x39e>
 8000902:	7bbb      	ldrb	r3, [r7, #14]
 8000904:	2b0a      	cmp	r3, #10
 8000906:	d804      	bhi.n	8000912 <ESPRXDataSeg+0x39e>
	{
		productionhysPosSetOL= ReceivePLCData11;
 8000908:	4a34      	ldr	r2, [pc, #208]	; (80009dc <ESPRXDataSeg+0x468>)
 800090a:	7bbb      	ldrb	r3, [r7, #14]
 800090c:	7013      	strb	r3, [r2, #0]
		UpdateOLdataMem  =1;
 800090e:	2301      	movs	r3, #1
 8000910:	77fb      	strb	r3, [r7, #31]
	}
	if((ReceivePLCData12 != 0) && (ReceivePLCData12 != productionhysNegSetOL)&&(ReceivePLCData12<=10))
 8000912:	7b7b      	ldrb	r3, [r7, #13]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d00c      	beq.n	8000932 <ESPRXDataSeg+0x3be>
 8000918:	4b31      	ldr	r3, [pc, #196]	; (80009e0 <ESPRXDataSeg+0x46c>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	7b7a      	ldrb	r2, [r7, #13]
 800091e:	429a      	cmp	r2, r3
 8000920:	d007      	beq.n	8000932 <ESPRXDataSeg+0x3be>
 8000922:	7b7b      	ldrb	r3, [r7, #13]
 8000924:	2b0a      	cmp	r3, #10
 8000926:	d804      	bhi.n	8000932 <ESPRXDataSeg+0x3be>
	{
		productionhysNegSetOL= ReceivePLCData12;
 8000928:	4a2d      	ldr	r2, [pc, #180]	; (80009e0 <ESPRXDataSeg+0x46c>)
 800092a:	7b7b      	ldrb	r3, [r7, #13]
 800092c:	7013      	strb	r3, [r2, #0]
		UpdateOLdataMem  =1;
 800092e:	2301      	movs	r3, #1
 8000930:	77fb      	strb	r3, [r7, #31]
	}
	SWCurrentShift		 = ReceivePLCData10;
 8000932:	4a2c      	ldr	r2, [pc, #176]	; (80009e4 <ESPRXDataSeg+0x470>)
 8000934:	7bfb      	ldrb	r3, [r7, #15]
 8000936:	7013      	strb	r3, [r2, #0]
	productChangeOL		 = ReceivePLCData13;
 8000938:	4a2b      	ldr	r2, [pc, #172]	; (80009e8 <ESPRXDataSeg+0x474>)
 800093a:	7b3b      	ldrb	r3, [r7, #12]
 800093c:	7013      	strb	r3, [r2, #0]
	alarmOnOff			 = ReceivePLCData14;
 800093e:	4a2b      	ldr	r2, [pc, #172]	; (80009ec <ESPRXDataSeg+0x478>)
 8000940:	7afb      	ldrb	r3, [r7, #11]
 8000942:	7013      	strb	r3, [r2, #0]

	if(UpdateOLdataMem  == 1)
 8000944:	7ffb      	ldrb	r3, [r7, #31]
 8000946:	2b01      	cmp	r3, #1
 8000948:	d13c      	bne.n	80009c4 <ESPRXDataSeg+0x450>
	{
		UpdateOLdataMem  =0;
 800094a:	2300      	movs	r3, #0
 800094c:	77fb      	strb	r3, [r7, #31]
		FlashWriteOLdata[0] = (uint8_t)temperatureSetOL&0x00ff;
 800094e:	4b1f      	ldr	r3, [pc, #124]	; (80009cc <ESPRXDataSeg+0x458>)
 8000950:	881b      	ldrh	r3, [r3, #0]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	703b      	strb	r3, [r7, #0]
		FlashWriteOLdata[1] = (uint8_t)(temperatureSetOL>>8)&0x00ff;
 8000956:	4b1d      	ldr	r3, [pc, #116]	; (80009cc <ESPRXDataSeg+0x458>)
 8000958:	881b      	ldrh	r3, [r3, #0]
 800095a:	0a1b      	lsrs	r3, r3, #8
 800095c:	b29b      	uxth	r3, r3
 800095e:	b2db      	uxtb	r3, r3
 8000960:	707b      	strb	r3, [r7, #1]
		FlashWriteOLdata[2] = (uint8_t)temperaturehighSetOL&0x00ff;
 8000962:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <ESPRXDataSeg+0x45c>)
 8000964:	881b      	ldrh	r3, [r3, #0]
 8000966:	b2db      	uxtb	r3, r3
 8000968:	70bb      	strb	r3, [r7, #2]
		FlashWriteOLdata[3] = (uint8_t)(temperaturehighSetOL>>8)&0x00ff;
 800096a:	4b19      	ldr	r3, [pc, #100]	; (80009d0 <ESPRXDataSeg+0x45c>)
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	0a1b      	lsrs	r3, r3, #8
 8000970:	b29b      	uxth	r3, r3
 8000972:	b2db      	uxtb	r3, r3
 8000974:	70fb      	strb	r3, [r7, #3]
		FlashWriteOLdata[4] = (uint8_t)temperatureLowSetOL&0x00ff;
 8000976:	4b17      	ldr	r3, [pc, #92]	; (80009d4 <ESPRXDataSeg+0x460>)
 8000978:	881b      	ldrh	r3, [r3, #0]
 800097a:	b2db      	uxtb	r3, r3
 800097c:	713b      	strb	r3, [r7, #4]
		FlashWriteOLdata[5] = (uint8_t)(temperatureLowSetOL>>8)&0x00ff;
 800097e:	4b15      	ldr	r3, [pc, #84]	; (80009d4 <ESPRXDataSeg+0x460>)
 8000980:	881b      	ldrh	r3, [r3, #0]
 8000982:	0a1b      	lsrs	r3, r3, #8
 8000984:	b29b      	uxth	r3, r3
 8000986:	b2db      	uxtb	r3, r3
 8000988:	717b      	strb	r3, [r7, #5]
		FlashWriteOLdata[6] = (uint8_t)productiontimeSetOL&0x00ff;
 800098a:	4b13      	ldr	r3, [pc, #76]	; (80009d8 <ESPRXDataSeg+0x464>)
 800098c:	881b      	ldrh	r3, [r3, #0]
 800098e:	b2db      	uxtb	r3, r3
 8000990:	71bb      	strb	r3, [r7, #6]
		FlashWriteOLdata[7] = (uint8_t)(productiontimeSetOL>>8)&0x00ff;
 8000992:	4b11      	ldr	r3, [pc, #68]	; (80009d8 <ESPRXDataSeg+0x464>)
 8000994:	881b      	ldrh	r3, [r3, #0]
 8000996:	0a1b      	lsrs	r3, r3, #8
 8000998:	b29b      	uxth	r3, r3
 800099a:	b2db      	uxtb	r3, r3
 800099c:	71fb      	strb	r3, [r7, #7]
		FlashWriteOLdata[8] = productionhysPosSetOL;
 800099e:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <ESPRXDataSeg+0x468>)
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	723b      	strb	r3, [r7, #8]
		FlashWriteOLdata[9] = productionhysNegSetOL;
 80009a4:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <ESPRXDataSeg+0x46c>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	727b      	strb	r3, [r7, #9]
		W25qxx_EraseSector(602);
 80009aa:	f240 205a 	movw	r0, #602	; 0x25a
 80009ae:	f002 fced 	bl	800338c <W25qxx_EraseSector>
		W25qxx_WriteSector(FlashWriteOLdata,602,0,10);
 80009b2:	4638      	mov	r0, r7
 80009b4:	230a      	movs	r3, #10
 80009b6:	2200      	movs	r2, #0
 80009b8:	f240 215a 	movw	r1, #602	; 0x25a
 80009bc:	f002 fdd8 	bl	8003570 <W25qxx_WriteSector>
 80009c0:	e000      	b.n	80009c4 <ESPRXDataSeg+0x450>
	if(!RxCompleteU2C1WIFI){return;}
 80009c2:	bf00      	nop
	}

}
 80009c4:	3720      	adds	r7, #32
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	200000e0 	.word	0x200000e0
 80009d0:	200000e2 	.word	0x200000e2
 80009d4:	200000e4 	.word	0x200000e4
 80009d8:	200000e6 	.word	0x200000e6
 80009dc:	200000e8 	.word	0x200000e8
 80009e0:	200000e9 	.word	0x200000e9
 80009e4:	200000ea 	.word	0x200000ea
 80009e8:	200000eb 	.word	0x200000eb
 80009ec:	200000d9 	.word	0x200000d9

080009f0 <ReadOnlineData>:

void ReadOnlineData(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
	uint8_t FlashReadOLdata[10];
	W25qxx_ReadSector(FlashReadOLdata,602,0,10);
 80009f6:	1d38      	adds	r0, r7, #4
 80009f8:	230a      	movs	r3, #10
 80009fa:	2200      	movs	r2, #0
 80009fc:	f240 215a 	movw	r1, #602	; 0x25a
 8000a00:	f002 fe96 	bl	8003730 <W25qxx_ReadSector>
	temperatureSetOL 		= (FlashReadOLdata[1]<<8|FlashReadOLdata[0]);
 8000a04:	797b      	ldrb	r3, [r7, #5]
 8000a06:	021b      	lsls	r3, r3, #8
 8000a08:	b21a      	sxth	r2, r3
 8000a0a:	793b      	ldrb	r3, [r7, #4]
 8000a0c:	b21b      	sxth	r3, r3
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	b21b      	sxth	r3, r3
 8000a12:	b29a      	uxth	r2, r3
 8000a14:	4b14      	ldr	r3, [pc, #80]	; (8000a68 <ReadOnlineData+0x78>)
 8000a16:	801a      	strh	r2, [r3, #0]
	temperaturehighSetOL 	= (FlashReadOLdata[3]<<8|FlashReadOLdata[2]);
 8000a18:	79fb      	ldrb	r3, [r7, #7]
 8000a1a:	021b      	lsls	r3, r3, #8
 8000a1c:	b21a      	sxth	r2, r3
 8000a1e:	79bb      	ldrb	r3, [r7, #6]
 8000a20:	b21b      	sxth	r3, r3
 8000a22:	4313      	orrs	r3, r2
 8000a24:	b21b      	sxth	r3, r3
 8000a26:	b29a      	uxth	r2, r3
 8000a28:	4b10      	ldr	r3, [pc, #64]	; (8000a6c <ReadOnlineData+0x7c>)
 8000a2a:	801a      	strh	r2, [r3, #0]
	temperatureLowSetOL 	= (FlashReadOLdata[5]<<8|FlashReadOLdata[4]);
 8000a2c:	7a7b      	ldrb	r3, [r7, #9]
 8000a2e:	021b      	lsls	r3, r3, #8
 8000a30:	b21a      	sxth	r2, r3
 8000a32:	7a3b      	ldrb	r3, [r7, #8]
 8000a34:	b21b      	sxth	r3, r3
 8000a36:	4313      	orrs	r3, r2
 8000a38:	b21b      	sxth	r3, r3
 8000a3a:	b29a      	uxth	r2, r3
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <ReadOnlineData+0x80>)
 8000a3e:	801a      	strh	r2, [r3, #0]
	productiontimeSetOL 	= (FlashReadOLdata[7]<<8|FlashReadOLdata[6]);
 8000a40:	7afb      	ldrb	r3, [r7, #11]
 8000a42:	021b      	lsls	r3, r3, #8
 8000a44:	b21a      	sxth	r2, r3
 8000a46:	7abb      	ldrb	r3, [r7, #10]
 8000a48:	b21b      	sxth	r3, r3
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	b21b      	sxth	r3, r3
 8000a4e:	b29a      	uxth	r2, r3
 8000a50:	4b08      	ldr	r3, [pc, #32]	; (8000a74 <ReadOnlineData+0x84>)
 8000a52:	801a      	strh	r2, [r3, #0]
	productionhysPosSetOL 	= FlashReadOLdata[8];
 8000a54:	7b3a      	ldrb	r2, [r7, #12]
 8000a56:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <ReadOnlineData+0x88>)
 8000a58:	701a      	strb	r2, [r3, #0]
	productionhysNegSetOL   = FlashReadOLdata[9];
 8000a5a:	7b7a      	ldrb	r2, [r7, #13]
 8000a5c:	4b07      	ldr	r3, [pc, #28]	; (8000a7c <ReadOnlineData+0x8c>)
 8000a5e:	701a      	strb	r2, [r3, #0]
}
 8000a60:	bf00      	nop
 8000a62:	3710      	adds	r7, #16
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	200000e0 	.word	0x200000e0
 8000a6c:	200000e2 	.word	0x200000e2
 8000a70:	200000e4 	.word	0x200000e4
 8000a74:	200000e6 	.word	0x200000e6
 8000a78:	200000e8 	.word	0x200000e8
 8000a7c:	200000e9 	.word	0x200000e9

08000a80 <ESPRxDecoder>:


void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	460a      	mov	r2, r1
 8000a8a:	71fb      	strb	r3, [r7, #7]
 8000a8c:	4613      	mov	r3, r2
 8000a8e:	71bb      	strb	r3, [r7, #6]

   static unsigned char Error_Retry;
	 switch(Rxseqdecoder)
 8000a90:	79bb      	ldrb	r3, [r7, #6]
 8000a92:	3b01      	subs	r3, #1
 8000a94:	2b07      	cmp	r3, #7
 8000a96:	f201 80d4 	bhi.w	8001c42 <ESPRxDecoder+0x11c2>
 8000a9a:	a201      	add	r2, pc, #4	; (adr r2, 8000aa0 <ESPRxDecoder+0x20>)
 8000a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aa0:	08000ac1 	.word	0x08000ac1
 8000aa4:	08000bdd 	.word	0x08000bdd
 8000aa8:	08000c1b 	.word	0x08000c1b
 8000aac:	08000e11 	.word	0x08000e11
 8000ab0:	08000e4f 	.word	0x08000e4f
 8000ab4:	08001061 	.word	0x08001061
 8000ab8:	0800108d 	.word	0x0800108d
 8000abc:	08001c0d 	.word	0x08001c0d
	   {
	   	case 1:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8000ac0:	79fb      	ldrb	r3, [r7, #7]
 8000ac2:	2b4f      	cmp	r3, #79	; 0x4f
 8000ac4:	d107      	bne.n	8000ad6 <ESPRxDecoder+0x56>
 8000ac6:	4b91      	ldr	r3, [pc, #580]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d103      	bne.n	8000ad6 <ESPRxDecoder+0x56>
			 {
			 	bufferptr=1;
 8000ace:	4b8f      	ldr	r3, [pc, #572]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	701a      	strb	r2, [r3, #0]
 8000ad4:	e014      	b.n	8000b00 <ESPRxDecoder+0x80>
			 }
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	2b4b      	cmp	r3, #75	; 0x4b
 8000ada:	d111      	bne.n	8000b00 <ESPRxDecoder+0x80>
 8000adc:	4b8b      	ldr	r3, [pc, #556]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d10d      	bne.n	8000b00 <ESPRxDecoder+0x80>
			 {
			 	bufferptr=0;
 8000ae4:	4b89      	ldr	r3, [pc, #548]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	701a      	strb	r2, [r3, #0]
			 	wifi_command=30;
 8000aea:	4b89      	ldr	r3, [pc, #548]	; (8000d10 <ESPRxDecoder+0x290>)
 8000aec:	221e      	movs	r2, #30
 8000aee:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000af0:	2300      	movs	r3, #0
 8000af2:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 8000af4:	4b86      	ldr	r3, [pc, #536]	; (8000d10 <ESPRxDecoder+0x290>)
 8000af6:	221e      	movs	r2, #30
 8000af8:	701a      	strb	r2, [r3, #0]
//				WifiStatusVar = 1;
				Check_CWMODE_For_Hang=0;
 8000afa:	4b86      	ldr	r3, [pc, #536]	; (8000d14 <ESPRxDecoder+0x294>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	701a      	strb	r2, [r3, #0]
			 }
			 else{;}

			 if((Rxwifi_data=='n')&&(bufferptr==0))
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	2b6e      	cmp	r3, #110	; 0x6e
 8000b04:	d107      	bne.n	8000b16 <ESPRxDecoder+0x96>
 8000b06:	4b81      	ldr	r3, [pc, #516]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d103      	bne.n	8000b16 <ESPRxDecoder+0x96>
			 {
			 	bufferptr=1;
 8000b0e:	4b7f      	ldr	r3, [pc, #508]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b10:	2201      	movs	r2, #1
 8000b12:	701a      	strb	r2, [r3, #0]
 8000b14:	e060      	b.n	8000bd8 <ESPRxDecoder+0x158>
			 }
			 else if((Rxwifi_data=='o')&&(bufferptr==1))
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	2b6f      	cmp	r3, #111	; 0x6f
 8000b1a:	d107      	bne.n	8000b2c <ESPRxDecoder+0xac>
 8000b1c:	4b7b      	ldr	r3, [pc, #492]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d103      	bne.n	8000b2c <ESPRxDecoder+0xac>
			 {
			 	bufferptr=2;
 8000b24:	4b79      	ldr	r3, [pc, #484]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b26:	2202      	movs	r2, #2
 8000b28:	701a      	strb	r2, [r3, #0]
 8000b2a:	e055      	b.n	8000bd8 <ESPRxDecoder+0x158>
			 }
			 else if(bufferptr==2)
 8000b2c:	4b77      	ldr	r3, [pc, #476]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2b02      	cmp	r3, #2
 8000b32:	d104      	bne.n	8000b3e <ESPRxDecoder+0xbe>
			 {
			 	bufferptr=3;
 8000b34:	4b75      	ldr	r3, [pc, #468]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b36:	2203      	movs	r2, #3
 8000b38:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
				wifi_command=30;
				Check_CWMODE_For_Hang=0;
			 }
			 else{;}
		break;
 8000b3a:	f001 b884 	b.w	8001c46 <ESPRxDecoder+0x11c6>
			 else if((Rxwifi_data=='c')&&(bufferptr==3))
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	2b63      	cmp	r3, #99	; 0x63
 8000b42:	d107      	bne.n	8000b54 <ESPRxDecoder+0xd4>
 8000b44:	4b71      	ldr	r3, [pc, #452]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	2b03      	cmp	r3, #3
 8000b4a:	d103      	bne.n	8000b54 <ESPRxDecoder+0xd4>
			 	bufferptr=4;
 8000b4c:	4b6f      	ldr	r3, [pc, #444]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b4e:	2204      	movs	r2, #4
 8000b50:	701a      	strb	r2, [r3, #0]
 8000b52:	e041      	b.n	8000bd8 <ESPRxDecoder+0x158>
			 else if((Rxwifi_data=='h')&&(bufferptr==4))
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	2b68      	cmp	r3, #104	; 0x68
 8000b58:	d107      	bne.n	8000b6a <ESPRxDecoder+0xea>
 8000b5a:	4b6c      	ldr	r3, [pc, #432]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b04      	cmp	r3, #4
 8000b60:	d103      	bne.n	8000b6a <ESPRxDecoder+0xea>
			 	bufferptr=5;
 8000b62:	4b6a      	ldr	r3, [pc, #424]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b64:	2205      	movs	r2, #5
 8000b66:	701a      	strb	r2, [r3, #0]
 8000b68:	e036      	b.n	8000bd8 <ESPRxDecoder+0x158>
			 else if((Rxwifi_data=='a')&&(bufferptr==5))
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	2b61      	cmp	r3, #97	; 0x61
 8000b6e:	d107      	bne.n	8000b80 <ESPRxDecoder+0x100>
 8000b70:	4b66      	ldr	r3, [pc, #408]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b05      	cmp	r3, #5
 8000b76:	d103      	bne.n	8000b80 <ESPRxDecoder+0x100>
			 	bufferptr=6;
 8000b78:	4b64      	ldr	r3, [pc, #400]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b7a:	2206      	movs	r2, #6
 8000b7c:	701a      	strb	r2, [r3, #0]
 8000b7e:	e02b      	b.n	8000bd8 <ESPRxDecoder+0x158>
			 else if((Rxwifi_data=='n')&&(bufferptr==6))
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	2b6e      	cmp	r3, #110	; 0x6e
 8000b84:	d107      	bne.n	8000b96 <ESPRxDecoder+0x116>
 8000b86:	4b61      	ldr	r3, [pc, #388]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b06      	cmp	r3, #6
 8000b8c:	d103      	bne.n	8000b96 <ESPRxDecoder+0x116>
			 	bufferptr=7;
 8000b8e:	4b5f      	ldr	r3, [pc, #380]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b90:	2207      	movs	r2, #7
 8000b92:	701a      	strb	r2, [r3, #0]
 8000b94:	e020      	b.n	8000bd8 <ESPRxDecoder+0x158>
			 else if((Rxwifi_data=='g')&&(bufferptr==7))
 8000b96:	79fb      	ldrb	r3, [r7, #7]
 8000b98:	2b67      	cmp	r3, #103	; 0x67
 8000b9a:	d107      	bne.n	8000bac <ESPRxDecoder+0x12c>
 8000b9c:	4b5b      	ldr	r3, [pc, #364]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b07      	cmp	r3, #7
 8000ba2:	d103      	bne.n	8000bac <ESPRxDecoder+0x12c>
			 	bufferptr=8;
 8000ba4:	4b59      	ldr	r3, [pc, #356]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000ba6:	2208      	movs	r2, #8
 8000ba8:	701a      	strb	r2, [r3, #0]
 8000baa:	e015      	b.n	8000bd8 <ESPRxDecoder+0x158>
			 else if((Rxwifi_data=='e')&&(bufferptr==8))
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	2b65      	cmp	r3, #101	; 0x65
 8000bb0:	f041 8049 	bne.w	8001c46 <ESPRxDecoder+0x11c6>
 8000bb4:	4b55      	ldr	r3, [pc, #340]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b08      	cmp	r3, #8
 8000bba:	f041 8044 	bne.w	8001c46 <ESPRxDecoder+0x11c6>
			 	bufferptr=0;
 8000bbe:	4b53      	ldr	r3, [pc, #332]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 8000bc8:	4b51      	ldr	r3, [pc, #324]	; (8000d10 <ESPRxDecoder+0x290>)
 8000bca:	221e      	movs	r2, #30
 8000bcc:	701a      	strb	r2, [r3, #0]
				Check_CWMODE_For_Hang=0;
 8000bce:	4b51      	ldr	r3, [pc, #324]	; (8000d14 <ESPRxDecoder+0x294>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	701a      	strb	r2, [r3, #0]
		break;
 8000bd4:	f001 b837 	b.w	8001c46 <ESPRxDecoder+0x11c6>
 8000bd8:	f001 b835 	b.w	8001c46 <ESPRxDecoder+0x11c6>
		case 2:
			if((Rxwifi_data=='O')&&(bufferptr==0))
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	2b4f      	cmp	r3, #79	; 0x4f
 8000be0:	d108      	bne.n	8000bf4 <ESPRxDecoder+0x174>
 8000be2:	4b4a      	ldr	r3, [pc, #296]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d104      	bne.n	8000bf4 <ESPRxDecoder+0x174>
			 {
			 	bufferptr=1;
 8000bea:	4b48      	ldr	r3, [pc, #288]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=49;
			 }
		break;
 8000bf0:	f001 b82b 	b.w	8001c4a <ESPRxDecoder+0x11ca>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	2b4b      	cmp	r3, #75	; 0x4b
 8000bf8:	f041 8027 	bne.w	8001c4a <ESPRxDecoder+0x11ca>
 8000bfc:	4b43      	ldr	r3, [pc, #268]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	f041 8022 	bne.w	8001c4a <ESPRxDecoder+0x11ca>
			 	bufferptr=0;
 8000c06:	4b41      	ldr	r3, [pc, #260]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	71bb      	strb	r3, [r7, #6]
				wifi_command=49;
 8000c10:	4b3f      	ldr	r3, [pc, #252]	; (8000d10 <ESPRxDecoder+0x290>)
 8000c12:	2231      	movs	r2, #49	; 0x31
 8000c14:	701a      	strb	r2, [r3, #0]
		break;
 8000c16:	f001 b818 	b.w	8001c4a <ESPRxDecoder+0x11ca>
		case 3:
			if((Rxwifi_data=='A')&&(bufferptr==0))
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	2b41      	cmp	r3, #65	; 0x41
 8000c1e:	d107      	bne.n	8000c30 <ESPRxDecoder+0x1b0>
 8000c20:	4b3a      	ldr	r3, [pc, #232]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d103      	bne.n	8000c30 <ESPRxDecoder+0x1b0>
			 {
			 	bufferptr=1;
 8000c28:	4b38      	ldr	r3, [pc, #224]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	701a      	strb	r2, [r3, #0]
 8000c2e:	e0a1      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='C')&&(bufferptr==1))
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	2b43      	cmp	r3, #67	; 0x43
 8000c34:	d107      	bne.n	8000c46 <ESPRxDecoder+0x1c6>
 8000c36:	4b35      	ldr	r3, [pc, #212]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d103      	bne.n	8000c46 <ESPRxDecoder+0x1c6>
			 {
			 	bufferptr=2;
 8000c3e:	4b33      	ldr	r3, [pc, #204]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c40:	2202      	movs	r2, #2
 8000c42:	701a      	strb	r2, [r3, #0]
 8000c44:	e096      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='C')&&(bufferptr==2))
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	2b43      	cmp	r3, #67	; 0x43
 8000c4a:	d107      	bne.n	8000c5c <ESPRxDecoder+0x1dc>
 8000c4c:	4b2f      	ldr	r3, [pc, #188]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b02      	cmp	r3, #2
 8000c52:	d103      	bne.n	8000c5c <ESPRxDecoder+0x1dc>
			 {
			 	bufferptr=3;
 8000c54:	4b2d      	ldr	r3, [pc, #180]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c56:	2203      	movs	r2, #3
 8000c58:	701a      	strb	r2, [r3, #0]
 8000c5a:	e08b      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }

			 else if((Rxwifi_data=='E')&&(bufferptr==3))
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	2b45      	cmp	r3, #69	; 0x45
 8000c60:	d107      	bne.n	8000c72 <ESPRxDecoder+0x1f2>
 8000c62:	4b2a      	ldr	r3, [pc, #168]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	2b03      	cmp	r3, #3
 8000c68:	d103      	bne.n	8000c72 <ESPRxDecoder+0x1f2>
			 {
			 	bufferptr=4;
 8000c6a:	4b28      	ldr	r3, [pc, #160]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c6c:	2204      	movs	r2, #4
 8000c6e:	701a      	strb	r2, [r3, #0]
 8000c70:	e080      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	2b45      	cmp	r3, #69	; 0x45
 8000c76:	d107      	bne.n	8000c88 <ESPRxDecoder+0x208>
 8000c78:	4b24      	ldr	r3, [pc, #144]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b04      	cmp	r3, #4
 8000c7e:	d103      	bne.n	8000c88 <ESPRxDecoder+0x208>
			 {
			 	bufferptr=5;
 8000c80:	4b22      	ldr	r3, [pc, #136]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c82:	2205      	movs	r2, #5
 8000c84:	701a      	strb	r2, [r3, #0]
 8000c86:	e075      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	2b44      	cmp	r3, #68	; 0x44
 8000c8c:	d107      	bne.n	8000c9e <ESPRxDecoder+0x21e>
 8000c8e:	4b1f      	ldr	r3, [pc, #124]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	2b05      	cmp	r3, #5
 8000c94:	d103      	bne.n	8000c9e <ESPRxDecoder+0x21e>
			 {
			 	bufferptr=6;
 8000c96:	4b1d      	ldr	r3, [pc, #116]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000c98:	2206      	movs	r2, #6
 8000c9a:	701a      	strb	r2, [r3, #0]
 8000c9c:	e06a      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==6))
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	2b4f      	cmp	r3, #79	; 0x4f
 8000ca2:	d107      	bne.n	8000cb4 <ESPRxDecoder+0x234>
 8000ca4:	4b19      	ldr	r3, [pc, #100]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b06      	cmp	r3, #6
 8000caa:	d103      	bne.n	8000cb4 <ESPRxDecoder+0x234>
			 {
			 	bufferptr=7;
 8000cac:	4b17      	ldr	r3, [pc, #92]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000cae:	2207      	movs	r2, #7
 8000cb0:	701a      	strb	r2, [r3, #0]
 8000cb2:	e05f      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='_')&&(bufferptr==7))
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	2b5f      	cmp	r3, #95	; 0x5f
 8000cb8:	d107      	bne.n	8000cca <ESPRxDecoder+0x24a>
 8000cba:	4b14      	ldr	r3, [pc, #80]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	2b07      	cmp	r3, #7
 8000cc0:	d103      	bne.n	8000cca <ESPRxDecoder+0x24a>
			 {
			 	bufferptr=8;
 8000cc2:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000cc4:	2208      	movs	r2, #8
 8000cc6:	701a      	strb	r2, [r3, #0]
 8000cc8:	e054      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==8))
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	2b45      	cmp	r3, #69	; 0x45
 8000cce:	d107      	bne.n	8000ce0 <ESPRxDecoder+0x260>
 8000cd0:	4b0e      	ldr	r3, [pc, #56]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b08      	cmp	r3, #8
 8000cd6:	d103      	bne.n	8000ce0 <ESPRxDecoder+0x260>
			 {
			 	bufferptr=9;
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000cda:	2209      	movs	r2, #9
 8000cdc:	701a      	strb	r2, [r3, #0]
 8000cde:	e049      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='D')&&(bufferptr==9))
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	2b44      	cmp	r3, #68	; 0x44
 8000ce4:	d107      	bne.n	8000cf6 <ESPRxDecoder+0x276>
 8000ce6:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	2b09      	cmp	r3, #9
 8000cec:	d103      	bne.n	8000cf6 <ESPRxDecoder+0x276>
			 {
			 	bufferptr=10;
 8000cee:	4b07      	ldr	r3, [pc, #28]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000cf0:	220a      	movs	r2, #10
 8000cf2:	701a      	strb	r2, [r3, #0]
 8000cf4:	e03e      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='I')&&(bufferptr==10))
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	2b49      	cmp	r3, #73	; 0x49
 8000cfa:	d10d      	bne.n	8000d18 <ESPRxDecoder+0x298>
 8000cfc:	4b03      	ldr	r3, [pc, #12]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b0a      	cmp	r3, #10
 8000d02:	d109      	bne.n	8000d18 <ESPRxDecoder+0x298>
			 {
			 	bufferptr=11;
 8000d04:	4b01      	ldr	r3, [pc, #4]	; (8000d0c <ESPRxDecoder+0x28c>)
 8000d06:	220b      	movs	r2, #11
 8000d08:	701a      	strb	r2, [r3, #0]
 8000d0a:	e033      	b.n	8000d74 <ESPRxDecoder+0x2f4>
 8000d0c:	2000074a 	.word	0x2000074a
 8000d10:	2000064c 	.word	0x2000064c
 8000d14:	2000074c 	.word	0x2000074c
			 }
			 else if((Rxwifi_data=='M')&&(bufferptr==11))
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	2b4d      	cmp	r3, #77	; 0x4d
 8000d1c:	d107      	bne.n	8000d2e <ESPRxDecoder+0x2ae>
 8000d1e:	4b94      	ldr	r3, [pc, #592]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b0b      	cmp	r3, #11
 8000d24:	d103      	bne.n	8000d2e <ESPRxDecoder+0x2ae>
			 {
			 	bufferptr=12;
 8000d26:	4b92      	ldr	r3, [pc, #584]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000d28:	220c      	movs	r2, #12
 8000d2a:	701a      	strb	r2, [r3, #0]
 8000d2c:	e022      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='A')&&(bufferptr==12))
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	2b41      	cmp	r3, #65	; 0x41
 8000d32:	d107      	bne.n	8000d44 <ESPRxDecoder+0x2c4>
 8000d34:	4b8e      	ldr	r3, [pc, #568]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b0c      	cmp	r3, #12
 8000d3a:	d103      	bne.n	8000d44 <ESPRxDecoder+0x2c4>
			 {
			 	bufferptr=13;
 8000d3c:	4b8c      	ldr	r3, [pc, #560]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000d3e:	220d      	movs	r2, #13
 8000d40:	701a      	strb	r2, [r3, #0]
 8000d42:	e017      	b.n	8000d74 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='X')&&(bufferptr==13))
 8000d44:	79fb      	ldrb	r3, [r7, #7]
 8000d46:	2b58      	cmp	r3, #88	; 0x58
 8000d48:	d114      	bne.n	8000d74 <ESPRxDecoder+0x2f4>
 8000d4a:	4b89      	ldr	r3, [pc, #548]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b0d      	cmp	r3, #13
 8000d50:	d110      	bne.n	8000d74 <ESPRxDecoder+0x2f4>
				 {
			 	bufferptr=0;
 8000d52:	4b87      	ldr	r3, [pc, #540]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000d58:	4b86      	ldr	r3, [pc, #536]	; (8000f74 <ESPRxDecoder+0x4f4>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000d62:	4b85      	ldr	r3, [pc, #532]	; (8000f78 <ESPRxDecoder+0x4f8>)
 8000d64:	2246      	movs	r2, #70	; 0x46
 8000d66:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000d68:	4b84      	ldr	r3, [pc, #528]	; (8000f7c <ESPRxDecoder+0x4fc>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000d6e:	4b84      	ldr	r3, [pc, #528]	; (8000f80 <ESPRxDecoder+0x500>)
 8000d70:	2201      	movs	r2, #1
 8000d72:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
				wifi_command=70;
				Error_Retry=0;
			 }	*/

			 if((Rxwifi_data=='N')&&(Err_bufferptr==0))
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	2b4e      	cmp	r3, #78	; 0x4e
 8000d78:	d107      	bne.n	8000d8a <ESPRxDecoder+0x30a>
 8000d7a:	4b7e      	ldr	r3, [pc, #504]	; (8000f74 <ESPRxDecoder+0x4f4>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d103      	bne.n	8000d8a <ESPRxDecoder+0x30a>
			 {
			 	Err_bufferptr=1;
 8000d82:	4b7c      	ldr	r3, [pc, #496]	; (8000f74 <ESPRxDecoder+0x4f4>)
 8000d84:	2201      	movs	r2, #1
 8000d86:	701a      	strb	r2, [r3, #0]
 8000d88:	e040      	b.n	8000e0c <ESPRxDecoder+0x38c>
			 }
			 else if((Rxwifi_data=='o')&&(Err_bufferptr==1))
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	2b6f      	cmp	r3, #111	; 0x6f
 8000d8e:	d107      	bne.n	8000da0 <ESPRxDecoder+0x320>
 8000d90:	4b78      	ldr	r3, [pc, #480]	; (8000f74 <ESPRxDecoder+0x4f4>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	d103      	bne.n	8000da0 <ESPRxDecoder+0x320>
			 {
			 	Err_bufferptr=2;
 8000d98:	4b76      	ldr	r3, [pc, #472]	; (8000f74 <ESPRxDecoder+0x4f4>)
 8000d9a:	2202      	movs	r2, #2
 8000d9c:	701a      	strb	r2, [r3, #0]
 8000d9e:	e035      	b.n	8000e0c <ESPRxDecoder+0x38c>
			 }
			 else if((Rxwifi_data=='A')&&(Err_bufferptr==2))
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	2b41      	cmp	r3, #65	; 0x41
 8000da4:	d107      	bne.n	8000db6 <ESPRxDecoder+0x336>
 8000da6:	4b73      	ldr	r3, [pc, #460]	; (8000f74 <ESPRxDecoder+0x4f4>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	2b02      	cmp	r3, #2
 8000dac:	d103      	bne.n	8000db6 <ESPRxDecoder+0x336>
			 {
			 	Err_bufferptr=3;
 8000dae:	4b71      	ldr	r3, [pc, #452]	; (8000f74 <ESPRxDecoder+0x4f4>)
 8000db0:	2203      	movs	r2, #3
 8000db2:	701a      	strb	r2, [r3, #0]
 8000db4:	e02a      	b.n	8000e0c <ESPRxDecoder+0x38c>
			 }
			 else if((Rxwifi_data=='P')&&(Err_bufferptr==3))
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	2b50      	cmp	r3, #80	; 0x50
 8000dba:	f040 8751 	bne.w	8001c60 <ESPRxDecoder+0x11e0>
 8000dbe:	4b6d      	ldr	r3, [pc, #436]	; (8000f74 <ESPRxDecoder+0x4f4>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b03      	cmp	r3, #3
 8000dc4:	f040 874c 	bne.w	8001c60 <ESPRxDecoder+0x11e0>
			 {
			 	Err_bufferptr=0;
 8000dc8:	4b6a      	ldr	r3, [pc, #424]	; (8000f74 <ESPRxDecoder+0x4f4>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000dce:	4b68      	ldr	r3, [pc, #416]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 3;
 8000dd8:	4b69      	ldr	r3, [pc, #420]	; (8000f80 <ESPRxDecoder+0x500>)
 8000dda:	2203      	movs	r2, #3
 8000ddc:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 8000dde:	4b67      	ldr	r3, [pc, #412]	; (8000f7c <ESPRxDecoder+0x4fc>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	3301      	adds	r3, #1
 8000de4:	b2da      	uxtb	r2, r3
 8000de6:	4b65      	ldr	r3, [pc, #404]	; (8000f7c <ESPRxDecoder+0x4fc>)
 8000de8:	701a      	strb	r2, [r3, #0]
 8000dea:	4b64      	ldr	r3, [pc, #400]	; (8000f7c <ESPRxDecoder+0x4fc>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	2b02      	cmp	r3, #2
 8000df0:	d804      	bhi.n	8000dfc <ESPRxDecoder+0x37c>
				{
				   wifi_command=50;
 8000df2:	4b61      	ldr	r3, [pc, #388]	; (8000f78 <ESPRxDecoder+0x4f8>)
 8000df4:	2232      	movs	r2, #50	; 0x32
 8000df6:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=10;
				   Error_Retry=0;
				}
			 }
		break;
 8000df8:	f000 bf32 	b.w	8001c60 <ESPRxDecoder+0x11e0>
				   wifi_command=10;
 8000dfc:	4b5e      	ldr	r3, [pc, #376]	; (8000f78 <ESPRxDecoder+0x4f8>)
 8000dfe:	220a      	movs	r2, #10
 8000e00:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8000e02:	4b5e      	ldr	r3, [pc, #376]	; (8000f7c <ESPRxDecoder+0x4fc>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	701a      	strb	r2, [r3, #0]
		break;
 8000e08:	f000 bf2a 	b.w	8001c60 <ESPRxDecoder+0x11e0>
 8000e0c:	f000 bf28 	b.w	8001c60 <ESPRxDecoder+0x11e0>
		case 4:	   //retry need to be added
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	2b4f      	cmp	r3, #79	; 0x4f
 8000e14:	d108      	bne.n	8000e28 <ESPRxDecoder+0x3a8>
 8000e16:	4b56      	ldr	r3, [pc, #344]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d104      	bne.n	8000e28 <ESPRxDecoder+0x3a8>
			 {
			 	bufferptr=1;
 8000e1e:	4b54      	ldr	r3, [pc, #336]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=80;
			 }
		break;
 8000e24:	f000 bf1e 	b.w	8001c64 <ESPRxDecoder+0x11e4>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	2b4b      	cmp	r3, #75	; 0x4b
 8000e2c:	f040 871a 	bne.w	8001c64 <ESPRxDecoder+0x11e4>
 8000e30:	4b4f      	ldr	r3, [pc, #316]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	f040 8715 	bne.w	8001c64 <ESPRxDecoder+0x11e4>
			 	bufferptr=0;
 8000e3a:	4b4d      	ldr	r3, [pc, #308]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	71bb      	strb	r3, [r7, #6]
				wifi_command=80;
 8000e44:	4b4c      	ldr	r3, [pc, #304]	; (8000f78 <ESPRxDecoder+0x4f8>)
 8000e46:	2250      	movs	r2, #80	; 0x50
 8000e48:	701a      	strb	r2, [r3, #0]
		break;
 8000e4a:	f000 bf0b 	b.w	8001c64 <ESPRxDecoder+0x11e4>
		case 5:

			if((Rxwifi_data=='C')&&(bufferptr==0))
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	2b43      	cmp	r3, #67	; 0x43
 8000e52:	d107      	bne.n	8000e64 <ESPRxDecoder+0x3e4>
 8000e54:	4b46      	ldr	r3, [pc, #280]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d103      	bne.n	8000e64 <ESPRxDecoder+0x3e4>
			 {
			 	bufferptr=1;
 8000e5c:	4b44      	ldr	r3, [pc, #272]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]
 8000e62:	e04e      	b.n	8000f02 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==1))
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	2b4f      	cmp	r3, #79	; 0x4f
 8000e68:	d107      	bne.n	8000e7a <ESPRxDecoder+0x3fa>
 8000e6a:	4b41      	ldr	r3, [pc, #260]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	2b01      	cmp	r3, #1
 8000e70:	d103      	bne.n	8000e7a <ESPRxDecoder+0x3fa>
			 {
			 	bufferptr=2;
 8000e72:	4b3f      	ldr	r3, [pc, #252]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000e74:	2202      	movs	r2, #2
 8000e76:	701a      	strb	r2, [r3, #0]
 8000e78:	e043      	b.n	8000f02 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==2))
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	2b4e      	cmp	r3, #78	; 0x4e
 8000e7e:	d107      	bne.n	8000e90 <ESPRxDecoder+0x410>
 8000e80:	4b3b      	ldr	r3, [pc, #236]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b02      	cmp	r3, #2
 8000e86:	d103      	bne.n	8000e90 <ESPRxDecoder+0x410>
			 {
			 	bufferptr=3;
 8000e88:	4b39      	ldr	r3, [pc, #228]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000e8a:	2203      	movs	r2, #3
 8000e8c:	701a      	strb	r2, [r3, #0]
 8000e8e:	e038      	b.n	8000f02 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==3))
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	2b4e      	cmp	r3, #78	; 0x4e
 8000e94:	d107      	bne.n	8000ea6 <ESPRxDecoder+0x426>
 8000e96:	4b36      	ldr	r3, [pc, #216]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	d103      	bne.n	8000ea6 <ESPRxDecoder+0x426>
			 {
			 	bufferptr=4;
 8000e9e:	4b34      	ldr	r3, [pc, #208]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000ea0:	2204      	movs	r2, #4
 8000ea2:	701a      	strb	r2, [r3, #0]
 8000ea4:	e02d      	b.n	8000f02 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	2b45      	cmp	r3, #69	; 0x45
 8000eaa:	d107      	bne.n	8000ebc <ESPRxDecoder+0x43c>
 8000eac:	4b30      	ldr	r3, [pc, #192]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b04      	cmp	r3, #4
 8000eb2:	d103      	bne.n	8000ebc <ESPRxDecoder+0x43c>
			 {
			 	bufferptr=5;
 8000eb4:	4b2e      	ldr	r3, [pc, #184]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000eb6:	2205      	movs	r2, #5
 8000eb8:	701a      	strb	r2, [r3, #0]
 8000eba:	e022      	b.n	8000f02 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='C')&&(bufferptr==5))
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	2b43      	cmp	r3, #67	; 0x43
 8000ec0:	d107      	bne.n	8000ed2 <ESPRxDecoder+0x452>
 8000ec2:	4b2b      	ldr	r3, [pc, #172]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b05      	cmp	r3, #5
 8000ec8:	d103      	bne.n	8000ed2 <ESPRxDecoder+0x452>
			 {
			 	bufferptr=6;
 8000eca:	4b29      	ldr	r3, [pc, #164]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000ecc:	2206      	movs	r2, #6
 8000ece:	701a      	strb	r2, [r3, #0]
 8000ed0:	e017      	b.n	8000f02 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='T')&&(bufferptr==6))
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	2b54      	cmp	r3, #84	; 0x54
 8000ed6:	d114      	bne.n	8000f02 <ESPRxDecoder+0x482>
 8000ed8:	4b25      	ldr	r3, [pc, #148]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	2b06      	cmp	r3, #6
 8000ede:	d110      	bne.n	8000f02 <ESPRxDecoder+0x482>
			 {
			 	Rxseqdecoder=0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8000ee4:	4b24      	ldr	r3, [pc, #144]	; (8000f78 <ESPRxDecoder+0x4f8>)
 8000ee6:	225a      	movs	r2, #90	; 0x5a
 8000ee8:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000eea:	4b21      	ldr	r3, [pc, #132]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000ef0:	4b22      	ldr	r3, [pc, #136]	; (8000f7c <ESPRxDecoder+0x4fc>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0; //wifi connected
 8000ef6:	4b1f      	ldr	r3, [pc, #124]	; (8000f74 <ESPRxDecoder+0x4f4>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
			   WifiDisplay = 2;
 8000efc:	4b20      	ldr	r3, [pc, #128]	; (8000f80 <ESPRxDecoder+0x500>)
 8000efe:	2202      	movs	r2, #2
 8000f00:	701a      	strb	r2, [r3, #0]
			 }
			 	if((Rxwifi_data=='L')&&(bufferptr==0))	  //linked
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	2b4c      	cmp	r3, #76	; 0x4c
 8000f06:	d107      	bne.n	8000f18 <ESPRxDecoder+0x498>
 8000f08:	4b19      	ldr	r3, [pc, #100]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d103      	bne.n	8000f18 <ESPRxDecoder+0x498>
			 {
			 	bufferptr=1;
 8000f10:	4b17      	ldr	r3, [pc, #92]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000f12:	2201      	movs	r2, #1
 8000f14:	701a      	strb	r2, [r3, #0]
 8000f16:	e04a      	b.n	8000fae <ESPRxDecoder+0x52e>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==1))
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	2b69      	cmp	r3, #105	; 0x69
 8000f1c:	d107      	bne.n	8000f2e <ESPRxDecoder+0x4ae>
 8000f1e:	4b14      	ldr	r3, [pc, #80]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d103      	bne.n	8000f2e <ESPRxDecoder+0x4ae>
			 {
			 	bufferptr=2;
 8000f26:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000f28:	2202      	movs	r2, #2
 8000f2a:	701a      	strb	r2, [r3, #0]
 8000f2c:	e03f      	b.n	8000fae <ESPRxDecoder+0x52e>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==2))
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	2b6e      	cmp	r3, #110	; 0x6e
 8000f32:	d107      	bne.n	8000f44 <ESPRxDecoder+0x4c4>
 8000f34:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d103      	bne.n	8000f44 <ESPRxDecoder+0x4c4>
			 {
			 	bufferptr=3;
 8000f3c:	4b0c      	ldr	r3, [pc, #48]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000f3e:	2203      	movs	r2, #3
 8000f40:	701a      	strb	r2, [r3, #0]
 8000f42:	e034      	b.n	8000fae <ESPRxDecoder+0x52e>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==3))
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	2b6b      	cmp	r3, #107	; 0x6b
 8000f48:	d107      	bne.n	8000f5a <ESPRxDecoder+0x4da>
 8000f4a:	4b09      	ldr	r3, [pc, #36]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	d103      	bne.n	8000f5a <ESPRxDecoder+0x4da>
			 {
			 	bufferptr=4;
 8000f52:	4b07      	ldr	r3, [pc, #28]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000f54:	2204      	movs	r2, #4
 8000f56:	701a      	strb	r2, [r3, #0]
 8000f58:	e029      	b.n	8000fae <ESPRxDecoder+0x52e>
			 }
			 else if((Rxwifi_data=='e')&&(bufferptr==4))
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	2b65      	cmp	r3, #101	; 0x65
 8000f5e:	d111      	bne.n	8000f84 <ESPRxDecoder+0x504>
 8000f60:	4b03      	ldr	r3, [pc, #12]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	2b04      	cmp	r3, #4
 8000f66:	d10d      	bne.n	8000f84 <ESPRxDecoder+0x504>
			 {
			 	bufferptr=5;
 8000f68:	4b01      	ldr	r3, [pc, #4]	; (8000f70 <ESPRxDecoder+0x4f0>)
 8000f6a:	2205      	movs	r2, #5
 8000f6c:	701a      	strb	r2, [r3, #0]
 8000f6e:	e01e      	b.n	8000fae <ESPRxDecoder+0x52e>
 8000f70:	2000074a 	.word	0x2000074a
 8000f74:	200000d3 	.word	0x200000d3
 8000f78:	2000064c 	.word	0x2000064c
 8000f7c:	200000ec 	.word	0x200000ec
 8000f80:	200000d4 	.word	0x200000d4
			 }
			 else if((Rxwifi_data=='d')&&(bufferptr==5))
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	2b64      	cmp	r3, #100	; 0x64
 8000f88:	d111      	bne.n	8000fae <ESPRxDecoder+0x52e>
 8000f8a:	4ba4      	ldr	r3, [pc, #656]	; (800121c <ESPRxDecoder+0x79c>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	2b05      	cmp	r3, #5
 8000f90:	d10d      	bne.n	8000fae <ESPRxDecoder+0x52e>
			 {
			 	Rxseqdecoder=0;
 8000f92:	2300      	movs	r3, #0
 8000f94:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8000f96:	4ba2      	ldr	r3, [pc, #648]	; (8001220 <ESPRxDecoder+0x7a0>)
 8000f98:	225a      	movs	r2, #90	; 0x5a
 8000f9a:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000f9c:	4b9f      	ldr	r3, [pc, #636]	; (800121c <ESPRxDecoder+0x79c>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000fa2:	4ba0      	ldr	r3, [pc, #640]	; (8001224 <ESPRxDecoder+0x7a4>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000fa8:	4b9f      	ldr	r3, [pc, #636]	; (8001228 <ESPRxDecoder+0x7a8>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	701a      	strb	r2, [r3, #0]
			 }
			 if((Rxwifi_data=='E')&&(Err_bufferptr==0))
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2b45      	cmp	r3, #69	; 0x45
 8000fb2:	d107      	bne.n	8000fc4 <ESPRxDecoder+0x544>
 8000fb4:	4b9c      	ldr	r3, [pc, #624]	; (8001228 <ESPRxDecoder+0x7a8>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d103      	bne.n	8000fc4 <ESPRxDecoder+0x544>
			 {
			 	Err_bufferptr=1;
 8000fbc:	4b9a      	ldr	r3, [pc, #616]	; (8001228 <ESPRxDecoder+0x7a8>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	701a      	strb	r2, [r3, #0]
 8000fc2:	e04b      	b.n	800105c <ESPRxDecoder+0x5dc>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==1))
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	2b52      	cmp	r3, #82	; 0x52
 8000fc8:	d107      	bne.n	8000fda <ESPRxDecoder+0x55a>
 8000fca:	4b97      	ldr	r3, [pc, #604]	; (8001228 <ESPRxDecoder+0x7a8>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d103      	bne.n	8000fda <ESPRxDecoder+0x55a>
			 {
			 	Err_bufferptr=2;
 8000fd2:	4b95      	ldr	r3, [pc, #596]	; (8001228 <ESPRxDecoder+0x7a8>)
 8000fd4:	2202      	movs	r2, #2
 8000fd6:	701a      	strb	r2, [r3, #0]
 8000fd8:	e040      	b.n	800105c <ESPRxDecoder+0x5dc>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==2))
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	2b52      	cmp	r3, #82	; 0x52
 8000fde:	d107      	bne.n	8000ff0 <ESPRxDecoder+0x570>
 8000fe0:	4b91      	ldr	r3, [pc, #580]	; (8001228 <ESPRxDecoder+0x7a8>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d103      	bne.n	8000ff0 <ESPRxDecoder+0x570>
			 {
			 	Err_bufferptr=3;
 8000fe8:	4b8f      	ldr	r3, [pc, #572]	; (8001228 <ESPRxDecoder+0x7a8>)
 8000fea:	2203      	movs	r2, #3
 8000fec:	701a      	strb	r2, [r3, #0]
 8000fee:	e035      	b.n	800105c <ESPRxDecoder+0x5dc>
			 }
			 else if((Rxwifi_data=='O')&&(Err_bufferptr==3))
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	2b4f      	cmp	r3, #79	; 0x4f
 8000ff4:	d107      	bne.n	8001006 <ESPRxDecoder+0x586>
 8000ff6:	4b8c      	ldr	r3, [pc, #560]	; (8001228 <ESPRxDecoder+0x7a8>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b03      	cmp	r3, #3
 8000ffc:	d103      	bne.n	8001006 <ESPRxDecoder+0x586>
			 {
			 	Err_bufferptr=4;
 8000ffe:	4b8a      	ldr	r3, [pc, #552]	; (8001228 <ESPRxDecoder+0x7a8>)
 8001000:	2204      	movs	r2, #4
 8001002:	701a      	strb	r2, [r3, #0]
 8001004:	e02a      	b.n	800105c <ESPRxDecoder+0x5dc>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==4))
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	2b52      	cmp	r3, #82	; 0x52
 800100a:	f040 862d 	bne.w	8001c68 <ESPRxDecoder+0x11e8>
 800100e:	4b86      	ldr	r3, [pc, #536]	; (8001228 <ESPRxDecoder+0x7a8>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2b04      	cmp	r3, #4
 8001014:	f040 8628 	bne.w	8001c68 <ESPRxDecoder+0x11e8>
			 {
			   	Err_bufferptr=0;
 8001018:	4b83      	ldr	r3, [pc, #524]	; (8001228 <ESPRxDecoder+0x7a8>)
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 800101e:	4b7f      	ldr	r3, [pc, #508]	; (800121c <ESPRxDecoder+0x79c>)
 8001020:	2200      	movs	r2, #0
 8001022:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001024:	2300      	movs	r3, #0
 8001026:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 4;
 8001028:	4b80      	ldr	r3, [pc, #512]	; (800122c <ESPRxDecoder+0x7ac>)
 800102a:	2204      	movs	r2, #4
 800102c:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 800102e:	4b7d      	ldr	r3, [pc, #500]	; (8001224 <ESPRxDecoder+0x7a4>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	3301      	adds	r3, #1
 8001034:	b2da      	uxtb	r2, r3
 8001036:	4b7b      	ldr	r3, [pc, #492]	; (8001224 <ESPRxDecoder+0x7a4>)
 8001038:	701a      	strb	r2, [r3, #0]
 800103a:	4b7a      	ldr	r3, [pc, #488]	; (8001224 <ESPRxDecoder+0x7a4>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	2b02      	cmp	r3, #2
 8001040:	d804      	bhi.n	800104c <ESPRxDecoder+0x5cc>
				{
				   wifi_command=80;
 8001042:	4b77      	ldr	r3, [pc, #476]	; (8001220 <ESPRxDecoder+0x7a0>)
 8001044:	2250      	movs	r2, #80	; 0x50
 8001046:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=50;	 // modified by satheesh
				   Error_Retry=0;
				}
			 }
		break;
 8001048:	f000 be0e 	b.w	8001c68 <ESPRxDecoder+0x11e8>
				   wifi_command=50;	 // modified by satheesh
 800104c:	4b74      	ldr	r3, [pc, #464]	; (8001220 <ESPRxDecoder+0x7a0>)
 800104e:	2232      	movs	r2, #50	; 0x32
 8001050:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8001052:	4b74      	ldr	r3, [pc, #464]	; (8001224 <ESPRxDecoder+0x7a4>)
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]
		break;
 8001058:	f000 be06 	b.w	8001c68 <ESPRxDecoder+0x11e8>
 800105c:	f000 be04 	b.w	8001c68 <ESPRxDecoder+0x11e8>
		case 6:
			 if((Rxwifi_data=='>')&&(bufferptr==0))
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	2b3e      	cmp	r3, #62	; 0x3e
 8001064:	f040 8602 	bne.w	8001c6c <ESPRxDecoder+0x11ec>
 8001068:	4b6c      	ldr	r3, [pc, #432]	; (800121c <ESPRxDecoder+0x79c>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	f040 85fd 	bne.w	8001c6c <ESPRxDecoder+0x11ec>
			 {
			 	bufferptr=0;
 8001072:	4b6a      	ldr	r3, [pc, #424]	; (800121c <ESPRxDecoder+0x79c>)
 8001074:	2200      	movs	r2, #0
 8001076:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001078:	2300      	movs	r3, #0
 800107a:	71bb      	strb	r3, [r7, #6]
				refinc=0;
 800107c:	4b6c      	ldr	r3, [pc, #432]	; (8001230 <ESPRxDecoder+0x7b0>)
 800107e:	2200      	movs	r2, #0
 8001080:	701a      	strb	r2, [r3, #0]
				wifi_command=100;
 8001082:	4b67      	ldr	r3, [pc, #412]	; (8001220 <ESPRxDecoder+0x7a0>)
 8001084:	2264      	movs	r2, #100	; 0x64
 8001086:	701a      	strb	r2, [r3, #0]
			 }
		break;
 8001088:	f000 bdf0 	b.w	8001c6c <ESPRxDecoder+0x11ec>
		case 7:
			checkbuff[refinc]= Rxwifi_data;
 800108c:	4b68      	ldr	r3, [pc, #416]	; (8001230 <ESPRxDecoder+0x7b0>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	4619      	mov	r1, r3
 8001092:	4a68      	ldr	r2, [pc, #416]	; (8001234 <ESPRxDecoder+0x7b4>)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	5453      	strb	r3, [r2, r1]
			refinc++;
 8001098:	4b65      	ldr	r3, [pc, #404]	; (8001230 <ESPRxDecoder+0x7b0>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	3301      	adds	r3, #1
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	4b63      	ldr	r3, [pc, #396]	; (8001230 <ESPRxDecoder+0x7b0>)
 80010a2:	701a      	strb	r2, [r3, #0]
			if((Rxwifi_data=='$')&&(Data_bufferptr==0))
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	2b24      	cmp	r3, #36	; 0x24
 80010a8:	d10b      	bne.n	80010c2 <ESPRxDecoder+0x642>
 80010aa:	4b63      	ldr	r3, [pc, #396]	; (8001238 <ESPRxDecoder+0x7b8>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d107      	bne.n	80010c2 <ESPRxDecoder+0x642>
			 {
				Data_bufferptr=1;
 80010b2:	4b61      	ldr	r3, [pc, #388]	; (8001238 <ESPRxDecoder+0x7b8>)
 80010b4:	2201      	movs	r2, #1
 80010b6:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1= 1;
 80010b8:	4b60      	ldr	r3, [pc, #384]	; (800123c <ESPRxDecoder+0x7bc>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	701a      	strb	r2, [r3, #0]
 80010be:	f000 bc4e 	b.w	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==1)	 //unit id
 80010c2:	4b5d      	ldr	r3, [pc, #372]	; (8001238 <ESPRxDecoder+0x7b8>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d10c      	bne.n	80010e4 <ESPRxDecoder+0x664>
			 {
				 Uart_rx_buffer[0] = DecToASCIIFun(Rxwifi_data); Data_bufferptr=2;
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 fdd7 	bl	8001c80 <DecToASCIIFun>
 80010d2:	4603      	mov	r3, r0
 80010d4:	461a      	mov	r2, r3
 80010d6:	4b5a      	ldr	r3, [pc, #360]	; (8001240 <ESPRxDecoder+0x7c0>)
 80010d8:	701a      	strb	r2, [r3, #0]
 80010da:	4b57      	ldr	r3, [pc, #348]	; (8001238 <ESPRxDecoder+0x7b8>)
 80010dc:	2202      	movs	r2, #2
 80010de:	701a      	strb	r2, [r3, #0]
 80010e0:	f000 bc3d 	b.w	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==2)
 80010e4:	4b54      	ldr	r3, [pc, #336]	; (8001238 <ESPRxDecoder+0x7b8>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d10c      	bne.n	8001106 <ESPRxDecoder+0x686>
			 {
				 Uart_rx_buffer[1] = DecToASCIIFun(Rxwifi_data);
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 fdc6 	bl	8001c80 <DecToASCIIFun>
 80010f4:	4603      	mov	r3, r0
 80010f6:	461a      	mov	r2, r3
 80010f8:	4b51      	ldr	r3, [pc, #324]	; (8001240 <ESPRxDecoder+0x7c0>)
 80010fa:	705a      	strb	r2, [r3, #1]
				 Data_bufferptr=3;
 80010fc:	4b4e      	ldr	r3, [pc, #312]	; (8001238 <ESPRxDecoder+0x7b8>)
 80010fe:	2203      	movs	r2, #3
 8001100:	701a      	strb	r2, [r3, #0]
 8001102:	f000 bc2c 	b.w	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==3)	 //,
 8001106:	4b4c      	ldr	r3, [pc, #304]	; (8001238 <ESPRxDecoder+0x7b8>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b03      	cmp	r3, #3
 800110c:	d104      	bne.n	8001118 <ESPRxDecoder+0x698>
			 {
				 Data_bufferptr=4;
 800110e:	4b4a      	ldr	r3, [pc, #296]	; (8001238 <ESPRxDecoder+0x7b8>)
 8001110:	2204      	movs	r2, #4
 8001112:	701a      	strb	r2, [r3, #0]
 8001114:	f000 bc23 	b.w	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==4)	 //process id
 8001118:	4b47      	ldr	r3, [pc, #284]	; (8001238 <ESPRxDecoder+0x7b8>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	2b04      	cmp	r3, #4
 800111e:	d10c      	bne.n	800113a <ESPRxDecoder+0x6ba>
			 {
				 Data_bufferptr=5;
 8001120:	4b45      	ldr	r3, [pc, #276]	; (8001238 <ESPRxDecoder+0x7b8>)
 8001122:	2205      	movs	r2, #5
 8001124:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[2] = DecToASCIIFun(Rxwifi_data);
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	4618      	mov	r0, r3
 800112a:	f000 fda9 	bl	8001c80 <DecToASCIIFun>
 800112e:	4603      	mov	r3, r0
 8001130:	461a      	mov	r2, r3
 8001132:	4b43      	ldr	r3, [pc, #268]	; (8001240 <ESPRxDecoder+0x7c0>)
 8001134:	709a      	strb	r2, [r3, #2]
 8001136:	f000 bc12 	b.w	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==5)
 800113a:	4b3f      	ldr	r3, [pc, #252]	; (8001238 <ESPRxDecoder+0x7b8>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	2b05      	cmp	r3, #5
 8001140:	d10c      	bne.n	800115c <ESPRxDecoder+0x6dc>
			 {
				 Data_bufferptr=6;
 8001142:	4b3d      	ldr	r3, [pc, #244]	; (8001238 <ESPRxDecoder+0x7b8>)
 8001144:	2206      	movs	r2, #6
 8001146:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[3] = DecToASCIIFun(Rxwifi_data);
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	4618      	mov	r0, r3
 800114c:	f000 fd98 	bl	8001c80 <DecToASCIIFun>
 8001150:	4603      	mov	r3, r0
 8001152:	461a      	mov	r2, r3
 8001154:	4b3a      	ldr	r3, [pc, #232]	; (8001240 <ESPRxDecoder+0x7c0>)
 8001156:	70da      	strb	r2, [r3, #3]
 8001158:	f000 bc01 	b.w	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==6)
 800115c:	4b36      	ldr	r3, [pc, #216]	; (8001238 <ESPRxDecoder+0x7b8>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b06      	cmp	r3, #6
 8001162:	d10b      	bne.n	800117c <ESPRxDecoder+0x6fc>
			 {
				 Data_bufferptr=7;
 8001164:	4b34      	ldr	r3, [pc, #208]	; (8001238 <ESPRxDecoder+0x7b8>)
 8001166:	2207      	movs	r2, #7
 8001168:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[4] = DecToASCIIFun(Rxwifi_data);
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	4618      	mov	r0, r3
 800116e:	f000 fd87 	bl	8001c80 <DecToASCIIFun>
 8001172:	4603      	mov	r3, r0
 8001174:	461a      	mov	r2, r3
 8001176:	4b32      	ldr	r3, [pc, #200]	; (8001240 <ESPRxDecoder+0x7c0>)
 8001178:	711a      	strb	r2, [r3, #4]
 800117a:	e3f0      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==7)
 800117c:	4b2e      	ldr	r3, [pc, #184]	; (8001238 <ESPRxDecoder+0x7b8>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b07      	cmp	r3, #7
 8001182:	d10b      	bne.n	800119c <ESPRxDecoder+0x71c>
			 {
				 Data_bufferptr=8;
 8001184:	4b2c      	ldr	r3, [pc, #176]	; (8001238 <ESPRxDecoder+0x7b8>)
 8001186:	2208      	movs	r2, #8
 8001188:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[5] = DecToASCIIFun(Rxwifi_data);
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	4618      	mov	r0, r3
 800118e:	f000 fd77 	bl	8001c80 <DecToASCIIFun>
 8001192:	4603      	mov	r3, r0
 8001194:	461a      	mov	r2, r3
 8001196:	4b2a      	ldr	r3, [pc, #168]	; (8001240 <ESPRxDecoder+0x7c0>)
 8001198:	715a      	strb	r2, [r3, #5]
 800119a:	e3e0      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==8)
 800119c:	4b26      	ldr	r3, [pc, #152]	; (8001238 <ESPRxDecoder+0x7b8>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b08      	cmp	r3, #8
 80011a2:	d10b      	bne.n	80011bc <ESPRxDecoder+0x73c>
			 {
				 Data_bufferptr=9;
 80011a4:	4b24      	ldr	r3, [pc, #144]	; (8001238 <ESPRxDecoder+0x7b8>)
 80011a6:	2209      	movs	r2, #9
 80011a8:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[6] = DecToASCIIFun(Rxwifi_data);
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f000 fd67 	bl	8001c80 <DecToASCIIFun>
 80011b2:	4603      	mov	r3, r0
 80011b4:	461a      	mov	r2, r3
 80011b6:	4b22      	ldr	r3, [pc, #136]	; (8001240 <ESPRxDecoder+0x7c0>)
 80011b8:	719a      	strb	r2, [r3, #6]
 80011ba:	e3d0      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==9)
 80011bc:	4b1e      	ldr	r3, [pc, #120]	; (8001238 <ESPRxDecoder+0x7b8>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b09      	cmp	r3, #9
 80011c2:	d10b      	bne.n	80011dc <ESPRxDecoder+0x75c>
			 {
				 Data_bufferptr=10;
 80011c4:	4b1c      	ldr	r3, [pc, #112]	; (8001238 <ESPRxDecoder+0x7b8>)
 80011c6:	220a      	movs	r2, #10
 80011c8:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[7] = DecToASCIIFun(Rxwifi_data);
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f000 fd57 	bl	8001c80 <DecToASCIIFun>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461a      	mov	r2, r3
 80011d6:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <ESPRxDecoder+0x7c0>)
 80011d8:	71da      	strb	r2, [r3, #7]
 80011da:	e3c0      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==10)
 80011dc:	4b16      	ldr	r3, [pc, #88]	; (8001238 <ESPRxDecoder+0x7b8>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b0a      	cmp	r3, #10
 80011e2:	d10b      	bne.n	80011fc <ESPRxDecoder+0x77c>
			 {
				 Data_bufferptr=11;
 80011e4:	4b14      	ldr	r3, [pc, #80]	; (8001238 <ESPRxDecoder+0x7b8>)
 80011e6:	220b      	movs	r2, #11
 80011e8:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[8] = DecToASCIIFun(Rxwifi_data);
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f000 fd47 	bl	8001c80 <DecToASCIIFun>
 80011f2:	4603      	mov	r3, r0
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b12      	ldr	r3, [pc, #72]	; (8001240 <ESPRxDecoder+0x7c0>)
 80011f8:	721a      	strb	r2, [r3, #8]
 80011fa:	e3b0      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==11)
 80011fc:	4b0e      	ldr	r3, [pc, #56]	; (8001238 <ESPRxDecoder+0x7b8>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b0b      	cmp	r3, #11
 8001202:	d11f      	bne.n	8001244 <ESPRxDecoder+0x7c4>
			 {
				 Data_bufferptr=12;
 8001204:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <ESPRxDecoder+0x7b8>)
 8001206:	220c      	movs	r2, #12
 8001208:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[9] = DecToASCIIFun(Rxwifi_data);
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	4618      	mov	r0, r3
 800120e:	f000 fd37 	bl	8001c80 <DecToASCIIFun>
 8001212:	4603      	mov	r3, r0
 8001214:	461a      	mov	r2, r3
 8001216:	4b0a      	ldr	r3, [pc, #40]	; (8001240 <ESPRxDecoder+0x7c0>)
 8001218:	725a      	strb	r2, [r3, #9]
 800121a:	e3a0      	b.n	800195e <ESPRxDecoder+0xede>
 800121c:	2000074a 	.word	0x2000074a
 8001220:	2000064c 	.word	0x2000064c
 8001224:	200000ec 	.word	0x200000ec
 8001228:	200000d3 	.word	0x200000d3
 800122c:	200000d4 	.word	0x200000d4
 8001230:	20000234 	.word	0x20000234
 8001234:	20000108 	.word	0x20000108
 8001238:	200000d2 	.word	0x200000d2
 800123c:	200000d8 	.word	0x200000d8
 8001240:	2000008c 	.word	0x2000008c
			 }
			 else if(Data_bufferptr==12)
 8001244:	4ba3      	ldr	r3, [pc, #652]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2b0c      	cmp	r3, #12
 800124a:	d10b      	bne.n	8001264 <ESPRxDecoder+0x7e4>
			 {
				 Data_bufferptr=13;
 800124c:	4ba1      	ldr	r3, [pc, #644]	; (80014d4 <ESPRxDecoder+0xa54>)
 800124e:	220d      	movs	r2, #13
 8001250:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[10] = DecToASCIIFun(Rxwifi_data);
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	4618      	mov	r0, r3
 8001256:	f000 fd13 	bl	8001c80 <DecToASCIIFun>
 800125a:	4603      	mov	r3, r0
 800125c:	461a      	mov	r2, r3
 800125e:	4b9e      	ldr	r3, [pc, #632]	; (80014d8 <ESPRxDecoder+0xa58>)
 8001260:	729a      	strb	r2, [r3, #10]
 8001262:	e37c      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==13)
 8001264:	4b9b      	ldr	r3, [pc, #620]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b0d      	cmp	r3, #13
 800126a:	d10b      	bne.n	8001284 <ESPRxDecoder+0x804>
			 {
				 Data_bufferptr=14;
 800126c:	4b99      	ldr	r3, [pc, #612]	; (80014d4 <ESPRxDecoder+0xa54>)
 800126e:	220e      	movs	r2, #14
 8001270:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[11] = DecToASCIIFun(Rxwifi_data);
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	4618      	mov	r0, r3
 8001276:	f000 fd03 	bl	8001c80 <DecToASCIIFun>
 800127a:	4603      	mov	r3, r0
 800127c:	461a      	mov	r2, r3
 800127e:	4b96      	ldr	r3, [pc, #600]	; (80014d8 <ESPRxDecoder+0xa58>)
 8001280:	72da      	strb	r2, [r3, #11]
 8001282:	e36c      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==14)	//,
 8001284:	4b93      	ldr	r3, [pc, #588]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	2b0e      	cmp	r3, #14
 800128a:	d103      	bne.n	8001294 <ESPRxDecoder+0x814>
			 {
				 Data_bufferptr=15;
 800128c:	4b91      	ldr	r3, [pc, #580]	; (80014d4 <ESPRxDecoder+0xa54>)
 800128e:	220f      	movs	r2, #15
 8001290:	701a      	strb	r2, [r3, #0]
 8001292:	e364      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==15)   //Rising_Temperature_High_Http
 8001294:	4b8f      	ldr	r3, [pc, #572]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	2b0f      	cmp	r3, #15
 800129a:	d10b      	bne.n	80012b4 <ESPRxDecoder+0x834>
			 {
				 Data_bufferptr=16;
 800129c:	4b8d      	ldr	r3, [pc, #564]	; (80014d4 <ESPRxDecoder+0xa54>)
 800129e:	2210      	movs	r2, #16
 80012a0:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[12] = DecToASCIIFun(Rxwifi_data);
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f000 fceb 	bl	8001c80 <DecToASCIIFun>
 80012aa:	4603      	mov	r3, r0
 80012ac:	461a      	mov	r2, r3
 80012ae:	4b8a      	ldr	r3, [pc, #552]	; (80014d8 <ESPRxDecoder+0xa58>)
 80012b0:	731a      	strb	r2, [r3, #12]
 80012b2:	e354      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==16)
 80012b4:	4b87      	ldr	r3, [pc, #540]	; (80014d4 <ESPRxDecoder+0xa54>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b10      	cmp	r3, #16
 80012ba:	d10b      	bne.n	80012d4 <ESPRxDecoder+0x854>
			 {
				 Data_bufferptr=17;
 80012bc:	4b85      	ldr	r3, [pc, #532]	; (80014d4 <ESPRxDecoder+0xa54>)
 80012be:	2211      	movs	r2, #17
 80012c0:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[13] = DecToASCIIFun(Rxwifi_data);
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 fcdb 	bl	8001c80 <DecToASCIIFun>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b82      	ldr	r3, [pc, #520]	; (80014d8 <ESPRxDecoder+0xa58>)
 80012d0:	735a      	strb	r2, [r3, #13]
 80012d2:	e344      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==17)
 80012d4:	4b7f      	ldr	r3, [pc, #508]	; (80014d4 <ESPRxDecoder+0xa54>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b11      	cmp	r3, #17
 80012da:	d10b      	bne.n	80012f4 <ESPRxDecoder+0x874>
			 {
				 Data_bufferptr=18;
 80012dc:	4b7d      	ldr	r3, [pc, #500]	; (80014d4 <ESPRxDecoder+0xa54>)
 80012de:	2212      	movs	r2, #18
 80012e0:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[14] = DecToASCIIFun(Rxwifi_data);
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f000 fccb 	bl	8001c80 <DecToASCIIFun>
 80012ea:	4603      	mov	r3, r0
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b7a      	ldr	r3, [pc, #488]	; (80014d8 <ESPRxDecoder+0xa58>)
 80012f0:	739a      	strb	r2, [r3, #14]
 80012f2:	e334      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==18)
 80012f4:	4b77      	ldr	r3, [pc, #476]	; (80014d4 <ESPRxDecoder+0xa54>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b12      	cmp	r3, #18
 80012fa:	d10b      	bne.n	8001314 <ESPRxDecoder+0x894>
			 {
				 Data_bufferptr=19;
 80012fc:	4b75      	ldr	r3, [pc, #468]	; (80014d4 <ESPRxDecoder+0xa54>)
 80012fe:	2213      	movs	r2, #19
 8001300:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[15] = DecToASCIIFun(Rxwifi_data);
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	4618      	mov	r0, r3
 8001306:	f000 fcbb 	bl	8001c80 <DecToASCIIFun>
 800130a:	4603      	mov	r3, r0
 800130c:	461a      	mov	r2, r3
 800130e:	4b72      	ldr	r3, [pc, #456]	; (80014d8 <ESPRxDecoder+0xa58>)
 8001310:	73da      	strb	r2, [r3, #15]
 8001312:	e324      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==19)	//,
 8001314:	4b6f      	ldr	r3, [pc, #444]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b13      	cmp	r3, #19
 800131a:	d103      	bne.n	8001324 <ESPRxDecoder+0x8a4>
			 {
				 Data_bufferptr=20;
 800131c:	4b6d      	ldr	r3, [pc, #436]	; (80014d4 <ESPRxDecoder+0xa54>)
 800131e:	2214      	movs	r2, #20
 8001320:	701a      	strb	r2, [r3, #0]
 8001322:	e31c      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==20)   //Temperature_High_Http
 8001324:	4b6b      	ldr	r3, [pc, #428]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b14      	cmp	r3, #20
 800132a:	d10b      	bne.n	8001344 <ESPRxDecoder+0x8c4>
			 {
				 Data_bufferptr=21;
 800132c:	4b69      	ldr	r3, [pc, #420]	; (80014d4 <ESPRxDecoder+0xa54>)
 800132e:	2215      	movs	r2, #21
 8001330:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[16] = DecToASCIIFun(Rxwifi_data);
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	4618      	mov	r0, r3
 8001336:	f000 fca3 	bl	8001c80 <DecToASCIIFun>
 800133a:	4603      	mov	r3, r0
 800133c:	461a      	mov	r2, r3
 800133e:	4b66      	ldr	r3, [pc, #408]	; (80014d8 <ESPRxDecoder+0xa58>)
 8001340:	741a      	strb	r2, [r3, #16]
 8001342:	e30c      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==21)
 8001344:	4b63      	ldr	r3, [pc, #396]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b15      	cmp	r3, #21
 800134a:	d10b      	bne.n	8001364 <ESPRxDecoder+0x8e4>
			 {
				 Data_bufferptr=22;
 800134c:	4b61      	ldr	r3, [pc, #388]	; (80014d4 <ESPRxDecoder+0xa54>)
 800134e:	2216      	movs	r2, #22
 8001350:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[17] = DecToASCIIFun(Rxwifi_data);
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	4618      	mov	r0, r3
 8001356:	f000 fc93 	bl	8001c80 <DecToASCIIFun>
 800135a:	4603      	mov	r3, r0
 800135c:	461a      	mov	r2, r3
 800135e:	4b5e      	ldr	r3, [pc, #376]	; (80014d8 <ESPRxDecoder+0xa58>)
 8001360:	745a      	strb	r2, [r3, #17]
 8001362:	e2fc      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==22)
 8001364:	4b5b      	ldr	r3, [pc, #364]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b16      	cmp	r3, #22
 800136a:	d10b      	bne.n	8001384 <ESPRxDecoder+0x904>
			 {
				 Data_bufferptr=23;
 800136c:	4b59      	ldr	r3, [pc, #356]	; (80014d4 <ESPRxDecoder+0xa54>)
 800136e:	2217      	movs	r2, #23
 8001370:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[18] = DecToASCIIFun(Rxwifi_data);
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	4618      	mov	r0, r3
 8001376:	f000 fc83 	bl	8001c80 <DecToASCIIFun>
 800137a:	4603      	mov	r3, r0
 800137c:	461a      	mov	r2, r3
 800137e:	4b56      	ldr	r3, [pc, #344]	; (80014d8 <ESPRxDecoder+0xa58>)
 8001380:	749a      	strb	r2, [r3, #18]
 8001382:	e2ec      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==23)
 8001384:	4b53      	ldr	r3, [pc, #332]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b17      	cmp	r3, #23
 800138a:	d10b      	bne.n	80013a4 <ESPRxDecoder+0x924>
			 {
				 Data_bufferptr=24;
 800138c:	4b51      	ldr	r3, [pc, #324]	; (80014d4 <ESPRxDecoder+0xa54>)
 800138e:	2218      	movs	r2, #24
 8001390:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[19] = DecToASCIIFun(Rxwifi_data);
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	4618      	mov	r0, r3
 8001396:	f000 fc73 	bl	8001c80 <DecToASCIIFun>
 800139a:	4603      	mov	r3, r0
 800139c:	461a      	mov	r2, r3
 800139e:	4b4e      	ldr	r3, [pc, #312]	; (80014d8 <ESPRxDecoder+0xa58>)
 80013a0:	74da      	strb	r2, [r3, #19]
 80013a2:	e2dc      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==24)   //,
 80013a4:	4b4b      	ldr	r3, [pc, #300]	; (80014d4 <ESPRxDecoder+0xa54>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b18      	cmp	r3, #24
 80013aa:	d103      	bne.n	80013b4 <ESPRxDecoder+0x934>
			 {
				 Data_bufferptr=25;
 80013ac:	4b49      	ldr	r3, [pc, #292]	; (80014d4 <ESPRxDecoder+0xa54>)
 80013ae:	2219      	movs	r2, #25
 80013b0:	701a      	strb	r2, [r3, #0]
 80013b2:	e2d4      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==25)  //Temperature_Low_Http
 80013b4:	4b47      	ldr	r3, [pc, #284]	; (80014d4 <ESPRxDecoder+0xa54>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b19      	cmp	r3, #25
 80013ba:	d10b      	bne.n	80013d4 <ESPRxDecoder+0x954>
			 {
				 Data_bufferptr=26;
 80013bc:	4b45      	ldr	r3, [pc, #276]	; (80014d4 <ESPRxDecoder+0xa54>)
 80013be:	221a      	movs	r2, #26
 80013c0:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[20] = DecToASCIIFun(Rxwifi_data);
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 fc5b 	bl	8001c80 <DecToASCIIFun>
 80013ca:	4603      	mov	r3, r0
 80013cc:	461a      	mov	r2, r3
 80013ce:	4b42      	ldr	r3, [pc, #264]	; (80014d8 <ESPRxDecoder+0xa58>)
 80013d0:	751a      	strb	r2, [r3, #20]
 80013d2:	e2c4      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==26)
 80013d4:	4b3f      	ldr	r3, [pc, #252]	; (80014d4 <ESPRxDecoder+0xa54>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b1a      	cmp	r3, #26
 80013da:	d10b      	bne.n	80013f4 <ESPRxDecoder+0x974>
			 {
				 Data_bufferptr=27;
 80013dc:	4b3d      	ldr	r3, [pc, #244]	; (80014d4 <ESPRxDecoder+0xa54>)
 80013de:	221b      	movs	r2, #27
 80013e0:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[21] = DecToASCIIFun(Rxwifi_data);
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f000 fc4b 	bl	8001c80 <DecToASCIIFun>
 80013ea:	4603      	mov	r3, r0
 80013ec:	461a      	mov	r2, r3
 80013ee:	4b3a      	ldr	r3, [pc, #232]	; (80014d8 <ESPRxDecoder+0xa58>)
 80013f0:	755a      	strb	r2, [r3, #21]
 80013f2:	e2b4      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==27)
 80013f4:	4b37      	ldr	r3, [pc, #220]	; (80014d4 <ESPRxDecoder+0xa54>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b1b      	cmp	r3, #27
 80013fa:	d10b      	bne.n	8001414 <ESPRxDecoder+0x994>
			 {
				 Data_bufferptr=28;
 80013fc:	4b35      	ldr	r3, [pc, #212]	; (80014d4 <ESPRxDecoder+0xa54>)
 80013fe:	221c      	movs	r2, #28
 8001400:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[22] = DecToASCIIFun(Rxwifi_data);
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	4618      	mov	r0, r3
 8001406:	f000 fc3b 	bl	8001c80 <DecToASCIIFun>
 800140a:	4603      	mov	r3, r0
 800140c:	461a      	mov	r2, r3
 800140e:	4b32      	ldr	r3, [pc, #200]	; (80014d8 <ESPRxDecoder+0xa58>)
 8001410:	759a      	strb	r2, [r3, #22]
 8001412:	e2a4      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==28)
 8001414:	4b2f      	ldr	r3, [pc, #188]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b1c      	cmp	r3, #28
 800141a:	d10b      	bne.n	8001434 <ESPRxDecoder+0x9b4>
			 {
				 Data_bufferptr=29;
 800141c:	4b2d      	ldr	r3, [pc, #180]	; (80014d4 <ESPRxDecoder+0xa54>)
 800141e:	221d      	movs	r2, #29
 8001420:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[23] = DecToASCIIFun(Rxwifi_data);
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fc2b 	bl	8001c80 <DecToASCIIFun>
 800142a:	4603      	mov	r3, r0
 800142c:	461a      	mov	r2, r3
 800142e:	4b2a      	ldr	r3, [pc, #168]	; (80014d8 <ESPRxDecoder+0xa58>)
 8001430:	75da      	strb	r2, [r3, #23]
 8001432:	e294      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==29)  //,
 8001434:	4b27      	ldr	r3, [pc, #156]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b1d      	cmp	r3, #29
 800143a:	d103      	bne.n	8001444 <ESPRxDecoder+0x9c4>
			 {
				 Data_bufferptr=30;
 800143c:	4b25      	ldr	r3, [pc, #148]	; (80014d4 <ESPRxDecoder+0xa54>)
 800143e:	221e      	movs	r2, #30
 8001440:	701a      	strb	r2, [r3, #0]
 8001442:	e28c      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			else if(Data_bufferptr==30)  //Temperature_Low_Http
 8001444:	4b23      	ldr	r3, [pc, #140]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b1e      	cmp	r3, #30
 800144a:	d10b      	bne.n	8001464 <ESPRxDecoder+0x9e4>
			 {
				 Data_bufferptr=32;
 800144c:	4b21      	ldr	r3, [pc, #132]	; (80014d4 <ESPRxDecoder+0xa54>)
 800144e:	2220      	movs	r2, #32
 8001450:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[24] = DecToASCIIFun(Rxwifi_data);
 8001452:	79fb      	ldrb	r3, [r7, #7]
 8001454:	4618      	mov	r0, r3
 8001456:	f000 fc13 	bl	8001c80 <DecToASCIIFun>
 800145a:	4603      	mov	r3, r0
 800145c:	461a      	mov	r2, r3
 800145e:	4b1e      	ldr	r3, [pc, #120]	; (80014d8 <ESPRxDecoder+0xa58>)
 8001460:	761a      	strb	r2, [r3, #24]
 8001462:	e27c      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==32)
 8001464:	4b1b      	ldr	r3, [pc, #108]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	2b20      	cmp	r3, #32
 800146a:	d10b      	bne.n	8001484 <ESPRxDecoder+0xa04>
			 {
				 Data_bufferptr=33;
 800146c:	4b19      	ldr	r3, [pc, #100]	; (80014d4 <ESPRxDecoder+0xa54>)
 800146e:	2221      	movs	r2, #33	; 0x21
 8001470:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[25] = DecToASCIIFun(Rxwifi_data);
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	4618      	mov	r0, r3
 8001476:	f000 fc03 	bl	8001c80 <DecToASCIIFun>
 800147a:	4603      	mov	r3, r0
 800147c:	461a      	mov	r2, r3
 800147e:	4b16      	ldr	r3, [pc, #88]	; (80014d8 <ESPRxDecoder+0xa58>)
 8001480:	765a      	strb	r2, [r3, #25]
 8001482:	e26c      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==33)
 8001484:	4b13      	ldr	r3, [pc, #76]	; (80014d4 <ESPRxDecoder+0xa54>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2b21      	cmp	r3, #33	; 0x21
 800148a:	d10b      	bne.n	80014a4 <ESPRxDecoder+0xa24>
			 {
				 Data_bufferptr=34;
 800148c:	4b11      	ldr	r3, [pc, #68]	; (80014d4 <ESPRxDecoder+0xa54>)
 800148e:	2222      	movs	r2, #34	; 0x22
 8001490:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[26] = DecToASCIIFun(Rxwifi_data);
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	4618      	mov	r0, r3
 8001496:	f000 fbf3 	bl	8001c80 <DecToASCIIFun>
 800149a:	4603      	mov	r3, r0
 800149c:	461a      	mov	r2, r3
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <ESPRxDecoder+0xa58>)
 80014a0:	769a      	strb	r2, [r3, #26]
 80014a2:	e25c      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==34)
 80014a4:	4b0b      	ldr	r3, [pc, #44]	; (80014d4 <ESPRxDecoder+0xa54>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	2b22      	cmp	r3, #34	; 0x22
 80014aa:	d10b      	bne.n	80014c4 <ESPRxDecoder+0xa44>
			 {
				 Data_bufferptr=35;
 80014ac:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <ESPRxDecoder+0xa54>)
 80014ae:	2223      	movs	r2, #35	; 0x23
 80014b0:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[27] = DecToASCIIFun(Rxwifi_data);
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f000 fbe3 	bl	8001c80 <DecToASCIIFun>
 80014ba:	4603      	mov	r3, r0
 80014bc:	461a      	mov	r2, r3
 80014be:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <ESPRxDecoder+0xa58>)
 80014c0:	76da      	strb	r2, [r3, #27]
 80014c2:	e24c      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==35)  //,
 80014c4:	4b03      	ldr	r3, [pc, #12]	; (80014d4 <ESPRxDecoder+0xa54>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b23      	cmp	r3, #35	; 0x23
 80014ca:	d107      	bne.n	80014dc <ESPRxDecoder+0xa5c>
			 {
				 Data_bufferptr=36;
 80014cc:	4b01      	ldr	r3, [pc, #4]	; (80014d4 <ESPRxDecoder+0xa54>)
 80014ce:	2224      	movs	r2, #36	; 0x24
 80014d0:	701a      	strb	r2, [r3, #0]
 80014d2:	e244      	b.n	800195e <ESPRxDecoder+0xede>
 80014d4:	200000d2 	.word	0x200000d2
 80014d8:	2000008c 	.word	0x2000008c
			 }
			 else if(Data_bufferptr==36)  //R_seq1_hour
 80014dc:	4ba2      	ldr	r3, [pc, #648]	; (8001768 <ESPRxDecoder+0xce8>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b24      	cmp	r3, #36	; 0x24
 80014e2:	d10b      	bne.n	80014fc <ESPRxDecoder+0xa7c>
			 {
				 Data_bufferptr=37;
 80014e4:	4ba0      	ldr	r3, [pc, #640]	; (8001768 <ESPRxDecoder+0xce8>)
 80014e6:	2225      	movs	r2, #37	; 0x25
 80014e8:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[28] = DecToASCIIFun(Rxwifi_data);
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 fbc7 	bl	8001c80 <DecToASCIIFun>
 80014f2:	4603      	mov	r3, r0
 80014f4:	461a      	mov	r2, r3
 80014f6:	4b9d      	ldr	r3, [pc, #628]	; (800176c <ESPRxDecoder+0xcec>)
 80014f8:	771a      	strb	r2, [r3, #28]
 80014fa:	e230      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==37)
 80014fc:	4b9a      	ldr	r3, [pc, #616]	; (8001768 <ESPRxDecoder+0xce8>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b25      	cmp	r3, #37	; 0x25
 8001502:	d10b      	bne.n	800151c <ESPRxDecoder+0xa9c>
			 {
				 Data_bufferptr=38;
 8001504:	4b98      	ldr	r3, [pc, #608]	; (8001768 <ESPRxDecoder+0xce8>)
 8001506:	2226      	movs	r2, #38	; 0x26
 8001508:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[29] = DecToASCIIFun(Rxwifi_data);
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	4618      	mov	r0, r3
 800150e:	f000 fbb7 	bl	8001c80 <DecToASCIIFun>
 8001512:	4603      	mov	r3, r0
 8001514:	461a      	mov	r2, r3
 8001516:	4b95      	ldr	r3, [pc, #596]	; (800176c <ESPRxDecoder+0xcec>)
 8001518:	775a      	strb	r2, [r3, #29]
 800151a:	e220      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==38)  //R_seq1_min
 800151c:	4b92      	ldr	r3, [pc, #584]	; (8001768 <ESPRxDecoder+0xce8>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b26      	cmp	r3, #38	; 0x26
 8001522:	d10b      	bne.n	800153c <ESPRxDecoder+0xabc>
			 {
				 Data_bufferptr=39;
 8001524:	4b90      	ldr	r3, [pc, #576]	; (8001768 <ESPRxDecoder+0xce8>)
 8001526:	2227      	movs	r2, #39	; 0x27
 8001528:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[30] = DecToASCIIFun(Rxwifi_data);
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	4618      	mov	r0, r3
 800152e:	f000 fba7 	bl	8001c80 <DecToASCIIFun>
 8001532:	4603      	mov	r3, r0
 8001534:	461a      	mov	r2, r3
 8001536:	4b8d      	ldr	r3, [pc, #564]	; (800176c <ESPRxDecoder+0xcec>)
 8001538:	779a      	strb	r2, [r3, #30]
 800153a:	e210      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==39)
 800153c:	4b8a      	ldr	r3, [pc, #552]	; (8001768 <ESPRxDecoder+0xce8>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	2b27      	cmp	r3, #39	; 0x27
 8001542:	d10b      	bne.n	800155c <ESPRxDecoder+0xadc>
			 {
				 Data_bufferptr=40;
 8001544:	4b88      	ldr	r3, [pc, #544]	; (8001768 <ESPRxDecoder+0xce8>)
 8001546:	2228      	movs	r2, #40	; 0x28
 8001548:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[31] = DecToASCIIFun(Rxwifi_data);
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	4618      	mov	r0, r3
 800154e:	f000 fb97 	bl	8001c80 <DecToASCIIFun>
 8001552:	4603      	mov	r3, r0
 8001554:	461a      	mov	r2, r3
 8001556:	4b85      	ldr	r3, [pc, #532]	; (800176c <ESPRxDecoder+0xcec>)
 8001558:	77da      	strb	r2, [r3, #31]
 800155a:	e200      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==40)  //,
 800155c:	4b82      	ldr	r3, [pc, #520]	; (8001768 <ESPRxDecoder+0xce8>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b28      	cmp	r3, #40	; 0x28
 8001562:	d103      	bne.n	800156c <ESPRxDecoder+0xaec>
			 {
				 Data_bufferptr=41;
 8001564:	4b80      	ldr	r3, [pc, #512]	; (8001768 <ESPRxDecoder+0xce8>)
 8001566:	2229      	movs	r2, #41	; 0x29
 8001568:	701a      	strb	r2, [r3, #0]
 800156a:	e1f8      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==41)  //seq1_hour
 800156c:	4b7e      	ldr	r3, [pc, #504]	; (8001768 <ESPRxDecoder+0xce8>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b29      	cmp	r3, #41	; 0x29
 8001572:	d10c      	bne.n	800158e <ESPRxDecoder+0xb0e>
			 {
				 Data_bufferptr=42;
 8001574:	4b7c      	ldr	r3, [pc, #496]	; (8001768 <ESPRxDecoder+0xce8>)
 8001576:	222a      	movs	r2, #42	; 0x2a
 8001578:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[32] = DecToASCIIFun(Rxwifi_data);
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	4618      	mov	r0, r3
 800157e:	f000 fb7f 	bl	8001c80 <DecToASCIIFun>
 8001582:	4603      	mov	r3, r0
 8001584:	461a      	mov	r2, r3
 8001586:	4b79      	ldr	r3, [pc, #484]	; (800176c <ESPRxDecoder+0xcec>)
 8001588:	f883 2020 	strb.w	r2, [r3, #32]
 800158c:	e1e7      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==42)
 800158e:	4b76      	ldr	r3, [pc, #472]	; (8001768 <ESPRxDecoder+0xce8>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	2b2a      	cmp	r3, #42	; 0x2a
 8001594:	d10c      	bne.n	80015b0 <ESPRxDecoder+0xb30>
			 {
				 Data_bufferptr=43;
 8001596:	4b74      	ldr	r3, [pc, #464]	; (8001768 <ESPRxDecoder+0xce8>)
 8001598:	222b      	movs	r2, #43	; 0x2b
 800159a:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[33] = DecToASCIIFun(Rxwifi_data);
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fb6e 	bl	8001c80 <DecToASCIIFun>
 80015a4:	4603      	mov	r3, r0
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b70      	ldr	r3, [pc, #448]	; (800176c <ESPRxDecoder+0xcec>)
 80015aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 80015ae:	e1d6      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==43)  //seq1_min
 80015b0:	4b6d      	ldr	r3, [pc, #436]	; (8001768 <ESPRxDecoder+0xce8>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b2b      	cmp	r3, #43	; 0x2b
 80015b6:	d10c      	bne.n	80015d2 <ESPRxDecoder+0xb52>
			 {
				 Data_bufferptr=44;
 80015b8:	4b6b      	ldr	r3, [pc, #428]	; (8001768 <ESPRxDecoder+0xce8>)
 80015ba:	222c      	movs	r2, #44	; 0x2c
 80015bc:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[34] = DecToASCIIFun(Rxwifi_data);
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 fb5d 	bl	8001c80 <DecToASCIIFun>
 80015c6:	4603      	mov	r3, r0
 80015c8:	461a      	mov	r2, r3
 80015ca:	4b68      	ldr	r3, [pc, #416]	; (800176c <ESPRxDecoder+0xcec>)
 80015cc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 80015d0:	e1c5      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==44)
 80015d2:	4b65      	ldr	r3, [pc, #404]	; (8001768 <ESPRxDecoder+0xce8>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2b2c      	cmp	r3, #44	; 0x2c
 80015d8:	d10c      	bne.n	80015f4 <ESPRxDecoder+0xb74>
			 {
				 Data_bufferptr=45;
 80015da:	4b63      	ldr	r3, [pc, #396]	; (8001768 <ESPRxDecoder+0xce8>)
 80015dc:	222d      	movs	r2, #45	; 0x2d
 80015de:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[35] = DecToASCIIFun(Rxwifi_data);
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 fb4c 	bl	8001c80 <DecToASCIIFun>
 80015e8:	4603      	mov	r3, r0
 80015ea:	461a      	mov	r2, r3
 80015ec:	4b5f      	ldr	r3, [pc, #380]	; (800176c <ESPRxDecoder+0xcec>)
 80015ee:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 80015f2:	e1b4      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==45)  //,
 80015f4:	4b5c      	ldr	r3, [pc, #368]	; (8001768 <ESPRxDecoder+0xce8>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b2d      	cmp	r3, #45	; 0x2d
 80015fa:	d103      	bne.n	8001604 <ESPRxDecoder+0xb84>
			 {
				 Data_bufferptr=46;
 80015fc:	4b5a      	ldr	r3, [pc, #360]	; (8001768 <ESPRxDecoder+0xce8>)
 80015fe:	222e      	movs	r2, #46	; 0x2e
 8001600:	701a      	strb	r2, [r3, #0]
 8001602:	e1ac      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==46)  //R_seq2_hour
 8001604:	4b58      	ldr	r3, [pc, #352]	; (8001768 <ESPRxDecoder+0xce8>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b2e      	cmp	r3, #46	; 0x2e
 800160a:	d10c      	bne.n	8001626 <ESPRxDecoder+0xba6>
			 {
				 Data_bufferptr=47;
 800160c:	4b56      	ldr	r3, [pc, #344]	; (8001768 <ESPRxDecoder+0xce8>)
 800160e:	222f      	movs	r2, #47	; 0x2f
 8001610:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[36] = DecToASCIIFun(Rxwifi_data);
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	4618      	mov	r0, r3
 8001616:	f000 fb33 	bl	8001c80 <DecToASCIIFun>
 800161a:	4603      	mov	r3, r0
 800161c:	461a      	mov	r2, r3
 800161e:	4b53      	ldr	r3, [pc, #332]	; (800176c <ESPRxDecoder+0xcec>)
 8001620:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001624:	e19b      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==47)
 8001626:	4b50      	ldr	r3, [pc, #320]	; (8001768 <ESPRxDecoder+0xce8>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b2f      	cmp	r3, #47	; 0x2f
 800162c:	d10c      	bne.n	8001648 <ESPRxDecoder+0xbc8>
			 {
				 Data_bufferptr=48;
 800162e:	4b4e      	ldr	r3, [pc, #312]	; (8001768 <ESPRxDecoder+0xce8>)
 8001630:	2230      	movs	r2, #48	; 0x30
 8001632:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[37] = DecToASCIIFun(Rxwifi_data);
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	4618      	mov	r0, r3
 8001638:	f000 fb22 	bl	8001c80 <DecToASCIIFun>
 800163c:	4603      	mov	r3, r0
 800163e:	461a      	mov	r2, r3
 8001640:	4b4a      	ldr	r3, [pc, #296]	; (800176c <ESPRxDecoder+0xcec>)
 8001642:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8001646:	e18a      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==48)  //R_seq2_hour
 8001648:	4b47      	ldr	r3, [pc, #284]	; (8001768 <ESPRxDecoder+0xce8>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	2b30      	cmp	r3, #48	; 0x30
 800164e:	d10c      	bne.n	800166a <ESPRxDecoder+0xbea>
			 {
				 Data_bufferptr=49;
 8001650:	4b45      	ldr	r3, [pc, #276]	; (8001768 <ESPRxDecoder+0xce8>)
 8001652:	2231      	movs	r2, #49	; 0x31
 8001654:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[38] = DecToASCIIFun(Rxwifi_data);
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	4618      	mov	r0, r3
 800165a:	f000 fb11 	bl	8001c80 <DecToASCIIFun>
 800165e:	4603      	mov	r3, r0
 8001660:	461a      	mov	r2, r3
 8001662:	4b42      	ldr	r3, [pc, #264]	; (800176c <ESPRxDecoder+0xcec>)
 8001664:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8001668:	e179      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==49)
 800166a:	4b3f      	ldr	r3, [pc, #252]	; (8001768 <ESPRxDecoder+0xce8>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	2b31      	cmp	r3, #49	; 0x31
 8001670:	d10c      	bne.n	800168c <ESPRxDecoder+0xc0c>
			 {
				 Data_bufferptr=50;
 8001672:	4b3d      	ldr	r3, [pc, #244]	; (8001768 <ESPRxDecoder+0xce8>)
 8001674:	2232      	movs	r2, #50	; 0x32
 8001676:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[39] = DecToASCIIFun(Rxwifi_data);
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	4618      	mov	r0, r3
 800167c:	f000 fb00 	bl	8001c80 <DecToASCIIFun>
 8001680:	4603      	mov	r3, r0
 8001682:	461a      	mov	r2, r3
 8001684:	4b39      	ldr	r3, [pc, #228]	; (800176c <ESPRxDecoder+0xcec>)
 8001686:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 800168a:	e168      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==50)  //seq1_minute
 800168c:	4b36      	ldr	r3, [pc, #216]	; (8001768 <ESPRxDecoder+0xce8>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b32      	cmp	r3, #50	; 0x32
 8001692:	d103      	bne.n	800169c <ESPRxDecoder+0xc1c>
			 {
				 Data_bufferptr=52;
 8001694:	4b34      	ldr	r3, [pc, #208]	; (8001768 <ESPRxDecoder+0xce8>)
 8001696:	2234      	movs	r2, #52	; 0x34
 8001698:	701a      	strb	r2, [r3, #0]
 800169a:	e160      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==52)  //seq2_hour
 800169c:	4b32      	ldr	r3, [pc, #200]	; (8001768 <ESPRxDecoder+0xce8>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	2b34      	cmp	r3, #52	; 0x34
 80016a2:	d10c      	bne.n	80016be <ESPRxDecoder+0xc3e>
			 {
				 Data_bufferptr=53;
 80016a4:	4b30      	ldr	r3, [pc, #192]	; (8001768 <ESPRxDecoder+0xce8>)
 80016a6:	2235      	movs	r2, #53	; 0x35
 80016a8:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[40] = DecToASCIIFun(Rxwifi_data);
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f000 fae7 	bl	8001c80 <DecToASCIIFun>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b2d      	ldr	r3, [pc, #180]	; (800176c <ESPRxDecoder+0xcec>)
 80016b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80016bc:	e14f      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==53)
 80016be:	4b2a      	ldr	r3, [pc, #168]	; (8001768 <ESPRxDecoder+0xce8>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b35      	cmp	r3, #53	; 0x35
 80016c4:	d10c      	bne.n	80016e0 <ESPRxDecoder+0xc60>
			 {
				 Data_bufferptr=54;
 80016c6:	4b28      	ldr	r3, [pc, #160]	; (8001768 <ESPRxDecoder+0xce8>)
 80016c8:	2236      	movs	r2, #54	; 0x36
 80016ca:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[41] = DecToASCIIFun(Rxwifi_data);
 80016cc:	79fb      	ldrb	r3, [r7, #7]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 fad6 	bl	8001c80 <DecToASCIIFun>
 80016d4:	4603      	mov	r3, r0
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b24      	ldr	r3, [pc, #144]	; (800176c <ESPRxDecoder+0xcec>)
 80016da:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80016de:	e13e      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==54)  //seq2_minute
 80016e0:	4b21      	ldr	r3, [pc, #132]	; (8001768 <ESPRxDecoder+0xce8>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b36      	cmp	r3, #54	; 0x36
 80016e6:	d10c      	bne.n	8001702 <ESPRxDecoder+0xc82>
			 {
				 Data_bufferptr=55;
 80016e8:	4b1f      	ldr	r3, [pc, #124]	; (8001768 <ESPRxDecoder+0xce8>)
 80016ea:	2237      	movs	r2, #55	; 0x37
 80016ec:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[42] = DecToASCIIFun(Rxwifi_data);
 80016ee:	79fb      	ldrb	r3, [r7, #7]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f000 fac5 	bl	8001c80 <DecToASCIIFun>
 80016f6:	4603      	mov	r3, r0
 80016f8:	461a      	mov	r2, r3
 80016fa:	4b1c      	ldr	r3, [pc, #112]	; (800176c <ESPRxDecoder+0xcec>)
 80016fc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8001700:	e12d      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==55)
 8001702:	4b19      	ldr	r3, [pc, #100]	; (8001768 <ESPRxDecoder+0xce8>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	2b37      	cmp	r3, #55	; 0x37
 8001708:	d10c      	bne.n	8001724 <ESPRxDecoder+0xca4>
			 {
				 Data_bufferptr=56;
 800170a:	4b17      	ldr	r3, [pc, #92]	; (8001768 <ESPRxDecoder+0xce8>)
 800170c:	2238      	movs	r2, #56	; 0x38
 800170e:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[43] = DecToASCIIFun(Rxwifi_data);
 8001710:	79fb      	ldrb	r3, [r7, #7]
 8001712:	4618      	mov	r0, r3
 8001714:	f000 fab4 	bl	8001c80 <DecToASCIIFun>
 8001718:	4603      	mov	r3, r0
 800171a:	461a      	mov	r2, r3
 800171c:	4b13      	ldr	r3, [pc, #76]	; (800176c <ESPRxDecoder+0xcec>)
 800171e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8001722:	e11c      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==56)  //,
 8001724:	4b10      	ldr	r3, [pc, #64]	; (8001768 <ESPRxDecoder+0xce8>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b38      	cmp	r3, #56	; 0x38
 800172a:	d103      	bne.n	8001734 <ESPRxDecoder+0xcb4>
			 {
				 Data_bufferptr=57;
 800172c:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <ESPRxDecoder+0xce8>)
 800172e:	2239      	movs	r2, #57	; 0x39
 8001730:	701a      	strb	r2, [r3, #0]
 8001732:	e114      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==57)  //Type of process
 8001734:	4b0c      	ldr	r3, [pc, #48]	; (8001768 <ESPRxDecoder+0xce8>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b39      	cmp	r3, #57	; 0x39
 800173a:	d10c      	bne.n	8001756 <ESPRxDecoder+0xcd6>
			 {
				 Data_bufferptr=58;
 800173c:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <ESPRxDecoder+0xce8>)
 800173e:	223a      	movs	r2, #58	; 0x3a
 8001740:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[44] = DecToASCIIFun(Rxwifi_data);
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	4618      	mov	r0, r3
 8001746:	f000 fa9b 	bl	8001c80 <DecToASCIIFun>
 800174a:	4603      	mov	r3, r0
 800174c:	461a      	mov	r2, r3
 800174e:	4b07      	ldr	r3, [pc, #28]	; (800176c <ESPRxDecoder+0xcec>)
 8001750:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8001754:	e103      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==58)  //,
 8001756:	4b04      	ldr	r3, [pc, #16]	; (8001768 <ESPRxDecoder+0xce8>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	2b3a      	cmp	r3, #58	; 0x3a
 800175c:	d108      	bne.n	8001770 <ESPRxDecoder+0xcf0>
			 {
				 Data_bufferptr=59;
 800175e:	4b02      	ldr	r3, [pc, #8]	; (8001768 <ESPRxDecoder+0xce8>)
 8001760:	223b      	movs	r2, #59	; 0x3b
 8001762:	701a      	strb	r2, [r3, #0]
 8001764:	e0fb      	b.n	800195e <ESPRxDecoder+0xede>
 8001766:	bf00      	nop
 8001768:	200000d2 	.word	0x200000d2
 800176c:	2000008c 	.word	0x2000008c
			 }
			 else if(Data_bufferptr==59)  //Offset time before timer
 8001770:	4b99      	ldr	r3, [pc, #612]	; (80019d8 <ESPRxDecoder+0xf58>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b3b      	cmp	r3, #59	; 0x3b
 8001776:	d10c      	bne.n	8001792 <ESPRxDecoder+0xd12>
			 {
				 Data_bufferptr=60;
 8001778:	4b97      	ldr	r3, [pc, #604]	; (80019d8 <ESPRxDecoder+0xf58>)
 800177a:	223c      	movs	r2, #60	; 0x3c
 800177c:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[45] = DecToASCIIFun(Rxwifi_data);
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	4618      	mov	r0, r3
 8001782:	f000 fa7d 	bl	8001c80 <DecToASCIIFun>
 8001786:	4603      	mov	r3, r0
 8001788:	461a      	mov	r2, r3
 800178a:	4b94      	ldr	r3, [pc, #592]	; (80019dc <ESPRxDecoder+0xf5c>)
 800178c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8001790:	e0e5      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==60)
 8001792:	4b91      	ldr	r3, [pc, #580]	; (80019d8 <ESPRxDecoder+0xf58>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b3c      	cmp	r3, #60	; 0x3c
 8001798:	d10c      	bne.n	80017b4 <ESPRxDecoder+0xd34>
			 {
				 Data_bufferptr=61;
 800179a:	4b8f      	ldr	r3, [pc, #572]	; (80019d8 <ESPRxDecoder+0xf58>)
 800179c:	223d      	movs	r2, #61	; 0x3d
 800179e:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[46] = DecToASCIIFun(Rxwifi_data);
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f000 fa6c 	bl	8001c80 <DecToASCIIFun>
 80017a8:	4603      	mov	r3, r0
 80017aa:	461a      	mov	r2, r3
 80017ac:	4b8b      	ldr	r3, [pc, #556]	; (80019dc <ESPRxDecoder+0xf5c>)
 80017ae:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 80017b2:	e0d4      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==61)  //,
 80017b4:	4b88      	ldr	r3, [pc, #544]	; (80019d8 <ESPRxDecoder+0xf58>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b3d      	cmp	r3, #61	; 0x3d
 80017ba:	d103      	bne.n	80017c4 <ESPRxDecoder+0xd44>
			 {
				 Data_bufferptr=62;
 80017bc:	4b86      	ldr	r3, [pc, #536]	; (80019d8 <ESPRxDecoder+0xf58>)
 80017be:	223e      	movs	r2, #62	; 0x3e
 80017c0:	701a      	strb	r2, [r3, #0]
 80017c2:	e0cc      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==62)  //Offset time after timer
 80017c4:	4b84      	ldr	r3, [pc, #528]	; (80019d8 <ESPRxDecoder+0xf58>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b3e      	cmp	r3, #62	; 0x3e
 80017ca:	d10c      	bne.n	80017e6 <ESPRxDecoder+0xd66>
			 {
				 Data_bufferptr=63;
 80017cc:	4b82      	ldr	r3, [pc, #520]	; (80019d8 <ESPRxDecoder+0xf58>)
 80017ce:	223f      	movs	r2, #63	; 0x3f
 80017d0:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[47] = DecToASCIIFun(Rxwifi_data);
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f000 fa53 	bl	8001c80 <DecToASCIIFun>
 80017da:	4603      	mov	r3, r0
 80017dc:	461a      	mov	r2, r3
 80017de:	4b7f      	ldr	r3, [pc, #508]	; (80019dc <ESPRxDecoder+0xf5c>)
 80017e0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 80017e4:	e0bb      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==63)
 80017e6:	4b7c      	ldr	r3, [pc, #496]	; (80019d8 <ESPRxDecoder+0xf58>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b3f      	cmp	r3, #63	; 0x3f
 80017ec:	d10c      	bne.n	8001808 <ESPRxDecoder+0xd88>
			 {
				 Data_bufferptr=64;
 80017ee:	4b7a      	ldr	r3, [pc, #488]	; (80019d8 <ESPRxDecoder+0xf58>)
 80017f0:	2240      	movs	r2, #64	; 0x40
 80017f2:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[48] = DecToASCIIFun(Rxwifi_data);
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f000 fa42 	bl	8001c80 <DecToASCIIFun>
 80017fc:	4603      	mov	r3, r0
 80017fe:	461a      	mov	r2, r3
 8001800:	4b76      	ldr	r3, [pc, #472]	; (80019dc <ESPRxDecoder+0xf5c>)
 8001802:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8001806:	e0aa      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==64)  //No of temperture controller
 8001808:	4b73      	ldr	r3, [pc, #460]	; (80019d8 <ESPRxDecoder+0xf58>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b40      	cmp	r3, #64	; 0x40
 800180e:	d103      	bne.n	8001818 <ESPRxDecoder+0xd98>
			 {
				 Data_bufferptr=65;
 8001810:	4b71      	ldr	r3, [pc, #452]	; (80019d8 <ESPRxDecoder+0xf58>)
 8001812:	2241      	movs	r2, #65	; 0x41
 8001814:	701a      	strb	r2, [r3, #0]
 8001816:	e0a2      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==65)
 8001818:	4b6f      	ldr	r3, [pc, #444]	; (80019d8 <ESPRxDecoder+0xf58>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b41      	cmp	r3, #65	; 0x41
 800181e:	d10c      	bne.n	800183a <ESPRxDecoder+0xdba>
			 {
				 Data_bufferptr=66;
 8001820:	4b6d      	ldr	r3, [pc, #436]	; (80019d8 <ESPRxDecoder+0xf58>)
 8001822:	2242      	movs	r2, #66	; 0x42
 8001824:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[49] = DecToASCIIFun(Rxwifi_data);
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	4618      	mov	r0, r3
 800182a:	f000 fa29 	bl	8001c80 <DecToASCIIFun>
 800182e:	4603      	mov	r3, r0
 8001830:	461a      	mov	r2, r3
 8001832:	4b6a      	ldr	r3, [pc, #424]	; (80019dc <ESPRxDecoder+0xf5c>)
 8001834:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8001838:	e091      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==66)  //Type of temperture controller
 800183a:	4b67      	ldr	r3, [pc, #412]	; (80019d8 <ESPRxDecoder+0xf58>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b42      	cmp	r3, #66	; 0x42
 8001840:	d103      	bne.n	800184a <ESPRxDecoder+0xdca>
			 {
				 Data_bufferptr=67;
 8001842:	4b65      	ldr	r3, [pc, #404]	; (80019d8 <ESPRxDecoder+0xf58>)
 8001844:	2243      	movs	r2, #67	; 0x43
 8001846:	701a      	strb	r2, [r3, #0]
 8001848:	e089      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==67)
 800184a:	4b63      	ldr	r3, [pc, #396]	; (80019d8 <ESPRxDecoder+0xf58>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b43      	cmp	r3, #67	; 0x43
 8001850:	d10c      	bne.n	800186c <ESPRxDecoder+0xdec>
			 {
				 Data_bufferptr=68;
 8001852:	4b61      	ldr	r3, [pc, #388]	; (80019d8 <ESPRxDecoder+0xf58>)
 8001854:	2244      	movs	r2, #68	; 0x44
 8001856:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[50] = DecToASCIIFun(Rxwifi_data);
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	4618      	mov	r0, r3
 800185c:	f000 fa10 	bl	8001c80 <DecToASCIIFun>
 8001860:	4603      	mov	r3, r0
 8001862:	461a      	mov	r2, r3
 8001864:	4b5d      	ldr	r3, [pc, #372]	; (80019dc <ESPRxDecoder+0xf5c>)
 8001866:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 800186a:	e078      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==68)  //Type of power meter
 800186c:	4b5a      	ldr	r3, [pc, #360]	; (80019d8 <ESPRxDecoder+0xf58>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	2b44      	cmp	r3, #68	; 0x44
 8001872:	d103      	bne.n	800187c <ESPRxDecoder+0xdfc>
			 {
				 Data_bufferptr=69;
 8001874:	4b58      	ldr	r3, [pc, #352]	; (80019d8 <ESPRxDecoder+0xf58>)
 8001876:	2245      	movs	r2, #69	; 0x45
 8001878:	701a      	strb	r2, [r3, #0]
 800187a:	e070      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==69)
 800187c:	4b56      	ldr	r3, [pc, #344]	; (80019d8 <ESPRxDecoder+0xf58>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	2b45      	cmp	r3, #69	; 0x45
 8001882:	d10c      	bne.n	800189e <ESPRxDecoder+0xe1e>
			 {
				 Data_bufferptr=70;
 8001884:	4b54      	ldr	r3, [pc, #336]	; (80019d8 <ESPRxDecoder+0xf58>)
 8001886:	2246      	movs	r2, #70	; 0x46
 8001888:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[51] = DecToASCIIFun(Rxwifi_data);
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	4618      	mov	r0, r3
 800188e:	f000 f9f7 	bl	8001c80 <DecToASCIIFun>
 8001892:	4603      	mov	r3, r0
 8001894:	461a      	mov	r2, r3
 8001896:	4b51      	ldr	r3, [pc, #324]	; (80019dc <ESPRxDecoder+0xf5c>)
 8001898:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 800189c:	e05f      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==70)  //,
 800189e:	4b4e      	ldr	r3, [pc, #312]	; (80019d8 <ESPRxDecoder+0xf58>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	2b46      	cmp	r3, #70	; 0x46
 80018a4:	d103      	bne.n	80018ae <ESPRxDecoder+0xe2e>
			 {
				 Data_bufferptr=71;
 80018a6:	4b4c      	ldr	r3, [pc, #304]	; (80019d8 <ESPRxDecoder+0xf58>)
 80018a8:	2247      	movs	r2, #71	; 0x47
 80018aa:	701a      	strb	r2, [r3, #0]
 80018ac:	e057      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==71)  //status
 80018ae:	4b4a      	ldr	r3, [pc, #296]	; (80019d8 <ESPRxDecoder+0xf58>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b47      	cmp	r3, #71	; 0x47
 80018b4:	d10c      	bne.n	80018d0 <ESPRxDecoder+0xe50>
			 {
				 Data_bufferptr=72;
 80018b6:	4b48      	ldr	r3, [pc, #288]	; (80019d8 <ESPRxDecoder+0xf58>)
 80018b8:	2248      	movs	r2, #72	; 0x48
 80018ba:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[52] = DecToASCIIFun(Rxwifi_data);
 80018bc:	79fb      	ldrb	r3, [r7, #7]
 80018be:	4618      	mov	r0, r3
 80018c0:	f000 f9de 	bl	8001c80 <DecToASCIIFun>
 80018c4:	4603      	mov	r3, r0
 80018c6:	461a      	mov	r2, r3
 80018c8:	4b44      	ldr	r3, [pc, #272]	; (80019dc <ESPRxDecoder+0xf5c>)
 80018ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 80018ce:	e046      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==72)
 80018d0:	4b41      	ldr	r3, [pc, #260]	; (80019d8 <ESPRxDecoder+0xf58>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b48      	cmp	r3, #72	; 0x48
 80018d6:	d10c      	bne.n	80018f2 <ESPRxDecoder+0xe72>
			 {
				 Data_bufferptr=73;
 80018d8:	4b3f      	ldr	r3, [pc, #252]	; (80019d8 <ESPRxDecoder+0xf58>)
 80018da:	2249      	movs	r2, #73	; 0x49
 80018dc:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[53] = DecToASCIIFun(Rxwifi_data);
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f000 f9cd 	bl	8001c80 <DecToASCIIFun>
 80018e6:	4603      	mov	r3, r0
 80018e8:	461a      	mov	r2, r3
 80018ea:	4b3c      	ldr	r3, [pc, #240]	; (80019dc <ESPRxDecoder+0xf5c>)
 80018ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80018f0:	e035      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			  else if(Data_bufferptr==73)  //,
 80018f2:	4b39      	ldr	r3, [pc, #228]	; (80019d8 <ESPRxDecoder+0xf58>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b49      	cmp	r3, #73	; 0x49
 80018f8:	d103      	bne.n	8001902 <ESPRxDecoder+0xe82>
			 {
				 Data_bufferptr=74;
 80018fa:	4b37      	ldr	r3, [pc, #220]	; (80019d8 <ESPRxDecoder+0xf58>)
 80018fc:	224a      	movs	r2, #74	; 0x4a
 80018fe:	701a      	strb	r2, [r3, #0]
 8001900:	e02d      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==74)  //status
 8001902:	4b35      	ldr	r3, [pc, #212]	; (80019d8 <ESPRxDecoder+0xf58>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b4a      	cmp	r3, #74	; 0x4a
 8001908:	d10c      	bne.n	8001924 <ESPRxDecoder+0xea4>
			 {
				 Data_bufferptr=75;
 800190a:	4b33      	ldr	r3, [pc, #204]	; (80019d8 <ESPRxDecoder+0xf58>)
 800190c:	224b      	movs	r2, #75	; 0x4b
 800190e:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[54] = DecToASCIIFun(Rxwifi_data);
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	4618      	mov	r0, r3
 8001914:	f000 f9b4 	bl	8001c80 <DecToASCIIFun>
 8001918:	4603      	mov	r3, r0
 800191a:	461a      	mov	r2, r3
 800191c:	4b2f      	ldr	r3, [pc, #188]	; (80019dc <ESPRxDecoder+0xf5c>)
 800191e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001922:	e01c      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else if(Data_bufferptr==75)
 8001924:	4b2c      	ldr	r3, [pc, #176]	; (80019d8 <ESPRxDecoder+0xf58>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b4b      	cmp	r3, #75	; 0x4b
 800192a:	d115      	bne.n	8001958 <ESPRxDecoder+0xed8>
			 {
				 Data_bufferptr=0;
 800192c:	4b2a      	ldr	r3, [pc, #168]	; (80019d8 <ESPRxDecoder+0xf58>)
 800192e:	2200      	movs	r2, #0
 8001930:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[55] = DecToASCIIFun(Rxwifi_data);
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	4618      	mov	r0, r3
 8001936:	f000 f9a3 	bl	8001c80 <DecToASCIIFun>
 800193a:	4603      	mov	r3, r0
 800193c:	461a      	mov	r2, r3
 800193e:	4b27      	ldr	r3, [pc, #156]	; (80019dc <ESPRxDecoder+0xf5c>)
 8001940:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
				 RefreshBlockInfo = 0;
 8001944:	4b26      	ldr	r3, [pc, #152]	; (80019e0 <ESPRxDecoder+0xf60>)
 8001946:	2200      	movs	r2, #0
 8001948:	701a      	strb	r2, [r3, #0]
				 RxCompleteU2C1WIFI=1;
 800194a:	4b26      	ldr	r3, [pc, #152]	; (80019e4 <ESPRxDecoder+0xf64>)
 800194c:	2201      	movs	r2, #1
 800194e:	701a      	strb	r2, [r3, #0]
				 Updatetimeinfo=1;
 8001950:	4b25      	ldr	r3, [pc, #148]	; (80019e8 <ESPRxDecoder+0xf68>)
 8001952:	2201      	movs	r2, #1
 8001954:	701a      	strb	r2, [r3, #0]
 8001956:	e002      	b.n	800195e <ESPRxDecoder+0xede>
			 }
			 else
			 {
				 Data_bufferptr=0;
 8001958:	4b1f      	ldr	r3, [pc, #124]	; (80019d8 <ESPRxDecoder+0xf58>)
 800195a:	2200      	movs	r2, #0
 800195c:	701a      	strb	r2, [r3, #0]
			 }

		   if(Valid_DataWifi1)
 800195e:	4b23      	ldr	r3, [pc, #140]	; (80019ec <ESPRxDecoder+0xf6c>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	f000 80aa 	beq.w	8001abc <ESPRxDecoder+0x103c>
		   {
			 if((Rxwifi_data=='U')&&(bufferptr==0))
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	2b55      	cmp	r3, #85	; 0x55
 800196c:	d107      	bne.n	800197e <ESPRxDecoder+0xefe>
 800196e:	4b20      	ldr	r3, [pc, #128]	; (80019f0 <ESPRxDecoder+0xf70>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d103      	bne.n	800197e <ESPRxDecoder+0xefe>
			 {
			 	bufferptr=1;
 8001976:	4b1e      	ldr	r3, [pc, #120]	; (80019f0 <ESPRxDecoder+0xf70>)
 8001978:	2201      	movs	r2, #1
 800197a:	701a      	strb	r2, [r3, #0]
 800197c:	e04f      	b.n	8001a1e <ESPRxDecoder+0xf9e>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	2b6e      	cmp	r3, #110	; 0x6e
 8001982:	d107      	bne.n	8001994 <ESPRxDecoder+0xf14>
 8001984:	4b1a      	ldr	r3, [pc, #104]	; (80019f0 <ESPRxDecoder+0xf70>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d103      	bne.n	8001994 <ESPRxDecoder+0xf14>
			 {
			 	bufferptr=2;
 800198c:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <ESPRxDecoder+0xf70>)
 800198e:	2202      	movs	r2, #2
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	e044      	b.n	8001a1e <ESPRxDecoder+0xf9e>
			 }
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	2b6c      	cmp	r3, #108	; 0x6c
 8001998:	d107      	bne.n	80019aa <ESPRxDecoder+0xf2a>
 800199a:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <ESPRxDecoder+0xf70>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d103      	bne.n	80019aa <ESPRxDecoder+0xf2a>
			 {
			    bufferptr=3;
 80019a2:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <ESPRxDecoder+0xf70>)
 80019a4:	2203      	movs	r2, #3
 80019a6:	701a      	strb	r2, [r3, #0]
 80019a8:	e039      	b.n	8001a1e <ESPRxDecoder+0xf9e>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	2b69      	cmp	r3, #105	; 0x69
 80019ae:	d107      	bne.n	80019c0 <ESPRxDecoder+0xf40>
 80019b0:	4b0f      	ldr	r3, [pc, #60]	; (80019f0 <ESPRxDecoder+0xf70>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b03      	cmp	r3, #3
 80019b6:	d103      	bne.n	80019c0 <ESPRxDecoder+0xf40>
			 {
			    bufferptr=4;
 80019b8:	4b0d      	ldr	r3, [pc, #52]	; (80019f0 <ESPRxDecoder+0xf70>)
 80019ba:	2204      	movs	r2, #4
 80019bc:	701a      	strb	r2, [r3, #0]
 80019be:	e02e      	b.n	8001a1e <ESPRxDecoder+0xf9e>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 80019c0:	79fb      	ldrb	r3, [r7, #7]
 80019c2:	2b6e      	cmp	r3, #110	; 0x6e
 80019c4:	d116      	bne.n	80019f4 <ESPRxDecoder+0xf74>
 80019c6:	4b0a      	ldr	r3, [pc, #40]	; (80019f0 <ESPRxDecoder+0xf70>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	d112      	bne.n	80019f4 <ESPRxDecoder+0xf74>
			 {
			    bufferptr=5;
 80019ce:	4b08      	ldr	r3, [pc, #32]	; (80019f0 <ESPRxDecoder+0xf70>)
 80019d0:	2205      	movs	r2, #5
 80019d2:	701a      	strb	r2, [r3, #0]
 80019d4:	e023      	b.n	8001a1e <ESPRxDecoder+0xf9e>
 80019d6:	bf00      	nop
 80019d8:	200000d2 	.word	0x200000d2
 80019dc:	2000008c 	.word	0x2000008c
 80019e0:	20000751 	.word	0x20000751
 80019e4:	200000d7 	.word	0x200000d7
 80019e8:	200000d6 	.word	0x200000d6
 80019ec:	200000d8 	.word	0x200000d8
 80019f0:	2000074a 	.word	0x2000074a
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 80019f4:	79fb      	ldrb	r3, [r7, #7]
 80019f6:	2b6b      	cmp	r3, #107	; 0x6b
 80019f8:	d111      	bne.n	8001a1e <ESPRxDecoder+0xf9e>
 80019fa:	4b95      	ldr	r3, [pc, #596]	; (8001c50 <ESPRxDecoder+0x11d0>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b05      	cmp	r3, #5
 8001a00:	d10d      	bne.n	8001a1e <ESPRxDecoder+0xf9e>
			 {
			    bufferptr=0;
 8001a02:	4b93      	ldr	r3, [pc, #588]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001a0c:	4b91      	ldr	r3, [pc, #580]	; (8001c54 <ESPRxDecoder+0x11d4>)
 8001a0e:	2266      	movs	r2, #102	; 0x66
 8001a10:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 8001a12:	4b91      	ldr	r3, [pc, #580]	; (8001c58 <ESPRxDecoder+0x11d8>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001a18:	4b90      	ldr	r3, [pc, #576]	; (8001c5c <ESPRxDecoder+0x11dc>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	701a      	strb	r2, [r3, #0]
				//RxCompleteU2C1WIFI=1;			  /*receive complete*/
			 }
			 if((Rxwifi_data=='C')&&(bufferptr==0))
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	2b43      	cmp	r3, #67	; 0x43
 8001a22:	d107      	bne.n	8001a34 <ESPRxDecoder+0xfb4>
 8001a24:	4b8a      	ldr	r3, [pc, #552]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d103      	bne.n	8001a34 <ESPRxDecoder+0xfb4>
			 {
			 	bufferptr=1;
 8001a2c:	4b88      	ldr	r3, [pc, #544]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a2e:	2201      	movs	r2, #1
 8001a30:	701a      	strb	r2, [r3, #0]
 8001a32:	e0ea      	b.n	8001c0a <ESPRxDecoder+0x118a>
			 }
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	2b4c      	cmp	r3, #76	; 0x4c
 8001a38:	d107      	bne.n	8001a4a <ESPRxDecoder+0xfca>
 8001a3a:	4b85      	ldr	r3, [pc, #532]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d103      	bne.n	8001a4a <ESPRxDecoder+0xfca>
			 {
			 	bufferptr=2;
 8001a42:	4b83      	ldr	r3, [pc, #524]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a44:	2202      	movs	r2, #2
 8001a46:	701a      	strb	r2, [r3, #0]
 8001a48:	e0df      	b.n	8001c0a <ESPRxDecoder+0x118a>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 8001a4a:	79fb      	ldrb	r3, [r7, #7]
 8001a4c:	2b4f      	cmp	r3, #79	; 0x4f
 8001a4e:	d107      	bne.n	8001a60 <ESPRxDecoder+0xfe0>
 8001a50:	4b7f      	ldr	r3, [pc, #508]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d103      	bne.n	8001a60 <ESPRxDecoder+0xfe0>
			 {
			    bufferptr=3;
 8001a58:	4b7d      	ldr	r3, [pc, #500]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a5a:	2203      	movs	r2, #3
 8001a5c:	701a      	strb	r2, [r3, #0]
 8001a5e:	e0d4      	b.n	8001c0a <ESPRxDecoder+0x118a>
			 }
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 8001a60:	79fb      	ldrb	r3, [r7, #7]
 8001a62:	2b53      	cmp	r3, #83	; 0x53
 8001a64:	d107      	bne.n	8001a76 <ESPRxDecoder+0xff6>
 8001a66:	4b7a      	ldr	r3, [pc, #488]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	2b03      	cmp	r3, #3
 8001a6c:	d103      	bne.n	8001a76 <ESPRxDecoder+0xff6>
			 {
			    bufferptr=4;
 8001a6e:	4b78      	ldr	r3, [pc, #480]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a70:	2204      	movs	r2, #4
 8001a72:	701a      	strb	r2, [r3, #0]
 8001a74:	e0c9      	b.n	8001c0a <ESPRxDecoder+0x118a>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	2b45      	cmp	r3, #69	; 0x45
 8001a7a:	d107      	bne.n	8001a8c <ESPRxDecoder+0x100c>
 8001a7c:	4b74      	ldr	r3, [pc, #464]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b04      	cmp	r3, #4
 8001a82:	d103      	bne.n	8001a8c <ESPRxDecoder+0x100c>
			 {
			    bufferptr=5;
 8001a84:	4b72      	ldr	r3, [pc, #456]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a86:	2205      	movs	r2, #5
 8001a88:	701a      	strb	r2, [r3, #0]
 8001a8a:	e0be      	b.n	8001c0a <ESPRxDecoder+0x118a>
			 }
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	2b44      	cmp	r3, #68	; 0x44
 8001a90:	f040 80ee 	bne.w	8001c70 <ESPRxDecoder+0x11f0>
 8001a94:	4b6e      	ldr	r3, [pc, #440]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b05      	cmp	r3, #5
 8001a9a:	f040 80e9 	bne.w	8001c70 <ESPRxDecoder+0x11f0>
			 {
			    bufferptr=0;
 8001a9e:	4b6c      	ldr	r3, [pc, #432]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001aa8:	4b6a      	ldr	r3, [pc, #424]	; (8001c54 <ESPRxDecoder+0x11d4>)
 8001aaa:	2266      	movs	r2, #102	; 0x66
 8001aac:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 8001aae:	4b6a      	ldr	r3, [pc, #424]	; (8001c58 <ESPRxDecoder+0x11d8>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001ab4:	4b69      	ldr	r3, [pc, #420]	; (8001c5c <ESPRxDecoder+0x11dc>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
					wifi_command=102;}
				Valid_DataWifi1=0;
				//RxCompleteU2C1WIFI=0;   /*Wrong receive*/
			 }
			}
		break;
 8001aba:	e0d9      	b.n	8001c70 <ESPRxDecoder+0x11f0>
			  if((Rxwifi_data=='U')&&(bufferptr==0))
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	2b55      	cmp	r3, #85	; 0x55
 8001ac0:	d107      	bne.n	8001ad2 <ESPRxDecoder+0x1052>
 8001ac2:	4b63      	ldr	r3, [pc, #396]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d103      	bne.n	8001ad2 <ESPRxDecoder+0x1052>
			 	bufferptr=1;
 8001aca:	4b61      	ldr	r3, [pc, #388]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001acc:	2201      	movs	r2, #1
 8001ace:	701a      	strb	r2, [r3, #0]
 8001ad0:	e040      	b.n	8001b54 <ESPRxDecoder+0x10d4>
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	2b6e      	cmp	r3, #110	; 0x6e
 8001ad6:	d107      	bne.n	8001ae8 <ESPRxDecoder+0x1068>
 8001ad8:	4b5d      	ldr	r3, [pc, #372]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d103      	bne.n	8001ae8 <ESPRxDecoder+0x1068>
			 	bufferptr=2;
 8001ae0:	4b5b      	ldr	r3, [pc, #364]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001ae2:	2202      	movs	r2, #2
 8001ae4:	701a      	strb	r2, [r3, #0]
 8001ae6:	e035      	b.n	8001b54 <ESPRxDecoder+0x10d4>
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	2b6c      	cmp	r3, #108	; 0x6c
 8001aec:	d107      	bne.n	8001afe <ESPRxDecoder+0x107e>
 8001aee:	4b58      	ldr	r3, [pc, #352]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d103      	bne.n	8001afe <ESPRxDecoder+0x107e>
			    bufferptr=3;
 8001af6:	4b56      	ldr	r3, [pc, #344]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001af8:	2203      	movs	r2, #3
 8001afa:	701a      	strb	r2, [r3, #0]
 8001afc:	e02a      	b.n	8001b54 <ESPRxDecoder+0x10d4>
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 8001afe:	79fb      	ldrb	r3, [r7, #7]
 8001b00:	2b69      	cmp	r3, #105	; 0x69
 8001b02:	d107      	bne.n	8001b14 <ESPRxDecoder+0x1094>
 8001b04:	4b52      	ldr	r3, [pc, #328]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b03      	cmp	r3, #3
 8001b0a:	d103      	bne.n	8001b14 <ESPRxDecoder+0x1094>
			    bufferptr=4;
 8001b0c:	4b50      	ldr	r3, [pc, #320]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b0e:	2204      	movs	r2, #4
 8001b10:	701a      	strb	r2, [r3, #0]
 8001b12:	e01f      	b.n	8001b54 <ESPRxDecoder+0x10d4>
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	2b6e      	cmp	r3, #110	; 0x6e
 8001b18:	d107      	bne.n	8001b2a <ESPRxDecoder+0x10aa>
 8001b1a:	4b4d      	ldr	r3, [pc, #308]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	d103      	bne.n	8001b2a <ESPRxDecoder+0x10aa>
			    bufferptr=5;
 8001b22:	4b4b      	ldr	r3, [pc, #300]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b24:	2205      	movs	r2, #5
 8001b26:	701a      	strb	r2, [r3, #0]
 8001b28:	e014      	b.n	8001b54 <ESPRxDecoder+0x10d4>
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 8001b2a:	79fb      	ldrb	r3, [r7, #7]
 8001b2c:	2b6b      	cmp	r3, #107	; 0x6b
 8001b2e:	d111      	bne.n	8001b54 <ESPRxDecoder+0x10d4>
 8001b30:	4b47      	ldr	r3, [pc, #284]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b05      	cmp	r3, #5
 8001b36:	d10d      	bne.n	8001b54 <ESPRxDecoder+0x10d4>
			    bufferptr=0;
 8001b38:	4b45      	ldr	r3, [pc, #276]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001b42:	4b44      	ldr	r3, [pc, #272]	; (8001c54 <ESPRxDecoder+0x11d4>)
 8001b44:	2266      	movs	r2, #102	; 0x66
 8001b46:	701a      	strb	r2, [r3, #0]
				Error_Close=0;
 8001b48:	4b43      	ldr	r3, [pc, #268]	; (8001c58 <ESPRxDecoder+0x11d8>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001b4e:	4b43      	ldr	r3, [pc, #268]	; (8001c5c <ESPRxDecoder+0x11dc>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	701a      	strb	r2, [r3, #0]
			   if((Rxwifi_data=='C')&&(bufferptr==0))
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	2b43      	cmp	r3, #67	; 0x43
 8001b58:	d107      	bne.n	8001b6a <ESPRxDecoder+0x10ea>
 8001b5a:	4b3d      	ldr	r3, [pc, #244]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d103      	bne.n	8001b6a <ESPRxDecoder+0x10ea>
			 	bufferptr=1;
 8001b62:	4b3b      	ldr	r3, [pc, #236]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b64:	2201      	movs	r2, #1
 8001b66:	701a      	strb	r2, [r3, #0]
 8001b68:	e04f      	b.n	8001c0a <ESPRxDecoder+0x118a>
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	2b4c      	cmp	r3, #76	; 0x4c
 8001b6e:	d107      	bne.n	8001b80 <ESPRxDecoder+0x1100>
 8001b70:	4b37      	ldr	r3, [pc, #220]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d103      	bne.n	8001b80 <ESPRxDecoder+0x1100>
			 	bufferptr=2;
 8001b78:	4b35      	ldr	r3, [pc, #212]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	701a      	strb	r2, [r3, #0]
 8001b7e:	e044      	b.n	8001c0a <ESPRxDecoder+0x118a>
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	2b4f      	cmp	r3, #79	; 0x4f
 8001b84:	d107      	bne.n	8001b96 <ESPRxDecoder+0x1116>
 8001b86:	4b32      	ldr	r3, [pc, #200]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d103      	bne.n	8001b96 <ESPRxDecoder+0x1116>
			    bufferptr=3;
 8001b8e:	4b30      	ldr	r3, [pc, #192]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b90:	2203      	movs	r2, #3
 8001b92:	701a      	strb	r2, [r3, #0]
 8001b94:	e039      	b.n	8001c0a <ESPRxDecoder+0x118a>
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 8001b96:	79fb      	ldrb	r3, [r7, #7]
 8001b98:	2b53      	cmp	r3, #83	; 0x53
 8001b9a:	d107      	bne.n	8001bac <ESPRxDecoder+0x112c>
 8001b9c:	4b2c      	ldr	r3, [pc, #176]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b03      	cmp	r3, #3
 8001ba2:	d103      	bne.n	8001bac <ESPRxDecoder+0x112c>
			    bufferptr=4;
 8001ba4:	4b2a      	ldr	r3, [pc, #168]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001ba6:	2204      	movs	r2, #4
 8001ba8:	701a      	strb	r2, [r3, #0]
 8001baa:	e02e      	b.n	8001c0a <ESPRxDecoder+0x118a>
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	2b45      	cmp	r3, #69	; 0x45
 8001bb0:	d107      	bne.n	8001bc2 <ESPRxDecoder+0x1142>
 8001bb2:	4b27      	ldr	r3, [pc, #156]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	2b04      	cmp	r3, #4
 8001bb8:	d103      	bne.n	8001bc2 <ESPRxDecoder+0x1142>
			    bufferptr=5;
 8001bba:	4b25      	ldr	r3, [pc, #148]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001bbc:	2205      	movs	r2, #5
 8001bbe:	701a      	strb	r2, [r3, #0]
 8001bc0:	e023      	b.n	8001c0a <ESPRxDecoder+0x118a>
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	2b44      	cmp	r3, #68	; 0x44
 8001bc6:	d153      	bne.n	8001c70 <ESPRxDecoder+0x11f0>
 8001bc8:	4b21      	ldr	r3, [pc, #132]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b05      	cmp	r3, #5
 8001bce:	d14f      	bne.n	8001c70 <ESPRxDecoder+0x11f0>
			    bufferptr=0;
 8001bd0:	4b1f      	ldr	r3, [pc, #124]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	71bb      	strb	r3, [r7, #6]
				if(++Error_Close>3){wifi_command=10;Error_Close=0;}
 8001bda:	4b1f      	ldr	r3, [pc, #124]	; (8001c58 <ESPRxDecoder+0x11d8>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	3301      	adds	r3, #1
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	4b1d      	ldr	r3, [pc, #116]	; (8001c58 <ESPRxDecoder+0x11d8>)
 8001be4:	701a      	strb	r2, [r3, #0]
 8001be6:	4b1c      	ldr	r3, [pc, #112]	; (8001c58 <ESPRxDecoder+0x11d8>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d906      	bls.n	8001bfc <ESPRxDecoder+0x117c>
 8001bee:	4b19      	ldr	r3, [pc, #100]	; (8001c54 <ESPRxDecoder+0x11d4>)
 8001bf0:	220a      	movs	r2, #10
 8001bf2:	701a      	strb	r2, [r3, #0]
 8001bf4:	4b18      	ldr	r3, [pc, #96]	; (8001c58 <ESPRxDecoder+0x11d8>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
 8001bfa:	e002      	b.n	8001c02 <ESPRxDecoder+0x1182>
					wifi_command=102;}
 8001bfc:	4b15      	ldr	r3, [pc, #84]	; (8001c54 <ESPRxDecoder+0x11d4>)
 8001bfe:	2266      	movs	r2, #102	; 0x66
 8001c00:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001c02:	4b16      	ldr	r3, [pc, #88]	; (8001c5c <ESPRxDecoder+0x11dc>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	701a      	strb	r2, [r3, #0]
		break;
 8001c08:	e032      	b.n	8001c70 <ESPRxDecoder+0x11f0>
 8001c0a:	e031      	b.n	8001c70 <ESPRxDecoder+0x11f0>
		case 8:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	2b4f      	cmp	r3, #79	; 0x4f
 8001c10:	d107      	bne.n	8001c22 <ESPRxDecoder+0x11a2>
 8001c12:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d103      	bne.n	8001c22 <ESPRxDecoder+0x11a2>
			 {
			 	bufferptr=1;
 8001c1a:	4b0d      	ldr	r3, [pc, #52]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=20;
			 }
		break;
 8001c20:	e028      	b.n	8001c74 <ESPRxDecoder+0x11f4>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	2b4b      	cmp	r3, #75	; 0x4b
 8001c26:	d125      	bne.n	8001c74 <ESPRxDecoder+0x11f4>
 8001c28:	4b09      	ldr	r3, [pc, #36]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d121      	bne.n	8001c74 <ESPRxDecoder+0x11f4>
			 	bufferptr=0;
 8001c30:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <ESPRxDecoder+0x11d0>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001c36:	2300      	movs	r3, #0
 8001c38:	71bb      	strb	r3, [r7, #6]
				wifi_command=20;
 8001c3a:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <ESPRxDecoder+0x11d4>)
 8001c3c:	2214      	movs	r2, #20
 8001c3e:	701a      	strb	r2, [r3, #0]
		break;
 8001c40:	e018      	b.n	8001c74 <ESPRxDecoder+0x11f4>
	   	default:
		break;
 8001c42:	bf00      	nop
 8001c44:	e017      	b.n	8001c76 <ESPRxDecoder+0x11f6>
		break;
 8001c46:	bf00      	nop
 8001c48:	e015      	b.n	8001c76 <ESPRxDecoder+0x11f6>
		break;
 8001c4a:	bf00      	nop
 8001c4c:	e013      	b.n	8001c76 <ESPRxDecoder+0x11f6>
 8001c4e:	bf00      	nop
 8001c50:	2000074a 	.word	0x2000074a
 8001c54:	2000064c 	.word	0x2000064c
 8001c58:	200000d5 	.word	0x200000d5
 8001c5c:	200000d8 	.word	0x200000d8
		break;
 8001c60:	bf00      	nop
 8001c62:	e008      	b.n	8001c76 <ESPRxDecoder+0x11f6>
		break;
 8001c64:	bf00      	nop
 8001c66:	e006      	b.n	8001c76 <ESPRxDecoder+0x11f6>
		break;
 8001c68:	bf00      	nop
 8001c6a:	e004      	b.n	8001c76 <ESPRxDecoder+0x11f6>
		break;
 8001c6c:	bf00      	nop
 8001c6e:	e002      	b.n	8001c76 <ESPRxDecoder+0x11f6>
		break;
 8001c70:	bf00      	nop
 8001c72:	e000      	b.n	8001c76 <ESPRxDecoder+0x11f6>
		break;
 8001c74:	bf00      	nop
		}
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop

08001c80 <DecToASCIIFun>:

unsigned char DecToASCIIFun(unsigned char TempVar)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	71fb      	strb	r3, [r7, #7]
	unsigned char  ASCIIHex;
	switch(TempVar)
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	3b30      	subs	r3, #48	; 0x30
 8001c8e:	2b16      	cmp	r3, #22
 8001c90:	d860      	bhi.n	8001d54 <DecToASCIIFun+0xd4>
 8001c92:	a201      	add	r2, pc, #4	; (adr r2, 8001c98 <DecToASCIIFun+0x18>)
 8001c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c98:	08001cf5 	.word	0x08001cf5
 8001c9c:	08001cfb 	.word	0x08001cfb
 8001ca0:	08001d01 	.word	0x08001d01
 8001ca4:	08001d07 	.word	0x08001d07
 8001ca8:	08001d0d 	.word	0x08001d0d
 8001cac:	08001d13 	.word	0x08001d13
 8001cb0:	08001d19 	.word	0x08001d19
 8001cb4:	08001d1f 	.word	0x08001d1f
 8001cb8:	08001d25 	.word	0x08001d25
 8001cbc:	08001d2b 	.word	0x08001d2b
 8001cc0:	08001d55 	.word	0x08001d55
 8001cc4:	08001d55 	.word	0x08001d55
 8001cc8:	08001d55 	.word	0x08001d55
 8001ccc:	08001d55 	.word	0x08001d55
 8001cd0:	08001d55 	.word	0x08001d55
 8001cd4:	08001d55 	.word	0x08001d55
 8001cd8:	08001d55 	.word	0x08001d55
 8001cdc:	08001d31 	.word	0x08001d31
 8001ce0:	08001d37 	.word	0x08001d37
 8001ce4:	08001d3d 	.word	0x08001d3d
 8001ce8:	08001d43 	.word	0x08001d43
 8001cec:	08001d49 	.word	0x08001d49
 8001cf0:	08001d4f 	.word	0x08001d4f
	{
	case 48:
			ASCIIHex = 0x00;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	73fb      	strb	r3, [r7, #15]
			break;
 8001cf8:	e02c      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 49:
			ASCIIHex = 0x01;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	73fb      	strb	r3, [r7, #15]
			break;
 8001cfe:	e029      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 50:
			ASCIIHex = 0x02;
 8001d00:	2302      	movs	r3, #2
 8001d02:	73fb      	strb	r3, [r7, #15]
			break;
 8001d04:	e026      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 51:
			ASCIIHex = 0x03;
 8001d06:	2303      	movs	r3, #3
 8001d08:	73fb      	strb	r3, [r7, #15]
			break;
 8001d0a:	e023      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 52:
			ASCIIHex = 0x04;
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	73fb      	strb	r3, [r7, #15]
			break;
 8001d10:	e020      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 53:
			ASCIIHex = 0x05;
 8001d12:	2305      	movs	r3, #5
 8001d14:	73fb      	strb	r3, [r7, #15]
			break;
 8001d16:	e01d      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 54:
			ASCIIHex = 0x06;
 8001d18:	2306      	movs	r3, #6
 8001d1a:	73fb      	strb	r3, [r7, #15]
			break;
 8001d1c:	e01a      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 55:
			ASCIIHex = 0x07;
 8001d1e:	2307      	movs	r3, #7
 8001d20:	73fb      	strb	r3, [r7, #15]
			break;
 8001d22:	e017      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 56:
			ASCIIHex = 0x08;
 8001d24:	2308      	movs	r3, #8
 8001d26:	73fb      	strb	r3, [r7, #15]
			break;
 8001d28:	e014      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 57:
			ASCIIHex = 0x09;
 8001d2a:	2309      	movs	r3, #9
 8001d2c:	73fb      	strb	r3, [r7, #15]
			break;
 8001d2e:	e011      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 65:
			ASCIIHex = 0x0A;
 8001d30:	230a      	movs	r3, #10
 8001d32:	73fb      	strb	r3, [r7, #15]
			break;
 8001d34:	e00e      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 66:
			ASCIIHex = 0x0B;
 8001d36:	230b      	movs	r3, #11
 8001d38:	73fb      	strb	r3, [r7, #15]
			break;
 8001d3a:	e00b      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 67:
			ASCIIHex = 0x0C;
 8001d3c:	230c      	movs	r3, #12
 8001d3e:	73fb      	strb	r3, [r7, #15]
			break;
 8001d40:	e008      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 68:
			ASCIIHex = 0x0D;
 8001d42:	230d      	movs	r3, #13
 8001d44:	73fb      	strb	r3, [r7, #15]
			break;
 8001d46:	e005      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 69:
			ASCIIHex = 0x0E;
 8001d48:	230e      	movs	r3, #14
 8001d4a:	73fb      	strb	r3, [r7, #15]
			break;
 8001d4c:	e002      	b.n	8001d54 <DecToASCIIFun+0xd4>
	case 70:
			ASCIIHex = 0x0F;
 8001d4e:	230f      	movs	r3, #15
 8001d50:	73fb      	strb	r3, [r7, #15]
			break;
 8001d52:	bf00      	nop
	}
	return (ASCIIHex);
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3714      	adds	r7, #20
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop

08001d64 <HAL_TIM_PeriodElapsedCallback>:
 uint8_t seq1_remaining_time_Hr,seq1_remaining_time_min,seq2_remaining_time_Hr,seq2_remaining_time_min;
 uint16_t Read_Quench_IP_Start,Read_Quench_IP_Stop,Quenching_Seconds_Cont;


 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 	if(htim == &htim7)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4a8f      	ldr	r2, [pc, #572]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x248>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d102      	bne.n	8001d7a <HAL_TIM_PeriodElapsedCallback+0x16>
 	{
 		Flag1MS=1;
 8001d74:	4b8e      	ldr	r3, [pc, #568]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8001d76:	2201      	movs	r2, #1
 8001d78:	701a      	strb	r2, [r3, #0]
 	}
 	if(htim == &htim6)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a8d      	ldr	r2, [pc, #564]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	f040 810f 	bne.w	8001fa2 <HAL_TIM_PeriodElapsedCallback+0x23e>
	{
 		Flag100milliSeconds=1;
 8001d84:	4b8c      	ldr	r3, [pc, #560]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001d86:	2201      	movs	r2, #1
 8001d88:	701a      	strb	r2, [r3, #0]
 		if(++LocCount1S >= 10)
 8001d8a:	4b8c      	ldr	r3, [pc, #560]	; (8001fbc <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	4b8a      	ldr	r3, [pc, #552]	; (8001fbc <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001d94:	701a      	strb	r2, [r3, #0]
 8001d96:	4b89      	ldr	r3, [pc, #548]	; (8001fbc <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	2b09      	cmp	r3, #9
 8001d9c:	f240 808c 	bls.w	8001eb8 <HAL_TIM_PeriodElapsedCallback+0x154>
		{
			LocCount1S=0;
 8001da0:	4b86      	ldr	r3, [pc, #536]	; (8001fbc <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	701a      	strb	r2, [r3, #0]
			if(++SimCount >= 20)
 8001da6:	4b86      	ldr	r3, [pc, #536]	; (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	3301      	adds	r3, #1
 8001dac:	b2da      	uxtb	r2, r3
 8001dae:	4b84      	ldr	r3, [pc, #528]	; (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001db0:	701a      	strb	r2, [r3, #0]
 8001db2:	4b83      	ldr	r3, [pc, #524]	; (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	2b13      	cmp	r3, #19
 8001db8:	d906      	bls.n	8001dc8 <HAL_TIM_PeriodElapsedCallback+0x64>
			{
				SimCount=0;
 8001dba:	4b81      	ldr	r3, [pc, #516]	; (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, RELAY4_Pin);
 8001dc0:	2120      	movs	r1, #32
 8001dc2:	4880      	ldr	r0, [pc, #512]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001dc4:	f008 fcdc 	bl	800a780 <HAL_GPIO_TogglePin>
			}
			Flag1Second =1;
 8001dc8:	4b7f      	ldr	r3, [pc, #508]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001dca:	2201      	movs	r2, #1
 8001dcc:	701a      	strb	r2, [r3, #0]
			//DHCP_time_handler( );
			if(!stop_timer_count){
 8001dce:	4b7f      	ldr	r3, [pc, #508]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d12e      	bne.n	8001e34 <HAL_TIM_PeriodElapsedCallback+0xd0>
				if(start_process_control_timer ==1){
 8001dd6:	4b7e      	ldr	r3, [pc, #504]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d113      	bne.n	8001e06 <HAL_TIM_PeriodElapsedCallback+0xa2>
					if(++seq1_count_inc >= seq1_duration_total){
 8001dde:	4b7d      	ldr	r3, [pc, #500]	; (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001de0:	881b      	ldrh	r3, [r3, #0]
 8001de2:	3301      	adds	r3, #1
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	4b7b      	ldr	r3, [pc, #492]	; (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001de8:	801a      	strh	r2, [r3, #0]
 8001dea:	4b7a      	ldr	r3, [pc, #488]	; (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001dec:	881a      	ldrh	r2, [r3, #0]
 8001dee:	4b7a      	ldr	r3, [pc, #488]	; (8001fd8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001df0:	881b      	ldrh	r3, [r3, #0]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d31e      	bcc.n	8001e34 <HAL_TIM_PeriodElapsedCallback+0xd0>
						seq1_count_inc = seq1_duration_total;
 8001df6:	4b78      	ldr	r3, [pc, #480]	; (8001fd8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001df8:	881a      	ldrh	r2, [r3, #0]
 8001dfa:	4b76      	ldr	r3, [pc, #472]	; (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001dfc:	801a      	strh	r2, [r3, #0]
						process_complete=1;
 8001dfe:	4b77      	ldr	r3, [pc, #476]	; (8001fdc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	701a      	strb	r2, [r3, #0]
 8001e04:	e016      	b.n	8001e34 <HAL_TIM_PeriodElapsedCallback+0xd0>
					}
				}
				else if(start_process_control_timer == 2){
 8001e06:	4b72      	ldr	r3, [pc, #456]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d112      	bne.n	8001e34 <HAL_TIM_PeriodElapsedCallback+0xd0>
					if(++seq2_count_inc >= seq2_duration_total){
 8001e0e:	4b74      	ldr	r3, [pc, #464]	; (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001e10:	881b      	ldrh	r3, [r3, #0]
 8001e12:	3301      	adds	r3, #1
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	4b72      	ldr	r3, [pc, #456]	; (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001e18:	801a      	strh	r2, [r3, #0]
 8001e1a:	4b71      	ldr	r3, [pc, #452]	; (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001e1c:	881a      	ldrh	r2, [r3, #0]
 8001e1e:	4b71      	ldr	r3, [pc, #452]	; (8001fe4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001e20:	881b      	ldrh	r3, [r3, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d306      	bcc.n	8001e34 <HAL_TIM_PeriodElapsedCallback+0xd0>
						seq2_count_inc = seq2_duration_total;
 8001e26:	4b6f      	ldr	r3, [pc, #444]	; (8001fe4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001e28:	881a      	ldrh	r2, [r3, #0]
 8001e2a:	4b6d      	ldr	r3, [pc, #436]	; (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001e2c:	801a      	strh	r2, [r3, #0]
						process_complete=2;
 8001e2e:	4b6b      	ldr	r3, [pc, #428]	; (8001fdc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001e30:	2202      	movs	r2, #2
 8001e32:	701a      	strb	r2, [r3, #0]
					}
				}
			}

			seq1_remaining_time_total_min = seq1_duration_total-seq1_count_inc;
 8001e34:	4b68      	ldr	r3, [pc, #416]	; (8001fd8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001e36:	881a      	ldrh	r2, [r3, #0]
 8001e38:	4b66      	ldr	r3, [pc, #408]	; (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001e3a:	881b      	ldrh	r3, [r3, #0]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	b29a      	uxth	r2, r3
 8001e40:	4b69      	ldr	r3, [pc, #420]	; (8001fe8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001e42:	801a      	strh	r2, [r3, #0]
			seq2_remaining_time_total_min = seq2_duration_total-seq2_count_inc;
 8001e44:	4b67      	ldr	r3, [pc, #412]	; (8001fe4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001e46:	881a      	ldrh	r2, [r3, #0]
 8001e48:	4b65      	ldr	r3, [pc, #404]	; (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001e4a:	881b      	ldrh	r3, [r3, #0]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	4b66      	ldr	r3, [pc, #408]	; (8001fec <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001e52:	801a      	strh	r2, [r3, #0]
			seq1_remaining_time_Hr  = (seq1_remaining_time_total_min/60);
 8001e54:	4b64      	ldr	r3, [pc, #400]	; (8001fe8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	4a65      	ldr	r2, [pc, #404]	; (8001ff0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5e:	095b      	lsrs	r3, r3, #5
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	b2da      	uxtb	r2, r3
 8001e64:	4b63      	ldr	r3, [pc, #396]	; (8001ff4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001e66:	701a      	strb	r2, [r3, #0]
			seq1_remaining_time_min = (seq1_remaining_time_total_min%60);
 8001e68:	4b5f      	ldr	r3, [pc, #380]	; (8001fe8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001e6a:	881a      	ldrh	r2, [r3, #0]
 8001e6c:	4b60      	ldr	r3, [pc, #384]	; (8001ff0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001e6e:	fba3 1302 	umull	r1, r3, r3, r2
 8001e72:	0959      	lsrs	r1, r3, #5
 8001e74:	460b      	mov	r3, r1
 8001e76:	011b      	lsls	r3, r3, #4
 8001e78:	1a5b      	subs	r3, r3, r1
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	4b5d      	ldr	r3, [pc, #372]	; (8001ff8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001e84:	701a      	strb	r2, [r3, #0]
			seq2_remaining_time_Hr  = (seq2_remaining_time_total_min/60);
 8001e86:	4b59      	ldr	r3, [pc, #356]	; (8001fec <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001e88:	881b      	ldrh	r3, [r3, #0]
 8001e8a:	4a59      	ldr	r2, [pc, #356]	; (8001ff0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e90:	095b      	lsrs	r3, r3, #5
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	b2da      	uxtb	r2, r3
 8001e96:	4b59      	ldr	r3, [pc, #356]	; (8001ffc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001e98:	701a      	strb	r2, [r3, #0]
			seq2_remaining_time_min = (seq2_remaining_time_total_min%60);
 8001e9a:	4b54      	ldr	r3, [pc, #336]	; (8001fec <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001e9c:	881a      	ldrh	r2, [r3, #0]
 8001e9e:	4b54      	ldr	r3, [pc, #336]	; (8001ff0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8001ea4:	0959      	lsrs	r1, r3, #5
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	011b      	lsls	r3, r3, #4
 8001eaa:	1a5b      	subs	r3, r3, r1
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	4b52      	ldr	r3, [pc, #328]	; (8002000 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001eb6:	701a      	strb	r2, [r3, #0]

		}

		if(++CountAT_Quench > 9)
 8001eb8:	4b52      	ldr	r3, [pc, #328]	; (8002004 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	b2da      	uxtb	r2, r3
 8001ec0:	4b50      	ldr	r3, [pc, #320]	; (8002004 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001ec2:	701a      	strb	r2, [r3, #0]
 8001ec4:	4b4f      	ldr	r3, [pc, #316]	; (8002004 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b09      	cmp	r3, #9
 8001eca:	d96a      	bls.n	8001fa2 <HAL_TIM_PeriodElapsedCallback+0x23e>
		{
			CountAT_Quench=0;
 8001ecc:	4b4d      	ldr	r3, [pc, #308]	; (8002004 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	701a      	strb	r2, [r3, #0]
			Read_Quench_IP_Start = 0;//(IO1PIN & (1<<25));
 8001ed2:	4b4d      	ldr	r3, [pc, #308]	; (8002008 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	801a      	strh	r2, [r3, #0]
			Read_Quench_IP_Stop  = 0;// (IO1PIN &(1<<24));
 8001ed8:	4b4c      	ldr	r3, [pc, #304]	; (800200c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	801a      	strh	r2, [r3, #0]

			if((NewQuenchingReq)
 8001ede:	4b4c      	ldr	r3, [pc, #304]	; (8002010 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d015      	beq.n	8001f12 <HAL_TIM_PeriodElapsedCallback+0x1ae>
				&&(!Read_Quench_IP_Start)
 8001ee6:	4b48      	ldr	r3, [pc, #288]	; (8002008 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001ee8:	881b      	ldrh	r3, [r3, #0]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d111      	bne.n	8001f12 <HAL_TIM_PeriodElapsedCallback+0x1ae>
				&&(status_to_server != 30)
 8001eee:	4b49      	ldr	r3, [pc, #292]	; (8002014 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b1e      	cmp	r3, #30
 8001ef4:	d00d      	beq.n	8001f12 <HAL_TIM_PeriodElapsedCallback+0x1ae>
				&&(Status_Quench_Duration==0))
 8001ef6:	4b48      	ldr	r3, [pc, #288]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d109      	bne.n	8001f12 <HAL_TIM_PeriodElapsedCallback+0x1ae>
			{
				NewQuenchingReq=0;
 8001efe:	4b44      	ldr	r3, [pc, #272]	; (8002010 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	701a      	strb	r2, [r3, #0]
				Status_Quench_Duration  = 1;
 8001f04:	4b44      	ldr	r3, [pc, #272]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	701a      	strb	r2, [r3, #0]
				Quenching_Seconds_Cont = 0;
 8001f0a:	4b44      	ldr	r3, [pc, #272]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	801a      	strh	r2, [r3, #0]
 8001f10:	e047      	b.n	8001fa2 <HAL_TIM_PeriodElapsedCallback+0x23e>
			}
			else if((Status_Quench_Duration==1)&&(Read_Quench_IP_Stop))
 8001f12:	4b41      	ldr	r3, [pc, #260]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d10a      	bne.n	8001f30 <HAL_TIM_PeriodElapsedCallback+0x1cc>
 8001f1a:	4b3c      	ldr	r3, [pc, #240]	; (800200c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001f1c:	881b      	ldrh	r3, [r3, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d006      	beq.n	8001f30 <HAL_TIM_PeriodElapsedCallback+0x1cc>
			{
				Quenching_Seconds_Cont	 += 1;
 8001f22:	4b3e      	ldr	r3, [pc, #248]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001f24:	881b      	ldrh	r3, [r3, #0]
 8001f26:	3301      	adds	r3, #1
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	4b3c      	ldr	r3, [pc, #240]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001f2c:	801a      	strh	r2, [r3, #0]
 8001f2e:	e038      	b.n	8001fa2 <HAL_TIM_PeriodElapsedCallback+0x23e>
			}
			else if((Status_Quench_Duration==1)&&(!Read_Quench_IP_Stop))
 8001f30:	4b39      	ldr	r3, [pc, #228]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d10d      	bne.n	8001f54 <HAL_TIM_PeriodElapsedCallback+0x1f0>
 8001f38:	4b34      	ldr	r3, [pc, #208]	; (800200c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001f3a:	881b      	ldrh	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d109      	bne.n	8001f54 <HAL_TIM_PeriodElapsedCallback+0x1f0>
			{
				Quenching_Seconds_Cont	 += 1;
 8001f40:	4b36      	ldr	r3, [pc, #216]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001f42:	881b      	ldrh	r3, [r3, #0]
 8001f44:	3301      	adds	r3, #1
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	4b34      	ldr	r3, [pc, #208]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001f4a:	801a      	strh	r2, [r3, #0]
				Status_Quench_Duration=2;
 8001f4c:	4b32      	ldr	r3, [pc, #200]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f4e:	2202      	movs	r2, #2
 8001f50:	701a      	strb	r2, [r3, #0]
 8001f52:	e026      	b.n	8001fa2 <HAL_TIM_PeriodElapsedCallback+0x23e>
			}
			else if((Status_Quench_Duration==2)&&(!Read_Quench_IP_Stop))
 8001f54:	4b30      	ldr	r3, [pc, #192]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d10d      	bne.n	8001f78 <HAL_TIM_PeriodElapsedCallback+0x214>
 8001f5c:	4b2b      	ldr	r3, [pc, #172]	; (800200c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d109      	bne.n	8001f78 <HAL_TIM_PeriodElapsedCallback+0x214>
			{
				Quenching_Seconds_Cont	 += 1;
 8001f64:	4b2d      	ldr	r3, [pc, #180]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001f66:	881b      	ldrh	r3, [r3, #0]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	4b2b      	ldr	r3, [pc, #172]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001f6e:	801a      	strh	r2, [r3, #0]
				Status_Quench_Duration=2;
 8001f70:	4b29      	ldr	r3, [pc, #164]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f72:	2202      	movs	r2, #2
 8001f74:	701a      	strb	r2, [r3, #0]
 8001f76:	e014      	b.n	8001fa2 <HAL_TIM_PeriodElapsedCallback+0x23e>
			}
			else if((Status_Quench_Duration==2)&&(Read_Quench_IP_Stop))
 8001f78:	4b27      	ldr	r3, [pc, #156]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d110      	bne.n	8001fa2 <HAL_TIM_PeriodElapsedCallback+0x23e>
 8001f80:	4b22      	ldr	r3, [pc, #136]	; (800200c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d00c      	beq.n	8001fa2 <HAL_TIM_PeriodElapsedCallback+0x23e>
			{
				Quenching_Seconds_Cont	 += 1;
 8001f88:	4b24      	ldr	r3, [pc, #144]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001f8a:	881b      	ldrh	r3, [r3, #0]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	4b22      	ldr	r3, [pc, #136]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001f92:	801a      	strh	r2, [r3, #0]
				Status_Quench_Duration=0;
 8001f94:	4b20      	ldr	r3, [pc, #128]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	701a      	strb	r2, [r3, #0]
				Write_memory_Once=1;
 8001f9a:	4b21      	ldr	r3, [pc, #132]	; (8002020 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	701a      	strb	r2, [r3, #0]
			}
		 }

	}
 
 }
 8001fa0:	e7ff      	b.n	8001fa2 <HAL_TIM_PeriodElapsedCallback+0x23e>
 8001fa2:	bf00      	nop
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20000580 	.word	0x20000580
 8001fb0:	200000ed 	.word	0x200000ed
 8001fb4:	20000534 	.word	0x20000534
 8001fb8:	200000ef 	.word	0x200000ef
 8001fbc:	200000f1 	.word	0x200000f1
 8001fc0:	200000f0 	.word	0x200000f0
 8001fc4:	48000800 	.word	0x48000800
 8001fc8:	200000ee 	.word	0x200000ee
 8001fcc:	20000630 	.word	0x20000630
 8001fd0:	2000062f 	.word	0x2000062f
 8001fd4:	200000f6 	.word	0x200000f6
 8001fd8:	20000632 	.word	0x20000632
 8001fdc:	20000631 	.word	0x20000631
 8001fe0:	200000f8 	.word	0x200000f8
 8001fe4:	20000634 	.word	0x20000634
 8001fe8:	200000fa 	.word	0x200000fa
 8001fec:	200000fc 	.word	0x200000fc
 8001ff0:	88888889 	.word	0x88888889
 8001ff4:	200000fe 	.word	0x200000fe
 8001ff8:	200000ff 	.word	0x200000ff
 8001ffc:	20000100 	.word	0x20000100
 8002000:	20000101 	.word	0x20000101
 8002004:	200000f2 	.word	0x200000f2
 8002008:	20000102 	.word	0x20000102
 800200c:	20000104 	.word	0x20000104
 8002010:	20000617 	.word	0x20000617
 8002014:	20000618 	.word	0x20000618
 8002018:	200000f3 	.word	0x200000f3
 800201c:	20000106 	.word	0x20000106
 8002020:	200000f4 	.word	0x200000f4

08002024 <HAL_UART_RxCpltCallback>:

extern uint8_t Rxseqdecoder;
extern void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a8d      	ldr	r2, [pc, #564]	; (8002264 <HAL_UART_RxCpltCallback+0x240>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d10c      	bne.n	800204e <HAL_UART_RxCpltCallback+0x2a>
	{
		ESPRxDecoder(rxTempBuff[0],Rxseqdecoder);
 8002034:	4b8c      	ldr	r3, [pc, #560]	; (8002268 <HAL_UART_RxCpltCallback+0x244>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	4a8c      	ldr	r2, [pc, #560]	; (800226c <HAL_UART_RxCpltCallback+0x248>)
 800203a:	7812      	ldrb	r2, [r2, #0]
 800203c:	4611      	mov	r1, r2
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fd1e 	bl	8000a80 <ESPRxDecoder>

		HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 8002044:	2201      	movs	r2, #1
 8002046:	4988      	ldr	r1, [pc, #544]	; (8002268 <HAL_UART_RxCpltCallback+0x244>)
 8002048:	4886      	ldr	r0, [pc, #536]	; (8002264 <HAL_UART_RxCpltCallback+0x240>)
 800204a:	f00b fb07 	bl	800d65c <HAL_UART_Receive_IT>
	}

	if(huart == &huart1)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a87      	ldr	r2, [pc, #540]	; (8002270 <HAL_UART_RxCpltCallback+0x24c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	f040 8102 	bne.w	800225c <HAL_UART_RxCpltCallback+0x238>
	{
		if(((u8rxbuf[0]==0x01)||(u8rxbuf[0]==0x02)||(u8rxbuf[0]==0x03)||(u8rxbuf[0]==0x04))&&
 8002058:	4b86      	ldr	r3, [pc, #536]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d00b      	beq.n	8002078 <HAL_UART_RxCpltCallback+0x54>
 8002060:	4b84      	ldr	r3, [pc, #528]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	2b02      	cmp	r3, #2
 8002066:	d007      	beq.n	8002078 <HAL_UART_RxCpltCallback+0x54>
 8002068:	4b82      	ldr	r3, [pc, #520]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	2b03      	cmp	r3, #3
 800206e:	d003      	beq.n	8002078 <HAL_UART_RxCpltCallback+0x54>
 8002070:	4b80      	ldr	r3, [pc, #512]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2b04      	cmp	r3, #4
 8002076:	d10b      	bne.n	8002090 <HAL_UART_RxCpltCallback+0x6c>
				(rx_seq==0))
 8002078:	4b7f      	ldr	r3, [pc, #508]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 800207a:	781b      	ldrb	r3, [r3, #0]
		if(((u8rxbuf[0]==0x01)||(u8rxbuf[0]==0x02)||(u8rxbuf[0]==0x03)||(u8rxbuf[0]==0x04))&&
 800207c:	2b00      	cmp	r3, #0
 800207e:	d107      	bne.n	8002090 <HAL_UART_RxCpltCallback+0x6c>
		{
			rx_seq=1;
 8002080:	4b7d      	ldr	r3, [pc, #500]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 8002082:	2201      	movs	r2, #1
 8002084:	701a      	strb	r2, [r3, #0]
			rx_meter_id = u8rxbuf[0];
 8002086:	4b7b      	ldr	r3, [pc, #492]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 8002088:	781a      	ldrb	r2, [r3, #0]
 800208a:	4b7c      	ldr	r3, [pc, #496]	; (800227c <HAL_UART_RxCpltCallback+0x258>)
 800208c:	701a      	strb	r2, [r3, #0]
 800208e:	e099      	b.n	80021c4 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else if((rx_seq==1)&&(u8rxbuf[0]==0x03))
 8002090:	4b79      	ldr	r3, [pc, #484]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d107      	bne.n	80020a8 <HAL_UART_RxCpltCallback+0x84>
 8002098:	4b76      	ldr	r3, [pc, #472]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b03      	cmp	r3, #3
 800209e:	d103      	bne.n	80020a8 <HAL_UART_RxCpltCallback+0x84>
		{
			rx_seq=2;
 80020a0:	4b75      	ldr	r3, [pc, #468]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 80020a2:	2202      	movs	r2, #2
 80020a4:	701a      	strb	r2, [r3, #0]
 80020a6:	e08d      	b.n	80021c4 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else if((rx_seq==2)&&(u8rxbuf[0]==0x01))
 80020a8:	4b73      	ldr	r3, [pc, #460]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d107      	bne.n	80020c0 <HAL_UART_RxCpltCallback+0x9c>
 80020b0:	4b70      	ldr	r3, [pc, #448]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d103      	bne.n	80020c0 <HAL_UART_RxCpltCallback+0x9c>
		{
			rx_seq=3;
 80020b8:	4b6f      	ldr	r3, [pc, #444]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 80020ba:	2203      	movs	r2, #3
 80020bc:	701a      	strb	r2, [r3, #0]
 80020be:	e081      	b.n	80021c4 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else if(rx_seq==3)
 80020c0:	4b6d      	ldr	r3, [pc, #436]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	2b03      	cmp	r3, #3
 80020c6:	d107      	bne.n	80020d8 <HAL_UART_RxCpltCallback+0xb4>
		{
			rx_msb_h_data =u8rxbuf[0];
 80020c8:	4b6a      	ldr	r3, [pc, #424]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 80020ca:	781a      	ldrb	r2, [r3, #0]
 80020cc:	4b6c      	ldr	r3, [pc, #432]	; (8002280 <HAL_UART_RxCpltCallback+0x25c>)
 80020ce:	701a      	strb	r2, [r3, #0]
			rx_seq=4;
 80020d0:	4b69      	ldr	r3, [pc, #420]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 80020d2:	2204      	movs	r2, #4
 80020d4:	701a      	strb	r2, [r3, #0]
 80020d6:	e075      	b.n	80021c4 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else if(rx_seq==4)
 80020d8:	4b67      	ldr	r3, [pc, #412]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2b04      	cmp	r3, #4
 80020de:	d107      	bne.n	80020f0 <HAL_UART_RxCpltCallback+0xcc>
		{
			rx_seq=5;
 80020e0:	4b65      	ldr	r3, [pc, #404]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 80020e2:	2205      	movs	r2, #5
 80020e4:	701a      	strb	r2, [r3, #0]
			rx_msb_data = u8rxbuf[0];
 80020e6:	4b63      	ldr	r3, [pc, #396]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 80020e8:	781a      	ldrb	r2, [r3, #0]
 80020ea:	4b66      	ldr	r3, [pc, #408]	; (8002284 <HAL_UART_RxCpltCallback+0x260>)
 80020ec:	701a      	strb	r2, [r3, #0]
 80020ee:	e069      	b.n	80021c4 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else if(rx_seq==5)
 80020f0:	4b61      	ldr	r3, [pc, #388]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b05      	cmp	r3, #5
 80020f6:	d162      	bne.n	80021be <HAL_UART_RxCpltCallback+0x19a>
		{
			rx_lsb_data =u8rxbuf[0];
 80020f8:	4b5e      	ldr	r3, [pc, #376]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 80020fa:	781a      	ldrb	r2, [r3, #0]
 80020fc:	4b62      	ldr	r3, [pc, #392]	; (8002288 <HAL_UART_RxCpltCallback+0x264>)
 80020fe:	701a      	strb	r2, [r3, #0]
			if(rx_meter_id==1){act_temperature_c1 = (rx_msb_h_data<<16 |rx_msb_data<<8 | rx_lsb_data); }
 8002100:	4b5e      	ldr	r3, [pc, #376]	; (800227c <HAL_UART_RxCpltCallback+0x258>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d112      	bne.n	800212e <HAL_UART_RxCpltCallback+0x10a>
 8002108:	4b5d      	ldr	r3, [pc, #372]	; (8002280 <HAL_UART_RxCpltCallback+0x25c>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	041b      	lsls	r3, r3, #16
 800210e:	b21a      	sxth	r2, r3
 8002110:	4b5c      	ldr	r3, [pc, #368]	; (8002284 <HAL_UART_RxCpltCallback+0x260>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	021b      	lsls	r3, r3, #8
 8002116:	b21b      	sxth	r3, r3
 8002118:	4313      	orrs	r3, r2
 800211a:	b21a      	sxth	r2, r3
 800211c:	4b5a      	ldr	r3, [pc, #360]	; (8002288 <HAL_UART_RxCpltCallback+0x264>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	b21b      	sxth	r3, r3
 8002122:	4313      	orrs	r3, r2
 8002124:	b21b      	sxth	r3, r3
 8002126:	b29a      	uxth	r2, r3
 8002128:	4b58      	ldr	r3, [pc, #352]	; (800228c <HAL_UART_RxCpltCallback+0x268>)
 800212a:	801a      	strh	r2, [r3, #0]
 800212c:	e043      	b.n	80021b6 <HAL_UART_RxCpltCallback+0x192>
			else if(rx_meter_id==2){act_temperature_c2 = (rx_msb_h_data<<16 |rx_msb_data<<8 | rx_lsb_data); }
 800212e:	4b53      	ldr	r3, [pc, #332]	; (800227c <HAL_UART_RxCpltCallback+0x258>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	2b02      	cmp	r3, #2
 8002134:	d112      	bne.n	800215c <HAL_UART_RxCpltCallback+0x138>
 8002136:	4b52      	ldr	r3, [pc, #328]	; (8002280 <HAL_UART_RxCpltCallback+0x25c>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	041b      	lsls	r3, r3, #16
 800213c:	b21a      	sxth	r2, r3
 800213e:	4b51      	ldr	r3, [pc, #324]	; (8002284 <HAL_UART_RxCpltCallback+0x260>)
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	021b      	lsls	r3, r3, #8
 8002144:	b21b      	sxth	r3, r3
 8002146:	4313      	orrs	r3, r2
 8002148:	b21a      	sxth	r2, r3
 800214a:	4b4f      	ldr	r3, [pc, #316]	; (8002288 <HAL_UART_RxCpltCallback+0x264>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	b21b      	sxth	r3, r3
 8002150:	4313      	orrs	r3, r2
 8002152:	b21b      	sxth	r3, r3
 8002154:	b29a      	uxth	r2, r3
 8002156:	4b4e      	ldr	r3, [pc, #312]	; (8002290 <HAL_UART_RxCpltCallback+0x26c>)
 8002158:	801a      	strh	r2, [r3, #0]
 800215a:	e02c      	b.n	80021b6 <HAL_UART_RxCpltCallback+0x192>
			else if(rx_meter_id==3){act_temperature_c3 = (rx_msb_h_data<<16 |rx_msb_data<<8 | rx_lsb_data); }
 800215c:	4b47      	ldr	r3, [pc, #284]	; (800227c <HAL_UART_RxCpltCallback+0x258>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	2b03      	cmp	r3, #3
 8002162:	d112      	bne.n	800218a <HAL_UART_RxCpltCallback+0x166>
 8002164:	4b46      	ldr	r3, [pc, #280]	; (8002280 <HAL_UART_RxCpltCallback+0x25c>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	041b      	lsls	r3, r3, #16
 800216a:	b21a      	sxth	r2, r3
 800216c:	4b45      	ldr	r3, [pc, #276]	; (8002284 <HAL_UART_RxCpltCallback+0x260>)
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	021b      	lsls	r3, r3, #8
 8002172:	b21b      	sxth	r3, r3
 8002174:	4313      	orrs	r3, r2
 8002176:	b21a      	sxth	r2, r3
 8002178:	4b43      	ldr	r3, [pc, #268]	; (8002288 <HAL_UART_RxCpltCallback+0x264>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	b21b      	sxth	r3, r3
 800217e:	4313      	orrs	r3, r2
 8002180:	b21b      	sxth	r3, r3
 8002182:	b29a      	uxth	r2, r3
 8002184:	4b43      	ldr	r3, [pc, #268]	; (8002294 <HAL_UART_RxCpltCallback+0x270>)
 8002186:	801a      	strh	r2, [r3, #0]
 8002188:	e015      	b.n	80021b6 <HAL_UART_RxCpltCallback+0x192>
			else if(rx_meter_id==4){act_temperature_c4 = (rx_msb_h_data<<16 |rx_msb_data<<8 | rx_lsb_data); }
 800218a:	4b3c      	ldr	r3, [pc, #240]	; (800227c <HAL_UART_RxCpltCallback+0x258>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	2b04      	cmp	r3, #4
 8002190:	d111      	bne.n	80021b6 <HAL_UART_RxCpltCallback+0x192>
 8002192:	4b3b      	ldr	r3, [pc, #236]	; (8002280 <HAL_UART_RxCpltCallback+0x25c>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	041b      	lsls	r3, r3, #16
 8002198:	b21a      	sxth	r2, r3
 800219a:	4b3a      	ldr	r3, [pc, #232]	; (8002284 <HAL_UART_RxCpltCallback+0x260>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	021b      	lsls	r3, r3, #8
 80021a0:	b21b      	sxth	r3, r3
 80021a2:	4313      	orrs	r3, r2
 80021a4:	b21a      	sxth	r2, r3
 80021a6:	4b38      	ldr	r3, [pc, #224]	; (8002288 <HAL_UART_RxCpltCallback+0x264>)
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	b21b      	sxth	r3, r3
 80021ac:	4313      	orrs	r3, r2
 80021ae:	b21b      	sxth	r3, r3
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	4b39      	ldr	r3, [pc, #228]	; (8002298 <HAL_UART_RxCpltCallback+0x274>)
 80021b4:	801a      	strh	r2, [r3, #0]
			else{}
			rx_seq=0;
 80021b6:	4b30      	ldr	r3, [pc, #192]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	701a      	strb	r2, [r3, #0]
 80021bc:	e002      	b.n	80021c4 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else
		{
			rx_seq=0;
 80021be:	4b2e      	ldr	r3, [pc, #184]	; (8002278 <HAL_UART_RxCpltCallback+0x254>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	701a      	strb	r2, [r3, #0]
		}

		if((u8rxbuf[0] == 0x05)&&(rx_seq_1 == 0x0))
 80021c4:	4b2b      	ldr	r3, [pc, #172]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b05      	cmp	r3, #5
 80021ca:	d107      	bne.n	80021dc <HAL_UART_RxCpltCallback+0x1b8>
 80021cc:	4b33      	ldr	r3, [pc, #204]	; (800229c <HAL_UART_RxCpltCallback+0x278>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d103      	bne.n	80021dc <HAL_UART_RxCpltCallback+0x1b8>
		{
			rx_seq_1=1;
 80021d4:	4b31      	ldr	r3, [pc, #196]	; (800229c <HAL_UART_RxCpltCallback+0x278>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	701a      	strb	r2, [r3, #0]
 80021da:	e03a      	b.n	8002252 <HAL_UART_RxCpltCallback+0x22e>
		}
		else if((u8rxbuf[0] == 0x03)&&(rx_seq_1 == 0x1))
 80021dc:	4b25      	ldr	r3, [pc, #148]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b03      	cmp	r3, #3
 80021e2:	d107      	bne.n	80021f4 <HAL_UART_RxCpltCallback+0x1d0>
 80021e4:	4b2d      	ldr	r3, [pc, #180]	; (800229c <HAL_UART_RxCpltCallback+0x278>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d103      	bne.n	80021f4 <HAL_UART_RxCpltCallback+0x1d0>
		{
			rx_seq_1=2;
 80021ec:	4b2b      	ldr	r3, [pc, #172]	; (800229c <HAL_UART_RxCpltCallback+0x278>)
 80021ee:	2202      	movs	r2, #2
 80021f0:	701a      	strb	r2, [r3, #0]
 80021f2:	e02e      	b.n	8002252 <HAL_UART_RxCpltCallback+0x22e>
		}
		else if((rx_seq_1==2)&&(u8rxbuf[0]==0x08))
 80021f4:	4b29      	ldr	r3, [pc, #164]	; (800229c <HAL_UART_RxCpltCallback+0x278>)
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d107      	bne.n	800220c <HAL_UART_RxCpltCallback+0x1e8>
 80021fc:	4b1d      	ldr	r3, [pc, #116]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b08      	cmp	r3, #8
 8002202:	d103      	bne.n	800220c <HAL_UART_RxCpltCallback+0x1e8>
		{
			rx_seq_1=3;
 8002204:	4b25      	ldr	r3, [pc, #148]	; (800229c <HAL_UART_RxCpltCallback+0x278>)
 8002206:	2203      	movs	r2, #3
 8002208:	701a      	strb	r2, [r3, #0]
 800220a:	e022      	b.n	8002252 <HAL_UART_RxCpltCallback+0x22e>
		}
		else if(rx_seq_1==3)
 800220c:	4b23      	ldr	r3, [pc, #140]	; (800229c <HAL_UART_RxCpltCallback+0x278>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2b03      	cmp	r3, #3
 8002212:	d107      	bne.n	8002224 <HAL_UART_RxCpltCallback+0x200>
		{
			rx_msb_data_w =u8rxbuf[0];
 8002214:	4b17      	ldr	r3, [pc, #92]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 8002216:	781a      	ldrb	r2, [r3, #0]
 8002218:	4b21      	ldr	r3, [pc, #132]	; (80022a0 <HAL_UART_RxCpltCallback+0x27c>)
 800221a:	701a      	strb	r2, [r3, #0]
			rx_seq_1=4;
 800221c:	4b1f      	ldr	r3, [pc, #124]	; (800229c <HAL_UART_RxCpltCallback+0x278>)
 800221e:	2204      	movs	r2, #4
 8002220:	701a      	strb	r2, [r3, #0]
 8002222:	e016      	b.n	8002252 <HAL_UART_RxCpltCallback+0x22e>
		}
		else if(rx_seq_1==4)
 8002224:	4b1d      	ldr	r3, [pc, #116]	; (800229c <HAL_UART_RxCpltCallback+0x278>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	2b04      	cmp	r3, #4
 800222a:	d112      	bne.n	8002252 <HAL_UART_RxCpltCallback+0x22e>
		{
			rx_seq_1=5;
 800222c:	4b1b      	ldr	r3, [pc, #108]	; (800229c <HAL_UART_RxCpltCallback+0x278>)
 800222e:	2205      	movs	r2, #5
 8002230:	701a      	strb	r2, [r3, #0]
			rx_lsb_data_w = u8rxbuf[0];
 8002232:	4b10      	ldr	r3, [pc, #64]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 8002234:	781a      	ldrb	r2, [r3, #0]
 8002236:	4b1b      	ldr	r3, [pc, #108]	; (80022a4 <HAL_UART_RxCpltCallback+0x280>)
 8002238:	701a      	strb	r2, [r3, #0]
			water_temperature = (rx_msb_data_w<<8 | rx_lsb_data_w);
 800223a:	4b19      	ldr	r3, [pc, #100]	; (80022a0 <HAL_UART_RxCpltCallback+0x27c>)
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	021b      	lsls	r3, r3, #8
 8002240:	b21a      	sxth	r2, r3
 8002242:	4b18      	ldr	r3, [pc, #96]	; (80022a4 <HAL_UART_RxCpltCallback+0x280>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	b21b      	sxth	r3, r3
 8002248:	4313      	orrs	r3, r2
 800224a:	b21b      	sxth	r3, r3
 800224c:	b29a      	uxth	r2, r3
 800224e:	4b16      	ldr	r3, [pc, #88]	; (80022a8 <HAL_UART_RxCpltCallback+0x284>)
 8002250:	801a      	strh	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart1,u8rxbuf,1);
 8002252:	2201      	movs	r2, #1
 8002254:	4907      	ldr	r1, [pc, #28]	; (8002274 <HAL_UART_RxCpltCallback+0x250>)
 8002256:	4806      	ldr	r0, [pc, #24]	; (8002270 <HAL_UART_RxCpltCallback+0x24c>)
 8002258:	f00b fa00 	bl	800d65c <HAL_UART_Receive_IT>
	}
}
 800225c:	bf00      	nop
 800225e:	3708      	adds	r7, #8
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20000294 	.word	0x20000294
 8002268:	200005cc 	.word	0x200005cc
 800226c:	2000074b 	.word	0x2000074b
 8002270:	20000318 	.word	0x20000318
 8002274:	20000638 	.word	0x20000638
 8002278:	20000238 	.word	0x20000238
 800227c:	20000239 	.word	0x20000239
 8002280:	20000237 	.word	0x20000237
 8002284:	20000235 	.word	0x20000235
 8002288:	20000236 	.word	0x20000236
 800228c:	20000626 	.word	0x20000626
 8002290:	20000628 	.word	0x20000628
 8002294:	2000062a 	.word	0x2000062a
 8002298:	2000062c 	.word	0x2000062c
 800229c:	2000023a 	.word	0x2000023a
 80022a0:	2000023b 	.word	0x2000023b
 80022a4:	2000023c 	.word	0x2000023c
 80022a8:	2000023e 	.word	0x2000023e

080022ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022b0:	f007 fe94 	bl	8009fdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022b4:	f000 f84c 	bl	8002350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022b8:	f000 faba 	bl	8002830 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80022bc:	f000 f936 	bl	800252c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80022c0:	f000 f898 	bl	80023f4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80022c4:	f000 f902 	bl	80024cc <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80022c8:	f000 fa44 	bl	8002754 <MX_TIM6_Init>
  MX_SPI2_Init();
 80022cc:	f000 f9a6 	bl	800261c <MX_SPI2_Init>
  MX_TIM1_Init();
 80022d0:	f000 f9ec 	bl	80026ac <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 80022d4:	f000 f8ce 	bl	8002474 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 80022d8:	f000 f958 	bl	800258c <MX_SPI1_Init>
  MX_TIM7_Init();
 80022dc:	f000 fa70 	bl	80027c0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 80022e0:	4814      	ldr	r0, [pc, #80]	; (8002334 <main+0x88>)
 80022e2:	f00a fd19 	bl	800cd18 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 80022e6:	4814      	ldr	r0, [pc, #80]	; (8002338 <main+0x8c>)
 80022e8:	f00a fd16 	bl	800cd18 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 80022ec:	4813      	ldr	r0, [pc, #76]	; (800233c <main+0x90>)
 80022ee:	f00a fcc7 	bl	800cc80 <HAL_TIM_Base_Start>
//  for(i=0;i<=250;i++)
//  {
//	  data[i]=i;
//  }

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80022f2:	2200      	movs	r2, #0
 80022f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022fc:	f008 fa28 	bl	800a750 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8002300:	2002      	movs	r0, #2
 8002302:	f007 fedf 	bl	800a0c4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002306:	2201      	movs	r2, #1
 8002308:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800230c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002310:	f008 fa1e 	bl	800a750 <HAL_GPIO_WritePin>
/*Ethernet Init
  wiz5500Init();*/

  W25qxx_Init();
 8002314:	f000 ff68 	bl	80031e8 <W25qxx_Init>
  //rtc_set_time(13,14,30);
  //rtc_set_date(2,20,2,23);
  HAL_UART_Receive_IT(&huart1,u8rxbuf,1);
 8002318:	2201      	movs	r2, #1
 800231a:	4909      	ldr	r1, [pc, #36]	; (8002340 <main+0x94>)
 800231c:	4809      	ldr	r0, [pc, #36]	; (8002344 <main+0x98>)
 800231e:	f00b f99d 	bl	800d65c <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 8002322:	2201      	movs	r2, #1
 8002324:	4908      	ldr	r1, [pc, #32]	; (8002348 <main+0x9c>)
 8002326:	4809      	ldr	r0, [pc, #36]	; (800234c <main+0xa0>)
 8002328:	f00b f998 	bl	800d65c <HAL_UART_Receive_IT>
  while (1)
  {
	  cppMain();
 800232c:	f007 fdda 	bl	8009ee4 <cppMain>
 8002330:	e7fc      	b.n	800232c <main+0x80>
 8002332:	bf00      	nop
 8002334:	20000534 	.word	0x20000534
 8002338:	20000580 	.word	0x20000580
 800233c:	200004e8 	.word	0x200004e8
 8002340:	20000638 	.word	0x20000638
 8002344:	20000318 	.word	0x20000318
 8002348:	200005cc 	.word	0x200005cc
 800234c:	20000294 	.word	0x20000294

08002350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b096      	sub	sp, #88	; 0x58
 8002354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002356:	f107 0314 	add.w	r3, r7, #20
 800235a:	2244      	movs	r2, #68	; 0x44
 800235c:	2100      	movs	r1, #0
 800235e:	4618      	mov	r0, r3
 8002360:	f00c fcac 	bl	800ecbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002364:	463b      	mov	r3, r7
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	605a      	str	r2, [r3, #4]
 800236c:	609a      	str	r2, [r3, #8]
 800236e:	60da      	str	r2, [r3, #12]
 8002370:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002372:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002376:	f008 fb51 	bl	800aa1c <HAL_PWREx_ControlVoltageScaling>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002380:	f000 fb48 	bl	8002a14 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002384:	2310      	movs	r3, #16
 8002386:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002388:	2301      	movs	r3, #1
 800238a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800238c:	2300      	movs	r3, #0
 800238e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002390:	2360      	movs	r3, #96	; 0x60
 8002392:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002394:	2302      	movs	r3, #2
 8002396:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002398:	2301      	movs	r3, #1
 800239a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800239c:	2301      	movs	r3, #1
 800239e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 86;
 80023a0:	2356      	movs	r3, #86	; 0x56
 80023a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80023a4:	2307      	movs	r3, #7
 80023a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80023a8:	2302      	movs	r3, #2
 80023aa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 80023ac:	2308      	movs	r3, #8
 80023ae:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023b0:	f107 0314 	add.w	r3, r7, #20
 80023b4:	4618      	mov	r0, r3
 80023b6:	f008 fb87 	bl	800aac8 <HAL_RCC_OscConfig>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80023c0:	f000 fb28 	bl	8002a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023c4:	230f      	movs	r3, #15
 80023c6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023c8:	2303      	movs	r3, #3
 80023ca:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023d0:	2300      	movs	r3, #0
 80023d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023d4:	2300      	movs	r3, #0
 80023d6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80023d8:	463b      	mov	r3, r7
 80023da:	2102      	movs	r1, #2
 80023dc:	4618      	mov	r0, r3
 80023de:	f008 ff87 	bl	800b2f0 <HAL_RCC_ClockConfig>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80023e8:	f000 fb14 	bl	8002a14 <Error_Handler>
  }
}
 80023ec:	bf00      	nop
 80023ee:	3758      	adds	r7, #88	; 0x58
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023f8:	4b1b      	ldr	r3, [pc, #108]	; (8002468 <MX_I2C1_Init+0x74>)
 80023fa:	4a1c      	ldr	r2, [pc, #112]	; (800246c <MX_I2C1_Init+0x78>)
 80023fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00A0A7FD;
 80023fe:	4b1a      	ldr	r3, [pc, #104]	; (8002468 <MX_I2C1_Init+0x74>)
 8002400:	4a1b      	ldr	r2, [pc, #108]	; (8002470 <MX_I2C1_Init+0x7c>)
 8002402:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002404:	4b18      	ldr	r3, [pc, #96]	; (8002468 <MX_I2C1_Init+0x74>)
 8002406:	2200      	movs	r2, #0
 8002408:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800240a:	4b17      	ldr	r3, [pc, #92]	; (8002468 <MX_I2C1_Init+0x74>)
 800240c:	2201      	movs	r2, #1
 800240e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002410:	4b15      	ldr	r3, [pc, #84]	; (8002468 <MX_I2C1_Init+0x74>)
 8002412:	2200      	movs	r2, #0
 8002414:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002416:	4b14      	ldr	r3, [pc, #80]	; (8002468 <MX_I2C1_Init+0x74>)
 8002418:	2200      	movs	r2, #0
 800241a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800241c:	4b12      	ldr	r3, [pc, #72]	; (8002468 <MX_I2C1_Init+0x74>)
 800241e:	2200      	movs	r2, #0
 8002420:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002422:	4b11      	ldr	r3, [pc, #68]	; (8002468 <MX_I2C1_Init+0x74>)
 8002424:	2200      	movs	r2, #0
 8002426:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002428:	4b0f      	ldr	r3, [pc, #60]	; (8002468 <MX_I2C1_Init+0x74>)
 800242a:	2200      	movs	r2, #0
 800242c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800242e:	480e      	ldr	r0, [pc, #56]	; (8002468 <MX_I2C1_Init+0x74>)
 8002430:	f008 f9c0 	bl	800a7b4 <HAL_I2C_Init>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800243a:	f000 faeb 	bl	8002a14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800243e:	2100      	movs	r1, #0
 8002440:	4809      	ldr	r0, [pc, #36]	; (8002468 <MX_I2C1_Init+0x74>)
 8002442:	f008 fa46 	bl	800a8d2 <HAL_I2CEx_ConfigAnalogFilter>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800244c:	f000 fae2 	bl	8002a14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002450:	2100      	movs	r1, #0
 8002452:	4805      	ldr	r0, [pc, #20]	; (8002468 <MX_I2C1_Init+0x74>)
 8002454:	f008 fa88 	bl	800a968 <HAL_I2CEx_ConfigDigitalFilter>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800245e:	f000 fad9 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20000240 	.word	0x20000240
 800246c:	40005400 	.word	0x40005400
 8002470:	00a0a7fd 	.word	0x00a0a7fd

08002474 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002478:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <MX_LPUART1_UART_Init+0x50>)
 800247a:	4a13      	ldr	r2, [pc, #76]	; (80024c8 <MX_LPUART1_UART_Init+0x54>)
 800247c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <MX_LPUART1_UART_Init+0x50>)
 8002480:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002484:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002486:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <MX_LPUART1_UART_Init+0x50>)
 8002488:	2200      	movs	r2, #0
 800248a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800248c:	4b0d      	ldr	r3, [pc, #52]	; (80024c4 <MX_LPUART1_UART_Init+0x50>)
 800248e:	2200      	movs	r2, #0
 8002490:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002492:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <MX_LPUART1_UART_Init+0x50>)
 8002494:	2200      	movs	r2, #0
 8002496:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002498:	4b0a      	ldr	r3, [pc, #40]	; (80024c4 <MX_LPUART1_UART_Init+0x50>)
 800249a:	220c      	movs	r2, #12
 800249c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800249e:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <MX_LPUART1_UART_Init+0x50>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024a4:	4b07      	ldr	r3, [pc, #28]	; (80024c4 <MX_LPUART1_UART_Init+0x50>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024aa:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <MX_LPUART1_UART_Init+0x50>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80024b0:	4804      	ldr	r0, [pc, #16]	; (80024c4 <MX_LPUART1_UART_Init+0x50>)
 80024b2:	f00b f817 	bl	800d4e4 <HAL_UART_Init>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80024bc:	f000 faaa 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	20000294 	.word	0x20000294
 80024c8:	40008000 	.word	0x40008000

080024cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024d0:	4b14      	ldr	r3, [pc, #80]	; (8002524 <MX_USART1_UART_Init+0x58>)
 80024d2:	4a15      	ldr	r2, [pc, #84]	; (8002528 <MX_USART1_UART_Init+0x5c>)
 80024d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80024d6:	4b13      	ldr	r3, [pc, #76]	; (8002524 <MX_USART1_UART_Init+0x58>)
 80024d8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80024dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024de:	4b11      	ldr	r3, [pc, #68]	; (8002524 <MX_USART1_UART_Init+0x58>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80024e4:	4b0f      	ldr	r3, [pc, #60]	; (8002524 <MX_USART1_UART_Init+0x58>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80024ea:	4b0e      	ldr	r3, [pc, #56]	; (8002524 <MX_USART1_UART_Init+0x58>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024f0:	4b0c      	ldr	r3, [pc, #48]	; (8002524 <MX_USART1_UART_Init+0x58>)
 80024f2:	220c      	movs	r2, #12
 80024f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024f6:	4b0b      	ldr	r3, [pc, #44]	; (8002524 <MX_USART1_UART_Init+0x58>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024fc:	4b09      	ldr	r3, [pc, #36]	; (8002524 <MX_USART1_UART_Init+0x58>)
 80024fe:	2200      	movs	r2, #0
 8002500:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002502:	4b08      	ldr	r3, [pc, #32]	; (8002524 <MX_USART1_UART_Init+0x58>)
 8002504:	2200      	movs	r2, #0
 8002506:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002508:	4b06      	ldr	r3, [pc, #24]	; (8002524 <MX_USART1_UART_Init+0x58>)
 800250a:	2200      	movs	r2, #0
 800250c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800250e:	4805      	ldr	r0, [pc, #20]	; (8002524 <MX_USART1_UART_Init+0x58>)
 8002510:	f00a ffe8 	bl	800d4e4 <HAL_UART_Init>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800251a:	f000 fa7b 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	20000318 	.word	0x20000318
 8002528:	40013800 	.word	0x40013800

0800252c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002530:	4b14      	ldr	r3, [pc, #80]	; (8002584 <MX_USART2_UART_Init+0x58>)
 8002532:	4a15      	ldr	r2, [pc, #84]	; (8002588 <MX_USART2_UART_Init+0x5c>)
 8002534:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002536:	4b13      	ldr	r3, [pc, #76]	; (8002584 <MX_USART2_UART_Init+0x58>)
 8002538:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800253c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800253e:	4b11      	ldr	r3, [pc, #68]	; (8002584 <MX_USART2_UART_Init+0x58>)
 8002540:	2200      	movs	r2, #0
 8002542:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002544:	4b0f      	ldr	r3, [pc, #60]	; (8002584 <MX_USART2_UART_Init+0x58>)
 8002546:	2200      	movs	r2, #0
 8002548:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800254a:	4b0e      	ldr	r3, [pc, #56]	; (8002584 <MX_USART2_UART_Init+0x58>)
 800254c:	2200      	movs	r2, #0
 800254e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002550:	4b0c      	ldr	r3, [pc, #48]	; (8002584 <MX_USART2_UART_Init+0x58>)
 8002552:	220c      	movs	r2, #12
 8002554:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002556:	4b0b      	ldr	r3, [pc, #44]	; (8002584 <MX_USART2_UART_Init+0x58>)
 8002558:	2200      	movs	r2, #0
 800255a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800255c:	4b09      	ldr	r3, [pc, #36]	; (8002584 <MX_USART2_UART_Init+0x58>)
 800255e:	2200      	movs	r2, #0
 8002560:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002562:	4b08      	ldr	r3, [pc, #32]	; (8002584 <MX_USART2_UART_Init+0x58>)
 8002564:	2200      	movs	r2, #0
 8002566:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002568:	4b06      	ldr	r3, [pc, #24]	; (8002584 <MX_USART2_UART_Init+0x58>)
 800256a:	2200      	movs	r2, #0
 800256c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800256e:	4805      	ldr	r0, [pc, #20]	; (8002584 <MX_USART2_UART_Init+0x58>)
 8002570:	f00a ffb8 	bl	800d4e4 <HAL_UART_Init>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800257a:	f000 fa4b 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	2000039c 	.word	0x2000039c
 8002588:	40004400 	.word	0x40004400

0800258c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002590:	4b1f      	ldr	r3, [pc, #124]	; (8002610 <MX_SPI1_Init+0x84>)
 8002592:	4a20      	ldr	r2, [pc, #128]	; (8002614 <MX_SPI1_Init+0x88>)
 8002594:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002596:	4b1e      	ldr	r3, [pc, #120]	; (8002610 <MX_SPI1_Init+0x84>)
 8002598:	f44f 7282 	mov.w	r2, #260	; 0x104
 800259c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800259e:	4b1c      	ldr	r3, [pc, #112]	; (8002610 <MX_SPI1_Init+0x84>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80025a4:	4b1a      	ldr	r3, [pc, #104]	; (8002610 <MX_SPI1_Init+0x84>)
 80025a6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80025aa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025ac:	4b18      	ldr	r3, [pc, #96]	; (8002610 <MX_SPI1_Init+0x84>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025b2:	4b17      	ldr	r3, [pc, #92]	; (8002610 <MX_SPI1_Init+0x84>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80025b8:	4b15      	ldr	r3, [pc, #84]	; (8002610 <MX_SPI1_Init+0x84>)
 80025ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025be:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80025c0:	4b13      	ldr	r3, [pc, #76]	; (8002610 <MX_SPI1_Init+0x84>)
 80025c2:	2210      	movs	r2, #16
 80025c4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025c6:	4b12      	ldr	r3, [pc, #72]	; (8002610 <MX_SPI1_Init+0x84>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025cc:	4b10      	ldr	r3, [pc, #64]	; (8002610 <MX_SPI1_Init+0x84>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025d2:	4b0f      	ldr	r3, [pc, #60]	; (8002610 <MX_SPI1_Init+0x84>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80025d8:	4b0d      	ldr	r3, [pc, #52]	; (8002610 <MX_SPI1_Init+0x84>)
 80025da:	2207      	movs	r2, #7
 80025dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80025de:	4b0c      	ldr	r3, [pc, #48]	; (8002610 <MX_SPI1_Init+0x84>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80025e4:	4b0a      	ldr	r3, [pc, #40]	; (8002610 <MX_SPI1_Init+0x84>)
 80025e6:	2208      	movs	r2, #8
 80025e8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025ea:	4809      	ldr	r0, [pc, #36]	; (8002610 <MX_SPI1_Init+0x84>)
 80025ec:	f009 fbe0 	bl	800bdb0 <HAL_SPI_Init>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80025f6:	f000 fa0d 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi2);
 80025fa:	4b07      	ldr	r3, [pc, #28]	; (8002618 <MX_SPI1_Init+0x8c>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	4b05      	ldr	r3, [pc, #20]	; (8002618 <MX_SPI1_Init+0x8c>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002608:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 800260a:	bf00      	nop
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	20000420 	.word	0x20000420
 8002614:	40013000 	.word	0x40013000
 8002618:	20000484 	.word	0x20000484

0800261c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002620:	4b1f      	ldr	r3, [pc, #124]	; (80026a0 <MX_SPI2_Init+0x84>)
 8002622:	4a20      	ldr	r2, [pc, #128]	; (80026a4 <MX_SPI2_Init+0x88>)
 8002624:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002626:	4b1e      	ldr	r3, [pc, #120]	; (80026a0 <MX_SPI2_Init+0x84>)
 8002628:	f44f 7282 	mov.w	r2, #260	; 0x104
 800262c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800262e:	4b1c      	ldr	r3, [pc, #112]	; (80026a0 <MX_SPI2_Init+0x84>)
 8002630:	2200      	movs	r2, #0
 8002632:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002634:	4b1a      	ldr	r3, [pc, #104]	; (80026a0 <MX_SPI2_Init+0x84>)
 8002636:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800263a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800263c:	4b18      	ldr	r3, [pc, #96]	; (80026a0 <MX_SPI2_Init+0x84>)
 800263e:	2200      	movs	r2, #0
 8002640:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002642:	4b17      	ldr	r3, [pc, #92]	; (80026a0 <MX_SPI2_Init+0x84>)
 8002644:	2200      	movs	r2, #0
 8002646:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002648:	4b15      	ldr	r3, [pc, #84]	; (80026a0 <MX_SPI2_Init+0x84>)
 800264a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800264e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002650:	4b13      	ldr	r3, [pc, #76]	; (80026a0 <MX_SPI2_Init+0x84>)
 8002652:	2208      	movs	r2, #8
 8002654:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002656:	4b12      	ldr	r3, [pc, #72]	; (80026a0 <MX_SPI2_Init+0x84>)
 8002658:	2200      	movs	r2, #0
 800265a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800265c:	4b10      	ldr	r3, [pc, #64]	; (80026a0 <MX_SPI2_Init+0x84>)
 800265e:	2200      	movs	r2, #0
 8002660:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002662:	4b0f      	ldr	r3, [pc, #60]	; (80026a0 <MX_SPI2_Init+0x84>)
 8002664:	2200      	movs	r2, #0
 8002666:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002668:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <MX_SPI2_Init+0x84>)
 800266a:	2207      	movs	r2, #7
 800266c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800266e:	4b0c      	ldr	r3, [pc, #48]	; (80026a0 <MX_SPI2_Init+0x84>)
 8002670:	2200      	movs	r2, #0
 8002672:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002674:	4b0a      	ldr	r3, [pc, #40]	; (80026a0 <MX_SPI2_Init+0x84>)
 8002676:	2208      	movs	r2, #8
 8002678:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800267a:	4809      	ldr	r0, [pc, #36]	; (80026a0 <MX_SPI2_Init+0x84>)
 800267c:	f009 fb98 	bl	800bdb0 <HAL_SPI_Init>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002686:	f000 f9c5 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 800268a:	4b07      	ldr	r3, [pc, #28]	; (80026a8 <MX_SPI2_Init+0x8c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	4b05      	ldr	r3, [pc, #20]	; (80026a8 <MX_SPI2_Init+0x8c>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002698:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI2_Init 2 */

}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	20000484 	.word	0x20000484
 80026a4:	40003800 	.word	0x40003800
 80026a8:	20000420 	.word	0x20000420

080026ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b088      	sub	sp, #32
 80026b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026b2:	f107 0310 	add.w	r3, r7, #16
 80026b6:	2200      	movs	r2, #0
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	605a      	str	r2, [r3, #4]
 80026bc:	609a      	str	r2, [r3, #8]
 80026be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c0:	1d3b      	adds	r3, r7, #4
 80026c2:	2200      	movs	r2, #0
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	605a      	str	r2, [r3, #4]
 80026c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80026ca:	4b20      	ldr	r3, [pc, #128]	; (800274c <MX_TIM1_Init+0xa0>)
 80026cc:	4a20      	ldr	r2, [pc, #128]	; (8002750 <MX_TIM1_Init+0xa4>)
 80026ce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80026d0:	4b1e      	ldr	r3, [pc, #120]	; (800274c <MX_TIM1_Init+0xa0>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026d6:	4b1d      	ldr	r3, [pc, #116]	; (800274c <MX_TIM1_Init+0xa0>)
 80026d8:	2200      	movs	r2, #0
 80026da:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80026dc:	4b1b      	ldr	r3, [pc, #108]	; (800274c <MX_TIM1_Init+0xa0>)
 80026de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026e2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026e4:	4b19      	ldr	r3, [pc, #100]	; (800274c <MX_TIM1_Init+0xa0>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80026ea:	4b18      	ldr	r3, [pc, #96]	; (800274c <MX_TIM1_Init+0xa0>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f0:	4b16      	ldr	r3, [pc, #88]	; (800274c <MX_TIM1_Init+0xa0>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026f6:	4815      	ldr	r0, [pc, #84]	; (800274c <MX_TIM1_Init+0xa0>)
 80026f8:	f00a fa6a 	bl	800cbd0 <HAL_TIM_Base_Init>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002702:	f000 f987 	bl	8002a14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002706:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800270a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800270c:	f107 0310 	add.w	r3, r7, #16
 8002710:	4619      	mov	r1, r3
 8002712:	480e      	ldr	r0, [pc, #56]	; (800274c <MX_TIM1_Init+0xa0>)
 8002714:	f00a fc73 	bl	800cffe <HAL_TIM_ConfigClockSource>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800271e:	f000 f979 	bl	8002a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002722:	2300      	movs	r3, #0
 8002724:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002726:	2300      	movs	r3, #0
 8002728:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800272a:	2300      	movs	r3, #0
 800272c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800272e:	1d3b      	adds	r3, r7, #4
 8002730:	4619      	mov	r1, r3
 8002732:	4806      	ldr	r0, [pc, #24]	; (800274c <MX_TIM1_Init+0xa0>)
 8002734:	f00a fe52 	bl	800d3dc <HAL_TIMEx_MasterConfigSynchronization>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800273e:	f000 f969 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002742:	bf00      	nop
 8002744:	3720      	adds	r7, #32
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	200004e8 	.word	0x200004e8
 8002750:	40012c00 	.word	0x40012c00

08002754 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800275a:	1d3b      	adds	r3, r7, #4
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002764:	4b14      	ldr	r3, [pc, #80]	; (80027b8 <MX_TIM6_Init+0x64>)
 8002766:	4a15      	ldr	r2, [pc, #84]	; (80027bc <MX_TIM6_Init+0x68>)
 8002768:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 43000-1;
 800276a:	4b13      	ldr	r3, [pc, #76]	; (80027b8 <MX_TIM6_Init+0x64>)
 800276c:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8002770:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002772:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <MX_TIM6_Init+0x64>)
 8002774:	2200      	movs	r2, #0
 8002776:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 8002778:	4b0f      	ldr	r3, [pc, #60]	; (80027b8 <MX_TIM6_Init+0x64>)
 800277a:	2264      	movs	r2, #100	; 0x64
 800277c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800277e:	4b0e      	ldr	r3, [pc, #56]	; (80027b8 <MX_TIM6_Init+0x64>)
 8002780:	2200      	movs	r2, #0
 8002782:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002784:	480c      	ldr	r0, [pc, #48]	; (80027b8 <MX_TIM6_Init+0x64>)
 8002786:	f00a fa23 	bl	800cbd0 <HAL_TIM_Base_Init>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002790:	f000 f940 	bl	8002a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002794:	2300      	movs	r3, #0
 8002796:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002798:	2300      	movs	r3, #0
 800279a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800279c:	1d3b      	adds	r3, r7, #4
 800279e:	4619      	mov	r1, r3
 80027a0:	4805      	ldr	r0, [pc, #20]	; (80027b8 <MX_TIM6_Init+0x64>)
 80027a2:	f00a fe1b 	bl	800d3dc <HAL_TIMEx_MasterConfigSynchronization>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80027ac:	f000 f932 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80027b0:	bf00      	nop
 80027b2:	3710      	adds	r7, #16
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	20000534 	.word	0x20000534
 80027bc:	40001000 	.word	0x40001000

080027c0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027c6:	1d3b      	adds	r3, r7, #4
 80027c8:	2200      	movs	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	605a      	str	r2, [r3, #4]
 80027ce:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80027d0:	4b15      	ldr	r3, [pc, #84]	; (8002828 <MX_TIM7_Init+0x68>)
 80027d2:	4a16      	ldr	r2, [pc, #88]	; (800282c <MX_TIM7_Init+0x6c>)
 80027d4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 43000-1;
 80027d6:	4b14      	ldr	r3, [pc, #80]	; (8002828 <MX_TIM7_Init+0x68>)
 80027d8:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 80027dc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027de:	4b12      	ldr	r3, [pc, #72]	; (8002828 <MX_TIM7_Init+0x68>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 80027e4:	4b10      	ldr	r3, [pc, #64]	; (8002828 <MX_TIM7_Init+0x68>)
 80027e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027ea:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ec:	4b0e      	ldr	r3, [pc, #56]	; (8002828 <MX_TIM7_Init+0x68>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80027f2:	480d      	ldr	r0, [pc, #52]	; (8002828 <MX_TIM7_Init+0x68>)
 80027f4:	f00a f9ec 	bl	800cbd0 <HAL_TIM_Base_Init>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80027fe:	f000 f909 	bl	8002a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002802:	2300      	movs	r3, #0
 8002804:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002806:	2300      	movs	r3, #0
 8002808:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800280a:	1d3b      	adds	r3, r7, #4
 800280c:	4619      	mov	r1, r3
 800280e:	4806      	ldr	r0, [pc, #24]	; (8002828 <MX_TIM7_Init+0x68>)
 8002810:	f00a fde4 	bl	800d3dc <HAL_TIMEx_MasterConfigSynchronization>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800281a:	f000 f8fb 	bl	8002a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800281e:	bf00      	nop
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	20000580 	.word	0x20000580
 800282c:	40001400 	.word	0x40001400

08002830 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b08a      	sub	sp, #40	; 0x28
 8002834:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002836:	f107 0314 	add.w	r3, r7, #20
 800283a:	2200      	movs	r2, #0
 800283c:	601a      	str	r2, [r3, #0]
 800283e:	605a      	str	r2, [r3, #4]
 8002840:	609a      	str	r2, [r3, #8]
 8002842:	60da      	str	r2, [r3, #12]
 8002844:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002846:	4b6f      	ldr	r3, [pc, #444]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 8002848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800284a:	4a6e      	ldr	r2, [pc, #440]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 800284c:	f043 0304 	orr.w	r3, r3, #4
 8002850:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002852:	4b6c      	ldr	r3, [pc, #432]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 8002854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002856:	f003 0304 	and.w	r3, r3, #4
 800285a:	613b      	str	r3, [r7, #16]
 800285c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800285e:	4b69      	ldr	r3, [pc, #420]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 8002860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002862:	4a68      	ldr	r2, [pc, #416]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 8002864:	f043 0301 	orr.w	r3, r3, #1
 8002868:	64d3      	str	r3, [r2, #76]	; 0x4c
 800286a:	4b66      	ldr	r3, [pc, #408]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 800286c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002876:	4b63      	ldr	r3, [pc, #396]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 8002878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800287a:	4a62      	ldr	r2, [pc, #392]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 800287c:	f043 0302 	orr.w	r3, r3, #2
 8002880:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002882:	4b60      	ldr	r3, [pc, #384]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 8002884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	60bb      	str	r3, [r7, #8]
 800288c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800288e:	4b5d      	ldr	r3, [pc, #372]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 8002890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002892:	4a5c      	ldr	r2, [pc, #368]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 8002894:	f043 0308 	orr.w	r3, r3, #8
 8002898:	64d3      	str	r3, [r2, #76]	; 0x4c
 800289a:	4b5a      	ldr	r3, [pc, #360]	; (8002a04 <MX_GPIO_Init+0x1d4>)
 800289c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800289e:	f003 0308 	and.w	r3, r3, #8
 80028a2:	607b      	str	r3, [r7, #4]
 80028a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 80028a6:	2200      	movs	r2, #0
 80028a8:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 80028ac:	4856      	ldr	r0, [pc, #344]	; (8002a08 <MX_GPIO_Init+0x1d8>)
 80028ae:	f007 ff4f 	bl	800a750 <HAL_GPIO_WritePin>
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|GLCDEN_Pin|GLCDCS2_Pin
                          |GLCDRW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY2_Pin|LCDRS_Pin, GPIO_PIN_RESET);
 80028b2:	2200      	movs	r2, #0
 80028b4:	2112      	movs	r1, #18
 80028b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028ba:	f007 ff49 	bl	800a750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin, GPIO_PIN_RESET);
 80028be:	2200      	movs	r2, #0
 80028c0:	2125      	movs	r1, #37	; 0x25
 80028c2:	4852      	ldr	r0, [pc, #328]	; (8002a0c <MX_GPIO_Init+0x1dc>)
 80028c4:	f007 ff44 	bl	800a750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 80028c8:	2201      	movs	r2, #1
 80028ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028ce:	484f      	ldr	r0, [pc, #316]	; (8002a0c <MX_GPIO_Init+0x1dc>)
 80028d0:	f007 ff3e 	bl	800a750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 80028d4:	2201      	movs	r2, #1
 80028d6:	2180      	movs	r1, #128	; 0x80
 80028d8:	484b      	ldr	r0, [pc, #300]	; (8002a08 <MX_GPIO_Init+0x1d8>)
 80028da:	f007 ff39 	bl	800a750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(InputMachine_GPIO_Port, InputMachine_Pin, GPIO_PIN_SET);
 80028de:	2201      	movs	r2, #1
 80028e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028e8:	f007 ff32 	bl	800a750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 80028ec:	2200      	movs	r2, #0
 80028ee:	2104      	movs	r1, #4
 80028f0:	4847      	ldr	r0, [pc, #284]	; (8002a10 <MX_GPIO_Init+0x1e0>)
 80028f2:	f007 ff2d 	bl	800a750 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCDD6_Pin LCDD5_Pin LCDD4_Pin LCDD3_Pin
                           LCDD2_Pin LCDD1_Pin LCDD0_Pin RELAY3_Pin
                           RELAY4_Pin W5500_INT_Pin W5500RST_Pin */
  GPIO_InitStruct.Pin = LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 80028f6:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 80028fa:	617b      	str	r3, [r7, #20]
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|W5500RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028fc:	2301      	movs	r3, #1
 80028fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002900:	2300      	movs	r3, #0
 8002902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002904:	2300      	movs	r3, #0
 8002906:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002908:	f107 0314 	add.w	r3, r7, #20
 800290c:	4619      	mov	r1, r3
 800290e:	483e      	ldr	r0, [pc, #248]	; (8002a08 <MX_GPIO_Init+0x1d8>)
 8002910:	f007 fd8c 	bl	800a42c <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY2_Pin InputMachine_Pin */
  GPIO_InitStruct.Pin = RELAY2_Pin|InputMachine_Pin;
 8002914:	f241 0302 	movw	r3, #4098	; 0x1002
 8002918:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800291a:	2301      	movs	r3, #1
 800291c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002922:	2300      	movs	r3, #0
 8002924:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002926:	f107 0314 	add.w	r3, r7, #20
 800292a:	4619      	mov	r1, r3
 800292c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002930:	f007 fd7c 	bl	800a42c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCDRS_Pin */
  GPIO_InitStruct.Pin = LCDRS_Pin;
 8002934:	2310      	movs	r3, #16
 8002936:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002938:	2301      	movs	r3, #1
 800293a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800293c:	2301      	movs	r3, #1
 800293e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002940:	2300      	movs	r3, #0
 8002942:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCDRS_GPIO_Port, &GPIO_InitStruct);
 8002944:	f107 0314 	add.w	r3, r7, #20
 8002948:	4619      	mov	r1, r3
 800294a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800294e:	f007 fd6d 	bl	800a42c <HAL_GPIO_Init>

  /*Configure GPIO pins : _W25QXX_CS_PIN_Pin WIFIRST_Pin LCDD7_Pin */
  GPIO_InitStruct.Pin = _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin;
 8002952:	2325      	movs	r3, #37	; 0x25
 8002954:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002956:	2301      	movs	r3, #1
 8002958:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295a:	2300      	movs	r3, #0
 800295c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295e:	2300      	movs	r3, #0
 8002960:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002962:	f107 0314 	add.w	r3, r7, #20
 8002966:	4619      	mov	r1, r3
 8002968:	4828      	ldr	r0, [pc, #160]	; (8002a0c <MX_GPIO_Init+0x1dc>)
 800296a:	f007 fd5f 	bl	800a42c <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_CS_Pin;
 800296e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002974:	2301      	movs	r3, #1
 8002976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800297c:	2302      	movs	r3, #2
 800297e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W5500_CS_GPIO_Port, &GPIO_InitStruct);
 8002980:	f107 0314 	add.w	r3, r7, #20
 8002984:	4619      	mov	r1, r3
 8002986:	4821      	ldr	r0, [pc, #132]	; (8002a0c <MX_GPIO_Init+0x1dc>)
 8002988:	f007 fd50 	bl	800a42c <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine1_Pin InputMachine2_Pin */
  GPIO_InitStruct.Pin = InputMachine1_Pin|InputMachine2_Pin;
 800298c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002990:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002992:	2300      	movs	r3, #0
 8002994:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800299a:	f107 0314 	add.w	r3, r7, #20
 800299e:	4619      	mov	r1, r3
 80029a0:	4819      	ldr	r0, [pc, #100]	; (8002a08 <MX_GPIO_Init+0x1d8>)
 80029a2:	f007 fd43 	bl	800a42c <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine3_Pin InputMachine4_Pin InputMachine5_Pin InputMachine6_Pin */
  GPIO_InitStruct.Pin = InputMachine3_Pin|InputMachine4_Pin|InputMachine5_Pin|InputMachine6_Pin;
 80029a6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80029aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ac:	2300      	movs	r3, #0
 80029ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b4:	f107 0314 	add.w	r3, r7, #20
 80029b8:	4619      	mov	r1, r3
 80029ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029be:	f007 fd35 	bl	800a42c <HAL_GPIO_Init>

  /*Configure GPIO pins : GLCDEN_Pin GLCDCS2_Pin GLCDRW_Pin */
  GPIO_InitStruct.Pin = GLCDEN_Pin|GLCDCS2_Pin|GLCDRW_Pin;
 80029c2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80029c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c8:	2301      	movs	r3, #1
 80029ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029cc:	2301      	movs	r3, #1
 80029ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d0:	2300      	movs	r3, #0
 80029d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029d4:	f107 0314 	add.w	r3, r7, #20
 80029d8:	4619      	mov	r1, r3
 80029da:	480b      	ldr	r0, [pc, #44]	; (8002a08 <MX_GPIO_Init+0x1d8>)
 80029dc:	f007 fd26 	bl	800a42c <HAL_GPIO_Init>

  /*Configure GPIO pin : GLCDCS1_Pin */
  GPIO_InitStruct.Pin = GLCDCS1_Pin;
 80029e0:	2304      	movs	r3, #4
 80029e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e4:	2301      	movs	r3, #1
 80029e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029e8:	2301      	movs	r3, #1
 80029ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ec:	2300      	movs	r3, #0
 80029ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GLCDCS1_GPIO_Port, &GPIO_InitStruct);
 80029f0:	f107 0314 	add.w	r3, r7, #20
 80029f4:	4619      	mov	r1, r3
 80029f6:	4806      	ldr	r0, [pc, #24]	; (8002a10 <MX_GPIO_Init+0x1e0>)
 80029f8:	f007 fd18 	bl	800a42c <HAL_GPIO_Init>

}
 80029fc:	bf00      	nop
 80029fe:	3728      	adds	r7, #40	; 0x28
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40021000 	.word	0x40021000
 8002a08:	48000800 	.word	0x48000800
 8002a0c:	48000400 	.word	0x48000400
 8002a10:	48000c00 	.word	0x48000c00

08002a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a18:	b672      	cpsid	i
}
 8002a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a1c:	e7fe      	b.n	8002a1c <Error_Handler+0x8>
	...

08002a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a26:	4b0f      	ldr	r3, [pc, #60]	; (8002a64 <HAL_MspInit+0x44>)
 8002a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a2a:	4a0e      	ldr	r2, [pc, #56]	; (8002a64 <HAL_MspInit+0x44>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	6613      	str	r3, [r2, #96]	; 0x60
 8002a32:	4b0c      	ldr	r3, [pc, #48]	; (8002a64 <HAL_MspInit+0x44>)
 8002a34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	607b      	str	r3, [r7, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a3e:	4b09      	ldr	r3, [pc, #36]	; (8002a64 <HAL_MspInit+0x44>)
 8002a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a42:	4a08      	ldr	r2, [pc, #32]	; (8002a64 <HAL_MspInit+0x44>)
 8002a44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a48:	6593      	str	r3, [r2, #88]	; 0x58
 8002a4a:	4b06      	ldr	r3, [pc, #24]	; (8002a64 <HAL_MspInit+0x44>)
 8002a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a52:	603b      	str	r3, [r7, #0]
 8002a54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	40021000 	.word	0x40021000

08002a68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b0a2      	sub	sp, #136	; 0x88
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a70:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a74:	2200      	movs	r2, #0
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	605a      	str	r2, [r3, #4]
 8002a7a:	609a      	str	r2, [r3, #8]
 8002a7c:	60da      	str	r2, [r3, #12]
 8002a7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a80:	f107 0314 	add.w	r3, r7, #20
 8002a84:	2260      	movs	r2, #96	; 0x60
 8002a86:	2100      	movs	r1, #0
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f00c f917 	bl	800ecbc <memset>
  if(hi2c->Instance==I2C1)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a20      	ldr	r2, [pc, #128]	; (8002b14 <HAL_I2C_MspInit+0xac>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d138      	bne.n	8002b0a <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002a98:	2340      	movs	r3, #64	; 0x40
 8002a9a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002aa0:	f107 0314 	add.w	r3, r7, #20
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f008 fe47 	bl	800b738 <HAL_RCCEx_PeriphCLKConfig>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002ab0:	f7ff ffb0 	bl	8002a14 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab4:	4b18      	ldr	r3, [pc, #96]	; (8002b18 <HAL_I2C_MspInit+0xb0>)
 8002ab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ab8:	4a17      	ldr	r2, [pc, #92]	; (8002b18 <HAL_I2C_MspInit+0xb0>)
 8002aba:	f043 0302 	orr.w	r3, r3, #2
 8002abe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ac0:	4b15      	ldr	r3, [pc, #84]	; (8002b18 <HAL_I2C_MspInit+0xb0>)
 8002ac2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	613b      	str	r3, [r7, #16]
 8002aca:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002acc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002ad0:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ad2:	2312      	movs	r3, #18
 8002ad4:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ada:	2303      	movs	r3, #3
 8002adc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ae0:	2304      	movs	r3, #4
 8002ae2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ae6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002aea:	4619      	mov	r1, r3
 8002aec:	480b      	ldr	r0, [pc, #44]	; (8002b1c <HAL_I2C_MspInit+0xb4>)
 8002aee:	f007 fc9d 	bl	800a42c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002af2:	4b09      	ldr	r3, [pc, #36]	; (8002b18 <HAL_I2C_MspInit+0xb0>)
 8002af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af6:	4a08      	ldr	r2, [pc, #32]	; (8002b18 <HAL_I2C_MspInit+0xb0>)
 8002af8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002afc:	6593      	str	r3, [r2, #88]	; 0x58
 8002afe:	4b06      	ldr	r3, [pc, #24]	; (8002b18 <HAL_I2C_MspInit+0xb0>)
 8002b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002b0a:	bf00      	nop
 8002b0c:	3788      	adds	r7, #136	; 0x88
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	40005400 	.word	0x40005400
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	48000400 	.word	0x48000400

08002b20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b0a6      	sub	sp, #152	; 0x98
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b28:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	605a      	str	r2, [r3, #4]
 8002b32:	609a      	str	r2, [r3, #8]
 8002b34:	60da      	str	r2, [r3, #12]
 8002b36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b3c:	2260      	movs	r2, #96	; 0x60
 8002b3e:	2100      	movs	r1, #0
 8002b40:	4618      	mov	r0, r3
 8002b42:	f00c f8bb 	bl	800ecbc <memset>
  if(huart->Instance==LPUART1)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a6b      	ldr	r2, [pc, #428]	; (8002cf8 <HAL_UART_MspInit+0x1d8>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d144      	bne.n	8002bda <HAL_UART_MspInit+0xba>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002b50:	2320      	movs	r3, #32
 8002b52:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002b54:	2300      	movs	r3, #0
 8002b56:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f008 fdeb 	bl	800b738 <HAL_RCCEx_PeriphCLKConfig>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002b68:	f7ff ff54 	bl	8002a14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002b6c:	4b63      	ldr	r3, [pc, #396]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b70:	4a62      	ldr	r2, [pc, #392]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002b72:	f043 0301 	orr.w	r3, r3, #1
 8002b76:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002b78:	4b60      	ldr	r3, [pc, #384]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	623b      	str	r3, [r7, #32]
 8002b82:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b84:	4b5d      	ldr	r3, [pc, #372]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b88:	4a5c      	ldr	r2, [pc, #368]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002b8a:	f043 0302 	orr.w	r3, r3, #2
 8002b8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b90:	4b5a      	ldr	r3, [pc, #360]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	61fb      	str	r3, [r7, #28]
 8002b9a:	69fb      	ldr	r3, [r7, #28]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002b9c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002ba0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002baa:	2300      	movs	r3, #0
 8002bac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002bb6:	2308      	movs	r3, #8
 8002bb8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bbc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	484f      	ldr	r0, [pc, #316]	; (8002d00 <HAL_UART_MspInit+0x1e0>)
 8002bc4:	f007 fc32 	bl	800a42c <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002bc8:	2200      	movs	r2, #0
 8002bca:	2100      	movs	r1, #0
 8002bcc:	2046      	movs	r0, #70	; 0x46
 8002bce:	f007 fb78 	bl	800a2c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002bd2:	2046      	movs	r0, #70	; 0x46
 8002bd4:	f007 fb91 	bl	800a2fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002bd8:	e089      	b.n	8002cee <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART1)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a49      	ldr	r2, [pc, #292]	; (8002d04 <HAL_UART_MspInit+0x1e4>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d143      	bne.n	8002c6c <HAL_UART_MspInit+0x14c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002be4:	2301      	movs	r3, #1
 8002be6:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002be8:	2300      	movs	r3, #0
 8002bea:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f008 fda1 	bl	800b738 <HAL_RCCEx_PeriphCLKConfig>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8002bfc:	f7ff ff0a 	bl	8002a14 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c00:	4b3e      	ldr	r3, [pc, #248]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c04:	4a3d      	ldr	r2, [pc, #244]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002c06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c0a:	6613      	str	r3, [r2, #96]	; 0x60
 8002c0c:	4b3b      	ldr	r3, [pc, #236]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002c0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c14:	61bb      	str	r3, [r7, #24]
 8002c16:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c18:	4b38      	ldr	r3, [pc, #224]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002c1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c1c:	4a37      	ldr	r2, [pc, #220]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002c1e:	f043 0302 	orr.w	r3, r3, #2
 8002c22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c24:	4b35      	ldr	r3, [pc, #212]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002c26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	617b      	str	r3, [r7, #20]
 8002c2e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c30:	23c0      	movs	r3, #192	; 0xc0
 8002c32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c36:	2302      	movs	r3, #2
 8002c38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c42:	2303      	movs	r3, #3
 8002c44:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c48:	2307      	movs	r3, #7
 8002c4a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c4e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002c52:	4619      	mov	r1, r3
 8002c54:	482a      	ldr	r0, [pc, #168]	; (8002d00 <HAL_UART_MspInit+0x1e0>)
 8002c56:	f007 fbe9 	bl	800a42c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	2025      	movs	r0, #37	; 0x25
 8002c60:	f007 fb2f 	bl	800a2c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c64:	2025      	movs	r0, #37	; 0x25
 8002c66:	f007 fb48 	bl	800a2fa <HAL_NVIC_EnableIRQ>
}
 8002c6a:	e040      	b.n	8002cee <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART2)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a25      	ldr	r2, [pc, #148]	; (8002d08 <HAL_UART_MspInit+0x1e8>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d13b      	bne.n	8002cee <HAL_UART_MspInit+0x1ce>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002c76:	2302      	movs	r3, #2
 8002c78:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c82:	4618      	mov	r0, r3
 8002c84:	f008 fd58 	bl	800b738 <HAL_RCCEx_PeriphCLKConfig>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <HAL_UART_MspInit+0x172>
      Error_Handler();
 8002c8e:	f7ff fec1 	bl	8002a14 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c92:	4b1a      	ldr	r3, [pc, #104]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c96:	4a19      	ldr	r2, [pc, #100]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002c98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c9c:	6593      	str	r3, [r2, #88]	; 0x58
 8002c9e:	4b17      	ldr	r3, [pc, #92]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca6:	613b      	str	r3, [r7, #16]
 8002ca8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002caa:	4b14      	ldr	r3, [pc, #80]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cae:	4a13      	ldr	r2, [pc, #76]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002cb0:	f043 0301 	orr.w	r3, r3, #1
 8002cb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cb6:	4b11      	ldr	r3, [pc, #68]	; (8002cfc <HAL_UART_MspInit+0x1dc>)
 8002cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002cc2:	230c      	movs	r3, #12
 8002cc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc8:	2302      	movs	r3, #2
 8002cca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cda:	2307      	movs	r3, #7
 8002cdc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ce0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cea:	f007 fb9f 	bl	800a42c <HAL_GPIO_Init>
}
 8002cee:	bf00      	nop
 8002cf0:	3798      	adds	r7, #152	; 0x98
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	40008000 	.word	0x40008000
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	48000400 	.word	0x48000400
 8002d04:	40013800 	.word	0x40013800
 8002d08:	40004400 	.word	0x40004400

08002d0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08c      	sub	sp, #48	; 0x30
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d14:	f107 031c 	add.w	r3, r7, #28
 8002d18:	2200      	movs	r2, #0
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	609a      	str	r2, [r3, #8]
 8002d20:	60da      	str	r2, [r3, #12]
 8002d22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a2f      	ldr	r2, [pc, #188]	; (8002de8 <HAL_SPI_MspInit+0xdc>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d129      	bne.n	8002d82 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d2e:	4b2f      	ldr	r3, [pc, #188]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d32:	4a2e      	ldr	r2, [pc, #184]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002d34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d38:	6613      	str	r3, [r2, #96]	; 0x60
 8002d3a:	4b2c      	ldr	r3, [pc, #176]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002d3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d42:	61bb      	str	r3, [r7, #24]
 8002d44:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d46:	4b29      	ldr	r3, [pc, #164]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d4a:	4a28      	ldr	r2, [pc, #160]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002d4c:	f043 0301 	orr.w	r3, r3, #1
 8002d50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d52:	4b26      	ldr	r3, [pc, #152]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002d54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	617b      	str	r3, [r7, #20]
 8002d5c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002d5e:	23e0      	movs	r3, #224	; 0xe0
 8002d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d62:	2302      	movs	r3, #2
 8002d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d66:	2300      	movs	r3, #0
 8002d68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d6e:	2305      	movs	r3, #5
 8002d70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d72:	f107 031c 	add.w	r3, r7, #28
 8002d76:	4619      	mov	r1, r3
 8002d78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d7c:	f007 fb56 	bl	800a42c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002d80:	e02d      	b.n	8002dde <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a1a      	ldr	r2, [pc, #104]	; (8002df0 <HAL_SPI_MspInit+0xe4>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d128      	bne.n	8002dde <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d8c:	4b17      	ldr	r3, [pc, #92]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d90:	4a16      	ldr	r2, [pc, #88]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002d92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d96:	6593      	str	r3, [r2, #88]	; 0x58
 8002d98:	4b14      	ldr	r3, [pc, #80]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002da0:	613b      	str	r3, [r7, #16]
 8002da2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002da4:	4b11      	ldr	r3, [pc, #68]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002da6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002da8:	4a10      	ldr	r2, [pc, #64]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002daa:	f043 0302 	orr.w	r3, r3, #2
 8002dae:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002db0:	4b0e      	ldr	r3, [pc, #56]	; (8002dec <HAL_SPI_MspInit+0xe0>)
 8002db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	60fb      	str	r3, [r7, #12]
 8002dba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002dbc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002dc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002dce:	2305      	movs	r3, #5
 8002dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dd2:	f107 031c 	add.w	r3, r7, #28
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	4806      	ldr	r0, [pc, #24]	; (8002df4 <HAL_SPI_MspInit+0xe8>)
 8002dda:	f007 fb27 	bl	800a42c <HAL_GPIO_Init>
}
 8002dde:	bf00      	nop
 8002de0:	3730      	adds	r7, #48	; 0x30
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40013000 	.word	0x40013000
 8002dec:	40021000 	.word	0x40021000
 8002df0:	40003800 	.word	0x40003800
 8002df4:	48000400 	.word	0x48000400

08002df8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a23      	ldr	r2, [pc, #140]	; (8002e94 <HAL_TIM_Base_MspInit+0x9c>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d10c      	bne.n	8002e24 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e0a:	4b23      	ldr	r3, [pc, #140]	; (8002e98 <HAL_TIM_Base_MspInit+0xa0>)
 8002e0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e0e:	4a22      	ldr	r2, [pc, #136]	; (8002e98 <HAL_TIM_Base_MspInit+0xa0>)
 8002e10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e14:	6613      	str	r3, [r2, #96]	; 0x60
 8002e16:	4b20      	ldr	r3, [pc, #128]	; (8002e98 <HAL_TIM_Base_MspInit+0xa0>)
 8002e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e1e:	617b      	str	r3, [r7, #20]
 8002e20:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002e22:	e032      	b.n	8002e8a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a1c      	ldr	r2, [pc, #112]	; (8002e9c <HAL_TIM_Base_MspInit+0xa4>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d114      	bne.n	8002e58 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002e2e:	4b1a      	ldr	r3, [pc, #104]	; (8002e98 <HAL_TIM_Base_MspInit+0xa0>)
 8002e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e32:	4a19      	ldr	r2, [pc, #100]	; (8002e98 <HAL_TIM_Base_MspInit+0xa0>)
 8002e34:	f043 0310 	orr.w	r3, r3, #16
 8002e38:	6593      	str	r3, [r2, #88]	; 0x58
 8002e3a:	4b17      	ldr	r3, [pc, #92]	; (8002e98 <HAL_TIM_Base_MspInit+0xa0>)
 8002e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e3e:	f003 0310 	and.w	r3, r3, #16
 8002e42:	613b      	str	r3, [r7, #16]
 8002e44:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002e46:	2200      	movs	r2, #0
 8002e48:	2100      	movs	r1, #0
 8002e4a:	2036      	movs	r0, #54	; 0x36
 8002e4c:	f007 fa39 	bl	800a2c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002e50:	2036      	movs	r0, #54	; 0x36
 8002e52:	f007 fa52 	bl	800a2fa <HAL_NVIC_EnableIRQ>
}
 8002e56:	e018      	b.n	8002e8a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a10      	ldr	r2, [pc, #64]	; (8002ea0 <HAL_TIM_Base_MspInit+0xa8>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d113      	bne.n	8002e8a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002e62:	4b0d      	ldr	r3, [pc, #52]	; (8002e98 <HAL_TIM_Base_MspInit+0xa0>)
 8002e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e66:	4a0c      	ldr	r2, [pc, #48]	; (8002e98 <HAL_TIM_Base_MspInit+0xa0>)
 8002e68:	f043 0320 	orr.w	r3, r3, #32
 8002e6c:	6593      	str	r3, [r2, #88]	; 0x58
 8002e6e:	4b0a      	ldr	r3, [pc, #40]	; (8002e98 <HAL_TIM_Base_MspInit+0xa0>)
 8002e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e72:	f003 0320 	and.w	r3, r3, #32
 8002e76:	60fb      	str	r3, [r7, #12]
 8002e78:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	2037      	movs	r0, #55	; 0x37
 8002e80:	f007 fa1f 	bl	800a2c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002e84:	2037      	movs	r0, #55	; 0x37
 8002e86:	f007 fa38 	bl	800a2fa <HAL_NVIC_EnableIRQ>
}
 8002e8a:	bf00      	nop
 8002e8c:	3718      	adds	r7, #24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40012c00 	.word	0x40012c00
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	40001000 	.word	0x40001000
 8002ea0:	40001400 	.word	0x40001400

08002ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ea8:	e7fe      	b.n	8002ea8 <NMI_Handler+0x4>

08002eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002eae:	e7fe      	b.n	8002eae <HardFault_Handler+0x4>

08002eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002eb4:	e7fe      	b.n	8002eb4 <MemManage_Handler+0x4>

08002eb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002eba:	e7fe      	b.n	8002eba <BusFault_Handler+0x4>

08002ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ec0:	e7fe      	b.n	8002ec0 <UsageFault_Handler+0x4>

08002ec2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ec6:	bf00      	nop
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ed4:	bf00      	nop
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr

08002ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ee2:	bf00      	nop
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ef0:	f007 f8c8 	bl	800a084 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ef4:	bf00      	nop
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002efc:	4802      	ldr	r0, [pc, #8]	; (8002f08 <USART1_IRQHandler+0x10>)
 8002efe:	f00a fc03 	bl	800d708 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002f02:	bf00      	nop
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	20000318 	.word	0x20000318

08002f0c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002f10:	4802      	ldr	r0, [pc, #8]	; (8002f1c <TIM6_DAC_IRQHandler+0x10>)
 8002f12:	f009 ff55 	bl	800cdc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002f16:	bf00      	nop
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	20000534 	.word	0x20000534

08002f20 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002f24:	4802      	ldr	r0, [pc, #8]	; (8002f30 <TIM7_IRQHandler+0x10>)
 8002f26:	f009 ff4b 	bl	800cdc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002f2a:	bf00      	nop
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000580 	.word	0x20000580

08002f34 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002f38:	4802      	ldr	r0, [pc, #8]	; (8002f44 <LPUART1_IRQHandler+0x10>)
 8002f3a:	f00a fbe5 	bl	800d708 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002f3e:	bf00      	nop
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	20000294 	.word	0x20000294

08002f48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f50:	4a14      	ldr	r2, [pc, #80]	; (8002fa4 <_sbrk+0x5c>)
 8002f52:	4b15      	ldr	r3, [pc, #84]	; (8002fa8 <_sbrk+0x60>)
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f5c:	4b13      	ldr	r3, [pc, #76]	; (8002fac <_sbrk+0x64>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d102      	bne.n	8002f6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f64:	4b11      	ldr	r3, [pc, #68]	; (8002fac <_sbrk+0x64>)
 8002f66:	4a12      	ldr	r2, [pc, #72]	; (8002fb0 <_sbrk+0x68>)
 8002f68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f6a:	4b10      	ldr	r3, [pc, #64]	; (8002fac <_sbrk+0x64>)
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4413      	add	r3, r2
 8002f72:	693a      	ldr	r2, [r7, #16]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d207      	bcs.n	8002f88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f78:	f00b fe60 	bl	800ec3c <__errno>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	220c      	movs	r2, #12
 8002f80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f82:	f04f 33ff 	mov.w	r3, #4294967295
 8002f86:	e009      	b.n	8002f9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f88:	4b08      	ldr	r3, [pc, #32]	; (8002fac <_sbrk+0x64>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f8e:	4b07      	ldr	r3, [pc, #28]	; (8002fac <_sbrk+0x64>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4413      	add	r3, r2
 8002f96:	4a05      	ldr	r2, [pc, #20]	; (8002fac <_sbrk+0x64>)
 8002f98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3718      	adds	r7, #24
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	20010000 	.word	0x20010000
 8002fa8:	00000400 	.word	0x00000400
 8002fac:	200005d4 	.word	0x200005d4
 8002fb0:	20000770 	.word	0x20000770

08002fb4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <SystemInit+0x20>)
 8002fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fbe:	4a05      	ldr	r2, [pc, #20]	; (8002fd4 <SystemInit+0x20>)
 8002fc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002fc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002fc8:	bf00      	nop
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	e000ed00 	.word	0xe000ed00

08002fd8 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af02      	add	r7, sp, #8
 8002fde:	4603      	mov	r3, r0
 8002fe0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8002fe2:	f107 020f 	add.w	r2, r7, #15
 8002fe6:	1df9      	adds	r1, r7, #7
 8002fe8:	2364      	movs	r3, #100	; 0x64
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	2301      	movs	r3, #1
 8002fee:	4804      	ldr	r0, [pc, #16]	; (8003000 <W25qxx_Spi+0x28>)
 8002ff0:	f009 fa1f 	bl	800c432 <HAL_SPI_TransmitReceive>
	return ret;
 8002ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	20000420 	.word	0x20000420

08003004 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	2300      	movs	r3, #0
 8003010:	60bb      	str	r3, [r7, #8]
 8003012:	2300      	movs	r3, #0
 8003014:	607b      	str	r3, [r7, #4]
 8003016:	2300      	movs	r3, #0
 8003018:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800301a:	2200      	movs	r2, #0
 800301c:	2101      	movs	r1, #1
 800301e:	4813      	ldr	r0, [pc, #76]	; (800306c <W25qxx_ReadID+0x68>)
 8003020:	f007 fb96 	bl	800a750 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8003024:	209f      	movs	r0, #159	; 0x9f
 8003026:	f7ff ffd7 	bl	8002fd8 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800302a:	20a5      	movs	r0, #165	; 0xa5
 800302c:	f7ff ffd4 	bl	8002fd8 <W25qxx_Spi>
 8003030:	4603      	mov	r3, r0
 8003032:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003034:	20a5      	movs	r0, #165	; 0xa5
 8003036:	f7ff ffcf 	bl	8002fd8 <W25qxx_Spi>
 800303a:	4603      	mov	r3, r0
 800303c:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800303e:	20a5      	movs	r0, #165	; 0xa5
 8003040:	f7ff ffca 	bl	8002fd8 <W25qxx_Spi>
 8003044:	4603      	mov	r3, r0
 8003046:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003048:	2201      	movs	r2, #1
 800304a:	2101      	movs	r1, #1
 800304c:	4807      	ldr	r0, [pc, #28]	; (800306c <W25qxx_ReadID+0x68>)
 800304e:	f007 fb7f 	bl	800a750 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	041a      	lsls	r2, r3, #16
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	021b      	lsls	r3, r3, #8
 800305a:	4313      	orrs	r3, r2
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	4313      	orrs	r3, r2
 8003060:	60fb      	str	r3, [r7, #12]
	return Temp;
 8003062:	68fb      	ldr	r3, [r7, #12]
}
 8003064:	4618      	mov	r0, r3
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	48000400 	.word	0x48000400

08003070 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8003070:	b590      	push	{r4, r7, lr}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003076:	2200      	movs	r2, #0
 8003078:	2101      	movs	r1, #1
 800307a:	4816      	ldr	r0, [pc, #88]	; (80030d4 <W25qxx_ReadUniqID+0x64>)
 800307c:	f007 fb68 	bl	800a750 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8003080:	204b      	movs	r0, #75	; 0x4b
 8003082:	f7ff ffa9 	bl	8002fd8 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8003086:	2300      	movs	r3, #0
 8003088:	71fb      	strb	r3, [r7, #7]
 800308a:	e005      	b.n	8003098 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800308c:	20a5      	movs	r0, #165	; 0xa5
 800308e:	f7ff ffa3 	bl	8002fd8 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8003092:	79fb      	ldrb	r3, [r7, #7]
 8003094:	3301      	adds	r3, #1
 8003096:	71fb      	strb	r3, [r7, #7]
 8003098:	79fb      	ldrb	r3, [r7, #7]
 800309a:	2b03      	cmp	r3, #3
 800309c:	d9f6      	bls.n	800308c <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 800309e:	2300      	movs	r3, #0
 80030a0:	71bb      	strb	r3, [r7, #6]
 80030a2:	e00b      	b.n	80030bc <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80030a4:	79bc      	ldrb	r4, [r7, #6]
 80030a6:	20a5      	movs	r0, #165	; 0xa5
 80030a8:	f7ff ff96 	bl	8002fd8 <W25qxx_Spi>
 80030ac:	4603      	mov	r3, r0
 80030ae:	461a      	mov	r2, r3
 80030b0:	4b09      	ldr	r3, [pc, #36]	; (80030d8 <W25qxx_ReadUniqID+0x68>)
 80030b2:	4423      	add	r3, r4
 80030b4:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 80030b6:	79bb      	ldrb	r3, [r7, #6]
 80030b8:	3301      	adds	r3, #1
 80030ba:	71bb      	strb	r3, [r7, #6]
 80030bc:	79bb      	ldrb	r3, [r7, #6]
 80030be:	2b07      	cmp	r3, #7
 80030c0:	d9f0      	bls.n	80030a4 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80030c2:	2201      	movs	r2, #1
 80030c4:	2101      	movs	r1, #1
 80030c6:	4803      	ldr	r0, [pc, #12]	; (80030d4 <W25qxx_ReadUniqID+0x64>)
 80030c8:	f007 fb42 	bl	800a750 <HAL_GPIO_WritePin>
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd90      	pop	{r4, r7, pc}
 80030d4:	48000400 	.word	0x48000400
 80030d8:	200005d8 	.word	0x200005d8

080030dc <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80030e0:	2200      	movs	r2, #0
 80030e2:	2101      	movs	r1, #1
 80030e4:	4807      	ldr	r0, [pc, #28]	; (8003104 <W25qxx_WriteEnable+0x28>)
 80030e6:	f007 fb33 	bl	800a750 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 80030ea:	2006      	movs	r0, #6
 80030ec:	f7ff ff74 	bl	8002fd8 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80030f0:	2201      	movs	r2, #1
 80030f2:	2101      	movs	r1, #1
 80030f4:	4803      	ldr	r0, [pc, #12]	; (8003104 <W25qxx_WriteEnable+0x28>)
 80030f6:	f007 fb2b 	bl	800a750 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 80030fa:	2001      	movs	r0, #1
 80030fc:	f006 ffe2 	bl	800a0c4 <HAL_Delay>
}
 8003100:	bf00      	nop
 8003102:	bd80      	pop	{r7, pc}
 8003104:	48000400 	.word	0x48000400

08003108 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	4603      	mov	r3, r0
 8003110:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8003112:	2300      	movs	r3, #0
 8003114:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003116:	2200      	movs	r2, #0
 8003118:	2101      	movs	r1, #1
 800311a:	481c      	ldr	r0, [pc, #112]	; (800318c <W25qxx_ReadStatusRegister+0x84>)
 800311c:	f007 fb18 	bl	800a750 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8003120:	79fb      	ldrb	r3, [r7, #7]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d10c      	bne.n	8003140 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8003126:	2005      	movs	r0, #5
 8003128:	f7ff ff56 	bl	8002fd8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800312c:	20a5      	movs	r0, #165	; 0xa5
 800312e:	f7ff ff53 	bl	8002fd8 <W25qxx_Spi>
 8003132:	4603      	mov	r3, r0
 8003134:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8003136:	4a16      	ldr	r2, [pc, #88]	; (8003190 <W25qxx_ReadStatusRegister+0x88>)
 8003138:	7bfb      	ldrb	r3, [r7, #15]
 800313a:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 800313e:	e01b      	b.n	8003178 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8003140:	79fb      	ldrb	r3, [r7, #7]
 8003142:	2b02      	cmp	r3, #2
 8003144:	d10c      	bne.n	8003160 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8003146:	2035      	movs	r0, #53	; 0x35
 8003148:	f7ff ff46 	bl	8002fd8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800314c:	20a5      	movs	r0, #165	; 0xa5
 800314e:	f7ff ff43 	bl	8002fd8 <W25qxx_Spi>
 8003152:	4603      	mov	r3, r0
 8003154:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8003156:	4a0e      	ldr	r2, [pc, #56]	; (8003190 <W25qxx_ReadStatusRegister+0x88>)
 8003158:	7bfb      	ldrb	r3, [r7, #15]
 800315a:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 800315e:	e00b      	b.n	8003178 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8003160:	2015      	movs	r0, #21
 8003162:	f7ff ff39 	bl	8002fd8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003166:	20a5      	movs	r0, #165	; 0xa5
 8003168:	f7ff ff36 	bl	8002fd8 <W25qxx_Spi>
 800316c:	4603      	mov	r3, r0
 800316e:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8003170:	4a07      	ldr	r2, [pc, #28]	; (8003190 <W25qxx_ReadStatusRegister+0x88>)
 8003172:	7bfb      	ldrb	r3, [r7, #15]
 8003174:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003178:	2201      	movs	r2, #1
 800317a:	2101      	movs	r1, #1
 800317c:	4803      	ldr	r0, [pc, #12]	; (800318c <W25qxx_ReadStatusRegister+0x84>)
 800317e:	f007 fae7 	bl	800a750 <HAL_GPIO_WritePin>
	return status;
 8003182:	7bfb      	ldrb	r3, [r7, #15]
}
 8003184:	4618      	mov	r0, r3
 8003186:	3710      	adds	r7, #16
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	48000400 	.word	0x48000400
 8003190:	200005d8 	.word	0x200005d8

08003194 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8003198:	2001      	movs	r0, #1
 800319a:	f006 ff93 	bl	800a0c4 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800319e:	2200      	movs	r2, #0
 80031a0:	2101      	movs	r1, #1
 80031a2:	480f      	ldr	r0, [pc, #60]	; (80031e0 <W25qxx_WaitForWriteEnd+0x4c>)
 80031a4:	f007 fad4 	bl	800a750 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 80031a8:	2005      	movs	r0, #5
 80031aa:	f7ff ff15 	bl	8002fd8 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80031ae:	20a5      	movs	r0, #165	; 0xa5
 80031b0:	f7ff ff12 	bl	8002fd8 <W25qxx_Spi>
 80031b4:	4603      	mov	r3, r0
 80031b6:	461a      	mov	r2, r3
 80031b8:	4b0a      	ldr	r3, [pc, #40]	; (80031e4 <W25qxx_WaitForWriteEnd+0x50>)
 80031ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 80031be:	2001      	movs	r0, #1
 80031c0:	f006 ff80 	bl	800a0c4 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 80031c4:	4b07      	ldr	r3, [pc, #28]	; (80031e4 <W25qxx_WaitForWriteEnd+0x50>)
 80031c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1ed      	bne.n	80031ae <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80031d2:	2201      	movs	r2, #1
 80031d4:	2101      	movs	r1, #1
 80031d6:	4802      	ldr	r0, [pc, #8]	; (80031e0 <W25qxx_WaitForWriteEnd+0x4c>)
 80031d8:	f007 faba 	bl	800a750 <HAL_GPIO_WritePin>
}
 80031dc:	bf00      	nop
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	48000400 	.word	0x48000400
 80031e4:	200005d8 	.word	0x200005d8

080031e8 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 80031ee:	4b65      	ldr	r3, [pc, #404]	; (8003384 <W25qxx_Init+0x19c>)
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 80031f6:	e002      	b.n	80031fe <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 80031f8:	2001      	movs	r0, #1
 80031fa:	f006 ff63 	bl	800a0c4 <HAL_Delay>
	while (HAL_GetTick() < 100)
 80031fe:	f006 ff55 	bl	800a0ac <HAL_GetTick>
 8003202:	4603      	mov	r3, r0
 8003204:	2b63      	cmp	r3, #99	; 0x63
 8003206:	d9f7      	bls.n	80031f8 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003208:	2201      	movs	r2, #1
 800320a:	2101      	movs	r1, #1
 800320c:	485e      	ldr	r0, [pc, #376]	; (8003388 <W25qxx_Init+0x1a0>)
 800320e:	f007 fa9f 	bl	800a750 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8003212:	2064      	movs	r0, #100	; 0x64
 8003214:	f006 ff56 	bl	800a0c4 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 8003218:	f7ff fef4 	bl	8003004 <W25qxx_ReadID>
 800321c:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	b2db      	uxtb	r3, r3
 8003222:	3b11      	subs	r3, #17
 8003224:	2b0f      	cmp	r3, #15
 8003226:	d86c      	bhi.n	8003302 <W25qxx_Init+0x11a>
 8003228:	a201      	add	r2, pc, #4	; (adr r2, 8003230 <W25qxx_Init+0x48>)
 800322a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800322e:	bf00      	nop
 8003230:	080032f5 	.word	0x080032f5
 8003234:	080032e7 	.word	0x080032e7
 8003238:	080032d9 	.word	0x080032d9
 800323c:	080032cb 	.word	0x080032cb
 8003240:	080032bd 	.word	0x080032bd
 8003244:	080032af 	.word	0x080032af
 8003248:	080032a1 	.word	0x080032a1
 800324c:	08003291 	.word	0x08003291
 8003250:	08003281 	.word	0x08003281
 8003254:	08003303 	.word	0x08003303
 8003258:	08003303 	.word	0x08003303
 800325c:	08003303 	.word	0x08003303
 8003260:	08003303 	.word	0x08003303
 8003264:	08003303 	.word	0x08003303
 8003268:	08003303 	.word	0x08003303
 800326c:	08003271 	.word	0x08003271
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8003270:	4b44      	ldr	r3, [pc, #272]	; (8003384 <W25qxx_Init+0x19c>)
 8003272:	220a      	movs	r2, #10
 8003274:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8003276:	4b43      	ldr	r3, [pc, #268]	; (8003384 <W25qxx_Init+0x19c>)
 8003278:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800327c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 800327e:	e046      	b.n	800330e <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8003280:	4b40      	ldr	r3, [pc, #256]	; (8003384 <W25qxx_Init+0x19c>)
 8003282:	2209      	movs	r2, #9
 8003284:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8003286:	4b3f      	ldr	r3, [pc, #252]	; (8003384 <W25qxx_Init+0x19c>)
 8003288:	f44f 7200 	mov.w	r2, #512	; 0x200
 800328c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 800328e:	e03e      	b.n	800330e <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8003290:	4b3c      	ldr	r3, [pc, #240]	; (8003384 <W25qxx_Init+0x19c>)
 8003292:	2208      	movs	r2, #8
 8003294:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8003296:	4b3b      	ldr	r3, [pc, #236]	; (8003384 <W25qxx_Init+0x19c>)
 8003298:	f44f 7280 	mov.w	r2, #256	; 0x100
 800329c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 800329e:	e036      	b.n	800330e <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 80032a0:	4b38      	ldr	r3, [pc, #224]	; (8003384 <W25qxx_Init+0x19c>)
 80032a2:	2207      	movs	r2, #7
 80032a4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 80032a6:	4b37      	ldr	r3, [pc, #220]	; (8003384 <W25qxx_Init+0x19c>)
 80032a8:	2280      	movs	r2, #128	; 0x80
 80032aa:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 80032ac:	e02f      	b.n	800330e <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 80032ae:	4b35      	ldr	r3, [pc, #212]	; (8003384 <W25qxx_Init+0x19c>)
 80032b0:	2206      	movs	r2, #6
 80032b2:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 80032b4:	4b33      	ldr	r3, [pc, #204]	; (8003384 <W25qxx_Init+0x19c>)
 80032b6:	2240      	movs	r2, #64	; 0x40
 80032b8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 80032ba:	e028      	b.n	800330e <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 80032bc:	4b31      	ldr	r3, [pc, #196]	; (8003384 <W25qxx_Init+0x19c>)
 80032be:	2205      	movs	r2, #5
 80032c0:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 80032c2:	4b30      	ldr	r3, [pc, #192]	; (8003384 <W25qxx_Init+0x19c>)
 80032c4:	2220      	movs	r2, #32
 80032c6:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 80032c8:	e021      	b.n	800330e <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 80032ca:	4b2e      	ldr	r3, [pc, #184]	; (8003384 <W25qxx_Init+0x19c>)
 80032cc:	2204      	movs	r2, #4
 80032ce:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 80032d0:	4b2c      	ldr	r3, [pc, #176]	; (8003384 <W25qxx_Init+0x19c>)
 80032d2:	2210      	movs	r2, #16
 80032d4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 80032d6:	e01a      	b.n	800330e <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 80032d8:	4b2a      	ldr	r3, [pc, #168]	; (8003384 <W25qxx_Init+0x19c>)
 80032da:	2203      	movs	r2, #3
 80032dc:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 80032de:	4b29      	ldr	r3, [pc, #164]	; (8003384 <W25qxx_Init+0x19c>)
 80032e0:	2208      	movs	r2, #8
 80032e2:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 80032e4:	e013      	b.n	800330e <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 80032e6:	4b27      	ldr	r3, [pc, #156]	; (8003384 <W25qxx_Init+0x19c>)
 80032e8:	2202      	movs	r2, #2
 80032ea:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 80032ec:	4b25      	ldr	r3, [pc, #148]	; (8003384 <W25qxx_Init+0x19c>)
 80032ee:	2204      	movs	r2, #4
 80032f0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 80032f2:	e00c      	b.n	800330e <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 80032f4:	4b23      	ldr	r3, [pc, #140]	; (8003384 <W25qxx_Init+0x19c>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 80032fa:	4b22      	ldr	r3, [pc, #136]	; (8003384 <W25qxx_Init+0x19c>)
 80032fc:	2202      	movs	r2, #2
 80032fe:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 8003300:	e005      	b.n	800330e <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 8003302:	4b20      	ldr	r3, [pc, #128]	; (8003384 <W25qxx_Init+0x19c>)
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 800330a:	2300      	movs	r3, #0
 800330c:	e036      	b.n	800337c <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 800330e:	4b1d      	ldr	r3, [pc, #116]	; (8003384 <W25qxx_Init+0x19c>)
 8003310:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003314:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8003316:	4b1b      	ldr	r3, [pc, #108]	; (8003384 <W25qxx_Init+0x19c>)
 8003318:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800331c:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 800331e:	4b19      	ldr	r3, [pc, #100]	; (8003384 <W25qxx_Init+0x19c>)
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	011b      	lsls	r3, r3, #4
 8003324:	4a17      	ldr	r2, [pc, #92]	; (8003384 <W25qxx_Init+0x19c>)
 8003326:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8003328:	4b16      	ldr	r3, [pc, #88]	; (8003384 <W25qxx_Init+0x19c>)
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	4a15      	ldr	r2, [pc, #84]	; (8003384 <W25qxx_Init+0x19c>)
 800332e:	6912      	ldr	r2, [r2, #16]
 8003330:	fb02 f303 	mul.w	r3, r2, r3
 8003334:	4a13      	ldr	r2, [pc, #76]	; (8003384 <W25qxx_Init+0x19c>)
 8003336:	8952      	ldrh	r2, [r2, #10]
 8003338:	fbb3 f3f2 	udiv	r3, r3, r2
 800333c:	4a11      	ldr	r2, [pc, #68]	; (8003384 <W25qxx_Init+0x19c>)
 800333e:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8003340:	4b10      	ldr	r3, [pc, #64]	; (8003384 <W25qxx_Init+0x19c>)
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	011b      	lsls	r3, r3, #4
 8003346:	4a0f      	ldr	r2, [pc, #60]	; (8003384 <W25qxx_Init+0x19c>)
 8003348:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 800334a:	4b0e      	ldr	r3, [pc, #56]	; (8003384 <W25qxx_Init+0x19c>)
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	4a0d      	ldr	r2, [pc, #52]	; (8003384 <W25qxx_Init+0x19c>)
 8003350:	6912      	ldr	r2, [r2, #16]
 8003352:	fb02 f303 	mul.w	r3, r2, r3
 8003356:	0a9b      	lsrs	r3, r3, #10
 8003358:	4a0a      	ldr	r2, [pc, #40]	; (8003384 <W25qxx_Init+0x19c>)
 800335a:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 800335c:	f7ff fe88 	bl	8003070 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8003360:	2001      	movs	r0, #1
 8003362:	f7ff fed1 	bl	8003108 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8003366:	2002      	movs	r0, #2
 8003368:	f7ff fece 	bl	8003108 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 800336c:	2003      	movs	r0, #3
 800336e:	f7ff fecb 	bl	8003108 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 8003372:	4b04      	ldr	r3, [pc, #16]	; (8003384 <W25qxx_Init+0x19c>)
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 800337a:	2301      	movs	r3, #1
}
 800337c:	4618      	mov	r0, r3
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	200005d8 	.word	0x200005d8
 8003388:	48000400 	.word	0x48000400

0800338c <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8003394:	e002      	b.n	800339c <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8003396:	2001      	movs	r0, #1
 8003398:	f006 fe94 	bl	800a0c4 <HAL_Delay>
	while (w25qxx.Lock == 1)
 800339c:	4b25      	ldr	r3, [pc, #148]	; (8003434 <W25qxx_EraseSector+0xa8>)
 800339e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d0f7      	beq.n	8003396 <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 80033a6:	4b23      	ldr	r3, [pc, #140]	; (8003434 <W25qxx_EraseSector+0xa8>)
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 80033ae:	f7ff fef1 	bl	8003194 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 80033b2:	4b20      	ldr	r3, [pc, #128]	; (8003434 <W25qxx_EraseSector+0xa8>)
 80033b4:	691a      	ldr	r2, [r3, #16]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	fb02 f303 	mul.w	r3, r2, r3
 80033bc:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 80033be:	f7ff fe8d 	bl	80030dc <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80033c2:	2200      	movs	r2, #0
 80033c4:	2101      	movs	r1, #1
 80033c6:	481c      	ldr	r0, [pc, #112]	; (8003438 <W25qxx_EraseSector+0xac>)
 80033c8:	f007 f9c2 	bl	800a750 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80033cc:	4b19      	ldr	r3, [pc, #100]	; (8003434 <W25qxx_EraseSector+0xa8>)
 80033ce:	781b      	ldrb	r3, [r3, #0]
 80033d0:	2b08      	cmp	r3, #8
 80033d2:	d909      	bls.n	80033e8 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 80033d4:	2021      	movs	r0, #33	; 0x21
 80033d6:	f7ff fdff 	bl	8002fd8 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	0e1b      	lsrs	r3, r3, #24
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff fdf9 	bl	8002fd8 <W25qxx_Spi>
 80033e6:	e002      	b.n	80033ee <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 80033e8:	2020      	movs	r0, #32
 80033ea:	f7ff fdf5 	bl	8002fd8 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	0c1b      	lsrs	r3, r3, #16
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff fdef 	bl	8002fd8 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	0a1b      	lsrs	r3, r3, #8
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff fde9 	bl	8002fd8 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	b2db      	uxtb	r3, r3
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff fde4 	bl	8002fd8 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003410:	2201      	movs	r2, #1
 8003412:	2101      	movs	r1, #1
 8003414:	4808      	ldr	r0, [pc, #32]	; (8003438 <W25qxx_EraseSector+0xac>)
 8003416:	f007 f99b 	bl	800a750 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 800341a:	f7ff febb 	bl	8003194 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 800341e:	2001      	movs	r0, #1
 8003420:	f006 fe50 	bl	800a0c4 <HAL_Delay>
	w25qxx.Lock = 0;
 8003424:	4b03      	ldr	r3, [pc, #12]	; (8003434 <W25qxx_EraseSector+0xa8>)
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800342c:	bf00      	nop
 800342e:	3708      	adds	r7, #8
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	200005d8 	.word	0x200005d8
 8003438:	48000400 	.word	0x48000400

0800343c <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8003444:	4b07      	ldr	r3, [pc, #28]	; (8003464 <W25qxx_SectorToPage+0x28>)
 8003446:	691b      	ldr	r3, [r3, #16]
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	fb02 f303 	mul.w	r3, r2, r3
 800344e:	4a05      	ldr	r2, [pc, #20]	; (8003464 <W25qxx_SectorToPage+0x28>)
 8003450:	8952      	ldrh	r2, [r2, #10]
 8003452:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8003456:	4618      	mov	r0, r3
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	200005d8 	.word	0x200005d8

08003468 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
 8003474:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8003476:	e002      	b.n	800347e <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8003478:	2001      	movs	r0, #1
 800347a:	f006 fe23 	bl	800a0c4 <HAL_Delay>
	while (w25qxx.Lock == 1)
 800347e:	4b39      	ldr	r3, [pc, #228]	; (8003564 <W25qxx_WritePage+0xfc>)
 8003480:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003484:	2b01      	cmp	r3, #1
 8003486:	d0f7      	beq.n	8003478 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8003488:	4b36      	ldr	r3, [pc, #216]	; (8003564 <W25qxx_WritePage+0xfc>)
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8003490:	683a      	ldr	r2, [r7, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4413      	add	r3, r2
 8003496:	4a33      	ldr	r2, [pc, #204]	; (8003564 <W25qxx_WritePage+0xfc>)
 8003498:	8952      	ldrh	r2, [r2, #10]
 800349a:	4293      	cmp	r3, r2
 800349c:	d802      	bhi.n	80034a4 <W25qxx_WritePage+0x3c>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d105      	bne.n	80034b0 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80034a4:	4b2f      	ldr	r3, [pc, #188]	; (8003564 <W25qxx_WritePage+0xfc>)
 80034a6:	895b      	ldrh	r3, [r3, #10]
 80034a8:	461a      	mov	r2, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	4413      	add	r3, r2
 80034b6:	4a2b      	ldr	r2, [pc, #172]	; (8003564 <W25qxx_WritePage+0xfc>)
 80034b8:	8952      	ldrh	r2, [r2, #10]
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d905      	bls.n	80034ca <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80034be:	4b29      	ldr	r3, [pc, #164]	; (8003564 <W25qxx_WritePage+0xfc>)
 80034c0:	895b      	ldrh	r3, [r3, #10]
 80034c2:	461a      	mov	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 80034ca:	f7ff fe63 	bl	8003194 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 80034ce:	f7ff fe05 	bl	80030dc <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80034d2:	2200      	movs	r2, #0
 80034d4:	2101      	movs	r1, #1
 80034d6:	4824      	ldr	r0, [pc, #144]	; (8003568 <W25qxx_WritePage+0x100>)
 80034d8:	f007 f93a 	bl	800a750 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 80034dc:	4b21      	ldr	r3, [pc, #132]	; (8003564 <W25qxx_WritePage+0xfc>)
 80034de:	895b      	ldrh	r3, [r3, #10]
 80034e0:	461a      	mov	r2, r3
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	fb02 f303 	mul.w	r3, r2, r3
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	4413      	add	r3, r2
 80034ec:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 80034ee:	4b1d      	ldr	r3, [pc, #116]	; (8003564 <W25qxx_WritePage+0xfc>)
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	2b08      	cmp	r3, #8
 80034f4:	d909      	bls.n	800350a <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 80034f6:	2012      	movs	r0, #18
 80034f8:	f7ff fd6e 	bl	8002fd8 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	0e1b      	lsrs	r3, r3, #24
 8003500:	b2db      	uxtb	r3, r3
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff fd68 	bl	8002fd8 <W25qxx_Spi>
 8003508:	e002      	b.n	8003510 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 800350a:	2002      	movs	r0, #2
 800350c:	f7ff fd64 	bl	8002fd8 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	0c1b      	lsrs	r3, r3, #16
 8003514:	b2db      	uxtb	r3, r3
 8003516:	4618      	mov	r0, r3
 8003518:	f7ff fd5e 	bl	8002fd8 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	0a1b      	lsrs	r3, r3, #8
 8003520:	b2db      	uxtb	r3, r3
 8003522:	4618      	mov	r0, r3
 8003524:	f7ff fd58 	bl	8002fd8 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	b2db      	uxtb	r3, r3
 800352c:	4618      	mov	r0, r3
 800352e:	f7ff fd53 	bl	8002fd8 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	b29a      	uxth	r2, r3
 8003536:	2364      	movs	r3, #100	; 0x64
 8003538:	68f9      	ldr	r1, [r7, #12]
 800353a:	480c      	ldr	r0, [pc, #48]	; (800356c <W25qxx_WritePage+0x104>)
 800353c:	f008 fcdb 	bl	800bef6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003540:	2201      	movs	r2, #1
 8003542:	2101      	movs	r1, #1
 8003544:	4808      	ldr	r0, [pc, #32]	; (8003568 <W25qxx_WritePage+0x100>)
 8003546:	f007 f903 	bl	800a750 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 800354a:	f7ff fe23 	bl	8003194 <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 800354e:	2001      	movs	r0, #1
 8003550:	f006 fdb8 	bl	800a0c4 <HAL_Delay>
	w25qxx.Lock = 0;
 8003554:	4b03      	ldr	r3, [pc, #12]	; (8003564 <W25qxx_WritePage+0xfc>)
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800355c:	bf00      	nop
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	200005d8 	.word	0x200005d8
 8003568:	48000400 	.word	0x48000400
 800356c:	20000420 	.word	0x20000420

08003570 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b088      	sub	sp, #32
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
 800357c:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 800357e:	4b2c      	ldr	r3, [pc, #176]	; (8003630 <W25qxx_WriteSector+0xc0>)
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	429a      	cmp	r2, r3
 8003586:	d802      	bhi.n	800358e <W25qxx_WriteSector+0x1e>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d102      	bne.n	8003594 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 800358e:	4b28      	ldr	r3, [pc, #160]	; (8003630 <W25qxx_WriteSector+0xc0>)
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003594:	4b26      	ldr	r3, [pc, #152]	; (8003630 <W25qxx_WriteSector+0xc0>)
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	429a      	cmp	r2, r3
 800359c:	d243      	bcs.n	8003626 <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	441a      	add	r2, r3
 80035a4:	4b22      	ldr	r3, [pc, #136]	; (8003630 <W25qxx_WriteSector+0xc0>)
 80035a6:	691b      	ldr	r3, [r3, #16]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d905      	bls.n	80035b8 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 80035ac:	4b20      	ldr	r3, [pc, #128]	; (8003630 <W25qxx_WriteSector+0xc0>)
 80035ae:	691a      	ldr	r2, [r3, #16]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	61bb      	str	r3, [r7, #24]
 80035b6:	e001      	b.n	80035bc <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80035bc:	68b8      	ldr	r0, [r7, #8]
 80035be:	f7ff ff3d 	bl	800343c <W25qxx_SectorToPage>
 80035c2:	4602      	mov	r2, r0
 80035c4:	4b1a      	ldr	r3, [pc, #104]	; (8003630 <W25qxx_WriteSector+0xc0>)
 80035c6:	895b      	ldrh	r3, [r3, #10]
 80035c8:	4619      	mov	r1, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	fbb3 f3f1 	udiv	r3, r3, r1
 80035d0:	4413      	add	r3, r2
 80035d2:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 80035d4:	4b16      	ldr	r3, [pc, #88]	; (8003630 <W25qxx_WriteSector+0xc0>)
 80035d6:	895b      	ldrh	r3, [r3, #10]
 80035d8:	461a      	mov	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80035e0:	fb01 f202 	mul.w	r2, r1, r2
 80035e4:	1a9b      	subs	r3, r3, r2
 80035e6:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	69f9      	ldr	r1, [r7, #28]
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f7ff ff3a 	bl	8003468 <W25qxx_WritePage>
		StartPage++;
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	3301      	adds	r3, #1
 80035f8:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 80035fa:	4b0d      	ldr	r3, [pc, #52]	; (8003630 <W25qxx_WriteSector+0xc0>)
 80035fc:	895b      	ldrh	r3, [r3, #10]
 80035fe:	461a      	mov	r2, r3
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	1a9a      	subs	r2, r3, r2
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	4413      	add	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 800360a:	4b09      	ldr	r3, [pc, #36]	; (8003630 <W25qxx_WriteSector+0xc0>)
 800360c:	895b      	ldrh	r3, [r3, #10]
 800360e:	461a      	mov	r2, r3
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	4413      	add	r3, r2
 8003618:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800361a:	2300      	movs	r3, #0
 800361c:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	2b00      	cmp	r3, #0
 8003622:	dce1      	bgt.n	80035e8 <W25qxx_WriteSector+0x78>
 8003624:	e000      	b.n	8003628 <W25qxx_WriteSector+0xb8>
		return;
 8003626:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003628:	3720      	adds	r7, #32
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	200005d8 	.word	0x200005d8

08003634 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
 8003640:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8003642:	e002      	b.n	800364a <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8003644:	2001      	movs	r0, #1
 8003646:	f006 fd3d 	bl	800a0c4 <HAL_Delay>
	while (w25qxx.Lock == 1)
 800364a:	4b36      	ldr	r3, [pc, #216]	; (8003724 <W25qxx_ReadPage+0xf0>)
 800364c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003650:	2b01      	cmp	r3, #1
 8003652:	d0f7      	beq.n	8003644 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8003654:	4b33      	ldr	r3, [pc, #204]	; (8003724 <W25qxx_ReadPage+0xf0>)
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 800365c:	4b31      	ldr	r3, [pc, #196]	; (8003724 <W25qxx_ReadPage+0xf0>)
 800365e:	895b      	ldrh	r3, [r3, #10]
 8003660:	461a      	mov	r2, r3
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	4293      	cmp	r3, r2
 8003666:	d802      	bhi.n	800366e <W25qxx_ReadPage+0x3a>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d102      	bne.n	8003674 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 800366e:	4b2d      	ldr	r3, [pc, #180]	; (8003724 <W25qxx_ReadPage+0xf0>)
 8003670:	895b      	ldrh	r3, [r3, #10]
 8003672:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	4413      	add	r3, r2
 800367a:	4a2a      	ldr	r2, [pc, #168]	; (8003724 <W25qxx_ReadPage+0xf0>)
 800367c:	8952      	ldrh	r2, [r2, #10]
 800367e:	4293      	cmp	r3, r2
 8003680:	d905      	bls.n	800368e <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003682:	4b28      	ldr	r3, [pc, #160]	; (8003724 <W25qxx_ReadPage+0xf0>)
 8003684:	895b      	ldrh	r3, [r3, #10]
 8003686:	461a      	mov	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 800368e:	4b25      	ldr	r3, [pc, #148]	; (8003724 <W25qxx_ReadPage+0xf0>)
 8003690:	895b      	ldrh	r3, [r3, #10]
 8003692:	461a      	mov	r2, r3
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	fb02 f303 	mul.w	r3, r2, r3
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	4413      	add	r3, r2
 800369e:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80036a0:	2200      	movs	r2, #0
 80036a2:	2101      	movs	r1, #1
 80036a4:	4820      	ldr	r0, [pc, #128]	; (8003728 <W25qxx_ReadPage+0xf4>)
 80036a6:	f007 f853 	bl	800a750 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80036aa:	4b1e      	ldr	r3, [pc, #120]	; (8003724 <W25qxx_ReadPage+0xf0>)
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	2b08      	cmp	r3, #8
 80036b0:	d909      	bls.n	80036c6 <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 80036b2:	200c      	movs	r0, #12
 80036b4:	f7ff fc90 	bl	8002fd8 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	0e1b      	lsrs	r3, r3, #24
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	4618      	mov	r0, r3
 80036c0:	f7ff fc8a 	bl	8002fd8 <W25qxx_Spi>
 80036c4:	e002      	b.n	80036cc <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 80036c6:	200b      	movs	r0, #11
 80036c8:	f7ff fc86 	bl	8002fd8 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	0c1b      	lsrs	r3, r3, #16
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff fc80 	bl	8002fd8 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	0a1b      	lsrs	r3, r3, #8
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	4618      	mov	r0, r3
 80036e0:	f7ff fc7a 	bl	8002fd8 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff fc75 	bl	8002fd8 <W25qxx_Spi>
	W25qxx_Spi(0);
 80036ee:	2000      	movs	r0, #0
 80036f0:	f7ff fc72 	bl	8002fd8 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	2364      	movs	r3, #100	; 0x64
 80036fa:	68f9      	ldr	r1, [r7, #12]
 80036fc:	480b      	ldr	r0, [pc, #44]	; (800372c <W25qxx_ReadPage+0xf8>)
 80036fe:	f008 fd68 	bl	800c1d2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003702:	2201      	movs	r2, #1
 8003704:	2101      	movs	r1, #1
 8003706:	4808      	ldr	r0, [pc, #32]	; (8003728 <W25qxx_ReadPage+0xf4>)
 8003708:	f007 f822 	bl	800a750 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 800370c:	2001      	movs	r0, #1
 800370e:	f006 fcd9 	bl	800a0c4 <HAL_Delay>
	w25qxx.Lock = 0;
 8003712:	4b04      	ldr	r3, [pc, #16]	; (8003724 <W25qxx_ReadPage+0xf0>)
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800371a:	bf00      	nop
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	200005d8 	.word	0x200005d8
 8003728:	48000400 	.word	0x48000400
 800372c:	20000420 	.word	0x20000420

08003730 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b088      	sub	sp, #32
 8003734:	af00      	add	r7, sp, #0
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	60b9      	str	r1, [r7, #8]
 800373a:	607a      	str	r2, [r7, #4]
 800373c:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 800373e:	4b2c      	ldr	r3, [pc, #176]	; (80037f0 <W25qxx_ReadSector+0xc0>)
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d802      	bhi.n	800374e <W25qxx_ReadSector+0x1e>
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d102      	bne.n	8003754 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 800374e:	4b28      	ldr	r3, [pc, #160]	; (80037f0 <W25qxx_ReadSector+0xc0>)
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003754:	4b26      	ldr	r3, [pc, #152]	; (80037f0 <W25qxx_ReadSector+0xc0>)
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	429a      	cmp	r2, r3
 800375c:	d243      	bcs.n	80037e6 <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	441a      	add	r2, r3
 8003764:	4b22      	ldr	r3, [pc, #136]	; (80037f0 <W25qxx_ReadSector+0xc0>)
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	429a      	cmp	r2, r3
 800376a:	d905      	bls.n	8003778 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 800376c:	4b20      	ldr	r3, [pc, #128]	; (80037f0 <W25qxx_ReadSector+0xc0>)
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	61bb      	str	r3, [r7, #24]
 8003776:	e001      	b.n	800377c <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 800377c:	68b8      	ldr	r0, [r7, #8]
 800377e:	f7ff fe5d 	bl	800343c <W25qxx_SectorToPage>
 8003782:	4602      	mov	r2, r0
 8003784:	4b1a      	ldr	r3, [pc, #104]	; (80037f0 <W25qxx_ReadSector+0xc0>)
 8003786:	895b      	ldrh	r3, [r3, #10]
 8003788:	4619      	mov	r1, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003790:	4413      	add	r3, r2
 8003792:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003794:	4b16      	ldr	r3, [pc, #88]	; (80037f0 <W25qxx_ReadSector+0xc0>)
 8003796:	895b      	ldrh	r3, [r3, #10]
 8003798:	461a      	mov	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	fbb3 f1f2 	udiv	r1, r3, r2
 80037a0:	fb01 f202 	mul.w	r2, r1, r2
 80037a4:	1a9b      	subs	r3, r3, r2
 80037a6:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	697a      	ldr	r2, [r7, #20]
 80037ac:	69f9      	ldr	r1, [r7, #28]
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f7ff ff40 	bl	8003634 <W25qxx_ReadPage>
		StartPage++;
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	3301      	adds	r3, #1
 80037b8:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 80037ba:	4b0d      	ldr	r3, [pc, #52]	; (80037f0 <W25qxx_ReadSector+0xc0>)
 80037bc:	895b      	ldrh	r3, [r3, #10]
 80037be:	461a      	mov	r2, r3
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	1a9a      	subs	r2, r3, r2
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	4413      	add	r3, r2
 80037c8:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 80037ca:	4b09      	ldr	r3, [pc, #36]	; (80037f0 <W25qxx_ReadSector+0xc0>)
 80037cc:	895b      	ldrh	r3, [r3, #10]
 80037ce:	461a      	mov	r2, r3
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	4413      	add	r3, r2
 80037d8:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 80037da:	2300      	movs	r3, #0
 80037dc:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	dce1      	bgt.n	80037a8 <W25qxx_ReadSector+0x78>
 80037e4:	e000      	b.n	80037e8 <W25qxx_ReadSector+0xb8>
		return;
 80037e6:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 80037e8:	3720      	adds	r7, #32
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	200005d8 	.word	0x200005d8

080037f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80037f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800382c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80037f8:	f7ff fbdc 	bl	8002fb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80037fc:	480c      	ldr	r0, [pc, #48]	; (8003830 <LoopForever+0x6>)
  ldr r1, =_edata
 80037fe:	490d      	ldr	r1, [pc, #52]	; (8003834 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003800:	4a0d      	ldr	r2, [pc, #52]	; (8003838 <LoopForever+0xe>)
  movs r3, #0
 8003802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003804:	e002      	b.n	800380c <LoopCopyDataInit>

08003806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800380a:	3304      	adds	r3, #4

0800380c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800380c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800380e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003810:	d3f9      	bcc.n	8003806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003812:	4a0a      	ldr	r2, [pc, #40]	; (800383c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003814:	4c0a      	ldr	r4, [pc, #40]	; (8003840 <LoopForever+0x16>)
  movs r3, #0
 8003816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003818:	e001      	b.n	800381e <LoopFillZerobss>

0800381a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800381a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800381c:	3204      	adds	r2, #4

0800381e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800381e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003820:	d3fb      	bcc.n	800381a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003822:	f00b fa11 	bl	800ec48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003826:	f7fe fd41 	bl	80022ac <main>

0800382a <LoopForever>:

LoopForever:
    b LoopForever
 800382a:	e7fe      	b.n	800382a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800382c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003834:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8003838:	0800fae4 	.word	0x0800fae4
  ldr r2, =_sbss
 800383c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8003840:	2000076c 	.word	0x2000076c

08003844 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003844:	e7fe      	b.n	8003844 <ADC1_IRQHandler>
	...

08003848 <_ZN6commonC1Ev>:
 *      Author: MKS
 */

#include "common.h"

common::common() {
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	4a04      	ldr	r2, [pc, #16]	; (8003864 <_ZN6commonC1Ev+0x1c>)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4618      	mov	r0, r3
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	0800f9c0 	.word	0x0800f9c0

08003868 <_ZN6commonD1Ev>:

common::~common() {
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	4a04      	ldr	r2, [pc, #16]	; (8003884 <_ZN6commonD1Ev+0x1c>)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4618      	mov	r0, r3
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr
 8003884:	0800f9c0 	.word	0x0800f9c0

08003888 <_ZN6commonD0Ev>:
common::~common() {
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
}
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f7ff ffe9 	bl	8003868 <_ZN6commonD1Ev>
 8003896:	2104      	movs	r1, #4
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f00b f9ca 	bl	800ec32 <_ZdlPvj>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4618      	mov	r0, r3
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <_ZN14DisplayRoutineC1Ev>:
extern uint16_t MAC_Gen_Prod_Input1_Production,Production_Zeit;
extern uint16_t MAC_Gen_Rej_Input_Production,Rejection_Zeit;
extern uint16_t Manual_RejectionCount;
extern uint16_t SectorPos;

DisplayRoutine::DisplayRoutine() {
 80038a8:	b5b0      	push	{r4, r5, r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	4a39      	ldr	r2, [pc, #228]	; (8003998 <_ZN14DisplayRoutineC1Ev+0xf0>)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	3304      	adds	r3, #4
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 fa02 	bl	8003cc4 <_ZN4GLCDC1Ev>
 80038c0:	687d      	ldr	r5, [r7, #4]
 80038c2:	4b36      	ldr	r3, [pc, #216]	; (800399c <_ZN14DisplayRoutineC1Ev+0xf4>)
 80038c4:	f605 2408 	addw	r4, r5, #2568	; 0xa08
 80038c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80038ca:	c407      	stmia	r4!, {r0, r1, r2}
 80038cc:	7023      	strb	r3, [r4, #0]
 80038ce:	f605 2315 	addw	r3, r5, #2581	; 0xa15
 80038d2:	2200      	movs	r2, #0
 80038d4:	801a      	strh	r2, [r3, #0]
 80038d6:	687c      	ldr	r4, [r7, #4]
 80038d8:	4b31      	ldr	r3, [pc, #196]	; (80039a0 <_ZN14DisplayRoutineC1Ev+0xf8>)
 80038da:	f604 2217 	addw	r2, r4, #2583	; 0xa17
 80038de:	cb03      	ldmia	r3!, {r0, r1}
 80038e0:	6010      	str	r0, [r2, #0]
 80038e2:	6051      	str	r1, [r2, #4]
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	7213      	strb	r3, [r2, #8]
 80038e8:	f504 6322 	add.w	r3, r4, #2592	; 0xa20
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]
 80038f0:	711a      	strb	r2, [r3, #4]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a2b      	ldr	r2, [pc, #172]	; (80039a4 <_ZN14DisplayRoutineC1Ev+0xfc>)
 80038f6:	f603 2325 	addw	r3, r3, #2597	; 0xa25
 80038fa:	8812      	ldrh	r2, [r2, #0]
 80038fc:	801a      	strh	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a29      	ldr	r2, [pc, #164]	; (80039a8 <_ZN14DisplayRoutineC1Ev+0x100>)
 8003902:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003906:	6810      	ldr	r0, [r2, #0]
 8003908:	6018      	str	r0, [r3, #0]
 800390a:	8891      	ldrh	r1, [r2, #4]
 800390c:	7992      	ldrb	r2, [r2, #6]
 800390e:	8099      	strh	r1, [r3, #4]
 8003910:	719a      	strb	r2, [r3, #6]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	222f      	movs	r2, #47	; 0x2f
 8003916:	f8a3 2a2e 	strh.w	r2, [r3, #2606]	; 0xa2e
 800391a:	687c      	ldr	r4, [r7, #4]
 800391c:	4a23      	ldr	r2, [pc, #140]	; (80039ac <_ZN14DisplayRoutineC1Ev+0x104>)
 800391e:	f504 6323 	add.w	r3, r4, #2608	; 0xa30
 8003922:	ca07      	ldmia	r2, {r0, r1, r2}
 8003924:	c303      	stmia	r3!, {r0, r1}
 8003926:	701a      	strb	r2, [r3, #0]
 8003928:	2300      	movs	r3, #0
 800392a:	f884 3a39 	strb.w	r3, [r4, #2617]	; 0xa39
 800392e:	687c      	ldr	r4, [r7, #4]
 8003930:	4b1f      	ldr	r3, [pc, #124]	; (80039b0 <_ZN14DisplayRoutineC1Ev+0x108>)
 8003932:	f604 223a 	addw	r2, r4, #2618	; 0xa3a
 8003936:	cb03      	ldmia	r3!, {r0, r1}
 8003938:	6010      	str	r0, [r2, #0]
 800393a:	6051      	str	r1, [r2, #4]
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	7213      	strb	r3, [r2, #8]
 8003940:	2300      	movs	r3, #0
 8003942:	f884 3a43 	strb.w	r3, [r4, #2627]	; 0xa43
 8003946:	687c      	ldr	r4, [r7, #4]
 8003948:	4a1a      	ldr	r2, [pc, #104]	; (80039b4 <_ZN14DisplayRoutineC1Ev+0x10c>)
 800394a:	f604 2344 	addw	r3, r4, #2628	; 0xa44
 800394e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003950:	c303      	stmia	r3!, {r0, r1}
 8003952:	701a      	strb	r2, [r3, #0]
 8003954:	f604 234d 	addw	r3, r4, #2637	; 0xa4d
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	687c      	ldr	r4, [r7, #4]
 800395e:	4b16      	ldr	r3, [pc, #88]	; (80039b8 <_ZN14DisplayRoutineC1Ev+0x110>)
 8003960:	f604 2251 	addw	r2, r4, #2641	; 0xa51
 8003964:	cb03      	ldmia	r3!, {r0, r1}
 8003966:	6010      	str	r0, [r2, #0]
 8003968:	6051      	str	r1, [r2, #4]
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	7213      	strb	r3, [r2, #8]
 800396e:	f604 235a 	addw	r3, r4, #2650	; 0xa5a
 8003972:	2200      	movs	r2, #0
 8003974:	601a      	str	r2, [r3, #0]
 8003976:	687c      	ldr	r4, [r7, #4]
 8003978:	4b10      	ldr	r3, [pc, #64]	; (80039bc <_ZN14DisplayRoutineC1Ev+0x114>)
 800397a:	f604 225e 	addw	r2, r4, #2654	; 0xa5e
 800397e:	cb03      	ldmia	r3!, {r0, r1}
 8003980:	6010      	str	r0, [r2, #0]
 8003982:	6051      	str	r1, [r2, #4]
 8003984:	881b      	ldrh	r3, [r3, #0]
 8003986:	8113      	strh	r3, [r2, #8]
 8003988:	2300      	movs	r3, #0
 800398a:	f8a4 3a68 	strh.w	r3, [r4, #2664]	; 0xa68
	// TODO Auto-generated constructor stub

}
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4618      	mov	r0, r3
 8003992:	3708      	adds	r7, #8
 8003994:	46bd      	mov	sp, r7
 8003996:	bdb0      	pop	{r4, r5, r7, pc}
 8003998:	0800f9d0 	.word	0x0800f9d0
 800399c:	0800f5a4 	.word	0x0800f5a4
 80039a0:	0800f5b4 	.word	0x0800f5b4
 80039a4:	0800f5c4 	.word	0x0800f5c4
 80039a8:	0800f5c8 	.word	0x0800f5c8
 80039ac:	0800f5d0 	.word	0x0800f5d0
 80039b0:	0800f5dc 	.word	0x0800f5dc
 80039b4:	0800f5e8 	.word	0x0800f5e8
 80039b8:	0800f5f8 	.word	0x0800f5f8
 80039bc:	0800f608 	.word	0x0800f608

080039c0 <_ZN14DisplayRoutineD1Ev>:

DisplayRoutine::~DisplayRoutine() {
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	4a06      	ldr	r2, [pc, #24]	; (80039e4 <_ZN14DisplayRoutineD1Ev+0x24>)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3304      	adds	r3, #4
 80039d2:	4618      	mov	r0, r3
 80039d4:	f004 f8f2 	bl	8007bbc <_ZN4GLCDD1Ev>
	// TODO Auto-generated destructor stub
}
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4618      	mov	r0, r3
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	0800f9d0 	.word	0x0800f9d0

080039e8 <_ZN14DisplayRoutineD0Ev>:
DisplayRoutine::~DisplayRoutine() {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
}
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f7ff ffe5 	bl	80039c0 <_ZN14DisplayRoutineD1Ev>
 80039f6:	f44f 6127 	mov.w	r1, #2672	; 0xa70
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f00b f919 	bl	800ec32 <_ZdlPvj>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4618      	mov	r0, r3
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
	...

08003a0c <_ZN14DisplayRoutine3runEv>:

void DisplayRoutine::run()
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
	//m_gLCDDrive.m_clrlcd();/*  Try in local if not need comment out*/
	m_gLCDDrive.m_lcdputs1(0,1,Lpdc);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	1d18      	adds	r0, r3, #4
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 8003a1e:	2201      	movs	r2, #1
 8003a20:	2100      	movs	r1, #0
 8003a22:	f004 fb8b 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>
//	value2Digit(date_Rtc,2,65);
//	m_gLCDDrive.m_lcdputs1(81,2,backslash);
//	value2Digit(month_Rtc,2,86);
//	m_gLCDDrive.m_lcdputs1(103,2,backslash);
//	value2Digit(year_Rtc,2,110);
	m_gLCDDrive.m_lcdputs1(0,2,Prod);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	1d18      	adds	r0, r3, #4
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 8003a30:	2202      	movs	r2, #2
 8003a32:	2100      	movs	r1, #0
 8003a34:	f004 fb82 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(MAC_Gen_Prod_Input1_Production,2,66);
 8003a38:	4b48      	ldr	r3, [pc, #288]	; (8003b5c <_ZN14DisplayRoutine3runEv+0x150>)
 8003a3a:	8819      	ldrh	r1, [r3, #0]
 8003a3c:	2342      	movs	r3, #66	; 0x42
 8003a3e:	2202      	movs	r2, #2
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 f893 	bl	8003b6c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,2,space);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	1d18      	adds	r0, r3, #4
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003a50:	2202      	movs	r2, #2
 8003a52:	2162      	movs	r1, #98	; 0x62
 8003a54:	f004 fb72 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>

	m_gLCDDrive.m_lcdputs1(0,3,production);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	1d18      	adds	r0, r3, #4
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f503 6323 	add.w	r3, r3, #2608	; 0xa30
 8003a62:	2203      	movs	r2, #3
 8003a64:	2100      	movs	r1, #0
 8003a66:	f004 fb69 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(MAC_Gen_Prod_Input1_Production,3,66);
 8003a6a:	4b3c      	ldr	r3, [pc, #240]	; (8003b5c <_ZN14DisplayRoutine3runEv+0x150>)
 8003a6c:	8819      	ldrh	r1, [r3, #0]
 8003a6e:	2342      	movs	r3, #66	; 0x42
 8003a70:	2203      	movs	r2, #3
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 f87a 	bl	8003b6c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,3,space);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	1d18      	adds	r0, r3, #4
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003a82:	2203      	movs	r2, #3
 8003a84:	2162      	movs	r1, #98	; 0x62
 8003a86:	f004 fb59 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>

	m_gLCDDrive.m_lcdputs1(0,4,rejection);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	1d18      	adds	r0, r3, #4
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f603 233a 	addw	r3, r3, #2618	; 0xa3a
 8003a94:	2204      	movs	r2, #4
 8003a96:	2100      	movs	r1, #0
 8003a98:	f004 fb50 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(MAC_Gen_Rej_Input_Production,4,66);
 8003a9c:	4b30      	ldr	r3, [pc, #192]	; (8003b60 <_ZN14DisplayRoutine3runEv+0x154>)
 8003a9e:	8819      	ldrh	r1, [r3, #0]
 8003aa0:	2342      	movs	r3, #66	; 0x42
 8003aa2:	2204      	movs	r2, #4
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 f861 	bl	8003b6c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,4,space);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	1d18      	adds	r0, r3, #4
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003ab4:	2204      	movs	r2, #4
 8003ab6:	2162      	movs	r1, #98	; 0x62
 8003ab8:	f004 fb40 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>

	m_gLCDDrive.m_lcdputs1(0,5,Mrejection);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	1d18      	adds	r0, r3, #4
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f603 2344 	addw	r3, r3, #2628	; 0xa44
 8003ac6:	2205      	movs	r2, #5
 8003ac8:	2100      	movs	r1, #0
 8003aca:	f004 fb37 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(Manual_RejectionCount,5,66);
 8003ace:	4b25      	ldr	r3, [pc, #148]	; (8003b64 <_ZN14DisplayRoutine3runEv+0x158>)
 8003ad0:	8819      	ldrh	r1, [r3, #0]
 8003ad2:	2342      	movs	r3, #66	; 0x42
 8003ad4:	2205      	movs	r2, #5
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 f848 	bl	8003b6c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,5,space);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	1d18      	adds	r0, r3, #4
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003ae6:	2205      	movs	r2, #5
 8003ae8:	2162      	movs	r1, #98	; 0x62
 8003aea:	f004 fb27 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>

	m_gLCDDrive.m_lcdputs1(0,6,Mtimer);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	1d18      	adds	r0, r3, #4
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f603 2351 	addw	r3, r3, #2641	; 0xa51
 8003af8:	2206      	movs	r2, #6
 8003afa:	2100      	movs	r1, #0
 8003afc:	f004 fb1e 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(Manual_RejectionCount,6,66);
 8003b00:	4b18      	ldr	r3, [pc, #96]	; (8003b64 <_ZN14DisplayRoutine3runEv+0x158>)
 8003b02:	8819      	ldrh	r1, [r3, #0]
 8003b04:	2342      	movs	r3, #66	; 0x42
 8003b06:	2206      	movs	r2, #6
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f82f 	bl	8003b6c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,6,space);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	1d18      	adds	r0, r3, #4
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003b18:	2206      	movs	r2, #6
 8003b1a:	2162      	movs	r1, #98	; 0x62
 8003b1c:	f004 fb0e 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>

	m_gLCDDrive.m_lcdputs1(0,7,Wifi);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	1d18      	adds	r0, r3, #4
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f603 235e 	addw	r3, r3, #2654	; 0xa5e
 8003b2a:	2207      	movs	r2, #7
 8003b2c:	2100      	movs	r1, #0
 8003b2e:	f004 fb05 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(wifi_command,7,66);
 8003b32:	4b0d      	ldr	r3, [pc, #52]	; (8003b68 <_ZN14DisplayRoutine3runEv+0x15c>)
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	b299      	uxth	r1, r3
 8003b38:	2342      	movs	r3, #66	; 0x42
 8003b3a:	2207      	movs	r2, #7
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 f815 	bl	8003b6c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,7,space);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	1d18      	adds	r0, r3, #4
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003b4c:	2207      	movs	r2, #7
 8003b4e:	2162      	movs	r1, #98	; 0x62
 8003b50:	f004 faf4 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>
//	value2Digit(SectorPos,6,95);
	//Prod

}
 8003b54:	bf00      	nop
 8003b56:	3708      	adds	r7, #8
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	20000610 	.word	0x20000610
 8003b60:	20000612 	.word	0x20000612
 8003b64:	20000614 	.word	0x20000614
 8003b68:	2000064c 	.word	0x2000064c

08003b6c <_ZN14DisplayRoutine11value4DigitEthh>:
	GLCDNumericArray[0] =(unsigned int)(((value%100)/10)+0x30);
    GLCDNumericArray[1] =(unsigned int)((value%10)+0x30);
	m_gLCDDrive.m_lcdputs1(posCol,posLine,GLCDNumericArray);
}
void DisplayRoutine::value4Digit(uint16_t value4dig,uint8_t posLine,uint8_t posCol)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	4608      	mov	r0, r1
 8003b76:	4611      	mov	r1, r2
 8003b78:	461a      	mov	r2, r3
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	807b      	strh	r3, [r7, #2]
 8003b7e:	460b      	mov	r3, r1
 8003b80:	707b      	strb	r3, [r7, #1]
 8003b82:	4613      	mov	r3, r2
 8003b84:	703b      	strb	r3, [r7, #0]
	gLCDNumericArraySize_4[0] =(unsigned char)(((value4dig%10000)/1000)+0x30);
 8003b86:	887b      	ldrh	r3, [r7, #2]
 8003b88:	4a2e      	ldr	r2, [pc, #184]	; (8003c44 <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 8003b8a:	fba2 1203 	umull	r1, r2, r2, r3
 8003b8e:	0b52      	lsrs	r2, r2, #13
 8003b90:	f242 7110 	movw	r1, #10000	; 0x2710
 8003b94:	fb01 f202 	mul.w	r2, r1, r2
 8003b98:	1a9b      	subs	r3, r3, r2
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	4a2a      	ldr	r2, [pc, #168]	; (8003c48 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 8003b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba2:	099b      	lsrs	r3, r3, #6
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	3330      	adds	r3, #48	; 0x30
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f883 2a6c 	strb.w	r2, [r3, #2668]	; 0xa6c
	gLCDNumericArraySize_4[1] =(unsigned char)((value4dig%1000)/100+0x30);
 8003bb2:	887b      	ldrh	r3, [r7, #2]
 8003bb4:	4a24      	ldr	r2, [pc, #144]	; (8003c48 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 8003bb6:	fba2 1203 	umull	r1, r2, r2, r3
 8003bba:	0992      	lsrs	r2, r2, #6
 8003bbc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003bc0:	fb01 f202 	mul.w	r2, r1, r2
 8003bc4:	1a9b      	subs	r3, r3, r2
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	4a20      	ldr	r2, [pc, #128]	; (8003c4c <_ZN14DisplayRoutine11value4DigitEthh+0xe0>)
 8003bca:	fba2 2303 	umull	r2, r3, r2, r3
 8003bce:	095b      	lsrs	r3, r3, #5
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	3330      	adds	r3, #48	; 0x30
 8003bd6:	b2da      	uxtb	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f883 2a6d 	strb.w	r2, [r3, #2669]	; 0xa6d
	gLCDNumericArraySize_4[2] =(unsigned char)(((value4dig%100)/10)+0x30);
 8003bde:	887b      	ldrh	r3, [r7, #2]
 8003be0:	4a1a      	ldr	r2, [pc, #104]	; (8003c4c <_ZN14DisplayRoutine11value4DigitEthh+0xe0>)
 8003be2:	fba2 1203 	umull	r1, r2, r2, r3
 8003be6:	0952      	lsrs	r2, r2, #5
 8003be8:	2164      	movs	r1, #100	; 0x64
 8003bea:	fb01 f202 	mul.w	r2, r1, r2
 8003bee:	1a9b      	subs	r3, r3, r2
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	4a17      	ldr	r2, [pc, #92]	; (8003c50 <_ZN14DisplayRoutine11value4DigitEthh+0xe4>)
 8003bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf8:	08db      	lsrs	r3, r3, #3
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	3330      	adds	r3, #48	; 0x30
 8003c00:	b2da      	uxtb	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f883 2a6e 	strb.w	r2, [r3, #2670]	; 0xa6e
	gLCDNumericArraySize_4[3] =(unsigned char)((value4dig%10)+0x30);
 8003c08:	887a      	ldrh	r2, [r7, #2]
 8003c0a:	4b11      	ldr	r3, [pc, #68]	; (8003c50 <_ZN14DisplayRoutine11value4DigitEthh+0xe4>)
 8003c0c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c10:	08d9      	lsrs	r1, r3, #3
 8003c12:	460b      	mov	r3, r1
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	440b      	add	r3, r1
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	3330      	adds	r3, #48	; 0x30
 8003c22:	b2da      	uxtb	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f883 2a6f 	strb.w	r2, [r3, #2671]	; 0xa6f
	m_gLCDDrive.m_lcdputs1(posCol,posLine,gLCDNumericArraySize_4);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	1d18      	adds	r0, r3, #4
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f603 236c 	addw	r3, r3, #2668	; 0xa6c
 8003c34:	787a      	ldrb	r2, [r7, #1]
 8003c36:	7839      	ldrb	r1, [r7, #0]
 8003c38:	f004 fa80 	bl	800813c <_ZN4GLCD10m_lcdputs1EhhPh>
}
 8003c3c:	bf00      	nop
 8003c3e:	3708      	adds	r7, #8
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	d1b71759 	.word	0xd1b71759
 8003c48:	10624dd3 	.word	0x10624dd3
 8003c4c:	51eb851f 	.word	0x51eb851f
 8003c50:	cccccccd 	.word	0xcccccccd

08003c54 <_ZN14DisplayRoutine4InitEv>:

void DisplayRoutine::Init()
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
	m_gLCDDrive.m_displayon();
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	3304      	adds	r3, #4
 8003c60:	4618      	mov	r0, r3
 8003c62:	f004 f88d 	bl	8007d80 <_ZN4GLCD11m_displayonEv>
	m_gLCDDrive.m_setstartline(0);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	3304      	adds	r3, #4
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f004 f989 	bl	8007f84 <_ZN4GLCD14m_setstartlineEh>
	m_gLCDDrive.m_clrlcd();
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	3304      	adds	r3, #4
 8003c76:	4618      	mov	r0, r3
 8003c78:	f004 fa95 	bl	80081a6 <_ZN4GLCD8m_clrlcdEv>


}
 8003c7c:	bf00      	nop
 8003c7e:	3708      	adds	r7, #8
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <_ZN6common26ReadtheValueAssignPinstateEhh>:

class common {
public:
	common();
	virtual ~common();
	GPIO_PinState ReadtheValueAssignPinstate(uint8_t position, uint8_t value)
 8003c84:	b480      	push	{r7}
 8003c86:	b085      	sub	sp, #20
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	70fb      	strb	r3, [r7, #3]
 8003c90:	4613      	mov	r3, r2
 8003c92:	70bb      	strb	r3, [r7, #2]
	{
		GPIO_PinState pinstate;
		position = 1 << position;
 8003c94:	78fb      	ldrb	r3, [r7, #3]
 8003c96:	2201      	movs	r2, #1
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	70fb      	strb	r3, [r7, #3]
		if(position & value){
 8003c9e:	78fa      	ldrb	r2, [r7, #3]
 8003ca0:	78bb      	ldrb	r3, [r7, #2]
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d002      	beq.n	8003cb0 <_ZN6common26ReadtheValueAssignPinstateEhh+0x2c>
			pinstate = GPIO_PIN_SET;
 8003caa:	2301      	movs	r3, #1
 8003cac:	73fb      	strb	r3, [r7, #15]
 8003cae:	e001      	b.n	8003cb4 <_ZN6common26ReadtheValueAssignPinstateEhh+0x30>
		}
		else
		{
			pinstate = GPIO_PIN_RESET;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	73fb      	strb	r3, [r7, #15]
		}
		return(pinstate);
 8003cb4:	7bfb      	ldrb	r3, [r7, #15]
	}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3714      	adds	r7, #20
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
	...

08003cc4 <_ZN4GLCDC1Ev>:

#include "GLCD.h"
#include "main.h"
#define GLCDDELAY 10
extern TIM_HandleTypeDef htim1;
GLCD::GLCD() {
 8003cc4:	b5b0      	push	{r4, r5, r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7ff fdba 	bl	8003848 <_ZN6commonC1Ev>
 8003cd4:	4ac8      	ldr	r2, [pc, #800]	; (8003ff8 <_ZN4GLCDC1Ev+0x334>)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	601a      	str	r2, [r3, #0]
 8003cda:	687d      	ldr	r5, [r7, #4]
 8003cdc:	4bc7      	ldr	r3, [pc, #796]	; (8003ffc <_ZN4GLCDC1Ev+0x338>)
 8003cde:	1d2c      	adds	r4, r5, #4
 8003ce0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ce2:	c407      	stmia	r4!, {r0, r1, r2}
 8003ce4:	8023      	strh	r3, [r4, #0]
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	74ab      	strb	r3, [r5, #18]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	615a      	str	r2, [r3, #20]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	619a      	str	r2, [r3, #24]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	775a      	strb	r2, [r3, #29]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	331e      	adds	r3, #30
 8003d00:	f640 0208 	movw	r2, #2056	; 0x808
 8003d04:	2100      	movs	r1, #0
 8003d06:	4618      	mov	r0, r3
 8003d08:	f00a ffd8 	bl	800ecbc <memset>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	227e      	movs	r2, #126	; 0x7e
 8003d10:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2281      	movs	r2, #129	; 0x81
 8003d18:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2295      	movs	r2, #149	; 0x95
 8003d20:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	22b1      	movs	r2, #177	; 0xb1
 8003d28:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	22b1      	movs	r2, #177	; 0xb1
 8003d30:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2295      	movs	r2, #149	; 0x95
 8003d38:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2281      	movs	r2, #129	; 0x81
 8003d40:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	227e      	movs	r2, #126	; 0x7e
 8003d48:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	227e      	movs	r2, #126	; 0x7e
 8003d50:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	22ff      	movs	r2, #255	; 0xff
 8003d58:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	22eb      	movs	r2, #235	; 0xeb
 8003d60:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	22cf      	movs	r2, #207	; 0xcf
 8003d68:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	22cf      	movs	r2, #207	; 0xcf
 8003d70:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	22eb      	movs	r2, #235	; 0xeb
 8003d78:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	22ff      	movs	r2, #255	; 0xff
 8003d80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	227e      	movs	r2, #126	; 0x7e
 8003d88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	220e      	movs	r2, #14
 8003d90:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	221f      	movs	r2, #31
 8003d98:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	223f      	movs	r2, #63	; 0x3f
 8003da0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	227e      	movs	r2, #126	; 0x7e
 8003da8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	223f      	movs	r2, #63	; 0x3f
 8003db0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	221f      	movs	r2, #31
 8003db8:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	220e      	movs	r2, #14
 8003dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2208      	movs	r2, #8
 8003dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	221c      	movs	r2, #28
 8003dd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	223e      	movs	r2, #62	; 0x3e
 8003dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	227f      	movs	r2, #127	; 0x7f
 8003de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	223e      	movs	r2, #62	; 0x3e
 8003de8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	221c      	movs	r2, #28
 8003df0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2208      	movs	r2, #8
 8003df8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2218      	movs	r2, #24
 8003e00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	22ba      	movs	r2, #186	; 0xba
 8003e08:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	22ff      	movs	r2, #255	; 0xff
 8003e10:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	22ff      	movs	r2, #255	; 0xff
 8003e18:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	22ff      	movs	r2, #255	; 0xff
 8003e20:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	22ba      	movs	r2, #186	; 0xba
 8003e28:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2218      	movs	r2, #24
 8003e30:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2210      	movs	r2, #16
 8003e38:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	22b8      	movs	r2, #184	; 0xb8
 8003e40:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	22fc      	movs	r2, #252	; 0xfc
 8003e48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	22ff      	movs	r2, #255	; 0xff
 8003e50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	22fc      	movs	r2, #252	; 0xfc
 8003e58:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	22b8      	movs	r2, #184	; 0xb8
 8003e60:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2210      	movs	r2, #16
 8003e68:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2218      	movs	r2, #24
 8003e70:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	223c      	movs	r2, #60	; 0x3c
 8003e78:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	223c      	movs	r2, #60	; 0x3c
 8003e80:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2218      	movs	r2, #24
 8003e88:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	22ff      	movs	r2, #255	; 0xff
 8003e90:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	22ff      	movs	r2, #255	; 0xff
 8003e98:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	22e7      	movs	r2, #231	; 0xe7
 8003ea0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	22c3      	movs	r2, #195	; 0xc3
 8003ea8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	22c3      	movs	r2, #195	; 0xc3
 8003eb0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	22e7      	movs	r2, #231	; 0xe7
 8003eb8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	22ff      	movs	r2, #255	; 0xff
 8003ec0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	22ff      	movs	r2, #255	; 0xff
 8003ec8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	223c      	movs	r2, #60	; 0x3c
 8003ed0:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2266      	movs	r2, #102	; 0x66
 8003ed8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2242      	movs	r2, #66	; 0x42
 8003ee0:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2242      	movs	r2, #66	; 0x42
 8003ee8:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2266      	movs	r2, #102	; 0x66
 8003ef0:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	223c      	movs	r2, #60	; 0x3c
 8003ef8:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	22ff      	movs	r2, #255	; 0xff
 8003f00:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	22c3      	movs	r2, #195	; 0xc3
 8003f08:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2299      	movs	r2, #153	; 0x99
 8003f10:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	22bd      	movs	r2, #189	; 0xbd
 8003f18:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	22bd      	movs	r2, #189	; 0xbd
 8003f20:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2299      	movs	r2, #153	; 0x99
 8003f28:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	22c3      	movs	r2, #195	; 0xc3
 8003f30:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	22ff      	movs	r2, #255	; 0xff
 8003f38:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2270      	movs	r2, #112	; 0x70
 8003f40:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	22f8      	movs	r2, #248	; 0xf8
 8003f48:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2288      	movs	r2, #136	; 0x88
 8003f50:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2288      	movs	r2, #136	; 0x88
 8003f58:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	22fd      	movs	r2, #253	; 0xfd
 8003f60:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	227f      	movs	r2, #127	; 0x7f
 8003f68:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2207      	movs	r2, #7
 8003f70:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	220f      	movs	r2, #15
 8003f78:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	224e      	movs	r2, #78	; 0x4e
 8003f80:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	225f      	movs	r2, #95	; 0x5f
 8003f88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	22f1      	movs	r2, #241	; 0xf1
 8003f90:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	22f1      	movs	r2, #241	; 0xf1
 8003f98:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	225f      	movs	r2, #95	; 0x5f
 8003fa0:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	224e      	movs	r2, #78	; 0x4e
 8003fa8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	22c0      	movs	r2, #192	; 0xc0
 8003fb0:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	22e0      	movs	r2, #224	; 0xe0
 8003fb8:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	22ff      	movs	r2, #255	; 0xff
 8003fc0:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	227f      	movs	r2, #127	; 0x7f
 8003fc8:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2205      	movs	r2, #5
 8003fd0:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2205      	movs	r2, #5
 8003fd8:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2207      	movs	r2, #7
 8003fe0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2207      	movs	r2, #7
 8003fe8:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	22c0      	movs	r2, #192	; 0xc0
 8003ff0:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8003ff4:	e004      	b.n	8004000 <_ZN4GLCDC1Ev+0x33c>
 8003ff6:	bf00      	nop
 8003ff8:	0800f9e0 	.word	0x0800f9e0
 8003ffc:	0800f614 	.word	0x0800f614
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	22ff      	movs	r2, #255	; 0xff
 8004004:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	227f      	movs	r2, #127	; 0x7f
 800400c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2205      	movs	r2, #5
 8004014:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2205      	movs	r2, #5
 800401c:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2265      	movs	r2, #101	; 0x65
 8004024:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	227f      	movs	r2, #127	; 0x7f
 800402c:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	223f      	movs	r2, #63	; 0x3f
 8004034:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2299      	movs	r2, #153	; 0x99
 800403c:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	225a      	movs	r2, #90	; 0x5a
 8004044:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	223c      	movs	r2, #60	; 0x3c
 800404c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	22e7      	movs	r2, #231	; 0xe7
 8004054:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	22e7      	movs	r2, #231	; 0xe7
 800405c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	223c      	movs	r2, #60	; 0x3c
 8004064:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	225a      	movs	r2, #90	; 0x5a
 800406c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2299      	movs	r2, #153	; 0x99
 8004074:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	227f      	movs	r2, #127	; 0x7f
 800407c:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	223e      	movs	r2, #62	; 0x3e
 8004084:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	223e      	movs	r2, #62	; 0x3e
 800408c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	221c      	movs	r2, #28
 8004094:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	221c      	movs	r2, #28
 800409c:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2208      	movs	r2, #8
 80040a4:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2208      	movs	r2, #8
 80040ac:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2208      	movs	r2, #8
 80040b4:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2208      	movs	r2, #8
 80040bc:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	221c      	movs	r2, #28
 80040c4:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	221c      	movs	r2, #28
 80040cc:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	223e      	movs	r2, #62	; 0x3e
 80040d4:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	223e      	movs	r2, #62	; 0x3e
 80040dc:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	227f      	movs	r2, #127	; 0x7f
 80040e4:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2224      	movs	r2, #36	; 0x24
 80040ec:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2266      	movs	r2, #102	; 0x66
 80040f4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	22ff      	movs	r2, #255	; 0xff
 80040fc:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	22ff      	movs	r2, #255	; 0xff
 8004104:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2266      	movs	r2, #102	; 0x66
 800410c:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2224      	movs	r2, #36	; 0x24
 8004114:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	225f      	movs	r2, #95	; 0x5f
 800411c:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	225f      	movs	r2, #95	; 0x5f
 8004124:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	225f      	movs	r2, #95	; 0x5f
 800412c:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	225f      	movs	r2, #95	; 0x5f
 8004134:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2206      	movs	r2, #6
 800413c:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	220f      	movs	r2, #15
 8004144:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2209      	movs	r2, #9
 800414c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	227f      	movs	r2, #127	; 0x7f
 8004154:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	227f      	movs	r2, #127	; 0x7f
 800415c:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	227f      	movs	r2, #127	; 0x7f
 800416c:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	227f      	movs	r2, #127	; 0x7f
 8004174:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2240      	movs	r2, #64	; 0x40
 800417c:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	22da      	movs	r2, #218	; 0xda
 8004184:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	22bf      	movs	r2, #191	; 0xbf
 800418c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	22a5      	movs	r2, #165	; 0xa5
 8004194:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	22fd      	movs	r2, #253	; 0xfd
 800419c:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2259      	movs	r2, #89	; 0x59
 80041a4:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2203      	movs	r2, #3
 80041ac:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2202      	movs	r2, #2
 80041b4:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2270      	movs	r2, #112	; 0x70
 80041bc:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2270      	movs	r2, #112	; 0x70
 80041c4:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2270      	movs	r2, #112	; 0x70
 80041cc:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2270      	movs	r2, #112	; 0x70
 80041d4:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2270      	movs	r2, #112	; 0x70
 80041dc:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2270      	movs	r2, #112	; 0x70
 80041e4:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2280      	movs	r2, #128	; 0x80
 80041ec:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2294      	movs	r2, #148	; 0x94
 80041f4:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	22b6      	movs	r2, #182	; 0xb6
 80041fc:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	22ff      	movs	r2, #255	; 0xff
 8004204:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	22ff      	movs	r2, #255	; 0xff
 800420c:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	22b6      	movs	r2, #182	; 0xb6
 8004214:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2294      	movs	r2, #148	; 0x94
 800421c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2280      	movs	r2, #128	; 0x80
 8004224:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2204      	movs	r2, #4
 800422c:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2206      	movs	r2, #6
 8004234:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	227f      	movs	r2, #127	; 0x7f
 800423c:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	227f      	movs	r2, #127	; 0x7f
 8004244:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2206      	movs	r2, #6
 800424c:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2204      	movs	r2, #4
 8004254:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2210      	movs	r2, #16
 800425c:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2230      	movs	r2, #48	; 0x30
 8004264:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	227f      	movs	r2, #127	; 0x7f
 800426c:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	227f      	movs	r2, #127	; 0x7f
 8004274:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2230      	movs	r2, #48	; 0x30
 800427c:	f883 20eb 	strb.w	r2, [r3, #235]	; 0xeb
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2210      	movs	r2, #16
 8004284:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2208      	movs	r2, #8
 800428c:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2208      	movs	r2, #8
 8004294:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2208      	movs	r2, #8
 800429c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	222a      	movs	r2, #42	; 0x2a
 80042a4:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	223e      	movs	r2, #62	; 0x3e
 80042ac:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	221c      	movs	r2, #28
 80042b4:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2208      	movs	r2, #8
 80042bc:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2208      	movs	r2, #8
 80042c4:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	221c      	movs	r2, #28
 80042cc:	f883 20f7 	strb.w	r2, [r3, #247]	; 0xf7
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	223e      	movs	r2, #62	; 0x3e
 80042d4:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	222a      	movs	r2, #42	; 0x2a
 80042dc:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2208      	movs	r2, #8
 80042e4:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2208      	movs	r2, #8
 80042ec:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2208      	movs	r2, #8
 80042f4:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	223c      	movs	r2, #60	; 0x3c
 80042fc:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	223c      	movs	r2, #60	; 0x3c
 8004304:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2220      	movs	r2, #32
 800430c:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2220      	movs	r2, #32
 800431c:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2220      	movs	r2, #32
 8004324:	f883 2103 	strb.w	r2, [r3, #259]	; 0x103
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2220      	movs	r2, #32
 800432c:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2208      	movs	r2, #8
 8004334:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	221c      	movs	r2, #28
 800433c:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	223e      	movs	r2, #62	; 0x3e
 8004344:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2208      	movs	r2, #8
 800434c:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2208      	movs	r2, #8
 8004354:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	223e      	movs	r2, #62	; 0x3e
 800435c:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	221c      	movs	r2, #28
 8004364:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2208      	movs	r2, #8
 800436c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2230      	movs	r2, #48	; 0x30
 8004374:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2238      	movs	r2, #56	; 0x38
 800437c:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	223c      	movs	r2, #60	; 0x3c
 8004384:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	223e      	movs	r2, #62	; 0x3e
 800438c:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	223e      	movs	r2, #62	; 0x3e
 8004394:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	223c      	movs	r2, #60	; 0x3c
 800439c:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2238      	movs	r2, #56	; 0x38
 80043a4:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2230      	movs	r2, #48	; 0x30
 80043ac:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2206      	movs	r2, #6
 80043b4:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	220e      	movs	r2, #14
 80043bc:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	221e      	movs	r2, #30
 80043c4:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	223e      	movs	r2, #62	; 0x3e
 80043cc:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	223e      	movs	r2, #62	; 0x3e
 80043d4:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	221e      	movs	r2, #30
 80043dc:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	220e      	movs	r2, #14
 80043e4:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2206      	movs	r2, #6
 80043ec:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2206      	movs	r2, #6
 80043f4:	f883 2127 	strb.w	r2, [r3, #295]	; 0x127
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	225f      	movs	r2, #95	; 0x5f
 80043fc:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	225f      	movs	r2, #95	; 0x5f
 8004404:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2206      	movs	r2, #6
 800440c:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2207      	movs	r2, #7
 8004414:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2207      	movs	r2, #7
 800441c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2207      	movs	r2, #7
 8004424:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2207      	movs	r2, #7
 800442c:	f883 2133 	strb.w	r2, [r3, #307]	; 0x133
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2214      	movs	r2, #20
 8004434:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	227f      	movs	r2, #127	; 0x7f
 800443c:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	227f      	movs	r2, #127	; 0x7f
 8004444:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2214      	movs	r2, #20
 800444c:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	227f      	movs	r2, #127	; 0x7f
 8004454:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	227f      	movs	r2, #127	; 0x7f
 800445c:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2214      	movs	r2, #20
 8004464:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2224      	movs	r2, #36	; 0x24
 800446c:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	222e      	movs	r2, #46	; 0x2e
 8004474:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	226b      	movs	r2, #107	; 0x6b
 800447c:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	226b      	movs	r2, #107	; 0x6b
 8004484:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	223a      	movs	r2, #58	; 0x3a
 800448c:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2212      	movs	r2, #18
 8004494:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2246      	movs	r2, #70	; 0x46
 800449c:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2266      	movs	r2, #102	; 0x66
 80044a4:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2230      	movs	r2, #48	; 0x30
 80044ac:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2218      	movs	r2, #24
 80044b4:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	220c      	movs	r2, #12
 80044bc:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2266      	movs	r2, #102	; 0x66
 80044c4:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2262      	movs	r2, #98	; 0x62
 80044cc:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2230      	movs	r2, #48	; 0x30
 80044d4:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	227a      	movs	r2, #122	; 0x7a
 80044dc:	f883 214f 	strb.w	r2, [r3, #335]	; 0x14f
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	224f      	movs	r2, #79	; 0x4f
 80044e4:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	225d      	movs	r2, #93	; 0x5d
 80044ec:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2237      	movs	r2, #55	; 0x37
 80044f4:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	227a      	movs	r2, #122	; 0x7a
 80044fc:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2248      	movs	r2, #72	; 0x48
 8004504:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2204      	movs	r2, #4
 800450c:	f883 2156 	strb.w	r2, [r3, #342]	; 0x156
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2207      	movs	r2, #7
 8004514:	f883 2157 	strb.w	r2, [r3, #343]	; 0x157
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2203      	movs	r2, #3
 800451c:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	221c      	movs	r2, #28
 8004524:	f883 215f 	strb.w	r2, [r3, #351]	; 0x15f
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	223e      	movs	r2, #62	; 0x3e
 800452c:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2263      	movs	r2, #99	; 0x63
 8004534:	f883 2161 	strb.w	r2, [r3, #353]	; 0x161
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2241      	movs	r2, #65	; 0x41
 800453c:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2241      	movs	r2, #65	; 0x41
 8004544:	f883 2167 	strb.w	r2, [r3, #359]	; 0x167
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2263      	movs	r2, #99	; 0x63
 800454c:	f883 2168 	strb.w	r2, [r3, #360]	; 0x168
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	223e      	movs	r2, #62	; 0x3e
 8004554:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	221c      	movs	r2, #28
 800455c:	f883 216a 	strb.w	r2, [r3, #362]	; 0x16a
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2208      	movs	r2, #8
 8004564:	f883 216e 	strb.w	r2, [r3, #366]	; 0x16e
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	222a      	movs	r2, #42	; 0x2a
 800456c:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	223e      	movs	r2, #62	; 0x3e
 8004574:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	221c      	movs	r2, #28
 800457c:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	221c      	movs	r2, #28
 8004584:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	223e      	movs	r2, #62	; 0x3e
 800458c:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	222a      	movs	r2, #42	; 0x2a
 8004594:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2208      	movs	r2, #8
 800459c:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2208      	movs	r2, #8
 80045a4:	f883 2176 	strb.w	r2, [r3, #374]	; 0x176
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2208      	movs	r2, #8
 80045ac:	f883 2177 	strb.w	r2, [r3, #375]	; 0x177
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	223e      	movs	r2, #62	; 0x3e
 80045b4:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	223e      	movs	r2, #62	; 0x3e
 80045bc:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2208      	movs	r2, #8
 80045c4:	f883 217a 	strb.w	r2, [r3, #378]	; 0x17a
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2208      	movs	r2, #8
 80045cc:	f883 217b 	strb.w	r2, [r3, #379]	; 0x17b
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2280      	movs	r2, #128	; 0x80
 80045d4:	f883 217f 	strb.w	r2, [r3, #383]	; 0x17f
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	22e0      	movs	r2, #224	; 0xe0
 80045dc:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2260      	movs	r2, #96	; 0x60
 80045e4:	f883 2181 	strb.w	r2, [r3, #385]	; 0x181
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2208      	movs	r2, #8
 80045ec:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2208      	movs	r2, #8
 80045f4:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2208      	movs	r2, #8
 80045fc:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2208      	movs	r2, #8
 8004604:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2208      	movs	r2, #8
 800460c:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2208      	movs	r2, #8
 8004614:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2260      	movs	r2, #96	; 0x60
 800461c:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2260      	movs	r2, #96	; 0x60
 8004624:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2260      	movs	r2, #96	; 0x60
 800462c:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2230      	movs	r2, #48	; 0x30
 8004634:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2218      	movs	r2, #24
 800463c:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	220c      	movs	r2, #12
 8004644:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2206      	movs	r2, #6
 800464c:	f883 219a 	strb.w	r2, [r3, #410]	; 0x19a
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2203      	movs	r2, #3
 8004654:	f883 219b 	strb.w	r2, [r3, #411]	; 0x19b
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 219c 	strb.w	r2, [r3, #412]	; 0x19c
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	223e      	movs	r2, #62	; 0x3e
 8004664:	f883 219e 	strb.w	r2, [r3, #414]	; 0x19e
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	227f      	movs	r2, #127	; 0x7f
 800466c:	f883 219f 	strb.w	r2, [r3, #415]	; 0x19f
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2271      	movs	r2, #113	; 0x71
 8004674:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2259      	movs	r2, #89	; 0x59
 800467c:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	224d      	movs	r2, #77	; 0x4d
 8004684:	f883 21a2 	strb.w	r2, [r3, #418]	; 0x1a2
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	227f      	movs	r2, #127	; 0x7f
 800468c:	f883 21a3 	strb.w	r2, [r3, #419]	; 0x1a3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	223e      	movs	r2, #62	; 0x3e
 8004694:	f883 21a4 	strb.w	r2, [r3, #420]	; 0x1a4
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2240      	movs	r2, #64	; 0x40
 800469c:	f883 21a6 	strb.w	r2, [r3, #422]	; 0x1a6
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2242      	movs	r2, #66	; 0x42
 80046a4:	f883 21a7 	strb.w	r2, [r3, #423]	; 0x1a7
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	227f      	movs	r2, #127	; 0x7f
 80046ac:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	227f      	movs	r2, #127	; 0x7f
 80046b4:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2240      	movs	r2, #64	; 0x40
 80046bc:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2240      	movs	r2, #64	; 0x40
 80046c4:	f883 21ab 	strb.w	r2, [r3, #427]	; 0x1ab
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2262      	movs	r2, #98	; 0x62
 80046cc:	f883 21ae 	strb.w	r2, [r3, #430]	; 0x1ae
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2273      	movs	r2, #115	; 0x73
 80046d4:	f883 21af 	strb.w	r2, [r3, #431]	; 0x1af
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2259      	movs	r2, #89	; 0x59
 80046dc:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2249      	movs	r2, #73	; 0x49
 80046e4:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	226f      	movs	r2, #111	; 0x6f
 80046ec:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2266      	movs	r2, #102	; 0x66
 80046f4:	f883 21b3 	strb.w	r2, [r3, #435]	; 0x1b3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2222      	movs	r2, #34	; 0x22
 80046fc:	f883 21b6 	strb.w	r2, [r3, #438]	; 0x1b6
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2263      	movs	r2, #99	; 0x63
 8004704:	f883 21b7 	strb.w	r2, [r3, #439]	; 0x1b7
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2249      	movs	r2, #73	; 0x49
 800470c:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2249      	movs	r2, #73	; 0x49
 8004714:	f883 21b9 	strb.w	r2, [r3, #441]	; 0x1b9
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	227f      	movs	r2, #127	; 0x7f
 800471c:	f883 21ba 	strb.w	r2, [r3, #442]	; 0x1ba
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2236      	movs	r2, #54	; 0x36
 8004724:	f883 21bb 	strb.w	r2, [r3, #443]	; 0x1bb
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2218      	movs	r2, #24
 800472c:	f883 21be 	strb.w	r2, [r3, #446]	; 0x1be
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	221c      	movs	r2, #28
 8004734:	f883 21bf 	strb.w	r2, [r3, #447]	; 0x1bf
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2216      	movs	r2, #22
 800473c:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2253      	movs	r2, #83	; 0x53
 8004744:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	227f      	movs	r2, #127	; 0x7f
 800474c:	f883 21c2 	strb.w	r2, [r3, #450]	; 0x1c2
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	227f      	movs	r2, #127	; 0x7f
 8004754:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2250      	movs	r2, #80	; 0x50
 800475c:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2227      	movs	r2, #39	; 0x27
 8004764:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2267      	movs	r2, #103	; 0x67
 800476c:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2245      	movs	r2, #69	; 0x45
 8004774:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2245      	movs	r2, #69	; 0x45
 800477c:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	227d      	movs	r2, #125	; 0x7d
 8004784:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2239      	movs	r2, #57	; 0x39
 800478c:	f883 21cb 	strb.w	r2, [r3, #459]	; 0x1cb
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	223c      	movs	r2, #60	; 0x3c
 8004794:	f883 21ce 	strb.w	r2, [r3, #462]	; 0x1ce
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	227e      	movs	r2, #126	; 0x7e
 800479c:	f883 21cf 	strb.w	r2, [r3, #463]	; 0x1cf
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	224b      	movs	r2, #75	; 0x4b
 80047a4:	f883 21d0 	strb.w	r2, [r3, #464]	; 0x1d0
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2249      	movs	r2, #73	; 0x49
 80047ac:	f883 21d1 	strb.w	r2, [r3, #465]	; 0x1d1
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2279      	movs	r2, #121	; 0x79
 80047b4:	f883 21d2 	strb.w	r2, [r3, #466]	; 0x1d2
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2230      	movs	r2, #48	; 0x30
 80047bc:	f883 21d3 	strb.w	r2, [r3, #467]	; 0x1d3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2203      	movs	r2, #3
 80047c4:	f883 21d6 	strb.w	r2, [r3, #470]	; 0x1d6
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2203      	movs	r2, #3
 80047cc:	f883 21d7 	strb.w	r2, [r3, #471]	; 0x1d7
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2271      	movs	r2, #113	; 0x71
 80047d4:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2279      	movs	r2, #121	; 0x79
 80047dc:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	220f      	movs	r2, #15
 80047e4:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2207      	movs	r2, #7
 80047ec:	f883 21db 	strb.w	r2, [r3, #475]	; 0x1db
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2236      	movs	r2, #54	; 0x36
 80047f4:	f883 21de 	strb.w	r2, [r3, #478]	; 0x1de
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	227f      	movs	r2, #127	; 0x7f
 80047fc:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2249      	movs	r2, #73	; 0x49
 8004804:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2249      	movs	r2, #73	; 0x49
 800480c:	f883 21e1 	strb.w	r2, [r3, #481]	; 0x1e1
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	227f      	movs	r2, #127	; 0x7f
 8004814:	f883 21e2 	strb.w	r2, [r3, #482]	; 0x1e2
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2236      	movs	r2, #54	; 0x36
 800481c:	f883 21e3 	strb.w	r2, [r3, #483]	; 0x1e3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2206      	movs	r2, #6
 8004824:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	224f      	movs	r2, #79	; 0x4f
 800482c:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2249      	movs	r2, #73	; 0x49
 8004834:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2269      	movs	r2, #105	; 0x69
 800483c:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	223f      	movs	r2, #63	; 0x3f
 8004844:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	221e      	movs	r2, #30
 800484c:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2266      	movs	r2, #102	; 0x66
 8004854:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2266      	movs	r2, #102	; 0x66
 800485c:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2280      	movs	r2, #128	; 0x80
 8004864:	f883 21f7 	strb.w	r2, [r3, #503]	; 0x1f7
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	22e6      	movs	r2, #230	; 0xe6
 800486c:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2266      	movs	r2, #102	; 0x66
 8004874:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2208      	movs	r2, #8
 800487c:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	221c      	movs	r2, #28
 8004884:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2236      	movs	r2, #54	; 0x36
 800488c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2263      	movs	r2, #99	; 0x63
 8004894:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2241      	movs	r2, #65	; 0x41
 800489c:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2224      	movs	r2, #36	; 0x24
 80048a4:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2224      	movs	r2, #36	; 0x24
 80048ac:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2224      	movs	r2, #36	; 0x24
 80048b4:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2224      	movs	r2, #36	; 0x24
 80048bc:	f883 2209 	strb.w	r2, [r3, #521]	; 0x209
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2224      	movs	r2, #36	; 0x24
 80048c4:	f883 220a 	strb.w	r2, [r3, #522]	; 0x20a
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2224      	movs	r2, #36	; 0x24
 80048cc:	f883 220b 	strb.w	r2, [r3, #523]	; 0x20b
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2241      	movs	r2, #65	; 0x41
 80048d4:	f883 220f 	strb.w	r2, [r3, #527]	; 0x20f
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2263      	movs	r2, #99	; 0x63
 80048dc:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2236      	movs	r2, #54	; 0x36
 80048e4:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	221c      	movs	r2, #28
 80048ec:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2208      	movs	r2, #8
 80048f4:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2202      	movs	r2, #2
 80048fc:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2203      	movs	r2, #3
 8004904:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2251      	movs	r2, #81	; 0x51
 800490c:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2259      	movs	r2, #89	; 0x59
 8004914:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	220f      	movs	r2, #15
 800491c:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2206      	movs	r2, #6
 8004924:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	223e      	movs	r2, #62	; 0x3e
 800492c:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	227f      	movs	r2, #127	; 0x7f
 8004934:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2241      	movs	r2, #65	; 0x41
 800493c:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	225d      	movs	r2, #93	; 0x5d
 8004944:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	225d      	movs	r2, #93	; 0x5d
 800494c:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	221f      	movs	r2, #31
 8004954:	f883 2223 	strb.w	r2, [r3, #547]	; 0x223
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	221e      	movs	r2, #30
 800495c:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	227c      	movs	r2, #124	; 0x7c
 8004964:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	227e      	movs	r2, #126	; 0x7e
 800496c:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2213      	movs	r2, #19
 8004974:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2213      	movs	r2, #19
 800497c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	227e      	movs	r2, #126	; 0x7e
 8004984:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	227c      	movs	r2, #124	; 0x7c
 800498c:	f883 222b 	strb.w	r2, [r3, #555]	; 0x22b
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2241      	movs	r2, #65	; 0x41
 8004994:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	227f      	movs	r2, #127	; 0x7f
 800499c:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	227f      	movs	r2, #127	; 0x7f
 80049a4:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2249      	movs	r2, #73	; 0x49
 80049ac:	f883 2231 	strb.w	r2, [r3, #561]	; 0x231
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2249      	movs	r2, #73	; 0x49
 80049b4:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	227f      	movs	r2, #127	; 0x7f
 80049bc:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2236      	movs	r2, #54	; 0x36
 80049c4:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	221c      	movs	r2, #28
 80049cc:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	223e      	movs	r2, #62	; 0x3e
 80049d4:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2263      	movs	r2, #99	; 0x63
 80049dc:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2241      	movs	r2, #65	; 0x41
 80049e4:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2241      	movs	r2, #65	; 0x41
 80049ec:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2263      	movs	r2, #99	; 0x63
 80049f4:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2222      	movs	r2, #34	; 0x22
 80049fc:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2241      	movs	r2, #65	; 0x41
 8004a04:	f883 223e 	strb.w	r2, [r3, #574]	; 0x23e
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	227f      	movs	r2, #127	; 0x7f
 8004a0c:	f883 223f 	strb.w	r2, [r3, #575]	; 0x23f
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	227f      	movs	r2, #127	; 0x7f
 8004a14:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2241      	movs	r2, #65	; 0x41
 8004a1c:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2263      	movs	r2, #99	; 0x63
 8004a24:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	223e      	movs	r2, #62	; 0x3e
 8004a2c:	f883 2243 	strb.w	r2, [r3, #579]	; 0x243
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	221c      	movs	r2, #28
 8004a34:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2241      	movs	r2, #65	; 0x41
 8004a3c:	f883 2246 	strb.w	r2, [r3, #582]	; 0x246
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	227f      	movs	r2, #127	; 0x7f
 8004a44:	f883 2247 	strb.w	r2, [r3, #583]	; 0x247
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	227f      	movs	r2, #127	; 0x7f
 8004a4c:	f883 2248 	strb.w	r2, [r3, #584]	; 0x248
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2249      	movs	r2, #73	; 0x49
 8004a54:	f883 2249 	strb.w	r2, [r3, #585]	; 0x249
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	225d      	movs	r2, #93	; 0x5d
 8004a5c:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2241      	movs	r2, #65	; 0x41
 8004a64:	f883 224b 	strb.w	r2, [r3, #587]	; 0x24b
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2263      	movs	r2, #99	; 0x63
 8004a6c:	f883 224c 	strb.w	r2, [r3, #588]	; 0x24c
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2241      	movs	r2, #65	; 0x41
 8004a74:	f883 224e 	strb.w	r2, [r3, #590]	; 0x24e
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	227f      	movs	r2, #127	; 0x7f
 8004a7c:	f883 224f 	strb.w	r2, [r3, #591]	; 0x24f
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	227f      	movs	r2, #127	; 0x7f
 8004a84:	f883 2250 	strb.w	r2, [r3, #592]	; 0x250
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2249      	movs	r2, #73	; 0x49
 8004a8c:	f883 2251 	strb.w	r2, [r3, #593]	; 0x251
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	221d      	movs	r2, #29
 8004a94:	f883 2252 	strb.w	r2, [r3, #594]	; 0x252
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 2253 	strb.w	r2, [r3, #595]	; 0x253
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2203      	movs	r2, #3
 8004aa4:	f883 2254 	strb.w	r2, [r3, #596]	; 0x254
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	221c      	movs	r2, #28
 8004aac:	f883 2256 	strb.w	r2, [r3, #598]	; 0x256
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	223e      	movs	r2, #62	; 0x3e
 8004ab4:	f883 2257 	strb.w	r2, [r3, #599]	; 0x257
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2263      	movs	r2, #99	; 0x63
 8004abc:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2241      	movs	r2, #65	; 0x41
 8004ac4:	f883 2259 	strb.w	r2, [r3, #601]	; 0x259
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2251      	movs	r2, #81	; 0x51
 8004acc:	f883 225a 	strb.w	r2, [r3, #602]	; 0x25a
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2273      	movs	r2, #115	; 0x73
 8004ad4:	f883 225b 	strb.w	r2, [r3, #603]	; 0x25b
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2272      	movs	r2, #114	; 0x72
 8004adc:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	227f      	movs	r2, #127	; 0x7f
 8004ae4:	f883 225e 	strb.w	r2, [r3, #606]	; 0x25e
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	227f      	movs	r2, #127	; 0x7f
 8004aec:	f883 225f 	strb.w	r2, [r3, #607]	; 0x25f
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2208      	movs	r2, #8
 8004af4:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2208      	movs	r2, #8
 8004afc:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	227f      	movs	r2, #127	; 0x7f
 8004b04:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	227f      	movs	r2, #127	; 0x7f
 8004b0c:	f883 2263 	strb.w	r2, [r3, #611]	; 0x263
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2241      	movs	r2, #65	; 0x41
 8004b14:	f883 2267 	strb.w	r2, [r3, #615]	; 0x267
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	227f      	movs	r2, #127	; 0x7f
 8004b1c:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	227f      	movs	r2, #127	; 0x7f
 8004b24:	f883 2269 	strb.w	r2, [r3, #617]	; 0x269
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2241      	movs	r2, #65	; 0x41
 8004b2c:	f883 226a 	strb.w	r2, [r3, #618]	; 0x26a
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2230      	movs	r2, #48	; 0x30
 8004b34:	f883 226e 	strb.w	r2, [r3, #622]	; 0x26e
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2270      	movs	r2, #112	; 0x70
 8004b3c:	f883 226f 	strb.w	r2, [r3, #623]	; 0x26f
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2240      	movs	r2, #64	; 0x40
 8004b44:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2241      	movs	r2, #65	; 0x41
 8004b4c:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	227f      	movs	r2, #127	; 0x7f
 8004b54:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	223f      	movs	r2, #63	; 0x3f
 8004b5c:	f883 2273 	strb.w	r2, [r3, #627]	; 0x273
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2241      	movs	r2, #65	; 0x41
 8004b6c:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	227f      	movs	r2, #127	; 0x7f
 8004b74:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	227f      	movs	r2, #127	; 0x7f
 8004b7c:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2208      	movs	r2, #8
 8004b84:	f883 2279 	strb.w	r2, [r3, #633]	; 0x279
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	221c      	movs	r2, #28
 8004b8c:	f883 227a 	strb.w	r2, [r3, #634]	; 0x27a
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2277      	movs	r2, #119	; 0x77
 8004b94:	f883 227b 	strb.w	r2, [r3, #635]	; 0x27b
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2263      	movs	r2, #99	; 0x63
 8004b9c:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2241      	movs	r2, #65	; 0x41
 8004ba4:	f883 227e 	strb.w	r2, [r3, #638]	; 0x27e
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	227f      	movs	r2, #127	; 0x7f
 8004bac:	f883 227f 	strb.w	r2, [r3, #639]	; 0x27f
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	227f      	movs	r2, #127	; 0x7f
 8004bb4:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2241      	movs	r2, #65	; 0x41
 8004bbc:	f883 2281 	strb.w	r2, [r3, #641]	; 0x281
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2240      	movs	r2, #64	; 0x40
 8004bc4:	f883 2282 	strb.w	r2, [r3, #642]	; 0x282
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2260      	movs	r2, #96	; 0x60
 8004bcc:	f883 2283 	strb.w	r2, [r3, #643]	; 0x283
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2270      	movs	r2, #112	; 0x70
 8004bd4:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	227f      	movs	r2, #127	; 0x7f
 8004bdc:	f883 2286 	strb.w	r2, [r3, #646]	; 0x286
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	227f      	movs	r2, #127	; 0x7f
 8004be4:	f883 2287 	strb.w	r2, [r3, #647]	; 0x287
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	220e      	movs	r2, #14
 8004bec:	f883 2288 	strb.w	r2, [r3, #648]	; 0x288
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	221c      	movs	r2, #28
 8004bf4:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	220e      	movs	r2, #14
 8004bfc:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	227f      	movs	r2, #127	; 0x7f
 8004c04:	f883 228b 	strb.w	r2, [r3, #651]	; 0x28b
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	227f      	movs	r2, #127	; 0x7f
 8004c0c:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	227f      	movs	r2, #127	; 0x7f
 8004c14:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	227f      	movs	r2, #127	; 0x7f
 8004c1c:	f883 228f 	strb.w	r2, [r3, #655]	; 0x28f
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2206      	movs	r2, #6
 8004c24:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	220c      	movs	r2, #12
 8004c2c:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2218      	movs	r2, #24
 8004c34:	f883 2292 	strb.w	r2, [r3, #658]	; 0x292
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	227f      	movs	r2, #127	; 0x7f
 8004c3c:	f883 2293 	strb.w	r2, [r3, #659]	; 0x293
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	227f      	movs	r2, #127	; 0x7f
 8004c44:	f883 2294 	strb.w	r2, [r3, #660]	; 0x294
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	221c      	movs	r2, #28
 8004c4c:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	223e      	movs	r2, #62	; 0x3e
 8004c54:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2263      	movs	r2, #99	; 0x63
 8004c5c:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2241      	movs	r2, #65	; 0x41
 8004c64:	f883 2299 	strb.w	r2, [r3, #665]	; 0x299
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2263      	movs	r2, #99	; 0x63
 8004c6c:	f883 229a 	strb.w	r2, [r3, #666]	; 0x29a
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	223e      	movs	r2, #62	; 0x3e
 8004c74:	f883 229b 	strb.w	r2, [r3, #667]	; 0x29b
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	221c      	movs	r2, #28
 8004c7c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2241      	movs	r2, #65	; 0x41
 8004c84:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	227f      	movs	r2, #127	; 0x7f
 8004c8c:	f883 229f 	strb.w	r2, [r3, #671]	; 0x29f
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	227f      	movs	r2, #127	; 0x7f
 8004c94:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2249      	movs	r2, #73	; 0x49
 8004c9c:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2209      	movs	r2, #9
 8004ca4:	f883 22a2 	strb.w	r2, [r3, #674]	; 0x2a2
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	220f      	movs	r2, #15
 8004cac:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2206      	movs	r2, #6
 8004cb4:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	221e      	movs	r2, #30
 8004cbc:	f883 22a6 	strb.w	r2, [r3, #678]	; 0x2a6
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	223f      	movs	r2, #63	; 0x3f
 8004cc4:	f883 22a7 	strb.w	r2, [r3, #679]	; 0x2a7
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2221      	movs	r2, #33	; 0x21
 8004ccc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2271      	movs	r2, #113	; 0x71
 8004cd4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	227f      	movs	r2, #127	; 0x7f
 8004cdc:	f883 22aa 	strb.w	r2, [r3, #682]	; 0x2aa
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	225e      	movs	r2, #94	; 0x5e
 8004ce4:	f883 22ab 	strb.w	r2, [r3, #683]	; 0x2ab
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2241      	movs	r2, #65	; 0x41
 8004cec:	f883 22ae 	strb.w	r2, [r3, #686]	; 0x2ae
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	227f      	movs	r2, #127	; 0x7f
 8004cf4:	f883 22af 	strb.w	r2, [r3, #687]	; 0x2af
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	227f      	movs	r2, #127	; 0x7f
 8004cfc:	f883 22b0 	strb.w	r2, [r3, #688]	; 0x2b0
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2209      	movs	r2, #9
 8004d04:	f883 22b1 	strb.w	r2, [r3, #689]	; 0x2b1
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2219      	movs	r2, #25
 8004d0c:	f883 22b2 	strb.w	r2, [r3, #690]	; 0x2b2
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	227f      	movs	r2, #127	; 0x7f
 8004d14:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2266      	movs	r2, #102	; 0x66
 8004d1c:	f883 22b4 	strb.w	r2, [r3, #692]	; 0x2b4
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2226      	movs	r2, #38	; 0x26
 8004d24:	f883 22b6 	strb.w	r2, [r3, #694]	; 0x2b6
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	226f      	movs	r2, #111	; 0x6f
 8004d2c:	f883 22b7 	strb.w	r2, [r3, #695]	; 0x2b7
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	224d      	movs	r2, #77	; 0x4d
 8004d34:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2259      	movs	r2, #89	; 0x59
 8004d3c:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2273      	movs	r2, #115	; 0x73
 8004d44:	f883 22ba 	strb.w	r2, [r3, #698]	; 0x2ba
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2232      	movs	r2, #50	; 0x32
 8004d4c:	f883 22bb 	strb.w	r2, [r3, #699]	; 0x2bb
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2203      	movs	r2, #3
 8004d54:	f883 22be 	strb.w	r2, [r3, #702]	; 0x2be
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2241      	movs	r2, #65	; 0x41
 8004d5c:	f883 22bf 	strb.w	r2, [r3, #703]	; 0x2bf
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	227f      	movs	r2, #127	; 0x7f
 8004d64:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	227f      	movs	r2, #127	; 0x7f
 8004d6c:	f883 22c1 	strb.w	r2, [r3, #705]	; 0x2c1
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2241      	movs	r2, #65	; 0x41
 8004d74:	f883 22c2 	strb.w	r2, [r3, #706]	; 0x2c2
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2203      	movs	r2, #3
 8004d7c:	f883 22c3 	strb.w	r2, [r3, #707]	; 0x2c3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	227f      	movs	r2, #127	; 0x7f
 8004d84:	f883 22c6 	strb.w	r2, [r3, #710]	; 0x2c6
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	227f      	movs	r2, #127	; 0x7f
 8004d8c:	f883 22c7 	strb.w	r2, [r3, #711]	; 0x2c7
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2240      	movs	r2, #64	; 0x40
 8004d94:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2240      	movs	r2, #64	; 0x40
 8004d9c:	f883 22c9 	strb.w	r2, [r3, #713]	; 0x2c9
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	227f      	movs	r2, #127	; 0x7f
 8004da4:	f883 22ca 	strb.w	r2, [r3, #714]	; 0x2ca
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	227f      	movs	r2, #127	; 0x7f
 8004dac:	f883 22cb 	strb.w	r2, [r3, #715]	; 0x2cb
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	221f      	movs	r2, #31
 8004db4:	f883 22ce 	strb.w	r2, [r3, #718]	; 0x2ce
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	223f      	movs	r2, #63	; 0x3f
 8004dbc:	f883 22cf 	strb.w	r2, [r3, #719]	; 0x2cf
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2260      	movs	r2, #96	; 0x60
 8004dc4:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2260      	movs	r2, #96	; 0x60
 8004dcc:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	223f      	movs	r2, #63	; 0x3f
 8004dd4:	f883 22d2 	strb.w	r2, [r3, #722]	; 0x2d2
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	221f      	movs	r2, #31
 8004ddc:	f883 22d3 	strb.w	r2, [r3, #723]	; 0x2d3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	227f      	movs	r2, #127	; 0x7f
 8004de4:	f883 22d6 	strb.w	r2, [r3, #726]	; 0x2d6
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	227f      	movs	r2, #127	; 0x7f
 8004dec:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2230      	movs	r2, #48	; 0x30
 8004df4:	f883 22d8 	strb.w	r2, [r3, #728]	; 0x2d8
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2218      	movs	r2, #24
 8004dfc:	f883 22d9 	strb.w	r2, [r3, #729]	; 0x2d9
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2230      	movs	r2, #48	; 0x30
 8004e04:	f883 22da 	strb.w	r2, [r3, #730]	; 0x2da
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	227f      	movs	r2, #127	; 0x7f
 8004e0c:	f883 22db 	strb.w	r2, [r3, #731]	; 0x2db
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	227f      	movs	r2, #127	; 0x7f
 8004e14:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2243      	movs	r2, #67	; 0x43
 8004e1c:	f883 22de 	strb.w	r2, [r3, #734]	; 0x2de
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2267      	movs	r2, #103	; 0x67
 8004e24:	f883 22df 	strb.w	r2, [r3, #735]	; 0x2df
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	223c      	movs	r2, #60	; 0x3c
 8004e2c:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2218      	movs	r2, #24
 8004e34:	f883 22e1 	strb.w	r2, [r3, #737]	; 0x2e1
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	223c      	movs	r2, #60	; 0x3c
 8004e3c:	f883 22e2 	strb.w	r2, [r3, #738]	; 0x2e2
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2267      	movs	r2, #103	; 0x67
 8004e44:	f883 22e3 	strb.w	r2, [r3, #739]	; 0x2e3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2243      	movs	r2, #67	; 0x43
 8004e4c:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2207      	movs	r2, #7
 8004e54:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	224f      	movs	r2, #79	; 0x4f
 8004e5c:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2278      	movs	r2, #120	; 0x78
 8004e64:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2278      	movs	r2, #120	; 0x78
 8004e6c:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	224f      	movs	r2, #79	; 0x4f
 8004e74:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2207      	movs	r2, #7
 8004e7c:	f883 22eb 	strb.w	r2, [r3, #747]	; 0x2eb
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2247      	movs	r2, #71	; 0x47
 8004e84:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2263      	movs	r2, #99	; 0x63
 8004e8c:	f883 22ef 	strb.w	r2, [r3, #751]	; 0x2ef
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2271      	movs	r2, #113	; 0x71
 8004e94:	f883 22f0 	strb.w	r2, [r3, #752]	; 0x2f0
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2259      	movs	r2, #89	; 0x59
 8004e9c:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	224d      	movs	r2, #77	; 0x4d
 8004ea4:	f883 22f2 	strb.w	r2, [r3, #754]	; 0x2f2
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2267      	movs	r2, #103	; 0x67
 8004eac:	f883 22f3 	strb.w	r2, [r3, #755]	; 0x2f3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2273      	movs	r2, #115	; 0x73
 8004eb4:	f883 22f4 	strb.w	r2, [r3, #756]	; 0x2f4
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	227f      	movs	r2, #127	; 0x7f
 8004ebc:	f883 22f7 	strb.w	r2, [r3, #759]	; 0x2f7
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	227f      	movs	r2, #127	; 0x7f
 8004ec4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2241      	movs	r2, #65	; 0x41
 8004ecc:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2241      	movs	r2, #65	; 0x41
 8004ed4:	f883 22fa 	strb.w	r2, [r3, #762]	; 0x2fa
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 22fe 	strb.w	r2, [r3, #766]	; 0x2fe
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2203      	movs	r2, #3
 8004ee4:	f883 22ff 	strb.w	r2, [r3, #767]	; 0x2ff
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2206      	movs	r2, #6
 8004eec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	220c      	movs	r2, #12
 8004ef4:	f883 2301 	strb.w	r2, [r3, #769]	; 0x301
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2218      	movs	r2, #24
 8004efc:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2230      	movs	r2, #48	; 0x30
 8004f04:	f883 2303 	strb.w	r2, [r3, #771]	; 0x303
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2260      	movs	r2, #96	; 0x60
 8004f0c:	f883 2304 	strb.w	r2, [r3, #772]	; 0x304
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2241      	movs	r2, #65	; 0x41
 8004f14:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2241      	movs	r2, #65	; 0x41
 8004f1c:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	227f      	movs	r2, #127	; 0x7f
 8004f24:	f883 2309 	strb.w	r2, [r3, #777]	; 0x309
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	227f      	movs	r2, #127	; 0x7f
 8004f2c:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2208      	movs	r2, #8
 8004f34:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	220c      	movs	r2, #12
 8004f3c:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2206      	movs	r2, #6
 8004f44:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2203      	movs	r2, #3
 8004f4c:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2206      	movs	r2, #6
 8004f54:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	220c      	movs	r2, #12
 8004f5c:	f883 2313 	strb.w	r2, [r3, #787]	; 0x313
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2208      	movs	r2, #8
 8004f64:	f883 2314 	strb.w	r2, [r3, #788]	; 0x314
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2280      	movs	r2, #128	; 0x80
 8004f6c:	f883 2316 	strb.w	r2, [r3, #790]	; 0x316
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2280      	movs	r2, #128	; 0x80
 8004f74:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2280      	movs	r2, #128	; 0x80
 8004f7c:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2280      	movs	r2, #128	; 0x80
 8004f84:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2280      	movs	r2, #128	; 0x80
 8004f8c:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2280      	movs	r2, #128	; 0x80
 8004f94:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2280      	movs	r2, #128	; 0x80
 8004f9c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2280      	movs	r2, #128	; 0x80
 8004fa4:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2203      	movs	r2, #3
 8004fac:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2207      	movs	r2, #7
 8004fb4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2204      	movs	r2, #4
 8004fbc:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2220      	movs	r2, #32
 8004fc4:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2274      	movs	r2, #116	; 0x74
 8004fcc:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2254      	movs	r2, #84	; 0x54
 8004fd4:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2254      	movs	r2, #84	; 0x54
 8004fdc:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	223c      	movs	r2, #60	; 0x3c
 8004fe4:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2278      	movs	r2, #120	; 0x78
 8004fec:	f883 232b 	strb.w	r2, [r3, #811]	; 0x32b
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2240      	movs	r2, #64	; 0x40
 8004ff4:	f883 232c 	strb.w	r2, [r3, #812]	; 0x32c
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2241      	movs	r2, #65	; 0x41
 8004ffc:	f883 232e 	strb.w	r2, [r3, #814]	; 0x32e
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	227f      	movs	r2, #127	; 0x7f
 8005004:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	223f      	movs	r2, #63	; 0x3f
 800500c:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2248      	movs	r2, #72	; 0x48
 8005014:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2248      	movs	r2, #72	; 0x48
 800501c:	f883 2332 	strb.w	r2, [r3, #818]	; 0x332
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2278      	movs	r2, #120	; 0x78
 8005024:	f883 2333 	strb.w	r2, [r3, #819]	; 0x333
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2230      	movs	r2, #48	; 0x30
 800502c:	f883 2334 	strb.w	r2, [r3, #820]	; 0x334
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2238      	movs	r2, #56	; 0x38
 8005034:	f883 2336 	strb.w	r2, [r3, #822]	; 0x336
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	227c      	movs	r2, #124	; 0x7c
 800503c:	f883 2337 	strb.w	r2, [r3, #823]	; 0x337
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2244      	movs	r2, #68	; 0x44
 8005044:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2244      	movs	r2, #68	; 0x44
 800504c:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	226c      	movs	r2, #108	; 0x6c
 8005054:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2228      	movs	r2, #40	; 0x28
 800505c:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2230      	movs	r2, #48	; 0x30
 8005064:	f883 233e 	strb.w	r2, [r3, #830]	; 0x33e
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2278      	movs	r2, #120	; 0x78
 800506c:	f883 233f 	strb.w	r2, [r3, #831]	; 0x33f
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2248      	movs	r2, #72	; 0x48
 8005074:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2249      	movs	r2, #73	; 0x49
 800507c:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	223f      	movs	r2, #63	; 0x3f
 8005084:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	227f      	movs	r2, #127	; 0x7f
 800508c:	f883 2343 	strb.w	r2, [r3, #835]	; 0x343
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2240      	movs	r2, #64	; 0x40
 8005094:	f883 2344 	strb.w	r2, [r3, #836]	; 0x344
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2238      	movs	r2, #56	; 0x38
 800509c:	f883 2346 	strb.w	r2, [r3, #838]	; 0x346
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	227c      	movs	r2, #124	; 0x7c
 80050a4:	f883 2347 	strb.w	r2, [r3, #839]	; 0x347
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2254      	movs	r2, #84	; 0x54
 80050ac:	f883 2348 	strb.w	r2, [r3, #840]	; 0x348
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2254      	movs	r2, #84	; 0x54
 80050b4:	f883 2349 	strb.w	r2, [r3, #841]	; 0x349
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	225c      	movs	r2, #92	; 0x5c
 80050bc:	f883 234a 	strb.w	r2, [r3, #842]	; 0x34a
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2218      	movs	r2, #24
 80050c4:	f883 234b 	strb.w	r2, [r3, #843]	; 0x34b
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2248      	movs	r2, #72	; 0x48
 80050cc:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	227e      	movs	r2, #126	; 0x7e
 80050d4:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	227f      	movs	r2, #127	; 0x7f
 80050dc:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2249      	movs	r2, #73	; 0x49
 80050e4:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2203      	movs	r2, #3
 80050ec:	f883 2352 	strb.w	r2, [r3, #850]	; 0x352
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2202      	movs	r2, #2
 80050f4:	f883 2353 	strb.w	r2, [r3, #851]	; 0x353
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2298      	movs	r2, #152	; 0x98
 80050fc:	f883 2356 	strb.w	r2, [r3, #854]	; 0x356
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	22bc      	movs	r2, #188	; 0xbc
 8005104:	f883 2357 	strb.w	r2, [r3, #855]	; 0x357
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	22a4      	movs	r2, #164	; 0xa4
 800510c:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	22a4      	movs	r2, #164	; 0xa4
 8005114:	f883 2359 	strb.w	r2, [r3, #857]	; 0x359
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	22f8      	movs	r2, #248	; 0xf8
 800511c:	f883 235a 	strb.w	r2, [r3, #858]	; 0x35a
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	227c      	movs	r2, #124	; 0x7c
 8005124:	f883 235b 	strb.w	r2, [r3, #859]	; 0x35b
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2204      	movs	r2, #4
 800512c:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2241      	movs	r2, #65	; 0x41
 8005134:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	227f      	movs	r2, #127	; 0x7f
 800513c:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	227f      	movs	r2, #127	; 0x7f
 8005144:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2208      	movs	r2, #8
 800514c:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2204      	movs	r2, #4
 8005154:	f883 2362 	strb.w	r2, [r3, #866]	; 0x362
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	227c      	movs	r2, #124	; 0x7c
 800515c:	f883 2363 	strb.w	r2, [r3, #867]	; 0x363
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2278      	movs	r2, #120	; 0x78
 8005164:	f883 2364 	strb.w	r2, [r3, #868]	; 0x364
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2244      	movs	r2, #68	; 0x44
 800516c:	f883 2367 	strb.w	r2, [r3, #871]	; 0x367
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	227d      	movs	r2, #125	; 0x7d
 8005174:	f883 2368 	strb.w	r2, [r3, #872]	; 0x368
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	227d      	movs	r2, #125	; 0x7d
 800517c:	f883 2369 	strb.w	r2, [r3, #873]	; 0x369
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2240      	movs	r2, #64	; 0x40
 8005184:	f883 236a 	strb.w	r2, [r3, #874]	; 0x36a
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2260      	movs	r2, #96	; 0x60
 800518c:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	22e0      	movs	r2, #224	; 0xe0
 8005194:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2280      	movs	r2, #128	; 0x80
 800519c:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2280      	movs	r2, #128	; 0x80
 80051a4:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	22fd      	movs	r2, #253	; 0xfd
 80051ac:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	227d      	movs	r2, #125	; 0x7d
 80051b4:	f883 2373 	strb.w	r2, [r3, #883]	; 0x373
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2241      	movs	r2, #65	; 0x41
 80051bc:	f883 2376 	strb.w	r2, [r3, #886]	; 0x376
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	227f      	movs	r2, #127	; 0x7f
 80051c4:	f883 2377 	strb.w	r2, [r3, #887]	; 0x377
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	227f      	movs	r2, #127	; 0x7f
 80051cc:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2210      	movs	r2, #16
 80051d4:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2238      	movs	r2, #56	; 0x38
 80051dc:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	226c      	movs	r2, #108	; 0x6c
 80051e4:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2244      	movs	r2, #68	; 0x44
 80051ec:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2241      	movs	r2, #65	; 0x41
 80051f4:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	227f      	movs	r2, #127	; 0x7f
 80051fc:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	227f      	movs	r2, #127	; 0x7f
 8005204:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2240      	movs	r2, #64	; 0x40
 800520c:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	227c      	movs	r2, #124	; 0x7c
 8005214:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	227c      	movs	r2, #124	; 0x7c
 800521c:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2218      	movs	r2, #24
 8005224:	f883 2388 	strb.w	r2, [r3, #904]	; 0x388
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2238      	movs	r2, #56	; 0x38
 800522c:	f883 2389 	strb.w	r2, [r3, #905]	; 0x389
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	221c      	movs	r2, #28
 8005234:	f883 238a 	strb.w	r2, [r3, #906]	; 0x38a
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	227c      	movs	r2, #124	; 0x7c
 800523c:	f883 238b 	strb.w	r2, [r3, #907]	; 0x38b
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2278      	movs	r2, #120	; 0x78
 8005244:	f883 238c 	strb.w	r2, [r3, #908]	; 0x38c
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	227c      	movs	r2, #124	; 0x7c
 800524c:	f883 238e 	strb.w	r2, [r3, #910]	; 0x38e
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	227c      	movs	r2, #124	; 0x7c
 8005254:	f883 238f 	strb.w	r2, [r3, #911]	; 0x38f
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2204      	movs	r2, #4
 800525c:	f883 2390 	strb.w	r2, [r3, #912]	; 0x390
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2204      	movs	r2, #4
 8005264:	f883 2391 	strb.w	r2, [r3, #913]	; 0x391
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	227c      	movs	r2, #124	; 0x7c
 800526c:	f883 2392 	strb.w	r2, [r3, #914]	; 0x392
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2278      	movs	r2, #120	; 0x78
 8005274:	f883 2393 	strb.w	r2, [r3, #915]	; 0x393
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2238      	movs	r2, #56	; 0x38
 800527c:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	227c      	movs	r2, #124	; 0x7c
 8005284:	f883 2397 	strb.w	r2, [r3, #919]	; 0x397
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2244      	movs	r2, #68	; 0x44
 800528c:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2244      	movs	r2, #68	; 0x44
 8005294:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	227c      	movs	r2, #124	; 0x7c
 800529c:	f883 239a 	strb.w	r2, [r3, #922]	; 0x39a
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2238      	movs	r2, #56	; 0x38
 80052a4:	f883 239b 	strb.w	r2, [r3, #923]	; 0x39b
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2284      	movs	r2, #132	; 0x84
 80052ac:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	22fc      	movs	r2, #252	; 0xfc
 80052b4:	f883 239f 	strb.w	r2, [r3, #927]	; 0x39f
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	22f8      	movs	r2, #248	; 0xf8
 80052bc:	f883 23a0 	strb.w	r2, [r3, #928]	; 0x3a0
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	22a4      	movs	r2, #164	; 0xa4
 80052c4:	f883 23a1 	strb.w	r2, [r3, #929]	; 0x3a1
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2224      	movs	r2, #36	; 0x24
 80052cc:	f883 23a2 	strb.w	r2, [r3, #930]	; 0x3a2
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	223c      	movs	r2, #60	; 0x3c
 80052d4:	f883 23a3 	strb.w	r2, [r3, #931]	; 0x3a3
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2218      	movs	r2, #24
 80052dc:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2218      	movs	r2, #24
 80052e4:	f883 23a6 	strb.w	r2, [r3, #934]	; 0x3a6
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	223c      	movs	r2, #60	; 0x3c
 80052ec:	f883 23a7 	strb.w	r2, [r3, #935]	; 0x3a7
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2224      	movs	r2, #36	; 0x24
 80052f4:	f883 23a8 	strb.w	r2, [r3, #936]	; 0x3a8
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	22a4      	movs	r2, #164	; 0xa4
 80052fc:	f883 23a9 	strb.w	r2, [r3, #937]	; 0x3a9
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	22f8      	movs	r2, #248	; 0xf8
 8005304:	f883 23aa 	strb.w	r2, [r3, #938]	; 0x3aa
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	22fc      	movs	r2, #252	; 0xfc
 800530c:	f883 23ab 	strb.w	r2, [r3, #939]	; 0x3ab
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2284      	movs	r2, #132	; 0x84
 8005314:	f883 23ac 	strb.w	r2, [r3, #940]	; 0x3ac
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2244      	movs	r2, #68	; 0x44
 800531c:	f883 23ae 	strb.w	r2, [r3, #942]	; 0x3ae
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	227c      	movs	r2, #124	; 0x7c
 8005324:	f883 23af 	strb.w	r2, [r3, #943]	; 0x3af
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2278      	movs	r2, #120	; 0x78
 800532c:	f883 23b0 	strb.w	r2, [r3, #944]	; 0x3b0
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	224c      	movs	r2, #76	; 0x4c
 8005334:	f883 23b1 	strb.w	r2, [r3, #945]	; 0x3b1
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2204      	movs	r2, #4
 800533c:	f883 23b2 	strb.w	r2, [r3, #946]	; 0x3b2
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	221c      	movs	r2, #28
 8005344:	f883 23b3 	strb.w	r2, [r3, #947]	; 0x3b3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2218      	movs	r2, #24
 800534c:	f883 23b4 	strb.w	r2, [r3, #948]	; 0x3b4
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2248      	movs	r2, #72	; 0x48
 8005354:	f883 23b6 	strb.w	r2, [r3, #950]	; 0x3b6
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	225c      	movs	r2, #92	; 0x5c
 800535c:	f883 23b7 	strb.w	r2, [r3, #951]	; 0x3b7
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2254      	movs	r2, #84	; 0x54
 8005364:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2254      	movs	r2, #84	; 0x54
 800536c:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2274      	movs	r2, #116	; 0x74
 8005374:	f883 23ba 	strb.w	r2, [r3, #954]	; 0x3ba
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2224      	movs	r2, #36	; 0x24
 800537c:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2204      	movs	r2, #4
 8005384:	f883 23bf 	strb.w	r2, [r3, #959]	; 0x3bf
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	223e      	movs	r2, #62	; 0x3e
 800538c:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	227f      	movs	r2, #127	; 0x7f
 8005394:	f883 23c1 	strb.w	r2, [r3, #961]	; 0x3c1
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2244      	movs	r2, #68	; 0x44
 800539c:	f883 23c2 	strb.w	r2, [r3, #962]	; 0x3c2
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2224      	movs	r2, #36	; 0x24
 80053a4:	f883 23c3 	strb.w	r2, [r3, #963]	; 0x3c3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	223c      	movs	r2, #60	; 0x3c
 80053ac:	f883 23c6 	strb.w	r2, [r3, #966]	; 0x3c6
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	227c      	movs	r2, #124	; 0x7c
 80053b4:	f883 23c7 	strb.w	r2, [r3, #967]	; 0x3c7
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2240      	movs	r2, #64	; 0x40
 80053bc:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2240      	movs	r2, #64	; 0x40
 80053c4:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	223c      	movs	r2, #60	; 0x3c
 80053cc:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	227c      	movs	r2, #124	; 0x7c
 80053d4:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2240      	movs	r2, #64	; 0x40
 80053dc:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	221c      	movs	r2, #28
 80053e4:	f883 23ce 	strb.w	r2, [r3, #974]	; 0x3ce
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	223c      	movs	r2, #60	; 0x3c
 80053ec:	f883 23cf 	strb.w	r2, [r3, #975]	; 0x3cf
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2260      	movs	r2, #96	; 0x60
 80053f4:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2260      	movs	r2, #96	; 0x60
 80053fc:	f883 23d1 	strb.w	r2, [r3, #977]	; 0x3d1
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	223c      	movs	r2, #60	; 0x3c
 8005404:	f883 23d2 	strb.w	r2, [r3, #978]	; 0x3d2
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	221c      	movs	r2, #28
 800540c:	f883 23d3 	strb.w	r2, [r3, #979]	; 0x3d3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	223c      	movs	r2, #60	; 0x3c
 8005414:	f883 23d6 	strb.w	r2, [r3, #982]	; 0x3d6
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	227c      	movs	r2, #124	; 0x7c
 800541c:	f883 23d7 	strb.w	r2, [r3, #983]	; 0x3d7
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2270      	movs	r2, #112	; 0x70
 8005424:	f883 23d8 	strb.w	r2, [r3, #984]	; 0x3d8
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2238      	movs	r2, #56	; 0x38
 800542c:	f883 23d9 	strb.w	r2, [r3, #985]	; 0x3d9
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2270      	movs	r2, #112	; 0x70
 8005434:	f883 23da 	strb.w	r2, [r3, #986]	; 0x3da
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	227c      	movs	r2, #124	; 0x7c
 800543c:	f883 23db 	strb.w	r2, [r3, #987]	; 0x3db
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	223c      	movs	r2, #60	; 0x3c
 8005444:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2244      	movs	r2, #68	; 0x44
 800544c:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	226c      	movs	r2, #108	; 0x6c
 8005454:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2238      	movs	r2, #56	; 0x38
 800545c:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2210      	movs	r2, #16
 8005464:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2238      	movs	r2, #56	; 0x38
 800546c:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	226c      	movs	r2, #108	; 0x6c
 8005474:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2244      	movs	r2, #68	; 0x44
 800547c:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	229c      	movs	r2, #156	; 0x9c
 8005484:	f883 23e6 	strb.w	r2, [r3, #998]	; 0x3e6
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	22bc      	movs	r2, #188	; 0xbc
 800548c:	f883 23e7 	strb.w	r2, [r3, #999]	; 0x3e7
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	22a0      	movs	r2, #160	; 0xa0
 8005494:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	22a0      	movs	r2, #160	; 0xa0
 800549c:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	22fc      	movs	r2, #252	; 0xfc
 80054a4:	f883 23ea 	strb.w	r2, [r3, #1002]	; 0x3ea
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	227c      	movs	r2, #124	; 0x7c
 80054ac:	f883 23eb 	strb.w	r2, [r3, #1003]	; 0x3eb
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	224c      	movs	r2, #76	; 0x4c
 80054b4:	f883 23ee 	strb.w	r2, [r3, #1006]	; 0x3ee
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2264      	movs	r2, #100	; 0x64
 80054bc:	f883 23ef 	strb.w	r2, [r3, #1007]	; 0x3ef
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2274      	movs	r2, #116	; 0x74
 80054c4:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	225c      	movs	r2, #92	; 0x5c
 80054cc:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	224c      	movs	r2, #76	; 0x4c
 80054d4:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2264      	movs	r2, #100	; 0x64
 80054dc:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2208      	movs	r2, #8
 80054e4:	f883 23f6 	strb.w	r2, [r3, #1014]	; 0x3f6
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2208      	movs	r2, #8
 80054ec:	f883 23f7 	strb.w	r2, [r3, #1015]	; 0x3f7
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	223e      	movs	r2, #62	; 0x3e
 80054f4:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2277      	movs	r2, #119	; 0x77
 80054fc:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2241      	movs	r2, #65	; 0x41
 8005504:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2241      	movs	r2, #65	; 0x41
 800550c:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2277      	movs	r2, #119	; 0x77
 8005514:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2277      	movs	r2, #119	; 0x77
 800551c:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2241      	movs	r2, #65	; 0x41
 8005524:	f883 2406 	strb.w	r2, [r3, #1030]	; 0x406
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2241      	movs	r2, #65	; 0x41
 800552c:	f883 2407 	strb.w	r2, [r3, #1031]	; 0x407
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2277      	movs	r2, #119	; 0x77
 8005534:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	223e      	movs	r2, #62	; 0x3e
 800553c:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2208      	movs	r2, #8
 8005544:	f883 240a 	strb.w	r2, [r3, #1034]	; 0x40a
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2208      	movs	r2, #8
 800554c:	f883 240b 	strb.w	r2, [r3, #1035]	; 0x40b
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2202      	movs	r2, #2
 8005554:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2203      	movs	r2, #3
 800555c:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2203      	movs	r2, #3
 800556c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2202      	movs	r2, #2
 8005574:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2203      	movs	r2, #3
 800557c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2270      	movs	r2, #112	; 0x70
 800558c:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2278      	movs	r2, #120	; 0x78
 8005594:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	224c      	movs	r2, #76	; 0x4c
 800559c:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2246      	movs	r2, #70	; 0x46
 80055a4:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	224c      	movs	r2, #76	; 0x4c
 80055ac:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2278      	movs	r2, #120	; 0x78
 80055b4:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2270      	movs	r2, #112	; 0x70
 80055bc:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	220e      	movs	r2, #14
 80055c4:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	229f      	movs	r2, #159	; 0x9f
 80055cc:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2291      	movs	r2, #145	; 0x91
 80055d4:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	22b1      	movs	r2, #177	; 0xb1
 80055dc:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	22fb      	movs	r2, #251	; 0xfb
 80055e4:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	224a      	movs	r2, #74	; 0x4a
 80055ec:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	223a      	movs	r2, #58	; 0x3a
 80055f4:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	227a      	movs	r2, #122	; 0x7a
 80055fc:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2240      	movs	r2, #64	; 0x40
 8005604:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2240      	movs	r2, #64	; 0x40
 800560c:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	227a      	movs	r2, #122	; 0x7a
 8005614:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	227a      	movs	r2, #122	; 0x7a
 800561c:	f883 242b 	strb.w	r2, [r3, #1067]	; 0x42b
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2240      	movs	r2, #64	; 0x40
 8005624:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2238      	movs	r2, #56	; 0x38
 800562c:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	227c      	movs	r2, #124	; 0x7c
 8005634:	f883 242f 	strb.w	r2, [r3, #1071]	; 0x42f
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2254      	movs	r2, #84	; 0x54
 800563c:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2255      	movs	r2, #85	; 0x55
 8005644:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	225d      	movs	r2, #93	; 0x5d
 800564c:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2219      	movs	r2, #25
 8005654:	f883 2433 	strb.w	r2, [r3, #1075]	; 0x433
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2202      	movs	r2, #2
 800565c:	f883 2436 	strb.w	r2, [r3, #1078]	; 0x436
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2223      	movs	r2, #35	; 0x23
 8005664:	f883 2437 	strb.w	r2, [r3, #1079]	; 0x437
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2275      	movs	r2, #117	; 0x75
 800566c:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2255      	movs	r2, #85	; 0x55
 8005674:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2255      	movs	r2, #85	; 0x55
 800567c:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	227d      	movs	r2, #125	; 0x7d
 8005684:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	227b      	movs	r2, #123	; 0x7b
 800568c:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2242      	movs	r2, #66	; 0x42
 8005694:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2221      	movs	r2, #33	; 0x21
 800569c:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2275      	movs	r2, #117	; 0x75
 80056a4:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2254      	movs	r2, #84	; 0x54
 80056ac:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2254      	movs	r2, #84	; 0x54
 80056b4:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	227d      	movs	r2, #125	; 0x7d
 80056bc:	f883 2442 	strb.w	r2, [r3, #1090]	; 0x442
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2279      	movs	r2, #121	; 0x79
 80056c4:	f883 2443 	strb.w	r2, [r3, #1091]	; 0x443
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2240      	movs	r2, #64	; 0x40
 80056cc:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2221      	movs	r2, #33	; 0x21
 80056d4:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2275      	movs	r2, #117	; 0x75
 80056dc:	f883 2447 	strb.w	r2, [r3, #1095]	; 0x447
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2255      	movs	r2, #85	; 0x55
 80056e4:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2254      	movs	r2, #84	; 0x54
 80056ec:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	227c      	movs	r2, #124	; 0x7c
 80056f4:	f883 244a 	strb.w	r2, [r3, #1098]	; 0x44a
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2278      	movs	r2, #120	; 0x78
 80056fc:	f883 244b 	strb.w	r2, [r3, #1099]	; 0x44b
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2240      	movs	r2, #64	; 0x40
 8005704:	f883 244c 	strb.w	r2, [r3, #1100]	; 0x44c
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2220      	movs	r2, #32
 800570c:	f883 244e 	strb.w	r2, [r3, #1102]	; 0x44e
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2274      	movs	r2, #116	; 0x74
 8005714:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2257      	movs	r2, #87	; 0x57
 800571c:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2257      	movs	r2, #87	; 0x57
 8005724:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	227c      	movs	r2, #124	; 0x7c
 800572c:	f883 2452 	strb.w	r2, [r3, #1106]	; 0x452
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2278      	movs	r2, #120	; 0x78
 8005734:	f883 2453 	strb.w	r2, [r3, #1107]	; 0x453
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2240      	movs	r2, #64	; 0x40
 800573c:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2218      	movs	r2, #24
 8005744:	f883 2456 	strb.w	r2, [r3, #1110]	; 0x456
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	223c      	movs	r2, #60	; 0x3c
 800574c:	f883 2457 	strb.w	r2, [r3, #1111]	; 0x457
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	22a4      	movs	r2, #164	; 0xa4
 8005754:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	22a4      	movs	r2, #164	; 0xa4
 800575c:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	22e4      	movs	r2, #228	; 0xe4
 8005764:	f883 245a 	strb.w	r2, [r3, #1114]	; 0x45a
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2240      	movs	r2, #64	; 0x40
 800576c:	f883 245b 	strb.w	r2, [r3, #1115]	; 0x45b
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2202      	movs	r2, #2
 8005774:	f883 245e 	strb.w	r2, [r3, #1118]	; 0x45e
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	223b      	movs	r2, #59	; 0x3b
 800577c:	f883 245f 	strb.w	r2, [r3, #1119]	; 0x45f
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	227d      	movs	r2, #125	; 0x7d
 8005784:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2255      	movs	r2, #85	; 0x55
 800578c:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2255      	movs	r2, #85	; 0x55
 8005794:	f883 2462 	strb.w	r2, [r3, #1122]	; 0x462
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	225d      	movs	r2, #93	; 0x5d
 800579c:	f883 2463 	strb.w	r2, [r3, #1123]	; 0x463
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	221b      	movs	r2, #27
 80057a4:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2202      	movs	r2, #2
 80057ac:	f883 2465 	strb.w	r2, [r3, #1125]	; 0x465
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2239      	movs	r2, #57	; 0x39
 80057b4:	f883 2466 	strb.w	r2, [r3, #1126]	; 0x466
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	227d      	movs	r2, #125	; 0x7d
 80057bc:	f883 2467 	strb.w	r2, [r3, #1127]	; 0x467
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2254      	movs	r2, #84	; 0x54
 80057c4:	f883 2468 	strb.w	r2, [r3, #1128]	; 0x468
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2254      	movs	r2, #84	; 0x54
 80057cc:	f883 2469 	strb.w	r2, [r3, #1129]	; 0x469
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	225d      	movs	r2, #93	; 0x5d
 80057d4:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2219      	movs	r2, #25
 80057dc:	f883 246b 	strb.w	r2, [r3, #1131]	; 0x46b
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2239      	movs	r2, #57	; 0x39
 80057e4:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	227d      	movs	r2, #125	; 0x7d
 80057ec:	f883 246f 	strb.w	r2, [r3, #1135]	; 0x46f
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2255      	movs	r2, #85	; 0x55
 80057f4:	f883 2470 	strb.w	r2, [r3, #1136]	; 0x470
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2254      	movs	r2, #84	; 0x54
 80057fc:	f883 2471 	strb.w	r2, [r3, #1137]	; 0x471
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	225c      	movs	r2, #92	; 0x5c
 8005804:	f883 2472 	strb.w	r2, [r3, #1138]	; 0x472
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2218      	movs	r2, #24
 800580c:	f883 2473 	strb.w	r2, [r3, #1139]	; 0x473
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2476 	strb.w	r2, [r3, #1142]	; 0x476
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2245      	movs	r2, #69	; 0x45
 800581c:	f883 2477 	strb.w	r2, [r3, #1143]	; 0x477
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	227c      	movs	r2, #124	; 0x7c
 8005824:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	227c      	movs	r2, #124	; 0x7c
 800582c:	f883 2479 	strb.w	r2, [r3, #1145]	; 0x479
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2241      	movs	r2, #65	; 0x41
 8005834:	f883 247a 	strb.w	r2, [r3, #1146]	; 0x47a
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 247b 	strb.w	r2, [r3, #1147]	; 0x47b
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 247e 	strb.w	r2, [r3, #1150]	; 0x47e
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2203      	movs	r2, #3
 800584c:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2245      	movs	r2, #69	; 0x45
 8005854:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	227d      	movs	r2, #125	; 0x7d
 800585c:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	227d      	movs	r2, #125	; 0x7d
 8005864:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2243      	movs	r2, #67	; 0x43
 800586c:	f883 2483 	strb.w	r2, [r3, #1155]	; 0x483
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2202      	movs	r2, #2
 8005874:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2486 	strb.w	r2, [r3, #1158]	; 0x486
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2245      	movs	r2, #69	; 0x45
 8005884:	f883 2487 	strb.w	r2, [r3, #1159]	; 0x487
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	227d      	movs	r2, #125	; 0x7d
 800588c:	f883 2488 	strb.w	r2, [r3, #1160]	; 0x488
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	227c      	movs	r2, #124	; 0x7c
 8005894:	f883 2489 	strb.w	r2, [r3, #1161]	; 0x489
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2240      	movs	r2, #64	; 0x40
 800589c:	f883 248a 	strb.w	r2, [r3, #1162]	; 0x48a
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2279      	movs	r2, #121	; 0x79
 80058a4:	f883 248e 	strb.w	r2, [r3, #1166]	; 0x48e
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	227d      	movs	r2, #125	; 0x7d
 80058ac:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2216      	movs	r2, #22
 80058b4:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2212      	movs	r2, #18
 80058bc:	f883 2491 	strb.w	r2, [r3, #1169]	; 0x491
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2216      	movs	r2, #22
 80058c4:	f883 2492 	strb.w	r2, [r3, #1170]	; 0x492
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	227d      	movs	r2, #125	; 0x7d
 80058cc:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2279      	movs	r2, #121	; 0x79
 80058d4:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2270      	movs	r2, #112	; 0x70
 80058dc:	f883 2496 	strb.w	r2, [r3, #1174]	; 0x496
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2278      	movs	r2, #120	; 0x78
 80058e4:	f883 2497 	strb.w	r2, [r3, #1175]	; 0x497
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	222b      	movs	r2, #43	; 0x2b
 80058ec:	f883 2498 	strb.w	r2, [r3, #1176]	; 0x498
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	222b      	movs	r2, #43	; 0x2b
 80058f4:	f883 2499 	strb.w	r2, [r3, #1177]	; 0x499
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2278      	movs	r2, #120	; 0x78
 80058fc:	f883 249a 	strb.w	r2, [r3, #1178]	; 0x49a
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2270      	movs	r2, #112	; 0x70
 8005904:	f883 249b 	strb.w	r2, [r3, #1179]	; 0x49b
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2244      	movs	r2, #68	; 0x44
 800590c:	f883 249e 	strb.w	r2, [r3, #1182]	; 0x49e
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	227c      	movs	r2, #124	; 0x7c
 8005914:	f883 249f 	strb.w	r2, [r3, #1183]	; 0x49f
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	227c      	movs	r2, #124	; 0x7c
 800591c:	f883 24a0 	strb.w	r2, [r3, #1184]	; 0x4a0
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2255      	movs	r2, #85	; 0x55
 8005924:	f883 24a1 	strb.w	r2, [r3, #1185]	; 0x4a1
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2255      	movs	r2, #85	; 0x55
 800592c:	f883 24a2 	strb.w	r2, [r3, #1186]	; 0x4a2
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2245      	movs	r2, #69	; 0x45
 8005934:	f883 24a3 	strb.w	r2, [r3, #1187]	; 0x4a3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 24a6 	strb.w	r2, [r3, #1190]	; 0x4a6
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2274      	movs	r2, #116	; 0x74
 8005944:	f883 24a7 	strb.w	r2, [r3, #1191]	; 0x4a7
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2254      	movs	r2, #84	; 0x54
 800594c:	f883 24a8 	strb.w	r2, [r3, #1192]	; 0x4a8
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2254      	movs	r2, #84	; 0x54
 8005954:	f883 24a9 	strb.w	r2, [r3, #1193]	; 0x4a9
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	227c      	movs	r2, #124	; 0x7c
 800595c:	f883 24aa 	strb.w	r2, [r3, #1194]	; 0x4aa
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	227c      	movs	r2, #124	; 0x7c
 8005964:	f883 24ab 	strb.w	r2, [r3, #1195]	; 0x4ab
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2254      	movs	r2, #84	; 0x54
 800596c:	f883 24ac 	strb.w	r2, [r3, #1196]	; 0x4ac
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2254      	movs	r2, #84	; 0x54
 8005974:	f883 24ad 	strb.w	r2, [r3, #1197]	; 0x4ad
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	227c      	movs	r2, #124	; 0x7c
 800597c:	f883 24ae 	strb.w	r2, [r3, #1198]	; 0x4ae
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	227e      	movs	r2, #126	; 0x7e
 8005984:	f883 24af 	strb.w	r2, [r3, #1199]	; 0x4af
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	220b      	movs	r2, #11
 800598c:	f883 24b0 	strb.w	r2, [r3, #1200]	; 0x4b0
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2209      	movs	r2, #9
 8005994:	f883 24b1 	strb.w	r2, [r3, #1201]	; 0x4b1
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	227f      	movs	r2, #127	; 0x7f
 800599c:	f883 24b2 	strb.w	r2, [r3, #1202]	; 0x4b2
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	227f      	movs	r2, #127	; 0x7f
 80059a4:	f883 24b3 	strb.w	r2, [r3, #1203]	; 0x4b3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2249      	movs	r2, #73	; 0x49
 80059ac:	f883 24b4 	strb.w	r2, [r3, #1204]	; 0x4b4
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2232      	movs	r2, #50	; 0x32
 80059b4:	f883 24b6 	strb.w	r2, [r3, #1206]	; 0x4b6
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	227b      	movs	r2, #123	; 0x7b
 80059bc:	f883 24b7 	strb.w	r2, [r3, #1207]	; 0x4b7
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2249      	movs	r2, #73	; 0x49
 80059c4:	f883 24b8 	strb.w	r2, [r3, #1208]	; 0x4b8
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2249      	movs	r2, #73	; 0x49
 80059cc:	f883 24b9 	strb.w	r2, [r3, #1209]	; 0x4b9
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	227b      	movs	r2, #123	; 0x7b
 80059d4:	f883 24ba 	strb.w	r2, [r3, #1210]	; 0x4ba
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2232      	movs	r2, #50	; 0x32
 80059dc:	f883 24bb 	strb.w	r2, [r3, #1211]	; 0x4bb
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2232      	movs	r2, #50	; 0x32
 80059e4:	f883 24be 	strb.w	r2, [r3, #1214]	; 0x4be
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	227a      	movs	r2, #122	; 0x7a
 80059ec:	f883 24bf 	strb.w	r2, [r3, #1215]	; 0x4bf
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2248      	movs	r2, #72	; 0x48
 80059f4:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2248      	movs	r2, #72	; 0x48
 80059fc:	f883 24c1 	strb.w	r2, [r3, #1217]	; 0x4c1
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	227a      	movs	r2, #122	; 0x7a
 8005a04:	f883 24c2 	strb.w	r2, [r3, #1218]	; 0x4c2
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2232      	movs	r2, #50	; 0x32
 8005a0c:	f883 24c3 	strb.w	r2, [r3, #1219]	; 0x4c3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2232      	movs	r2, #50	; 0x32
 8005a14:	f883 24c6 	strb.w	r2, [r3, #1222]	; 0x4c6
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	227a      	movs	r2, #122	; 0x7a
 8005a1c:	f883 24c7 	strb.w	r2, [r3, #1223]	; 0x4c7
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	224a      	movs	r2, #74	; 0x4a
 8005a24:	f883 24c8 	strb.w	r2, [r3, #1224]	; 0x4c8
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2248      	movs	r2, #72	; 0x48
 8005a2c:	f883 24c9 	strb.w	r2, [r3, #1225]	; 0x4c9
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2278      	movs	r2, #120	; 0x78
 8005a34:	f883 24ca 	strb.w	r2, [r3, #1226]	; 0x4ca
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2230      	movs	r2, #48	; 0x30
 8005a3c:	f883 24cb 	strb.w	r2, [r3, #1227]	; 0x4cb
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	223a      	movs	r2, #58	; 0x3a
 8005a44:	f883 24ce 	strb.w	r2, [r3, #1230]	; 0x4ce
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	227b      	movs	r2, #123	; 0x7b
 8005a4c:	f883 24cf 	strb.w	r2, [r3, #1231]	; 0x4cf
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2241      	movs	r2, #65	; 0x41
 8005a54:	f883 24d0 	strb.w	r2, [r3, #1232]	; 0x4d0
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2241      	movs	r2, #65	; 0x41
 8005a5c:	f883 24d1 	strb.w	r2, [r3, #1233]	; 0x4d1
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	227b      	movs	r2, #123	; 0x7b
 8005a64:	f883 24d2 	strb.w	r2, [r3, #1234]	; 0x4d2
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	227a      	movs	r2, #122	; 0x7a
 8005a6c:	f883 24d3 	strb.w	r2, [r3, #1235]	; 0x4d3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2240      	movs	r2, #64	; 0x40
 8005a74:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	223a      	movs	r2, #58	; 0x3a
 8005a7c:	f883 24d6 	strb.w	r2, [r3, #1238]	; 0x4d6
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	227a      	movs	r2, #122	; 0x7a
 8005a84:	f883 24d7 	strb.w	r2, [r3, #1239]	; 0x4d7
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2242      	movs	r2, #66	; 0x42
 8005a8c:	f883 24d8 	strb.w	r2, [r3, #1240]	; 0x4d8
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2240      	movs	r2, #64	; 0x40
 8005a94:	f883 24d9 	strb.w	r2, [r3, #1241]	; 0x4d9
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2278      	movs	r2, #120	; 0x78
 8005a9c:	f883 24da 	strb.w	r2, [r3, #1242]	; 0x4da
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2278      	movs	r2, #120	; 0x78
 8005aa4:	f883 24db 	strb.w	r2, [r3, #1243]	; 0x4db
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2240      	movs	r2, #64	; 0x40
 8005aac:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	229a      	movs	r2, #154	; 0x9a
 8005ab4:	f883 24de 	strb.w	r2, [r3, #1246]	; 0x4de
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	22ba      	movs	r2, #186	; 0xba
 8005abc:	f883 24df 	strb.w	r2, [r3, #1247]	; 0x4df
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	22a0      	movs	r2, #160	; 0xa0
 8005ac4:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	22a0      	movs	r2, #160	; 0xa0
 8005acc:	f883 24e1 	strb.w	r2, [r3, #1249]	; 0x4e1
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	22fa      	movs	r2, #250	; 0xfa
 8005ad4:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	227a      	movs	r2, #122	; 0x7a
 8005adc:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 24e6 	strb.w	r2, [r3, #1254]	; 0x4e6
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2219      	movs	r2, #25
 8005aec:	f883 24e7 	strb.w	r2, [r3, #1255]	; 0x4e7
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	223c      	movs	r2, #60	; 0x3c
 8005af4:	f883 24e8 	strb.w	r2, [r3, #1256]	; 0x4e8
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2266      	movs	r2, #102	; 0x66
 8005afc:	f883 24e9 	strb.w	r2, [r3, #1257]	; 0x4e9
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2266      	movs	r2, #102	; 0x66
 8005b04:	f883 24ea 	strb.w	r2, [r3, #1258]	; 0x4ea
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	223c      	movs	r2, #60	; 0x3c
 8005b0c:	f883 24eb 	strb.w	r2, [r3, #1259]	; 0x4eb
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2219      	movs	r2, #25
 8005b14:	f883 24ec 	strb.w	r2, [r3, #1260]	; 0x4ec
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 24ed 	strb.w	r2, [r3, #1261]	; 0x4ed
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	223d      	movs	r2, #61	; 0x3d
 8005b24:	f883 24ee 	strb.w	r2, [r3, #1262]	; 0x4ee
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	227d      	movs	r2, #125	; 0x7d
 8005b2c:	f883 24ef 	strb.w	r2, [r3, #1263]	; 0x4ef
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2240      	movs	r2, #64	; 0x40
 8005b34:	f883 24f0 	strb.w	r2, [r3, #1264]	; 0x4f0
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2240      	movs	r2, #64	; 0x40
 8005b3c:	f883 24f1 	strb.w	r2, [r3, #1265]	; 0x4f1
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	227d      	movs	r2, #125	; 0x7d
 8005b44:	f883 24f2 	strb.w	r2, [r3, #1266]	; 0x4f2
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	223d      	movs	r2, #61	; 0x3d
 8005b4c:	f883 24f3 	strb.w	r2, [r3, #1267]	; 0x4f3
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2218      	movs	r2, #24
 8005b54:	f883 24f6 	strb.w	r2, [r3, #1270]	; 0x4f6
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	223c      	movs	r2, #60	; 0x3c
 8005b5c:	f883 24f7 	strb.w	r2, [r3, #1271]	; 0x4f7
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2224      	movs	r2, #36	; 0x24
 8005b64:	f883 24f8 	strb.w	r2, [r3, #1272]	; 0x4f8
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	22e7      	movs	r2, #231	; 0xe7
 8005b6c:	f883 24f9 	strb.w	r2, [r3, #1273]	; 0x4f9
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	22e7      	movs	r2, #231	; 0xe7
 8005b74:	f883 24fa 	strb.w	r2, [r3, #1274]	; 0x4fa
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2224      	movs	r2, #36	; 0x24
 8005b7c:	f883 24fb 	strb.w	r2, [r3, #1275]	; 0x4fb
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2224      	movs	r2, #36	; 0x24
 8005b84:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2268      	movs	r2, #104	; 0x68
 8005b8c:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	227e      	movs	r2, #126	; 0x7e
 8005b94:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	227f      	movs	r2, #127	; 0x7f
 8005b9c:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2249      	movs	r2, #73	; 0x49
 8005ba4:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2243      	movs	r2, #67	; 0x43
 8005bac:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2266      	movs	r2, #102	; 0x66
 8005bb4:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	222b      	movs	r2, #43	; 0x2b
 8005bc4:	f883 2506 	strb.w	r2, [r3, #1286]	; 0x506
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	222f      	movs	r2, #47	; 0x2f
 8005bcc:	f883 2507 	strb.w	r2, [r3, #1287]	; 0x507
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	22fc      	movs	r2, #252	; 0xfc
 8005bd4:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	22fc      	movs	r2, #252	; 0xfc
 8005bdc:	f883 2509 	strb.w	r2, [r3, #1289]	; 0x509
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	222f      	movs	r2, #47	; 0x2f
 8005be4:	f883 250a 	strb.w	r2, [r3, #1290]	; 0x50a
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	222b      	movs	r2, #43	; 0x2b
 8005bec:	f883 250b 	strb.w	r2, [r3, #1291]	; 0x50b
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	22ff      	movs	r2, #255	; 0xff
 8005bf4:	f883 250e 	strb.w	r2, [r3, #1294]	; 0x50e
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	22ff      	movs	r2, #255	; 0xff
 8005bfc:	f883 250f 	strb.w	r2, [r3, #1295]	; 0x50f
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2209      	movs	r2, #9
 8005c04:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2209      	movs	r2, #9
 8005c0c:	f883 2511 	strb.w	r2, [r3, #1297]	; 0x511
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	222f      	movs	r2, #47	; 0x2f
 8005c14:	f883 2512 	strb.w	r2, [r3, #1298]	; 0x512
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	22f6      	movs	r2, #246	; 0xf6
 8005c1c:	f883 2513 	strb.w	r2, [r3, #1299]	; 0x513
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	22f8      	movs	r2, #248	; 0xf8
 8005c24:	f883 2514 	strb.w	r2, [r3, #1300]	; 0x514
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	22a0      	movs	r2, #160	; 0xa0
 8005c2c:	f883 2515 	strb.w	r2, [r3, #1301]	; 0x515
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2240      	movs	r2, #64	; 0x40
 8005c34:	f883 2516 	strb.w	r2, [r3, #1302]	; 0x516
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	22c0      	movs	r2, #192	; 0xc0
 8005c3c:	f883 2517 	strb.w	r2, [r3, #1303]	; 0x517
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2288      	movs	r2, #136	; 0x88
 8005c44:	f883 2518 	strb.w	r2, [r3, #1304]	; 0x518
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	22fe      	movs	r2, #254	; 0xfe
 8005c4c:	f883 2519 	strb.w	r2, [r3, #1305]	; 0x519
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	227f      	movs	r2, #127	; 0x7f
 8005c54:	f883 251a 	strb.w	r2, [r3, #1306]	; 0x51a
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2209      	movs	r2, #9
 8005c5c:	f883 251b 	strb.w	r2, [r3, #1307]	; 0x51b
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2203      	movs	r2, #3
 8005c64:	f883 251c 	strb.w	r2, [r3, #1308]	; 0x51c
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 251d 	strb.w	r2, [r3, #1309]	; 0x51d
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2220      	movs	r2, #32
 8005c74:	f883 251e 	strb.w	r2, [r3, #1310]	; 0x51e
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2274      	movs	r2, #116	; 0x74
 8005c7c:	f883 251f 	strb.w	r2, [r3, #1311]	; 0x51f
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2254      	movs	r2, #84	; 0x54
 8005c84:	f883 2520 	strb.w	r2, [r3, #1312]	; 0x520
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2255      	movs	r2, #85	; 0x55
 8005c8c:	f883 2521 	strb.w	r2, [r3, #1313]	; 0x521
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	227d      	movs	r2, #125	; 0x7d
 8005c94:	f883 2522 	strb.w	r2, [r3, #1314]	; 0x522
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2279      	movs	r2, #121	; 0x79
 8005c9c:	f883 2523 	strb.w	r2, [r3, #1315]	; 0x523
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2240      	movs	r2, #64	; 0x40
 8005ca4:	f883 2524 	strb.w	r2, [r3, #1316]	; 0x524
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2244      	movs	r2, #68	; 0x44
 8005cac:	f883 2527 	strb.w	r2, [r3, #1319]	; 0x527
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	227d      	movs	r2, #125	; 0x7d
 8005cb4:	f883 2528 	strb.w	r2, [r3, #1320]	; 0x528
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	227d      	movs	r2, #125	; 0x7d
 8005cbc:	f883 2529 	strb.w	r2, [r3, #1321]	; 0x529
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2241      	movs	r2, #65	; 0x41
 8005cc4:	f883 252a 	strb.w	r2, [r3, #1322]	; 0x52a
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2230      	movs	r2, #48	; 0x30
 8005ccc:	f883 252e 	strb.w	r2, [r3, #1326]	; 0x52e
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2278      	movs	r2, #120	; 0x78
 8005cd4:	f883 252f 	strb.w	r2, [r3, #1327]	; 0x52f
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2248      	movs	r2, #72	; 0x48
 8005cdc:	f883 2530 	strb.w	r2, [r3, #1328]	; 0x530
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	224a      	movs	r2, #74	; 0x4a
 8005ce4:	f883 2531 	strb.w	r2, [r3, #1329]	; 0x531
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	227a      	movs	r2, #122	; 0x7a
 8005cec:	f883 2532 	strb.w	r2, [r3, #1330]	; 0x532
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2232      	movs	r2, #50	; 0x32
 8005cf4:	f883 2533 	strb.w	r2, [r3, #1331]	; 0x533
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2238      	movs	r2, #56	; 0x38
 8005cfc:	f883 2536 	strb.w	r2, [r3, #1334]	; 0x536
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2278      	movs	r2, #120	; 0x78
 8005d04:	f883 2537 	strb.w	r2, [r3, #1335]	; 0x537
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2240      	movs	r2, #64	; 0x40
 8005d0c:	f883 2538 	strb.w	r2, [r3, #1336]	; 0x538
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2242      	movs	r2, #66	; 0x42
 8005d14:	f883 2539 	strb.w	r2, [r3, #1337]	; 0x539
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	227a      	movs	r2, #122	; 0x7a
 8005d1c:	f883 253a 	strb.w	r2, [r3, #1338]	; 0x53a
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	227a      	movs	r2, #122	; 0x7a
 8005d24:	f883 253b 	strb.w	r2, [r3, #1339]	; 0x53b
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2240      	movs	r2, #64	; 0x40
 8005d2c:	f883 253c 	strb.w	r2, [r3, #1340]	; 0x53c
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	227a      	movs	r2, #122	; 0x7a
 8005d34:	f883 253e 	strb.w	r2, [r3, #1342]	; 0x53e
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	227a      	movs	r2, #122	; 0x7a
 8005d3c:	f883 253f 	strb.w	r2, [r3, #1343]	; 0x53f
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	220a      	movs	r2, #10
 8005d44:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	220a      	movs	r2, #10
 8005d4c:	f883 2541 	strb.w	r2, [r3, #1345]	; 0x541
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	227a      	movs	r2, #122	; 0x7a
 8005d54:	f883 2542 	strb.w	r2, [r3, #1346]	; 0x542
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2270      	movs	r2, #112	; 0x70
 8005d5c:	f883 2543 	strb.w	r2, [r3, #1347]	; 0x543
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	227d      	movs	r2, #125	; 0x7d
 8005d64:	f883 2546 	strb.w	r2, [r3, #1350]	; 0x546
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	227d      	movs	r2, #125	; 0x7d
 8005d6c:	f883 2547 	strb.w	r2, [r3, #1351]	; 0x547
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2219      	movs	r2, #25
 8005d74:	f883 2548 	strb.w	r2, [r3, #1352]	; 0x548
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2231      	movs	r2, #49	; 0x31
 8005d7c:	f883 2549 	strb.w	r2, [r3, #1353]	; 0x549
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	227d      	movs	r2, #125	; 0x7d
 8005d84:	f883 254a 	strb.w	r2, [r3, #1354]	; 0x54a
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	227d      	movs	r2, #125	; 0x7d
 8005d8c:	f883 254b 	strb.w	r2, [r3, #1355]	; 0x54b
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2226      	movs	r2, #38	; 0x26
 8005d94:	f883 254f 	strb.w	r2, [r3, #1359]	; 0x54f
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	222f      	movs	r2, #47	; 0x2f
 8005d9c:	f883 2550 	strb.w	r2, [r3, #1360]	; 0x550
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2229      	movs	r2, #41	; 0x29
 8005da4:	f883 2551 	strb.w	r2, [r3, #1361]	; 0x551
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	222f      	movs	r2, #47	; 0x2f
 8005dac:	f883 2552 	strb.w	r2, [r3, #1362]	; 0x552
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	222f      	movs	r2, #47	; 0x2f
 8005db4:	f883 2553 	strb.w	r2, [r3, #1363]	; 0x553
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2228      	movs	r2, #40	; 0x28
 8005dbc:	f883 2554 	strb.w	r2, [r3, #1364]	; 0x554
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2226      	movs	r2, #38	; 0x26
 8005dc4:	f883 2557 	strb.w	r2, [r3, #1367]	; 0x557
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	222f      	movs	r2, #47	; 0x2f
 8005dcc:	f883 2558 	strb.w	r2, [r3, #1368]	; 0x558
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2229      	movs	r2, #41	; 0x29
 8005dd4:	f883 2559 	strb.w	r2, [r3, #1369]	; 0x559
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	222f      	movs	r2, #47	; 0x2f
 8005ddc:	f883 255a 	strb.w	r2, [r3, #1370]	; 0x55a
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2226      	movs	r2, #38	; 0x26
 8005de4:	f883 255b 	strb.w	r2, [r3, #1371]	; 0x55b
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2230      	movs	r2, #48	; 0x30
 8005dec:	f883 255e 	strb.w	r2, [r3, #1374]	; 0x55e
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2278      	movs	r2, #120	; 0x78
 8005df4:	f883 255f 	strb.w	r2, [r3, #1375]	; 0x55f
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	224d      	movs	r2, #77	; 0x4d
 8005dfc:	f883 2560 	strb.w	r2, [r3, #1376]	; 0x560
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2245      	movs	r2, #69	; 0x45
 8005e04:	f883 2561 	strb.w	r2, [r3, #1377]	; 0x561
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2260      	movs	r2, #96	; 0x60
 8005e0c:	f883 2562 	strb.w	r2, [r3, #1378]	; 0x562
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2220      	movs	r2, #32
 8005e14:	f883 2563 	strb.w	r2, [r3, #1379]	; 0x563
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2238      	movs	r2, #56	; 0x38
 8005e1c:	f883 2566 	strb.w	r2, [r3, #1382]	; 0x566
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2238      	movs	r2, #56	; 0x38
 8005e24:	f883 2567 	strb.w	r2, [r3, #1383]	; 0x567
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2208      	movs	r2, #8
 8005e2c:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2208      	movs	r2, #8
 8005e34:	f883 2569 	strb.w	r2, [r3, #1385]	; 0x569
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2208      	movs	r2, #8
 8005e3c:	f883 256a 	strb.w	r2, [r3, #1386]	; 0x56a
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2208      	movs	r2, #8
 8005e44:	f883 256b 	strb.w	r2, [r3, #1387]	; 0x56b
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2208      	movs	r2, #8
 8005e4c:	f883 256e 	strb.w	r2, [r3, #1390]	; 0x56e
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2208      	movs	r2, #8
 8005e54:	f883 256f 	strb.w	r2, [r3, #1391]	; 0x56f
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2208      	movs	r2, #8
 8005e5c:	f883 2570 	strb.w	r2, [r3, #1392]	; 0x570
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2208      	movs	r2, #8
 8005e64:	f883 2571 	strb.w	r2, [r3, #1393]	; 0x571
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2238      	movs	r2, #56	; 0x38
 8005e6c:	f883 2572 	strb.w	r2, [r3, #1394]	; 0x572
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2238      	movs	r2, #56	; 0x38
 8005e74:	f883 2573 	strb.w	r2, [r3, #1395]	; 0x573
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	224f      	movs	r2, #79	; 0x4f
 8005e7c:	f883 2576 	strb.w	r2, [r3, #1398]	; 0x576
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	226f      	movs	r2, #111	; 0x6f
 8005e84:	f883 2577 	strb.w	r2, [r3, #1399]	; 0x577
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2230      	movs	r2, #48	; 0x30
 8005e8c:	f883 2578 	strb.w	r2, [r3, #1400]	; 0x578
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2218      	movs	r2, #24
 8005e94:	f883 2579 	strb.w	r2, [r3, #1401]	; 0x579
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	22cc      	movs	r2, #204	; 0xcc
 8005e9c:	f883 257a 	strb.w	r2, [r3, #1402]	; 0x57a
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	22ee      	movs	r2, #238	; 0xee
 8005ea4:	f883 257b 	strb.w	r2, [r3, #1403]	; 0x57b
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	22bb      	movs	r2, #187	; 0xbb
 8005eac:	f883 257c 	strb.w	r2, [r3, #1404]	; 0x57c
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2291      	movs	r2, #145	; 0x91
 8005eb4:	f883 257d 	strb.w	r2, [r3, #1405]	; 0x57d
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	224f      	movs	r2, #79	; 0x4f
 8005ebc:	f883 257e 	strb.w	r2, [r3, #1406]	; 0x57e
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	226f      	movs	r2, #111	; 0x6f
 8005ec4:	f883 257f 	strb.w	r2, [r3, #1407]	; 0x57f
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2230      	movs	r2, #48	; 0x30
 8005ecc:	f883 2580 	strb.w	r2, [r3, #1408]	; 0x580
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2218      	movs	r2, #24
 8005ed4:	f883 2581 	strb.w	r2, [r3, #1409]	; 0x581
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	226c      	movs	r2, #108	; 0x6c
 8005edc:	f883 2582 	strb.w	r2, [r3, #1410]	; 0x582
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2276      	movs	r2, #118	; 0x76
 8005ee4:	f883 2583 	strb.w	r2, [r3, #1411]	; 0x583
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	22fb      	movs	r2, #251	; 0xfb
 8005eec:	f883 2584 	strb.w	r2, [r3, #1412]	; 0x584
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	22f9      	movs	r2, #249	; 0xf9
 8005ef4:	f883 2585 	strb.w	r2, [r3, #1413]	; 0x585
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	227b      	movs	r2, #123	; 0x7b
 8005efc:	f883 2589 	strb.w	r2, [r3, #1417]	; 0x589
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	227b      	movs	r2, #123	; 0x7b
 8005f04:	f883 258a 	strb.w	r2, [r3, #1418]	; 0x58a
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2208      	movs	r2, #8
 8005f0c:	f883 258e 	strb.w	r2, [r3, #1422]	; 0x58e
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	221c      	movs	r2, #28
 8005f14:	f883 258f 	strb.w	r2, [r3, #1423]	; 0x58f
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2236      	movs	r2, #54	; 0x36
 8005f1c:	f883 2590 	strb.w	r2, [r3, #1424]	; 0x590
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2222      	movs	r2, #34	; 0x22
 8005f24:	f883 2591 	strb.w	r2, [r3, #1425]	; 0x591
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2208      	movs	r2, #8
 8005f2c:	f883 2592 	strb.w	r2, [r3, #1426]	; 0x592
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	221c      	movs	r2, #28
 8005f34:	f883 2593 	strb.w	r2, [r3, #1427]	; 0x593
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2236      	movs	r2, #54	; 0x36
 8005f3c:	f883 2594 	strb.w	r2, [r3, #1428]	; 0x594
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2222      	movs	r2, #34	; 0x22
 8005f44:	f883 2595 	strb.w	r2, [r3, #1429]	; 0x595
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2222      	movs	r2, #34	; 0x22
 8005f4c:	f883 2596 	strb.w	r2, [r3, #1430]	; 0x596
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2236      	movs	r2, #54	; 0x36
 8005f54:	f883 2597 	strb.w	r2, [r3, #1431]	; 0x597
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	221c      	movs	r2, #28
 8005f5c:	f883 2598 	strb.w	r2, [r3, #1432]	; 0x598
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2208      	movs	r2, #8
 8005f64:	f883 2599 	strb.w	r2, [r3, #1433]	; 0x599
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2222      	movs	r2, #34	; 0x22
 8005f6c:	f883 259a 	strb.w	r2, [r3, #1434]	; 0x59a
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2236      	movs	r2, #54	; 0x36
 8005f74:	f883 259b 	strb.w	r2, [r3, #1435]	; 0x59b
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	221c      	movs	r2, #28
 8005f7c:	f883 259c 	strb.w	r2, [r3, #1436]	; 0x59c
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2208      	movs	r2, #8
 8005f84:	f883 259d 	strb.w	r2, [r3, #1437]	; 0x59d
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	22aa      	movs	r2, #170	; 0xaa
 8005f8c:	f883 259e 	strb.w	r2, [r3, #1438]	; 0x59e
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2255      	movs	r2, #85	; 0x55
 8005f94:	f883 25a0 	strb.w	r2, [r3, #1440]	; 0x5a0
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	22aa      	movs	r2, #170	; 0xaa
 8005f9c:	f883 25a2 	strb.w	r2, [r3, #1442]	; 0x5a2
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2255      	movs	r2, #85	; 0x55
 8005fa4:	f883 25a4 	strb.w	r2, [r3, #1444]	; 0x5a4
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	22aa      	movs	r2, #170	; 0xaa
 8005fac:	f883 25a6 	strb.w	r2, [r3, #1446]	; 0x5a6
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2255      	movs	r2, #85	; 0x55
 8005fb4:	f883 25a7 	strb.w	r2, [r3, #1447]	; 0x5a7
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	22aa      	movs	r2, #170	; 0xaa
 8005fbc:	f883 25a8 	strb.w	r2, [r3, #1448]	; 0x5a8
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2255      	movs	r2, #85	; 0x55
 8005fc4:	f883 25a9 	strb.w	r2, [r3, #1449]	; 0x5a9
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	22aa      	movs	r2, #170	; 0xaa
 8005fcc:	f883 25aa 	strb.w	r2, [r3, #1450]	; 0x5aa
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2255      	movs	r2, #85	; 0x55
 8005fd4:	f883 25ab 	strb.w	r2, [r3, #1451]	; 0x5ab
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	22aa      	movs	r2, #170	; 0xaa
 8005fdc:	f883 25ac 	strb.w	r2, [r3, #1452]	; 0x5ac
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2255      	movs	r2, #85	; 0x55
 8005fe4:	f883 25ad 	strb.w	r2, [r3, #1453]	; 0x5ad
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	22dd      	movs	r2, #221	; 0xdd
 8005fec:	f883 25ae 	strb.w	r2, [r3, #1454]	; 0x5ae
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	22ff      	movs	r2, #255	; 0xff
 8005ff4:	f883 25af 	strb.w	r2, [r3, #1455]	; 0x5af
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	22aa      	movs	r2, #170	; 0xaa
 8005ffc:	f883 25b0 	strb.w	r2, [r3, #1456]	; 0x5b0
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2277      	movs	r2, #119	; 0x77
 8006004:	f883 25b1 	strb.w	r2, [r3, #1457]	; 0x5b1
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	22dd      	movs	r2, #221	; 0xdd
 800600c:	f883 25b2 	strb.w	r2, [r3, #1458]	; 0x5b2
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	22aa      	movs	r2, #170	; 0xaa
 8006014:	f883 25b3 	strb.w	r2, [r3, #1459]	; 0x5b3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	22ff      	movs	r2, #255	; 0xff
 800601c:	f883 25b4 	strb.w	r2, [r3, #1460]	; 0x5b4
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2277      	movs	r2, #119	; 0x77
 8006024:	f883 25b5 	strb.w	r2, [r3, #1461]	; 0x5b5
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	22ff      	movs	r2, #255	; 0xff
 800602c:	f883 25b9 	strb.w	r2, [r3, #1465]	; 0x5b9
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	22ff      	movs	r2, #255	; 0xff
 8006034:	f883 25ba 	strb.w	r2, [r3, #1466]	; 0x5ba
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2210      	movs	r2, #16
 800603c:	f883 25be 	strb.w	r2, [r3, #1470]	; 0x5be
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2210      	movs	r2, #16
 8006044:	f883 25bf 	strb.w	r2, [r3, #1471]	; 0x5bf
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2210      	movs	r2, #16
 800604c:	f883 25c0 	strb.w	r2, [r3, #1472]	; 0x5c0
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	22ff      	movs	r2, #255	; 0xff
 8006054:	f883 25c1 	strb.w	r2, [r3, #1473]	; 0x5c1
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	22ff      	movs	r2, #255	; 0xff
 800605c:	f883 25c2 	strb.w	r2, [r3, #1474]	; 0x5c2
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2214      	movs	r2, #20
 8006064:	f883 25c6 	strb.w	r2, [r3, #1478]	; 0x5c6
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2214      	movs	r2, #20
 800606c:	f883 25c7 	strb.w	r2, [r3, #1479]	; 0x5c7
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2214      	movs	r2, #20
 8006074:	f883 25c8 	strb.w	r2, [r3, #1480]	; 0x5c8
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	22ff      	movs	r2, #255	; 0xff
 800607c:	f883 25c9 	strb.w	r2, [r3, #1481]	; 0x5c9
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	22ff      	movs	r2, #255	; 0xff
 8006084:	f883 25ca 	strb.w	r2, [r3, #1482]	; 0x5ca
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2210      	movs	r2, #16
 800608c:	f883 25ce 	strb.w	r2, [r3, #1486]	; 0x5ce
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2210      	movs	r2, #16
 8006094:	f883 25cf 	strb.w	r2, [r3, #1487]	; 0x5cf
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	22ff      	movs	r2, #255	; 0xff
 800609c:	f883 25d0 	strb.w	r2, [r3, #1488]	; 0x5d0
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	22ff      	movs	r2, #255	; 0xff
 80060a4:	f883 25d1 	strb.w	r2, [r3, #1489]	; 0x5d1
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	22ff      	movs	r2, #255	; 0xff
 80060ac:	f883 25d3 	strb.w	r2, [r3, #1491]	; 0x5d3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	22ff      	movs	r2, #255	; 0xff
 80060b4:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2210      	movs	r2, #16
 80060bc:	f883 25d6 	strb.w	r2, [r3, #1494]	; 0x5d6
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2210      	movs	r2, #16
 80060c4:	f883 25d7 	strb.w	r2, [r3, #1495]	; 0x5d7
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	22f0      	movs	r2, #240	; 0xf0
 80060cc:	f883 25d8 	strb.w	r2, [r3, #1496]	; 0x5d8
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	22f0      	movs	r2, #240	; 0xf0
 80060d4:	f883 25d9 	strb.w	r2, [r3, #1497]	; 0x5d9
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2210      	movs	r2, #16
 80060dc:	f883 25da 	strb.w	r2, [r3, #1498]	; 0x5da
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	22f0      	movs	r2, #240	; 0xf0
 80060e4:	f883 25db 	strb.w	r2, [r3, #1499]	; 0x5db
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	22f0      	movs	r2, #240	; 0xf0
 80060ec:	f883 25dc 	strb.w	r2, [r3, #1500]	; 0x5dc
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2214      	movs	r2, #20
 80060f4:	f883 25de 	strb.w	r2, [r3, #1502]	; 0x5de
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2214      	movs	r2, #20
 80060fc:	f883 25df 	strb.w	r2, [r3, #1503]	; 0x5df
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2214      	movs	r2, #20
 8006104:	f883 25e0 	strb.w	r2, [r3, #1504]	; 0x5e0
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	22fc      	movs	r2, #252	; 0xfc
 800610c:	f883 25e1 	strb.w	r2, [r3, #1505]	; 0x5e1
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	22fc      	movs	r2, #252	; 0xfc
 8006114:	f883 25e2 	strb.w	r2, [r3, #1506]	; 0x5e2
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2214      	movs	r2, #20
 800611c:	f883 25e6 	strb.w	r2, [r3, #1510]	; 0x5e6
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2214      	movs	r2, #20
 8006124:	f883 25e7 	strb.w	r2, [r3, #1511]	; 0x5e7
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	22f7      	movs	r2, #247	; 0xf7
 800612c:	f883 25e8 	strb.w	r2, [r3, #1512]	; 0x5e8
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	22f7      	movs	r2, #247	; 0xf7
 8006134:	f883 25e9 	strb.w	r2, [r3, #1513]	; 0x5e9
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	22ff      	movs	r2, #255	; 0xff
 800613c:	f883 25eb 	strb.w	r2, [r3, #1515]	; 0x5eb
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	22ff      	movs	r2, #255	; 0xff
 8006144:	f883 25ec 	strb.w	r2, [r3, #1516]	; 0x5ec
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	22ff      	movs	r2, #255	; 0xff
 800614c:	f883 25f0 	strb.w	r2, [r3, #1520]	; 0x5f0
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	22ff      	movs	r2, #255	; 0xff
 8006154:	f883 25f1 	strb.w	r2, [r3, #1521]	; 0x5f1
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	22ff      	movs	r2, #255	; 0xff
 800615c:	f883 25f3 	strb.w	r2, [r3, #1523]	; 0x5f3
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	22ff      	movs	r2, #255	; 0xff
 8006164:	f883 25f4 	strb.w	r2, [r3, #1524]	; 0x5f4
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2214      	movs	r2, #20
 800616c:	f883 25f6 	strb.w	r2, [r3, #1526]	; 0x5f6
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2214      	movs	r2, #20
 8006174:	f883 25f7 	strb.w	r2, [r3, #1527]	; 0x5f7
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	22f4      	movs	r2, #244	; 0xf4
 800617c:	f883 25f8 	strb.w	r2, [r3, #1528]	; 0x5f8
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	22f4      	movs	r2, #244	; 0xf4
 8006184:	f883 25f9 	strb.w	r2, [r3, #1529]	; 0x5f9
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2204      	movs	r2, #4
 800618c:	f883 25fa 	strb.w	r2, [r3, #1530]	; 0x5fa
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	22fc      	movs	r2, #252	; 0xfc
 8006194:	f883 25fb 	strb.w	r2, [r3, #1531]	; 0x5fb
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	22fc      	movs	r2, #252	; 0xfc
 800619c:	f883 25fc 	strb.w	r2, [r3, #1532]	; 0x5fc
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2214      	movs	r2, #20
 80061a4:	f883 25fe 	strb.w	r2, [r3, #1534]	; 0x5fe
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2214      	movs	r2, #20
 80061ac:	f883 25ff 	strb.w	r2, [r3, #1535]	; 0x5ff
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2217      	movs	r2, #23
 80061b4:	f883 2600 	strb.w	r2, [r3, #1536]	; 0x600
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2217      	movs	r2, #23
 80061bc:	f883 2601 	strb.w	r2, [r3, #1537]	; 0x601
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2210      	movs	r2, #16
 80061c4:	f883 2602 	strb.w	r2, [r3, #1538]	; 0x602
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	221f      	movs	r2, #31
 80061cc:	f883 2603 	strb.w	r2, [r3, #1539]	; 0x603
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	221f      	movs	r2, #31
 80061d4:	f883 2604 	strb.w	r2, [r3, #1540]	; 0x604
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2210      	movs	r2, #16
 80061dc:	f883 2606 	strb.w	r2, [r3, #1542]	; 0x606
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2210      	movs	r2, #16
 80061e4:	f883 2607 	strb.w	r2, [r3, #1543]	; 0x607
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	221f      	movs	r2, #31
 80061ec:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	221f      	movs	r2, #31
 80061f4:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2210      	movs	r2, #16
 80061fc:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	221f      	movs	r2, #31
 8006204:	f883 260b 	strb.w	r2, [r3, #1547]	; 0x60b
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	221f      	movs	r2, #31
 800620c:	f883 260c 	strb.w	r2, [r3, #1548]	; 0x60c
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2214      	movs	r2, #20
 8006214:	f883 260e 	strb.w	r2, [r3, #1550]	; 0x60e
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2214      	movs	r2, #20
 800621c:	f883 260f 	strb.w	r2, [r3, #1551]	; 0x60f
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2214      	movs	r2, #20
 8006224:	f883 2610 	strb.w	r2, [r3, #1552]	; 0x610
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	221f      	movs	r2, #31
 800622c:	f883 2611 	strb.w	r2, [r3, #1553]	; 0x611
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	221f      	movs	r2, #31
 8006234:	f883 2612 	strb.w	r2, [r3, #1554]	; 0x612
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2210      	movs	r2, #16
 800623c:	f883 2616 	strb.w	r2, [r3, #1558]	; 0x616
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2210      	movs	r2, #16
 8006244:	f883 2617 	strb.w	r2, [r3, #1559]	; 0x617
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2210      	movs	r2, #16
 800624c:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	22f0      	movs	r2, #240	; 0xf0
 8006254:	f883 2619 	strb.w	r2, [r3, #1561]	; 0x619
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	22f0      	movs	r2, #240	; 0xf0
 800625c:	f883 261a 	strb.w	r2, [r3, #1562]	; 0x61a
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	221f      	movs	r2, #31
 8006264:	f883 2621 	strb.w	r2, [r3, #1569]	; 0x621
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	221f      	movs	r2, #31
 800626c:	f883 2622 	strb.w	r2, [r3, #1570]	; 0x622
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2210      	movs	r2, #16
 8006274:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2210      	movs	r2, #16
 800627c:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2210      	movs	r2, #16
 8006284:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2210      	movs	r2, #16
 800628c:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2210      	movs	r2, #16
 8006294:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2210      	movs	r2, #16
 800629c:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	221f      	movs	r2, #31
 80062a4:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	221f      	movs	r2, #31
 80062ac:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2210      	movs	r2, #16
 80062b4:	f883 262b 	strb.w	r2, [r3, #1579]	; 0x62b
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2210      	movs	r2, #16
 80062bc:	f883 262c 	strb.w	r2, [r3, #1580]	; 0x62c
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2210      	movs	r2, #16
 80062c4:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2210      	movs	r2, #16
 80062cc:	f883 262e 	strb.w	r2, [r3, #1582]	; 0x62e
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2210      	movs	r2, #16
 80062d4:	f883 262f 	strb.w	r2, [r3, #1583]	; 0x62f
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2210      	movs	r2, #16
 80062dc:	f883 2630 	strb.w	r2, [r3, #1584]	; 0x630
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	22f0      	movs	r2, #240	; 0xf0
 80062e4:	f883 2631 	strb.w	r2, [r3, #1585]	; 0x631
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	22f0      	movs	r2, #240	; 0xf0
 80062ec:	f883 2632 	strb.w	r2, [r3, #1586]	; 0x632
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2210      	movs	r2, #16
 80062f4:	f883 2633 	strb.w	r2, [r3, #1587]	; 0x633
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2210      	movs	r2, #16
 80062fc:	f883 2634 	strb.w	r2, [r3, #1588]	; 0x634
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2210      	movs	r2, #16
 8006304:	f883 2635 	strb.w	r2, [r3, #1589]	; 0x635
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	22ff      	movs	r2, #255	; 0xff
 800630c:	f883 2639 	strb.w	r2, [r3, #1593]	; 0x639
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	22ff      	movs	r2, #255	; 0xff
 8006314:	f883 263a 	strb.w	r2, [r3, #1594]	; 0x63a
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2210      	movs	r2, #16
 800631c:	f883 263b 	strb.w	r2, [r3, #1595]	; 0x63b
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2210      	movs	r2, #16
 8006324:	f883 263c 	strb.w	r2, [r3, #1596]	; 0x63c
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2210      	movs	r2, #16
 800632c:	f883 263d 	strb.w	r2, [r3, #1597]	; 0x63d
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2210      	movs	r2, #16
 8006334:	f883 263e 	strb.w	r2, [r3, #1598]	; 0x63e
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2210      	movs	r2, #16
 800633c:	f883 263f 	strb.w	r2, [r3, #1599]	; 0x63f
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2210      	movs	r2, #16
 8006344:	f883 2640 	strb.w	r2, [r3, #1600]	; 0x640
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2210      	movs	r2, #16
 800634c:	f883 2641 	strb.w	r2, [r3, #1601]	; 0x641
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2210      	movs	r2, #16
 8006354:	f883 2642 	strb.w	r2, [r3, #1602]	; 0x642
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2210      	movs	r2, #16
 800635c:	f883 2643 	strb.w	r2, [r3, #1603]	; 0x643
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2210      	movs	r2, #16
 8006364:	f883 2644 	strb.w	r2, [r3, #1604]	; 0x644
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2210      	movs	r2, #16
 800636c:	f883 2645 	strb.w	r2, [r3, #1605]	; 0x645
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2210      	movs	r2, #16
 8006374:	f883 2646 	strb.w	r2, [r3, #1606]	; 0x646
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2210      	movs	r2, #16
 800637c:	f883 2647 	strb.w	r2, [r3, #1607]	; 0x647
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2210      	movs	r2, #16
 8006384:	f883 2648 	strb.w	r2, [r3, #1608]	; 0x648
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	22ff      	movs	r2, #255	; 0xff
 800638c:	f883 2649 	strb.w	r2, [r3, #1609]	; 0x649
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	22ff      	movs	r2, #255	; 0xff
 8006394:	f883 264a 	strb.w	r2, [r3, #1610]	; 0x64a
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2210      	movs	r2, #16
 800639c:	f883 264b 	strb.w	r2, [r3, #1611]	; 0x64b
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2210      	movs	r2, #16
 80063a4:	f883 264c 	strb.w	r2, [r3, #1612]	; 0x64c
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2210      	movs	r2, #16
 80063ac:	f883 264d 	strb.w	r2, [r3, #1613]	; 0x64d
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	22ff      	movs	r2, #255	; 0xff
 80063b4:	f883 2651 	strb.w	r2, [r3, #1617]	; 0x651
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	22ff      	movs	r2, #255	; 0xff
 80063bc:	f883 2652 	strb.w	r2, [r3, #1618]	; 0x652
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2214      	movs	r2, #20
 80063c4:	f883 2653 	strb.w	r2, [r3, #1619]	; 0x653
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2214      	movs	r2, #20
 80063cc:	f883 2654 	strb.w	r2, [r3, #1620]	; 0x654
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2214      	movs	r2, #20
 80063d4:	f883 2655 	strb.w	r2, [r3, #1621]	; 0x655
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	22ff      	movs	r2, #255	; 0xff
 80063dc:	f883 2658 	strb.w	r2, [r3, #1624]	; 0x658
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	22ff      	movs	r2, #255	; 0xff
 80063e4:	f883 2659 	strb.w	r2, [r3, #1625]	; 0x659
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	22ff      	movs	r2, #255	; 0xff
 80063ec:	f883 265b 	strb.w	r2, [r3, #1627]	; 0x65b
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	22ff      	movs	r2, #255	; 0xff
 80063f4:	f883 265c 	strb.w	r2, [r3, #1628]	; 0x65c
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2210      	movs	r2, #16
 80063fc:	f883 265d 	strb.w	r2, [r3, #1629]	; 0x65d
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	221f      	movs	r2, #31
 8006404:	f883 2660 	strb.w	r2, [r3, #1632]	; 0x660
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	221f      	movs	r2, #31
 800640c:	f883 2661 	strb.w	r2, [r3, #1633]	; 0x661
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2210      	movs	r2, #16
 8006414:	f883 2662 	strb.w	r2, [r3, #1634]	; 0x662
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2217      	movs	r2, #23
 800641c:	f883 2663 	strb.w	r2, [r3, #1635]	; 0x663
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2217      	movs	r2, #23
 8006424:	f883 2664 	strb.w	r2, [r3, #1636]	; 0x664
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2214      	movs	r2, #20
 800642c:	f883 2665 	strb.w	r2, [r3, #1637]	; 0x665
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	22fc      	movs	r2, #252	; 0xfc
 8006434:	f883 2668 	strb.w	r2, [r3, #1640]	; 0x668
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	22fc      	movs	r2, #252	; 0xfc
 800643c:	f883 2669 	strb.w	r2, [r3, #1641]	; 0x669
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2204      	movs	r2, #4
 8006444:	f883 266a 	strb.w	r2, [r3, #1642]	; 0x66a
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	22f4      	movs	r2, #244	; 0xf4
 800644c:	f883 266b 	strb.w	r2, [r3, #1643]	; 0x66b
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	22f4      	movs	r2, #244	; 0xf4
 8006454:	f883 266c 	strb.w	r2, [r3, #1644]	; 0x66c
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2214      	movs	r2, #20
 800645c:	f883 266d 	strb.w	r2, [r3, #1645]	; 0x66d
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2214      	movs	r2, #20
 8006464:	f883 266e 	strb.w	r2, [r3, #1646]	; 0x66e
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2214      	movs	r2, #20
 800646c:	f883 266f 	strb.w	r2, [r3, #1647]	; 0x66f
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2217      	movs	r2, #23
 8006474:	f883 2670 	strb.w	r2, [r3, #1648]	; 0x670
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2217      	movs	r2, #23
 800647c:	f883 2671 	strb.w	r2, [r3, #1649]	; 0x671
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2210      	movs	r2, #16
 8006484:	f883 2672 	strb.w	r2, [r3, #1650]	; 0x672
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2217      	movs	r2, #23
 800648c:	f883 2673 	strb.w	r2, [r3, #1651]	; 0x673
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2217      	movs	r2, #23
 8006494:	f883 2674 	strb.w	r2, [r3, #1652]	; 0x674
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2214      	movs	r2, #20
 800649c:	f883 2675 	strb.w	r2, [r3, #1653]	; 0x675
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2214      	movs	r2, #20
 80064a4:	f883 2676 	strb.w	r2, [r3, #1654]	; 0x676
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2214      	movs	r2, #20
 80064ac:	f883 2677 	strb.w	r2, [r3, #1655]	; 0x677
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	22f4      	movs	r2, #244	; 0xf4
 80064b4:	f883 2678 	strb.w	r2, [r3, #1656]	; 0x678
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	22f4      	movs	r2, #244	; 0xf4
 80064bc:	f883 2679 	strb.w	r2, [r3, #1657]	; 0x679
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2204      	movs	r2, #4
 80064c4:	f883 267a 	strb.w	r2, [r3, #1658]	; 0x67a
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	22f4      	movs	r2, #244	; 0xf4
 80064cc:	f883 267b 	strb.w	r2, [r3, #1659]	; 0x67b
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	22f4      	movs	r2, #244	; 0xf4
 80064d4:	f883 267c 	strb.w	r2, [r3, #1660]	; 0x67c
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2214      	movs	r2, #20
 80064dc:	f883 267d 	strb.w	r2, [r3, #1661]	; 0x67d
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	22ff      	movs	r2, #255	; 0xff
 80064e4:	f883 2680 	strb.w	r2, [r3, #1664]	; 0x680
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	22ff      	movs	r2, #255	; 0xff
 80064ec:	f883 2681 	strb.w	r2, [r3, #1665]	; 0x681
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	22f7      	movs	r2, #247	; 0xf7
 80064f4:	f883 2683 	strb.w	r2, [r3, #1667]	; 0x683
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	22f7      	movs	r2, #247	; 0xf7
 80064fc:	f883 2684 	strb.w	r2, [r3, #1668]	; 0x684
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2214      	movs	r2, #20
 8006504:	f883 2685 	strb.w	r2, [r3, #1669]	; 0x685
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2214      	movs	r2, #20
 800650c:	f883 2686 	strb.w	r2, [r3, #1670]	; 0x686
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2214      	movs	r2, #20
 8006514:	f883 2687 	strb.w	r2, [r3, #1671]	; 0x687
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2214      	movs	r2, #20
 800651c:	f883 2688 	strb.w	r2, [r3, #1672]	; 0x688
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2214      	movs	r2, #20
 8006524:	f883 2689 	strb.w	r2, [r3, #1673]	; 0x689
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2214      	movs	r2, #20
 800652c:	f883 268a 	strb.w	r2, [r3, #1674]	; 0x68a
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2214      	movs	r2, #20
 8006534:	f883 268b 	strb.w	r2, [r3, #1675]	; 0x68b
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2214      	movs	r2, #20
 800653c:	f883 268c 	strb.w	r2, [r3, #1676]	; 0x68c
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2214      	movs	r2, #20
 8006544:	f883 268d 	strb.w	r2, [r3, #1677]	; 0x68d
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2214      	movs	r2, #20
 800654c:	f883 268e 	strb.w	r2, [r3, #1678]	; 0x68e
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2214      	movs	r2, #20
 8006554:	f883 268f 	strb.w	r2, [r3, #1679]	; 0x68f
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	22f7      	movs	r2, #247	; 0xf7
 800655c:	f883 2690 	strb.w	r2, [r3, #1680]	; 0x690
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	22f7      	movs	r2, #247	; 0xf7
 8006564:	f883 2691 	strb.w	r2, [r3, #1681]	; 0x691
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	22f7      	movs	r2, #247	; 0xf7
 800656c:	f883 2693 	strb.w	r2, [r3, #1683]	; 0x693
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	22f7      	movs	r2, #247	; 0xf7
 8006574:	f883 2694 	strb.w	r2, [r3, #1684]	; 0x694
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2214      	movs	r2, #20
 800657c:	f883 2695 	strb.w	r2, [r3, #1685]	; 0x695
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2214      	movs	r2, #20
 8006584:	f883 2696 	strb.w	r2, [r3, #1686]	; 0x696
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2214      	movs	r2, #20
 800658c:	f883 2697 	strb.w	r2, [r3, #1687]	; 0x697
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2214      	movs	r2, #20
 8006594:	f883 2698 	strb.w	r2, [r3, #1688]	; 0x698
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2217      	movs	r2, #23
 800659c:	f883 2699 	strb.w	r2, [r3, #1689]	; 0x699
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2217      	movs	r2, #23
 80065a4:	f883 269a 	strb.w	r2, [r3, #1690]	; 0x69a
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2214      	movs	r2, #20
 80065ac:	f883 269b 	strb.w	r2, [r3, #1691]	; 0x69b
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2214      	movs	r2, #20
 80065b4:	f883 269c 	strb.w	r2, [r3, #1692]	; 0x69c
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2214      	movs	r2, #20
 80065bc:	f883 269d 	strb.w	r2, [r3, #1693]	; 0x69d
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2210      	movs	r2, #16
 80065c4:	f883 269e 	strb.w	r2, [r3, #1694]	; 0x69e
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2210      	movs	r2, #16
 80065cc:	f883 269f 	strb.w	r2, [r3, #1695]	; 0x69f
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	221f      	movs	r2, #31
 80065d4:	f883 26a0 	strb.w	r2, [r3, #1696]	; 0x6a0
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	221f      	movs	r2, #31
 80065dc:	f883 26a1 	strb.w	r2, [r3, #1697]	; 0x6a1
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2210      	movs	r2, #16
 80065e4:	f883 26a2 	strb.w	r2, [r3, #1698]	; 0x6a2
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	221f      	movs	r2, #31
 80065ec:	f883 26a3 	strb.w	r2, [r3, #1699]	; 0x6a3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	221f      	movs	r2, #31
 80065f4:	f883 26a4 	strb.w	r2, [r3, #1700]	; 0x6a4
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2210      	movs	r2, #16
 80065fc:	f883 26a5 	strb.w	r2, [r3, #1701]	; 0x6a5
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2214      	movs	r2, #20
 8006604:	f883 26a6 	strb.w	r2, [r3, #1702]	; 0x6a6
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2214      	movs	r2, #20
 800660c:	f883 26a7 	strb.w	r2, [r3, #1703]	; 0x6a7
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2214      	movs	r2, #20
 8006614:	f883 26a8 	strb.w	r2, [r3, #1704]	; 0x6a8
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	22f4      	movs	r2, #244	; 0xf4
 800661c:	f883 26a9 	strb.w	r2, [r3, #1705]	; 0x6a9
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	22f4      	movs	r2, #244	; 0xf4
 8006624:	f883 26aa 	strb.w	r2, [r3, #1706]	; 0x6aa
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2214      	movs	r2, #20
 800662c:	f883 26ab 	strb.w	r2, [r3, #1707]	; 0x6ab
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2214      	movs	r2, #20
 8006634:	f883 26ac 	strb.w	r2, [r3, #1708]	; 0x6ac
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2214      	movs	r2, #20
 800663c:	f883 26ad 	strb.w	r2, [r3, #1709]	; 0x6ad
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2210      	movs	r2, #16
 8006644:	f883 26ae 	strb.w	r2, [r3, #1710]	; 0x6ae
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2210      	movs	r2, #16
 800664c:	f883 26af 	strb.w	r2, [r3, #1711]	; 0x6af
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	22f0      	movs	r2, #240	; 0xf0
 8006654:	f883 26b0 	strb.w	r2, [r3, #1712]	; 0x6b0
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	22f0      	movs	r2, #240	; 0xf0
 800665c:	f883 26b1 	strb.w	r2, [r3, #1713]	; 0x6b1
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2210      	movs	r2, #16
 8006664:	f883 26b2 	strb.w	r2, [r3, #1714]	; 0x6b2
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	22f0      	movs	r2, #240	; 0xf0
 800666c:	f883 26b3 	strb.w	r2, [r3, #1715]	; 0x6b3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	22f0      	movs	r2, #240	; 0xf0
 8006674:	f883 26b4 	strb.w	r2, [r3, #1716]	; 0x6b4
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2210      	movs	r2, #16
 800667c:	f883 26b5 	strb.w	r2, [r3, #1717]	; 0x6b5
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	221f      	movs	r2, #31
 8006684:	f883 26b8 	strb.w	r2, [r3, #1720]	; 0x6b8
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	221f      	movs	r2, #31
 800668c:	f883 26b9 	strb.w	r2, [r3, #1721]	; 0x6b9
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2210      	movs	r2, #16
 8006694:	f883 26ba 	strb.w	r2, [r3, #1722]	; 0x6ba
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	221f      	movs	r2, #31
 800669c:	f883 26bb 	strb.w	r2, [r3, #1723]	; 0x6bb
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	221f      	movs	r2, #31
 80066a4:	f883 26bc 	strb.w	r2, [r3, #1724]	; 0x6bc
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2210      	movs	r2, #16
 80066ac:	f883 26bd 	strb.w	r2, [r3, #1725]	; 0x6bd
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	221f      	movs	r2, #31
 80066b4:	f883 26c1 	strb.w	r2, [r3, #1729]	; 0x6c1
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	221f      	movs	r2, #31
 80066bc:	f883 26c2 	strb.w	r2, [r3, #1730]	; 0x6c2
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2214      	movs	r2, #20
 80066c4:	f883 26c3 	strb.w	r2, [r3, #1731]	; 0x6c3
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2214      	movs	r2, #20
 80066cc:	f883 26c4 	strb.w	r2, [r3, #1732]	; 0x6c4
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2214      	movs	r2, #20
 80066d4:	f883 26c5 	strb.w	r2, [r3, #1733]	; 0x6c5
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	22fc      	movs	r2, #252	; 0xfc
 80066dc:	f883 26c9 	strb.w	r2, [r3, #1737]	; 0x6c9
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	22fc      	movs	r2, #252	; 0xfc
 80066e4:	f883 26ca 	strb.w	r2, [r3, #1738]	; 0x6ca
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2214      	movs	r2, #20
 80066ec:	f883 26cb 	strb.w	r2, [r3, #1739]	; 0x6cb
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2214      	movs	r2, #20
 80066f4:	f883 26cc 	strb.w	r2, [r3, #1740]	; 0x6cc
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2214      	movs	r2, #20
 80066fc:	f883 26cd 	strb.w	r2, [r3, #1741]	; 0x6cd
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	22f0      	movs	r2, #240	; 0xf0
 8006704:	f883 26d0 	strb.w	r2, [r3, #1744]	; 0x6d0
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	22f0      	movs	r2, #240	; 0xf0
 800670c:	f883 26d1 	strb.w	r2, [r3, #1745]	; 0x6d1
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2210      	movs	r2, #16
 8006714:	f883 26d2 	strb.w	r2, [r3, #1746]	; 0x6d2
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	22f0      	movs	r2, #240	; 0xf0
 800671c:	f883 26d3 	strb.w	r2, [r3, #1747]	; 0x6d3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	22f0      	movs	r2, #240	; 0xf0
 8006724:	f883 26d4 	strb.w	r2, [r3, #1748]	; 0x6d4
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2210      	movs	r2, #16
 800672c:	f883 26d5 	strb.w	r2, [r3, #1749]	; 0x6d5
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2210      	movs	r2, #16
 8006734:	f883 26d6 	strb.w	r2, [r3, #1750]	; 0x6d6
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2210      	movs	r2, #16
 800673c:	f883 26d7 	strb.w	r2, [r3, #1751]	; 0x6d7
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	22ff      	movs	r2, #255	; 0xff
 8006744:	f883 26d8 	strb.w	r2, [r3, #1752]	; 0x6d8
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	22ff      	movs	r2, #255	; 0xff
 800674c:	f883 26d9 	strb.w	r2, [r3, #1753]	; 0x6d9
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2210      	movs	r2, #16
 8006754:	f883 26da 	strb.w	r2, [r3, #1754]	; 0x6da
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	22ff      	movs	r2, #255	; 0xff
 800675c:	f883 26db 	strb.w	r2, [r3, #1755]	; 0x6db
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	22ff      	movs	r2, #255	; 0xff
 8006764:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2210      	movs	r2, #16
 800676c:	f883 26dd 	strb.w	r2, [r3, #1757]	; 0x6dd
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2214      	movs	r2, #20
 8006774:	f883 26de 	strb.w	r2, [r3, #1758]	; 0x6de
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2214      	movs	r2, #20
 800677c:	f883 26df 	strb.w	r2, [r3, #1759]	; 0x6df
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2214      	movs	r2, #20
 8006784:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	22ff      	movs	r2, #255	; 0xff
 800678c:	f883 26e1 	strb.w	r2, [r3, #1761]	; 0x6e1
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	22ff      	movs	r2, #255	; 0xff
 8006794:	f883 26e2 	strb.w	r2, [r3, #1762]	; 0x6e2
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2214      	movs	r2, #20
 800679c:	f883 26e3 	strb.w	r2, [r3, #1763]	; 0x6e3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2214      	movs	r2, #20
 80067a4:	f883 26e4 	strb.w	r2, [r3, #1764]	; 0x6e4
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2214      	movs	r2, #20
 80067ac:	f883 26e5 	strb.w	r2, [r3, #1765]	; 0x6e5
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2210      	movs	r2, #16
 80067b4:	f883 26e6 	strb.w	r2, [r3, #1766]	; 0x6e6
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2210      	movs	r2, #16
 80067bc:	f883 26e7 	strb.w	r2, [r3, #1767]	; 0x6e7
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2210      	movs	r2, #16
 80067c4:	f883 26e8 	strb.w	r2, [r3, #1768]	; 0x6e8
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	221f      	movs	r2, #31
 80067cc:	f883 26e9 	strb.w	r2, [r3, #1769]	; 0x6e9
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	221f      	movs	r2, #31
 80067d4:	f883 26ea 	strb.w	r2, [r3, #1770]	; 0x6ea
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	22f0      	movs	r2, #240	; 0xf0
 80067dc:	f883 26f1 	strb.w	r2, [r3, #1777]	; 0x6f1
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	22f0      	movs	r2, #240	; 0xf0
 80067e4:	f883 26f2 	strb.w	r2, [r3, #1778]	; 0x6f2
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2210      	movs	r2, #16
 80067ec:	f883 26f3 	strb.w	r2, [r3, #1779]	; 0x6f3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2210      	movs	r2, #16
 80067f4:	f883 26f4 	strb.w	r2, [r3, #1780]	; 0x6f4
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2210      	movs	r2, #16
 80067fc:	f883 26f5 	strb.w	r2, [r3, #1781]	; 0x6f5
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	22ff      	movs	r2, #255	; 0xff
 8006804:	f883 26f6 	strb.w	r2, [r3, #1782]	; 0x6f6
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	22ff      	movs	r2, #255	; 0xff
 800680c:	f883 26f7 	strb.w	r2, [r3, #1783]	; 0x6f7
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	22ff      	movs	r2, #255	; 0xff
 8006814:	f883 26f8 	strb.w	r2, [r3, #1784]	; 0x6f8
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	22ff      	movs	r2, #255	; 0xff
 800681c:	f883 26f9 	strb.w	r2, [r3, #1785]	; 0x6f9
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	22ff      	movs	r2, #255	; 0xff
 8006824:	f883 26fa 	strb.w	r2, [r3, #1786]	; 0x6fa
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	22ff      	movs	r2, #255	; 0xff
 800682c:	f883 26fb 	strb.w	r2, [r3, #1787]	; 0x6fb
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	22ff      	movs	r2, #255	; 0xff
 8006834:	f883 26fc 	strb.w	r2, [r3, #1788]	; 0x6fc
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	22ff      	movs	r2, #255	; 0xff
 800683c:	f883 26fd 	strb.w	r2, [r3, #1789]	; 0x6fd
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	22f0      	movs	r2, #240	; 0xf0
 8006844:	f883 26fe 	strb.w	r2, [r3, #1790]	; 0x6fe
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	22f0      	movs	r2, #240	; 0xf0
 800684c:	f883 26ff 	strb.w	r2, [r3, #1791]	; 0x6ff
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	22f0      	movs	r2, #240	; 0xf0
 8006854:	f883 2700 	strb.w	r2, [r3, #1792]	; 0x700
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	22f0      	movs	r2, #240	; 0xf0
 800685c:	f883 2701 	strb.w	r2, [r3, #1793]	; 0x701
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	22f0      	movs	r2, #240	; 0xf0
 8006864:	f883 2702 	strb.w	r2, [r3, #1794]	; 0x702
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	22f0      	movs	r2, #240	; 0xf0
 800686c:	f883 2703 	strb.w	r2, [r3, #1795]	; 0x703
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	22f0      	movs	r2, #240	; 0xf0
 8006874:	f883 2704 	strb.w	r2, [r3, #1796]	; 0x704
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	22f0      	movs	r2, #240	; 0xf0
 800687c:	f883 2705 	strb.w	r2, [r3, #1797]	; 0x705
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	22ff      	movs	r2, #255	; 0xff
 8006884:	f883 2706 	strb.w	r2, [r3, #1798]	; 0x706
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	22ff      	movs	r2, #255	; 0xff
 800688c:	f883 2707 	strb.w	r2, [r3, #1799]	; 0x707
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	22ff      	movs	r2, #255	; 0xff
 8006894:	f883 2708 	strb.w	r2, [r3, #1800]	; 0x708
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	22ff      	movs	r2, #255	; 0xff
 800689c:	f883 2709 	strb.w	r2, [r3, #1801]	; 0x709
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	22ff      	movs	r2, #255	; 0xff
 80068a4:	f883 2712 	strb.w	r2, [r3, #1810]	; 0x712
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	22ff      	movs	r2, #255	; 0xff
 80068ac:	f883 2713 	strb.w	r2, [r3, #1811]	; 0x713
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	22ff      	movs	r2, #255	; 0xff
 80068b4:	f883 2714 	strb.w	r2, [r3, #1812]	; 0x714
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	22ff      	movs	r2, #255	; 0xff
 80068bc:	f883 2715 	strb.w	r2, [r3, #1813]	; 0x715
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	220f      	movs	r2, #15
 80068c4:	f883 2716 	strb.w	r2, [r3, #1814]	; 0x716
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	220f      	movs	r2, #15
 80068cc:	f883 2717 	strb.w	r2, [r3, #1815]	; 0x717
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	220f      	movs	r2, #15
 80068d4:	f883 2718 	strb.w	r2, [r3, #1816]	; 0x718
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	220f      	movs	r2, #15
 80068dc:	f883 2719 	strb.w	r2, [r3, #1817]	; 0x719
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	220f      	movs	r2, #15
 80068e4:	f883 271a 	strb.w	r2, [r3, #1818]	; 0x71a
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	220f      	movs	r2, #15
 80068ec:	f883 271b 	strb.w	r2, [r3, #1819]	; 0x71b
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	220f      	movs	r2, #15
 80068f4:	f883 271c 	strb.w	r2, [r3, #1820]	; 0x71c
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	220f      	movs	r2, #15
 80068fc:	f883 271d 	strb.w	r2, [r3, #1821]	; 0x71d
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2238      	movs	r2, #56	; 0x38
 8006904:	f883 271e 	strb.w	r2, [r3, #1822]	; 0x71e
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	227c      	movs	r2, #124	; 0x7c
 800690c:	f883 271f 	strb.w	r2, [r3, #1823]	; 0x71f
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2244      	movs	r2, #68	; 0x44
 8006914:	f883 2720 	strb.w	r2, [r3, #1824]	; 0x720
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	226c      	movs	r2, #108	; 0x6c
 800691c:	f883 2721 	strb.w	r2, [r3, #1825]	; 0x721
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2238      	movs	r2, #56	; 0x38
 8006924:	f883 2722 	strb.w	r2, [r3, #1826]	; 0x722
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	226c      	movs	r2, #108	; 0x6c
 800692c:	f883 2723 	strb.w	r2, [r3, #1827]	; 0x723
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2244      	movs	r2, #68	; 0x44
 8006934:	f883 2724 	strb.w	r2, [r3, #1828]	; 0x724
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	22fc      	movs	r2, #252	; 0xfc
 800693c:	f883 2726 	strb.w	r2, [r3, #1830]	; 0x726
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	22fe      	movs	r2, #254	; 0xfe
 8006944:	f883 2727 	strb.w	r2, [r3, #1831]	; 0x727
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	222a      	movs	r2, #42	; 0x2a
 800694c:	f883 2728 	strb.w	r2, [r3, #1832]	; 0x728
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	222a      	movs	r2, #42	; 0x2a
 8006954:	f883 2729 	strb.w	r2, [r3, #1833]	; 0x729
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	223e      	movs	r2, #62	; 0x3e
 800695c:	f883 272a 	strb.w	r2, [r3, #1834]	; 0x72a
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2214      	movs	r2, #20
 8006964:	f883 272b 	strb.w	r2, [r3, #1835]	; 0x72b
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	227e      	movs	r2, #126	; 0x7e
 800696c:	f883 272e 	strb.w	r2, [r3, #1838]	; 0x72e
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	227e      	movs	r2, #126	; 0x7e
 8006974:	f883 272f 	strb.w	r2, [r3, #1839]	; 0x72f
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2202      	movs	r2, #2
 800697c:	f883 2730 	strb.w	r2, [r3, #1840]	; 0x730
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2202      	movs	r2, #2
 8006984:	f883 2731 	strb.w	r2, [r3, #1841]	; 0x731
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2206      	movs	r2, #6
 800698c:	f883 2732 	strb.w	r2, [r3, #1842]	; 0x732
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2206      	movs	r2, #6
 8006994:	f883 2733 	strb.w	r2, [r3, #1843]	; 0x733
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2202      	movs	r2, #2
 800699c:	f883 2736 	strb.w	r2, [r3, #1846]	; 0x736
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	227e      	movs	r2, #126	; 0x7e
 80069a4:	f883 2737 	strb.w	r2, [r3, #1847]	; 0x737
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	227e      	movs	r2, #126	; 0x7e
 80069ac:	f883 2738 	strb.w	r2, [r3, #1848]	; 0x738
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2202      	movs	r2, #2
 80069b4:	f883 2739 	strb.w	r2, [r3, #1849]	; 0x739
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	227e      	movs	r2, #126	; 0x7e
 80069bc:	f883 273a 	strb.w	r2, [r3, #1850]	; 0x73a
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	227e      	movs	r2, #126	; 0x7e
 80069c4:	f883 273b 	strb.w	r2, [r3, #1851]	; 0x73b
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2202      	movs	r2, #2
 80069cc:	f883 273c 	strb.w	r2, [r3, #1852]	; 0x73c
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2263      	movs	r2, #99	; 0x63
 80069d4:	f883 273e 	strb.w	r2, [r3, #1854]	; 0x73e
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2277      	movs	r2, #119	; 0x77
 80069dc:	f883 273f 	strb.w	r2, [r3, #1855]	; 0x73f
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	225d      	movs	r2, #93	; 0x5d
 80069e4:	f883 2740 	strb.w	r2, [r3, #1856]	; 0x740
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2249      	movs	r2, #73	; 0x49
 80069ec:	f883 2741 	strb.w	r2, [r3, #1857]	; 0x741
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2263      	movs	r2, #99	; 0x63
 80069f4:	f883 2742 	strb.w	r2, [r3, #1858]	; 0x742
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2263      	movs	r2, #99	; 0x63
 80069fc:	f883 2743 	strb.w	r2, [r3, #1859]	; 0x743
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2238      	movs	r2, #56	; 0x38
 8006a04:	f883 2746 	strb.w	r2, [r3, #1862]	; 0x746
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	227c      	movs	r2, #124	; 0x7c
 8006a0c:	f883 2747 	strb.w	r2, [r3, #1863]	; 0x747
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2244      	movs	r2, #68	; 0x44
 8006a14:	f883 2748 	strb.w	r2, [r3, #1864]	; 0x748
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	227c      	movs	r2, #124	; 0x7c
 8006a1c:	f883 2749 	strb.w	r2, [r3, #1865]	; 0x749
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	223c      	movs	r2, #60	; 0x3c
 8006a24:	f883 274a 	strb.w	r2, [r3, #1866]	; 0x74a
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2204      	movs	r2, #4
 8006a2c:	f883 274b 	strb.w	r2, [r3, #1867]	; 0x74b
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2204      	movs	r2, #4
 8006a34:	f883 274c 	strb.w	r2, [r3, #1868]	; 0x74c
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2280      	movs	r2, #128	; 0x80
 8006a3c:	f883 274e 	strb.w	r2, [r3, #1870]	; 0x74e
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	22fe      	movs	r2, #254	; 0xfe
 8006a44:	f883 274f 	strb.w	r2, [r3, #1871]	; 0x74f
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	227e      	movs	r2, #126	; 0x7e
 8006a4c:	f883 2750 	strb.w	r2, [r3, #1872]	; 0x750
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2220      	movs	r2, #32
 8006a54:	f883 2751 	strb.w	r2, [r3, #1873]	; 0x751
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2220      	movs	r2, #32
 8006a5c:	f883 2752 	strb.w	r2, [r3, #1874]	; 0x752
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	223e      	movs	r2, #62	; 0x3e
 8006a64:	f883 2753 	strb.w	r2, [r3, #1875]	; 0x753
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	221e      	movs	r2, #30
 8006a6c:	f883 2754 	strb.w	r2, [r3, #1876]	; 0x754
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2204      	movs	r2, #4
 8006a74:	f883 2756 	strb.w	r2, [r3, #1878]	; 0x756
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2206      	movs	r2, #6
 8006a7c:	f883 2757 	strb.w	r2, [r3, #1879]	; 0x757
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2202      	movs	r2, #2
 8006a84:	f883 2758 	strb.w	r2, [r3, #1880]	; 0x758
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	227e      	movs	r2, #126	; 0x7e
 8006a8c:	f883 2759 	strb.w	r2, [r3, #1881]	; 0x759
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	227c      	movs	r2, #124	; 0x7c
 8006a94:	f883 275a 	strb.w	r2, [r3, #1882]	; 0x75a
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2206      	movs	r2, #6
 8006a9c:	f883 275b 	strb.w	r2, [r3, #1883]	; 0x75b
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	f883 275c 	strb.w	r2, [r3, #1884]	; 0x75c
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2299      	movs	r2, #153	; 0x99
 8006aac:	f883 275e 	strb.w	r2, [r3, #1886]	; 0x75e
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	22bd      	movs	r2, #189	; 0xbd
 8006ab4:	f883 275f 	strb.w	r2, [r3, #1887]	; 0x75f
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	22e7      	movs	r2, #231	; 0xe7
 8006abc:	f883 2760 	strb.w	r2, [r3, #1888]	; 0x760
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	22e7      	movs	r2, #231	; 0xe7
 8006ac4:	f883 2761 	strb.w	r2, [r3, #1889]	; 0x761
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	22bd      	movs	r2, #189	; 0xbd
 8006acc:	f883 2762 	strb.w	r2, [r3, #1890]	; 0x762
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2299      	movs	r2, #153	; 0x99
 8006ad4:	f883 2763 	strb.w	r2, [r3, #1891]	; 0x763
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	221c      	movs	r2, #28
 8006adc:	f883 2766 	strb.w	r2, [r3, #1894]	; 0x766
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	223e      	movs	r2, #62	; 0x3e
 8006ae4:	f883 2767 	strb.w	r2, [r3, #1895]	; 0x767
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	226b      	movs	r2, #107	; 0x6b
 8006aec:	f883 2768 	strb.w	r2, [r3, #1896]	; 0x768
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2249      	movs	r2, #73	; 0x49
 8006af4:	f883 2769 	strb.w	r2, [r3, #1897]	; 0x769
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	226b      	movs	r2, #107	; 0x6b
 8006afc:	f883 276a 	strb.w	r2, [r3, #1898]	; 0x76a
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	223e      	movs	r2, #62	; 0x3e
 8006b04:	f883 276b 	strb.w	r2, [r3, #1899]	; 0x76b
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	221c      	movs	r2, #28
 8006b0c:	f883 276c 	strb.w	r2, [r3, #1900]	; 0x76c
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	224c      	movs	r2, #76	; 0x4c
 8006b14:	f883 276e 	strb.w	r2, [r3, #1902]	; 0x76e
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	227e      	movs	r2, #126	; 0x7e
 8006b1c:	f883 276f 	strb.w	r2, [r3, #1903]	; 0x76f
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2273      	movs	r2, #115	; 0x73
 8006b24:	f883 2770 	strb.w	r2, [r3, #1904]	; 0x770
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	f883 2771 	strb.w	r2, [r3, #1905]	; 0x771
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2273      	movs	r2, #115	; 0x73
 8006b34:	f883 2772 	strb.w	r2, [r3, #1906]	; 0x772
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	227e      	movs	r2, #126	; 0x7e
 8006b3c:	f883 2773 	strb.w	r2, [r3, #1907]	; 0x773
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	224c      	movs	r2, #76	; 0x4c
 8006b44:	f883 2774 	strb.w	r2, [r3, #1908]	; 0x774
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2230      	movs	r2, #48	; 0x30
 8006b4c:	f883 2776 	strb.w	r2, [r3, #1910]	; 0x776
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2278      	movs	r2, #120	; 0x78
 8006b54:	f883 2777 	strb.w	r2, [r3, #1911]	; 0x777
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	224a      	movs	r2, #74	; 0x4a
 8006b5c:	f883 2778 	strb.w	r2, [r3, #1912]	; 0x778
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	224f      	movs	r2, #79	; 0x4f
 8006b64:	f883 2779 	strb.w	r2, [r3, #1913]	; 0x779
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	227d      	movs	r2, #125	; 0x7d
 8006b6c:	f883 277a 	strb.w	r2, [r3, #1914]	; 0x77a
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2239      	movs	r2, #57	; 0x39
 8006b74:	f883 277b 	strb.w	r2, [r3, #1915]	; 0x77b
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2218      	movs	r2, #24
 8006b7c:	f883 277e 	strb.w	r2, [r3, #1918]	; 0x77e
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	223c      	movs	r2, #60	; 0x3c
 8006b84:	f883 277f 	strb.w	r2, [r3, #1919]	; 0x77f
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2224      	movs	r2, #36	; 0x24
 8006b8c:	f883 2780 	strb.w	r2, [r3, #1920]	; 0x780
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	223c      	movs	r2, #60	; 0x3c
 8006b94:	f883 2781 	strb.w	r2, [r3, #1921]	; 0x781
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	223c      	movs	r2, #60	; 0x3c
 8006b9c:	f883 2782 	strb.w	r2, [r3, #1922]	; 0x782
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2224      	movs	r2, #36	; 0x24
 8006ba4:	f883 2783 	strb.w	r2, [r3, #1923]	; 0x783
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	223c      	movs	r2, #60	; 0x3c
 8006bac:	f883 2784 	strb.w	r2, [r3, #1924]	; 0x784
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2218      	movs	r2, #24
 8006bb4:	f883 2785 	strb.w	r2, [r3, #1925]	; 0x785
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2298      	movs	r2, #152	; 0x98
 8006bbc:	f883 2786 	strb.w	r2, [r3, #1926]	; 0x786
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	22fc      	movs	r2, #252	; 0xfc
 8006bc4:	f883 2787 	strb.w	r2, [r3, #1927]	; 0x787
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2264      	movs	r2, #100	; 0x64
 8006bcc:	f883 2788 	strb.w	r2, [r3, #1928]	; 0x788
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	223c      	movs	r2, #60	; 0x3c
 8006bd4:	f883 2789 	strb.w	r2, [r3, #1929]	; 0x789
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	223e      	movs	r2, #62	; 0x3e
 8006bdc:	f883 278a 	strb.w	r2, [r3, #1930]	; 0x78a
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2227      	movs	r2, #39	; 0x27
 8006be4:	f883 278b 	strb.w	r2, [r3, #1931]	; 0x78b
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	223d      	movs	r2, #61	; 0x3d
 8006bec:	f883 278c 	strb.w	r2, [r3, #1932]	; 0x78c
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2218      	movs	r2, #24
 8006bf4:	f883 278d 	strb.w	r2, [r3, #1933]	; 0x78d
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	221c      	movs	r2, #28
 8006bfc:	f883 278e 	strb.w	r2, [r3, #1934]	; 0x78e
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	223e      	movs	r2, #62	; 0x3e
 8006c04:	f883 278f 	strb.w	r2, [r3, #1935]	; 0x78f
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	226b      	movs	r2, #107	; 0x6b
 8006c0c:	f883 2790 	strb.w	r2, [r3, #1936]	; 0x790
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2249      	movs	r2, #73	; 0x49
 8006c14:	f883 2791 	strb.w	r2, [r3, #1937]	; 0x791
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2249      	movs	r2, #73	; 0x49
 8006c1c:	f883 2792 	strb.w	r2, [r3, #1938]	; 0x792
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	227e      	movs	r2, #126	; 0x7e
 8006c24:	f883 2796 	strb.w	r2, [r3, #1942]	; 0x796
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	227f      	movs	r2, #127	; 0x7f
 8006c2c:	f883 2797 	strb.w	r2, [r3, #1943]	; 0x797
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 2798 	strb.w	r2, [r3, #1944]	; 0x798
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 2799 	strb.w	r2, [r3, #1945]	; 0x799
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	227f      	movs	r2, #127	; 0x7f
 8006c44:	f883 279a 	strb.w	r2, [r3, #1946]	; 0x79a
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	227e      	movs	r2, #126	; 0x7e
 8006c4c:	f883 279b 	strb.w	r2, [r3, #1947]	; 0x79b
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	222a      	movs	r2, #42	; 0x2a
 8006c54:	f883 279e 	strb.w	r2, [r3, #1950]	; 0x79e
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	222a      	movs	r2, #42	; 0x2a
 8006c5c:	f883 279f 	strb.w	r2, [r3, #1951]	; 0x79f
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	222a      	movs	r2, #42	; 0x2a
 8006c64:	f883 27a0 	strb.w	r2, [r3, #1952]	; 0x7a0
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	222a      	movs	r2, #42	; 0x2a
 8006c6c:	f883 27a1 	strb.w	r2, [r3, #1953]	; 0x7a1
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	222a      	movs	r2, #42	; 0x2a
 8006c74:	f883 27a2 	strb.w	r2, [r3, #1954]	; 0x7a2
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	222a      	movs	r2, #42	; 0x2a
 8006c7c:	f883 27a3 	strb.w	r2, [r3, #1955]	; 0x7a3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2244      	movs	r2, #68	; 0x44
 8006c84:	f883 27a6 	strb.w	r2, [r3, #1958]	; 0x7a6
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2244      	movs	r2, #68	; 0x44
 8006c8c:	f883 27a7 	strb.w	r2, [r3, #1959]	; 0x7a7
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	225f      	movs	r2, #95	; 0x5f
 8006c94:	f883 27a8 	strb.w	r2, [r3, #1960]	; 0x7a8
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	225f      	movs	r2, #95	; 0x5f
 8006c9c:	f883 27a9 	strb.w	r2, [r3, #1961]	; 0x7a9
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2244      	movs	r2, #68	; 0x44
 8006ca4:	f883 27aa 	strb.w	r2, [r3, #1962]	; 0x7aa
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2244      	movs	r2, #68	; 0x44
 8006cac:	f883 27ab 	strb.w	r2, [r3, #1963]	; 0x7ab
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2240      	movs	r2, #64	; 0x40
 8006cb4:	f883 27ae 	strb.w	r2, [r3, #1966]	; 0x7ae
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2251      	movs	r2, #81	; 0x51
 8006cbc:	f883 27af 	strb.w	r2, [r3, #1967]	; 0x7af
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	225b      	movs	r2, #91	; 0x5b
 8006cc4:	f883 27b0 	strb.w	r2, [r3, #1968]	; 0x7b0
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	224e      	movs	r2, #78	; 0x4e
 8006ccc:	f883 27b1 	strb.w	r2, [r3, #1969]	; 0x7b1
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2244      	movs	r2, #68	; 0x44
 8006cd4:	f883 27b2 	strb.w	r2, [r3, #1970]	; 0x7b2
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2240      	movs	r2, #64	; 0x40
 8006cdc:	f883 27b3 	strb.w	r2, [r3, #1971]	; 0x7b3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2240      	movs	r2, #64	; 0x40
 8006ce4:	f883 27b6 	strb.w	r2, [r3, #1974]	; 0x7b6
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2244      	movs	r2, #68	; 0x44
 8006cec:	f883 27b7 	strb.w	r2, [r3, #1975]	; 0x7b7
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	224e      	movs	r2, #78	; 0x4e
 8006cf4:	f883 27b8 	strb.w	r2, [r3, #1976]	; 0x7b8
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	225b      	movs	r2, #91	; 0x5b
 8006cfc:	f883 27b9 	strb.w	r2, [r3, #1977]	; 0x7b9
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2251      	movs	r2, #81	; 0x51
 8006d04:	f883 27ba 	strb.w	r2, [r3, #1978]	; 0x7ba
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2240      	movs	r2, #64	; 0x40
 8006d0c:	f883 27bb 	strb.w	r2, [r3, #1979]	; 0x7bb
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	22fe      	movs	r2, #254	; 0xfe
 8006d14:	f883 27c1 	strb.w	r2, [r3, #1985]	; 0x7c1
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	22ff      	movs	r2, #255	; 0xff
 8006d1c:	f883 27c2 	strb.w	r2, [r3, #1986]	; 0x7c2
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2201      	movs	r2, #1
 8006d24:	f883 27c3 	strb.w	r2, [r3, #1987]	; 0x7c3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2207      	movs	r2, #7
 8006d2c:	f883 27c4 	strb.w	r2, [r3, #1988]	; 0x7c4
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2206      	movs	r2, #6
 8006d34:	f883 27c5 	strb.w	r2, [r3, #1989]	; 0x7c5
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2260      	movs	r2, #96	; 0x60
 8006d3c:	f883 27c6 	strb.w	r2, [r3, #1990]	; 0x7c6
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	22e0      	movs	r2, #224	; 0xe0
 8006d44:	f883 27c7 	strb.w	r2, [r3, #1991]	; 0x7c7
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2280      	movs	r2, #128	; 0x80
 8006d4c:	f883 27c8 	strb.w	r2, [r3, #1992]	; 0x7c8
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	22ff      	movs	r2, #255	; 0xff
 8006d54:	f883 27c9 	strb.w	r2, [r3, #1993]	; 0x7c9
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	227f      	movs	r2, #127	; 0x7f
 8006d5c:	f883 27ca 	strb.w	r2, [r3, #1994]	; 0x7ca
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2208      	movs	r2, #8
 8006d64:	f883 27ce 	strb.w	r2, [r3, #1998]	; 0x7ce
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2208      	movs	r2, #8
 8006d6c:	f883 27cf 	strb.w	r2, [r3, #1999]	; 0x7cf
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	226b      	movs	r2, #107	; 0x6b
 8006d74:	f883 27d0 	strb.w	r2, [r3, #2000]	; 0x7d0
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	226b      	movs	r2, #107	; 0x6b
 8006d7c:	f883 27d1 	strb.w	r2, [r3, #2001]	; 0x7d1
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2208      	movs	r2, #8
 8006d84:	f883 27d2 	strb.w	r2, [r3, #2002]	; 0x7d2
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2208      	movs	r2, #8
 8006d8c:	f883 27d3 	strb.w	r2, [r3, #2003]	; 0x7d3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2224      	movs	r2, #36	; 0x24
 8006d94:	f883 27d6 	strb.w	r2, [r3, #2006]	; 0x7d6
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2236      	movs	r2, #54	; 0x36
 8006d9c:	f883 27d7 	strb.w	r2, [r3, #2007]	; 0x7d7
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2212      	movs	r2, #18
 8006da4:	f883 27d8 	strb.w	r2, [r3, #2008]	; 0x7d8
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2236      	movs	r2, #54	; 0x36
 8006dac:	f883 27d9 	strb.w	r2, [r3, #2009]	; 0x7d9
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2224      	movs	r2, #36	; 0x24
 8006db4:	f883 27da 	strb.w	r2, [r3, #2010]	; 0x7da
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2236      	movs	r2, #54	; 0x36
 8006dbc:	f883 27db 	strb.w	r2, [r3, #2011]	; 0x7db
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2212      	movs	r2, #18
 8006dc4:	f883 27dc 	strb.w	r2, [r3, #2012]	; 0x7dc
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2206      	movs	r2, #6
 8006dcc:	f883 27df 	strb.w	r2, [r3, #2015]	; 0x7df
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	220f      	movs	r2, #15
 8006dd4:	f883 27e0 	strb.w	r2, [r3, #2016]	; 0x7e0
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2209      	movs	r2, #9
 8006ddc:	f883 27e1 	strb.w	r2, [r3, #2017]	; 0x7e1
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	220f      	movs	r2, #15
 8006de4:	f883 27e2 	strb.w	r2, [r3, #2018]	; 0x7e2
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2206      	movs	r2, #6
 8006dec:	f883 27e3 	strb.w	r2, [r3, #2019]	; 0x7e3
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2218      	movs	r2, #24
 8006df4:	f883 27e9 	strb.w	r2, [r3, #2025]	; 0x7e9
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2218      	movs	r2, #24
 8006dfc:	f883 27ea 	strb.w	r2, [r3, #2026]	; 0x7ea
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2210      	movs	r2, #16
 8006e04:	f883 27f1 	strb.w	r2, [r3, #2033]	; 0x7f1
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2210      	movs	r2, #16
 8006e0c:	f883 27f2 	strb.w	r2, [r3, #2034]	; 0x7f2
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2210      	movs	r2, #16
 8006e14:	f883 27f6 	strb.w	r2, [r3, #2038]	; 0x7f6
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2230      	movs	r2, #48	; 0x30
 8006e1c:	f883 27f7 	strb.w	r2, [r3, #2039]	; 0x7f7
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2270      	movs	r2, #112	; 0x70
 8006e24:	f883 27f8 	strb.w	r2, [r3, #2040]	; 0x7f8
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	22c0      	movs	r2, #192	; 0xc0
 8006e2c:	f883 27f9 	strb.w	r2, [r3, #2041]	; 0x7f9
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	22ff      	movs	r2, #255	; 0xff
 8006e34:	f883 27fa 	strb.w	r2, [r3, #2042]	; 0x7fa
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	22ff      	movs	r2, #255	; 0xff
 8006e3c:	f883 27fb 	strb.w	r2, [r3, #2043]	; 0x7fb
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 27fc 	strb.w	r2, [r3, #2044]	; 0x7fc
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 27fd 	strb.w	r2, [r3, #2045]	; 0x7fd
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	221f      	movs	r2, #31
 8006e54:	f883 27ff 	strb.w	r2, [r3, #2047]	; 0x7ff
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	221f      	movs	r2, #31
 8006e5c:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	221f      	movs	r2, #31
 8006e6c:	f883 2802 	strb.w	r2, [r3, #2050]	; 0x802
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	221e      	movs	r2, #30
 8006e74:	f883 2803 	strb.w	r2, [r3, #2051]	; 0x803
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2219      	movs	r2, #25
 8006e7c:	f883 2807 	strb.w	r2, [r3, #2055]	; 0x807
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	221d      	movs	r2, #29
 8006e84:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2217      	movs	r2, #23
 8006e8c:	f883 2809 	strb.w	r2, [r3, #2057]	; 0x809
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2212      	movs	r2, #18
 8006e94:	f883 280a 	strb.w	r2, [r3, #2058]	; 0x80a
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	223c      	movs	r2, #60	; 0x3c
 8006e9c:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	223c      	movs	r2, #60	; 0x3c
 8006ea4:	f883 2811 	strb.w	r2, [r3, #2065]	; 0x811
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	223c      	movs	r2, #60	; 0x3c
 8006eac:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	223c      	movs	r2, #60	; 0x3c
 8006eb4:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f603 0326 	addw	r3, r3, #2086	; 0x826
 8006ebe:	f240 12db 	movw	r2, #475	; 0x1db
 8006ec2:	2100      	movs	r1, #0
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f007 fef9 	bl	800ecbc <memset>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	225f      	movs	r2, #95	; 0x5f
 8006ece:	f883 282d 	strb.w	r2, [r3, #2093]	; 0x82d
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2207      	movs	r2, #7
 8006ed6:	f883 2831 	strb.w	r2, [r3, #2097]	; 0x831
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2207      	movs	r2, #7
 8006ede:	f883 2833 	strb.w	r2, [r3, #2099]	; 0x833
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2214      	movs	r2, #20
 8006ee6:	f883 2835 	strb.w	r2, [r3, #2101]	; 0x835
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	227f      	movs	r2, #127	; 0x7f
 8006eee:	f883 2836 	strb.w	r2, [r3, #2102]	; 0x836
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2214      	movs	r2, #20
 8006ef6:	f883 2837 	strb.w	r2, [r3, #2103]	; 0x837
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	227f      	movs	r2, #127	; 0x7f
 8006efe:	f883 2838 	strb.w	r2, [r3, #2104]	; 0x838
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2214      	movs	r2, #20
 8006f06:	f883 2839 	strb.w	r2, [r3, #2105]	; 0x839
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2224      	movs	r2, #36	; 0x24
 8006f0e:	f883 283a 	strb.w	r2, [r3, #2106]	; 0x83a
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	222a      	movs	r2, #42	; 0x2a
 8006f16:	f883 283b 	strb.w	r2, [r3, #2107]	; 0x83b
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	227f      	movs	r2, #127	; 0x7f
 8006f1e:	f883 283c 	strb.w	r2, [r3, #2108]	; 0x83c
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	222a      	movs	r2, #42	; 0x2a
 8006f26:	f883 283d 	strb.w	r2, [r3, #2109]	; 0x83d
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2212      	movs	r2, #18
 8006f2e:	f883 283e 	strb.w	r2, [r3, #2110]	; 0x83e
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2223      	movs	r2, #35	; 0x23
 8006f36:	f883 283f 	strb.w	r2, [r3, #2111]	; 0x83f
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2213      	movs	r2, #19
 8006f3e:	f883 2840 	strb.w	r2, [r3, #2112]	; 0x840
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2208      	movs	r2, #8
 8006f46:	f883 2841 	strb.w	r2, [r3, #2113]	; 0x841
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2264      	movs	r2, #100	; 0x64
 8006f4e:	f883 2842 	strb.w	r2, [r3, #2114]	; 0x842
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2262      	movs	r2, #98	; 0x62
 8006f56:	f883 2843 	strb.w	r2, [r3, #2115]	; 0x843
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2236      	movs	r2, #54	; 0x36
 8006f5e:	f883 2844 	strb.w	r2, [r3, #2116]	; 0x844
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2249      	movs	r2, #73	; 0x49
 8006f66:	f883 2845 	strb.w	r2, [r3, #2117]	; 0x845
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2255      	movs	r2, #85	; 0x55
 8006f6e:	f883 2846 	strb.w	r2, [r3, #2118]	; 0x846
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2222      	movs	r2, #34	; 0x22
 8006f76:	f883 2847 	strb.w	r2, [r3, #2119]	; 0x847
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2250      	movs	r2, #80	; 0x50
 8006f7e:	f883 2848 	strb.w	r2, [r3, #2120]	; 0x848
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2205      	movs	r2, #5
 8006f86:	f883 284a 	strb.w	r2, [r3, #2122]	; 0x84a
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2203      	movs	r2, #3
 8006f8e:	f883 284b 	strb.w	r2, [r3, #2123]	; 0x84b
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	221c      	movs	r2, #28
 8006f96:	f883 284f 	strb.w	r2, [r3, #2127]	; 0x84f
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2222      	movs	r2, #34	; 0x22
 8006f9e:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2241      	movs	r2, #65	; 0x41
 8006fa6:	f883 2851 	strb.w	r2, [r3, #2129]	; 0x851
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2241      	movs	r2, #65	; 0x41
 8006fae:	f883 2854 	strb.w	r2, [r3, #2132]	; 0x854
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2222      	movs	r2, #34	; 0x22
 8006fb6:	f883 2855 	strb.w	r2, [r3, #2133]	; 0x855
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	221c      	movs	r2, #28
 8006fbe:	f883 2856 	strb.w	r2, [r3, #2134]	; 0x856
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2208      	movs	r2, #8
 8006fc6:	f883 2858 	strb.w	r2, [r3, #2136]	; 0x858
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	222a      	movs	r2, #42	; 0x2a
 8006fce:	f883 2859 	strb.w	r2, [r3, #2137]	; 0x859
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	221c      	movs	r2, #28
 8006fd6:	f883 285a 	strb.w	r2, [r3, #2138]	; 0x85a
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	222a      	movs	r2, #42	; 0x2a
 8006fde:	f883 285b 	strb.w	r2, [r3, #2139]	; 0x85b
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2208      	movs	r2, #8
 8006fe6:	f883 285c 	strb.w	r2, [r3, #2140]	; 0x85c
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2208      	movs	r2, #8
 8006fee:	f883 285d 	strb.w	r2, [r3, #2141]	; 0x85d
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2208      	movs	r2, #8
 8006ff6:	f883 285e 	strb.w	r2, [r3, #2142]	; 0x85e
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	223e      	movs	r2, #62	; 0x3e
 8006ffe:	f883 285f 	strb.w	r2, [r3, #2143]	; 0x85f
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2208      	movs	r2, #8
 8007006:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2208      	movs	r2, #8
 800700e:	f883 2861 	strb.w	r2, [r3, #2145]	; 0x861
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2250      	movs	r2, #80	; 0x50
 8007016:	f883 2863 	strb.w	r2, [r3, #2147]	; 0x863
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2230      	movs	r2, #48	; 0x30
 800701e:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2208      	movs	r2, #8
 8007026:	f883 2867 	strb.w	r2, [r3, #2151]	; 0x867
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2208      	movs	r2, #8
 800702e:	f883 2868 	strb.w	r2, [r3, #2152]	; 0x868
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2208      	movs	r2, #8
 8007036:	f883 2869 	strb.w	r2, [r3, #2153]	; 0x869
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2208      	movs	r2, #8
 800703e:	f883 286a 	strb.w	r2, [r3, #2154]	; 0x86a
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2208      	movs	r2, #8
 8007046:	f883 286b 	strb.w	r2, [r3, #2155]	; 0x86b
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2230      	movs	r2, #48	; 0x30
 800704e:	f883 286d 	strb.w	r2, [r3, #2157]	; 0x86d
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2230      	movs	r2, #48	; 0x30
 8007056:	f883 286e 	strb.w	r2, [r3, #2158]	; 0x86e
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2220      	movs	r2, #32
 800705e:	f883 2871 	strb.w	r2, [r3, #2161]	; 0x871
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2210      	movs	r2, #16
 8007066:	f883 2872 	strb.w	r2, [r3, #2162]	; 0x872
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2208      	movs	r2, #8
 800706e:	f883 2873 	strb.w	r2, [r3, #2163]	; 0x873
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2204      	movs	r2, #4
 8007076:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2202      	movs	r2, #2
 800707e:	f883 2875 	strb.w	r2, [r3, #2165]	; 0x875
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	223e      	movs	r2, #62	; 0x3e
 8007086:	f883 2876 	strb.w	r2, [r3, #2166]	; 0x876
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2251      	movs	r2, #81	; 0x51
 800708e:	f883 2877 	strb.w	r2, [r3, #2167]	; 0x877
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2249      	movs	r2, #73	; 0x49
 8007096:	f883 2878 	strb.w	r2, [r3, #2168]	; 0x878
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2245      	movs	r2, #69	; 0x45
 800709e:	f883 2879 	strb.w	r2, [r3, #2169]	; 0x879
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	223e      	movs	r2, #62	; 0x3e
 80070a6:	f883 287a 	strb.w	r2, [r3, #2170]	; 0x87a
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2242      	movs	r2, #66	; 0x42
 80070ae:	f883 287c 	strb.w	r2, [r3, #2172]	; 0x87c
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	227f      	movs	r2, #127	; 0x7f
 80070b6:	f883 287d 	strb.w	r2, [r3, #2173]	; 0x87d
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2240      	movs	r2, #64	; 0x40
 80070be:	f883 287e 	strb.w	r2, [r3, #2174]	; 0x87e
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2242      	movs	r2, #66	; 0x42
 80070c6:	f883 2880 	strb.w	r2, [r3, #2176]	; 0x880
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2261      	movs	r2, #97	; 0x61
 80070ce:	f883 2881 	strb.w	r2, [r3, #2177]	; 0x881
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2251      	movs	r2, #81	; 0x51
 80070d6:	f883 2882 	strb.w	r2, [r3, #2178]	; 0x882
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2249      	movs	r2, #73	; 0x49
 80070de:	f883 2883 	strb.w	r2, [r3, #2179]	; 0x883
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2246      	movs	r2, #70	; 0x46
 80070e6:	f883 2884 	strb.w	r2, [r3, #2180]	; 0x884
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2221      	movs	r2, #33	; 0x21
 80070ee:	f883 2885 	strb.w	r2, [r3, #2181]	; 0x885
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2241      	movs	r2, #65	; 0x41
 80070f6:	f883 2886 	strb.w	r2, [r3, #2182]	; 0x886
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2245      	movs	r2, #69	; 0x45
 80070fe:	f883 2887 	strb.w	r2, [r3, #2183]	; 0x887
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	224b      	movs	r2, #75	; 0x4b
 8007106:	f883 2888 	strb.w	r2, [r3, #2184]	; 0x888
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2231      	movs	r2, #49	; 0x31
 800710e:	f883 2889 	strb.w	r2, [r3, #2185]	; 0x889
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2218      	movs	r2, #24
 8007116:	f883 288a 	strb.w	r2, [r3, #2186]	; 0x88a
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2214      	movs	r2, #20
 800711e:	f883 288b 	strb.w	r2, [r3, #2187]	; 0x88b
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2212      	movs	r2, #18
 8007126:	f883 288c 	strb.w	r2, [r3, #2188]	; 0x88c
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	227f      	movs	r2, #127	; 0x7f
 800712e:	f883 288d 	strb.w	r2, [r3, #2189]	; 0x88d
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2210      	movs	r2, #16
 8007136:	f883 288e 	strb.w	r2, [r3, #2190]	; 0x88e
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2227      	movs	r2, #39	; 0x27
 800713e:	f883 288f 	strb.w	r2, [r3, #2191]	; 0x88f
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2245      	movs	r2, #69	; 0x45
 8007146:	f883 2890 	strb.w	r2, [r3, #2192]	; 0x890
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2245      	movs	r2, #69	; 0x45
 800714e:	f883 2891 	strb.w	r2, [r3, #2193]	; 0x891
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2245      	movs	r2, #69	; 0x45
 8007156:	f883 2892 	strb.w	r2, [r3, #2194]	; 0x892
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2239      	movs	r2, #57	; 0x39
 800715e:	f883 2893 	strb.w	r2, [r3, #2195]	; 0x893
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	223c      	movs	r2, #60	; 0x3c
 8007166:	f883 2894 	strb.w	r2, [r3, #2196]	; 0x894
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	224a      	movs	r2, #74	; 0x4a
 800716e:	f883 2895 	strb.w	r2, [r3, #2197]	; 0x895
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2249      	movs	r2, #73	; 0x49
 8007176:	f883 2896 	strb.w	r2, [r3, #2198]	; 0x896
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2249      	movs	r2, #73	; 0x49
 800717e:	f883 2897 	strb.w	r2, [r3, #2199]	; 0x897
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2230      	movs	r2, #48	; 0x30
 8007186:	f883 2898 	strb.w	r2, [r3, #2200]	; 0x898
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2201      	movs	r2, #1
 800718e:	f883 2899 	strb.w	r2, [r3, #2201]	; 0x899
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2271      	movs	r2, #113	; 0x71
 8007196:	f883 289a 	strb.w	r2, [r3, #2202]	; 0x89a
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2209      	movs	r2, #9
 800719e:	f883 289b 	strb.w	r2, [r3, #2203]	; 0x89b
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2205      	movs	r2, #5
 80071a6:	f883 289c 	strb.w	r2, [r3, #2204]	; 0x89c
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2203      	movs	r2, #3
 80071ae:	f883 289d 	strb.w	r2, [r3, #2205]	; 0x89d
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2236      	movs	r2, #54	; 0x36
 80071b6:	f883 289e 	strb.w	r2, [r3, #2206]	; 0x89e
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2249      	movs	r2, #73	; 0x49
 80071be:	f883 289f 	strb.w	r2, [r3, #2207]	; 0x89f
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2249      	movs	r2, #73	; 0x49
 80071c6:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2249      	movs	r2, #73	; 0x49
 80071ce:	f883 28a1 	strb.w	r2, [r3, #2209]	; 0x8a1
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2236      	movs	r2, #54	; 0x36
 80071d6:	f883 28a2 	strb.w	r2, [r3, #2210]	; 0x8a2
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2206      	movs	r2, #6
 80071de:	f883 28a3 	strb.w	r2, [r3, #2211]	; 0x8a3
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2249      	movs	r2, #73	; 0x49
 80071e6:	f883 28a4 	strb.w	r2, [r3, #2212]	; 0x8a4
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2249      	movs	r2, #73	; 0x49
 80071ee:	f883 28a5 	strb.w	r2, [r3, #2213]	; 0x8a5
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2229      	movs	r2, #41	; 0x29
 80071f6:	f883 28a6 	strb.w	r2, [r3, #2214]	; 0x8a6
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	221e      	movs	r2, #30
 80071fe:	f883 28a7 	strb.w	r2, [r3, #2215]	; 0x8a7
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2236      	movs	r2, #54	; 0x36
 8007206:	f883 28a9 	strb.w	r2, [r3, #2217]	; 0x8a9
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2236      	movs	r2, #54	; 0x36
 800720e:	f883 28aa 	strb.w	r2, [r3, #2218]	; 0x8aa
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2256      	movs	r2, #86	; 0x56
 8007216:	f883 28ae 	strb.w	r2, [r3, #2222]	; 0x8ae
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2236      	movs	r2, #54	; 0x36
 800721e:	f883 28af 	strb.w	r2, [r3, #2223]	; 0x8af
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2208      	movs	r2, #8
 8007226:	f883 28b3 	strb.w	r2, [r3, #2227]	; 0x8b3
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2214      	movs	r2, #20
 800722e:	f883 28b4 	strb.w	r2, [r3, #2228]	; 0x8b4
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2222      	movs	r2, #34	; 0x22
 8007236:	f883 28b5 	strb.w	r2, [r3, #2229]	; 0x8b5
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2241      	movs	r2, #65	; 0x41
 800723e:	f883 28b6 	strb.w	r2, [r3, #2230]	; 0x8b6
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2214      	movs	r2, #20
 8007246:	f883 28b7 	strb.w	r2, [r3, #2231]	; 0x8b7
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2214      	movs	r2, #20
 800724e:	f883 28b8 	strb.w	r2, [r3, #2232]	; 0x8b8
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2214      	movs	r2, #20
 8007256:	f883 28b9 	strb.w	r2, [r3, #2233]	; 0x8b9
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2214      	movs	r2, #20
 800725e:	f883 28ba 	strb.w	r2, [r3, #2234]	; 0x8ba
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2214      	movs	r2, #20
 8007266:	f883 28bb 	strb.w	r2, [r3, #2235]	; 0x8bb
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2241      	movs	r2, #65	; 0x41
 800726e:	f883 28bc 	strb.w	r2, [r3, #2236]	; 0x8bc
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2222      	movs	r2, #34	; 0x22
 8007276:	f883 28bd 	strb.w	r2, [r3, #2237]	; 0x8bd
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2214      	movs	r2, #20
 800727e:	f883 28be 	strb.w	r2, [r3, #2238]	; 0x8be
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2208      	movs	r2, #8
 8007286:	f883 28bf 	strb.w	r2, [r3, #2239]	; 0x8bf
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2202      	movs	r2, #2
 800728e:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2251      	movs	r2, #81	; 0x51
 800729e:	f883 28c3 	strb.w	r2, [r3, #2243]	; 0x8c3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2209      	movs	r2, #9
 80072a6:	f883 28c4 	strb.w	r2, [r3, #2244]	; 0x8c4
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2206      	movs	r2, #6
 80072ae:	f883 28c5 	strb.w	r2, [r3, #2245]	; 0x8c5
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2232      	movs	r2, #50	; 0x32
 80072b6:	f883 28c6 	strb.w	r2, [r3, #2246]	; 0x8c6
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2249      	movs	r2, #73	; 0x49
 80072be:	f883 28c7 	strb.w	r2, [r3, #2247]	; 0x8c7
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2279      	movs	r2, #121	; 0x79
 80072c6:	f883 28c8 	strb.w	r2, [r3, #2248]	; 0x8c8
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2241      	movs	r2, #65	; 0x41
 80072ce:	f883 28c9 	strb.w	r2, [r3, #2249]	; 0x8c9
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	223e      	movs	r2, #62	; 0x3e
 80072d6:	f883 28ca 	strb.w	r2, [r3, #2250]	; 0x8ca
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	227e      	movs	r2, #126	; 0x7e
 80072de:	f883 28cb 	strb.w	r2, [r3, #2251]	; 0x8cb
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2211      	movs	r2, #17
 80072e6:	f883 28cc 	strb.w	r2, [r3, #2252]	; 0x8cc
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2211      	movs	r2, #17
 80072ee:	f883 28cd 	strb.w	r2, [r3, #2253]	; 0x8cd
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2211      	movs	r2, #17
 80072f6:	f883 28ce 	strb.w	r2, [r3, #2254]	; 0x8ce
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	227e      	movs	r2, #126	; 0x7e
 80072fe:	f883 28cf 	strb.w	r2, [r3, #2255]	; 0x8cf
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	227f      	movs	r2, #127	; 0x7f
 8007306:	f883 28d0 	strb.w	r2, [r3, #2256]	; 0x8d0
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2249      	movs	r2, #73	; 0x49
 800730e:	f883 28d1 	strb.w	r2, [r3, #2257]	; 0x8d1
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2249      	movs	r2, #73	; 0x49
 8007316:	f883 28d2 	strb.w	r2, [r3, #2258]	; 0x8d2
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2249      	movs	r2, #73	; 0x49
 800731e:	f883 28d3 	strb.w	r2, [r3, #2259]	; 0x8d3
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2236      	movs	r2, #54	; 0x36
 8007326:	f883 28d4 	strb.w	r2, [r3, #2260]	; 0x8d4
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	223e      	movs	r2, #62	; 0x3e
 800732e:	f883 28d5 	strb.w	r2, [r3, #2261]	; 0x8d5
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2241      	movs	r2, #65	; 0x41
 8007336:	f883 28d6 	strb.w	r2, [r3, #2262]	; 0x8d6
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2241      	movs	r2, #65	; 0x41
 800733e:	f883 28d7 	strb.w	r2, [r3, #2263]	; 0x8d7
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2241      	movs	r2, #65	; 0x41
 8007346:	f883 28d8 	strb.w	r2, [r3, #2264]	; 0x8d8
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2222      	movs	r2, #34	; 0x22
 800734e:	f883 28d9 	strb.w	r2, [r3, #2265]	; 0x8d9
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	227f      	movs	r2, #127	; 0x7f
 8007356:	f883 28da 	strb.w	r2, [r3, #2266]	; 0x8da
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2241      	movs	r2, #65	; 0x41
 800735e:	f883 28db 	strb.w	r2, [r3, #2267]	; 0x8db
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2241      	movs	r2, #65	; 0x41
 8007366:	f883 28dc 	strb.w	r2, [r3, #2268]	; 0x8dc
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2222      	movs	r2, #34	; 0x22
 800736e:	f883 28dd 	strb.w	r2, [r3, #2269]	; 0x8dd
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	221c      	movs	r2, #28
 8007376:	f883 28de 	strb.w	r2, [r3, #2270]	; 0x8de
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	227f      	movs	r2, #127	; 0x7f
 800737e:	f883 28df 	strb.w	r2, [r3, #2271]	; 0x8df
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2249      	movs	r2, #73	; 0x49
 8007386:	f883 28e0 	strb.w	r2, [r3, #2272]	; 0x8e0
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2249      	movs	r2, #73	; 0x49
 800738e:	f883 28e1 	strb.w	r2, [r3, #2273]	; 0x8e1
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2249      	movs	r2, #73	; 0x49
 8007396:	f883 28e2 	strb.w	r2, [r3, #2274]	; 0x8e2
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2241      	movs	r2, #65	; 0x41
 800739e:	f883 28e3 	strb.w	r2, [r3, #2275]	; 0x8e3
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	227f      	movs	r2, #127	; 0x7f
 80073a6:	f883 28e4 	strb.w	r2, [r3, #2276]	; 0x8e4
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2209      	movs	r2, #9
 80073ae:	f883 28e5 	strb.w	r2, [r3, #2277]	; 0x8e5
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2209      	movs	r2, #9
 80073b6:	f883 28e6 	strb.w	r2, [r3, #2278]	; 0x8e6
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2201      	movs	r2, #1
 80073be:	f883 28e7 	strb.w	r2, [r3, #2279]	; 0x8e7
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2201      	movs	r2, #1
 80073c6:	f883 28e8 	strb.w	r2, [r3, #2280]	; 0x8e8
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	223e      	movs	r2, #62	; 0x3e
 80073ce:	f883 28e9 	strb.w	r2, [r3, #2281]	; 0x8e9
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2241      	movs	r2, #65	; 0x41
 80073d6:	f883 28ea 	strb.w	r2, [r3, #2282]	; 0x8ea
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2241      	movs	r2, #65	; 0x41
 80073de:	f883 28eb 	strb.w	r2, [r3, #2283]	; 0x8eb
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2251      	movs	r2, #81	; 0x51
 80073e6:	f883 28ec 	strb.w	r2, [r3, #2284]	; 0x8ec
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2232      	movs	r2, #50	; 0x32
 80073ee:	f883 28ed 	strb.w	r2, [r3, #2285]	; 0x8ed
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	227f      	movs	r2, #127	; 0x7f
 80073f6:	f883 28ee 	strb.w	r2, [r3, #2286]	; 0x8ee
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2208      	movs	r2, #8
 80073fe:	f883 28ef 	strb.w	r2, [r3, #2287]	; 0x8ef
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2208      	movs	r2, #8
 8007406:	f883 28f0 	strb.w	r2, [r3, #2288]	; 0x8f0
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2208      	movs	r2, #8
 800740e:	f883 28f1 	strb.w	r2, [r3, #2289]	; 0x8f1
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	227f      	movs	r2, #127	; 0x7f
 8007416:	f883 28f2 	strb.w	r2, [r3, #2290]	; 0x8f2
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2241      	movs	r2, #65	; 0x41
 800741e:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	227f      	movs	r2, #127	; 0x7f
 8007426:	f883 28f5 	strb.w	r2, [r3, #2293]	; 0x8f5
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2241      	movs	r2, #65	; 0x41
 800742e:	f883 28f6 	strb.w	r2, [r3, #2294]	; 0x8f6
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2220      	movs	r2, #32
 8007436:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2240      	movs	r2, #64	; 0x40
 800743e:	f883 28f9 	strb.w	r2, [r3, #2297]	; 0x8f9
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2241      	movs	r2, #65	; 0x41
 8007446:	f883 28fa 	strb.w	r2, [r3, #2298]	; 0x8fa
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	223f      	movs	r2, #63	; 0x3f
 800744e:	f883 28fb 	strb.w	r2, [r3, #2299]	; 0x8fb
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2201      	movs	r2, #1
 8007456:	f883 28fc 	strb.w	r2, [r3, #2300]	; 0x8fc
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	227f      	movs	r2, #127	; 0x7f
 800745e:	f883 28fd 	strb.w	r2, [r3, #2301]	; 0x8fd
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2208      	movs	r2, #8
 8007466:	f883 28fe 	strb.w	r2, [r3, #2302]	; 0x8fe
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2214      	movs	r2, #20
 800746e:	f883 28ff 	strb.w	r2, [r3, #2303]	; 0x8ff
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2222      	movs	r2, #34	; 0x22
 8007476:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2241      	movs	r2, #65	; 0x41
 800747e:	f883 2901 	strb.w	r2, [r3, #2305]	; 0x901
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	227f      	movs	r2, #127	; 0x7f
 8007486:	f883 2902 	strb.w	r2, [r3, #2306]	; 0x902
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2240      	movs	r2, #64	; 0x40
 800748e:	f883 2903 	strb.w	r2, [r3, #2307]	; 0x903
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2240      	movs	r2, #64	; 0x40
 8007496:	f883 2904 	strb.w	r2, [r3, #2308]	; 0x904
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2240      	movs	r2, #64	; 0x40
 800749e:	f883 2905 	strb.w	r2, [r3, #2309]	; 0x905
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2240      	movs	r2, #64	; 0x40
 80074a6:	f883 2906 	strb.w	r2, [r3, #2310]	; 0x906
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	227f      	movs	r2, #127	; 0x7f
 80074ae:	f883 2907 	strb.w	r2, [r3, #2311]	; 0x907
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2202      	movs	r2, #2
 80074b6:	f883 2908 	strb.w	r2, [r3, #2312]	; 0x908
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2204      	movs	r2, #4
 80074be:	f883 2909 	strb.w	r2, [r3, #2313]	; 0x909
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2202      	movs	r2, #2
 80074c6:	f883 290a 	strb.w	r2, [r3, #2314]	; 0x90a
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	227f      	movs	r2, #127	; 0x7f
 80074ce:	f883 290b 	strb.w	r2, [r3, #2315]	; 0x90b
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	227f      	movs	r2, #127	; 0x7f
 80074d6:	f883 290c 	strb.w	r2, [r3, #2316]	; 0x90c
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2204      	movs	r2, #4
 80074de:	f883 290d 	strb.w	r2, [r3, #2317]	; 0x90d
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2208      	movs	r2, #8
 80074e6:	f883 290e 	strb.w	r2, [r3, #2318]	; 0x90e
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2210      	movs	r2, #16
 80074ee:	f883 290f 	strb.w	r2, [r3, #2319]	; 0x90f
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	227f      	movs	r2, #127	; 0x7f
 80074f6:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	223e      	movs	r2, #62	; 0x3e
 80074fe:	f883 2911 	strb.w	r2, [r3, #2321]	; 0x911
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2241      	movs	r2, #65	; 0x41
 8007506:	f883 2912 	strb.w	r2, [r3, #2322]	; 0x912
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2241      	movs	r2, #65	; 0x41
 800750e:	f883 2913 	strb.w	r2, [r3, #2323]	; 0x913
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2241      	movs	r2, #65	; 0x41
 8007516:	f883 2914 	strb.w	r2, [r3, #2324]	; 0x914
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	223e      	movs	r2, #62	; 0x3e
 800751e:	f883 2915 	strb.w	r2, [r3, #2325]	; 0x915
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	227f      	movs	r2, #127	; 0x7f
 8007526:	f883 2916 	strb.w	r2, [r3, #2326]	; 0x916
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2209      	movs	r2, #9
 800752e:	f883 2917 	strb.w	r2, [r3, #2327]	; 0x917
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2209      	movs	r2, #9
 8007536:	f883 2918 	strb.w	r2, [r3, #2328]	; 0x918
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2209      	movs	r2, #9
 800753e:	f883 2919 	strb.w	r2, [r3, #2329]	; 0x919
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2206      	movs	r2, #6
 8007546:	f883 291a 	strb.w	r2, [r3, #2330]	; 0x91a
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	223e      	movs	r2, #62	; 0x3e
 800754e:	f883 291b 	strb.w	r2, [r3, #2331]	; 0x91b
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2241      	movs	r2, #65	; 0x41
 8007556:	f883 291c 	strb.w	r2, [r3, #2332]	; 0x91c
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2251      	movs	r2, #81	; 0x51
 800755e:	f883 291d 	strb.w	r2, [r3, #2333]	; 0x91d
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2221      	movs	r2, #33	; 0x21
 8007566:	f883 291e 	strb.w	r2, [r3, #2334]	; 0x91e
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	225e      	movs	r2, #94	; 0x5e
 800756e:	f883 291f 	strb.w	r2, [r3, #2335]	; 0x91f
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	227f      	movs	r2, #127	; 0x7f
 8007576:	f883 2920 	strb.w	r2, [r3, #2336]	; 0x920
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2209      	movs	r2, #9
 800757e:	f883 2921 	strb.w	r2, [r3, #2337]	; 0x921
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2219      	movs	r2, #25
 8007586:	f883 2922 	strb.w	r2, [r3, #2338]	; 0x922
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2229      	movs	r2, #41	; 0x29
 800758e:	f883 2923 	strb.w	r2, [r3, #2339]	; 0x923
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2246      	movs	r2, #70	; 0x46
 8007596:	f883 2924 	strb.w	r2, [r3, #2340]	; 0x924
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2246      	movs	r2, #70	; 0x46
 800759e:	f883 2925 	strb.w	r2, [r3, #2341]	; 0x925
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2249      	movs	r2, #73	; 0x49
 80075a6:	f883 2926 	strb.w	r2, [r3, #2342]	; 0x926
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2249      	movs	r2, #73	; 0x49
 80075ae:	f883 2927 	strb.w	r2, [r3, #2343]	; 0x927
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2249      	movs	r2, #73	; 0x49
 80075b6:	f883 2928 	strb.w	r2, [r3, #2344]	; 0x928
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2231      	movs	r2, #49	; 0x31
 80075be:	f883 2929 	strb.w	r2, [r3, #2345]	; 0x929
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2201      	movs	r2, #1
 80075c6:	f883 292a 	strb.w	r2, [r3, #2346]	; 0x92a
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2201      	movs	r2, #1
 80075ce:	f883 292b 	strb.w	r2, [r3, #2347]	; 0x92b
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	227f      	movs	r2, #127	; 0x7f
 80075d6:	f883 292c 	strb.w	r2, [r3, #2348]	; 0x92c
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2201      	movs	r2, #1
 80075de:	f883 292d 	strb.w	r2, [r3, #2349]	; 0x92d
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f883 292e 	strb.w	r2, [r3, #2350]	; 0x92e
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	223f      	movs	r2, #63	; 0x3f
 80075ee:	f883 292f 	strb.w	r2, [r3, #2351]	; 0x92f
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2240      	movs	r2, #64	; 0x40
 80075f6:	f883 2930 	strb.w	r2, [r3, #2352]	; 0x930
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2240      	movs	r2, #64	; 0x40
 80075fe:	f883 2931 	strb.w	r2, [r3, #2353]	; 0x931
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2240      	movs	r2, #64	; 0x40
 8007606:	f883 2932 	strb.w	r2, [r3, #2354]	; 0x932
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	223f      	movs	r2, #63	; 0x3f
 800760e:	f883 2933 	strb.w	r2, [r3, #2355]	; 0x933
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	221f      	movs	r2, #31
 8007616:	f883 2934 	strb.w	r2, [r3, #2356]	; 0x934
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2220      	movs	r2, #32
 800761e:	f883 2935 	strb.w	r2, [r3, #2357]	; 0x935
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2240      	movs	r2, #64	; 0x40
 8007626:	f883 2936 	strb.w	r2, [r3, #2358]	; 0x936
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2220      	movs	r2, #32
 800762e:	f883 2937 	strb.w	r2, [r3, #2359]	; 0x937
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	221f      	movs	r2, #31
 8007636:	f883 2938 	strb.w	r2, [r3, #2360]	; 0x938
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	227f      	movs	r2, #127	; 0x7f
 800763e:	f883 2939 	strb.w	r2, [r3, #2361]	; 0x939
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2220      	movs	r2, #32
 8007646:	f883 293a 	strb.w	r2, [r3, #2362]	; 0x93a
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2218      	movs	r2, #24
 800764e:	f883 293b 	strb.w	r2, [r3, #2363]	; 0x93b
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2220      	movs	r2, #32
 8007656:	f883 293c 	strb.w	r2, [r3, #2364]	; 0x93c
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	227f      	movs	r2, #127	; 0x7f
 800765e:	f883 293d 	strb.w	r2, [r3, #2365]	; 0x93d
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2263      	movs	r2, #99	; 0x63
 8007666:	f883 293e 	strb.w	r2, [r3, #2366]	; 0x93e
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2214      	movs	r2, #20
 800766e:	f883 293f 	strb.w	r2, [r3, #2367]	; 0x93f
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2208      	movs	r2, #8
 8007676:	f883 2940 	strb.w	r2, [r3, #2368]	; 0x940
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2214      	movs	r2, #20
 800767e:	f883 2941 	strb.w	r2, [r3, #2369]	; 0x941
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2263      	movs	r2, #99	; 0x63
 8007686:	f883 2942 	strb.w	r2, [r3, #2370]	; 0x942
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2203      	movs	r2, #3
 800768e:	f883 2943 	strb.w	r2, [r3, #2371]	; 0x943
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2204      	movs	r2, #4
 8007696:	f883 2944 	strb.w	r2, [r3, #2372]	; 0x944
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2278      	movs	r2, #120	; 0x78
 800769e:	f883 2945 	strb.w	r2, [r3, #2373]	; 0x945
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2204      	movs	r2, #4
 80076a6:	f883 2946 	strb.w	r2, [r3, #2374]	; 0x946
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2203      	movs	r2, #3
 80076ae:	f883 2947 	strb.w	r2, [r3, #2375]	; 0x947
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2261      	movs	r2, #97	; 0x61
 80076b6:	f883 2948 	strb.w	r2, [r3, #2376]	; 0x948
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2251      	movs	r2, #81	; 0x51
 80076be:	f883 2949 	strb.w	r2, [r3, #2377]	; 0x949
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2249      	movs	r2, #73	; 0x49
 80076c6:	f883 294a 	strb.w	r2, [r3, #2378]	; 0x94a
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2245      	movs	r2, #69	; 0x45
 80076ce:	f883 294b 	strb.w	r2, [r3, #2379]	; 0x94b
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2243      	movs	r2, #67	; 0x43
 80076d6:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	227f      	movs	r2, #127	; 0x7f
 80076de:	f883 294f 	strb.w	r2, [r3, #2383]	; 0x94f
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2241      	movs	r2, #65	; 0x41
 80076e6:	f883 2950 	strb.w	r2, [r3, #2384]	; 0x950
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2241      	movs	r2, #65	; 0x41
 80076ee:	f883 2951 	strb.w	r2, [r3, #2385]	; 0x951
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2202      	movs	r2, #2
 80076f6:	f883 2952 	strb.w	r2, [r3, #2386]	; 0x952
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2204      	movs	r2, #4
 80076fe:	f883 2953 	strb.w	r2, [r3, #2387]	; 0x953
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2208      	movs	r2, #8
 8007706:	f883 2954 	strb.w	r2, [r3, #2388]	; 0x954
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2210      	movs	r2, #16
 800770e:	f883 2955 	strb.w	r2, [r3, #2389]	; 0x955
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2220      	movs	r2, #32
 8007716:	f883 2956 	strb.w	r2, [r3, #2390]	; 0x956
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2241      	movs	r2, #65	; 0x41
 800771e:	f883 2957 	strb.w	r2, [r3, #2391]	; 0x957
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2241      	movs	r2, #65	; 0x41
 8007726:	f883 2958 	strb.w	r2, [r3, #2392]	; 0x958
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	227f      	movs	r2, #127	; 0x7f
 800772e:	f883 2959 	strb.w	r2, [r3, #2393]	; 0x959
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2204      	movs	r2, #4
 8007736:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2202      	movs	r2, #2
 800773e:	f883 295d 	strb.w	r2, [r3, #2397]	; 0x95d
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2201      	movs	r2, #1
 8007746:	f883 295e 	strb.w	r2, [r3, #2398]	; 0x95e
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2202      	movs	r2, #2
 800774e:	f883 295f 	strb.w	r2, [r3, #2399]	; 0x95f
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2204      	movs	r2, #4
 8007756:	f883 2960 	strb.w	r2, [r3, #2400]	; 0x960
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2240      	movs	r2, #64	; 0x40
 800775e:	f883 2961 	strb.w	r2, [r3, #2401]	; 0x961
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2240      	movs	r2, #64	; 0x40
 8007766:	f883 2962 	strb.w	r2, [r3, #2402]	; 0x962
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2240      	movs	r2, #64	; 0x40
 800776e:	f883 2963 	strb.w	r2, [r3, #2403]	; 0x963
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2240      	movs	r2, #64	; 0x40
 8007776:	f883 2964 	strb.w	r2, [r3, #2404]	; 0x964
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2240      	movs	r2, #64	; 0x40
 800777e:	f883 2965 	strb.w	r2, [r3, #2405]	; 0x965
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2201      	movs	r2, #1
 8007786:	f883 2967 	strb.w	r2, [r3, #2407]	; 0x967
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2202      	movs	r2, #2
 800778e:	f883 2968 	strb.w	r2, [r3, #2408]	; 0x968
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2204      	movs	r2, #4
 8007796:	f883 2969 	strb.w	r2, [r3, #2409]	; 0x969
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2220      	movs	r2, #32
 800779e:	f883 296b 	strb.w	r2, [r3, #2411]	; 0x96b
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2254      	movs	r2, #84	; 0x54
 80077a6:	f883 296c 	strb.w	r2, [r3, #2412]	; 0x96c
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2254      	movs	r2, #84	; 0x54
 80077ae:	f883 296d 	strb.w	r2, [r3, #2413]	; 0x96d
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2254      	movs	r2, #84	; 0x54
 80077b6:	f883 296e 	strb.w	r2, [r3, #2414]	; 0x96e
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2278      	movs	r2, #120	; 0x78
 80077be:	f883 296f 	strb.w	r2, [r3, #2415]	; 0x96f
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	227f      	movs	r2, #127	; 0x7f
 80077c6:	f883 2970 	strb.w	r2, [r3, #2416]	; 0x970
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2248      	movs	r2, #72	; 0x48
 80077ce:	f883 2971 	strb.w	r2, [r3, #2417]	; 0x971
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2244      	movs	r2, #68	; 0x44
 80077d6:	f883 2972 	strb.w	r2, [r3, #2418]	; 0x972
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2244      	movs	r2, #68	; 0x44
 80077de:	f883 2973 	strb.w	r2, [r3, #2419]	; 0x973
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2238      	movs	r2, #56	; 0x38
 80077e6:	f883 2974 	strb.w	r2, [r3, #2420]	; 0x974
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2238      	movs	r2, #56	; 0x38
 80077ee:	f883 2975 	strb.w	r2, [r3, #2421]	; 0x975
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2244      	movs	r2, #68	; 0x44
 80077f6:	f883 2976 	strb.w	r2, [r3, #2422]	; 0x976
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2244      	movs	r2, #68	; 0x44
 80077fe:	f883 2977 	strb.w	r2, [r3, #2423]	; 0x977
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2244      	movs	r2, #68	; 0x44
 8007806:	f883 2978 	strb.w	r2, [r3, #2424]	; 0x978
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2220      	movs	r2, #32
 800780e:	f883 2979 	strb.w	r2, [r3, #2425]	; 0x979
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2238      	movs	r2, #56	; 0x38
 8007816:	f883 297a 	strb.w	r2, [r3, #2426]	; 0x97a
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2244      	movs	r2, #68	; 0x44
 800781e:	f883 297b 	strb.w	r2, [r3, #2427]	; 0x97b
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2244      	movs	r2, #68	; 0x44
 8007826:	f883 297c 	strb.w	r2, [r3, #2428]	; 0x97c
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2248      	movs	r2, #72	; 0x48
 800782e:	f883 297d 	strb.w	r2, [r3, #2429]	; 0x97d
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	227f      	movs	r2, #127	; 0x7f
 8007836:	f883 297e 	strb.w	r2, [r3, #2430]	; 0x97e
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2238      	movs	r2, #56	; 0x38
 800783e:	f883 297f 	strb.w	r2, [r3, #2431]	; 0x97f
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2254      	movs	r2, #84	; 0x54
 8007846:	f883 2980 	strb.w	r2, [r3, #2432]	; 0x980
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2254      	movs	r2, #84	; 0x54
 800784e:	f883 2981 	strb.w	r2, [r3, #2433]	; 0x981
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2254      	movs	r2, #84	; 0x54
 8007856:	f883 2982 	strb.w	r2, [r3, #2434]	; 0x982
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2218      	movs	r2, #24
 800785e:	f883 2983 	strb.w	r2, [r3, #2435]	; 0x983
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2208      	movs	r2, #8
 8007866:	f883 2984 	strb.w	r2, [r3, #2436]	; 0x984
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	227e      	movs	r2, #126	; 0x7e
 800786e:	f883 2985 	strb.w	r2, [r3, #2437]	; 0x985
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2209      	movs	r2, #9
 8007876:	f883 2986 	strb.w	r2, [r3, #2438]	; 0x986
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2201      	movs	r2, #1
 800787e:	f883 2987 	strb.w	r2, [r3, #2439]	; 0x987
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2202      	movs	r2, #2
 8007886:	f883 2988 	strb.w	r2, [r3, #2440]	; 0x988
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2208      	movs	r2, #8
 800788e:	f883 2989 	strb.w	r2, [r3, #2441]	; 0x989
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2214      	movs	r2, #20
 8007896:	f883 298a 	strb.w	r2, [r3, #2442]	; 0x98a
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2254      	movs	r2, #84	; 0x54
 800789e:	f883 298b 	strb.w	r2, [r3, #2443]	; 0x98b
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2254      	movs	r2, #84	; 0x54
 80078a6:	f883 298c 	strb.w	r2, [r3, #2444]	; 0x98c
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	223c      	movs	r2, #60	; 0x3c
 80078ae:	f883 298d 	strb.w	r2, [r3, #2445]	; 0x98d
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	227f      	movs	r2, #127	; 0x7f
 80078b6:	f883 298e 	strb.w	r2, [r3, #2446]	; 0x98e
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2208      	movs	r2, #8
 80078be:	f883 298f 	strb.w	r2, [r3, #2447]	; 0x98f
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2204      	movs	r2, #4
 80078c6:	f883 2990 	strb.w	r2, [r3, #2448]	; 0x990
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2204      	movs	r2, #4
 80078ce:	f883 2991 	strb.w	r2, [r3, #2449]	; 0x991
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2278      	movs	r2, #120	; 0x78
 80078d6:	f883 2992 	strb.w	r2, [r3, #2450]	; 0x992
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2244      	movs	r2, #68	; 0x44
 80078de:	f883 2994 	strb.w	r2, [r3, #2452]	; 0x994
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	227d      	movs	r2, #125	; 0x7d
 80078e6:	f883 2995 	strb.w	r2, [r3, #2453]	; 0x995
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2240      	movs	r2, #64	; 0x40
 80078ee:	f883 2996 	strb.w	r2, [r3, #2454]	; 0x996
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2220      	movs	r2, #32
 80078f6:	f883 2998 	strb.w	r2, [r3, #2456]	; 0x998
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2240      	movs	r2, #64	; 0x40
 80078fe:	f883 2999 	strb.w	r2, [r3, #2457]	; 0x999
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2244      	movs	r2, #68	; 0x44
 8007906:	f883 299a 	strb.w	r2, [r3, #2458]	; 0x99a
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	223d      	movs	r2, #61	; 0x3d
 800790e:	f883 299b 	strb.w	r2, [r3, #2459]	; 0x99b
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	227f      	movs	r2, #127	; 0x7f
 8007916:	f883 299e 	strb.w	r2, [r3, #2462]	; 0x99e
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2210      	movs	r2, #16
 800791e:	f883 299f 	strb.w	r2, [r3, #2463]	; 0x99f
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2228      	movs	r2, #40	; 0x28
 8007926:	f883 29a0 	strb.w	r2, [r3, #2464]	; 0x9a0
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2244      	movs	r2, #68	; 0x44
 800792e:	f883 29a1 	strb.w	r2, [r3, #2465]	; 0x9a1
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2241      	movs	r2, #65	; 0x41
 8007936:	f883 29a3 	strb.w	r2, [r3, #2467]	; 0x9a3
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	227f      	movs	r2, #127	; 0x7f
 800793e:	f883 29a4 	strb.w	r2, [r3, #2468]	; 0x9a4
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2240      	movs	r2, #64	; 0x40
 8007946:	f883 29a5 	strb.w	r2, [r3, #2469]	; 0x9a5
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	227c      	movs	r2, #124	; 0x7c
 800794e:	f883 29a7 	strb.w	r2, [r3, #2471]	; 0x9a7
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2204      	movs	r2, #4
 8007956:	f883 29a8 	strb.w	r2, [r3, #2472]	; 0x9a8
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2218      	movs	r2, #24
 800795e:	f883 29a9 	strb.w	r2, [r3, #2473]	; 0x9a9
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2204      	movs	r2, #4
 8007966:	f883 29aa 	strb.w	r2, [r3, #2474]	; 0x9aa
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2278      	movs	r2, #120	; 0x78
 800796e:	f883 29ab 	strb.w	r2, [r3, #2475]	; 0x9ab
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	227c      	movs	r2, #124	; 0x7c
 8007976:	f883 29ac 	strb.w	r2, [r3, #2476]	; 0x9ac
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2208      	movs	r2, #8
 800797e:	f883 29ad 	strb.w	r2, [r3, #2477]	; 0x9ad
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2204      	movs	r2, #4
 8007986:	f883 29ae 	strb.w	r2, [r3, #2478]	; 0x9ae
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2204      	movs	r2, #4
 800798e:	f883 29af 	strb.w	r2, [r3, #2479]	; 0x9af
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2278      	movs	r2, #120	; 0x78
 8007996:	f883 29b0 	strb.w	r2, [r3, #2480]	; 0x9b0
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2238      	movs	r2, #56	; 0x38
 800799e:	f883 29b1 	strb.w	r2, [r3, #2481]	; 0x9b1
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2244      	movs	r2, #68	; 0x44
 80079a6:	f883 29b2 	strb.w	r2, [r3, #2482]	; 0x9b2
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2244      	movs	r2, #68	; 0x44
 80079ae:	f883 29b3 	strb.w	r2, [r3, #2483]	; 0x9b3
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2244      	movs	r2, #68	; 0x44
 80079b6:	f883 29b4 	strb.w	r2, [r3, #2484]	; 0x9b4
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2238      	movs	r2, #56	; 0x38
 80079be:	f883 29b5 	strb.w	r2, [r3, #2485]	; 0x9b5
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	227c      	movs	r2, #124	; 0x7c
 80079c6:	f883 29b6 	strb.w	r2, [r3, #2486]	; 0x9b6
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2214      	movs	r2, #20
 80079ce:	f883 29b7 	strb.w	r2, [r3, #2487]	; 0x9b7
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2214      	movs	r2, #20
 80079d6:	f883 29b8 	strb.w	r2, [r3, #2488]	; 0x9b8
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2214      	movs	r2, #20
 80079de:	f883 29b9 	strb.w	r2, [r3, #2489]	; 0x9b9
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2208      	movs	r2, #8
 80079e6:	f883 29ba 	strb.w	r2, [r3, #2490]	; 0x9ba
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2208      	movs	r2, #8
 80079ee:	f883 29bb 	strb.w	r2, [r3, #2491]	; 0x9bb
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2214      	movs	r2, #20
 80079f6:	f883 29bc 	strb.w	r2, [r3, #2492]	; 0x9bc
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2214      	movs	r2, #20
 80079fe:	f883 29bd 	strb.w	r2, [r3, #2493]	; 0x9bd
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2218      	movs	r2, #24
 8007a06:	f883 29be 	strb.w	r2, [r3, #2494]	; 0x9be
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	227c      	movs	r2, #124	; 0x7c
 8007a0e:	f883 29bf 	strb.w	r2, [r3, #2495]	; 0x9bf
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	227c      	movs	r2, #124	; 0x7c
 8007a16:	f883 29c0 	strb.w	r2, [r3, #2496]	; 0x9c0
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2208      	movs	r2, #8
 8007a1e:	f883 29c1 	strb.w	r2, [r3, #2497]	; 0x9c1
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2204      	movs	r2, #4
 8007a26:	f883 29c2 	strb.w	r2, [r3, #2498]	; 0x9c2
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2204      	movs	r2, #4
 8007a2e:	f883 29c3 	strb.w	r2, [r3, #2499]	; 0x9c3
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2208      	movs	r2, #8
 8007a36:	f883 29c4 	strb.w	r2, [r3, #2500]	; 0x9c4
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2248      	movs	r2, #72	; 0x48
 8007a3e:	f883 29c5 	strb.w	r2, [r3, #2501]	; 0x9c5
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2254      	movs	r2, #84	; 0x54
 8007a46:	f883 29c6 	strb.w	r2, [r3, #2502]	; 0x9c6
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2254      	movs	r2, #84	; 0x54
 8007a4e:	f883 29c7 	strb.w	r2, [r3, #2503]	; 0x9c7
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2254      	movs	r2, #84	; 0x54
 8007a56:	f883 29c8 	strb.w	r2, [r3, #2504]	; 0x9c8
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2220      	movs	r2, #32
 8007a5e:	f883 29c9 	strb.w	r2, [r3, #2505]	; 0x9c9
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2204      	movs	r2, #4
 8007a66:	f883 29ca 	strb.w	r2, [r3, #2506]	; 0x9ca
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	223f      	movs	r2, #63	; 0x3f
 8007a6e:	f883 29cb 	strb.w	r2, [r3, #2507]	; 0x9cb
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2244      	movs	r2, #68	; 0x44
 8007a76:	f883 29cc 	strb.w	r2, [r3, #2508]	; 0x9cc
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2240      	movs	r2, #64	; 0x40
 8007a7e:	f883 29cd 	strb.w	r2, [r3, #2509]	; 0x9cd
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2220      	movs	r2, #32
 8007a86:	f883 29ce 	strb.w	r2, [r3, #2510]	; 0x9ce
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	223c      	movs	r2, #60	; 0x3c
 8007a8e:	f883 29cf 	strb.w	r2, [r3, #2511]	; 0x9cf
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2240      	movs	r2, #64	; 0x40
 8007a96:	f883 29d0 	strb.w	r2, [r3, #2512]	; 0x9d0
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2240      	movs	r2, #64	; 0x40
 8007a9e:	f883 29d1 	strb.w	r2, [r3, #2513]	; 0x9d1
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2220      	movs	r2, #32
 8007aa6:	f883 29d2 	strb.w	r2, [r3, #2514]	; 0x9d2
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	227c      	movs	r2, #124	; 0x7c
 8007aae:	f883 29d3 	strb.w	r2, [r3, #2515]	; 0x9d3
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	221c      	movs	r2, #28
 8007ab6:	f883 29d4 	strb.w	r2, [r3, #2516]	; 0x9d4
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2220      	movs	r2, #32
 8007abe:	f883 29d5 	strb.w	r2, [r3, #2517]	; 0x9d5
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2240      	movs	r2, #64	; 0x40
 8007ac6:	f883 29d6 	strb.w	r2, [r3, #2518]	; 0x9d6
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2220      	movs	r2, #32
 8007ace:	f883 29d7 	strb.w	r2, [r3, #2519]	; 0x9d7
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	221c      	movs	r2, #28
 8007ad6:	f883 29d8 	strb.w	r2, [r3, #2520]	; 0x9d8
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	223c      	movs	r2, #60	; 0x3c
 8007ade:	f883 29d9 	strb.w	r2, [r3, #2521]	; 0x9d9
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2240      	movs	r2, #64	; 0x40
 8007ae6:	f883 29da 	strb.w	r2, [r3, #2522]	; 0x9da
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2230      	movs	r2, #48	; 0x30
 8007aee:	f883 29db 	strb.w	r2, [r3, #2523]	; 0x9db
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2240      	movs	r2, #64	; 0x40
 8007af6:	f883 29dc 	strb.w	r2, [r3, #2524]	; 0x9dc
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	223c      	movs	r2, #60	; 0x3c
 8007afe:	f883 29dd 	strb.w	r2, [r3, #2525]	; 0x9dd
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2244      	movs	r2, #68	; 0x44
 8007b06:	f883 29de 	strb.w	r2, [r3, #2526]	; 0x9de
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2228      	movs	r2, #40	; 0x28
 8007b0e:	f883 29df 	strb.w	r2, [r3, #2527]	; 0x9df
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2210      	movs	r2, #16
 8007b16:	f883 29e0 	strb.w	r2, [r3, #2528]	; 0x9e0
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2228      	movs	r2, #40	; 0x28
 8007b1e:	f883 29e1 	strb.w	r2, [r3, #2529]	; 0x9e1
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2244      	movs	r2, #68	; 0x44
 8007b26:	f883 29e2 	strb.w	r2, [r3, #2530]	; 0x9e2
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	220c      	movs	r2, #12
 8007b2e:	f883 29e3 	strb.w	r2, [r3, #2531]	; 0x9e3
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2250      	movs	r2, #80	; 0x50
 8007b36:	f883 29e4 	strb.w	r2, [r3, #2532]	; 0x9e4
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2250      	movs	r2, #80	; 0x50
 8007b3e:	f883 29e5 	strb.w	r2, [r3, #2533]	; 0x9e5
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2250      	movs	r2, #80	; 0x50
 8007b46:	f883 29e6 	strb.w	r2, [r3, #2534]	; 0x9e6
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	223c      	movs	r2, #60	; 0x3c
 8007b4e:	f883 29e7 	strb.w	r2, [r3, #2535]	; 0x9e7
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2244      	movs	r2, #68	; 0x44
 8007b56:	f883 29e8 	strb.w	r2, [r3, #2536]	; 0x9e8
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2264      	movs	r2, #100	; 0x64
 8007b5e:	f883 29e9 	strb.w	r2, [r3, #2537]	; 0x9e9
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2254      	movs	r2, #84	; 0x54
 8007b66:	f883 29ea 	strb.w	r2, [r3, #2538]	; 0x9ea
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	224c      	movs	r2, #76	; 0x4c
 8007b6e:	f883 29eb 	strb.w	r2, [r3, #2539]	; 0x9eb
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2244      	movs	r2, #68	; 0x44
 8007b76:	f883 29ec 	strb.w	r2, [r3, #2540]	; 0x9ec
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2208      	movs	r2, #8
 8007b7e:	f883 29ee 	strb.w	r2, [r3, #2542]	; 0x9ee
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2236      	movs	r2, #54	; 0x36
 8007b86:	f883 29ef 	strb.w	r2, [r3, #2543]	; 0x9ef
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2241      	movs	r2, #65	; 0x41
 8007b8e:	f883 29f0 	strb.w	r2, [r3, #2544]	; 0x9f0
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	227f      	movs	r2, #127	; 0x7f
 8007b96:	f883 29f4 	strb.w	r2, [r3, #2548]	; 0x9f4
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2241      	movs	r2, #65	; 0x41
 8007b9e:	f883 29f8 	strb.w	r2, [r3, #2552]	; 0x9f8
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2236      	movs	r2, #54	; 0x36
 8007ba6:	f883 29f9 	strb.w	r2, [r3, #2553]	; 0x9f9
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2208      	movs	r2, #8
 8007bae:	f883 29fa 	strb.w	r2, [r3, #2554]	; 0x9fa
	// TODO Auto-generated constructor stub

}
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3708      	adds	r7, #8
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bdb0      	pop	{r4, r5, r7, pc}

08007bbc <_ZN4GLCDD1Ev>:

GLCD::~GLCD() {
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b082      	sub	sp, #8
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	4a05      	ldr	r2, [pc, #20]	; (8007bdc <_ZN4GLCDD1Ev+0x20>)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	601a      	str	r2, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f7fb fe4b 	bl	8003868 <_ZN6commonD1Ev>
	// TODO Auto-generated destructor stub
}
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3708      	adds	r7, #8
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}
 8007bdc:	0800f9e0 	.word	0x0800f9e0

08007be0 <_ZN4GLCDD0Ev>:
GLCD::~GLCD() {
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b082      	sub	sp, #8
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
}
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f7ff ffe7 	bl	8007bbc <_ZN4GLCDD1Ev>
 8007bee:	f640 2104 	movw	r1, #2564	; 0xa04
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f007 f81d 	bl	800ec32 <_ZdlPvj>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3708      	adds	r7, #8
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
	...

08007c04 <_ZN4GLCD9m_ctrloffEv>:

void GLCD::m_ctrloff(){
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b082      	sub	sp, #8
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	2110      	movs	r1, #16
 8007c10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007c14:	f002 fd9c 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007c18:	2200      	movs	r2, #0
 8007c1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007c1e:	480c      	ldr	r0, [pc, #48]	; (8007c50 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8007c20:	f002 fd96 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007c24:	2200      	movs	r2, #0
 8007c26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007c2a:	4809      	ldr	r0, [pc, #36]	; (8007c50 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8007c2c:	f002 fd90 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8007c30:	2200      	movs	r2, #0
 8007c32:	2104      	movs	r1, #4
 8007c34:	4807      	ldr	r0, [pc, #28]	; (8007c54 <_ZN4GLCD9m_ctrloffEv+0x50>)
 8007c36:	f002 fd8b 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007c40:	4803      	ldr	r0, [pc, #12]	; (8007c50 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8007c42:	f002 fd85 	bl	800a750 <HAL_GPIO_WritePin>
}
 8007c46:	bf00      	nop
 8007c48:	3708      	adds	r7, #8
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	bf00      	nop
 8007c50:	48000800 	.word	0x48000800
 8007c54:	48000c00 	.word	0x48000c00

08007c58 <_ZN4GLCD7m_delayEjh>:
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // reset the counter
	while ((__HAL_TIM_GET_COUNTER(&htim1))<delay);  // wait for the delay to complete
}

void GLCD::m_delay(unsigned int j,uint8_t a)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b087      	sub	sp, #28
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	4613      	mov	r3, r2
 8007c64:	71fb      	strb	r3, [r7, #7]
	unsigned int i,k;
	for(i=0;i<j;i++)
 8007c66:	2300      	movs	r3, #0
 8007c68:	617b      	str	r3, [r7, #20]
 8007c6a:	697a      	ldr	r2, [r7, #20]
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d20d      	bcs.n	8007c8e <_ZN4GLCD7m_delayEjh+0x36>
 	{for(k=0;k<a;k++);
 8007c72:	2300      	movs	r3, #0
 8007c74:	613b      	str	r3, [r7, #16]
 8007c76:	79fb      	ldrb	r3, [r7, #7]
 8007c78:	693a      	ldr	r2, [r7, #16]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d203      	bcs.n	8007c86 <_ZN4GLCD7m_delayEjh+0x2e>
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	3301      	adds	r3, #1
 8007c82:	613b      	str	r3, [r7, #16]
 8007c84:	e7f7      	b.n	8007c76 <_ZN4GLCD7m_delayEjh+0x1e>
	for(i=0;i<j;i++)
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	3301      	adds	r3, #1
 8007c8a:	617b      	str	r3, [r7, #20]
 8007c8c:	e7ed      	b.n	8007c6a <_ZN4GLCD7m_delayEjh+0x12>
	}
}
 8007c8e:	bf00      	nop
 8007c90:	371c      	adds	r7, #28
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr
	...

08007c9c <_ZN4GLCD16m_IOWritethedataEh>:

void GLCD::m_IOWritethedata(const uint8_t finput)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b082      	sub	sp, #8
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOC,LCDD0_Pin,ReadtheValueAssignPinstate(0,finput));
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	78fa      	ldrb	r2, [r7, #3]
 8007cac:	2100      	movs	r1, #0
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f7fb ffe8 	bl	8003c84 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	2108      	movs	r1, #8
 8007cba:	482f      	ldr	r0, [pc, #188]	; (8007d78 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007cbc:	f002 fd48 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD1_Pin,ReadtheValueAssignPinstate(1,finput));
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	78fa      	ldrb	r2, [r7, #3]
 8007cc4:	2101      	movs	r1, #1
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f7fb ffdc 	bl	8003c84 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	461a      	mov	r2, r3
 8007cd0:	2104      	movs	r1, #4
 8007cd2:	4829      	ldr	r0, [pc, #164]	; (8007d78 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007cd4:	f002 fd3c 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD2_Pin,ReadtheValueAssignPinstate(2,finput));
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	78fa      	ldrb	r2, [r7, #3]
 8007cdc:	2102      	movs	r1, #2
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f7fb ffd0 	bl	8003c84 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	2102      	movs	r1, #2
 8007cea:	4823      	ldr	r0, [pc, #140]	; (8007d78 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007cec:	f002 fd30 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD3_Pin,ReadtheValueAssignPinstate(3,finput));
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	78fa      	ldrb	r2, [r7, #3]
 8007cf4:	2103      	movs	r1, #3
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f7fb ffc4 	bl	8003c84 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	461a      	mov	r2, r3
 8007d00:	2101      	movs	r1, #1
 8007d02:	481d      	ldr	r0, [pc, #116]	; (8007d78 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007d04:	f002 fd24 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD4_Pin,ReadtheValueAssignPinstate(4,finput));
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	78fa      	ldrb	r2, [r7, #3]
 8007d0c:	2104      	movs	r1, #4
 8007d0e:	4618      	mov	r0, r3
 8007d10:	f7fb ffb8 	bl	8003c84 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007d14:	4603      	mov	r3, r0
 8007d16:	461a      	mov	r2, r3
 8007d18:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007d1c:	4816      	ldr	r0, [pc, #88]	; (8007d78 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007d1e:	f002 fd17 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD5_Pin,ReadtheValueAssignPinstate(5,finput));
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	78fa      	ldrb	r2, [r7, #3]
 8007d26:	2105      	movs	r1, #5
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f7fb ffab 	bl	8003c84 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	461a      	mov	r2, r3
 8007d32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007d36:	4810      	ldr	r0, [pc, #64]	; (8007d78 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007d38:	f002 fd0a 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD6_Pin,ReadtheValueAssignPinstate(6,finput));
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	78fa      	ldrb	r2, [r7, #3]
 8007d40:	2106      	movs	r1, #6
 8007d42:	4618      	mov	r0, r3
 8007d44:	f7fb ff9e 	bl	8003c84 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007d50:	4809      	ldr	r0, [pc, #36]	; (8007d78 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007d52:	f002 fcfd 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,LCDD7_Pin, ReadtheValueAssignPinstate(7,finput));
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	78fa      	ldrb	r2, [r7, #3]
 8007d5a:	2107      	movs	r1, #7
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f7fb ff91 	bl	8003c84 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007d62:	4603      	mov	r3, r0
 8007d64:	461a      	mov	r2, r3
 8007d66:	2120      	movs	r1, #32
 8007d68:	4804      	ldr	r0, [pc, #16]	; (8007d7c <_ZN4GLCD16m_IOWritethedataEh+0xe0>)
 8007d6a:	f002 fcf1 	bl	800a750 <HAL_GPIO_WritePin>
}
 8007d6e:	bf00      	nop
 8007d70:	3708      	adds	r7, #8
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	48000800 	.word	0x48000800
 8007d7c:	48000400 	.word	0x48000400

08007d80 <_ZN4GLCD11m_displayonEv>:

void GLCD::m_displayon(){
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b082      	sub	sp, #8
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
	m_ctrloff();
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f7ff ff3b 	bl	8007c04 <_ZN4GLCD9m_ctrloffEv>
	m_IOWritethedata(0x3f);
 8007d8e:	213f      	movs	r1, #63	; 0x3f
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f7ff ff83 	bl	8007c9c <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007d96:	2201      	movs	r2, #1
 8007d98:	2104      	movs	r1, #4
 8007d9a:	4815      	ldr	r0, [pc, #84]	; (8007df0 <_ZN4GLCD11m_displayonEv+0x70>)
 8007d9c:	f002 fcd8 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007da0:	2201      	movs	r2, #1
 8007da2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007da6:	4813      	ldr	r0, [pc, #76]	; (8007df4 <_ZN4GLCD11m_displayonEv+0x74>)
 8007da8:	f002 fcd2 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007dac:	2200      	movs	r2, #0
 8007dae:	2110      	movs	r1, #16
 8007db0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007db4:	f002 fccc 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007db8:	2200      	movs	r2, #0
 8007dba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007dbe:	480d      	ldr	r0, [pc, #52]	; (8007df4 <_ZN4GLCD11m_displayonEv+0x74>)
 8007dc0:	f002 fcc6 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007dca:	480a      	ldr	r0, [pc, #40]	; (8007df4 <_ZN4GLCD11m_displayonEv+0x74>)
 8007dcc:	f002 fcc0 	bl	800a750 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8007dd0:	2264      	movs	r2, #100	; 0x64
 8007dd2:	210a      	movs	r1, #10
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f7ff ff3f 	bl	8007c58 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007de0:	4804      	ldr	r0, [pc, #16]	; (8007df4 <_ZN4GLCD11m_displayonEv+0x74>)
 8007de2:	f002 fcb5 	bl	800a750 <HAL_GPIO_WritePin>
}
 8007de6:	bf00      	nop
 8007de8:	3708      	adds	r7, #8
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
 8007dee:	bf00      	nop
 8007df0:	48000c00 	.word	0x48000c00
 8007df4:	48000800 	.word	0x48000800

08007df8 <_ZN4GLCD11m_setcolumnEh>:
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
}


void GLCD::m_setcolumn(uint8_t Columvalue)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b084      	sub	sp, #16
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	460b      	mov	r3, r1
 8007e02:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	if(Columvalue <64)
 8007e04:	78fb      	ldrb	r3, [r7, #3]
 8007e06:	2b3f      	cmp	r3, #63	; 0x3f
 8007e08:	d839      	bhi.n	8007e7e <_ZN4GLCD11m_setcolumnEh+0x86>
	{
		m_ctrloff();
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f7ff fefa 	bl	8007c04 <_ZN4GLCD9m_ctrloffEv>
		c=Columvalue;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	78fa      	ldrb	r2, [r7, #3]
 8007e14:	771a      	strb	r2, [r3, #28]
		m_IOWritethedata((0x40|(Columvalue&63)));
 8007e16:	78fb      	ldrb	r3, [r7, #3]
 8007e18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	4619      	mov	r1, r3
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f7ff ff38 	bl	8007c9c <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	2104      	movs	r1, #4
 8007e30:	4831      	ldr	r0, [pc, #196]	; (8007ef8 <_ZN4GLCD11m_setcolumnEh+0x100>)
 8007e32:	f002 fc8d 	bl	800a750 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8007e36:	2200      	movs	r2, #0
 8007e38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007e3c:	482f      	ldr	r0, [pc, #188]	; (8007efc <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007e3e:	f002 fc87 	bl	800a750 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007e42:	2200      	movs	r2, #0
 8007e44:	2110      	movs	r1, #16
 8007e46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e4a:	f002 fc81 	bl	800a750 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007e54:	4829      	ldr	r0, [pc, #164]	; (8007efc <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007e56:	f002 fc7b 	bl	800a750 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007e60:	4826      	ldr	r0, [pc, #152]	; (8007efc <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007e62:	f002 fc75 	bl	800a750 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
 8007e66:	2264      	movs	r2, #100	; 0x64
 8007e68:	210a      	movs	r1, #10
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f7ff fef4 	bl	8007c58 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007e70:	2200      	movs	r2, #0
 8007e72:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007e76:	4821      	ldr	r0, [pc, #132]	; (8007efc <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007e78:	f002 fc6a 	bl	800a750 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);

	}
}
 8007e7c:	e038      	b.n	8007ef0 <_ZN4GLCD11m_setcolumnEh+0xf8>
		c=Columvalue;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	78fa      	ldrb	r2, [r7, #3]
 8007e82:	771a      	strb	r2, [r3, #28]
		dport=0x40|((Columvalue-64)&63);	  //0x40 represents Column 0
 8007e84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e8c:	b25b      	sxtb	r3, r3
 8007e8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e92:	b25b      	sxtb	r3, r3
 8007e94:	73fb      	strb	r3, [r7, #15]
		m_IOWritethedata(dport);
 8007e96:	7bfb      	ldrb	r3, [r7, #15]
 8007e98:	4619      	mov	r1, r3
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f7ff fefe 	bl	8007c9c <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	2104      	movs	r1, #4
 8007ea4:	4814      	ldr	r0, [pc, #80]	; (8007ef8 <_ZN4GLCD11m_setcolumnEh+0x100>)
 8007ea6:	f002 fc53 	bl	800a750 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007eb0:	4812      	ldr	r0, [pc, #72]	; (8007efc <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007eb2:	f002 fc4d 	bl	800a750 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	2110      	movs	r1, #16
 8007eba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007ebe:	f002 fc47 	bl	800a750 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007ec8:	480c      	ldr	r0, [pc, #48]	; (8007efc <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007eca:	f002 fc41 	bl	800a750 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007ed4:	4809      	ldr	r0, [pc, #36]	; (8007efc <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007ed6:	f002 fc3b 	bl	800a750 <HAL_GPIO_WritePin>
		m_delay(10,100);
 8007eda:	2264      	movs	r2, #100	; 0x64
 8007edc:	210a      	movs	r1, #10
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f7ff feba 	bl	8007c58 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007eea:	4804      	ldr	r0, [pc, #16]	; (8007efc <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007eec:	f002 fc30 	bl	800a750 <HAL_GPIO_WritePin>
}
 8007ef0:	bf00      	nop
 8007ef2:	3710      	adds	r7, #16
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}
 8007ef8:	48000c00 	.word	0x48000c00
 8007efc:	48000800 	.word	0x48000800

08007f00 <_ZN4GLCD9m_setpageEh>:

void GLCD::m_setpage(uint8_t x)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b084      	sub	sp, #16
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	460b      	mov	r3, r1
 8007f0a:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f7ff fe79 	bl	8007c04 <_ZN4GLCD9m_ctrloffEv>
	dport= 0xb8|x;	   //0xb8 represents Page 0
 8007f12:	78fb      	ldrb	r3, [r7, #3]
 8007f14:	f063 0347 	orn	r3, r3, #71	; 0x47
 8007f18:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 8007f1a:	7bfb      	ldrb	r3, [r7, #15]
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f7ff febc 	bl	8007c9c <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007f24:	2201      	movs	r2, #1
 8007f26:	2104      	movs	r1, #4
 8007f28:	4814      	ldr	r0, [pc, #80]	; (8007f7c <_ZN4GLCD9m_setpageEh+0x7c>)
 8007f2a:	f002 fc11 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007f2e:	2201      	movs	r2, #1
 8007f30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007f34:	4812      	ldr	r0, [pc, #72]	; (8007f80 <_ZN4GLCD9m_setpageEh+0x80>)
 8007f36:	f002 fc0b 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	2110      	movs	r1, #16
 8007f3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f42:	f002 fc05 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007f46:	2200      	movs	r2, #0
 8007f48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007f4c:	480c      	ldr	r0, [pc, #48]	; (8007f80 <_ZN4GLCD9m_setpageEh+0x80>)
 8007f4e:	f002 fbff 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007f52:	2201      	movs	r2, #1
 8007f54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007f58:	4809      	ldr	r0, [pc, #36]	; (8007f80 <_ZN4GLCD9m_setpageEh+0x80>)
 8007f5a:	f002 fbf9 	bl	800a750 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8007f5e:	2264      	movs	r2, #100	; 0x64
 8007f60:	210a      	movs	r1, #10
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f7ff fe78 	bl	8007c58 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007f6e:	4804      	ldr	r0, [pc, #16]	; (8007f80 <_ZN4GLCD9m_setpageEh+0x80>)
 8007f70:	f002 fbee 	bl	800a750 <HAL_GPIO_WritePin>
}
 8007f74:	bf00      	nop
 8007f76:	3710      	adds	r7, #16
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}
 8007f7c:	48000c00 	.word	0x48000c00
 8007f80:	48000800 	.word	0x48000800

08007f84 <_ZN4GLCD14m_setstartlineEh>:

void GLCD::m_setstartline(uint8_t z)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f7ff fe37 	bl	8007c04 <_ZN4GLCD9m_ctrloffEv>
	dport=0xc0|z;	   //0xc0 represents Line 0
 8007f96:	78fb      	ldrb	r3, [r7, #3]
 8007f98:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8007f9c:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 8007f9e:	7bfb      	ldrb	r3, [r7, #15]
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f7ff fe7a 	bl	8007c9c <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007fa8:	2201      	movs	r2, #1
 8007faa:	2104      	movs	r1, #4
 8007fac:	4814      	ldr	r0, [pc, #80]	; (8008000 <_ZN4GLCD14m_setstartlineEh+0x7c>)
 8007fae:	f002 fbcf 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007fb8:	4812      	ldr	r0, [pc, #72]	; (8008004 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007fba:	f002 fbc9 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	2110      	movs	r1, #16
 8007fc2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007fc6:	f002 fbc3 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007fca:	2200      	movs	r2, #0
 8007fcc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007fd0:	480c      	ldr	r0, [pc, #48]	; (8008004 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007fd2:	f002 fbbd 	bl	800a750 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007fdc:	4809      	ldr	r0, [pc, #36]	; (8008004 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007fde:	f002 fbb7 	bl	800a750 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8007fe2:	2264      	movs	r2, #100	; 0x64
 8007fe4:	210a      	movs	r1, #10
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f7ff fe36 	bl	8007c58 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007fec:	2200      	movs	r2, #0
 8007fee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007ff2:	4804      	ldr	r0, [pc, #16]	; (8008004 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007ff4:	f002 fbac 	bl	800a750 <HAL_GPIO_WritePin>
}
 8007ff8:	bf00      	nop
 8007ffa:	3710      	adds	r7, #16
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}
 8008000:	48000c00 	.word	0x48000c00
 8008004:	48000800 	.word	0x48000800

08008008 <_ZN4GLCD9m_lcddataEPht>:

void GLCD::m_lcddata(uint8_t *value,uint16_t limit)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b086      	sub	sp, #24
 800800c:	af00      	add	r7, sp, #0
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	4613      	mov	r3, r2
 8008014:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t dport;
	for(i=0;i<limit;i++)
 8008016:	2300      	movs	r3, #0
 8008018:	82fb      	strh	r3, [r7, #22]
 800801a:	8afa      	ldrh	r2, [r7, #22]
 800801c:	88fb      	ldrh	r3, [r7, #6]
 800801e:	429a      	cmp	r2, r3
 8008020:	f080 8085 	bcs.w	800812e <_ZN4GLCD9m_lcddataEPht+0x126>
	{
		if(c<64)
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	7f1b      	ldrb	r3, [r3, #28]
 8008028:	2b3f      	cmp	r3, #63	; 0x3f
 800802a:	d838      	bhi.n	800809e <_ZN4GLCD9m_lcddataEPht+0x96>
		{
			dport=value[i];
 800802c:	8afb      	ldrh	r3, [r7, #22]
 800802e:	68ba      	ldr	r2, [r7, #8]
 8008030:	4413      	add	r3, r2
 8008032:	781b      	ldrb	r3, [r3, #0]
 8008034:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 8008036:	7d7b      	ldrb	r3, [r7, #21]
 8008038:	4619      	mov	r1, r3
 800803a:	68f8      	ldr	r0, [r7, #12]
 800803c:	f7ff fe2e 	bl	8007c9c <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008040:	2201      	movs	r2, #1
 8008042:	2104      	movs	r1, #4
 8008044:	483b      	ldr	r0, [pc, #236]	; (8008134 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 8008046:	f002 fb83 	bl	800a750 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 800804a:	2200      	movs	r2, #0
 800804c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008050:	4839      	ldr	r0, [pc, #228]	; (8008138 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008052:	f002 fb7d 	bl	800a750 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8008056:	2201      	movs	r2, #1
 8008058:	2110      	movs	r1, #16
 800805a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800805e:	f002 fb77 	bl	800a750 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008062:	2200      	movs	r2, #0
 8008064:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008068:	4833      	ldr	r0, [pc, #204]	; (8008138 <_ZN4GLCD9m_lcddataEPht+0x130>)
 800806a:	f002 fb71 	bl	800a750 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800806e:	2201      	movs	r2, #1
 8008070:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008074:	4830      	ldr	r0, [pc, #192]	; (8008138 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008076:	f002 fb6b 	bl	800a750 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 800807a:	2264      	movs	r2, #100	; 0x64
 800807c:	210a      	movs	r1, #10
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	f7ff fdea 	bl	8007c58 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008084:	2200      	movs	r2, #0
 8008086:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800808a:	482b      	ldr	r0, [pc, #172]	; (8008138 <_ZN4GLCD9m_lcddataEPht+0x130>)
 800808c:	f002 fb60 	bl	800a750 <HAL_GPIO_WritePin>
			c++;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	7f1b      	ldrb	r3, [r3, #28]
 8008094:	3301      	adds	r3, #1
 8008096:	b2da      	uxtb	r2, r3
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	771a      	strb	r2, [r3, #28]
 800809c:	e03d      	b.n	800811a <_ZN4GLCD9m_lcddataEPht+0x112>
		}
		else
		{
			m_setcolumn(c);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	7f1b      	ldrb	r3, [r3, #28]
 80080a2:	4619      	mov	r1, r3
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	f7ff fea7 	bl	8007df8 <_ZN4GLCD11m_setcolumnEh>
			dport=value[i];
 80080aa:	8afb      	ldrh	r3, [r7, #22]
 80080ac:	68ba      	ldr	r2, [r7, #8]
 80080ae:	4413      	add	r3, r2
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 80080b4:	7d7b      	ldrb	r3, [r7, #21]
 80080b6:	4619      	mov	r1, r3
 80080b8:	68f8      	ldr	r0, [r7, #12]
 80080ba:	f7ff fdef 	bl	8007c9c <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 80080be:	2200      	movs	r2, #0
 80080c0:	2104      	movs	r1, #4
 80080c2:	481c      	ldr	r0, [pc, #112]	; (8008134 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 80080c4:	f002 fb44 	bl	800a750 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 80080c8:	2201      	movs	r2, #1
 80080ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80080ce:	481a      	ldr	r0, [pc, #104]	; (8008138 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80080d0:	f002 fb3e 	bl	800a750 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 80080d4:	2201      	movs	r2, #1
 80080d6:	2110      	movs	r1, #16
 80080d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80080dc:	f002 fb38 	bl	800a750 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80080e0:	2200      	movs	r2, #0
 80080e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80080e6:	4814      	ldr	r0, [pc, #80]	; (8008138 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80080e8:	f002 fb32 	bl	800a750 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80080ec:	2201      	movs	r2, #1
 80080ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80080f2:	4811      	ldr	r0, [pc, #68]	; (8008138 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80080f4:	f002 fb2c 	bl	800a750 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 80080f8:	2264      	movs	r2, #100	; 0x64
 80080fa:	210a      	movs	r1, #10
 80080fc:	68f8      	ldr	r0, [r7, #12]
 80080fe:	f7ff fdab 	bl	8007c58 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008102:	2200      	movs	r2, #0
 8008104:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008108:	480b      	ldr	r0, [pc, #44]	; (8008138 <_ZN4GLCD9m_lcddataEPht+0x130>)
 800810a:	f002 fb21 	bl	800a750 <HAL_GPIO_WritePin>
			c++;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	7f1b      	ldrb	r3, [r3, #28]
 8008112:	3301      	adds	r3, #1
 8008114:	b2da      	uxtb	r2, r3
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	771a      	strb	r2, [r3, #28]
		}
		if(c>127)
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	7f1b      	ldrb	r3, [r3, #28]
 800811e:	b25b      	sxtb	r3, r3
 8008120:	2b00      	cmp	r3, #0
 8008122:	db03      	blt.n	800812c <_ZN4GLCD9m_lcddataEPht+0x124>
	for(i=0;i<limit;i++)
 8008124:	8afb      	ldrh	r3, [r7, #22]
 8008126:	3301      	adds	r3, #1
 8008128:	82fb      	strh	r3, [r7, #22]
 800812a:	e776      	b.n	800801a <_ZN4GLCD9m_lcddataEPht+0x12>
	           return;
 800812c:	bf00      	nop
	}
}
 800812e:	3718      	adds	r7, #24
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}
 8008134:	48000c00 	.word	0x48000c00
 8008138:	48000800 	.word	0x48000800

0800813c <_ZN4GLCD10m_lcdputs1EhhPh>:

void GLCD::m_lcdputs1(uint8_t y,uint8_t x,unsigned char *str)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b086      	sub	sp, #24
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	607b      	str	r3, [r7, #4]
 8008146:	460b      	mov	r3, r1
 8008148:	72fb      	strb	r3, [r7, #11]
 800814a:	4613      	mov	r3, r2
 800814c:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	uint16_t a;
	m_setcolumn(y);
 800814e:	7afb      	ldrb	r3, [r7, #11]
 8008150:	4619      	mov	r1, r3
 8008152:	68f8      	ldr	r0, [r7, #12]
 8008154:	f7ff fe50 	bl	8007df8 <_ZN4GLCD11m_setcolumnEh>
	m_setpage(x);
 8008158:	7abb      	ldrb	r3, [r7, #10]
 800815a:	4619      	mov	r1, r3
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f7ff fecf 	bl	8007f00 <_ZN4GLCD9m_setpageEh>
	for(i=0;str[i]!=0;i++)
 8008162:	2300      	movs	r3, #0
 8008164:	75fb      	strb	r3, [r7, #23]
 8008166:	7dfb      	ldrb	r3, [r7, #23]
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	4413      	add	r3, r2
 800816c:	781b      	ldrb	r3, [r3, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d015      	beq.n	800819e <_ZN4GLCD10m_lcdputs1EhhPh+0x62>
	{
		a=(*(str+i));
 8008172:	7dfb      	ldrb	r3, [r7, #23]
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	4413      	add	r3, r2
 8008178:	781b      	ldrb	r3, [r3, #0]
 800817a:	82bb      	strh	r3, [r7, #20]
		a*=8;
 800817c:	8abb      	ldrh	r3, [r7, #20]
 800817e:	00db      	lsls	r3, r3, #3
 8008180:	82bb      	strh	r3, [r7, #20]
		m_lcddata(&Character8x8[a],8);
 8008182:	8abb      	ldrh	r3, [r7, #20]
 8008184:	3318      	adds	r3, #24
 8008186:	68fa      	ldr	r2, [r7, #12]
 8008188:	4413      	add	r3, r2
 800818a:	3306      	adds	r3, #6
 800818c:	2208      	movs	r2, #8
 800818e:	4619      	mov	r1, r3
 8008190:	68f8      	ldr	r0, [r7, #12]
 8008192:	f7ff ff39 	bl	8008008 <_ZN4GLCD9m_lcddataEPht>
	for(i=0;str[i]!=0;i++)
 8008196:	7dfb      	ldrb	r3, [r7, #23]
 8008198:	3301      	adds	r3, #1
 800819a:	75fb      	strb	r3, [r7, #23]
 800819c:	e7e3      	b.n	8008166 <_ZN4GLCD10m_lcdputs1EhhPh+0x2a>
	}
}
 800819e:	bf00      	nop
 80081a0:	3718      	adds	r7, #24
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}

080081a6 <_ZN4GLCD8m_clrlcdEv>:
		m_lcddata(&font5x7[a],5);
	}
}

void GLCD::m_clrlcd(void)
{
 80081a6:	b580      	push	{r7, lr}
 80081a8:	b084      	sub	sp, #16
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
    uint8_t i,j;
    for (i=0;i < 8;i++)
 80081ae:	2300      	movs	r3, #0
 80081b0:	73fb      	strb	r3, [r7, #15]
 80081b2:	7bfb      	ldrb	r3, [r7, #15]
 80081b4:	2b07      	cmp	r3, #7
 80081b6:	d81d      	bhi.n	80081f4 <_ZN4GLCD8m_clrlcdEv+0x4e>
    {
    m_setpage(i);
 80081b8:	7bfb      	ldrb	r3, [r7, #15]
 80081ba:	4619      	mov	r1, r3
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f7ff fe9f 	bl	8007f00 <_ZN4GLCD9m_setpageEh>
    m_setcolumn(0);
 80081c2:	2100      	movs	r1, #0
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f7ff fe17 	bl	8007df8 <_ZN4GLCD11m_setcolumnEh>
        for (j= 0 ;j < 128; j++)
 80081ca:	2300      	movs	r3, #0
 80081cc:	73bb      	strb	r3, [r7, #14]
 80081ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	db0a      	blt.n	80081ec <_ZN4GLCD8m_clrlcdEv+0x46>
        	m_lcddata(&z,1);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	331d      	adds	r3, #29
 80081da:	2201      	movs	r2, #1
 80081dc:	4619      	mov	r1, r3
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f7ff ff12 	bl	8008008 <_ZN4GLCD9m_lcddataEPht>
        for (j= 0 ;j < 128; j++)
 80081e4:	7bbb      	ldrb	r3, [r7, #14]
 80081e6:	3301      	adds	r3, #1
 80081e8:	73bb      	strb	r3, [r7, #14]
 80081ea:	e7f0      	b.n	80081ce <_ZN4GLCD8m_clrlcdEv+0x28>
    for (i=0;i < 8;i++)
 80081ec:	7bfb      	ldrb	r3, [r7, #15]
 80081ee:	3301      	adds	r3, #1
 80081f0:	73fb      	strb	r3, [r7, #15]
 80081f2:	e7de      	b.n	80081b2 <_ZN4GLCD8m_clrlcdEv+0xc>
    }
}
 80081f4:	bf00      	nop
 80081f6:	3710      	adds	r7, #16
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <_ZN10W5500ClassC1Ev>:
// SPI details
//SPISettings wiznet_SPI_settings(8000000, MSBFIRST, SPI_MODE0);
uint8_t SPI_CS;


W5500Class::W5500Class() {
 80081fc:	b480      	push	{r7}
 80081fe:	b083      	sub	sp, #12
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	4a04      	ldr	r2, [pc, #16]	; (8008218 <_ZN10W5500ClassC1Ev+0x1c>)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	4618      	mov	r0, r3
 800820e:	370c      	adds	r7, #12
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr
 8008218:	0800f9f0 	.word	0x0800f9f0

0800821c <_ZN10W5500ClassD1Ev>:

W5500Class::~W5500Class() {
 800821c:	b480      	push	{r7}
 800821e:	b083      	sub	sp, #12
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	4a04      	ldr	r2, [pc, #16]	; (8008238 <_ZN10W5500ClassD1Ev+0x1c>)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	4618      	mov	r0, r3
 800822e:	370c      	adds	r7, #12
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr
 8008238:	0800f9f0 	.word	0x0800f9f0

0800823c <_ZN10W5500ClassD0Ev>:
W5500Class::~W5500Class() {
 800823c:	b580      	push	{r7, lr}
 800823e:	b082      	sub	sp, #8
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
}
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f7ff ffe9 	bl	800821c <_ZN10W5500ClassD1Ev>
 800824a:	2104      	movs	r1, #4
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f006 fcf0 	bl	800ec32 <_ZdlPvj>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4618      	mov	r0, r3
 8008256:	3708      	adds	r7, #8
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <_Z41__static_initialization_and_destruction_0ii>:
 800825c:	b580      	push	{r7, lr}
 800825e:	b082      	sub	sp, #8
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	6039      	str	r1, [r7, #0]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2b01      	cmp	r3, #1
 800826a:	d107      	bne.n	800827c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008272:	4293      	cmp	r3, r2
 8008274:	d102      	bne.n	800827c <_Z41__static_initialization_and_destruction_0ii+0x20>
W5500Class w5500;
 8008276:	4809      	ldr	r0, [pc, #36]	; (800829c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8008278:	f7ff ffc0 	bl	80081fc <_ZN10W5500ClassC1Ev>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d107      	bne.n	8008292 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008288:	4293      	cmp	r3, r2
 800828a:	d102      	bne.n	8008292 <_Z41__static_initialization_and_destruction_0ii+0x36>
 800828c:	4803      	ldr	r0, [pc, #12]	; (800829c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800828e:	f7ff ffc5 	bl	800821c <_ZN10W5500ClassD1Ev>
}
 8008292:	bf00      	nop
 8008294:	3708      	adds	r7, #8
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}
 800829a:	bf00      	nop
 800829c:	2000060c 	.word	0x2000060c

080082a0 <_GLOBAL__sub_I_w5500>:
 80082a0:	b580      	push	{r7, lr}
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80082a8:	2001      	movs	r0, #1
 80082aa:	f7ff ffd7 	bl	800825c <_Z41__static_initialization_and_destruction_0ii>
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <_GLOBAL__sub_D_w5500>:
 80082b0:	b580      	push	{r7, lr}
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80082b8:	2000      	movs	r0, #0
 80082ba:	f7ff ffcf 	bl	800825c <_Z41__static_initialization_and_destruction_0ii>
 80082be:	bd80      	pop	{r7, pc}

080082c0 <_ZN13HeattreatmentC1Ev>:
uint8_t start_process_control_timer;
uint8_t stop_timer_count;
uint8_t process_complete;
uint16_t seq1_duration_total,seq2_duration_total;

Heattreatment::Heattreatment() {
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	4a04      	ldr	r2, [pc, #16]	; (80082dc <_ZN13HeattreatmentC1Ev+0x1c>)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	4618      	mov	r0, r3
 80082d2:	370c      	adds	r7, #12
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr
 80082dc:	0800fa00 	.word	0x0800fa00

080082e0 <_ZN13HeattreatmentD1Ev>:

Heattreatment::~Heattreatment() {
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	4a04      	ldr	r2, [pc, #16]	; (80082fc <_ZN13HeattreatmentD1Ev+0x1c>)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	4618      	mov	r0, r3
 80082f2:	370c      	adds	r7, #12
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr
 80082fc:	0800fa00 	.word	0x0800fa00

08008300 <_ZN13HeattreatmentD0Ev>:
Heattreatment::~Heattreatment() {
 8008300:	b580      	push	{r7, lr}
 8008302:	b082      	sub	sp, #8
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
}
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f7ff ffe9 	bl	80082e0 <_ZN13HeattreatmentD1Ev>
 800830e:	210c      	movs	r1, #12
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f006 fc8e 	bl	800ec32 <_ZdlPvj>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	4618      	mov	r0, r3
 800831a:	3708      	adds	r7, #8
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}

08008320 <_ZN13Heattreatment3runEv>:

void Heattreatment::run()
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b082      	sub	sp, #8
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
	stateMachineProcessControl();
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f000 f805 	bl	8008338 <_ZN13Heattreatment26stateMachineProcessControlEv>
}
 800832e:	bf00      	nop
 8008330:	3708      	adds	r7, #8
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
	...

08008338 <_ZN13Heattreatment26stateMachineProcessControlEv>:

void Heattreatment::stateMachineProcessControl(void){
 8008338:	b580      	push	{r7, lr}
 800833a:	b082      	sub	sp, #8
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
	switch(SEQMONITOR)
 8008340:	4b96      	ldr	r3, [pc, #600]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	2b67      	cmp	r3, #103	; 0x67
 8008346:	f000 8157 	beq.w	80085f8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2c0>
 800834a:	2b67      	cmp	r3, #103	; 0x67
 800834c:	f300 82eb 	bgt.w	8008926 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5ee>
 8008350:	2b65      	cmp	r3, #101	; 0x65
 8008352:	f000 809c 	beq.w	800848e <_ZN13Heattreatment26stateMachineProcessControlEv+0x156>
 8008356:	2b65      	cmp	r3, #101	; 0x65
 8008358:	f300 82e5 	bgt.w	8008926 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5ee>
 800835c:	2b1a      	cmp	r3, #26
 800835e:	dc2b      	bgt.n	80083b8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x80>
 8008360:	2b0a      	cmp	r3, #10
 8008362:	f2c0 82e0 	blt.w	8008926 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5ee>
 8008366:	3b0a      	subs	r3, #10
 8008368:	2b10      	cmp	r3, #16
 800836a:	f200 82dc 	bhi.w	8008926 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5ee>
 800836e:	a201      	add	r2, pc, #4	; (adr r2, 8008374 <_ZN13Heattreatment26stateMachineProcessControlEv+0x3c>)
 8008370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008374:	080083bf 	.word	0x080083bf
 8008378:	08008927 	.word	0x08008927
 800837c:	08008927 	.word	0x08008927
 8008380:	08008927 	.word	0x08008927
 8008384:	08008927 	.word	0x08008927
 8008388:	08008927 	.word	0x08008927
 800838c:	08008927 	.word	0x08008927
 8008390:	08008927 	.word	0x08008927
 8008394:	08008927 	.word	0x08008927
 8008398:	08008927 	.word	0x08008927
 800839c:	08008419 	.word	0x08008419
 80083a0:	08008467 	.word	0x08008467
 80083a4:	0800861d 	.word	0x0800861d
 80083a8:	080086b3 	.word	0x080086b3
 80083ac:	0800877f 	.word	0x0800877f
 80083b0:	0800884d 	.word	0x0800884d
 80083b4:	08008913 	.word	0x08008913
 80083b8:	2b64      	cmp	r3, #100	; 0x64
 80083ba:	d061      	beq.n	8008480 <_ZN13Heattreatment26stateMachineProcessControlEv+0x148>
 80083bc:	e2b3      	b.n	8008926 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5ee>
	{
		case 10:
			if((SEQMONITOR==21)||(SEQMONITOR==100)||(SEQMONITOR==101)||(SEQMONITOR==103)||(SEQMONITOR==22)||(SEQMONITOR==23)
 80083be:	4b77      	ldr	r3, [pc, #476]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	2b15      	cmp	r3, #21
 80083c4:	d01f      	beq.n	8008406 <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 80083c6:	4b75      	ldr	r3, [pc, #468]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	2b64      	cmp	r3, #100	; 0x64
 80083cc:	d01b      	beq.n	8008406 <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 80083ce:	4b73      	ldr	r3, [pc, #460]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	2b65      	cmp	r3, #101	; 0x65
 80083d4:	d017      	beq.n	8008406 <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 80083d6:	4b71      	ldr	r3, [pc, #452]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	2b67      	cmp	r3, #103	; 0x67
 80083dc:	d013      	beq.n	8008406 <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 80083de:	4b6f      	ldr	r3, [pc, #444]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 80083e0:	781b      	ldrb	r3, [r3, #0]
 80083e2:	2b16      	cmp	r3, #22
 80083e4:	d00f      	beq.n	8008406 <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 80083e6:	4b6d      	ldr	r3, [pc, #436]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	2b17      	cmp	r3, #23
 80083ec:	d00b      	beq.n	8008406 <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
			||(SEQMONITOR==24)||(SEQMONITOR==25)||(SEQMONITOR==20))
 80083ee:	4b6b      	ldr	r3, [pc, #428]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	2b18      	cmp	r3, #24
 80083f4:	d007      	beq.n	8008406 <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 80083f6:	4b69      	ldr	r3, [pc, #420]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	2b19      	cmp	r3, #25
 80083fc:	d003      	beq.n	8008406 <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 80083fe:	4b67      	ldr	r3, [pc, #412]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 8008400:	781b      	ldrb	r3, [r3, #0]
 8008402:	2b14      	cmp	r3, #20
 8008404:	d104      	bne.n	8008410 <_ZN13Heattreatment26stateMachineProcessControlEv+0xd8>
			{
				SEQMONITOR=SEQMONITOR+0;
 8008406:	4b65      	ldr	r3, [pc, #404]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 8008408:	781a      	ldrb	r2, [r3, #0]
 800840a:	4b64      	ldr	r3, [pc, #400]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 800840c:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				SEQMONITOR= 20;		 //Initialization
			}
		break;
 800840e:	e28f      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
				SEQMONITOR= 20;		 //Initialization
 8008410:	4b62      	ldr	r3, [pc, #392]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 8008412:	2214      	movs	r2, #20
 8008414:	701a      	strb	r2, [r3, #0]
		break;
 8008416:	e28b      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
		case 20:
			m_simEndProcess= HAL_GPIO_ReadPin(GPIOC,InputMachine1_Pin);
 8008418:	f44f 7180 	mov.w	r1, #256	; 0x100
 800841c:	4860      	ldr	r0, [pc, #384]	; (80085a0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x268>)
 800841e:	f002 f97f 	bl	800a720 <HAL_GPIO_ReadPin>
 8008422:	4603      	mov	r3, r0
 8008424:	461a      	mov	r2, r3
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	715a      	strb	r2, [r3, #5]
			if((m_simEndProcess ==GPIO_PIN_SET )||(skipIdTCP==0x01))
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	795b      	ldrb	r3, [r3, #5]
 800842e:	2b01      	cmp	r3, #1
 8008430:	d003      	beq.n	800843a <_ZN13Heattreatment26stateMachineProcessControlEv+0x102>
 8008432:	4b5c      	ldr	r3, [pc, #368]	; (80085a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x26c>)
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	2b01      	cmp	r3, #1
 8008438:	d10c      	bne.n	8008454 <_ZN13Heattreatment26stateMachineProcessControlEv+0x11c>
			{
				SEQMONITOR=21;
 800843a:	4b58      	ldr	r3, [pc, #352]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 800843c:	2215      	movs	r2, #21
 800843e:	701a      	strb	r2, [r3, #0]
				status_to_server=1;
 8008440:	4b59      	ldr	r3, [pc, #356]	; (80085a8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x270>)
 8008442:	2201      	movs	r2, #1
 8008444:	701a      	strb	r2, [r3, #0]
				seq1_count_inc  = 0;
 8008446:	4b59      	ldr	r3, [pc, #356]	; (80085ac <_ZN13Heattreatment26stateMachineProcessControlEv+0x274>)
 8008448:	2200      	movs	r2, #0
 800844a:	801a      	strh	r2, [r3, #0]
				seq2_count_inc  = 0;
 800844c:	4b58      	ldr	r3, [pc, #352]	; (80085b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x278>)
 800844e:	2200      	movs	r2, #0
 8008450:	801a      	strh	r2, [r3, #0]
			}
			else if(m_simEndProcess ==GPIO_PIN_RESET)
			{
				status_to_server=30;
			}
		break;
 8008452:	e26c      	b.n	800892e <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f6>
			else if(m_simEndProcess ==GPIO_PIN_RESET)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	795b      	ldrb	r3, [r3, #5]
 8008458:	2b00      	cmp	r3, #0
 800845a:	f040 8268 	bne.w	800892e <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f6>
				status_to_server=30;
 800845e:	4b52      	ldr	r3, [pc, #328]	; (80085a8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x270>)
 8008460:	221e      	movs	r2, #30
 8008462:	701a      	strb	r2, [r3, #0]
		break;
 8008464:	e263      	b.n	800892e <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f6>
		case 21:
				ProcessId_Value = ProcessId_Value+1;
 8008466:	4b53      	ldr	r3, [pc, #332]	; (80085b4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x27c>)
 8008468:	881b      	ldrh	r3, [r3, #0]
 800846a:	3301      	adds	r3, #1
 800846c:	b29a      	uxth	r2, r3
 800846e:	4b51      	ldr	r3, [pc, #324]	; (80085b4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x27c>)
 8008470:	801a      	strh	r2, [r3, #0]
				SEQMONITOR	= 100; //wait for server ack
 8008472:	4b4a      	ldr	r3, [pc, #296]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 8008474:	2264      	movs	r2, #100	; 0x64
 8008476:	701a      	strb	r2, [r3, #0]
				status_to_server= 1;
 8008478:	4b4b      	ldr	r3, [pc, #300]	; (80085a8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x270>)
 800847a:	2201      	movs	r2, #1
 800847c:	701a      	strb	r2, [r3, #0]
		break;
 800847e:	e257      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
		case 100:	//Status_Http(from server)
				SEQMONITOR=101;
 8008480:	4b46      	ldr	r3, [pc, #280]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 8008482:	2265      	movs	r2, #101	; 0x65
 8008484:	701a      	strb	r2, [r3, #0]
				status_to_server = 1;
 8008486:	4b48      	ldr	r3, [pc, #288]	; (80085a8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x270>)
 8008488:	2201      	movs	r2, #1
 800848a:	701a      	strb	r2, [r3, #0]
		break;
 800848c:	e250      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
		case 101:
				if(statusTCP == 11)
 800848e:	4b4a      	ldr	r3, [pc, #296]	; (80085b8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x280>)
 8008490:	781b      	ldrb	r3, [r3, #0]
 8008492:	2b0b      	cmp	r3, #11
 8008494:	d17d      	bne.n	8008592 <_ZN13Heattreatment26stateMachineProcessControlEv+0x25a>
				{
					if(temperatureHighTCP !=0){
 8008496:	4b49      	ldr	r3, [pc, #292]	; (80085bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x284>)
 8008498:	881b      	ldrh	r3, [r3, #0]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d003      	beq.n	80084a6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x16e>
						Seq1temperature = temperatureHighTCP;
 800849e:	4b47      	ldr	r3, [pc, #284]	; (80085bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x284>)
 80084a0:	881a      	ldrh	r2, [r3, #0]
 80084a2:	4b47      	ldr	r3, [pc, #284]	; (80085c0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x288>)
 80084a4:	801a      	strh	r2, [r3, #0]
					}
					if(temperatureLowTCP !=0){
 80084a6:	4b47      	ldr	r3, [pc, #284]	; (80085c4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x28c>)
 80084a8:	881b      	ldrh	r3, [r3, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d003      	beq.n	80084b6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x17e>
						Seq2temperature = temperatureLowTCP;
 80084ae:	4b45      	ldr	r3, [pc, #276]	; (80085c4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x28c>)
 80084b0:	881a      	ldrh	r2, [r3, #0]
 80084b2:	4b45      	ldr	r3, [pc, #276]	; (80085c8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x290>)
 80084b4:	801a      	strh	r2, [r3, #0]
					}
					if(durationHrS1!= Seq1durationHr)
 80084b6:	4b45      	ldr	r3, [pc, #276]	; (80085cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x294>)
 80084b8:	781a      	ldrb	r2, [r3, #0]
 80084ba:	4b45      	ldr	r3, [pc, #276]	; (80085d0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x298>)
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	429a      	cmp	r2, r3
 80084c0:	d012      	beq.n	80084e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x1b0>
					{
						Seq1durationHr = durationHrS1;
 80084c2:	4b42      	ldr	r3, [pc, #264]	; (80085cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x294>)
 80084c4:	781a      	ldrb	r2, [r3, #0]
 80084c6:	4b42      	ldr	r3, [pc, #264]	; (80085d0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x298>)
 80084c8:	701a      	strb	r2, [r3, #0]
						seq1_duration_total = (Seq1durationHr*60)+Seq1durationMin;
 80084ca:	4b41      	ldr	r3, [pc, #260]	; (80085d0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x298>)
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	461a      	mov	r2, r3
 80084d2:	0112      	lsls	r2, r2, #4
 80084d4:	1ad3      	subs	r3, r2, r3
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	b29a      	uxth	r2, r3
 80084da:	4b3e      	ldr	r3, [pc, #248]	; (80085d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x29c>)
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	b29b      	uxth	r3, r3
 80084e0:	4413      	add	r3, r2
 80084e2:	b29a      	uxth	r2, r3
 80084e4:	4b3c      	ldr	r3, [pc, #240]	; (80085d8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2a0>)
 80084e6:	801a      	strh	r2, [r3, #0]
					}
					if(durationMinS1!= Seq1durationMin)
 80084e8:	4b3c      	ldr	r3, [pc, #240]	; (80085dc <_ZN13Heattreatment26stateMachineProcessControlEv+0x2a4>)
 80084ea:	781a      	ldrb	r2, [r3, #0]
 80084ec:	4b39      	ldr	r3, [pc, #228]	; (80085d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x29c>)
 80084ee:	781b      	ldrb	r3, [r3, #0]
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d012      	beq.n	800851a <_ZN13Heattreatment26stateMachineProcessControlEv+0x1e2>
					{
						Seq1durationMin = durationMinS1;
 80084f4:	4b39      	ldr	r3, [pc, #228]	; (80085dc <_ZN13Heattreatment26stateMachineProcessControlEv+0x2a4>)
 80084f6:	781a      	ldrb	r2, [r3, #0]
 80084f8:	4b36      	ldr	r3, [pc, #216]	; (80085d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x29c>)
 80084fa:	701a      	strb	r2, [r3, #0]
						seq1_duration_total = (Seq1durationHr*60)+Seq1durationMin;
 80084fc:	4b34      	ldr	r3, [pc, #208]	; (80085d0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x298>)
 80084fe:	781b      	ldrb	r3, [r3, #0]
 8008500:	b29b      	uxth	r3, r3
 8008502:	461a      	mov	r2, r3
 8008504:	0112      	lsls	r2, r2, #4
 8008506:	1ad3      	subs	r3, r2, r3
 8008508:	009b      	lsls	r3, r3, #2
 800850a:	b29a      	uxth	r2, r3
 800850c:	4b31      	ldr	r3, [pc, #196]	; (80085d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x29c>)
 800850e:	781b      	ldrb	r3, [r3, #0]
 8008510:	b29b      	uxth	r3, r3
 8008512:	4413      	add	r3, r2
 8008514:	b29a      	uxth	r2, r3
 8008516:	4b30      	ldr	r3, [pc, #192]	; (80085d8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2a0>)
 8008518:	801a      	strh	r2, [r3, #0]
					}
					if(durationHrS2!= Seq2durationHr)
 800851a:	4b31      	ldr	r3, [pc, #196]	; (80085e0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2a8>)
 800851c:	781a      	ldrb	r2, [r3, #0]
 800851e:	4b31      	ldr	r3, [pc, #196]	; (80085e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2ac>)
 8008520:	781b      	ldrb	r3, [r3, #0]
 8008522:	429a      	cmp	r2, r3
 8008524:	d012      	beq.n	800854c <_ZN13Heattreatment26stateMachineProcessControlEv+0x214>
					{
						Seq2durationHr = durationHrS2;
 8008526:	4b2e      	ldr	r3, [pc, #184]	; (80085e0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2a8>)
 8008528:	781a      	ldrb	r2, [r3, #0]
 800852a:	4b2e      	ldr	r3, [pc, #184]	; (80085e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2ac>)
 800852c:	701a      	strb	r2, [r3, #0]
						seq2_duration_total = (Seq2durationHr*60)+Seq2durationMin;
 800852e:	4b2d      	ldr	r3, [pc, #180]	; (80085e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2ac>)
 8008530:	781b      	ldrb	r3, [r3, #0]
 8008532:	b29b      	uxth	r3, r3
 8008534:	461a      	mov	r2, r3
 8008536:	0112      	lsls	r2, r2, #4
 8008538:	1ad3      	subs	r3, r2, r3
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	b29a      	uxth	r2, r3
 800853e:	4b2a      	ldr	r3, [pc, #168]	; (80085e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2b0>)
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	b29b      	uxth	r3, r3
 8008544:	4413      	add	r3, r2
 8008546:	b29a      	uxth	r2, r3
 8008548:	4b28      	ldr	r3, [pc, #160]	; (80085ec <_ZN13Heattreatment26stateMachineProcessControlEv+0x2b4>)
 800854a:	801a      	strh	r2, [r3, #0]
					}
					if(durationMinS2!= Seq2durationMin)
 800854c:	4b28      	ldr	r3, [pc, #160]	; (80085f0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2b8>)
 800854e:	781a      	ldrb	r2, [r3, #0]
 8008550:	4b25      	ldr	r3, [pc, #148]	; (80085e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2b0>)
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	429a      	cmp	r2, r3
 8008556:	d012      	beq.n	800857e <_ZN13Heattreatment26stateMachineProcessControlEv+0x246>
					{
						Seq2durationMin = durationMinS2;
 8008558:	4b25      	ldr	r3, [pc, #148]	; (80085f0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2b8>)
 800855a:	781a      	ldrb	r2, [r3, #0]
 800855c:	4b22      	ldr	r3, [pc, #136]	; (80085e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2b0>)
 800855e:	701a      	strb	r2, [r3, #0]
						seq2_duration_total = (Seq2durationHr*60)+Seq2durationMin;
 8008560:	4b20      	ldr	r3, [pc, #128]	; (80085e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2ac>)
 8008562:	781b      	ldrb	r3, [r3, #0]
 8008564:	b29b      	uxth	r3, r3
 8008566:	461a      	mov	r2, r3
 8008568:	0112      	lsls	r2, r2, #4
 800856a:	1ad3      	subs	r3, r2, r3
 800856c:	009b      	lsls	r3, r3, #2
 800856e:	b29a      	uxth	r2, r3
 8008570:	4b1d      	ldr	r3, [pc, #116]	; (80085e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2b0>)
 8008572:	781b      	ldrb	r3, [r3, #0]
 8008574:	b29b      	uxth	r3, r3
 8008576:	4413      	add	r3, r2
 8008578:	b29a      	uxth	r2, r3
 800857a:	4b1c      	ldr	r3, [pc, #112]	; (80085ec <_ZN13Heattreatment26stateMachineProcessControlEv+0x2b4>)
 800857c:	801a      	strh	r2, [r3, #0]
					}
					updateSetData		= 1;
 800857e:	4b1d      	ldr	r3, [pc, #116]	; (80085f4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2bc>)
 8008580:	2201      	movs	r2, #1
 8008582:	701a      	strb	r2, [r3, #0]
					status_to_server 	= 20;
 8008584:	4b08      	ldr	r3, [pc, #32]	; (80085a8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x270>)
 8008586:	2214      	movs	r2, #20
 8008588:	701a      	strb	r2, [r3, #0]
					SEQMONITOR			=103;
 800858a:	4b04      	ldr	r3, [pc, #16]	; (800859c <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>)
 800858c:	2267      	movs	r2, #103	; 0x67
 800858e:	701a      	strb	r2, [r3, #0]
				}
				else{
					status_to_server=1;
				}
		break;
 8008590:	e1ce      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
					status_to_server=1;
 8008592:	4b05      	ldr	r3, [pc, #20]	; (80085a8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x270>)
 8008594:	2201      	movs	r2, #1
 8008596:	701a      	strb	r2, [r3, #0]
		break;
 8008598:	e1ca      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
 800859a:	bf00      	nop
 800859c:	2000062e 	.word	0x2000062e
 80085a0:	48000800 	.word	0x48000800
 80085a4:	20000609 	.word	0x20000609
 80085a8:	20000618 	.word	0x20000618
 80085ac:	200000f6 	.word	0x200000f6
 80085b0:	200000f8 	.word	0x200000f8
 80085b4:	2000061a 	.word	0x2000061a
 80085b8:	20000608 	.word	0x20000608
 80085bc:	20000600 	.word	0x20000600
 80085c0:	2000061c 	.word	0x2000061c
 80085c4:	20000602 	.word	0x20000602
 80085c8:	2000061e 	.word	0x2000061e
 80085cc:	20000604 	.word	0x20000604
 80085d0:	20000620 	.word	0x20000620
 80085d4:	20000621 	.word	0x20000621
 80085d8:	20000632 	.word	0x20000632
 80085dc:	20000605 	.word	0x20000605
 80085e0:	20000606 	.word	0x20000606
 80085e4:	20000622 	.word	0x20000622
 80085e8:	20000623 	.word	0x20000623
 80085ec:	20000634 	.word	0x20000634
 80085f0:	20000607 	.word	0x20000607
 80085f4:	20000616 	.word	0x20000616
		case 103:
				if(statusTCP ==20){
 80085f8:	4b86      	ldr	r3, [pc, #536]	; (8008814 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4dc>)
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	2b14      	cmp	r3, #20
 80085fe:	d106      	bne.n	800860e <_ZN13Heattreatment26stateMachineProcessControlEv+0x2d6>
					status_to_server=20;
 8008600:	4b85      	ldr	r3, [pc, #532]	; (8008818 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e0>)
 8008602:	2214      	movs	r2, #20
 8008604:	701a      	strb	r2, [r3, #0]
					SEQMONITOR=22;
 8008606:	4b85      	ldr	r3, [pc, #532]	; (800881c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e4>)
 8008608:	2216      	movs	r2, #22
 800860a:	701a      	strb	r2, [r3, #0]
				}
				else{
					status_to_server=20;
					SEQMONITOR=103;
				}
		break;
 800860c:	e190      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
					status_to_server=20;
 800860e:	4b82      	ldr	r3, [pc, #520]	; (8008818 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e0>)
 8008610:	2214      	movs	r2, #20
 8008612:	701a      	strb	r2, [r3, #0]
					SEQMONITOR=103;
 8008614:	4b81      	ldr	r3, [pc, #516]	; (800881c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e4>)
 8008616:	2267      	movs	r2, #103	; 0x67
 8008618:	701a      	strb	r2, [r3, #0]
		break;
 800861a:	e189      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
		case 22:
				temperature_reference = Seq1temperature;
 800861c:	4b80      	ldr	r3, [pc, #512]	; (8008820 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e8>)
 800861e:	881a      	ldrh	r2, [r3, #0]
 8008620:	4b80      	ldr	r3, [pc, #512]	; (8008824 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ec>)
 8008622:	801a      	strh	r2, [r3, #0]
				m_temeperatureUpperBound = Seq1temperature+3;
 8008624:	4b7e      	ldr	r3, [pc, #504]	; (8008820 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e8>)
 8008626:	881b      	ldrh	r3, [r3, #0]
 8008628:	3303      	adds	r3, #3
 800862a:	b29a      	uxth	r2, r3
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	80da      	strh	r2, [r3, #6]
				m_temperatureLowerBound  = Seq1temperature-3;
 8008630:	4b7b      	ldr	r3, [pc, #492]	; (8008820 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e8>)
 8008632:	881b      	ldrh	r3, [r3, #0]
 8008634:	3b03      	subs	r3, #3
 8008636:	b29a      	uxth	r2, r3
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	811a      	strh	r2, [r3, #8]
				if((act_temperature_c1 >= m_temperatureLowerBound)&&(act_temperature_c1 <= m_temeperatureUpperBound)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	891a      	ldrh	r2, [r3, #8]
 8008640:	4b79      	ldr	r3, [pc, #484]	; (8008828 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f0>)
 8008642:	881b      	ldrh	r3, [r3, #0]
 8008644:	429a      	cmp	r2, r3
 8008646:	d82d      	bhi.n	80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x36c>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	88da      	ldrh	r2, [r3, #6]
 800864c:	4b76      	ldr	r3, [pc, #472]	; (8008828 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f0>)
 800864e:	881b      	ldrh	r3, [r3, #0]
 8008650:	429a      	cmp	r2, r3
 8008652:	d327      	bcc.n	80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x36c>
				&&(act_temperature_c2 >= m_temperatureLowerBound)&&(act_temperature_c2 <= m_temeperatureUpperBound)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	891a      	ldrh	r2, [r3, #8]
 8008658:	4b74      	ldr	r3, [pc, #464]	; (800882c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f4>)
 800865a:	881b      	ldrh	r3, [r3, #0]
 800865c:	429a      	cmp	r2, r3
 800865e:	d821      	bhi.n	80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x36c>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	88da      	ldrh	r2, [r3, #6]
 8008664:	4b71      	ldr	r3, [pc, #452]	; (800882c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f4>)
 8008666:	881b      	ldrh	r3, [r3, #0]
 8008668:	429a      	cmp	r2, r3
 800866a:	d31b      	bcc.n	80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x36c>
				&&(act_temperature_c3 >= m_temperatureLowerBound)&&(act_temperature_c3 <= m_temeperatureUpperBound)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	891a      	ldrh	r2, [r3, #8]
 8008670:	4b6f      	ldr	r3, [pc, #444]	; (8008830 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f8>)
 8008672:	881b      	ldrh	r3, [r3, #0]
 8008674:	429a      	cmp	r2, r3
 8008676:	d815      	bhi.n	80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x36c>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	88da      	ldrh	r2, [r3, #6]
 800867c:	4b6c      	ldr	r3, [pc, #432]	; (8008830 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f8>)
 800867e:	881b      	ldrh	r3, [r3, #0]
 8008680:	429a      	cmp	r2, r3
 8008682:	d30f      	bcc.n	80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x36c>
				&&(act_temperature_c4 >= m_temperatureLowerBound)&&(act_temperature_c4 <= m_temeperatureUpperBound))
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	891a      	ldrh	r2, [r3, #8]
 8008688:	4b6a      	ldr	r3, [pc, #424]	; (8008834 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4fc>)
 800868a:	881b      	ldrh	r3, [r3, #0]
 800868c:	429a      	cmp	r2, r3
 800868e:	d809      	bhi.n	80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x36c>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	88da      	ldrh	r2, [r3, #6]
 8008694:	4b67      	ldr	r3, [pc, #412]	; (8008834 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4fc>)
 8008696:	881b      	ldrh	r3, [r3, #0]
 8008698:	429a      	cmp	r2, r3
 800869a:	d303      	bcc.n	80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x36c>
				{
					SEQMONITOR=23;
 800869c:	4b5f      	ldr	r3, [pc, #380]	; (800881c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e4>)
 800869e:	2217      	movs	r2, #23
 80086a0:	701a      	strb	r2, [r3, #0]
 80086a2:	e002      	b.n	80086aa <_ZN13Heattreatment26stateMachineProcessControlEv+0x372>
				}
				else{
					SEQMONITOR=22;
 80086a4:	4b5d      	ldr	r3, [pc, #372]	; (800881c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e4>)
 80086a6:	2216      	movs	r2, #22
 80086a8:	701a      	strb	r2, [r3, #0]
				}
				status_to_server=20;
 80086aa:	4b5b      	ldr	r3, [pc, #364]	; (8008818 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e0>)
 80086ac:	2214      	movs	r2, #20
 80086ae:	701a      	strb	r2, [r3, #0]
		break;
 80086b0:	e13e      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
		case 23:
			temperature_reference = Seq1temperature;
 80086b2:	4b5b      	ldr	r3, [pc, #364]	; (8008820 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e8>)
 80086b4:	881a      	ldrh	r2, [r3, #0]
 80086b6:	4b5b      	ldr	r3, [pc, #364]	; (8008824 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ec>)
 80086b8:	801a      	strh	r2, [r3, #0]
			m_temeperatureUpperBound = Seq1temperature+5;
 80086ba:	4b59      	ldr	r3, [pc, #356]	; (8008820 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e8>)
 80086bc:	881b      	ldrh	r3, [r3, #0]
 80086be:	3305      	adds	r3, #5
 80086c0:	b29a      	uxth	r2, r3
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	80da      	strh	r2, [r3, #6]
			m_temperatureLowerBound  = Seq1temperature-5;
 80086c6:	4b56      	ldr	r3, [pc, #344]	; (8008820 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e8>)
 80086c8:	881b      	ldrh	r3, [r3, #0]
 80086ca:	3b05      	subs	r3, #5
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	811a      	strh	r2, [r3, #8]
			if(!start_process_control_timer)
 80086d2:	4b59      	ldr	r3, [pc, #356]	; (8008838 <_ZN13Heattreatment26stateMachineProcessControlEv+0x500>)
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d102      	bne.n	80086e0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x3a8>
			{
				start_process_control_timer=1;
 80086da:	4b57      	ldr	r3, [pc, #348]	; (8008838 <_ZN13Heattreatment26stateMachineProcessControlEv+0x500>)
 80086dc:	2201      	movs	r2, #1
 80086de:	701a      	strb	r2, [r3, #0]
			}
			if(((act_temperature_c1 >= m_temperatureLowerBound)&&(act_temperature_c1 <=m_temeperatureUpperBound))
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	891a      	ldrh	r2, [r3, #8]
 80086e4:	4b50      	ldr	r3, [pc, #320]	; (8008828 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f0>)
 80086e6:	881b      	ldrh	r3, [r3, #0]
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d805      	bhi.n	80086f8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x3c0>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	88da      	ldrh	r2, [r3, #6]
 80086f0:	4b4d      	ldr	r3, [pc, #308]	; (8008828 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f0>)
 80086f2:	881b      	ldrh	r3, [r3, #0]
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d223      	bcs.n	8008740 <_ZN13Heattreatment26stateMachineProcessControlEv+0x408>
			||((act_temperature_c2 >= m_temperatureLowerBound)&&(act_temperature_c2 <=m_temeperatureUpperBound))
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	891a      	ldrh	r2, [r3, #8]
 80086fc:	4b4b      	ldr	r3, [pc, #300]	; (800882c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f4>)
 80086fe:	881b      	ldrh	r3, [r3, #0]
 8008700:	429a      	cmp	r2, r3
 8008702:	d805      	bhi.n	8008710 <_ZN13Heattreatment26stateMachineProcessControlEv+0x3d8>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	88da      	ldrh	r2, [r3, #6]
 8008708:	4b48      	ldr	r3, [pc, #288]	; (800882c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f4>)
 800870a:	881b      	ldrh	r3, [r3, #0]
 800870c:	429a      	cmp	r2, r3
 800870e:	d217      	bcs.n	8008740 <_ZN13Heattreatment26stateMachineProcessControlEv+0x408>
			||((act_temperature_c3 >= m_temperatureLowerBound)&&(act_temperature_c3 <=m_temeperatureUpperBound))
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	891a      	ldrh	r2, [r3, #8]
 8008714:	4b46      	ldr	r3, [pc, #280]	; (8008830 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f8>)
 8008716:	881b      	ldrh	r3, [r3, #0]
 8008718:	429a      	cmp	r2, r3
 800871a:	d805      	bhi.n	8008728 <_ZN13Heattreatment26stateMachineProcessControlEv+0x3f0>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	88da      	ldrh	r2, [r3, #6]
 8008720:	4b43      	ldr	r3, [pc, #268]	; (8008830 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f8>)
 8008722:	881b      	ldrh	r3, [r3, #0]
 8008724:	429a      	cmp	r2, r3
 8008726:	d20b      	bcs.n	8008740 <_ZN13Heattreatment26stateMachineProcessControlEv+0x408>
			||((act_temperature_c4 >= m_temperatureLowerBound)&&(act_temperature_c4 <=m_temeperatureUpperBound)))
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	891a      	ldrh	r2, [r3, #8]
 800872c:	4b41      	ldr	r3, [pc, #260]	; (8008834 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4fc>)
 800872e:	881b      	ldrh	r3, [r3, #0]
 8008730:	429a      	cmp	r2, r3
 8008732:	d809      	bhi.n	8008748 <_ZN13Heattreatment26stateMachineProcessControlEv+0x410>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	88da      	ldrh	r2, [r3, #6]
 8008738:	4b3e      	ldr	r3, [pc, #248]	; (8008834 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4fc>)
 800873a:	881b      	ldrh	r3, [r3, #0]
 800873c:	429a      	cmp	r2, r3
 800873e:	d303      	bcc.n	8008748 <_ZN13Heattreatment26stateMachineProcessControlEv+0x410>
			{
				stop_timer_count = 0;
 8008740:	4b3e      	ldr	r3, [pc, #248]	; (800883c <_ZN13Heattreatment26stateMachineProcessControlEv+0x504>)
 8008742:	2200      	movs	r2, #0
 8008744:	701a      	strb	r2, [r3, #0]
 8008746:	e002      	b.n	800874e <_ZN13Heattreatment26stateMachineProcessControlEv+0x416>
			}
			else
			{
				stop_timer_count = 1;
 8008748:	4b3c      	ldr	r3, [pc, #240]	; (800883c <_ZN13Heattreatment26stateMachineProcessControlEv+0x504>)
 800874a:	2201      	movs	r2, #1
 800874c:	701a      	strb	r2, [r3, #0]
			}
			if(process_complete==1){
 800874e:	4b3c      	ldr	r3, [pc, #240]	; (8008840 <_ZN13Heattreatment26stateMachineProcessControlEv+0x508>)
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	2b01      	cmp	r3, #1
 8008754:	d10c      	bne.n	8008770 <_ZN13Heattreatment26stateMachineProcessControlEv+0x438>
				process_complete = 0;
 8008756:	4b3a      	ldr	r3, [pc, #232]	; (8008840 <_ZN13Heattreatment26stateMachineProcessControlEv+0x508>)
 8008758:	2200      	movs	r2, #0
 800875a:	701a      	strb	r2, [r3, #0]
				start_process_control_timer=0;
 800875c:	4b36      	ldr	r3, [pc, #216]	; (8008838 <_ZN13Heattreatment26stateMachineProcessControlEv+0x500>)
 800875e:	2200      	movs	r2, #0
 8008760:	701a      	strb	r2, [r3, #0]
				SEQMONITOR = 24;
 8008762:	4b2e      	ldr	r3, [pc, #184]	; (800881c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e4>)
 8008764:	2218      	movs	r2, #24
 8008766:	701a      	strb	r2, [r3, #0]
				NewQuenchingReq=1;
 8008768:	4b36      	ldr	r3, [pc, #216]	; (8008844 <_ZN13Heattreatment26stateMachineProcessControlEv+0x50c>)
 800876a:	2201      	movs	r2, #1
 800876c:	701a      	strb	r2, [r3, #0]
 800876e:	e002      	b.n	8008776 <_ZN13Heattreatment26stateMachineProcessControlEv+0x43e>

			}
			else{
				SEQMONITOR = 23;
 8008770:	4b2a      	ldr	r3, [pc, #168]	; (800881c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e4>)
 8008772:	2217      	movs	r2, #23
 8008774:	701a      	strb	r2, [r3, #0]
			}
			status_to_server=21;
 8008776:	4b28      	ldr	r3, [pc, #160]	; (8008818 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e0>)
 8008778:	2215      	movs	r2, #21
 800877a:	701a      	strb	r2, [r3, #0]
		 break;
 800877c:	e0d8      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
		case 24:
				temperature_reference = Seq2temperature;
 800877e:	4b32      	ldr	r3, [pc, #200]	; (8008848 <_ZN13Heattreatment26stateMachineProcessControlEv+0x510>)
 8008780:	881a      	ldrh	r2, [r3, #0]
 8008782:	4b28      	ldr	r3, [pc, #160]	; (8008824 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ec>)
 8008784:	801a      	strh	r2, [r3, #0]
				m_temeperatureUpperBound = Seq2temperature+3;
 8008786:	4b30      	ldr	r3, [pc, #192]	; (8008848 <_ZN13Heattreatment26stateMachineProcessControlEv+0x510>)
 8008788:	881b      	ldrh	r3, [r3, #0]
 800878a:	3303      	adds	r3, #3
 800878c:	b29a      	uxth	r2, r3
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	80da      	strh	r2, [r3, #6]
				m_temperatureLowerBound  = Seq2temperature-3;
 8008792:	4b2d      	ldr	r3, [pc, #180]	; (8008848 <_ZN13Heattreatment26stateMachineProcessControlEv+0x510>)
 8008794:	881b      	ldrh	r3, [r3, #0]
 8008796:	3b03      	subs	r3, #3
 8008798:	b29a      	uxth	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	811a      	strh	r2, [r3, #8]
				if((act_temperature_c1 >= m_temperatureLowerBound)&&(act_temperature_c1 <= m_temeperatureUpperBound)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	891a      	ldrh	r2, [r3, #8]
 80087a2:	4b21      	ldr	r3, [pc, #132]	; (8008828 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f0>)
 80087a4:	881b      	ldrh	r3, [r3, #0]
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d82d      	bhi.n	8008806 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ce>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	88da      	ldrh	r2, [r3, #6]
 80087ae:	4b1e      	ldr	r3, [pc, #120]	; (8008828 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f0>)
 80087b0:	881b      	ldrh	r3, [r3, #0]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d327      	bcc.n	8008806 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ce>
				&&(act_temperature_c2 >= m_temperatureLowerBound)&&(act_temperature_c2 <= m_temeperatureUpperBound)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	891a      	ldrh	r2, [r3, #8]
 80087ba:	4b1c      	ldr	r3, [pc, #112]	; (800882c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f4>)
 80087bc:	881b      	ldrh	r3, [r3, #0]
 80087be:	429a      	cmp	r2, r3
 80087c0:	d821      	bhi.n	8008806 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ce>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	88da      	ldrh	r2, [r3, #6]
 80087c6:	4b19      	ldr	r3, [pc, #100]	; (800882c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f4>)
 80087c8:	881b      	ldrh	r3, [r3, #0]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d31b      	bcc.n	8008806 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ce>
				&&(act_temperature_c3 >= m_temperatureLowerBound)&&(act_temperature_c3 <= m_temeperatureUpperBound)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	891a      	ldrh	r2, [r3, #8]
 80087d2:	4b17      	ldr	r3, [pc, #92]	; (8008830 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f8>)
 80087d4:	881b      	ldrh	r3, [r3, #0]
 80087d6:	429a      	cmp	r2, r3
 80087d8:	d815      	bhi.n	8008806 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ce>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	88da      	ldrh	r2, [r3, #6]
 80087de:	4b14      	ldr	r3, [pc, #80]	; (8008830 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f8>)
 80087e0:	881b      	ldrh	r3, [r3, #0]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d30f      	bcc.n	8008806 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ce>
				&&(act_temperature_c4 >= m_temperatureLowerBound)&&(act_temperature_c4 <= m_temeperatureUpperBound))
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	891a      	ldrh	r2, [r3, #8]
 80087ea:	4b12      	ldr	r3, [pc, #72]	; (8008834 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4fc>)
 80087ec:	881b      	ldrh	r3, [r3, #0]
 80087ee:	429a      	cmp	r2, r3
 80087f0:	d809      	bhi.n	8008806 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ce>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	88da      	ldrh	r2, [r3, #6]
 80087f6:	4b0f      	ldr	r3, [pc, #60]	; (8008834 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4fc>)
 80087f8:	881b      	ldrh	r3, [r3, #0]
 80087fa:	429a      	cmp	r2, r3
 80087fc:	d303      	bcc.n	8008806 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ce>
				{
					SEQMONITOR=25;
 80087fe:	4b07      	ldr	r3, [pc, #28]	; (800881c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e4>)
 8008800:	2219      	movs	r2, #25
 8008802:	701a      	strb	r2, [r3, #0]
 8008804:	e002      	b.n	800880c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4d4>
				}
				else{
					SEQMONITOR=24;
 8008806:	4b05      	ldr	r3, [pc, #20]	; (800881c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e4>)
 8008808:	2218      	movs	r2, #24
 800880a:	701a      	strb	r2, [r3, #0]
				}
				status_to_server=22;
 800880c:	4b02      	ldr	r3, [pc, #8]	; (8008818 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4e0>)
 800880e:	2216      	movs	r2, #22
 8008810:	701a      	strb	r2, [r3, #0]
		break;
 8008812:	e08d      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
 8008814:	20000608 	.word	0x20000608
 8008818:	20000618 	.word	0x20000618
 800881c:	2000062e 	.word	0x2000062e
 8008820:	2000061c 	.word	0x2000061c
 8008824:	20000624 	.word	0x20000624
 8008828:	20000626 	.word	0x20000626
 800882c:	20000628 	.word	0x20000628
 8008830:	2000062a 	.word	0x2000062a
 8008834:	2000062c 	.word	0x2000062c
 8008838:	2000062f 	.word	0x2000062f
 800883c:	20000630 	.word	0x20000630
 8008840:	20000631 	.word	0x20000631
 8008844:	20000617 	.word	0x20000617
 8008848:	2000061e 	.word	0x2000061e
		case 25:
				temperature_reference = Seq2temperature;
 800884c:	4b40      	ldr	r3, [pc, #256]	; (8008950 <_ZN13Heattreatment26stateMachineProcessControlEv+0x618>)
 800884e:	881a      	ldrh	r2, [r3, #0]
 8008850:	4b40      	ldr	r3, [pc, #256]	; (8008954 <_ZN13Heattreatment26stateMachineProcessControlEv+0x61c>)
 8008852:	801a      	strh	r2, [r3, #0]
				m_temeperatureUpperBound = Seq2temperature+5;
 8008854:	4b3e      	ldr	r3, [pc, #248]	; (8008950 <_ZN13Heattreatment26stateMachineProcessControlEv+0x618>)
 8008856:	881b      	ldrh	r3, [r3, #0]
 8008858:	3305      	adds	r3, #5
 800885a:	b29a      	uxth	r2, r3
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	80da      	strh	r2, [r3, #6]
				m_temperatureLowerBound  = Seq2temperature-5;
 8008860:	4b3b      	ldr	r3, [pc, #236]	; (8008950 <_ZN13Heattreatment26stateMachineProcessControlEv+0x618>)
 8008862:	881b      	ldrh	r3, [r3, #0]
 8008864:	3b05      	subs	r3, #5
 8008866:	b29a      	uxth	r2, r3
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	811a      	strh	r2, [r3, #8]
				if(!start_process_control_timer)
 800886c:	4b3a      	ldr	r3, [pc, #232]	; (8008958 <_ZN13Heattreatment26stateMachineProcessControlEv+0x620>)
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d102      	bne.n	800887a <_ZN13Heattreatment26stateMachineProcessControlEv+0x542>
				{
					start_process_control_timer=2;
 8008874:	4b38      	ldr	r3, [pc, #224]	; (8008958 <_ZN13Heattreatment26stateMachineProcessControlEv+0x620>)
 8008876:	2202      	movs	r2, #2
 8008878:	701a      	strb	r2, [r3, #0]
				}
				if(((act_temperature_c1 >= m_temperatureLowerBound)&&(act_temperature_c1 <=m_temeperatureUpperBound))
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	891a      	ldrh	r2, [r3, #8]
 800887e:	4b37      	ldr	r3, [pc, #220]	; (800895c <_ZN13Heattreatment26stateMachineProcessControlEv+0x624>)
 8008880:	881b      	ldrh	r3, [r3, #0]
 8008882:	429a      	cmp	r2, r3
 8008884:	d805      	bhi.n	8008892 <_ZN13Heattreatment26stateMachineProcessControlEv+0x55a>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	88da      	ldrh	r2, [r3, #6]
 800888a:	4b34      	ldr	r3, [pc, #208]	; (800895c <_ZN13Heattreatment26stateMachineProcessControlEv+0x624>)
 800888c:	881b      	ldrh	r3, [r3, #0]
 800888e:	429a      	cmp	r2, r3
 8008890:	d223      	bcs.n	80088da <_ZN13Heattreatment26stateMachineProcessControlEv+0x5a2>
				||((act_temperature_c2 >= m_temperatureLowerBound)&&(act_temperature_c2 <=m_temeperatureUpperBound))
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	891a      	ldrh	r2, [r3, #8]
 8008896:	4b32      	ldr	r3, [pc, #200]	; (8008960 <_ZN13Heattreatment26stateMachineProcessControlEv+0x628>)
 8008898:	881b      	ldrh	r3, [r3, #0]
 800889a:	429a      	cmp	r2, r3
 800889c:	d805      	bhi.n	80088aa <_ZN13Heattreatment26stateMachineProcessControlEv+0x572>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	88da      	ldrh	r2, [r3, #6]
 80088a2:	4b2f      	ldr	r3, [pc, #188]	; (8008960 <_ZN13Heattreatment26stateMachineProcessControlEv+0x628>)
 80088a4:	881b      	ldrh	r3, [r3, #0]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d217      	bcs.n	80088da <_ZN13Heattreatment26stateMachineProcessControlEv+0x5a2>
				||((act_temperature_c3 >= m_temperatureLowerBound)&&(act_temperature_c3 <=m_temeperatureUpperBound))
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	891a      	ldrh	r2, [r3, #8]
 80088ae:	4b2d      	ldr	r3, [pc, #180]	; (8008964 <_ZN13Heattreatment26stateMachineProcessControlEv+0x62c>)
 80088b0:	881b      	ldrh	r3, [r3, #0]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d805      	bhi.n	80088c2 <_ZN13Heattreatment26stateMachineProcessControlEv+0x58a>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	88da      	ldrh	r2, [r3, #6]
 80088ba:	4b2a      	ldr	r3, [pc, #168]	; (8008964 <_ZN13Heattreatment26stateMachineProcessControlEv+0x62c>)
 80088bc:	881b      	ldrh	r3, [r3, #0]
 80088be:	429a      	cmp	r2, r3
 80088c0:	d20b      	bcs.n	80088da <_ZN13Heattreatment26stateMachineProcessControlEv+0x5a2>
				||((act_temperature_c4 >= m_temperatureLowerBound)&&(act_temperature_c4 <=m_temeperatureUpperBound)))
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	891a      	ldrh	r2, [r3, #8]
 80088c6:	4b28      	ldr	r3, [pc, #160]	; (8008968 <_ZN13Heattreatment26stateMachineProcessControlEv+0x630>)
 80088c8:	881b      	ldrh	r3, [r3, #0]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d809      	bhi.n	80088e2 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5aa>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	88da      	ldrh	r2, [r3, #6]
 80088d2:	4b25      	ldr	r3, [pc, #148]	; (8008968 <_ZN13Heattreatment26stateMachineProcessControlEv+0x630>)
 80088d4:	881b      	ldrh	r3, [r3, #0]
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d303      	bcc.n	80088e2 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5aa>
				{
					stop_timer_count = 0;
 80088da:	4b24      	ldr	r3, [pc, #144]	; (800896c <_ZN13Heattreatment26stateMachineProcessControlEv+0x634>)
 80088dc:	2200      	movs	r2, #0
 80088de:	701a      	strb	r2, [r3, #0]
 80088e0:	e002      	b.n	80088e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5b0>
				}
				else
				{
					stop_timer_count = 1;
 80088e2:	4b22      	ldr	r3, [pc, #136]	; (800896c <_ZN13Heattreatment26stateMachineProcessControlEv+0x634>)
 80088e4:	2201      	movs	r2, #1
 80088e6:	701a      	strb	r2, [r3, #0]
				}
				if(process_complete==2){
 80088e8:	4b21      	ldr	r3, [pc, #132]	; (8008970 <_ZN13Heattreatment26stateMachineProcessControlEv+0x638>)
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	2b02      	cmp	r3, #2
 80088ee:	d109      	bne.n	8008904 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5cc>
					process_complete = 0;
 80088f0:	4b1f      	ldr	r3, [pc, #124]	; (8008970 <_ZN13Heattreatment26stateMachineProcessControlEv+0x638>)
 80088f2:	2200      	movs	r2, #0
 80088f4:	701a      	strb	r2, [r3, #0]
					start_process_control_timer=0;
 80088f6:	4b18      	ldr	r3, [pc, #96]	; (8008958 <_ZN13Heattreatment26stateMachineProcessControlEv+0x620>)
 80088f8:	2200      	movs	r2, #0
 80088fa:	701a      	strb	r2, [r3, #0]
					SEQMONITOR = 24;
 80088fc:	4b1d      	ldr	r3, [pc, #116]	; (8008974 <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>)
 80088fe:	2218      	movs	r2, #24
 8008900:	701a      	strb	r2, [r3, #0]
 8008902:	e002      	b.n	800890a <_ZN13Heattreatment26stateMachineProcessControlEv+0x5d2>
				}
				else{
					SEQMONITOR = 25;
 8008904:	4b1b      	ldr	r3, [pc, #108]	; (8008974 <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>)
 8008906:	2219      	movs	r2, #25
 8008908:	701a      	strb	r2, [r3, #0]
				}
				status_to_server=23;
 800890a:	4b1b      	ldr	r3, [pc, #108]	; (8008978 <_ZN13Heattreatment26stateMachineProcessControlEv+0x640>)
 800890c:	2217      	movs	r2, #23
 800890e:	701a      	strb	r2, [r3, #0]
			 break;
 8008910:	e00e      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
		case 26:
			status_to_server=30;
 8008912:	4b19      	ldr	r3, [pc, #100]	; (8008978 <_ZN13Heattreatment26stateMachineProcessControlEv+0x640>)
 8008914:	221e      	movs	r2, #30
 8008916:	701a      	strb	r2, [r3, #0]
			SEQMONITOR   = 20;
 8008918:	4b16      	ldr	r3, [pc, #88]	; (8008974 <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>)
 800891a:	2214      	movs	r2, #20
 800891c:	701a      	strb	r2, [r3, #0]
			temperature_reference = 32;
 800891e:	4b0d      	ldr	r3, [pc, #52]	; (8008954 <_ZN13Heattreatment26stateMachineProcessControlEv+0x61c>)
 8008920:	2220      	movs	r2, #32
 8008922:	801a      	strh	r2, [r3, #0]
		break;
 8008924:	e004      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
		default:
			SEQMONITOR   = 10;
 8008926:	4b13      	ldr	r3, [pc, #76]	; (8008974 <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>)
 8008928:	220a      	movs	r2, #10
 800892a:	701a      	strb	r2, [r3, #0]
		break;
 800892c:	e000      	b.n	8008930 <_ZN13Heattreatment26stateMachineProcessControlEv+0x5f8>
		break;
 800892e:	bf00      	nop
	}
	if((skipIdTCP==10)&&(SEQMONITOR!=26))
 8008930:	4b12      	ldr	r3, [pc, #72]	; (800897c <_ZN13Heattreatment26stateMachineProcessControlEv+0x644>)
 8008932:	781b      	ldrb	r3, [r3, #0]
 8008934:	2b0a      	cmp	r3, #10
 8008936:	d106      	bne.n	8008946 <_ZN13Heattreatment26stateMachineProcessControlEv+0x60e>
 8008938:	4b0e      	ldr	r3, [pc, #56]	; (8008974 <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>)
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	2b1a      	cmp	r3, #26
 800893e:	d002      	beq.n	8008946 <_ZN13Heattreatment26stateMachineProcessControlEv+0x60e>
	{
		SEQMONITOR = 26;
 8008940:	4b0c      	ldr	r3, [pc, #48]	; (8008974 <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>)
 8008942:	221a      	movs	r2, #26
 8008944:	701a      	strb	r2, [r3, #0]
	}
}
 8008946:	bf00      	nop
 8008948:	3708      	adds	r7, #8
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}
 800894e:	bf00      	nop
 8008950:	2000061e 	.word	0x2000061e
 8008954:	20000624 	.word	0x20000624
 8008958:	2000062f 	.word	0x2000062f
 800895c:	20000626 	.word	0x20000626
 8008960:	20000628 	.word	0x20000628
 8008964:	2000062a 	.word	0x2000062a
 8008968:	2000062c 	.word	0x2000062c
 800896c:	20000630 	.word	0x20000630
 8008970:	20000631 	.word	0x20000631
 8008974:	2000062e 	.word	0x2000062e
 8008978:	20000618 	.word	0x20000618
 800897c:	20000609 	.word	0x20000609

08008980 <_ZN9ModbusrtuC1Ev>:
constexpr uint16_t Step2_Temperature_Add= 4099;
constexpr uint16_t Step2_Time_Add= 4100;

constexpr uint8_t WaterTemperatureId=0x05;
uint8_t TxSeqComplete;
Modbusrtu::Modbusrtu() {
 8008980:	b580      	push	{r7, lr}
 8008982:	b082      	sub	sp, #8
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
 8008988:	4a0e      	ldr	r2, [pc, #56]	; (80089c4 <_ZN9ModbusrtuC1Ev+0x44>)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	601a      	str	r2, [r3, #0]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2201      	movs	r2, #1
 8008992:	769a      	strb	r2, [r3, #26]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	4a0c      	ldr	r2, [pc, #48]	; (80089c8 <_ZN9ModbusrtuC1Ev+0x48>)
 8008998:	331b      	adds	r3, #27
 800899a:	4611      	mov	r1, r2
 800899c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80089a0:	4618      	mov	r0, r3
 80089a2:	f006 f97d 	bl	800eca0 <memcpy>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	4a08      	ldr	r2, [pc, #32]	; (80089cc <_ZN9ModbusrtuC1Ev+0x4c>)
 80089aa:	f203 131b 	addw	r3, r3, #283	; 0x11b
 80089ae:	4611      	mov	r1, r2
 80089b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80089b4:	4618      	mov	r0, r3
 80089b6:	f006 f973 	bl	800eca0 <memcpy>
	// TODO Auto-generated constructor stub

}
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4618      	mov	r0, r3
 80089be:	3708      	adds	r7, #8
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}
 80089c4:	0800fa10 	.word	0x0800fa10
 80089c8:	0800f624 	.word	0x0800f624
 80089cc:	0800f724 	.word	0x0800f724

080089d0 <_ZN9ModbusrtuD1Ev>:

Modbusrtu::~Modbusrtu() {
 80089d0:	b480      	push	{r7}
 80089d2:	b083      	sub	sp, #12
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
 80089d8:	4a04      	ldr	r2, [pc, #16]	; (80089ec <_ZN9ModbusrtuD1Ev+0x1c>)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	4618      	mov	r0, r3
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr
 80089ec:	0800fa10 	.word	0x0800fa10

080089f0 <_ZN9ModbusrtuD0Ev>:
Modbusrtu::~Modbusrtu() {
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b082      	sub	sp, #8
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
}
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f7ff ffe9 	bl	80089d0 <_ZN9ModbusrtuD1Ev>
 80089fe:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f006 f915 	bl	800ec32 <_ZdlPvj>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3708      	adds	r7, #8
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
	...

08008a14 <_ZN9Modbusrtu21ModbusReadTransactionEv>:

void Modbusrtu::ModbusReadTransaction(void)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b082      	sub	sp, #8
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
	m_settemperature = temperature_reference*10;
 8008a1c:	4b9a      	ldr	r3, [pc, #616]	; (8008c88 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x274>)
 8008a1e:	881b      	ldrh	r3, [r3, #0]
 8008a20:	461a      	mov	r2, r3
 8008a22:	0092      	lsls	r2, r2, #2
 8008a24:	4413      	add	r3, r2
 8008a26:	005b      	lsls	r3, r3, #1
 8008a28:	b29a      	uxth	r2, r3
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	821a      	strh	r2, [r3, #16]
	switch(Cntid)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	791b      	ldrb	r3, [r3, #4]
 8008a32:	2b05      	cmp	r3, #5
 8008a34:	f200 81d0 	bhi.w	8008dd8 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3c4>
 8008a38:	a201      	add	r2, pc, #4	; (adr r2, 8008a40 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2c>)
 8008a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a3e:	bf00      	nop
 8008a40:	08008a59 	.word	0x08008a59
 8008a44:	08008adf 	.word	0x08008adf
 8008a48:	08008b69 	.word	0x08008b69
 8008a4c:	08008bf9 	.word	0x08008bf9
 8008a50:	08008c8d 	.word	0x08008c8d
 8008a54:	08008d53 	.word	0x08008d53
	{
	case 0:
		_u8MBSlave 			= mTemperatureSensorId;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	7e9a      	ldrb	r2, [r3, #26]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x03;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2203      	movs	r2, #3
 8008a64:	719a      	strb	r2, [r3, #6]
		_u16ReadAddress 	= 0x00;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	811a      	strh	r2, [r3, #8]
		_u16ReadQty     	= 0x01;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2201      	movs	r2, #1
 8008a70:	731a      	strb	r2, [r3, #12]
		u8ModbusRegister[0] = _u8MBSlave;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	795a      	ldrb	r2, [r3, #5]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	749a      	strb	r2, [r3, #18]
		u8ModbusRegister[1] =  u8MBFunction;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	799a      	ldrb	r2, [r3, #6]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	74da      	strb	r2, [r3, #19]
		u8ModbusRegister[2] =  0x01;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2201      	movs	r2, #1
 8008a86:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[3] =  static_cast<uint8_t>((_u16ReadAddress & 0xff00)>>8);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	891b      	ldrh	r3, [r3, #8]
 8008a8c:	0a1b      	lsrs	r3, r3, #8
 8008a8e:	b29b      	uxth	r3, r3
 8008a90:	b2da      	uxtb	r2, r3
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	755a      	strb	r2, [r3, #21]
		u8ModbusRegister[4] =  static_cast<uint8_t>(_u16ReadAddress & 0x00ff);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	891b      	ldrh	r3, [r3, #8]
 8008a9a:	b2da      	uxtb	r2, r3
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[5] = _u16ReadQty;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	7b1a      	ldrb	r2, [r3, #12]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	75da      	strb	r2, [r3, #23]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	3312      	adds	r3, #18
 8008aac:	2206      	movs	r2, #6
 8008aae:	4619      	mov	r1, r3
 8008ab0:	6878      	ldr	r0, [r7, #4]
 8008ab2:	f000 f9af 	bl	8008e14 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	461a      	mov	r2, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	89db      	ldrh	r3, [r3, #14]
 8008ac2:	b2da      	uxtb	r2, r3
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	761a      	strb	r2, [r3, #24]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	89db      	ldrh	r3, [r3, #14]
 8008acc:	0a1b      	lsrs	r3, r3, #8
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	b2da      	uxtb	r2, r3
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	765a      	strb	r2, [r3, #25]

		Cntid=1;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2201      	movs	r2, #1
 8008ada:	711a      	strb	r2, [r3, #4]
	break;
 8008adc:	e183      	b.n	8008de6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d2>

	case 1:
		_u8MBSlave 			= mTemperatureSensorId;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	7e9a      	ldrb	r2, [r3, #26]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x06;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2206      	movs	r2, #6
 8008aea:	719a      	strb	r2, [r3, #6]
		_u16WriteAddress 	= Step1_Temperature_Add;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2201      	movs	r2, #1
 8008af0:	815a      	strh	r2, [r3, #10]
		u8ModbusRegister[0] = _u8MBSlave;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	795a      	ldrb	r2, [r3, #5]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	749a      	strb	r2, [r3, #18]
		u8ModbusRegister[1] =  u8MBFunction;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	799a      	ldrb	r2, [r3, #6]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	74da      	strb	r2, [r3, #19]
		u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	895b      	ldrh	r3, [r3, #10]
 8008b06:	0a1b      	lsrs	r3, r3, #8
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	b2da      	uxtb	r2, r3
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	895b      	ldrh	r3, [r3, #10]
 8008b14:	b2da      	uxtb	r2, r3
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	755a      	strb	r2, [r3, #21]
		u8ModbusRegister[4] = static_cast<uint8_t>((m_settemperature & 0xff00)>>8);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	8a1b      	ldrh	r3, [r3, #16]
 8008b1e:	0a1b      	lsrs	r3, r3, #8
 8008b20:	b29b      	uxth	r3, r3
 8008b22:	b2da      	uxtb	r2, r3
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[5] = static_cast<uint8_t>(m_settemperature & 0x00ff);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	8a1b      	ldrh	r3, [r3, #16]
 8008b2c:	b2da      	uxtb	r2, r3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	75da      	strb	r2, [r3, #23]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	3312      	adds	r3, #18
 8008b36:	2206      	movs	r2, #6
 8008b38:	4619      	mov	r1, r3
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 f96a 	bl	8008e14 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008b40:	4603      	mov	r3, r0
 8008b42:	461a      	mov	r2, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	89db      	ldrh	r3, [r3, #14]
 8008b4c:	b2da      	uxtb	r2, r3
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	761a      	strb	r2, [r3, #24]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	89db      	ldrh	r3, [r3, #14]
 8008b56:	0a1b      	lsrs	r3, r3, #8
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	765a      	strb	r2, [r3, #25]
		Cntid=2;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2202      	movs	r2, #2
 8008b64:	711a      	strb	r2, [r3, #4]
	break;
 8008b66:	e13e      	b.n	8008de6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d2>
	case 2:
			_u8MBSlave 			= mTemperatureSensorId;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	7e9a      	ldrb	r2, [r3, #26]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2206      	movs	r2, #6
 8008b74:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= Step1_Time_Add;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f241 0201 	movw	r2, #4097	; 0x1001
 8008b7c:	815a      	strh	r2, [r3, #10]
			u8ModbusRegister[0] = _u8MBSlave;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	795a      	ldrb	r2, [r3, #5]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[1] =  u8MBFunction;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	799a      	ldrb	r2, [r3, #6]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	895b      	ldrh	r3, [r3, #10]
 8008b92:	0a1b      	lsrs	r3, r3, #8
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	b2da      	uxtb	r2, r3
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	895b      	ldrh	r3, [r3, #10]
 8008ba0:	b2da      	uxtb	r2, r3
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	755a      	strb	r2, [r3, #21]
			u8ModbusRegister[4] = static_cast<uint8_t>(((m_settemperature+200) & 0xff00)>>8);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	8a1b      	ldrh	r3, [r3, #16]
 8008baa:	33c8      	adds	r3, #200	; 0xc8
 8008bac:	121b      	asrs	r3, r3, #8
 8008bae:	b2da      	uxtb	r2, r3
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[5] = static_cast<uint8_t>((m_settemperature+200) & 0x00ff);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	8a1b      	ldrh	r3, [r3, #16]
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	3b38      	subs	r3, #56	; 0x38
 8008bbc:	b2da      	uxtb	r2, r3
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	75da      	strb	r2, [r3, #23]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	3312      	adds	r3, #18
 8008bc6:	2206      	movs	r2, #6
 8008bc8:	4619      	mov	r1, r3
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 f922 	bl	8008e14 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	89db      	ldrh	r3, [r3, #14]
 8008bdc:	b2da      	uxtb	r2, r3
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	761a      	strb	r2, [r3, #24]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	89db      	ldrh	r3, [r3, #14]
 8008be6:	0a1b      	lsrs	r3, r3, #8
 8008be8:	b29b      	uxth	r3, r3
 8008bea:	b2da      	uxtb	r2, r3
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	765a      	strb	r2, [r3, #25]
			Cntid=3;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2203      	movs	r2, #3
 8008bf4:	711a      	strb	r2, [r3, #4]
		break;
 8008bf6:	e0f6      	b.n	8008de6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d2>
	case 3:
			_u8MBSlave 			= mTemperatureSensorId;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	7e9a      	ldrb	r2, [r3, #26]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2206      	movs	r2, #6
 8008c04:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= Step2_Temperature_Add;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f241 0203 	movw	r2, #4099	; 0x1003
 8008c0c:	815a      	strh	r2, [r3, #10]
			u8ModbusRegister[0] = _u8MBSlave;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	795a      	ldrb	r2, [r3, #5]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[1] =  u8MBFunction;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	799a      	ldrb	r2, [r3, #6]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	895b      	ldrh	r3, [r3, #10]
 8008c22:	0a1b      	lsrs	r3, r3, #8
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	b2da      	uxtb	r2, r3
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	895b      	ldrh	r3, [r3, #10]
 8008c30:	b2da      	uxtb	r2, r3
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	755a      	strb	r2, [r3, #21]
			u8ModbusRegister[4] = static_cast<uint8_t>(((m_settemperature-200) & 0xff00)>>8);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	8a1b      	ldrh	r3, [r3, #16]
 8008c3a:	3bc8      	subs	r3, #200	; 0xc8
 8008c3c:	121b      	asrs	r3, r3, #8
 8008c3e:	b2da      	uxtb	r2, r3
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[5] = static_cast<uint8_t>((m_settemperature-200) & 0x00ff);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	8a1b      	ldrh	r3, [r3, #16]
 8008c48:	b2db      	uxtb	r3, r3
 8008c4a:	3338      	adds	r3, #56	; 0x38
 8008c4c:	b2da      	uxtb	r2, r3
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	75da      	strb	r2, [r3, #23]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	3312      	adds	r3, #18
 8008c56:	2206      	movs	r2, #6
 8008c58:	4619      	mov	r1, r3
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f000 f8da 	bl	8008e14 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008c60:	4603      	mov	r3, r0
 8008c62:	461a      	mov	r2, r3
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	89db      	ldrh	r3, [r3, #14]
 8008c6c:	b2da      	uxtb	r2, r3
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	761a      	strb	r2, [r3, #24]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	89db      	ldrh	r3, [r3, #14]
 8008c76:	0a1b      	lsrs	r3, r3, #8
 8008c78:	b29b      	uxth	r3, r3
 8008c7a:	b2da      	uxtb	r2, r3
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	765a      	strb	r2, [r3, #25]
			Cntid=4;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2204      	movs	r2, #4
 8008c84:	711a      	strb	r2, [r3, #4]

		break;
 8008c86:	e0ae      	b.n	8008de6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d2>
 8008c88:	20000624 	.word	0x20000624
	case 4:
				_u8MBSlave 			= mTemperatureSensorId;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	7e9a      	ldrb	r2, [r3, #26]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	715a      	strb	r2, [r3, #5]
				u8MBFunction 		= 0x06;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2206      	movs	r2, #6
 8008c98:	719a      	strb	r2, [r3, #6]
				_u16WriteAddress 	= Step2_Time_Add;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f241 0204 	movw	r2, #4100	; 0x1004
 8008ca0:	815a      	strh	r2, [r3, #10]
				u8ModbusRegister[0] = _u8MBSlave;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	795a      	ldrb	r2, [r3, #5]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	749a      	strb	r2, [r3, #18]
				u8ModbusRegister[1] =  u8MBFunction;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	799a      	ldrb	r2, [r3, #6]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	74da      	strb	r2, [r3, #19]
				u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	895b      	ldrh	r3, [r3, #10]
 8008cb6:	0a1b      	lsrs	r3, r3, #8
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	b2da      	uxtb	r2, r3
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	751a      	strb	r2, [r3, #20]
				u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	895b      	ldrh	r3, [r3, #10]
 8008cc4:	b2da      	uxtb	r2, r3
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	755a      	strb	r2, [r3, #21]
				u8ModbusRegister[4] = static_cast<uint8_t>(((m_settemperature+200) & 0xff00)>>8);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	8a1b      	ldrh	r3, [r3, #16]
 8008cce:	33c8      	adds	r3, #200	; 0xc8
 8008cd0:	121b      	asrs	r3, r3, #8
 8008cd2:	b2da      	uxtb	r2, r3
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	759a      	strb	r2, [r3, #22]
				u8ModbusRegister[5] = static_cast<uint8_t>((m_settemperature+200) & 0x00ff);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	8a1b      	ldrh	r3, [r3, #16]
 8008cdc:	b2db      	uxtb	r3, r3
 8008cde:	3b38      	subs	r3, #56	; 0x38
 8008ce0:	b2da      	uxtb	r2, r3
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	75da      	strb	r2, [r3, #23]
				u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	3312      	adds	r3, #18
 8008cea:	2206      	movs	r2, #6
 8008cec:	4619      	mov	r1, r3
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 f890 	bl	8008e14 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	81da      	strh	r2, [r3, #14]
				u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	89db      	ldrh	r3, [r3, #14]
 8008d00:	b2da      	uxtb	r2, r3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	761a      	strb	r2, [r3, #24]
				u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	89db      	ldrh	r3, [r3, #14]
 8008d0a:	0a1b      	lsrs	r3, r3, #8
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	b2da      	uxtb	r2, r3
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	765a      	strb	r2, [r3, #25]
				Cntid=5;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2205      	movs	r2, #5
 8008d18:	711a      	strb	r2, [r3, #4]
				if(mTemperatureSensorId ==1){mTemperatureSensorId=2;}
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	7e9b      	ldrb	r3, [r3, #26]
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	d103      	bne.n	8008d2a <_ZN9Modbusrtu21ModbusReadTransactionEv+0x316>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2202      	movs	r2, #2
 8008d26:	769a      	strb	r2, [r3, #26]
				else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
				else if(mTemperatureSensorId ==3){mTemperatureSensorId=4;}
				else{mTemperatureSensorId=1;}
			break;
 8008d28:	e05d      	b.n	8008de6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d2>
				else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	7e9b      	ldrb	r3, [r3, #26]
 8008d2e:	2b02      	cmp	r3, #2
 8008d30:	d103      	bne.n	8008d3a <_ZN9Modbusrtu21ModbusReadTransactionEv+0x326>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2203      	movs	r2, #3
 8008d36:	769a      	strb	r2, [r3, #26]
			break;
 8008d38:	e055      	b.n	8008de6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d2>
				else if(mTemperatureSensorId ==3){mTemperatureSensorId=4;}
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	7e9b      	ldrb	r3, [r3, #26]
 8008d3e:	2b03      	cmp	r3, #3
 8008d40:	d103      	bne.n	8008d4a <_ZN9Modbusrtu21ModbusReadTransactionEv+0x336>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2204      	movs	r2, #4
 8008d46:	769a      	strb	r2, [r3, #26]
			break;
 8008d48:	e04d      	b.n	8008de6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d2>
				else{mTemperatureSensorId=1;}
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2201      	movs	r2, #1
 8008d4e:	769a      	strb	r2, [r3, #26]
			break;
 8008d50:	e049      	b.n	8008de6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d2>
	case 5:
			u8MBFunction		= 0x03;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2203      	movs	r2, #3
 8008d56:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= 0x00;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	815a      	strh	r2, [r3, #10]
			_u16ReadAddress  	= 0x04;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2204      	movs	r2, #4
 8008d62:	811a      	strh	r2, [r3, #8]
			u8ModbusRegister[0] = WaterTemperatureId;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2205      	movs	r2, #5
 8008d68:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[1] =  u8MBFunction;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	799a      	ldrb	r2, [r3, #6]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	895b      	ldrh	r3, [r3, #10]
 8008d76:	0a1b      	lsrs	r3, r3, #8
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	b2da      	uxtb	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	895b      	ldrh	r3, [r3, #10]
 8008d84:	b2da      	uxtb	r2, r3
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	755a      	strb	r2, [r3, #21]
			u8ModbusRegister[4] = static_cast<uint8_t>((_u16ReadAddress & 0xff00)>>8);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	891b      	ldrh	r3, [r3, #8]
 8008d8e:	0a1b      	lsrs	r3, r3, #8
 8008d90:	b29b      	uxth	r3, r3
 8008d92:	b2da      	uxtb	r2, r3
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[5] = static_cast<uint8_t>(_u16ReadAddress & 0x00ff);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	891b      	ldrh	r3, [r3, #8]
 8008d9c:	b2da      	uxtb	r2, r3
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	75da      	strb	r2, [r3, #23]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	3312      	adds	r3, #18
 8008da6:	2206      	movs	r2, #6
 8008da8:	4619      	mov	r1, r3
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f000 f832 	bl	8008e14 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008db0:	4603      	mov	r3, r0
 8008db2:	461a      	mov	r2, r3
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	89db      	ldrh	r3, [r3, #14]
 8008dbc:	b2da      	uxtb	r2, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	761a      	strb	r2, [r3, #24]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	89db      	ldrh	r3, [r3, #14]
 8008dc6:	0a1b      	lsrs	r3, r3, #8
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	b2da      	uxtb	r2, r3
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	765a      	strb	r2, [r3, #25]
			Cntid=0;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	711a      	strb	r2, [r3, #4]
	break;
 8008dd6:	e006      	b.n	8008de6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d2>
	default:
		Cntid=0;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	711a      	strb	r2, [r3, #4]
		mTemperatureSensorId=1;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2201      	movs	r2, #1
 8008de2:	769a      	strb	r2, [r3, #26]
	break;
 8008de4:	bf00      	nop
	}


	//out_read_rxint_set.Noofbytesrx = (_u16ReadQty*2)+5;
	HAL_UART_Transmit_IT(&huart1,u8ModbusRegister,8);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	3312      	adds	r3, #18
 8008dea:	2208      	movs	r2, #8
 8008dec:	4619      	mov	r1, r3
 8008dee:	4803      	ldr	r0, [pc, #12]	; (8008dfc <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3e8>)
 8008df0:	f004 fbc6 	bl	800d580 <HAL_UART_Transmit_IT>

}
 8008df4:	bf00      	nop
 8008df6:	3708      	adds	r7, #8
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}
 8008dfc:	20000318 	.word	0x20000318

08008e00 <HAL_UART_TxCpltCallback>:
//Hardware callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b083      	sub	sp, #12
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
	//HAL_UART_Receive_IT(&huart1,u8rxbuf,13);
}
 8008e08:	bf00      	nop
 8008e0a:	370c      	adds	r7, #12
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e12:	4770      	bx	lr

08008e14 <_ZN9Modbusrtu11ASCChecksumEPhh>:

uint16_t Modbusrtu::ASCChecksum(uint8_t *ASCSrc, uint8_t NoOfBytes)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b087      	sub	sp, #28
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	4613      	mov	r3, r2
 8008e20:	71fb      	strb	r3, [r7, #7]
	uint8_t i, CheckSumBytes;
	uint8_t CRCRegLow = 0xff;
 8008e22:	23ff      	movs	r3, #255	; 0xff
 8008e24:	75bb      	strb	r3, [r7, #22]
	uint8_t CRCRegHigh = 0xff;
 8008e26:	23ff      	movs	r3, #255	; 0xff
 8008e28:	757b      	strb	r3, [r7, #21]
	uint8_t CRCIndex;

	CheckSumBytes = NoOfBytes;
 8008e2a:	79fb      	ldrb	r3, [r7, #7]
 8008e2c:	753b      	strb	r3, [r7, #20]
   	for(i=0;i < CheckSumBytes;i++)
 8008e2e:	2300      	movs	r3, #0
 8008e30:	75fb      	strb	r3, [r7, #23]
 8008e32:	7dfa      	ldrb	r2, [r7, #23]
 8008e34:	7d3b      	ldrb	r3, [r7, #20]
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d217      	bcs.n	8008e6a <_ZN9Modbusrtu11ASCChecksumEPhh+0x56>
   	{
	    CRCIndex = CRCRegLow ^ *ASCSrc++; 				//TransmittingData[i];
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	1c5a      	adds	r2, r3, #1
 8008e3e:	60ba      	str	r2, [r7, #8]
 8008e40:	781a      	ldrb	r2, [r3, #0]
 8008e42:	7dbb      	ldrb	r3, [r7, #22]
 8008e44:	4053      	eors	r3, r2
 8008e46:	74fb      	strb	r3, [r7, #19]
		CRCRegLow = CRCRegHigh ^ CRCArrayHigh[CRCIndex];
 8008e48:	7cfb      	ldrb	r3, [r7, #19]
 8008e4a:	68fa      	ldr	r2, [r7, #12]
 8008e4c:	4413      	add	r3, r2
 8008e4e:	7eda      	ldrb	r2, [r3, #27]
 8008e50:	7d7b      	ldrb	r3, [r7, #21]
 8008e52:	4053      	eors	r3, r2
 8008e54:	75bb      	strb	r3, [r7, #22]
		CRCRegHigh = CRCArrayLow[CRCIndex];
 8008e56:	7cfb      	ldrb	r3, [r7, #19]
 8008e58:	68fa      	ldr	r2, [r7, #12]
 8008e5a:	4413      	add	r3, r2
 8008e5c:	f893 311b 	ldrb.w	r3, [r3, #283]	; 0x11b
 8008e60:	757b      	strb	r3, [r7, #21]
   	for(i=0;i < CheckSumBytes;i++)
 8008e62:	7dfb      	ldrb	r3, [r7, #23]
 8008e64:	3301      	adds	r3, #1
 8008e66:	75fb      	strb	r3, [r7, #23]
 8008e68:	e7e3      	b.n	8008e32 <_ZN9Modbusrtu11ASCChecksumEPhh+0x1e>

	}
	return (CRCRegHigh << 8 | CRCRegLow );
 8008e6a:	7d7b      	ldrb	r3, [r7, #21]
 8008e6c:	021b      	lsls	r3, r3, #8
 8008e6e:	b21a      	sxth	r2, r3
 8008e70:	7dbb      	ldrb	r3, [r7, #22]
 8008e72:	b21b      	sxth	r3, r3
 8008e74:	4313      	orrs	r3, r2
 8008e76:	b21b      	sxth	r3, r3
 8008e78:	b29b      	uxth	r3, r3
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	371c      	adds	r7, #28
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr
	...

08008e88 <_ZN14OfflineStorageC1Ev>:
uint16_t ProcessId_Value_K1;
uint16_t seq1_count_inc_K1,seq2_count_inc_K1;



OfflineStorage::OfflineStorage() {
 8008e88:	b480      	push	{r7}
 8008e8a:	b083      	sub	sp, #12
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	4a04      	ldr	r2, [pc, #16]	; (8008ea4 <_ZN14OfflineStorageC1Ev+0x1c>)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4618      	mov	r0, r3
 8008e9a:	370c      	adds	r7, #12
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr
 8008ea4:	0800fa20 	.word	0x0800fa20

08008ea8 <_ZN14OfflineStorageD1Ev>:

OfflineStorage::~OfflineStorage() {
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
 8008eb0:	4a04      	ldr	r2, [pc, #16]	; (8008ec4 <_ZN14OfflineStorageD1Ev+0x1c>)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4618      	mov	r0, r3
 8008eba:	370c      	adds	r7, #12
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr
 8008ec4:	0800fa20 	.word	0x0800fa20

08008ec8 <_ZN14OfflineStorageD0Ev>:
OfflineStorage::~OfflineStorage() {
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b082      	sub	sp, #8
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
}
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f7ff ffe9 	bl	8008ea8 <_ZN14OfflineStorageD1Ev>
 8008ed6:	212c      	movs	r1, #44	; 0x2c
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f005 feaa 	bl	800ec32 <_ZdlPvj>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3708      	adds	r7, #8
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <_ZN14OfflineStorage3runEv>:

void OfflineStorage::run()
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b082      	sub	sp, #8
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
	m_writeSeqMonitor();
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f000 f80b 	bl	8008f0c <_ZN14OfflineStorage17m_writeSeqMonitorEv>
	m_writeHeattreatmentData();
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 f82e 	bl	8008f58 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv>
	m_quenchCount();
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f000 f8b5 	bl	800906c <_ZN14OfflineStorage13m_quenchCountEv>

}
 8008f02:	bf00      	nop
 8008f04:	3708      	adds	r7, #8
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}
	...

08008f0c <_ZN14OfflineStorage17m_writeSeqMonitorEv>:

void OfflineStorage::m_writeSeqMonitor(){
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b082      	sub	sp, #8
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
	if(SEQMONITOR == SEQMONITOR_K1){return;}
 8008f14:	4b0e      	ldr	r3, [pc, #56]	; (8008f50 <_ZN14OfflineStorage17m_writeSeqMonitorEv+0x44>)
 8008f16:	781a      	ldrb	r2, [r3, #0]
 8008f18:	4b0e      	ldr	r3, [pc, #56]	; (8008f54 <_ZN14OfflineStorage17m_writeSeqMonitorEv+0x48>)
 8008f1a:	781b      	ldrb	r3, [r3, #0]
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d012      	beq.n	8008f46 <_ZN14OfflineStorage17m_writeSeqMonitorEv+0x3a>
	SEQMONITOR_K1 = SEQMONITOR;
 8008f20:	4b0b      	ldr	r3, [pc, #44]	; (8008f50 <_ZN14OfflineStorage17m_writeSeqMonitorEv+0x44>)
 8008f22:	781a      	ldrb	r2, [r3, #0]
 8008f24:	4b0b      	ldr	r3, [pc, #44]	; (8008f54 <_ZN14OfflineStorage17m_writeSeqMonitorEv+0x48>)
 8008f26:	701a      	strb	r2, [r3, #0]
	m_writeFlashBuf[0] = SEQMONITOR;
 8008f28:	4b09      	ldr	r3, [pc, #36]	; (8008f50 <_ZN14OfflineStorage17m_writeSeqMonitorEv+0x44>)
 8008f2a:	781a      	ldrb	r2, [r3, #0]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	711a      	strb	r2, [r3, #4]

	W25qxx_EraseSector(0);
 8008f30:	2000      	movs	r0, #0
 8008f32:	f7fa fa2b 	bl	800338c <W25qxx_EraseSector>
	W25qxx_WriteSector(m_writeFlashBuf,0,0,1);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	1d18      	adds	r0, r3, #4
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	2100      	movs	r1, #0
 8008f40:	f7fa fb16 	bl	8003570 <W25qxx_WriteSector>
 8008f44:	e000      	b.n	8008f48 <_ZN14OfflineStorage17m_writeSeqMonitorEv+0x3c>
	if(SEQMONITOR == SEQMONITOR_K1){return;}
 8008f46:	bf00      	nop
}
 8008f48:	3708      	adds	r7, #8
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}
 8008f4e:	bf00      	nop
 8008f50:	2000062e 	.word	0x2000062e
 8008f54:	20000649 	.word	0x20000649

08008f58 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv>:

void OfflineStorage::m_writeHeattreatmentData(){
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b082      	sub	sp, #8
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
	if((ProcessId_Value != ProcessId_Value_K1)||(updateSetData==1))
 8008f60:	4b39      	ldr	r3, [pc, #228]	; (8009048 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0xf0>)
 8008f62:	881a      	ldrh	r2, [r3, #0]
 8008f64:	4b39      	ldr	r3, [pc, #228]	; (800904c <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0xf4>)
 8008f66:	881b      	ldrh	r3, [r3, #0]
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d103      	bne.n	8008f74 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x1c>
 8008f6c:	4b38      	ldr	r3, [pc, #224]	; (8009050 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0xf8>)
 8008f6e:	781b      	ldrb	r3, [r3, #0]
 8008f70:	2b01      	cmp	r3, #1
 8008f72:	d165      	bne.n	8009040 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0xe8>
	{
		m_writeFlashBuf[0] = (uint8_t)(ProcessId_Value && 0xff);
 8008f74:	4b34      	ldr	r3, [pc, #208]	; (8009048 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0xf0>)
 8008f76:	881b      	ldrh	r3, [r3, #0]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	bf14      	ite	ne
 8008f7c:	2301      	movne	r3, #1
 8008f7e:	2300      	moveq	r3, #0
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	461a      	mov	r2, r3
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	711a      	strb	r2, [r3, #4]
		m_writeFlashBuf[1] = (uint8_t)(ProcessId_Value>>8) && 0xff;
 8008f88:	4b2f      	ldr	r3, [pc, #188]	; (8009048 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0xf0>)
 8008f8a:	881b      	ldrh	r3, [r3, #0]
 8008f8c:	0a1b      	lsrs	r3, r3, #8
 8008f8e:	b29b      	uxth	r3, r3
 8008f90:	b2db      	uxtb	r3, r3
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	bf14      	ite	ne
 8008f96:	2301      	movne	r3, #1
 8008f98:	2300      	moveq	r3, #0
 8008f9a:	b2db      	uxtb	r3, r3
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	715a      	strb	r2, [r3, #5]
		ProcessId_Value_K1=ProcessId_Value;
 8008fa2:	4b29      	ldr	r3, [pc, #164]	; (8009048 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0xf0>)
 8008fa4:	881a      	ldrh	r2, [r3, #0]
 8008fa6:	4b29      	ldr	r3, [pc, #164]	; (800904c <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0xf4>)
 8008fa8:	801a      	strh	r2, [r3, #0]

		m_writeFlashBuf[2] = (uint8_t)(Seq1temperature && 0xff);
 8008faa:	4b2a      	ldr	r3, [pc, #168]	; (8009054 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0xfc>)
 8008fac:	881b      	ldrh	r3, [r3, #0]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	bf14      	ite	ne
 8008fb2:	2301      	movne	r3, #1
 8008fb4:	2300      	moveq	r3, #0
 8008fb6:	b2db      	uxtb	r3, r3
 8008fb8:	461a      	mov	r2, r3
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	719a      	strb	r2, [r3, #6]
		m_writeFlashBuf[3] = (uint8_t)(Seq1temperature>>8) && 0xff;
 8008fbe:	4b25      	ldr	r3, [pc, #148]	; (8009054 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0xfc>)
 8008fc0:	881b      	ldrh	r3, [r3, #0]
 8008fc2:	0a1b      	lsrs	r3, r3, #8
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	b2db      	uxtb	r3, r3
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	bf14      	ite	ne
 8008fcc:	2301      	movne	r3, #1
 8008fce:	2300      	moveq	r3, #0
 8008fd0:	b2db      	uxtb	r3, r3
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	71da      	strb	r2, [r3, #7]
		m_writeFlashBuf[4] = (uint8_t)(Seq2temperature && 0xff);
 8008fd8:	4b1f      	ldr	r3, [pc, #124]	; (8009058 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x100>)
 8008fda:	881b      	ldrh	r3, [r3, #0]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	bf14      	ite	ne
 8008fe0:	2301      	movne	r3, #1
 8008fe2:	2300      	moveq	r3, #0
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	461a      	mov	r2, r3
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	721a      	strb	r2, [r3, #8]
		m_writeFlashBuf[5] = (uint8_t)(Seq2temperature>>8) && 0xff;
 8008fec:	4b1a      	ldr	r3, [pc, #104]	; (8009058 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x100>)
 8008fee:	881b      	ldrh	r3, [r3, #0]
 8008ff0:	0a1b      	lsrs	r3, r3, #8
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	b2db      	uxtb	r3, r3
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	bf14      	ite	ne
 8008ffa:	2301      	movne	r3, #1
 8008ffc:	2300      	moveq	r3, #0
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	461a      	mov	r2, r3
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	725a      	strb	r2, [r3, #9]
		m_writeFlashBuf[6] = (uint8_t)(Seq1durationHr);
 8009006:	4b15      	ldr	r3, [pc, #84]	; (800905c <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x104>)
 8009008:	781a      	ldrb	r2, [r3, #0]
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	729a      	strb	r2, [r3, #10]
		m_writeFlashBuf[7] = (uint8_t)(Seq1durationMin);
 800900e:	4b14      	ldr	r3, [pc, #80]	; (8009060 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x108>)
 8009010:	781a      	ldrb	r2, [r3, #0]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	72da      	strb	r2, [r3, #11]
		m_writeFlashBuf[8] = (uint8_t)(Seq2durationHr);
 8009016:	4b13      	ldr	r3, [pc, #76]	; (8009064 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x10c>)
 8009018:	781a      	ldrb	r2, [r3, #0]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	731a      	strb	r2, [r3, #12]
		m_writeFlashBuf[9] = (uint8_t)(Seq2durationMin);
 800901e:	4b12      	ldr	r3, [pc, #72]	; (8009068 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x110>)
 8009020:	781a      	ldrb	r2, [r3, #0]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	735a      	strb	r2, [r3, #13]

		updateSetData	= 0;
 8009026:	4b0a      	ldr	r3, [pc, #40]	; (8009050 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0xf8>)
 8009028:	2200      	movs	r2, #0
 800902a:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(1);
 800902c:	2001      	movs	r0, #1
 800902e:	f7fa f9ad 	bl	800338c <W25qxx_EraseSector>
		W25qxx_WriteSector(m_writeFlashBuf,1,0,10);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	1d18      	adds	r0, r3, #4
 8009036:	230a      	movs	r3, #10
 8009038:	2200      	movs	r2, #0
 800903a:	2101      	movs	r1, #1
 800903c:	f7fa fa98 	bl	8003570 <W25qxx_WriteSector>

	}
}
 8009040:	bf00      	nop
 8009042:	3708      	adds	r7, #8
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}
 8009048:	2000061a 	.word	0x2000061a
 800904c:	2000064a 	.word	0x2000064a
 8009050:	20000616 	.word	0x20000616
 8009054:	2000061c 	.word	0x2000061c
 8009058:	2000061e 	.word	0x2000061e
 800905c:	20000620 	.word	0x20000620
 8009060:	20000621 	.word	0x20000621
 8009064:	20000622 	.word	0x20000622
 8009068:	20000623 	.word	0x20000623

0800906c <_ZN14OfflineStorage13m_quenchCountEv>:
		W25qxx_EraseSector(2);
		W25qxx_WriteSector(m_writeFlashBuf,2,0,4);
	}
}

void OfflineStorage::m_quenchCount(){
 800906c:	b580      	push	{r7, lr}
 800906e:	b082      	sub	sp, #8
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
	if(Write_memory_Once==0){return;}
 8009074:	4b16      	ldr	r3, [pc, #88]	; (80090d0 <_ZN14OfflineStorage13m_quenchCountEv+0x64>)
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d024      	beq.n	80090c6 <_ZN14OfflineStorage13m_quenchCountEv+0x5a>
		Write_memory_Once=0;
 800907c:	4b14      	ldr	r3, [pc, #80]	; (80090d0 <_ZN14OfflineStorage13m_quenchCountEv+0x64>)
 800907e:	2200      	movs	r2, #0
 8009080:	701a      	strb	r2, [r3, #0]
		m_writeFlashBuf[0] = (uint8_t)(Quenching_Seconds_Cont && 0xff);
 8009082:	4b14      	ldr	r3, [pc, #80]	; (80090d4 <_ZN14OfflineStorage13m_quenchCountEv+0x68>)
 8009084:	881b      	ldrh	r3, [r3, #0]
 8009086:	2b00      	cmp	r3, #0
 8009088:	bf14      	ite	ne
 800908a:	2301      	movne	r3, #1
 800908c:	2300      	moveq	r3, #0
 800908e:	b2db      	uxtb	r3, r3
 8009090:	461a      	mov	r2, r3
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	711a      	strb	r2, [r3, #4]
		m_writeFlashBuf[1] = (uint8_t)(Quenching_Seconds_Cont>>8) && 0xff;
 8009096:	4b0f      	ldr	r3, [pc, #60]	; (80090d4 <_ZN14OfflineStorage13m_quenchCountEv+0x68>)
 8009098:	881b      	ldrh	r3, [r3, #0]
 800909a:	0a1b      	lsrs	r3, r3, #8
 800909c:	b29b      	uxth	r3, r3
 800909e:	b2db      	uxtb	r3, r3
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	bf14      	ite	ne
 80090a4:	2301      	movne	r3, #1
 80090a6:	2300      	moveq	r3, #0
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	461a      	mov	r2, r3
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	715a      	strb	r2, [r3, #5]
		W25qxx_EraseSector(3);
 80090b0:	2003      	movs	r0, #3
 80090b2:	f7fa f96b 	bl	800338c <W25qxx_EraseSector>
		W25qxx_WriteSector(m_writeFlashBuf,3,0,2);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	1d18      	adds	r0, r3, #4
 80090ba:	2302      	movs	r3, #2
 80090bc:	2200      	movs	r2, #0
 80090be:	2103      	movs	r1, #3
 80090c0:	f7fa fa56 	bl	8003570 <W25qxx_WriteSector>
 80090c4:	e000      	b.n	80090c8 <_ZN14OfflineStorage13m_quenchCountEv+0x5c>
	if(Write_memory_Once==0){return;}
 80090c6:	bf00      	nop
}
 80090c8:	3708      	adds	r7, #8
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
 80090ce:	bf00      	nop
 80090d0:	200000f4 	.word	0x200000f4
 80090d4:	20000106 	.word	0x20000106

080090d8 <_ZN14OfflineStorage16m_readSeqMonitorEv>:
	seq2_count_inc = (m_readFlashBuf[3]<<8 | m_readFlashBuf[2]);
	seq1_count_inc_K1 = seq1_count_inc;
	seq2_count_inc_K1 = seq2_count_inc;
}

void OfflineStorage::m_readSeqMonitor(){
 80090d8:	b580      	push	{r7, lr}
 80090da:	b082      	sub	sp, #8
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(m_readFlashBuf,0,0,1);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f103 0018 	add.w	r0, r3, #24
 80090e6:	2301      	movs	r3, #1
 80090e8:	2200      	movs	r2, #0
 80090ea:	2100      	movs	r1, #0
 80090ec:	f7fa fb20 	bl	8003730 <W25qxx_ReadSector>
	SEQMONITOR = m_readFlashBuf[0];
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	7e1a      	ldrb	r2, [r3, #24]
 80090f4:	4b04      	ldr	r3, [pc, #16]	; (8009108 <_ZN14OfflineStorage16m_readSeqMonitorEv+0x30>)
 80090f6:	701a      	strb	r2, [r3, #0]
	SEQMONITOR_K1 = SEQMONITOR;
 80090f8:	4b03      	ldr	r3, [pc, #12]	; (8009108 <_ZN14OfflineStorage16m_readSeqMonitorEv+0x30>)
 80090fa:	781a      	ldrb	r2, [r3, #0]
 80090fc:	4b03      	ldr	r3, [pc, #12]	; (800910c <_ZN14OfflineStorage16m_readSeqMonitorEv+0x34>)
 80090fe:	701a      	strb	r2, [r3, #0]
}
 8009100:	bf00      	nop
 8009102:	3708      	adds	r7, #8
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}
 8009108:	2000062e 	.word	0x2000062e
 800910c:	20000649 	.word	0x20000649

08009110 <_ZN14OfflineStorage23m_readHeattreatmentDataEv>:

void OfflineStorage::m_readHeattreatmentData(){
 8009110:	b580      	push	{r7, lr}
 8009112:	b082      	sub	sp, #8
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(m_readFlashBuf,1,0,10);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	f103 0018 	add.w	r0, r3, #24
 800911e:	230a      	movs	r3, #10
 8009120:	2200      	movs	r2, #0
 8009122:	2101      	movs	r1, #1
 8009124:	f7fa fb04 	bl	8003730 <W25qxx_ReadSector>
	ProcessId_Value = (m_readFlashBuf[1]<<8 | m_readFlashBuf[0]);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	7e5b      	ldrb	r3, [r3, #25]
 800912c:	021b      	lsls	r3, r3, #8
 800912e:	b21a      	sxth	r2, r3
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	7e1b      	ldrb	r3, [r3, #24]
 8009134:	b21b      	sxth	r3, r3
 8009136:	4313      	orrs	r3, r2
 8009138:	b21b      	sxth	r3, r3
 800913a:	b29a      	uxth	r2, r3
 800913c:	4b19      	ldr	r3, [pc, #100]	; (80091a4 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x94>)
 800913e:	801a      	strh	r2, [r3, #0]
	Seq1temperature = (m_readFlashBuf[3]<<8 | m_readFlashBuf[2]);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	7edb      	ldrb	r3, [r3, #27]
 8009144:	021b      	lsls	r3, r3, #8
 8009146:	b21a      	sxth	r2, r3
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	7e9b      	ldrb	r3, [r3, #26]
 800914c:	b21b      	sxth	r3, r3
 800914e:	4313      	orrs	r3, r2
 8009150:	b21b      	sxth	r3, r3
 8009152:	b29a      	uxth	r2, r3
 8009154:	4b14      	ldr	r3, [pc, #80]	; (80091a8 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x98>)
 8009156:	801a      	strh	r2, [r3, #0]
	Seq2temperature = (m_readFlashBuf[5]<<8 | m_readFlashBuf[4]);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	7f5b      	ldrb	r3, [r3, #29]
 800915c:	021b      	lsls	r3, r3, #8
 800915e:	b21a      	sxth	r2, r3
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	7f1b      	ldrb	r3, [r3, #28]
 8009164:	b21b      	sxth	r3, r3
 8009166:	4313      	orrs	r3, r2
 8009168:	b21b      	sxth	r3, r3
 800916a:	b29a      	uxth	r2, r3
 800916c:	4b0f      	ldr	r3, [pc, #60]	; (80091ac <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x9c>)
 800916e:	801a      	strh	r2, [r3, #0]
	Seq1durationHr = m_readFlashBuf[6];
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	7f9a      	ldrb	r2, [r3, #30]
 8009174:	4b0e      	ldr	r3, [pc, #56]	; (80091b0 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0xa0>)
 8009176:	701a      	strb	r2, [r3, #0]
	Seq1durationMin = m_readFlashBuf[7];
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	7fda      	ldrb	r2, [r3, #31]
 800917c:	4b0d      	ldr	r3, [pc, #52]	; (80091b4 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0xa4>)
 800917e:	701a      	strb	r2, [r3, #0]
	Seq2durationHr = m_readFlashBuf[8];
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f893 2020 	ldrb.w	r2, [r3, #32]
 8009186:	4b0c      	ldr	r3, [pc, #48]	; (80091b8 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0xa8>)
 8009188:	701a      	strb	r2, [r3, #0]
	Seq2durationMin = m_readFlashBuf[9];
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8009190:	4b0a      	ldr	r3, [pc, #40]	; (80091bc <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0xac>)
 8009192:	701a      	strb	r2, [r3, #0]

	ProcessId_Value_K1 = ProcessId_Value;
 8009194:	4b03      	ldr	r3, [pc, #12]	; (80091a4 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x94>)
 8009196:	881a      	ldrh	r2, [r3, #0]
 8009198:	4b09      	ldr	r3, [pc, #36]	; (80091c0 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0xb0>)
 800919a:	801a      	strh	r2, [r3, #0]
}
 800919c:	bf00      	nop
 800919e:	3708      	adds	r7, #8
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}
 80091a4:	2000061a 	.word	0x2000061a
 80091a8:	2000061c 	.word	0x2000061c
 80091ac:	2000061e 	.word	0x2000061e
 80091b0:	20000620 	.word	0x20000620
 80091b4:	20000621 	.word	0x20000621
 80091b8:	20000622 	.word	0x20000622
 80091bc:	20000623 	.word	0x20000623
 80091c0:	2000064a 	.word	0x2000064a

080091c4 <_ZN14OfflineStorage17m_readquenchcountEv>:

void OfflineStorage::m_readquenchcount(){
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b082      	sub	sp, #8
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(m_readFlashBuf,3,0,2);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f103 0018 	add.w	r0, r3, #24
 80091d2:	2302      	movs	r3, #2
 80091d4:	2200      	movs	r2, #0
 80091d6:	2103      	movs	r1, #3
 80091d8:	f7fa faaa 	bl	8003730 <W25qxx_ReadSector>
	Quenching_Seconds_Cont =(m_readFlashBuf[1]<<8 | m_readFlashBuf[0]);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	7e5b      	ldrb	r3, [r3, #25]
 80091e0:	021b      	lsls	r3, r3, #8
 80091e2:	b21a      	sxth	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	7e1b      	ldrb	r3, [r3, #24]
 80091e8:	b21b      	sxth	r3, r3
 80091ea:	4313      	orrs	r3, r2
 80091ec:	b21b      	sxth	r3, r3
 80091ee:	b29a      	uxth	r2, r3
 80091f0:	4b02      	ldr	r3, [pc, #8]	; (80091fc <_ZN14OfflineStorage17m_readquenchcountEv+0x38>)
 80091f2:	801a      	strh	r2, [r3, #0]
}
 80091f4:	bf00      	nop
 80091f6:	3708      	adds	r7, #8
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}
 80091fc:	20000106 	.word	0x20000106

08009200 <_ZN14OfflineStorage19ReadOfflinedataInitEv>:

void OfflineStorage::ReadOfflinedataInit()
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b082      	sub	sp, #8
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
	m_readSeqMonitor();
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	f7ff ff65 	bl	80090d8 <_ZN14OfflineStorage16m_readSeqMonitorEv>
	m_readHeattreatmentData();
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f7ff ff7e 	bl	8009110 <_ZN14OfflineStorage23m_readHeattreatmentDataEv>
	m_readquenchcount();
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f7ff ffd5 	bl	80091c4 <_ZN14OfflineStorage17m_readquenchcountEv>
}
 800921a:	bf00      	nop
 800921c:	3708      	adds	r7, #8
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}
	...

08009224 <_ZN7ESP8266C1Ev>:
uint16_t lenOfURl;
extern uint8_t BlockStatusOffline[40];
extern uint8_t ProductionSet_uintFormat[200];
extern uint16_t water_temperature;

ESP8266::ESP8266() {
 8009224:	b5b0      	push	{r4, r5, r7, lr}
 8009226:	b082      	sub	sp, #8
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
 800922c:	4ac9      	ldr	r2, [pc, #804]	; (8009554 <_ZN7ESP8266C1Ev+0x330>)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	601a      	str	r2, [r3, #0]
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	49c8      	ldr	r1, [pc, #800]	; (8009558 <_ZN7ESP8266C1Ev+0x334>)
 8009236:	f103 020e 	add.w	r2, r3, #14
 800923a:	460b      	mov	r3, r1
 800923c:	cb03      	ldmia	r3!, {r0, r1}
 800923e:	6010      	str	r0, [r2, #0]
 8009240:	6051      	str	r1, [r2, #4]
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	7213      	strb	r3, [r2, #8]
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	4ac4      	ldr	r2, [pc, #784]	; (800955c <_ZN7ESP8266C1Ev+0x338>)
 800924a:	3317      	adds	r3, #23
 800924c:	6810      	ldr	r0, [r2, #0]
 800924e:	6018      	str	r0, [r3, #0]
 8009250:	8891      	ldrh	r1, [r2, #4]
 8009252:	7992      	ldrb	r2, [r2, #6]
 8009254:	8099      	strh	r1, [r3, #4]
 8009256:	719a      	strb	r2, [r3, #6]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	49c1      	ldr	r1, [pc, #772]	; (8009560 <_ZN7ESP8266C1Ev+0x33c>)
 800925c:	f103 021e 	add.w	r2, r3, #30
 8009260:	6808      	ldr	r0, [r1, #0]
 8009262:	6010      	str	r0, [r2, #0]
 8009264:	7909      	ldrb	r1, [r1, #4]
 8009266:	7111      	strb	r1, [r2, #4]
 8009268:	2200      	movs	r2, #0
 800926a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 800926e:	687d      	ldr	r5, [r7, #4]
 8009270:	4bbc      	ldr	r3, [pc, #752]	; (8009564 <_ZN7ESP8266C1Ev+0x340>)
 8009272:	f105 0424 	add.w	r4, r5, #36	; 0x24
 8009276:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009278:	c407      	stmia	r4!, {r0, r1, r2}
 800927a:	8023      	strh	r3, [r4, #0]
 800927c:	2300      	movs	r3, #0
 800927e:	f885 3032 	strb.w	r3, [r5, #50]	; 0x32
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	3333      	adds	r3, #51	; 0x33
 8009286:	222d      	movs	r2, #45	; 0x2d
 8009288:	2100      	movs	r1, #0
 800928a:	4618      	mov	r0, r3
 800928c:	f005 fd16 	bl	800ecbc <memset>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2241      	movs	r2, #65	; 0x41
 8009294:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2254      	movs	r2, #84	; 0x54
 800929c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	222b      	movs	r2, #43	; 0x2b
 80092a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2243      	movs	r2, #67	; 0x43
 80092ac:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2257      	movs	r2, #87	; 0x57
 80092b4:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	224a      	movs	r2, #74	; 0x4a
 80092bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2241      	movs	r2, #65	; 0x41
 80092c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2250      	movs	r2, #80	; 0x50
 80092cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	223d      	movs	r2, #61	; 0x3d
 80092d4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2222      	movs	r2, #34	; 0x22
 80092dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2241      	movs	r2, #65	; 0x41
 80092e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2243      	movs	r2, #67	; 0x43
 80092ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2243      	movs	r2, #67	; 0x43
 80092f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2245      	movs	r2, #69	; 0x45
 80092fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2245      	movs	r2, #69	; 0x45
 8009304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2244      	movs	r2, #68	; 0x44
 800930c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	224f      	movs	r2, #79	; 0x4f
 8009314:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	225f      	movs	r2, #95	; 0x5f
 800931c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2245      	movs	r2, #69	; 0x45
 8009324:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2244      	movs	r2, #68	; 0x44
 800932c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2249      	movs	r2, #73	; 0x49
 8009334:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	224d      	movs	r2, #77	; 0x4d
 800933c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2241      	movs	r2, #65	; 0x41
 8009344:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2258      	movs	r2, #88	; 0x58
 800934c:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2222      	movs	r2, #34	; 0x22
 8009354:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	222c      	movs	r2, #44	; 0x2c
 800935c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2222      	movs	r2, #34	; 0x22
 8009364:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2241      	movs	r2, #65	; 0x41
 800936c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2243      	movs	r2, #67	; 0x43
 8009374:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2243      	movs	r2, #67	; 0x43
 800937c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2245      	movs	r2, #69	; 0x45
 8009384:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2245      	movs	r2, #69	; 0x45
 800938c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2244      	movs	r2, #68	; 0x44
 8009394:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	224f      	movs	r2, #79	; 0x4f
 800939c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2240      	movs	r2, #64	; 0x40
 80093a4:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2231      	movs	r2, #49	; 0x31
 80093ac:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2232      	movs	r2, #50	; 0x32
 80093b4:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2233      	movs	r2, #51	; 0x33
 80093bc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2222      	movs	r2, #34	; 0x22
 80093c4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	220d      	movs	r2, #13
 80093cc:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	220a      	movs	r2, #10
 80093d4:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	4a63      	ldr	r2, [pc, #396]	; (8009568 <_ZN7ESP8266C1Ev+0x344>)
 80093dc:	f103 0460 	add.w	r4, r3, #96	; 0x60
 80093e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80093e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80093e6:	2200      	movs	r2, #0
 80093e8:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 80093ec:	687d      	ldr	r5, [r7, #4]
 80093ee:	4b5f      	ldr	r3, [pc, #380]	; (800956c <_ZN7ESP8266C1Ev+0x348>)
 80093f0:	f105 046d 	add.w	r4, r5, #109	; 0x6d
 80093f4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80093f6:	6020      	str	r0, [r4, #0]
 80093f8:	6061      	str	r1, [r4, #4]
 80093fa:	60a2      	str	r2, [r4, #8]
 80093fc:	881b      	ldrh	r3, [r3, #0]
 80093fe:	81a3      	strh	r3, [r4, #12]
 8009400:	2300      	movs	r3, #0
 8009402:	f885 307b 	strb.w	r3, [r5, #123]	; 0x7b
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	337c      	adds	r3, #124	; 0x7c
 800940a:	2232      	movs	r2, #50	; 0x32
 800940c:	2100      	movs	r1, #0
 800940e:	4618      	mov	r0, r3
 8009410:	f005 fc54 	bl	800ecbc <memset>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2241      	movs	r2, #65	; 0x41
 8009418:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2254      	movs	r2, #84	; 0x54
 8009420:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	222b      	movs	r2, #43	; 0x2b
 8009428:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2243      	movs	r2, #67	; 0x43
 8009430:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2249      	movs	r2, #73	; 0x49
 8009438:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2250      	movs	r2, #80	; 0x50
 8009440:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2253      	movs	r2, #83	; 0x53
 8009448:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2254      	movs	r2, #84	; 0x54
 8009450:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2241      	movs	r2, #65	; 0x41
 8009458:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2252      	movs	r2, #82	; 0x52
 8009460:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2254      	movs	r2, #84	; 0x54
 8009468:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	223d      	movs	r2, #61	; 0x3d
 8009470:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2231      	movs	r2, #49	; 0x31
 8009478:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	222c      	movs	r2, #44	; 0x2c
 8009480:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2222      	movs	r2, #34	; 0x22
 8009488:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2254      	movs	r2, #84	; 0x54
 8009490:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2243      	movs	r2, #67	; 0x43
 8009498:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2250      	movs	r2, #80	; 0x50
 80094a0:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2222      	movs	r2, #34	; 0x22
 80094a8:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	222c      	movs	r2, #44	; 0x2c
 80094b0:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2222      	movs	r2, #34	; 0x22
 80094b8:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2275      	movs	r2, #117	; 0x75
 80094c0:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2273      	movs	r2, #115	; 0x73
 80094c8:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	226d      	movs	r2, #109	; 0x6d
 80094d0:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2234      	movs	r2, #52	; 0x34
 80094d8:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	222d      	movs	r2, #45	; 0x2d
 80094e0:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2268      	movs	r2, #104	; 0x68
 80094e8:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2274      	movs	r2, #116	; 0x74
 80094f0:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	222e      	movs	r2, #46	; 0x2e
 80094f8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2261      	movs	r2, #97	; 0x61
 8009500:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2263      	movs	r2, #99	; 0x63
 8009508:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2263      	movs	r2, #99	; 0x63
 8009510:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2265      	movs	r2, #101	; 0x65
 8009518:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2265      	movs	r2, #101	; 0x65
 8009520:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2264      	movs	r2, #100	; 0x64
 8009528:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	226f      	movs	r2, #111	; 0x6f
 8009530:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	222e      	movs	r2, #46	; 0x2e
 8009538:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2269      	movs	r2, #105	; 0x69
 8009540:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	226e      	movs	r2, #110	; 0x6e
 8009548:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2222      	movs	r2, #34	; 0x22
 8009550:	e00e      	b.n	8009570 <_ZN7ESP8266C1Ev+0x34c>
 8009552:	bf00      	nop
 8009554:	0800fa30 	.word	0x0800fa30
 8009558:	0800f824 	.word	0x0800f824
 800955c:	0800f830 	.word	0x0800f830
 8009560:	0800f838 	.word	0x0800f838
 8009564:	0800f840 	.word	0x0800f840
 8009568:	0800f850 	.word	0x0800f850
 800956c:	0800f860 	.word	0x0800f860
 8009570:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	222c      	movs	r2, #44	; 0x2c
 8009578:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2239      	movs	r2, #57	; 0x39
 8009580:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2230      	movs	r2, #48	; 0x30
 8009588:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2231      	movs	r2, #49	; 0x31
 8009590:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2232      	movs	r2, #50	; 0x32
 8009598:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	220d      	movs	r2, #13
 80095a0:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	220a      	movs	r2, #10
 80095a8:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	33c2      	adds	r3, #194	; 0xc2
 80095b0:	2200      	movs	r2, #0
 80095b2:	601a      	str	r2, [r3, #0]
 80095b4:	605a      	str	r2, [r3, #4]
 80095b6:	609a      	str	r2, [r3, #8]
 80095b8:	60da      	str	r2, [r3, #12]
 80095ba:	611a      	str	r2, [r3, #16]
 80095bc:	687d      	ldr	r5, [r7, #4]
 80095be:	4b08      	ldr	r3, [pc, #32]	; (80095e0 <_ZN7ESP8266C1Ev+0x3bc>)
 80095c0:	f205 248e 	addw	r4, r5, #654	; 0x28e
 80095c4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80095c6:	6020      	str	r0, [r4, #0]
 80095c8:	6061      	str	r1, [r4, #4]
 80095ca:	60a2      	str	r2, [r4, #8]
 80095cc:	881b      	ldrh	r3, [r3, #0]
 80095ce:	81a3      	strh	r3, [r4, #12]
 80095d0:	2300      	movs	r3, #0
 80095d2:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
	// TODO Auto-generated constructor stub

}
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	4618      	mov	r0, r3
 80095da:	3708      	adds	r7, #8
 80095dc:	46bd      	mov	sp, r7
 80095de:	bdb0      	pop	{r4, r5, r7, pc}
 80095e0:	0800f870 	.word	0x0800f870

080095e4 <_ZN7ESP8266D1Ev>:

ESP8266::~ESP8266() {
 80095e4:	b480      	push	{r7}
 80095e6:	b083      	sub	sp, #12
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	4a04      	ldr	r2, [pc, #16]	; (8009600 <_ZN7ESP8266D1Ev+0x1c>)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	4618      	mov	r0, r3
 80095f6:	370c      	adds	r7, #12
 80095f8:	46bd      	mov	sp, r7
 80095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fe:	4770      	bx	lr
 8009600:	0800fa30 	.word	0x0800fa30

08009604 <_ZN7ESP8266D0Ev>:
ESP8266::~ESP8266() {
 8009604:	b580      	push	{r7, lr}
 8009606:	b082      	sub	sp, #8
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
}
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f7ff ffe9 	bl	80095e4 <_ZN7ESP8266D1Ev>
 8009612:	f44f 7137 	mov.w	r1, #732	; 0x2dc
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f005 fb0b 	bl	800ec32 <_ZdlPvj>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	4618      	mov	r0, r3
 8009620:	3708      	adds	r7, #8
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}

08009626 <_ZN7ESP82663runEv>:


void ESP8266::run()
{
 8009626:	b580      	push	{r7, lr}
 8009628:	b082      	sub	sp, #8
 800962a:	af00      	add	r7, sp, #0
 800962c:	6078      	str	r0, [r7, #4]
	Send_WifiCmd();
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f000 f804 	bl	800963c <_ZN7ESP826612Send_WifiCmdEv>

}
 8009634:	bf00      	nop
 8009636:	3708      	adds	r7, #8
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <_ZN7ESP826612Send_WifiCmdEv>:

void ESP8266::Send_WifiCmd()
{
 800963c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800963e:	b09d      	sub	sp, #116	; 0x74
 8009640:	af12      	add	r7, sp, #72	; 0x48
 8009642:	6278      	str	r0, [r7, #36]	; 0x24
	switch(wifi_command)
 8009644:	4bc0      	ldr	r3, [pc, #768]	; (8009948 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009646:	781b      	ldrb	r3, [r3, #0]
 8009648:	3b05      	subs	r3, #5
 800964a:	2b73      	cmp	r3, #115	; 0x73
 800964c:	f200 83b8 	bhi.w	8009dc0 <_ZN7ESP826612Send_WifiCmdEv+0x784>
 8009650:	a201      	add	r2, pc, #4	; (adr r2, 8009658 <_ZN7ESP826612Send_WifiCmdEv+0x1c>)
 8009652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009656:	bf00      	nop
 8009658:	08009829 	.word	0x08009829
 800965c:	08009dc1 	.word	0x08009dc1
 8009660:	08009dc1 	.word	0x08009dc1
 8009664:	08009dc1 	.word	0x08009dc1
 8009668:	08009dc1 	.word	0x08009dc1
 800966c:	0800984d 	.word	0x0800984d
 8009670:	08009877 	.word	0x08009877
 8009674:	080098a5 	.word	0x080098a5
 8009678:	080098c9 	.word	0x080098c9
 800967c:	080098f7 	.word	0x080098f7
 8009680:	08009921 	.word	0x08009921
 8009684:	08009dc1 	.word	0x08009dc1
 8009688:	08009dc1 	.word	0x08009dc1
 800968c:	08009dc1 	.word	0x08009dc1
 8009690:	08009dc1 	.word	0x08009dc1
 8009694:	08009965 	.word	0x08009965
 8009698:	080099a1 	.word	0x080099a1
 800969c:	08009dc1 	.word	0x08009dc1
 80096a0:	08009dc1 	.word	0x08009dc1
 80096a4:	08009dc1 	.word	0x08009dc1
 80096a8:	08009dc1 	.word	0x08009dc1
 80096ac:	08009dc1 	.word	0x08009dc1
 80096b0:	08009dc1 	.word	0x08009dc1
 80096b4:	08009dc1 	.word	0x08009dc1
 80096b8:	08009dc1 	.word	0x08009dc1
 80096bc:	080099e5 	.word	0x080099e5
 80096c0:	08009dc1 	.word	0x08009dc1
 80096c4:	08009dc1 	.word	0x08009dc1
 80096c8:	08009dc1 	.word	0x08009dc1
 80096cc:	08009dc1 	.word	0x08009dc1
 80096d0:	08009dc1 	.word	0x08009dc1
 80096d4:	08009dc1 	.word	0x08009dc1
 80096d8:	08009dc1 	.word	0x08009dc1
 80096dc:	08009dc1 	.word	0x08009dc1
 80096e0:	08009dc1 	.word	0x08009dc1
 80096e4:	08009dc1 	.word	0x08009dc1
 80096e8:	08009a15 	.word	0x08009a15
 80096ec:	08009dc1 	.word	0x08009dc1
 80096f0:	08009dc1 	.word	0x08009dc1
 80096f4:	08009dc1 	.word	0x08009dc1
 80096f8:	08009dc1 	.word	0x08009dc1
 80096fc:	08009dc1 	.word	0x08009dc1
 8009700:	08009dc1 	.word	0x08009dc1
 8009704:	08009dc1 	.word	0x08009dc1
 8009708:	08009a43 	.word	0x08009a43
 800970c:	08009a71 	.word	0x08009a71
 8009710:	08009a9b 	.word	0x08009a9b
 8009714:	08009dc1 	.word	0x08009dc1
 8009718:	08009dc1 	.word	0x08009dc1
 800971c:	08009dc1 	.word	0x08009dc1
 8009720:	08009dc1 	.word	0x08009dc1
 8009724:	08009dc1 	.word	0x08009dc1
 8009728:	08009dc1 	.word	0x08009dc1
 800972c:	08009dc1 	.word	0x08009dc1
 8009730:	08009dc1 	.word	0x08009dc1
 8009734:	08009dc1 	.word	0x08009dc1
 8009738:	08009dc1 	.word	0x08009dc1
 800973c:	08009dc1 	.word	0x08009dc1
 8009740:	08009dc1 	.word	0x08009dc1
 8009744:	08009dc1 	.word	0x08009dc1
 8009748:	08009dc1 	.word	0x08009dc1
 800974c:	08009dc1 	.word	0x08009dc1
 8009750:	08009dc1 	.word	0x08009dc1
 8009754:	08009dc1 	.word	0x08009dc1
 8009758:	08009dc1 	.word	0x08009dc1
 800975c:	08009ac9 	.word	0x08009ac9
 8009760:	08009af3 	.word	0x08009af3
 8009764:	08009dc1 	.word	0x08009dc1
 8009768:	08009dc1 	.word	0x08009dc1
 800976c:	08009dc1 	.word	0x08009dc1
 8009770:	08009dc1 	.word	0x08009dc1
 8009774:	08009dc1 	.word	0x08009dc1
 8009778:	08009dc1 	.word	0x08009dc1
 800977c:	08009dc1 	.word	0x08009dc1
 8009780:	08009dc1 	.word	0x08009dc1
 8009784:	08009b21 	.word	0x08009b21
 8009788:	08009b4b 	.word	0x08009b4b
 800978c:	08009dc1 	.word	0x08009dc1
 8009790:	08009dc1 	.word	0x08009dc1
 8009794:	08009dc1 	.word	0x08009dc1
 8009798:	08009dc1 	.word	0x08009dc1
 800979c:	08009dc1 	.word	0x08009dc1
 80097a0:	08009dc1 	.word	0x08009dc1
 80097a4:	08009dc1 	.word	0x08009dc1
 80097a8:	08009dc1 	.word	0x08009dc1
 80097ac:	08009b79 	.word	0x08009b79
 80097b0:	08009bfd 	.word	0x08009bfd
 80097b4:	08009dc1 	.word	0x08009dc1
 80097b8:	08009dc1 	.word	0x08009dc1
 80097bc:	08009dc1 	.word	0x08009dc1
 80097c0:	08009dc1 	.word	0x08009dc1
 80097c4:	08009dc1 	.word	0x08009dc1
 80097c8:	08009dc1 	.word	0x08009dc1
 80097cc:	08009dc1 	.word	0x08009dc1
 80097d0:	08009dc1 	.word	0x08009dc1
 80097d4:	08009c2b 	.word	0x08009c2b
 80097d8:	08009d1d 	.word	0x08009d1d
 80097dc:	08009d49 	.word	0x08009d49
 80097e0:	08009d75 	.word	0x08009d75
 80097e4:	08009dc1 	.word	0x08009dc1
 80097e8:	08009dc1 	.word	0x08009dc1
 80097ec:	08009dc1 	.word	0x08009dc1
 80097f0:	08009dc1 	.word	0x08009dc1
 80097f4:	08009dc1 	.word	0x08009dc1
 80097f8:	08009dc1 	.word	0x08009dc1
 80097fc:	08009da1 	.word	0x08009da1
 8009800:	08009dc1 	.word	0x08009dc1
 8009804:	08009dc1 	.word	0x08009dc1
 8009808:	08009dc1 	.word	0x08009dc1
 800980c:	08009dc1 	.word	0x08009dc1
 8009810:	08009dc1 	.word	0x08009dc1
 8009814:	08009dc1 	.word	0x08009dc1
 8009818:	08009dc1 	.word	0x08009dc1
 800981c:	08009dc1 	.word	0x08009dc1
 8009820:	08009dc1 	.word	0x08009dc1
 8009824:	08009dc9 	.word	0x08009dc9
	{
	case 5: //step --1 Reset COntroller PIN
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_SET);
 8009828:	2201      	movs	r2, #1
 800982a:	2104      	movs	r1, #4
 800982c:	4847      	ldr	r0, [pc, #284]	; (800994c <_ZN7ESP826612Send_WifiCmdEv+0x310>)
 800982e:	f000 ff8f 	bl	800a750 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8009832:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009836:	f000 fc45 	bl	800a0c4 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_RESET);
 800983a:	2200      	movs	r2, #0
 800983c:	2104      	movs	r1, #4
 800983e:	4843      	ldr	r0, [pc, #268]	; (800994c <_ZN7ESP826612Send_WifiCmdEv+0x310>)
 8009840:	f000 ff86 	bl	800a750 <HAL_GPIO_WritePin>
		wifi_command=13;
 8009844:	4b40      	ldr	r3, [pc, #256]	; (8009948 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009846:	220d      	movs	r2, #13
 8009848:	701a      	strb	r2, [r3, #0]

	break;
 800984a:	e2d8      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 10://WI-Fi Reset
	NoOfdata_byte=7;
 800984c:	4b40      	ldr	r3, [pc, #256]	; (8009950 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800984e:	2207      	movs	r2, #7
 8009850:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 8009852:	4b3d      	ldr	r3, [pc, #244]	; (8009948 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009854:	220d      	movs	r2, #13
 8009856:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009858:	4b3e      	ldr	r3, [pc, #248]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800985a:	2200      	movs	r2, #0
 800985c:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 800985e:	4b3e      	ldr	r3, [pc, #248]	; (8009958 <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 8009860:	2200      	movs	r2, #0
 8009862:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtRst,NoOfdata_byte);
 8009864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009866:	330e      	adds	r3, #14
 8009868:	4a39      	ldr	r2, [pc, #228]	; (8009950 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800986a:	8812      	ldrh	r2, [r2, #0]
 800986c:	4619      	mov	r1, r3
 800986e:	483b      	ldr	r0, [pc, #236]	; (800995c <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 8009870:	f003 fe86 	bl	800d580 <HAL_UART_Transmit_IT>
	break;
 8009874:	e2c3      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 11:
	if(++Timerdelay >12)
 8009876:	4b37      	ldr	r3, [pc, #220]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009878:	781b      	ldrb	r3, [r3, #0]
 800987a:	3301      	adds	r3, #1
 800987c:	b2da      	uxtb	r2, r3
 800987e:	4b35      	ldr	r3, [pc, #212]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009880:	701a      	strb	r2, [r3, #0]
 8009882:	4b34      	ldr	r3, [pc, #208]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009884:	781b      	ldrb	r3, [r3, #0]
 8009886:	2b0c      	cmp	r3, #12
 8009888:	bf8c      	ite	hi
 800988a:	2301      	movhi	r3, #1
 800988c:	2300      	movls	r3, #0
 800988e:	b2db      	uxtb	r3, r3
 8009890:	2b00      	cmp	r3, #0
 8009892:	f000 829b 	beq.w	8009dcc <_ZN7ESP826612Send_WifiCmdEv+0x790>
	{
		Timerdelay=0;
 8009896:	4b2f      	ldr	r3, [pc, #188]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009898:	2200      	movs	r2, #0
 800989a:	701a      	strb	r2, [r3, #0]
		wifi_command=14;
 800989c:	4b2a      	ldr	r3, [pc, #168]	; (8009948 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 800989e:	220e      	movs	r2, #14
 80098a0:	701a      	strb	r2, [r3, #0]
	}
	break;
 80098a2:	e293      	b.n	8009dcc <_ZN7ESP826612Send_WifiCmdEv+0x790>
	case 12:
	NoOfdata_byte=6;
 80098a4:	4b2a      	ldr	r3, [pc, #168]	; (8009950 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 80098a6:	2206      	movs	r2, #6
 80098a8:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 80098aa:	4b27      	ldr	r3, [pc, #156]	; (8009948 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 80098ac:	220d      	movs	r2, #13
 80098ae:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 80098b0:	4b28      	ldr	r3, [pc, #160]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 80098b2:	2200      	movs	r2, #0
 80098b4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtEch0,NoOfdata_byte);
 80098b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b8:	3317      	adds	r3, #23
 80098ba:	4a25      	ldr	r2, [pc, #148]	; (8009950 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 80098bc:	8812      	ldrh	r2, [r2, #0]
 80098be:	4619      	mov	r1, r3
 80098c0:	4826      	ldr	r0, [pc, #152]	; (800995c <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 80098c2:	f003 fe5d 	bl	800d580 <HAL_UART_Transmit_IT>
	break;
 80098c6:	e29a      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 13:
	if(++Timerdelay >15)
 80098c8:	4b22      	ldr	r3, [pc, #136]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 80098ca:	781b      	ldrb	r3, [r3, #0]
 80098cc:	3301      	adds	r3, #1
 80098ce:	b2da      	uxtb	r2, r3
 80098d0:	4b20      	ldr	r3, [pc, #128]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 80098d2:	701a      	strb	r2, [r3, #0]
 80098d4:	4b1f      	ldr	r3, [pc, #124]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 80098d6:	781b      	ldrb	r3, [r3, #0]
 80098d8:	2b0f      	cmp	r3, #15
 80098da:	bf8c      	ite	hi
 80098dc:	2301      	movhi	r3, #1
 80098de:	2300      	movls	r3, #0
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	f000 8274 	beq.w	8009dd0 <_ZN7ESP826612Send_WifiCmdEv+0x794>
	{
		Timerdelay=0;
 80098e8:	4b1a      	ldr	r3, [pc, #104]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 80098ea:	2200      	movs	r2, #0
 80098ec:	701a      	strb	r2, [r3, #0]
		wifi_command=20;
 80098ee:	4b16      	ldr	r3, [pc, #88]	; (8009948 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 80098f0:	2214      	movs	r2, #20
 80098f2:	701a      	strb	r2, [r3, #0]
	}
	break;
 80098f4:	e26c      	b.n	8009dd0 <_ZN7ESP826612Send_WifiCmdEv+0x794>
	case 14:
	NoOfdata_byte=4;
 80098f6:	4b16      	ldr	r3, [pc, #88]	; (8009950 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 80098f8:	2204      	movs	r2, #4
 80098fa:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=8;
 80098fc:	4b18      	ldr	r3, [pc, #96]	; (8009960 <_ZN7ESP826612Send_WifiCmdEv+0x324>)
 80098fe:	2208      	movs	r2, #8
 8009900:	701a      	strb	r2, [r3, #0]
	wifi_command=20;//default wait 30sec
 8009902:	4b11      	ldr	r3, [pc, #68]	; (8009948 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009904:	2214      	movs	r2, #20
 8009906:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009908:	4b12      	ldr	r3, [pc, #72]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800990a:	2200      	movs	r2, #0
 800990c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATok,NoOfdata_byte);
 800990e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009910:	331e      	adds	r3, #30
 8009912:	4a0f      	ldr	r2, [pc, #60]	; (8009950 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 8009914:	8812      	ldrh	r2, [r2, #0]
 8009916:	4619      	mov	r1, r3
 8009918:	4810      	ldr	r0, [pc, #64]	; (800995c <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800991a:	f003 fe31 	bl	800d580 <HAL_UART_Transmit_IT>
	break;
 800991e:	e26e      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 15:
	if(++Timerdelay >2)
 8009920:	4b0c      	ldr	r3, [pc, #48]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	3301      	adds	r3, #1
 8009926:	b2da      	uxtb	r2, r3
 8009928:	4b0a      	ldr	r3, [pc, #40]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800992a:	701a      	strb	r2, [r3, #0]
 800992c:	4b09      	ldr	r3, [pc, #36]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800992e:	781b      	ldrb	r3, [r3, #0]
 8009930:	2b02      	cmp	r3, #2
 8009932:	bf8c      	ite	hi
 8009934:	2301      	movhi	r3, #1
 8009936:	2300      	movls	r3, #0
 8009938:	b2db      	uxtb	r3, r3
 800993a:	2b00      	cmp	r3, #0
 800993c:	f000 824a 	beq.w	8009dd4 <_ZN7ESP826612Send_WifiCmdEv+0x798>
	{
		Timerdelay=0;
 8009940:	4b04      	ldr	r3, [pc, #16]	; (8009954 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009942:	2200      	movs	r2, #0
 8009944:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009946:	e245      	b.n	8009dd4 <_ZN7ESP826612Send_WifiCmdEv+0x798>
 8009948:	2000064c 	.word	0x2000064c
 800994c:	48000400 	.word	0x48000400
 8009950:	2000074e 	.word	0x2000074e
 8009954:	20000750 	.word	0x20000750
 8009958:	2000074a 	.word	0x2000074a
 800995c:	20000294 	.word	0x20000294
 8009960:	2000074b 	.word	0x2000074b
	case 20:   //CWMODE		//hardrest sequce//1.0 for wifi reset
	NoOfdata_byte=13;
 8009964:	4b9b      	ldr	r3, [pc, #620]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009966:	220d      	movs	r2, #13
 8009968:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=1;	  //add retry
 800996a:	4b9b      	ldr	r3, [pc, #620]	; (8009bd8 <_ZN7ESP826612Send_WifiCmdEv+0x59c>)
 800996c:	2201      	movs	r2, #1
 800996e:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009970:	4b9a      	ldr	r3, [pc, #616]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009972:	2200      	movs	r2, #0
 8009974:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 8009976:	4b9a      	ldr	r3, [pc, #616]	; (8009be0 <_ZN7ESP826612Send_WifiCmdEv+0x5a4>)
 8009978:	2200      	movs	r2, #0
 800997a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWMODE,NoOfdata_byte);
 800997c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800997e:	3324      	adds	r3, #36	; 0x24
 8009980:	4a94      	ldr	r2, [pc, #592]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009982:	8812      	ldrh	r2, [r2, #0]
 8009984:	4619      	mov	r1, r3
 8009986:	4897      	ldr	r0, [pc, #604]	; (8009be4 <_ZN7ESP826612Send_WifiCmdEv+0x5a8>)
 8009988:	f003 fdfa 	bl	800d580 <HAL_UART_Transmit_IT>
	Check_CWMODE_For_Hang = Check_CWMODE_For_Hang+1;
 800998c:	4b96      	ldr	r3, [pc, #600]	; (8009be8 <_ZN7ESP826612Send_WifiCmdEv+0x5ac>)
 800998e:	781b      	ldrb	r3, [r3, #0]
 8009990:	3301      	adds	r3, #1
 8009992:	b2da      	uxtb	r2, r3
 8009994:	4b94      	ldr	r3, [pc, #592]	; (8009be8 <_ZN7ESP826612Send_WifiCmdEv+0x5ac>)
 8009996:	701a      	strb	r2, [r3, #0]
	wifi_command=21;
 8009998:	4b94      	ldr	r3, [pc, #592]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 800999a:	2215      	movs	r2, #21
 800999c:	701a      	strb	r2, [r3, #0]

	break;
 800999e:	e22e      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 21:	//waiting for Ok  && if above 30 seconds resend command
	if(++Timerdelay >10)
 80099a0:	4b8e      	ldr	r3, [pc, #568]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 80099a2:	781b      	ldrb	r3, [r3, #0]
 80099a4:	3301      	adds	r3, #1
 80099a6:	b2da      	uxtb	r2, r3
 80099a8:	4b8c      	ldr	r3, [pc, #560]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 80099aa:	701a      	strb	r2, [r3, #0]
 80099ac:	4b8b      	ldr	r3, [pc, #556]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 80099ae:	781b      	ldrb	r3, [r3, #0]
 80099b0:	2b0a      	cmp	r3, #10
 80099b2:	bf8c      	ite	hi
 80099b4:	2301      	movhi	r3, #1
 80099b6:	2300      	movls	r3, #0
 80099b8:	b2db      	uxtb	r3, r3
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	f000 820c 	beq.w	8009dd8 <_ZN7ESP826612Send_WifiCmdEv+0x79c>
	{
		Timerdelay=0;
 80099c0:	4b86      	ldr	r3, [pc, #536]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 80099c2:	2200      	movs	r2, #0
 80099c4:	701a      	strb	r2, [r3, #0]
		if(5 ==  Check_CWMODE_For_Hang)
 80099c6:	4b88      	ldr	r3, [pc, #544]	; (8009be8 <_ZN7ESP826612Send_WifiCmdEv+0x5ac>)
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	2b05      	cmp	r3, #5
 80099cc:	d106      	bne.n	80099dc <_ZN7ESP826612Send_WifiCmdEv+0x3a0>
		{
			wifi_command=5;	 //Hardware reset
 80099ce:	4b87      	ldr	r3, [pc, #540]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 80099d0:	2205      	movs	r2, #5
 80099d2:	701a      	strb	r2, [r3, #0]
			Check_CWMODE_For_Hang = 0;
 80099d4:	4b84      	ldr	r3, [pc, #528]	; (8009be8 <_ZN7ESP826612Send_WifiCmdEv+0x5ac>)
 80099d6:	2200      	movs	r2, #0
 80099d8:	701a      	strb	r2, [r3, #0]
		else
		{
			wifi_command=10;
		}
	}
	break;
 80099da:	e1fd      	b.n	8009dd8 <_ZN7ESP826612Send_WifiCmdEv+0x79c>
			wifi_command=10;
 80099dc:	4b83      	ldr	r3, [pc, #524]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 80099de:	220a      	movs	r2, #10
 80099e0:	701a      	strb	r2, [r3, #0]
	break;
 80099e2:	e1f9      	b.n	8009dd8 <_ZN7ESP826612Send_WifiCmdEv+0x79c>
	case 30:   //CWJAP	   //userid-9digit,psw 8digit  //userid-5digit,psw 8digit
	NoOfdata_byte=41;//32;
 80099e4:	4b7b      	ldr	r3, [pc, #492]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 80099e6:	2229      	movs	r2, #41	; 0x29
 80099e8:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=2;
 80099ea:	4b7b      	ldr	r3, [pc, #492]	; (8009bd8 <_ZN7ESP826612Send_WifiCmdEv+0x59c>)
 80099ec:	2202      	movs	r2, #2
 80099ee:	701a      	strb	r2, [r3, #0]
	wifi_command=41;
 80099f0:	4b7e      	ldr	r3, [pc, #504]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 80099f2:	2229      	movs	r2, #41	; 0x29
 80099f4:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 80099f6:	4b79      	ldr	r3, [pc, #484]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 80099f8:	2200      	movs	r2, #0
 80099fa:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 80099fc:	4b78      	ldr	r3, [pc, #480]	; (8009be0 <_ZN7ESP826612Send_WifiCmdEv+0x5a4>)
 80099fe:	2200      	movs	r2, #0
 8009a00:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWJAPUsernamePsw,NoOfdata_byte);
 8009a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a04:	3333      	adds	r3, #51	; 0x33
 8009a06:	4a73      	ldr	r2, [pc, #460]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009a08:	8812      	ldrh	r2, [r2, #0]
 8009a0a:	4619      	mov	r1, r3
 8009a0c:	4875      	ldr	r0, [pc, #468]	; (8009be4 <_ZN7ESP826612Send_WifiCmdEv+0x5a8>)
 8009a0e:	f003 fdb7 	bl	800d580 <HAL_UART_Transmit_IT>
	break;		   //add retry
 8009a12:	e1f4      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 41:	   //resend if o replay
	if(++Timerdelay >15)
 8009a14:	4b71      	ldr	r3, [pc, #452]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009a16:	781b      	ldrb	r3, [r3, #0]
 8009a18:	3301      	adds	r3, #1
 8009a1a:	b2da      	uxtb	r2, r3
 8009a1c:	4b6f      	ldr	r3, [pc, #444]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009a1e:	701a      	strb	r2, [r3, #0]
 8009a20:	4b6e      	ldr	r3, [pc, #440]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009a22:	781b      	ldrb	r3, [r3, #0]
 8009a24:	2b0f      	cmp	r3, #15
 8009a26:	bf8c      	ite	hi
 8009a28:	2301      	movhi	r3, #1
 8009a2a:	2300      	movls	r3, #0
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	f000 81d4 	beq.w	8009ddc <_ZN7ESP826612Send_WifiCmdEv+0x7a0>
	{
		Timerdelay=0;
 8009a34:	4b69      	ldr	r3, [pc, #420]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009a36:	2200      	movs	r2, #0
 8009a38:	701a      	strb	r2, [r3, #0]
		wifi_command=10;	//41
 8009a3a:	4b6c      	ldr	r3, [pc, #432]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 8009a3c:	220a      	movs	r2, #10
 8009a3e:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009a40:	e1cc      	b.n	8009ddc <_ZN7ESP826612Send_WifiCmdEv+0x7a0>
	case 49:
	if(++Timerdelay >8)
 8009a42:	4b66      	ldr	r3, [pc, #408]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009a44:	781b      	ldrb	r3, [r3, #0]
 8009a46:	3301      	adds	r3, #1
 8009a48:	b2da      	uxtb	r2, r3
 8009a4a:	4b64      	ldr	r3, [pc, #400]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009a4c:	701a      	strb	r2, [r3, #0]
 8009a4e:	4b63      	ldr	r3, [pc, #396]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009a50:	781b      	ldrb	r3, [r3, #0]
 8009a52:	2b08      	cmp	r3, #8
 8009a54:	bf8c      	ite	hi
 8009a56:	2301      	movhi	r3, #1
 8009a58:	2300      	movls	r3, #0
 8009a5a:	b2db      	uxtb	r3, r3
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	f000 81bf 	beq.w	8009de0 <_ZN7ESP826612Send_WifiCmdEv+0x7a4>
	{
		Timerdelay=0;
 8009a62:	4b5e      	ldr	r3, [pc, #376]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009a64:	2200      	movs	r2, #0
 8009a66:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 8009a68:	4b60      	ldr	r3, [pc, #384]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 8009a6a:	2232      	movs	r2, #50	; 0x32
 8009a6c:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009a6e:	e1b7      	b.n	8009de0 <_ZN7ESP826612Send_WifiCmdEv+0x7a4>
	case 50:   //CWJAP

	NoOfdata_byte=11;
 8009a70:	4b58      	ldr	r3, [pc, #352]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009a72:	220b      	movs	r2, #11
 8009a74:	801a      	strh	r2, [r3, #0]
	wifi_command=51;
 8009a76:	4b5d      	ldr	r3, [pc, #372]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 8009a78:	2233      	movs	r2, #51	; 0x33
 8009a7a:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=3;
 8009a7c:	4b56      	ldr	r3, [pc, #344]	; (8009bd8 <_ZN7ESP826612Send_WifiCmdEv+0x59c>)
 8009a7e:	2203      	movs	r2, #3
 8009a80:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009a82:	4b56      	ldr	r3, [pc, #344]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009a84:	2200      	movs	r2, #0
 8009a86:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCwjapRead,NoOfdata_byte);
 8009a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a8a:	3360      	adds	r3, #96	; 0x60
 8009a8c:	4a51      	ldr	r2, [pc, #324]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009a8e:	8812      	ldrh	r2, [r2, #0]
 8009a90:	4619      	mov	r1, r3
 8009a92:	4854      	ldr	r0, [pc, #336]	; (8009be4 <_ZN7ESP826612Send_WifiCmdEv+0x5a8>)
 8009a94:	f003 fd74 	bl	800d580 <HAL_UART_Transmit_IT>
	break;
 8009a98:	e1b1      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 51:
	if(++Timerdelay >15)
 8009a9a:	4b50      	ldr	r3, [pc, #320]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009a9c:	781b      	ldrb	r3, [r3, #0]
 8009a9e:	3301      	adds	r3, #1
 8009aa0:	b2da      	uxtb	r2, r3
 8009aa2:	4b4e      	ldr	r3, [pc, #312]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009aa4:	701a      	strb	r2, [r3, #0]
 8009aa6:	4b4d      	ldr	r3, [pc, #308]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009aa8:	781b      	ldrb	r3, [r3, #0]
 8009aaa:	2b0f      	cmp	r3, #15
 8009aac:	bf8c      	ite	hi
 8009aae:	2301      	movhi	r3, #1
 8009ab0:	2300      	movls	r3, #0
 8009ab2:	b2db      	uxtb	r3, r3
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	f000 8195 	beq.w	8009de4 <_ZN7ESP826612Send_WifiCmdEv+0x7a8>
	{
		Timerdelay=0;
 8009aba:	4b48      	ldr	r3, [pc, #288]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009abc:	2200      	movs	r2, #0
 8009abe:	701a      	strb	r2, [r3, #0]
		wifi_command=10; //50
 8009ac0:	4b4a      	ldr	r3, [pc, #296]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 8009ac2:	220a      	movs	r2, #10
 8009ac4:	701a      	strb	r2, [r3, #0]
	}

	break;
 8009ac6:	e18d      	b.n	8009de4 <_ZN7ESP826612Send_WifiCmdEv+0x7a8>
	case 70:   //CIPMUX

	NoOfdata_byte=13;
 8009ac8:	4b42      	ldr	r3, [pc, #264]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009aca:	220d      	movs	r2, #13
 8009acc:	801a      	strh	r2, [r3, #0]
	wifi_command=71;
 8009ace:	4b47      	ldr	r3, [pc, #284]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 8009ad0:	2247      	movs	r2, #71	; 0x47
 8009ad2:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=4;
 8009ad4:	4b40      	ldr	r3, [pc, #256]	; (8009bd8 <_ZN7ESP826612Send_WifiCmdEv+0x59c>)
 8009ad6:	2204      	movs	r2, #4
 8009ad8:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009ada:	4b40      	ldr	r3, [pc, #256]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009adc:	2200      	movs	r2, #0
 8009ade:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdATCipmuxWrite,NoOfdata_byte);
 8009ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ae2:	336d      	adds	r3, #109	; 0x6d
 8009ae4:	4a3b      	ldr	r2, [pc, #236]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009ae6:	8812      	ldrh	r2, [r2, #0]
 8009ae8:	4619      	mov	r1, r3
 8009aea:	483e      	ldr	r0, [pc, #248]	; (8009be4 <_ZN7ESP826612Send_WifiCmdEv+0x5a8>)
 8009aec:	f003 fd48 	bl	800d580 <HAL_UART_Transmit_IT>
	break;	  //2sec
 8009af0:	e185      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 71:
	if(++Timerdelay >15)
 8009af2:	4b3a      	ldr	r3, [pc, #232]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009af4:	781b      	ldrb	r3, [r3, #0]
 8009af6:	3301      	adds	r3, #1
 8009af8:	b2da      	uxtb	r2, r3
 8009afa:	4b38      	ldr	r3, [pc, #224]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009afc:	701a      	strb	r2, [r3, #0]
 8009afe:	4b37      	ldr	r3, [pc, #220]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009b00:	781b      	ldrb	r3, [r3, #0]
 8009b02:	2b0f      	cmp	r3, #15
 8009b04:	bf8c      	ite	hi
 8009b06:	2301      	movhi	r3, #1
 8009b08:	2300      	movls	r3, #0
 8009b0a:	b2db      	uxtb	r3, r3
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	f000 816b 	beq.w	8009de8 <_ZN7ESP826612Send_WifiCmdEv+0x7ac>
	{
		Timerdelay=0;
 8009b12:	4b32      	ldr	r3, [pc, #200]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009b14:	2200      	movs	r2, #0
 8009b16:	701a      	strb	r2, [r3, #0]
		wifi_command=10;   //70
 8009b18:	4b34      	ldr	r3, [pc, #208]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 8009b1a:	220a      	movs	r2, #10
 8009b1c:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009b1e:	e163      	b.n	8009de8 <_ZN7ESP826612Send_WifiCmdEv+0x7ac>
	case 80:
	NoOfdata_byte=49;//41;
 8009b20:	4b2c      	ldr	r3, [pc, #176]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009b22:	2231      	movs	r2, #49	; 0x31
 8009b24:	801a      	strh	r2, [r3, #0]
	wifi_command=81;
 8009b26:	4b31      	ldr	r3, [pc, #196]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 8009b28:	2251      	movs	r2, #81	; 0x51
 8009b2a:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=5;
 8009b2c:	4b2a      	ldr	r3, [pc, #168]	; (8009bd8 <_ZN7ESP826612Send_WifiCmdEv+0x59c>)
 8009b2e:	2205      	movs	r2, #5
 8009b30:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009b32:	4b2a      	ldr	r3, [pc, #168]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009b34:	2200      	movs	r2, #0
 8009b36:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdAtCipStartWrite,NoOfdata_byte);
 8009b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3a:	337c      	adds	r3, #124	; 0x7c
 8009b3c:	4a25      	ldr	r2, [pc, #148]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009b3e:	8812      	ldrh	r2, [r2, #0]
 8009b40:	4619      	mov	r1, r3
 8009b42:	4828      	ldr	r0, [pc, #160]	; (8009be4 <_ZN7ESP826612Send_WifiCmdEv+0x5a8>)
 8009b44:	f003 fd1c 	bl	800d580 <HAL_UART_Transmit_IT>
	break;
 8009b48:	e159      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 81:					//5sec
	if(++Timerdelay >20)
 8009b4a:	4b24      	ldr	r3, [pc, #144]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009b4c:	781b      	ldrb	r3, [r3, #0]
 8009b4e:	3301      	adds	r3, #1
 8009b50:	b2da      	uxtb	r2, r3
 8009b52:	4b22      	ldr	r3, [pc, #136]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009b54:	701a      	strb	r2, [r3, #0]
 8009b56:	4b21      	ldr	r3, [pc, #132]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	2b14      	cmp	r3, #20
 8009b5c:	bf8c      	ite	hi
 8009b5e:	2301      	movhi	r3, #1
 8009b60:	2300      	movls	r3, #0
 8009b62:	b2db      	uxtb	r3, r3
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	f000 8141 	beq.w	8009dec <_ZN7ESP826612Send_WifiCmdEv+0x7b0>
	{
		Timerdelay=0;
 8009b6a:	4b1c      	ldr	r3, [pc, #112]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 8009b70:	4b1e      	ldr	r3, [pc, #120]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 8009b72:	220a      	movs	r2, #10
 8009b74:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009b76:	e139      	b.n	8009dec <_ZN7ESP826612Send_WifiCmdEv+0x7b0>
	case 90:   //CIPSEND

	NoOfdata_byte	= 18;
 8009b78:	4b16      	ldr	r3, [pc, #88]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009b7a:	2212      	movs	r2, #18
 8009b7c:	801a      	strh	r2, [r3, #0]
	//lenOfURl = sprintf(PostUrl_CharFormat,"GET /isc1-lab.acceedo.in:9009/logs?mac=01&t=373&h=972&W=01&U=01&x=0\r\nHOST:usm2-ht.acceedo.in:9009\r\n\r\n");
	sprintf(SendData_charFormat,"AT+CIPSEND=1,%d\r\n",lenOfURl);
 8009b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b80:	33c2      	adds	r3, #194	; 0xc2
 8009b82:	4a1b      	ldr	r2, [pc, #108]	; (8009bf0 <_ZN7ESP826612Send_WifiCmdEv+0x5b4>)
 8009b84:	8812      	ldrh	r2, [r2, #0]
 8009b86:	491b      	ldr	r1, [pc, #108]	; (8009bf4 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f005 f98f 	bl	800eeac <siprintf>
	memcpy(SendData_uintFormat,SendData_charFormat,NoOfdata_byte);
 8009b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b90:	f103 00ae 	add.w	r0, r3, #174	; 0xae
 8009b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b96:	33c2      	adds	r3, #194	; 0xc2
 8009b98:	4a0e      	ldr	r2, [pc, #56]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009b9a:	8812      	ldrh	r2, [r2, #0]
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	f005 f87f 	bl	800eca0 <memcpy>
	HAL_UART_Transmit_IT(&hlpuart1,SendData_uintFormat,NoOfdata_byte);
 8009ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ba4:	33ae      	adds	r3, #174	; 0xae
 8009ba6:	4a0b      	ldr	r2, [pc, #44]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009ba8:	8812      	ldrh	r2, [r2, #0]
 8009baa:	4619      	mov	r1, r3
 8009bac:	480d      	ldr	r0, [pc, #52]	; (8009be4 <_ZN7ESP826612Send_WifiCmdEv+0x5a8>)
 8009bae:	f003 fce7 	bl	800d580 <HAL_UART_Transmit_IT>
	wifi_command=91;
 8009bb2:	4b0e      	ldr	r3, [pc, #56]	; (8009bec <_ZN7ESP826612Send_WifiCmdEv+0x5b0>)
 8009bb4:	225b      	movs	r2, #91	; 0x5b
 8009bb6:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=6;
 8009bb8:	4b07      	ldr	r3, [pc, #28]	; (8009bd8 <_ZN7ESP826612Send_WifiCmdEv+0x59c>)
 8009bba:	2206      	movs	r2, #6
 8009bbc:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009bbe:	4b07      	ldr	r3, [pc, #28]	; (8009bdc <_ZN7ESP826612Send_WifiCmdEv+0x5a0>)
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,ESP8266TXData,NoOfdata_byte);
 8009bc4:	4b03      	ldr	r3, [pc, #12]	; (8009bd4 <_ZN7ESP826612Send_WifiCmdEv+0x598>)
 8009bc6:	881b      	ldrh	r3, [r3, #0]
 8009bc8:	461a      	mov	r2, r3
 8009bca:	490b      	ldr	r1, [pc, #44]	; (8009bf8 <_ZN7ESP826612Send_WifiCmdEv+0x5bc>)
 8009bcc:	4805      	ldr	r0, [pc, #20]	; (8009be4 <_ZN7ESP826612Send_WifiCmdEv+0x5a8>)
 8009bce:	f003 fcd7 	bl	800d580 <HAL_UART_Transmit_IT>
	break;
 8009bd2:	e114      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
 8009bd4:	2000074e 	.word	0x2000074e
 8009bd8:	2000074b 	.word	0x2000074b
 8009bdc:	20000750 	.word	0x20000750
 8009be0:	2000074a 	.word	0x2000074a
 8009be4:	20000294 	.word	0x20000294
 8009be8:	2000074c 	.word	0x2000074c
 8009bec:	2000064c 	.word	0x2000064c
 8009bf0:	20000754 	.word	0x20000754
 8009bf4:	0800f880 	.word	0x0800f880
 8009bf8:	20000650 	.word	0x20000650
	case 91:
	if(++Timerdelay >15)
 8009bfc:	4b82      	ldr	r3, [pc, #520]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009bfe:	781b      	ldrb	r3, [r3, #0]
 8009c00:	3301      	adds	r3, #1
 8009c02:	b2da      	uxtb	r2, r3
 8009c04:	4b80      	ldr	r3, [pc, #512]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009c06:	701a      	strb	r2, [r3, #0]
 8009c08:	4b7f      	ldr	r3, [pc, #508]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009c0a:	781b      	ldrb	r3, [r3, #0]
 8009c0c:	2b0f      	cmp	r3, #15
 8009c0e:	bf8c      	ite	hi
 8009c10:	2301      	movhi	r3, #1
 8009c12:	2300      	movls	r3, #0
 8009c14:	b2db      	uxtb	r3, r3
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	f000 80ea 	beq.w	8009df0 <_ZN7ESP826612Send_WifiCmdEv+0x7b4>
	{
		Timerdelay=0;
 8009c1c:	4b7a      	ldr	r3, [pc, #488]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009c1e:	2200      	movs	r2, #0
 8009c20:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 8009c22:	4b7a      	ldr	r3, [pc, #488]	; (8009e0c <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009c24:	220a      	movs	r2, #10
 8009c26:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009c28:	e0e2      	b.n	8009df0 <_ZN7ESP826612Send_WifiCmdEv+0x7b4>
	case 100:
	lenOfURl = sprintf(PostUrl_CharFormat,"GET /set_temp?u=4&p=%d&tm=%d&tl=%d&th=%d&"
 8009c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c2c:	f103 00d6 	add.w	r0, r3, #214	; 0xd6
 8009c30:	4b77      	ldr	r3, [pc, #476]	; (8009e10 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 8009c32:	881b      	ldrh	r3, [r3, #0]
 8009c34:	469c      	mov	ip, r3
 8009c36:	4b77      	ldr	r3, [pc, #476]	; (8009e14 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>)
 8009c38:	881b      	ldrh	r3, [r3, #0]
 8009c3a:	469e      	mov	lr, r3
 8009c3c:	4b76      	ldr	r3, [pc, #472]	; (8009e18 <_ZN7ESP826612Send_WifiCmdEv+0x7dc>)
 8009c3e:	881b      	ldrh	r3, [r3, #0]
 8009c40:	461e      	mov	r6, r3
 8009c42:	4b76      	ldr	r3, [pc, #472]	; (8009e1c <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 8009c44:	881b      	ldrh	r3, [r3, #0]
 8009c46:	623b      	str	r3, [r7, #32]
 8009c48:	4b75      	ldr	r3, [pc, #468]	; (8009e20 <_ZN7ESP826612Send_WifiCmdEv+0x7e4>)
 8009c4a:	881b      	ldrh	r3, [r3, #0]
 8009c4c:	61fb      	str	r3, [r7, #28]
 8009c4e:	4b75      	ldr	r3, [pc, #468]	; (8009e24 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 8009c50:	881b      	ldrh	r3, [r3, #0]
 8009c52:	61bb      	str	r3, [r7, #24]
 8009c54:	4b74      	ldr	r3, [pc, #464]	; (8009e28 <_ZN7ESP826612Send_WifiCmdEv+0x7ec>)
 8009c56:	781b      	ldrb	r3, [r3, #0]
 8009c58:	617b      	str	r3, [r7, #20]
 8009c5a:	4b74      	ldr	r3, [pc, #464]	; (8009e2c <_ZN7ESP826612Send_WifiCmdEv+0x7f0>)
 8009c5c:	781b      	ldrb	r3, [r3, #0]
 8009c5e:	613b      	str	r3, [r7, #16]
 8009c60:	4b73      	ldr	r3, [pc, #460]	; (8009e30 <_ZN7ESP826612Send_WifiCmdEv+0x7f4>)
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	60fb      	str	r3, [r7, #12]
 8009c66:	4b73      	ldr	r3, [pc, #460]	; (8009e34 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 8009c68:	781b      	ldrb	r3, [r3, #0]
 8009c6a:	60bb      	str	r3, [r7, #8]
 8009c6c:	4b72      	ldr	r3, [pc, #456]	; (8009e38 <_ZN7ESP826612Send_WifiCmdEv+0x7fc>)
 8009c6e:	781b      	ldrb	r3, [r3, #0]
 8009c70:	607b      	str	r3, [r7, #4]
 8009c72:	4b72      	ldr	r3, [pc, #456]	; (8009e3c <_ZN7ESP826612Send_WifiCmdEv+0x800>)
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	603b      	str	r3, [r7, #0]
 8009c78:	4b71      	ldr	r3, [pc, #452]	; (8009e40 <_ZN7ESP826612Send_WifiCmdEv+0x804>)
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	461d      	mov	r5, r3
 8009c7e:	4b71      	ldr	r3, [pc, #452]	; (8009e44 <_ZN7ESP826612Send_WifiCmdEv+0x808>)
 8009c80:	781b      	ldrb	r3, [r3, #0]
 8009c82:	461c      	mov	r4, r3
 8009c84:	4b70      	ldr	r3, [pc, #448]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 8009c86:	881b      	ldrh	r3, [r3, #0]
 8009c88:	4619      	mov	r1, r3
 8009c8a:	4b70      	ldr	r3, [pc, #448]	; (8009e4c <_ZN7ESP826612Send_WifiCmdEv+0x810>)
 8009c8c:	881b      	ldrh	r3, [r3, #0]
 8009c8e:	461a      	mov	r2, r3
 8009c90:	4b6f      	ldr	r3, [pc, #444]	; (8009e50 <_ZN7ESP826612Send_WifiCmdEv+0x814>)
 8009c92:	781b      	ldrb	r3, [r3, #0]
 8009c94:	9311      	str	r3, [sp, #68]	; 0x44
 8009c96:	2364      	movs	r3, #100	; 0x64
 8009c98:	9310      	str	r3, [sp, #64]	; 0x40
 8009c9a:	2364      	movs	r3, #100	; 0x64
 8009c9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c9e:	920e      	str	r2, [sp, #56]	; 0x38
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	930d      	str	r3, [sp, #52]	; 0x34
 8009ca4:	910c      	str	r1, [sp, #48]	; 0x30
 8009ca6:	940b      	str	r4, [sp, #44]	; 0x2c
 8009ca8:	950a      	str	r5, [sp, #40]	; 0x28
 8009caa:	683a      	ldr	r2, [r7, #0]
 8009cac:	9209      	str	r2, [sp, #36]	; 0x24
 8009cae:	687a      	ldr	r2, [r7, #4]
 8009cb0:	9208      	str	r2, [sp, #32]
 8009cb2:	68ba      	ldr	r2, [r7, #8]
 8009cb4:	9207      	str	r2, [sp, #28]
 8009cb6:	68fa      	ldr	r2, [r7, #12]
 8009cb8:	9206      	str	r2, [sp, #24]
 8009cba:	693a      	ldr	r2, [r7, #16]
 8009cbc:	9205      	str	r2, [sp, #20]
 8009cbe:	697a      	ldr	r2, [r7, #20]
 8009cc0:	9204      	str	r2, [sp, #16]
 8009cc2:	69ba      	ldr	r2, [r7, #24]
 8009cc4:	9203      	str	r2, [sp, #12]
 8009cc6:	69fa      	ldr	r2, [r7, #28]
 8009cc8:	9202      	str	r2, [sp, #8]
 8009cca:	6a3b      	ldr	r3, [r7, #32]
 8009ccc:	9301      	str	r3, [sp, #4]
 8009cce:	9600      	str	r6, [sp, #0]
 8009cd0:	4673      	mov	r3, lr
 8009cd2:	4662      	mov	r2, ip
 8009cd4:	495f      	ldr	r1, [pc, #380]	; (8009e54 <_ZN7ESP826612Send_WifiCmdEv+0x818>)
 8009cd6:	f005 f8e9 	bl	800eeac <siprintf>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	b29a      	uxth	r2, r3
 8009cde:	4b5e      	ldr	r3, [pc, #376]	; (8009e58 <_ZN7ESP826612Send_WifiCmdEv+0x81c>)
 8009ce0:	801a      	strh	r2, [r3, #0]
						"h=%d&l=%d&ht=%d%&lt=%d&rv=%d&bv=%d&yv=%d&rc=%d"
						"&bc=%d&yc=%d&k=%d&x=%d\r\nHost:usm4-ht.acceedo.in:9012\r\n\r\n",
						ProcessId_Value,act_temperature_c1,act_temperature_c2,act_temperature_c3,
						Seq1temperature,Seq2temperature,Seq1durationHr,Seq1durationMin,Seq2durationHr,Seq2durationMin,seq1_remaining_time_Hr,seq1_remaining_time_min,
						seq2_remaining_time_Hr,seq2_remaining_time_min,act_temperature_c4,1,water_temperature,100,100,status_to_server);
	memcpy(PostUrl_uintFormat,PostUrl_CharFormat,lenOfURl);
 8009ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ce4:	f503 70d9 	add.w	r0, r3, #434	; 0x1b2
 8009ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cea:	33d6      	adds	r3, #214	; 0xd6
 8009cec:	4a5a      	ldr	r2, [pc, #360]	; (8009e58 <_ZN7ESP826612Send_WifiCmdEv+0x81c>)
 8009cee:	8812      	ldrh	r2, [r2, #0]
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	f004 ffd5 	bl	800eca0 <memcpy>
	wifi_command	=	101;
 8009cf6:	4b45      	ldr	r3, [pc, #276]	; (8009e0c <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009cf8:	2265      	movs	r2, #101	; 0x65
 8009cfa:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=7;
 8009cfc:	4b57      	ldr	r3, [pc, #348]	; (8009e5c <_ZN7ESP826612Send_WifiCmdEv+0x820>)
 8009cfe:	2207      	movs	r2, #7
 8009d00:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009d02:	4b41      	ldr	r3, [pc, #260]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d04:	2200      	movs	r2, #0
 8009d06:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit_IT(&hlpuart1,PostUrl_uintFormat,lenOfURl);
 8009d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d0a:	f503 73d9 	add.w	r3, r3, #434	; 0x1b2
 8009d0e:	4a52      	ldr	r2, [pc, #328]	; (8009e58 <_ZN7ESP826612Send_WifiCmdEv+0x81c>)
 8009d10:	8812      	ldrh	r2, [r2, #0]
 8009d12:	4619      	mov	r1, r3
 8009d14:	4852      	ldr	r0, [pc, #328]	; (8009e60 <_ZN7ESP826612Send_WifiCmdEv+0x824>)
 8009d16:	f003 fc33 	bl	800d580 <HAL_UART_Transmit_IT>
	break;
 8009d1a:	e070      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 101:
		if(++Timerdelay>10)
 8009d1c:	4b3a      	ldr	r3, [pc, #232]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d1e:	781b      	ldrb	r3, [r3, #0]
 8009d20:	3301      	adds	r3, #1
 8009d22:	b2da      	uxtb	r2, r3
 8009d24:	4b38      	ldr	r3, [pc, #224]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d26:	701a      	strb	r2, [r3, #0]
 8009d28:	4b37      	ldr	r3, [pc, #220]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d2a:	781b      	ldrb	r3, [r3, #0]
 8009d2c:	2b0a      	cmp	r3, #10
 8009d2e:	bf8c      	ite	hi
 8009d30:	2301      	movhi	r3, #1
 8009d32:	2300      	movls	r3, #0
 8009d34:	b2db      	uxtb	r3, r3
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d05c      	beq.n	8009df4 <_ZN7ESP826612Send_WifiCmdEv+0x7b8>
		{
			Timerdelay=0;
 8009d3a:	4b33      	ldr	r3, [pc, #204]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	701a      	strb	r2, [r3, #0]
			wifi_command=10;
 8009d40:	4b32      	ldr	r3, [pc, #200]	; (8009e0c <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009d42:	220a      	movs	r2, #10
 8009d44:	701a      	strb	r2, [r3, #0]
		}
	break;
 8009d46:	e055      	b.n	8009df4 <_ZN7ESP826612Send_WifiCmdEv+0x7b8>
	case 102:
	   if(++Timerdelay>2)
 8009d48:	4b2f      	ldr	r3, [pc, #188]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d4a:	781b      	ldrb	r3, [r3, #0]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	b2da      	uxtb	r2, r3
 8009d50:	4b2d      	ldr	r3, [pc, #180]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d52:	701a      	strb	r2, [r3, #0]
 8009d54:	4b2c      	ldr	r3, [pc, #176]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d56:	781b      	ldrb	r3, [r3, #0]
 8009d58:	2b02      	cmp	r3, #2
 8009d5a:	bf8c      	ite	hi
 8009d5c:	2301      	movhi	r3, #1
 8009d5e:	2300      	movls	r3, #0
 8009d60:	b2db      	uxtb	r3, r3
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d048      	beq.n	8009df8 <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	   {
		Timerdelay=0;
 8009d66:	4b28      	ldr	r3, [pc, #160]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d68:	2200      	movs	r2, #0
 8009d6a:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 8009d6c:	4b27      	ldr	r3, [pc, #156]	; (8009e0c <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009d6e:	2232      	movs	r2, #50	; 0x32
 8009d70:	701a      	strb	r2, [r3, #0]
	   }
	break;
 8009d72:	e041      	b.n	8009df8 <_ZN7ESP826612Send_WifiCmdEv+0x7bc>
	case 103:
	   if(++Timerdelay>2)
 8009d74:	4b24      	ldr	r3, [pc, #144]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d76:	781b      	ldrb	r3, [r3, #0]
 8009d78:	3301      	adds	r3, #1
 8009d7a:	b2da      	uxtb	r2, r3
 8009d7c:	4b22      	ldr	r3, [pc, #136]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d7e:	701a      	strb	r2, [r3, #0]
 8009d80:	4b21      	ldr	r3, [pc, #132]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	2b02      	cmp	r3, #2
 8009d86:	bf8c      	ite	hi
 8009d88:	2301      	movhi	r3, #1
 8009d8a:	2300      	movls	r3, #0
 8009d8c:	b2db      	uxtb	r3, r3
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d034      	beq.n	8009dfc <_ZN7ESP826612Send_WifiCmdEv+0x7c0>
	   {
		Timerdelay=0;
 8009d92:	4b1d      	ldr	r3, [pc, #116]	; (8009e08 <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 8009d94:	2200      	movs	r2, #0
 8009d96:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 8009d98:	4b1c      	ldr	r3, [pc, #112]	; (8009e0c <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009d9a:	220a      	movs	r2, #10
 8009d9c:	701a      	strb	r2, [r3, #0]
	   }
	break;
 8009d9e:	e02d      	b.n	8009dfc <_ZN7ESP826612Send_WifiCmdEv+0x7c0>
	case 110:
	NoOfdata_byte=12;
 8009da0:	4b30      	ldr	r3, [pc, #192]	; (8009e64 <_ZN7ESP826612Send_WifiCmdEv+0x828>)
 8009da2:	220c      	movs	r2, #12
 8009da4:	801a      	strh	r2, [r3, #0]
	wifi_command=50;
 8009da6:	4b19      	ldr	r3, [pc, #100]	; (8009e0c <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009da8:	2232      	movs	r2, #50	; 0x32
 8009daa:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdCipClose,NoOfdata_byte);
 8009dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dae:	f203 238e 	addw	r3, r3, #654	; 0x28e
 8009db2:	4a2c      	ldr	r2, [pc, #176]	; (8009e64 <_ZN7ESP826612Send_WifiCmdEv+0x828>)
 8009db4:	8812      	ldrh	r2, [r2, #0]
 8009db6:	4619      	mov	r1, r3
 8009db8:	4829      	ldr	r0, [pc, #164]	; (8009e60 <_ZN7ESP826612Send_WifiCmdEv+0x824>)
 8009dba:	f003 fbe1 	bl	800d580 <HAL_UART_Transmit_IT>
	break;
 8009dbe:	e01e      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 120:
	break;
	default:
	wifi_command=5;
 8009dc0:	4b12      	ldr	r3, [pc, #72]	; (8009e0c <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009dc2:	2205      	movs	r2, #5
 8009dc4:	701a      	strb	r2, [r3, #0]
	break;
 8009dc6:	e01a      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009dc8:	bf00      	nop
 8009dca:	e018      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009dcc:	bf00      	nop
 8009dce:	e016      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009dd0:	bf00      	nop
 8009dd2:	e014      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009dd4:	bf00      	nop
 8009dd6:	e012      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009dd8:	bf00      	nop
 8009dda:	e010      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009ddc:	bf00      	nop
 8009dde:	e00e      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009de0:	bf00      	nop
 8009de2:	e00c      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009de4:	bf00      	nop
 8009de6:	e00a      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009de8:	bf00      	nop
 8009dea:	e008      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009dec:	bf00      	nop
 8009dee:	e006      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009df0:	bf00      	nop
 8009df2:	e004      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009df4:	bf00      	nop
 8009df6:	e002      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009df8:	bf00      	nop
 8009dfa:	e000      	b.n	8009dfe <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	break;
 8009dfc:	bf00      	nop
 }
}
 8009dfe:	bf00      	nop
 8009e00:	372c      	adds	r7, #44	; 0x2c
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e06:	bf00      	nop
 8009e08:	20000750 	.word	0x20000750
 8009e0c:	2000064c 	.word	0x2000064c
 8009e10:	2000061a 	.word	0x2000061a
 8009e14:	20000626 	.word	0x20000626
 8009e18:	20000628 	.word	0x20000628
 8009e1c:	2000062a 	.word	0x2000062a
 8009e20:	2000061c 	.word	0x2000061c
 8009e24:	2000061e 	.word	0x2000061e
 8009e28:	20000620 	.word	0x20000620
 8009e2c:	20000621 	.word	0x20000621
 8009e30:	20000622 	.word	0x20000622
 8009e34:	20000623 	.word	0x20000623
 8009e38:	200000fe 	.word	0x200000fe
 8009e3c:	200000ff 	.word	0x200000ff
 8009e40:	20000100 	.word	0x20000100
 8009e44:	20000101 	.word	0x20000101
 8009e48:	2000062c 	.word	0x2000062c
 8009e4c:	2000023e 	.word	0x2000023e
 8009e50:	20000618 	.word	0x20000618
 8009e54:	0800f894 	.word	0x0800f894
 8009e58:	20000754 	.word	0x20000754
 8009e5c:	2000074b 	.word	0x2000074b
 8009e60:	20000294 	.word	0x20000294
 8009e64:	2000074e 	.word	0x2000074e

08009e68 <_ZN7ESP82664InitEv>:

	}
}

void ESP8266::Init(void)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b090      	sub	sp, #64	; 0x40
 8009e6c:	af0e      	add	r7, sp, #56	; 0x38
 8009e6e:	6078      	str	r0, [r7, #4]
	sprintf(dummydata,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',0,0,
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f203 20a6 	addw	r0, r3, #678	; 0x2a6
 8009e76:	2322      	movs	r3, #34	; 0x22
 8009e78:	930d      	str	r3, [sp, #52]	; 0x34
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	930c      	str	r3, [sp, #48]	; 0x30
 8009e7e:	2300      	movs	r3, #0
 8009e80:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e82:	2300      	movs	r3, #0
 8009e84:	930a      	str	r3, [sp, #40]	; 0x28
 8009e86:	2300      	movs	r3, #0
 8009e88:	9309      	str	r3, [sp, #36]	; 0x24
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	9308      	str	r3, [sp, #32]
 8009e8e:	2300      	movs	r3, #0
 8009e90:	9307      	str	r3, [sp, #28]
 8009e92:	2300      	movs	r3, #0
 8009e94:	9306      	str	r3, [sp, #24]
 8009e96:	2300      	movs	r3, #0
 8009e98:	9305      	str	r3, [sp, #20]
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	9304      	str	r3, [sp, #16]
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	9303      	str	r3, [sp, #12]
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	9302      	str	r3, [sp, #8]
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	9301      	str	r3, [sp, #4]
 8009eaa:	2300      	movs	r3, #0
 8009eac:	9300      	str	r3, [sp, #0]
 8009eae:	2300      	movs	r3, #0
 8009eb0:	2222      	movs	r2, #34	; 0x22
 8009eb2:	4908      	ldr	r1, [pc, #32]	; (8009ed4 <_ZN7ESP82664InitEv+0x6c>)
 8009eb4:	f004 fffa 	bl	800eeac <siprintf>
				0,0,0,0,0,0,0,0,0,0,0,0,'"');
	powercycleRefresh=1;
 8009eb8:	4b07      	ldr	r3, [pc, #28]	; (8009ed8 <_ZN7ESP82664InitEv+0x70>)
 8009eba:	2201      	movs	r2, #1
 8009ebc:	701a      	strb	r2, [r3, #0]
	wifi_command=5;
 8009ebe:	4b07      	ldr	r3, [pc, #28]	; (8009edc <_ZN7ESP82664InitEv+0x74>)
 8009ec0:	2205      	movs	r2, #5
 8009ec2:	701a      	strb	r2, [r3, #0]
	RefreshBlockInfo=0;
 8009ec4:	4b06      	ldr	r3, [pc, #24]	; (8009ee0 <_ZN7ESP82664InitEv+0x78>)
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	701a      	strb	r2, [r3, #0]
}
 8009eca:	bf00      	nop
 8009ecc:	3708      	adds	r7, #8
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}
 8009ed2:	bf00      	nop
 8009ed4:	0800f924 	.word	0x0800f924
 8009ed8:	20000752 	.word	0x20000752
 8009edc:	2000064c 	.word	0x2000064c
 8009ee0:	20000751 	.word	0x20000751

08009ee4 <cppMain>:
  * @brief  The application entry point for cpp
  * @retval int
  */
//TIM_HandleTypeDef htim6;
void cppMain()
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	f5ad 5dcd 	sub.w	sp, sp, #6560	; 0x19a0
 8009eea:	b082      	sub	sp, #8
 8009eec:	af00      	add	r7, sp, #0
	GLCD glcd;
 8009eee:	f607 73a4 	addw	r3, r7, #4004	; 0xfa4
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f7f9 fee6 	bl	8003cc4 <_ZN4GLCDC1Ev>
	Modbusrtu ModbusInst;
 8009ef8:	f607 5388 	addw	r3, r7, #3464	; 0xd88
 8009efc:	4618      	mov	r0, r3
 8009efe:	f7fe fd3f 	bl	8008980 <_ZN9ModbusrtuC1Ev>
	DisplayRoutine displayRoutineInst;
 8009f02:	f507 734a 	add.w	r3, r7, #808	; 0x328
 8009f06:	3b10      	subs	r3, #16
 8009f08:	4618      	mov	r0, r3
 8009f0a:	f7f9 fccd 	bl	80038a8 <_ZN14DisplayRoutineC1Ev>
	Heattreatment heattreatmentInst;
 8009f0e:	f507 734a 	add.w	r3, r7, #808	; 0x328
 8009f12:	3b1c      	subs	r3, #28
 8009f14:	4618      	mov	r0, r3
 8009f16:	f7fe f9d3 	bl	80082c0 <_ZN13HeattreatmentC1Ev>
	OfflineStorage offlineStorageInst;
 8009f1a:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 8009f1e:	3b08      	subs	r3, #8
 8009f20:	4618      	mov	r0, r3
 8009f22:	f7fe ffb1 	bl	8008e88 <_ZN14OfflineStorageC1Ev>
	ESP8266 esp8266Inst;
 8009f26:	f107 0308 	add.w	r3, r7, #8
 8009f2a:	3b04      	subs	r3, #4
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f7ff f979 	bl	8009224 <_ZN7ESP8266C1Ev>
//	SHIFT shiftInst;

	displayRoutineInst.Init();
 8009f32:	f507 734a 	add.w	r3, r7, #808	; 0x328
 8009f36:	3b10      	subs	r3, #16
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f7f9 fe8b 	bl	8003c54 <_ZN14DisplayRoutine4InitEv>
	offlineStorageInst.ReadOfflinedataInit();
 8009f3e:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 8009f42:	3b08      	subs	r3, #8
 8009f44:	4618      	mov	r0, r3
 8009f46:	f7ff f95b 	bl	8009200 <_ZN14OfflineStorage19ReadOfflinedataInitEv>
	esp8266Inst.Init();
 8009f4a:	f107 0308 	add.w	r3, r7, #8
 8009f4e:	3b04      	subs	r3, #4
 8009f50:	4618      	mov	r0, r3
 8009f52:	f7ff ff89 	bl	8009e68 <_ZN7ESP82664InitEv>
	ReadOnlineData();
 8009f56:	f7f6 fd4b 	bl	80009f0 <ReadOnlineData>
	TxSeqComplete=1;
 8009f5a:	4b1c      	ldr	r3, [pc, #112]	; (8009fcc <cppMain+0xe8>)
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	701a      	strb	r2, [r3, #0]


	while(1)
	{

		if(Flag1MS)
 8009f60:	4b1b      	ldr	r3, [pc, #108]	; (8009fd0 <cppMain+0xec>)
 8009f62:	781b      	ldrb	r3, [r3, #0]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d008      	beq.n	8009f7a <cppMain+0x96>
		{
			Flag1MS=0;
 8009f68:	4b19      	ldr	r3, [pc, #100]	; (8009fd0 <cppMain+0xec>)
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	701a      	strb	r2, [r3, #0]
			heattreatmentInst.run();
 8009f6e:	f507 734a 	add.w	r3, r7, #808	; 0x328
 8009f72:	3b1c      	subs	r3, #28
 8009f74:	4618      	mov	r0, r3
 8009f76:	f7fe f9d3 	bl	8008320 <_ZN13Heattreatment3runEv>

		}
		if(Flag100milliSeconds)
 8009f7a:	4b16      	ldr	r3, [pc, #88]	; (8009fd4 <cppMain+0xf0>)
 8009f7c:	781b      	ldrb	r3, [r3, #0]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d00d      	beq.n	8009f9e <cppMain+0xba>
		{
			Flag100milliSeconds=0;
 8009f82:	4b14      	ldr	r3, [pc, #80]	; (8009fd4 <cppMain+0xf0>)
 8009f84:	2200      	movs	r2, #0
 8009f86:	701a      	strb	r2, [r3, #0]
			offlineStorageInst.run();
 8009f88:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 8009f8c:	3b08      	subs	r3, #8
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f7fe ffaa 	bl	8008ee8 <_ZN14OfflineStorage3runEv>
			ModbusInst.ModbusReadTransaction();
 8009f94:	f607 5388 	addw	r3, r7, #3464	; 0xd88
 8009f98:	4618      	mov	r0, r3
 8009f9a:	f7fe fd3b 	bl	8008a14 <_ZN9Modbusrtu21ModbusReadTransactionEv>

		}
		if(Flag1Second)
 8009f9e:	4b0e      	ldr	r3, [pc, #56]	; (8009fd8 <cppMain+0xf4>)
 8009fa0:	781b      	ldrb	r3, [r3, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d00e      	beq.n	8009fc4 <cppMain+0xe0>
		{
			Flag1Second=0;
 8009fa6:	4b0c      	ldr	r3, [pc, #48]	; (8009fd8 <cppMain+0xf4>)
 8009fa8:	2200      	movs	r2, #0
 8009faa:	701a      	strb	r2, [r3, #0]
			displayRoutineInst.run();
 8009fac:	f507 734a 	add.w	r3, r7, #808	; 0x328
 8009fb0:	3b10      	subs	r3, #16
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f7f9 fd2a 	bl	8003a0c <_ZN14DisplayRoutine3runEv>
			esp8266Inst.run();
 8009fb8:	f107 0308 	add.w	r3, r7, #8
 8009fbc:	3b04      	subs	r3, #4
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f7ff fb31 	bl	8009626 <_ZN7ESP82663runEv>
		}
		ESPRXDataSeg();
 8009fc4:	f7f6 fad6 	bl	8000574 <ESPRXDataSeg>
		if(Flag1MS)
 8009fc8:	e7ca      	b.n	8009f60 <cppMain+0x7c>
 8009fca:	bf00      	nop
 8009fcc:	20000648 	.word	0x20000648
 8009fd0:	200000ed 	.word	0x200000ed
 8009fd4:	200000ef 	.word	0x200000ef
 8009fd8:	200000ee 	.word	0x200000ee

08009fdc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009fe6:	2003      	movs	r0, #3
 8009fe8:	f000 f960 	bl	800a2ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009fec:	200f      	movs	r0, #15
 8009fee:	f000 f80d 	bl	800a00c <HAL_InitTick>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d002      	beq.n	8009ffe <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	71fb      	strb	r3, [r7, #7]
 8009ffc:	e001      	b.n	800a002 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8009ffe:	f7f8 fd0f 	bl	8002a20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a002:	79fb      	ldrb	r3, [r7, #7]
}
 800a004:	4618      	mov	r0, r3
 800a006:	3708      	adds	r7, #8
 800a008:	46bd      	mov	sp, r7
 800a00a:	bd80      	pop	{r7, pc}

0800a00c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b084      	sub	sp, #16
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a014:	2300      	movs	r3, #0
 800a016:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800a018:	4b17      	ldr	r3, [pc, #92]	; (800a078 <HAL_InitTick+0x6c>)
 800a01a:	781b      	ldrb	r3, [r3, #0]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d023      	beq.n	800a068 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800a020:	4b16      	ldr	r3, [pc, #88]	; (800a07c <HAL_InitTick+0x70>)
 800a022:	681a      	ldr	r2, [r3, #0]
 800a024:	4b14      	ldr	r3, [pc, #80]	; (800a078 <HAL_InitTick+0x6c>)
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	4619      	mov	r1, r3
 800a02a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a02e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a032:	fbb2 f3f3 	udiv	r3, r2, r3
 800a036:	4618      	mov	r0, r3
 800a038:	f000 f96d 	bl	800a316 <HAL_SYSTICK_Config>
 800a03c:	4603      	mov	r3, r0
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d10f      	bne.n	800a062 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2b0f      	cmp	r3, #15
 800a046:	d809      	bhi.n	800a05c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a048:	2200      	movs	r2, #0
 800a04a:	6879      	ldr	r1, [r7, #4]
 800a04c:	f04f 30ff 	mov.w	r0, #4294967295
 800a050:	f000 f937 	bl	800a2c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a054:	4a0a      	ldr	r2, [pc, #40]	; (800a080 <HAL_InitTick+0x74>)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6013      	str	r3, [r2, #0]
 800a05a:	e007      	b.n	800a06c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800a05c:	2301      	movs	r3, #1
 800a05e:	73fb      	strb	r3, [r7, #15]
 800a060:	e004      	b.n	800a06c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a062:	2301      	movs	r3, #1
 800a064:	73fb      	strb	r3, [r7, #15]
 800a066:	e001      	b.n	800a06c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a068:	2301      	movs	r3, #1
 800a06a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a06c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3710      	adds	r7, #16
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}
 800a076:	bf00      	nop
 800a078:	20000008 	.word	0x20000008
 800a07c:	20000000 	.word	0x20000000
 800a080:	20000004 	.word	0x20000004

0800a084 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a084:	b480      	push	{r7}
 800a086:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800a088:	4b06      	ldr	r3, [pc, #24]	; (800a0a4 <HAL_IncTick+0x20>)
 800a08a:	781b      	ldrb	r3, [r3, #0]
 800a08c:	461a      	mov	r2, r3
 800a08e:	4b06      	ldr	r3, [pc, #24]	; (800a0a8 <HAL_IncTick+0x24>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	4413      	add	r3, r2
 800a094:	4a04      	ldr	r2, [pc, #16]	; (800a0a8 <HAL_IncTick+0x24>)
 800a096:	6013      	str	r3, [r2, #0]
}
 800a098:	bf00      	nop
 800a09a:	46bd      	mov	sp, r7
 800a09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a0:	4770      	bx	lr
 800a0a2:	bf00      	nop
 800a0a4:	20000008 	.word	0x20000008
 800a0a8:	20000758 	.word	0x20000758

0800a0ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	af00      	add	r7, sp, #0
  return uwTick;
 800a0b0:	4b03      	ldr	r3, [pc, #12]	; (800a0c0 <HAL_GetTick+0x14>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0bc:	4770      	bx	lr
 800a0be:	bf00      	nop
 800a0c0:	20000758 	.word	0x20000758

0800a0c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b084      	sub	sp, #16
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a0cc:	f7ff ffee 	bl	800a0ac <HAL_GetTick>
 800a0d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0dc:	d005      	beq.n	800a0ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800a0de:	4b0a      	ldr	r3, [pc, #40]	; (800a108 <HAL_Delay+0x44>)
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	4413      	add	r3, r2
 800a0e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a0ea:	bf00      	nop
 800a0ec:	f7ff ffde 	bl	800a0ac <HAL_GetTick>
 800a0f0:	4602      	mov	r2, r0
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	1ad3      	subs	r3, r2, r3
 800a0f6:	68fa      	ldr	r2, [r7, #12]
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	d8f7      	bhi.n	800a0ec <HAL_Delay+0x28>
  {
  }
}
 800a0fc:	bf00      	nop
 800a0fe:	bf00      	nop
 800a100:	3710      	adds	r7, #16
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
 800a106:	bf00      	nop
 800a108:	20000008 	.word	0x20000008

0800a10c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b085      	sub	sp, #20
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f003 0307 	and.w	r3, r3, #7
 800a11a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a11c:	4b0c      	ldr	r3, [pc, #48]	; (800a150 <__NVIC_SetPriorityGrouping+0x44>)
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a122:	68ba      	ldr	r2, [r7, #8]
 800a124:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a128:	4013      	ands	r3, r2
 800a12a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a134:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a138:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a13c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a13e:	4a04      	ldr	r2, [pc, #16]	; (800a150 <__NVIC_SetPriorityGrouping+0x44>)
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	60d3      	str	r3, [r2, #12]
}
 800a144:	bf00      	nop
 800a146:	3714      	adds	r7, #20
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr
 800a150:	e000ed00 	.word	0xe000ed00

0800a154 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a154:	b480      	push	{r7}
 800a156:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a158:	4b04      	ldr	r3, [pc, #16]	; (800a16c <__NVIC_GetPriorityGrouping+0x18>)
 800a15a:	68db      	ldr	r3, [r3, #12]
 800a15c:	0a1b      	lsrs	r3, r3, #8
 800a15e:	f003 0307 	and.w	r3, r3, #7
}
 800a162:	4618      	mov	r0, r3
 800a164:	46bd      	mov	sp, r7
 800a166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16a:	4770      	bx	lr
 800a16c:	e000ed00 	.word	0xe000ed00

0800a170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a170:	b480      	push	{r7}
 800a172:	b083      	sub	sp, #12
 800a174:	af00      	add	r7, sp, #0
 800a176:	4603      	mov	r3, r0
 800a178:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a17a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	db0b      	blt.n	800a19a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a182:	79fb      	ldrb	r3, [r7, #7]
 800a184:	f003 021f 	and.w	r2, r3, #31
 800a188:	4907      	ldr	r1, [pc, #28]	; (800a1a8 <__NVIC_EnableIRQ+0x38>)
 800a18a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a18e:	095b      	lsrs	r3, r3, #5
 800a190:	2001      	movs	r0, #1
 800a192:	fa00 f202 	lsl.w	r2, r0, r2
 800a196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a19a:	bf00      	nop
 800a19c:	370c      	adds	r7, #12
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a4:	4770      	bx	lr
 800a1a6:	bf00      	nop
 800a1a8:	e000e100 	.word	0xe000e100

0800a1ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b083      	sub	sp, #12
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	6039      	str	r1, [r7, #0]
 800a1b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a1b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	db0a      	blt.n	800a1d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	b2da      	uxtb	r2, r3
 800a1c4:	490c      	ldr	r1, [pc, #48]	; (800a1f8 <__NVIC_SetPriority+0x4c>)
 800a1c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1ca:	0112      	lsls	r2, r2, #4
 800a1cc:	b2d2      	uxtb	r2, r2
 800a1ce:	440b      	add	r3, r1
 800a1d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a1d4:	e00a      	b.n	800a1ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	b2da      	uxtb	r2, r3
 800a1da:	4908      	ldr	r1, [pc, #32]	; (800a1fc <__NVIC_SetPriority+0x50>)
 800a1dc:	79fb      	ldrb	r3, [r7, #7]
 800a1de:	f003 030f 	and.w	r3, r3, #15
 800a1e2:	3b04      	subs	r3, #4
 800a1e4:	0112      	lsls	r2, r2, #4
 800a1e6:	b2d2      	uxtb	r2, r2
 800a1e8:	440b      	add	r3, r1
 800a1ea:	761a      	strb	r2, [r3, #24]
}
 800a1ec:	bf00      	nop
 800a1ee:	370c      	adds	r7, #12
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f6:	4770      	bx	lr
 800a1f8:	e000e100 	.word	0xe000e100
 800a1fc:	e000ed00 	.word	0xe000ed00

0800a200 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a200:	b480      	push	{r7}
 800a202:	b089      	sub	sp, #36	; 0x24
 800a204:	af00      	add	r7, sp, #0
 800a206:	60f8      	str	r0, [r7, #12]
 800a208:	60b9      	str	r1, [r7, #8]
 800a20a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	f003 0307 	and.w	r3, r3, #7
 800a212:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a214:	69fb      	ldr	r3, [r7, #28]
 800a216:	f1c3 0307 	rsb	r3, r3, #7
 800a21a:	2b04      	cmp	r3, #4
 800a21c:	bf28      	it	cs
 800a21e:	2304      	movcs	r3, #4
 800a220:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a222:	69fb      	ldr	r3, [r7, #28]
 800a224:	3304      	adds	r3, #4
 800a226:	2b06      	cmp	r3, #6
 800a228:	d902      	bls.n	800a230 <NVIC_EncodePriority+0x30>
 800a22a:	69fb      	ldr	r3, [r7, #28]
 800a22c:	3b03      	subs	r3, #3
 800a22e:	e000      	b.n	800a232 <NVIC_EncodePriority+0x32>
 800a230:	2300      	movs	r3, #0
 800a232:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a234:	f04f 32ff 	mov.w	r2, #4294967295
 800a238:	69bb      	ldr	r3, [r7, #24]
 800a23a:	fa02 f303 	lsl.w	r3, r2, r3
 800a23e:	43da      	mvns	r2, r3
 800a240:	68bb      	ldr	r3, [r7, #8]
 800a242:	401a      	ands	r2, r3
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a248:	f04f 31ff 	mov.w	r1, #4294967295
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	fa01 f303 	lsl.w	r3, r1, r3
 800a252:	43d9      	mvns	r1, r3
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a258:	4313      	orrs	r3, r2
         );
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3724      	adds	r7, #36	; 0x24
 800a25e:	46bd      	mov	sp, r7
 800a260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a264:	4770      	bx	lr
	...

0800a268 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b082      	sub	sp, #8
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	3b01      	subs	r3, #1
 800a274:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a278:	d301      	bcc.n	800a27e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a27a:	2301      	movs	r3, #1
 800a27c:	e00f      	b.n	800a29e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a27e:	4a0a      	ldr	r2, [pc, #40]	; (800a2a8 <SysTick_Config+0x40>)
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	3b01      	subs	r3, #1
 800a284:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a286:	210f      	movs	r1, #15
 800a288:	f04f 30ff 	mov.w	r0, #4294967295
 800a28c:	f7ff ff8e 	bl	800a1ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a290:	4b05      	ldr	r3, [pc, #20]	; (800a2a8 <SysTick_Config+0x40>)
 800a292:	2200      	movs	r2, #0
 800a294:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a296:	4b04      	ldr	r3, [pc, #16]	; (800a2a8 <SysTick_Config+0x40>)
 800a298:	2207      	movs	r2, #7
 800a29a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a29c:	2300      	movs	r3, #0
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3708      	adds	r7, #8
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
 800a2a6:	bf00      	nop
 800a2a8:	e000e010 	.word	0xe000e010

0800a2ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f7ff ff29 	bl	800a10c <__NVIC_SetPriorityGrouping>
}
 800a2ba:	bf00      	nop
 800a2bc:	3708      	adds	r7, #8
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}

0800a2c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a2c2:	b580      	push	{r7, lr}
 800a2c4:	b086      	sub	sp, #24
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	60b9      	str	r1, [r7, #8]
 800a2cc:	607a      	str	r2, [r7, #4]
 800a2ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a2d4:	f7ff ff3e 	bl	800a154 <__NVIC_GetPriorityGrouping>
 800a2d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a2da:	687a      	ldr	r2, [r7, #4]
 800a2dc:	68b9      	ldr	r1, [r7, #8]
 800a2de:	6978      	ldr	r0, [r7, #20]
 800a2e0:	f7ff ff8e 	bl	800a200 <NVIC_EncodePriority>
 800a2e4:	4602      	mov	r2, r0
 800a2e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a2ea:	4611      	mov	r1, r2
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	f7ff ff5d 	bl	800a1ac <__NVIC_SetPriority>
}
 800a2f2:	bf00      	nop
 800a2f4:	3718      	adds	r7, #24
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}

0800a2fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a2fa:	b580      	push	{r7, lr}
 800a2fc:	b082      	sub	sp, #8
 800a2fe:	af00      	add	r7, sp, #0
 800a300:	4603      	mov	r3, r0
 800a302:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a308:	4618      	mov	r0, r3
 800a30a:	f7ff ff31 	bl	800a170 <__NVIC_EnableIRQ>
}
 800a30e:	bf00      	nop
 800a310:	3708      	adds	r7, #8
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}

0800a316 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a316:	b580      	push	{r7, lr}
 800a318:	b082      	sub	sp, #8
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f7ff ffa2 	bl	800a268 <SysTick_Config>
 800a324:	4603      	mov	r3, r0
}
 800a326:	4618      	mov	r0, r3
 800a328:	3708      	adds	r7, #8
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}

0800a32e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a32e:	b480      	push	{r7}
 800a330:	b085      	sub	sp, #20
 800a332:	af00      	add	r7, sp, #0
 800a334:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a336:	2300      	movs	r3, #0
 800a338:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a340:	b2db      	uxtb	r3, r3
 800a342:	2b02      	cmp	r3, #2
 800a344:	d008      	beq.n	800a358 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2204      	movs	r2, #4
 800a34a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2200      	movs	r2, #0
 800a350:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a354:	2301      	movs	r3, #1
 800a356:	e022      	b.n	800a39e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f022 020e 	bic.w	r2, r2, #14
 800a366:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	681a      	ldr	r2, [r3, #0]
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f022 0201 	bic.w	r2, r2, #1
 800a376:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a37c:	f003 021c 	and.w	r2, r3, #28
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a384:	2101      	movs	r1, #1
 800a386:	fa01 f202 	lsl.w	r2, r1, r2
 800a38a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2201      	movs	r2, #1
 800a390:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2200      	movs	r2, #0
 800a398:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800a39c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800a39e:	4618      	mov	r0, r3
 800a3a0:	3714      	adds	r7, #20
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a8:	4770      	bx	lr

0800a3aa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a3aa:	b580      	push	{r7, lr}
 800a3ac:	b084      	sub	sp, #16
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a3bc:	b2db      	uxtb	r3, r3
 800a3be:	2b02      	cmp	r3, #2
 800a3c0:	d005      	beq.n	800a3ce <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2204      	movs	r2, #4
 800a3c6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	73fb      	strb	r3, [r7, #15]
 800a3cc:	e029      	b.n	800a422 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	681a      	ldr	r2, [r3, #0]
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f022 020e 	bic.w	r2, r2, #14
 800a3dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	681a      	ldr	r2, [r3, #0]
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f022 0201 	bic.w	r2, r2, #1
 800a3ec:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3f2:	f003 021c 	and.w	r2, r3, #28
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3fa:	2101      	movs	r1, #1
 800a3fc:	fa01 f202 	lsl.w	r2, r1, r2
 800a400:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2201      	movs	r2, #1
 800a406:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2200      	movs	r2, #0
 800a40e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a416:	2b00      	cmp	r3, #0
 800a418:	d003      	beq.n	800a422 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	4798      	blx	r3
    }
  }
  return status;
 800a422:	7bfb      	ldrb	r3, [r7, #15]
}
 800a424:	4618      	mov	r0, r3
 800a426:	3710      	adds	r7, #16
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}

0800a42c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b087      	sub	sp, #28
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a436:	2300      	movs	r3, #0
 800a438:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a43a:	e154      	b.n	800a6e6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	681a      	ldr	r2, [r3, #0]
 800a440:	2101      	movs	r1, #1
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	fa01 f303 	lsl.w	r3, r1, r3
 800a448:	4013      	ands	r3, r2
 800a44a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	f000 8146 	beq.w	800a6e0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	f003 0303 	and.w	r3, r3, #3
 800a45c:	2b01      	cmp	r3, #1
 800a45e:	d005      	beq.n	800a46c <HAL_GPIO_Init+0x40>
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	685b      	ldr	r3, [r3, #4]
 800a464:	f003 0303 	and.w	r3, r3, #3
 800a468:	2b02      	cmp	r3, #2
 800a46a:	d130      	bne.n	800a4ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	005b      	lsls	r3, r3, #1
 800a476:	2203      	movs	r2, #3
 800a478:	fa02 f303 	lsl.w	r3, r2, r3
 800a47c:	43db      	mvns	r3, r3
 800a47e:	693a      	ldr	r2, [r7, #16]
 800a480:	4013      	ands	r3, r2
 800a482:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	68da      	ldr	r2, [r3, #12]
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	005b      	lsls	r3, r3, #1
 800a48c:	fa02 f303 	lsl.w	r3, r2, r3
 800a490:	693a      	ldr	r2, [r7, #16]
 800a492:	4313      	orrs	r3, r2
 800a494:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	693a      	ldr	r2, [r7, #16]
 800a49a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a4a2:	2201      	movs	r2, #1
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a4aa:	43db      	mvns	r3, r3
 800a4ac:	693a      	ldr	r2, [r7, #16]
 800a4ae:	4013      	ands	r3, r2
 800a4b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	091b      	lsrs	r3, r3, #4
 800a4b8:	f003 0201 	and.w	r2, r3, #1
 800a4bc:	697b      	ldr	r3, [r7, #20]
 800a4be:	fa02 f303 	lsl.w	r3, r2, r3
 800a4c2:	693a      	ldr	r2, [r7, #16]
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	693a      	ldr	r2, [r7, #16]
 800a4cc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	685b      	ldr	r3, [r3, #4]
 800a4d2:	f003 0303 	and.w	r3, r3, #3
 800a4d6:	2b03      	cmp	r3, #3
 800a4d8:	d017      	beq.n	800a50a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	68db      	ldr	r3, [r3, #12]
 800a4de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	005b      	lsls	r3, r3, #1
 800a4e4:	2203      	movs	r2, #3
 800a4e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a4ea:	43db      	mvns	r3, r3
 800a4ec:	693a      	ldr	r2, [r7, #16]
 800a4ee:	4013      	ands	r3, r2
 800a4f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	689a      	ldr	r2, [r3, #8]
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	005b      	lsls	r3, r3, #1
 800a4fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a4fe:	693a      	ldr	r2, [r7, #16]
 800a500:	4313      	orrs	r3, r2
 800a502:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	693a      	ldr	r2, [r7, #16]
 800a508:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	685b      	ldr	r3, [r3, #4]
 800a50e:	f003 0303 	and.w	r3, r3, #3
 800a512:	2b02      	cmp	r3, #2
 800a514:	d123      	bne.n	800a55e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	08da      	lsrs	r2, r3, #3
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	3208      	adds	r2, #8
 800a51e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a522:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	f003 0307 	and.w	r3, r3, #7
 800a52a:	009b      	lsls	r3, r3, #2
 800a52c:	220f      	movs	r2, #15
 800a52e:	fa02 f303 	lsl.w	r3, r2, r3
 800a532:	43db      	mvns	r3, r3
 800a534:	693a      	ldr	r2, [r7, #16]
 800a536:	4013      	ands	r3, r2
 800a538:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	691a      	ldr	r2, [r3, #16]
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	f003 0307 	and.w	r3, r3, #7
 800a544:	009b      	lsls	r3, r3, #2
 800a546:	fa02 f303 	lsl.w	r3, r2, r3
 800a54a:	693a      	ldr	r2, [r7, #16]
 800a54c:	4313      	orrs	r3, r2
 800a54e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	08da      	lsrs	r2, r3, #3
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	3208      	adds	r2, #8
 800a558:	6939      	ldr	r1, [r7, #16]
 800a55a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	005b      	lsls	r3, r3, #1
 800a568:	2203      	movs	r2, #3
 800a56a:	fa02 f303 	lsl.w	r3, r2, r3
 800a56e:	43db      	mvns	r3, r3
 800a570:	693a      	ldr	r2, [r7, #16]
 800a572:	4013      	ands	r3, r2
 800a574:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	f003 0203 	and.w	r2, r3, #3
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	005b      	lsls	r3, r3, #1
 800a582:	fa02 f303 	lsl.w	r3, r2, r3
 800a586:	693a      	ldr	r2, [r7, #16]
 800a588:	4313      	orrs	r3, r2
 800a58a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	693a      	ldr	r2, [r7, #16]
 800a590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	685b      	ldr	r3, [r3, #4]
 800a596:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	f000 80a0 	beq.w	800a6e0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a5a0:	4b58      	ldr	r3, [pc, #352]	; (800a704 <HAL_GPIO_Init+0x2d8>)
 800a5a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5a4:	4a57      	ldr	r2, [pc, #348]	; (800a704 <HAL_GPIO_Init+0x2d8>)
 800a5a6:	f043 0301 	orr.w	r3, r3, #1
 800a5aa:	6613      	str	r3, [r2, #96]	; 0x60
 800a5ac:	4b55      	ldr	r3, [pc, #340]	; (800a704 <HAL_GPIO_Init+0x2d8>)
 800a5ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5b0:	f003 0301 	and.w	r3, r3, #1
 800a5b4:	60bb      	str	r3, [r7, #8]
 800a5b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800a5b8:	4a53      	ldr	r2, [pc, #332]	; (800a708 <HAL_GPIO_Init+0x2dc>)
 800a5ba:	697b      	ldr	r3, [r7, #20]
 800a5bc:	089b      	lsrs	r3, r3, #2
 800a5be:	3302      	adds	r3, #2
 800a5c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800a5c6:	697b      	ldr	r3, [r7, #20]
 800a5c8:	f003 0303 	and.w	r3, r3, #3
 800a5cc:	009b      	lsls	r3, r3, #2
 800a5ce:	220f      	movs	r2, #15
 800a5d0:	fa02 f303 	lsl.w	r3, r2, r3
 800a5d4:	43db      	mvns	r3, r3
 800a5d6:	693a      	ldr	r2, [r7, #16]
 800a5d8:	4013      	ands	r3, r2
 800a5da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a5e2:	d019      	beq.n	800a618 <HAL_GPIO_Init+0x1ec>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	4a49      	ldr	r2, [pc, #292]	; (800a70c <HAL_GPIO_Init+0x2e0>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d013      	beq.n	800a614 <HAL_GPIO_Init+0x1e8>
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	4a48      	ldr	r2, [pc, #288]	; (800a710 <HAL_GPIO_Init+0x2e4>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d00d      	beq.n	800a610 <HAL_GPIO_Init+0x1e4>
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	4a47      	ldr	r2, [pc, #284]	; (800a714 <HAL_GPIO_Init+0x2e8>)
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d007      	beq.n	800a60c <HAL_GPIO_Init+0x1e0>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	4a46      	ldr	r2, [pc, #280]	; (800a718 <HAL_GPIO_Init+0x2ec>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d101      	bne.n	800a608 <HAL_GPIO_Init+0x1dc>
 800a604:	2304      	movs	r3, #4
 800a606:	e008      	b.n	800a61a <HAL_GPIO_Init+0x1ee>
 800a608:	2307      	movs	r3, #7
 800a60a:	e006      	b.n	800a61a <HAL_GPIO_Init+0x1ee>
 800a60c:	2303      	movs	r3, #3
 800a60e:	e004      	b.n	800a61a <HAL_GPIO_Init+0x1ee>
 800a610:	2302      	movs	r3, #2
 800a612:	e002      	b.n	800a61a <HAL_GPIO_Init+0x1ee>
 800a614:	2301      	movs	r3, #1
 800a616:	e000      	b.n	800a61a <HAL_GPIO_Init+0x1ee>
 800a618:	2300      	movs	r3, #0
 800a61a:	697a      	ldr	r2, [r7, #20]
 800a61c:	f002 0203 	and.w	r2, r2, #3
 800a620:	0092      	lsls	r2, r2, #2
 800a622:	4093      	lsls	r3, r2
 800a624:	693a      	ldr	r2, [r7, #16]
 800a626:	4313      	orrs	r3, r2
 800a628:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800a62a:	4937      	ldr	r1, [pc, #220]	; (800a708 <HAL_GPIO_Init+0x2dc>)
 800a62c:	697b      	ldr	r3, [r7, #20]
 800a62e:	089b      	lsrs	r3, r3, #2
 800a630:	3302      	adds	r3, #2
 800a632:	693a      	ldr	r2, [r7, #16]
 800a634:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a638:	4b38      	ldr	r3, [pc, #224]	; (800a71c <HAL_GPIO_Init+0x2f0>)
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	43db      	mvns	r3, r3
 800a642:	693a      	ldr	r2, [r7, #16]
 800a644:	4013      	ands	r3, r2
 800a646:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	685b      	ldr	r3, [r3, #4]
 800a64c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a650:	2b00      	cmp	r3, #0
 800a652:	d003      	beq.n	800a65c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800a654:	693a      	ldr	r2, [r7, #16]
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	4313      	orrs	r3, r2
 800a65a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a65c:	4a2f      	ldr	r2, [pc, #188]	; (800a71c <HAL_GPIO_Init+0x2f0>)
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a662:	4b2e      	ldr	r3, [pc, #184]	; (800a71c <HAL_GPIO_Init+0x2f0>)
 800a664:	68db      	ldr	r3, [r3, #12]
 800a666:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	43db      	mvns	r3, r3
 800a66c:	693a      	ldr	r2, [r7, #16]
 800a66e:	4013      	ands	r3, r2
 800a670:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	685b      	ldr	r3, [r3, #4]
 800a676:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d003      	beq.n	800a686 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800a67e:	693a      	ldr	r2, [r7, #16]
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	4313      	orrs	r3, r2
 800a684:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a686:	4a25      	ldr	r2, [pc, #148]	; (800a71c <HAL_GPIO_Init+0x2f0>)
 800a688:	693b      	ldr	r3, [r7, #16]
 800a68a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800a68c:	4b23      	ldr	r3, [pc, #140]	; (800a71c <HAL_GPIO_Init+0x2f0>)
 800a68e:	685b      	ldr	r3, [r3, #4]
 800a690:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	43db      	mvns	r3, r3
 800a696:	693a      	ldr	r2, [r7, #16]
 800a698:	4013      	ands	r3, r2
 800a69a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d003      	beq.n	800a6b0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800a6a8:	693a      	ldr	r2, [r7, #16]
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	4313      	orrs	r3, r2
 800a6ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a6b0:	4a1a      	ldr	r2, [pc, #104]	; (800a71c <HAL_GPIO_Init+0x2f0>)
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800a6b6:	4b19      	ldr	r3, [pc, #100]	; (800a71c <HAL_GPIO_Init+0x2f0>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	43db      	mvns	r3, r3
 800a6c0:	693a      	ldr	r2, [r7, #16]
 800a6c2:	4013      	ands	r3, r2
 800a6c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	685b      	ldr	r3, [r3, #4]
 800a6ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d003      	beq.n	800a6da <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800a6d2:	693a      	ldr	r2, [r7, #16]
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a6da:	4a10      	ldr	r2, [pc, #64]	; (800a71c <HAL_GPIO_Init+0x2f0>)
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a6e0:	697b      	ldr	r3, [r7, #20]
 800a6e2:	3301      	adds	r3, #1
 800a6e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	681a      	ldr	r2, [r3, #0]
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	fa22 f303 	lsr.w	r3, r2, r3
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	f47f aea3 	bne.w	800a43c <HAL_GPIO_Init+0x10>
  }
}
 800a6f6:	bf00      	nop
 800a6f8:	bf00      	nop
 800a6fa:	371c      	adds	r7, #28
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr
 800a704:	40021000 	.word	0x40021000
 800a708:	40010000 	.word	0x40010000
 800a70c:	48000400 	.word	0x48000400
 800a710:	48000800 	.word	0x48000800
 800a714:	48000c00 	.word	0x48000c00
 800a718:	48001000 	.word	0x48001000
 800a71c:	40010400 	.word	0x40010400

0800a720 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a720:	b480      	push	{r7}
 800a722:	b085      	sub	sp, #20
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
 800a728:	460b      	mov	r3, r1
 800a72a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	691a      	ldr	r2, [r3, #16]
 800a730:	887b      	ldrh	r3, [r7, #2]
 800a732:	4013      	ands	r3, r2
 800a734:	2b00      	cmp	r3, #0
 800a736:	d002      	beq.n	800a73e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a738:	2301      	movs	r3, #1
 800a73a:	73fb      	strb	r3, [r7, #15]
 800a73c:	e001      	b.n	800a742 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a73e:	2300      	movs	r3, #0
 800a740:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a742:	7bfb      	ldrb	r3, [r7, #15]
}
 800a744:	4618      	mov	r0, r3
 800a746:	3714      	adds	r7, #20
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a750:	b480      	push	{r7}
 800a752:	b083      	sub	sp, #12
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
 800a758:	460b      	mov	r3, r1
 800a75a:	807b      	strh	r3, [r7, #2]
 800a75c:	4613      	mov	r3, r2
 800a75e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a760:	787b      	ldrb	r3, [r7, #1]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d003      	beq.n	800a76e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a766:	887a      	ldrh	r2, [r7, #2]
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a76c:	e002      	b.n	800a774 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a76e:	887a      	ldrh	r2, [r7, #2]
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a774:	bf00      	nop
 800a776:	370c      	adds	r7, #12
 800a778:	46bd      	mov	sp, r7
 800a77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77e:	4770      	bx	lr

0800a780 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a780:	b480      	push	{r7}
 800a782:	b085      	sub	sp, #20
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	460b      	mov	r3, r1
 800a78a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	695b      	ldr	r3, [r3, #20]
 800a790:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a792:	887a      	ldrh	r2, [r7, #2]
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	4013      	ands	r3, r2
 800a798:	041a      	lsls	r2, r3, #16
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	43d9      	mvns	r1, r3
 800a79e:	887b      	ldrh	r3, [r7, #2]
 800a7a0:	400b      	ands	r3, r1
 800a7a2:	431a      	orrs	r2, r3
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	619a      	str	r2, [r3, #24]
}
 800a7a8:	bf00      	nop
 800a7aa:	3714      	adds	r7, #20
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr

0800a7b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b082      	sub	sp, #8
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d101      	bne.n	800a7c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	e081      	b.n	800a8ca <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a7cc:	b2db      	uxtb	r3, r3
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d106      	bne.n	800a7e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f7f8 f944 	bl	8002a68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2224      	movs	r2, #36	; 0x24
 800a7e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	681a      	ldr	r2, [r3, #0]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f022 0201 	bic.w	r2, r2, #1
 800a7f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	685a      	ldr	r2, [r3, #4]
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a804:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	689a      	ldr	r2, [r3, #8]
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a814:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	68db      	ldr	r3, [r3, #12]
 800a81a:	2b01      	cmp	r3, #1
 800a81c:	d107      	bne.n	800a82e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	689a      	ldr	r2, [r3, #8]
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a82a:	609a      	str	r2, [r3, #8]
 800a82c:	e006      	b.n	800a83c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	689a      	ldr	r2, [r3, #8]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800a83a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	68db      	ldr	r3, [r3, #12]
 800a840:	2b02      	cmp	r3, #2
 800a842:	d104      	bne.n	800a84e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a84c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	685b      	ldr	r3, [r3, #4]
 800a854:	687a      	ldr	r2, [r7, #4]
 800a856:	6812      	ldr	r2, [r2, #0]
 800a858:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a85c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a860:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	68da      	ldr	r2, [r3, #12]
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a870:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	691a      	ldr	r2, [r3, #16]
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	695b      	ldr	r3, [r3, #20]
 800a87a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	699b      	ldr	r3, [r3, #24]
 800a882:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	430a      	orrs	r2, r1
 800a88a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	69d9      	ldr	r1, [r3, #28]
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	6a1a      	ldr	r2, [r3, #32]
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	430a      	orrs	r2, r1
 800a89a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	681a      	ldr	r2, [r3, #0]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f042 0201 	orr.w	r2, r2, #1
 800a8aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2220      	movs	r2, #32
 800a8b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800a8c8:	2300      	movs	r3, #0
}
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	3708      	adds	r7, #8
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	bd80      	pop	{r7, pc}

0800a8d2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a8d2:	b480      	push	{r7}
 800a8d4:	b083      	sub	sp, #12
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	6078      	str	r0, [r7, #4]
 800a8da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a8e2:	b2db      	uxtb	r3, r3
 800a8e4:	2b20      	cmp	r3, #32
 800a8e6:	d138      	bne.n	800a95a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a8ee:	2b01      	cmp	r3, #1
 800a8f0:	d101      	bne.n	800a8f6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a8f2:	2302      	movs	r3, #2
 800a8f4:	e032      	b.n	800a95c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2201      	movs	r2, #1
 800a8fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2224      	movs	r2, #36	; 0x24
 800a902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	681a      	ldr	r2, [r3, #0]
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f022 0201 	bic.w	r2, r2, #1
 800a914:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a924:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	6819      	ldr	r1, [r3, #0]
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	683a      	ldr	r2, [r7, #0]
 800a932:	430a      	orrs	r2, r1
 800a934:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	681a      	ldr	r2, [r3, #0]
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	f042 0201 	orr.w	r2, r2, #1
 800a944:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2220      	movs	r2, #32
 800a94a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2200      	movs	r2, #0
 800a952:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a956:	2300      	movs	r3, #0
 800a958:	e000      	b.n	800a95c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a95a:	2302      	movs	r3, #2
  }
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	370c      	adds	r7, #12
 800a960:	46bd      	mov	sp, r7
 800a962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a966:	4770      	bx	lr

0800a968 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a968:	b480      	push	{r7}
 800a96a:	b085      	sub	sp, #20
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
 800a970:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a978:	b2db      	uxtb	r3, r3
 800a97a:	2b20      	cmp	r3, #32
 800a97c:	d139      	bne.n	800a9f2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a984:	2b01      	cmp	r3, #1
 800a986:	d101      	bne.n	800a98c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a988:	2302      	movs	r3, #2
 800a98a:	e033      	b.n	800a9f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2201      	movs	r2, #1
 800a990:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2224      	movs	r2, #36	; 0x24
 800a998:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f022 0201 	bic.w	r2, r2, #1
 800a9aa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a9ba:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	021b      	lsls	r3, r3, #8
 800a9c0:	68fa      	ldr	r2, [r7, #12]
 800a9c2:	4313      	orrs	r3, r2
 800a9c4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	68fa      	ldr	r2, [r7, #12]
 800a9cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	681a      	ldr	r2, [r3, #0]
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f042 0201 	orr.w	r2, r2, #1
 800a9dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2220      	movs	r2, #32
 800a9e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	e000      	b.n	800a9f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a9f2:	2302      	movs	r3, #2
  }
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3714      	adds	r7, #20
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fe:	4770      	bx	lr

0800aa00 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800aa00:	b480      	push	{r7}
 800aa02:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800aa04:	4b04      	ldr	r3, [pc, #16]	; (800aa18 <HAL_PWREx_GetVoltageRange+0x18>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa14:	4770      	bx	lr
 800aa16:	bf00      	nop
 800aa18:	40007000 	.word	0x40007000

0800aa1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b085      	sub	sp, #20
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa2a:	d130      	bne.n	800aa8e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800aa2c:	4b23      	ldr	r3, [pc, #140]	; (800aabc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800aa34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa38:	d038      	beq.n	800aaac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800aa3a:	4b20      	ldr	r3, [pc, #128]	; (800aabc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800aa42:	4a1e      	ldr	r2, [pc, #120]	; (800aabc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aa44:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800aa48:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800aa4a:	4b1d      	ldr	r3, [pc, #116]	; (800aac0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	2232      	movs	r2, #50	; 0x32
 800aa50:	fb02 f303 	mul.w	r3, r2, r3
 800aa54:	4a1b      	ldr	r2, [pc, #108]	; (800aac4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800aa56:	fba2 2303 	umull	r2, r3, r2, r3
 800aa5a:	0c9b      	lsrs	r3, r3, #18
 800aa5c:	3301      	adds	r3, #1
 800aa5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800aa60:	e002      	b.n	800aa68 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	3b01      	subs	r3, #1
 800aa66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800aa68:	4b14      	ldr	r3, [pc, #80]	; (800aabc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aa6a:	695b      	ldr	r3, [r3, #20]
 800aa6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aa74:	d102      	bne.n	800aa7c <HAL_PWREx_ControlVoltageScaling+0x60>
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d1f2      	bne.n	800aa62 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800aa7c:	4b0f      	ldr	r3, [pc, #60]	; (800aabc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aa7e:	695b      	ldr	r3, [r3, #20]
 800aa80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aa88:	d110      	bne.n	800aaac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800aa8a:	2303      	movs	r3, #3
 800aa8c:	e00f      	b.n	800aaae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800aa8e:	4b0b      	ldr	r3, [pc, #44]	; (800aabc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800aa96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aa9a:	d007      	beq.n	800aaac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800aa9c:	4b07      	ldr	r3, [pc, #28]	; (800aabc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800aaa4:	4a05      	ldr	r2, [pc, #20]	; (800aabc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aaa6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800aaaa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800aaac:	2300      	movs	r3, #0
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3714      	adds	r7, #20
 800aab2:	46bd      	mov	sp, r7
 800aab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab8:	4770      	bx	lr
 800aaba:	bf00      	nop
 800aabc:	40007000 	.word	0x40007000
 800aac0:	20000000 	.word	0x20000000
 800aac4:	431bde83 	.word	0x431bde83

0800aac8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b088      	sub	sp, #32
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d102      	bne.n	800aadc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800aad6:	2301      	movs	r3, #1
 800aad8:	f000 bc02 	b.w	800b2e0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aadc:	4b96      	ldr	r3, [pc, #600]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800aade:	689b      	ldr	r3, [r3, #8]
 800aae0:	f003 030c 	and.w	r3, r3, #12
 800aae4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800aae6:	4b94      	ldr	r3, [pc, #592]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800aae8:	68db      	ldr	r3, [r3, #12]
 800aaea:	f003 0303 	and.w	r3, r3, #3
 800aaee:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f003 0310 	and.w	r3, r3, #16
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	f000 80e4 	beq.w	800acc6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800aafe:	69bb      	ldr	r3, [r7, #24]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d007      	beq.n	800ab14 <HAL_RCC_OscConfig+0x4c>
 800ab04:	69bb      	ldr	r3, [r7, #24]
 800ab06:	2b0c      	cmp	r3, #12
 800ab08:	f040 808b 	bne.w	800ac22 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	2b01      	cmp	r3, #1
 800ab10:	f040 8087 	bne.w	800ac22 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800ab14:	4b88      	ldr	r3, [pc, #544]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f003 0302 	and.w	r3, r3, #2
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d005      	beq.n	800ab2c <HAL_RCC_OscConfig+0x64>
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	699b      	ldr	r3, [r3, #24]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d101      	bne.n	800ab2c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	e3d9      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6a1a      	ldr	r2, [r3, #32]
 800ab30:	4b81      	ldr	r3, [pc, #516]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	f003 0308 	and.w	r3, r3, #8
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d004      	beq.n	800ab46 <HAL_RCC_OscConfig+0x7e>
 800ab3c:	4b7e      	ldr	r3, [pc, #504]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab44:	e005      	b.n	800ab52 <HAL_RCC_OscConfig+0x8a>
 800ab46:	4b7c      	ldr	r3, [pc, #496]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ab48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ab4c:	091b      	lsrs	r3, r3, #4
 800ab4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab52:	4293      	cmp	r3, r2
 800ab54:	d223      	bcs.n	800ab9e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6a1b      	ldr	r3, [r3, #32]
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	f000 fd8c 	bl	800b678 <RCC_SetFlashLatencyFromMSIRange>
 800ab60:	4603      	mov	r3, r0
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d001      	beq.n	800ab6a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800ab66:	2301      	movs	r3, #1
 800ab68:	e3ba      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ab6a:	4b73      	ldr	r3, [pc, #460]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	4a72      	ldr	r2, [pc, #456]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ab70:	f043 0308 	orr.w	r3, r3, #8
 800ab74:	6013      	str	r3, [r2, #0]
 800ab76:	4b70      	ldr	r3, [pc, #448]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6a1b      	ldr	r3, [r3, #32]
 800ab82:	496d      	ldr	r1, [pc, #436]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ab84:	4313      	orrs	r3, r2
 800ab86:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ab88:	4b6b      	ldr	r3, [pc, #428]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ab8a:	685b      	ldr	r3, [r3, #4]
 800ab8c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	69db      	ldr	r3, [r3, #28]
 800ab94:	021b      	lsls	r3, r3, #8
 800ab96:	4968      	ldr	r1, [pc, #416]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ab98:	4313      	orrs	r3, r2
 800ab9a:	604b      	str	r3, [r1, #4]
 800ab9c:	e025      	b.n	800abea <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ab9e:	4b66      	ldr	r3, [pc, #408]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	4a65      	ldr	r2, [pc, #404]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800aba4:	f043 0308 	orr.w	r3, r3, #8
 800aba8:	6013      	str	r3, [r2, #0]
 800abaa:	4b63      	ldr	r3, [pc, #396]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6a1b      	ldr	r3, [r3, #32]
 800abb6:	4960      	ldr	r1, [pc, #384]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800abb8:	4313      	orrs	r3, r2
 800abba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800abbc:	4b5e      	ldr	r3, [pc, #376]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800abbe:	685b      	ldr	r3, [r3, #4]
 800abc0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	69db      	ldr	r3, [r3, #28]
 800abc8:	021b      	lsls	r3, r3, #8
 800abca:	495b      	ldr	r1, [pc, #364]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800abcc:	4313      	orrs	r3, r2
 800abce:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800abd0:	69bb      	ldr	r3, [r7, #24]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d109      	bne.n	800abea <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	6a1b      	ldr	r3, [r3, #32]
 800abda:	4618      	mov	r0, r3
 800abdc:	f000 fd4c 	bl	800b678 <RCC_SetFlashLatencyFromMSIRange>
 800abe0:	4603      	mov	r3, r0
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d001      	beq.n	800abea <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800abe6:	2301      	movs	r3, #1
 800abe8:	e37a      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800abea:	f000 fc81 	bl	800b4f0 <HAL_RCC_GetSysClockFreq>
 800abee:	4602      	mov	r2, r0
 800abf0:	4b51      	ldr	r3, [pc, #324]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	091b      	lsrs	r3, r3, #4
 800abf6:	f003 030f 	and.w	r3, r3, #15
 800abfa:	4950      	ldr	r1, [pc, #320]	; (800ad3c <HAL_RCC_OscConfig+0x274>)
 800abfc:	5ccb      	ldrb	r3, [r1, r3]
 800abfe:	f003 031f 	and.w	r3, r3, #31
 800ac02:	fa22 f303 	lsr.w	r3, r2, r3
 800ac06:	4a4e      	ldr	r2, [pc, #312]	; (800ad40 <HAL_RCC_OscConfig+0x278>)
 800ac08:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800ac0a:	4b4e      	ldr	r3, [pc, #312]	; (800ad44 <HAL_RCC_OscConfig+0x27c>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f7ff f9fc 	bl	800a00c <HAL_InitTick>
 800ac14:	4603      	mov	r3, r0
 800ac16:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800ac18:	7bfb      	ldrb	r3, [r7, #15]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d052      	beq.n	800acc4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800ac1e:	7bfb      	ldrb	r3, [r7, #15]
 800ac20:	e35e      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	699b      	ldr	r3, [r3, #24]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d032      	beq.n	800ac90 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800ac2a:	4b43      	ldr	r3, [pc, #268]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	4a42      	ldr	r2, [pc, #264]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ac30:	f043 0301 	orr.w	r3, r3, #1
 800ac34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ac36:	f7ff fa39 	bl	800a0ac <HAL_GetTick>
 800ac3a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ac3c:	e008      	b.n	800ac50 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ac3e:	f7ff fa35 	bl	800a0ac <HAL_GetTick>
 800ac42:	4602      	mov	r2, r0
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	1ad3      	subs	r3, r2, r3
 800ac48:	2b02      	cmp	r3, #2
 800ac4a:	d901      	bls.n	800ac50 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800ac4c:	2303      	movs	r3, #3
 800ac4e:	e347      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ac50:	4b39      	ldr	r3, [pc, #228]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f003 0302 	and.w	r3, r3, #2
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d0f0      	beq.n	800ac3e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ac5c:	4b36      	ldr	r3, [pc, #216]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	4a35      	ldr	r2, [pc, #212]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ac62:	f043 0308 	orr.w	r3, r3, #8
 800ac66:	6013      	str	r3, [r2, #0]
 800ac68:	4b33      	ldr	r3, [pc, #204]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6a1b      	ldr	r3, [r3, #32]
 800ac74:	4930      	ldr	r1, [pc, #192]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ac76:	4313      	orrs	r3, r2
 800ac78:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ac7a:	4b2f      	ldr	r3, [pc, #188]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	69db      	ldr	r3, [r3, #28]
 800ac86:	021b      	lsls	r3, r3, #8
 800ac88:	492b      	ldr	r1, [pc, #172]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ac8a:	4313      	orrs	r3, r2
 800ac8c:	604b      	str	r3, [r1, #4]
 800ac8e:	e01a      	b.n	800acc6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800ac90:	4b29      	ldr	r3, [pc, #164]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4a28      	ldr	r2, [pc, #160]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ac96:	f023 0301 	bic.w	r3, r3, #1
 800ac9a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ac9c:	f7ff fa06 	bl	800a0ac <HAL_GetTick>
 800aca0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800aca2:	e008      	b.n	800acb6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800aca4:	f7ff fa02 	bl	800a0ac <HAL_GetTick>
 800aca8:	4602      	mov	r2, r0
 800acaa:	693b      	ldr	r3, [r7, #16]
 800acac:	1ad3      	subs	r3, r2, r3
 800acae:	2b02      	cmp	r3, #2
 800acb0:	d901      	bls.n	800acb6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800acb2:	2303      	movs	r3, #3
 800acb4:	e314      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800acb6:	4b20      	ldr	r3, [pc, #128]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f003 0302 	and.w	r3, r3, #2
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d1f0      	bne.n	800aca4 <HAL_RCC_OscConfig+0x1dc>
 800acc2:	e000      	b.n	800acc6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800acc4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f003 0301 	and.w	r3, r3, #1
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d073      	beq.n	800adba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800acd2:	69bb      	ldr	r3, [r7, #24]
 800acd4:	2b08      	cmp	r3, #8
 800acd6:	d005      	beq.n	800ace4 <HAL_RCC_OscConfig+0x21c>
 800acd8:	69bb      	ldr	r3, [r7, #24]
 800acda:	2b0c      	cmp	r3, #12
 800acdc:	d10e      	bne.n	800acfc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800acde:	697b      	ldr	r3, [r7, #20]
 800ace0:	2b03      	cmp	r3, #3
 800ace2:	d10b      	bne.n	800acfc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ace4:	4b14      	ldr	r3, [pc, #80]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800acec:	2b00      	cmp	r3, #0
 800acee:	d063      	beq.n	800adb8 <HAL_RCC_OscConfig+0x2f0>
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	685b      	ldr	r3, [r3, #4]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d15f      	bne.n	800adb8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800acf8:	2301      	movs	r3, #1
 800acfa:	e2f1      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	685b      	ldr	r3, [r3, #4]
 800ad00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ad04:	d106      	bne.n	800ad14 <HAL_RCC_OscConfig+0x24c>
 800ad06:	4b0c      	ldr	r3, [pc, #48]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	4a0b      	ldr	r2, [pc, #44]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ad0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad10:	6013      	str	r3, [r2, #0]
 800ad12:	e025      	b.n	800ad60 <HAL_RCC_OscConfig+0x298>
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	685b      	ldr	r3, [r3, #4]
 800ad18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ad1c:	d114      	bne.n	800ad48 <HAL_RCC_OscConfig+0x280>
 800ad1e:	4b06      	ldr	r3, [pc, #24]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	4a05      	ldr	r2, [pc, #20]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ad24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ad28:	6013      	str	r3, [r2, #0]
 800ad2a:	4b03      	ldr	r3, [pc, #12]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	4a02      	ldr	r2, [pc, #8]	; (800ad38 <HAL_RCC_OscConfig+0x270>)
 800ad30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad34:	6013      	str	r3, [r2, #0]
 800ad36:	e013      	b.n	800ad60 <HAL_RCC_OscConfig+0x298>
 800ad38:	40021000 	.word	0x40021000
 800ad3c:	0800f970 	.word	0x0800f970
 800ad40:	20000000 	.word	0x20000000
 800ad44:	20000004 	.word	0x20000004
 800ad48:	4ba0      	ldr	r3, [pc, #640]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	4a9f      	ldr	r2, [pc, #636]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ad4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ad52:	6013      	str	r3, [r2, #0]
 800ad54:	4b9d      	ldr	r3, [pc, #628]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4a9c      	ldr	r2, [pc, #624]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ad5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ad5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	685b      	ldr	r3, [r3, #4]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d013      	beq.n	800ad90 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad68:	f7ff f9a0 	bl	800a0ac <HAL_GetTick>
 800ad6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ad6e:	e008      	b.n	800ad82 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ad70:	f7ff f99c 	bl	800a0ac <HAL_GetTick>
 800ad74:	4602      	mov	r2, r0
 800ad76:	693b      	ldr	r3, [r7, #16]
 800ad78:	1ad3      	subs	r3, r2, r3
 800ad7a:	2b64      	cmp	r3, #100	; 0x64
 800ad7c:	d901      	bls.n	800ad82 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800ad7e:	2303      	movs	r3, #3
 800ad80:	e2ae      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ad82:	4b92      	ldr	r3, [pc, #584]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d0f0      	beq.n	800ad70 <HAL_RCC_OscConfig+0x2a8>
 800ad8e:	e014      	b.n	800adba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad90:	f7ff f98c 	bl	800a0ac <HAL_GetTick>
 800ad94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ad96:	e008      	b.n	800adaa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ad98:	f7ff f988 	bl	800a0ac <HAL_GetTick>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	1ad3      	subs	r3, r2, r3
 800ada2:	2b64      	cmp	r3, #100	; 0x64
 800ada4:	d901      	bls.n	800adaa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800ada6:	2303      	movs	r3, #3
 800ada8:	e29a      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800adaa:	4b88      	ldr	r3, [pc, #544]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d1f0      	bne.n	800ad98 <HAL_RCC_OscConfig+0x2d0>
 800adb6:	e000      	b.n	800adba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800adb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f003 0302 	and.w	r3, r3, #2
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d060      	beq.n	800ae88 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800adc6:	69bb      	ldr	r3, [r7, #24]
 800adc8:	2b04      	cmp	r3, #4
 800adca:	d005      	beq.n	800add8 <HAL_RCC_OscConfig+0x310>
 800adcc:	69bb      	ldr	r3, [r7, #24]
 800adce:	2b0c      	cmp	r3, #12
 800add0:	d119      	bne.n	800ae06 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	2b02      	cmp	r3, #2
 800add6:	d116      	bne.n	800ae06 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800add8:	4b7c      	ldr	r3, [pc, #496]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d005      	beq.n	800adf0 <HAL_RCC_OscConfig+0x328>
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	68db      	ldr	r3, [r3, #12]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d101      	bne.n	800adf0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800adec:	2301      	movs	r3, #1
 800adee:	e277      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800adf0:	4b76      	ldr	r3, [pc, #472]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	691b      	ldr	r3, [r3, #16]
 800adfc:	061b      	lsls	r3, r3, #24
 800adfe:	4973      	ldr	r1, [pc, #460]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ae00:	4313      	orrs	r3, r2
 800ae02:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ae04:	e040      	b.n	800ae88 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	68db      	ldr	r3, [r3, #12]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d023      	beq.n	800ae56 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ae0e:	4b6f      	ldr	r3, [pc, #444]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	4a6e      	ldr	r2, [pc, #440]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ae14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ae18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae1a:	f7ff f947 	bl	800a0ac <HAL_GetTick>
 800ae1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ae20:	e008      	b.n	800ae34 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ae22:	f7ff f943 	bl	800a0ac <HAL_GetTick>
 800ae26:	4602      	mov	r2, r0
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	1ad3      	subs	r3, r2, r3
 800ae2c:	2b02      	cmp	r3, #2
 800ae2e:	d901      	bls.n	800ae34 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800ae30:	2303      	movs	r3, #3
 800ae32:	e255      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ae34:	4b65      	ldr	r3, [pc, #404]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d0f0      	beq.n	800ae22 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae40:	4b62      	ldr	r3, [pc, #392]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ae42:	685b      	ldr	r3, [r3, #4]
 800ae44:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	691b      	ldr	r3, [r3, #16]
 800ae4c:	061b      	lsls	r3, r3, #24
 800ae4e:	495f      	ldr	r1, [pc, #380]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ae50:	4313      	orrs	r3, r2
 800ae52:	604b      	str	r3, [r1, #4]
 800ae54:	e018      	b.n	800ae88 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ae56:	4b5d      	ldr	r3, [pc, #372]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	4a5c      	ldr	r2, [pc, #368]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ae5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae62:	f7ff f923 	bl	800a0ac <HAL_GetTick>
 800ae66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ae68:	e008      	b.n	800ae7c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ae6a:	f7ff f91f 	bl	800a0ac <HAL_GetTick>
 800ae6e:	4602      	mov	r2, r0
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	1ad3      	subs	r3, r2, r3
 800ae74:	2b02      	cmp	r3, #2
 800ae76:	d901      	bls.n	800ae7c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800ae78:	2303      	movs	r3, #3
 800ae7a:	e231      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ae7c:	4b53      	ldr	r3, [pc, #332]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d1f0      	bne.n	800ae6a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f003 0308 	and.w	r3, r3, #8
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d03c      	beq.n	800af0e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	695b      	ldr	r3, [r3, #20]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d01c      	beq.n	800aed6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ae9c:	4b4b      	ldr	r3, [pc, #300]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800ae9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aea2:	4a4a      	ldr	r2, [pc, #296]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800aea4:	f043 0301 	orr.w	r3, r3, #1
 800aea8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aeac:	f7ff f8fe 	bl	800a0ac <HAL_GetTick>
 800aeb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800aeb2:	e008      	b.n	800aec6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aeb4:	f7ff f8fa 	bl	800a0ac <HAL_GetTick>
 800aeb8:	4602      	mov	r2, r0
 800aeba:	693b      	ldr	r3, [r7, #16]
 800aebc:	1ad3      	subs	r3, r2, r3
 800aebe:	2b02      	cmp	r3, #2
 800aec0:	d901      	bls.n	800aec6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800aec2:	2303      	movs	r3, #3
 800aec4:	e20c      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800aec6:	4b41      	ldr	r3, [pc, #260]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800aec8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aecc:	f003 0302 	and.w	r3, r3, #2
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d0ef      	beq.n	800aeb4 <HAL_RCC_OscConfig+0x3ec>
 800aed4:	e01b      	b.n	800af0e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aed6:	4b3d      	ldr	r3, [pc, #244]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800aed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aedc:	4a3b      	ldr	r2, [pc, #236]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800aede:	f023 0301 	bic.w	r3, r3, #1
 800aee2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aee6:	f7ff f8e1 	bl	800a0ac <HAL_GetTick>
 800aeea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800aeec:	e008      	b.n	800af00 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aeee:	f7ff f8dd 	bl	800a0ac <HAL_GetTick>
 800aef2:	4602      	mov	r2, r0
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	1ad3      	subs	r3, r2, r3
 800aef8:	2b02      	cmp	r3, #2
 800aefa:	d901      	bls.n	800af00 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800aefc:	2303      	movs	r3, #3
 800aefe:	e1ef      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800af00:	4b32      	ldr	r3, [pc, #200]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800af02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af06:	f003 0302 	and.w	r3, r3, #2
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d1ef      	bne.n	800aeee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	f003 0304 	and.w	r3, r3, #4
 800af16:	2b00      	cmp	r3, #0
 800af18:	f000 80a6 	beq.w	800b068 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800af1c:	2300      	movs	r3, #0
 800af1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800af20:	4b2a      	ldr	r3, [pc, #168]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800af22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d10d      	bne.n	800af48 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800af2c:	4b27      	ldr	r3, [pc, #156]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800af2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af30:	4a26      	ldr	r2, [pc, #152]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800af32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af36:	6593      	str	r3, [r2, #88]	; 0x58
 800af38:	4b24      	ldr	r3, [pc, #144]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800af3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af40:	60bb      	str	r3, [r7, #8]
 800af42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800af44:	2301      	movs	r3, #1
 800af46:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800af48:	4b21      	ldr	r3, [pc, #132]	; (800afd0 <HAL_RCC_OscConfig+0x508>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af50:	2b00      	cmp	r3, #0
 800af52:	d118      	bne.n	800af86 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800af54:	4b1e      	ldr	r3, [pc, #120]	; (800afd0 <HAL_RCC_OscConfig+0x508>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	4a1d      	ldr	r2, [pc, #116]	; (800afd0 <HAL_RCC_OscConfig+0x508>)
 800af5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800af5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800af60:	f7ff f8a4 	bl	800a0ac <HAL_GetTick>
 800af64:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800af66:	e008      	b.n	800af7a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af68:	f7ff f8a0 	bl	800a0ac <HAL_GetTick>
 800af6c:	4602      	mov	r2, r0
 800af6e:	693b      	ldr	r3, [r7, #16]
 800af70:	1ad3      	subs	r3, r2, r3
 800af72:	2b02      	cmp	r3, #2
 800af74:	d901      	bls.n	800af7a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800af76:	2303      	movs	r3, #3
 800af78:	e1b2      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800af7a:	4b15      	ldr	r3, [pc, #84]	; (800afd0 <HAL_RCC_OscConfig+0x508>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af82:	2b00      	cmp	r3, #0
 800af84:	d0f0      	beq.n	800af68 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	689b      	ldr	r3, [r3, #8]
 800af8a:	2b01      	cmp	r3, #1
 800af8c:	d108      	bne.n	800afa0 <HAL_RCC_OscConfig+0x4d8>
 800af8e:	4b0f      	ldr	r3, [pc, #60]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800af90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af94:	4a0d      	ldr	r2, [pc, #52]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800af96:	f043 0301 	orr.w	r3, r3, #1
 800af9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800af9e:	e029      	b.n	800aff4 <HAL_RCC_OscConfig+0x52c>
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	689b      	ldr	r3, [r3, #8]
 800afa4:	2b05      	cmp	r3, #5
 800afa6:	d115      	bne.n	800afd4 <HAL_RCC_OscConfig+0x50c>
 800afa8:	4b08      	ldr	r3, [pc, #32]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800afaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afae:	4a07      	ldr	r2, [pc, #28]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800afb0:	f043 0304 	orr.w	r3, r3, #4
 800afb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800afb8:	4b04      	ldr	r3, [pc, #16]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800afba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afbe:	4a03      	ldr	r2, [pc, #12]	; (800afcc <HAL_RCC_OscConfig+0x504>)
 800afc0:	f043 0301 	orr.w	r3, r3, #1
 800afc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800afc8:	e014      	b.n	800aff4 <HAL_RCC_OscConfig+0x52c>
 800afca:	bf00      	nop
 800afcc:	40021000 	.word	0x40021000
 800afd0:	40007000 	.word	0x40007000
 800afd4:	4b9a      	ldr	r3, [pc, #616]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800afd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afda:	4a99      	ldr	r2, [pc, #612]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800afdc:	f023 0301 	bic.w	r3, r3, #1
 800afe0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800afe4:	4b96      	ldr	r3, [pc, #600]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800afe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afea:	4a95      	ldr	r2, [pc, #596]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800afec:	f023 0304 	bic.w	r3, r3, #4
 800aff0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	689b      	ldr	r3, [r3, #8]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d016      	beq.n	800b02a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800affc:	f7ff f856 	bl	800a0ac <HAL_GetTick>
 800b000:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b002:	e00a      	b.n	800b01a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b004:	f7ff f852 	bl	800a0ac <HAL_GetTick>
 800b008:	4602      	mov	r2, r0
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	1ad3      	subs	r3, r2, r3
 800b00e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b012:	4293      	cmp	r3, r2
 800b014:	d901      	bls.n	800b01a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800b016:	2303      	movs	r3, #3
 800b018:	e162      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b01a:	4b89      	ldr	r3, [pc, #548]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b01c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b020:	f003 0302 	and.w	r3, r3, #2
 800b024:	2b00      	cmp	r3, #0
 800b026:	d0ed      	beq.n	800b004 <HAL_RCC_OscConfig+0x53c>
 800b028:	e015      	b.n	800b056 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b02a:	f7ff f83f 	bl	800a0ac <HAL_GetTick>
 800b02e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b030:	e00a      	b.n	800b048 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b032:	f7ff f83b 	bl	800a0ac <HAL_GetTick>
 800b036:	4602      	mov	r2, r0
 800b038:	693b      	ldr	r3, [r7, #16]
 800b03a:	1ad3      	subs	r3, r2, r3
 800b03c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b040:	4293      	cmp	r3, r2
 800b042:	d901      	bls.n	800b048 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800b044:	2303      	movs	r3, #3
 800b046:	e14b      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b048:	4b7d      	ldr	r3, [pc, #500]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b04a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b04e:	f003 0302 	and.w	r3, r3, #2
 800b052:	2b00      	cmp	r3, #0
 800b054:	d1ed      	bne.n	800b032 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b056:	7ffb      	ldrb	r3, [r7, #31]
 800b058:	2b01      	cmp	r3, #1
 800b05a:	d105      	bne.n	800b068 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b05c:	4b78      	ldr	r3, [pc, #480]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b05e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b060:	4a77      	ldr	r2, [pc, #476]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b062:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b066:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f003 0320 	and.w	r3, r3, #32
 800b070:	2b00      	cmp	r3, #0
 800b072:	d03c      	beq.n	800b0ee <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d01c      	beq.n	800b0b6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b07c:	4b70      	ldr	r3, [pc, #448]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b07e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b082:	4a6f      	ldr	r2, [pc, #444]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b084:	f043 0301 	orr.w	r3, r3, #1
 800b088:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b08c:	f7ff f80e 	bl	800a0ac <HAL_GetTick>
 800b090:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b092:	e008      	b.n	800b0a6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b094:	f7ff f80a 	bl	800a0ac <HAL_GetTick>
 800b098:	4602      	mov	r2, r0
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	1ad3      	subs	r3, r2, r3
 800b09e:	2b02      	cmp	r3, #2
 800b0a0:	d901      	bls.n	800b0a6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800b0a2:	2303      	movs	r3, #3
 800b0a4:	e11c      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b0a6:	4b66      	ldr	r3, [pc, #408]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b0a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b0ac:	f003 0302 	and.w	r3, r3, #2
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d0ef      	beq.n	800b094 <HAL_RCC_OscConfig+0x5cc>
 800b0b4:	e01b      	b.n	800b0ee <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b0b6:	4b62      	ldr	r3, [pc, #392]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b0b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b0bc:	4a60      	ldr	r2, [pc, #384]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b0be:	f023 0301 	bic.w	r3, r3, #1
 800b0c2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0c6:	f7fe fff1 	bl	800a0ac <HAL_GetTick>
 800b0ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b0cc:	e008      	b.n	800b0e0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b0ce:	f7fe ffed 	bl	800a0ac <HAL_GetTick>
 800b0d2:	4602      	mov	r2, r0
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	1ad3      	subs	r3, r2, r3
 800b0d8:	2b02      	cmp	r3, #2
 800b0da:	d901      	bls.n	800b0e0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800b0dc:	2303      	movs	r3, #3
 800b0de:	e0ff      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b0e0:	4b57      	ldr	r3, [pc, #348]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b0e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b0e6:	f003 0302 	and.w	r3, r3, #2
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d1ef      	bne.n	800b0ce <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	f000 80f3 	beq.w	800b2de <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0fc:	2b02      	cmp	r3, #2
 800b0fe:	f040 80c9 	bne.w	800b294 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800b102:	4b4f      	ldr	r3, [pc, #316]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b104:	68db      	ldr	r3, [r3, #12]
 800b106:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	f003 0203 	and.w	r2, r3, #3
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b112:	429a      	cmp	r2, r3
 800b114:	d12c      	bne.n	800b170 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b120:	3b01      	subs	r3, #1
 800b122:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b124:	429a      	cmp	r2, r3
 800b126:	d123      	bne.n	800b170 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b132:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b134:	429a      	cmp	r2, r3
 800b136:	d11b      	bne.n	800b170 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b142:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b144:	429a      	cmp	r2, r3
 800b146:	d113      	bne.n	800b170 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b148:	697b      	ldr	r3, [r7, #20]
 800b14a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b152:	085b      	lsrs	r3, r3, #1
 800b154:	3b01      	subs	r3, #1
 800b156:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b158:	429a      	cmp	r2, r3
 800b15a:	d109      	bne.n	800b170 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b15c:	697b      	ldr	r3, [r7, #20]
 800b15e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b166:	085b      	lsrs	r3, r3, #1
 800b168:	3b01      	subs	r3, #1
 800b16a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b16c:	429a      	cmp	r2, r3
 800b16e:	d06b      	beq.n	800b248 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b170:	69bb      	ldr	r3, [r7, #24]
 800b172:	2b0c      	cmp	r3, #12
 800b174:	d062      	beq.n	800b23c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b176:	4b32      	ldr	r3, [pc, #200]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d001      	beq.n	800b186 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800b182:	2301      	movs	r3, #1
 800b184:	e0ac      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b186:	4b2e      	ldr	r3, [pc, #184]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	4a2d      	ldr	r2, [pc, #180]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b18c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b190:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b192:	f7fe ff8b 	bl	800a0ac <HAL_GetTick>
 800b196:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b198:	e008      	b.n	800b1ac <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b19a:	f7fe ff87 	bl	800a0ac <HAL_GetTick>
 800b19e:	4602      	mov	r2, r0
 800b1a0:	693b      	ldr	r3, [r7, #16]
 800b1a2:	1ad3      	subs	r3, r2, r3
 800b1a4:	2b02      	cmp	r3, #2
 800b1a6:	d901      	bls.n	800b1ac <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800b1a8:	2303      	movs	r3, #3
 800b1aa:	e099      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b1ac:	4b24      	ldr	r3, [pc, #144]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d1f0      	bne.n	800b19a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b1b8:	4b21      	ldr	r3, [pc, #132]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b1ba:	68da      	ldr	r2, [r3, #12]
 800b1bc:	4b21      	ldr	r3, [pc, #132]	; (800b244 <HAL_RCC_OscConfig+0x77c>)
 800b1be:	4013      	ands	r3, r2
 800b1c0:	687a      	ldr	r2, [r7, #4]
 800b1c2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800b1c4:	687a      	ldr	r2, [r7, #4]
 800b1c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b1c8:	3a01      	subs	r2, #1
 800b1ca:	0112      	lsls	r2, r2, #4
 800b1cc:	4311      	orrs	r1, r2
 800b1ce:	687a      	ldr	r2, [r7, #4]
 800b1d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b1d2:	0212      	lsls	r2, r2, #8
 800b1d4:	4311      	orrs	r1, r2
 800b1d6:	687a      	ldr	r2, [r7, #4]
 800b1d8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b1da:	0852      	lsrs	r2, r2, #1
 800b1dc:	3a01      	subs	r2, #1
 800b1de:	0552      	lsls	r2, r2, #21
 800b1e0:	4311      	orrs	r1, r2
 800b1e2:	687a      	ldr	r2, [r7, #4]
 800b1e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b1e6:	0852      	lsrs	r2, r2, #1
 800b1e8:	3a01      	subs	r2, #1
 800b1ea:	0652      	lsls	r2, r2, #25
 800b1ec:	4311      	orrs	r1, r2
 800b1ee:	687a      	ldr	r2, [r7, #4]
 800b1f0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b1f2:	06d2      	lsls	r2, r2, #27
 800b1f4:	430a      	orrs	r2, r1
 800b1f6:	4912      	ldr	r1, [pc, #72]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800b1fc:	4b10      	ldr	r3, [pc, #64]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4a0f      	ldr	r2, [pc, #60]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b202:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b206:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b208:	4b0d      	ldr	r3, [pc, #52]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b20a:	68db      	ldr	r3, [r3, #12]
 800b20c:	4a0c      	ldr	r2, [pc, #48]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b20e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b212:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b214:	f7fe ff4a 	bl	800a0ac <HAL_GetTick>
 800b218:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b21a:	e008      	b.n	800b22e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b21c:	f7fe ff46 	bl	800a0ac <HAL_GetTick>
 800b220:	4602      	mov	r2, r0
 800b222:	693b      	ldr	r3, [r7, #16]
 800b224:	1ad3      	subs	r3, r2, r3
 800b226:	2b02      	cmp	r3, #2
 800b228:	d901      	bls.n	800b22e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800b22a:	2303      	movs	r3, #3
 800b22c:	e058      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b22e:	4b04      	ldr	r3, [pc, #16]	; (800b240 <HAL_RCC_OscConfig+0x778>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b236:	2b00      	cmp	r3, #0
 800b238:	d0f0      	beq.n	800b21c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b23a:	e050      	b.n	800b2de <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800b23c:	2301      	movs	r3, #1
 800b23e:	e04f      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
 800b240:	40021000 	.word	0x40021000
 800b244:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b248:	4b27      	ldr	r3, [pc, #156]	; (800b2e8 <HAL_RCC_OscConfig+0x820>)
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b250:	2b00      	cmp	r3, #0
 800b252:	d144      	bne.n	800b2de <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800b254:	4b24      	ldr	r3, [pc, #144]	; (800b2e8 <HAL_RCC_OscConfig+0x820>)
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	4a23      	ldr	r2, [pc, #140]	; (800b2e8 <HAL_RCC_OscConfig+0x820>)
 800b25a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b25e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b260:	4b21      	ldr	r3, [pc, #132]	; (800b2e8 <HAL_RCC_OscConfig+0x820>)
 800b262:	68db      	ldr	r3, [r3, #12]
 800b264:	4a20      	ldr	r2, [pc, #128]	; (800b2e8 <HAL_RCC_OscConfig+0x820>)
 800b266:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b26a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b26c:	f7fe ff1e 	bl	800a0ac <HAL_GetTick>
 800b270:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b272:	e008      	b.n	800b286 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b274:	f7fe ff1a 	bl	800a0ac <HAL_GetTick>
 800b278:	4602      	mov	r2, r0
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	1ad3      	subs	r3, r2, r3
 800b27e:	2b02      	cmp	r3, #2
 800b280:	d901      	bls.n	800b286 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800b282:	2303      	movs	r3, #3
 800b284:	e02c      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b286:	4b18      	ldr	r3, [pc, #96]	; (800b2e8 <HAL_RCC_OscConfig+0x820>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d0f0      	beq.n	800b274 <HAL_RCC_OscConfig+0x7ac>
 800b292:	e024      	b.n	800b2de <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b294:	69bb      	ldr	r3, [r7, #24]
 800b296:	2b0c      	cmp	r3, #12
 800b298:	d01f      	beq.n	800b2da <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b29a:	4b13      	ldr	r3, [pc, #76]	; (800b2e8 <HAL_RCC_OscConfig+0x820>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	4a12      	ldr	r2, [pc, #72]	; (800b2e8 <HAL_RCC_OscConfig+0x820>)
 800b2a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b2a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b2a6:	f7fe ff01 	bl	800a0ac <HAL_GetTick>
 800b2aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b2ac:	e008      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b2ae:	f7fe fefd 	bl	800a0ac <HAL_GetTick>
 800b2b2:	4602      	mov	r2, r0
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	1ad3      	subs	r3, r2, r3
 800b2b8:	2b02      	cmp	r3, #2
 800b2ba:	d901      	bls.n	800b2c0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800b2bc:	2303      	movs	r3, #3
 800b2be:	e00f      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b2c0:	4b09      	ldr	r3, [pc, #36]	; (800b2e8 <HAL_RCC_OscConfig+0x820>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d1f0      	bne.n	800b2ae <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800b2cc:	4b06      	ldr	r3, [pc, #24]	; (800b2e8 <HAL_RCC_OscConfig+0x820>)
 800b2ce:	68da      	ldr	r2, [r3, #12]
 800b2d0:	4905      	ldr	r1, [pc, #20]	; (800b2e8 <HAL_RCC_OscConfig+0x820>)
 800b2d2:	4b06      	ldr	r3, [pc, #24]	; (800b2ec <HAL_RCC_OscConfig+0x824>)
 800b2d4:	4013      	ands	r3, r2
 800b2d6:	60cb      	str	r3, [r1, #12]
 800b2d8:	e001      	b.n	800b2de <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800b2da:	2301      	movs	r3, #1
 800b2dc:	e000      	b.n	800b2e0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800b2de:	2300      	movs	r3, #0
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3720      	adds	r7, #32
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}
 800b2e8:	40021000 	.word	0x40021000
 800b2ec:	feeefffc 	.word	0xfeeefffc

0800b2f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b084      	sub	sp, #16
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
 800b2f8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d101      	bne.n	800b304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b300:	2301      	movs	r3, #1
 800b302:	e0e7      	b.n	800b4d4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b304:	4b75      	ldr	r3, [pc, #468]	; (800b4dc <HAL_RCC_ClockConfig+0x1ec>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	f003 0307 	and.w	r3, r3, #7
 800b30c:	683a      	ldr	r2, [r7, #0]
 800b30e:	429a      	cmp	r2, r3
 800b310:	d910      	bls.n	800b334 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b312:	4b72      	ldr	r3, [pc, #456]	; (800b4dc <HAL_RCC_ClockConfig+0x1ec>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f023 0207 	bic.w	r2, r3, #7
 800b31a:	4970      	ldr	r1, [pc, #448]	; (800b4dc <HAL_RCC_ClockConfig+0x1ec>)
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	4313      	orrs	r3, r2
 800b320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b322:	4b6e      	ldr	r3, [pc, #440]	; (800b4dc <HAL_RCC_ClockConfig+0x1ec>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	f003 0307 	and.w	r3, r3, #7
 800b32a:	683a      	ldr	r2, [r7, #0]
 800b32c:	429a      	cmp	r2, r3
 800b32e:	d001      	beq.n	800b334 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b330:	2301      	movs	r3, #1
 800b332:	e0cf      	b.n	800b4d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f003 0302 	and.w	r3, r3, #2
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d010      	beq.n	800b362 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	689a      	ldr	r2, [r3, #8]
 800b344:	4b66      	ldr	r3, [pc, #408]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b346:	689b      	ldr	r3, [r3, #8]
 800b348:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b34c:	429a      	cmp	r2, r3
 800b34e:	d908      	bls.n	800b362 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b350:	4b63      	ldr	r3, [pc, #396]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b352:	689b      	ldr	r3, [r3, #8]
 800b354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	689b      	ldr	r3, [r3, #8]
 800b35c:	4960      	ldr	r1, [pc, #384]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b35e:	4313      	orrs	r3, r2
 800b360:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	f003 0301 	and.w	r3, r3, #1
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d04c      	beq.n	800b408 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	685b      	ldr	r3, [r3, #4]
 800b372:	2b03      	cmp	r3, #3
 800b374:	d107      	bne.n	800b386 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b376:	4b5a      	ldr	r3, [pc, #360]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d121      	bne.n	800b3c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b382:	2301      	movs	r3, #1
 800b384:	e0a6      	b.n	800b4d4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	685b      	ldr	r3, [r3, #4]
 800b38a:	2b02      	cmp	r3, #2
 800b38c:	d107      	bne.n	800b39e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b38e:	4b54      	ldr	r3, [pc, #336]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b396:	2b00      	cmp	r3, #0
 800b398:	d115      	bne.n	800b3c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b39a:	2301      	movs	r3, #1
 800b39c:	e09a      	b.n	800b4d4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	685b      	ldr	r3, [r3, #4]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d107      	bne.n	800b3b6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b3a6:	4b4e      	ldr	r3, [pc, #312]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	f003 0302 	and.w	r3, r3, #2
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d109      	bne.n	800b3c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	e08e      	b.n	800b4d4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b3b6:	4b4a      	ldr	r3, [pc, #296]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d101      	bne.n	800b3c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	e086      	b.n	800b4d4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b3c6:	4b46      	ldr	r3, [pc, #280]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	f023 0203 	bic.w	r2, r3, #3
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	685b      	ldr	r3, [r3, #4]
 800b3d2:	4943      	ldr	r1, [pc, #268]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b3d4:	4313      	orrs	r3, r2
 800b3d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b3d8:	f7fe fe68 	bl	800a0ac <HAL_GetTick>
 800b3dc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b3de:	e00a      	b.n	800b3f6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b3e0:	f7fe fe64 	bl	800a0ac <HAL_GetTick>
 800b3e4:	4602      	mov	r2, r0
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	1ad3      	subs	r3, r2, r3
 800b3ea:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3ee:	4293      	cmp	r3, r2
 800b3f0:	d901      	bls.n	800b3f6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800b3f2:	2303      	movs	r3, #3
 800b3f4:	e06e      	b.n	800b4d4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b3f6:	4b3a      	ldr	r3, [pc, #232]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b3f8:	689b      	ldr	r3, [r3, #8]
 800b3fa:	f003 020c 	and.w	r2, r3, #12
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	009b      	lsls	r3, r3, #2
 800b404:	429a      	cmp	r2, r3
 800b406:	d1eb      	bne.n	800b3e0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	f003 0302 	and.w	r3, r3, #2
 800b410:	2b00      	cmp	r3, #0
 800b412:	d010      	beq.n	800b436 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	689a      	ldr	r2, [r3, #8]
 800b418:	4b31      	ldr	r3, [pc, #196]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b41a:	689b      	ldr	r3, [r3, #8]
 800b41c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b420:	429a      	cmp	r2, r3
 800b422:	d208      	bcs.n	800b436 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b424:	4b2e      	ldr	r3, [pc, #184]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b426:	689b      	ldr	r3, [r3, #8]
 800b428:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	689b      	ldr	r3, [r3, #8]
 800b430:	492b      	ldr	r1, [pc, #172]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b432:	4313      	orrs	r3, r2
 800b434:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b436:	4b29      	ldr	r3, [pc, #164]	; (800b4dc <HAL_RCC_ClockConfig+0x1ec>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f003 0307 	and.w	r3, r3, #7
 800b43e:	683a      	ldr	r2, [r7, #0]
 800b440:	429a      	cmp	r2, r3
 800b442:	d210      	bcs.n	800b466 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b444:	4b25      	ldr	r3, [pc, #148]	; (800b4dc <HAL_RCC_ClockConfig+0x1ec>)
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f023 0207 	bic.w	r2, r3, #7
 800b44c:	4923      	ldr	r1, [pc, #140]	; (800b4dc <HAL_RCC_ClockConfig+0x1ec>)
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	4313      	orrs	r3, r2
 800b452:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b454:	4b21      	ldr	r3, [pc, #132]	; (800b4dc <HAL_RCC_ClockConfig+0x1ec>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f003 0307 	and.w	r3, r3, #7
 800b45c:	683a      	ldr	r2, [r7, #0]
 800b45e:	429a      	cmp	r2, r3
 800b460:	d001      	beq.n	800b466 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800b462:	2301      	movs	r3, #1
 800b464:	e036      	b.n	800b4d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f003 0304 	and.w	r3, r3, #4
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d008      	beq.n	800b484 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b472:	4b1b      	ldr	r3, [pc, #108]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b474:	689b      	ldr	r3, [r3, #8]
 800b476:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	68db      	ldr	r3, [r3, #12]
 800b47e:	4918      	ldr	r1, [pc, #96]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b480:	4313      	orrs	r3, r2
 800b482:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	f003 0308 	and.w	r3, r3, #8
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d009      	beq.n	800b4a4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b490:	4b13      	ldr	r3, [pc, #76]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b492:	689b      	ldr	r3, [r3, #8]
 800b494:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	691b      	ldr	r3, [r3, #16]
 800b49c:	00db      	lsls	r3, r3, #3
 800b49e:	4910      	ldr	r1, [pc, #64]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b4a0:	4313      	orrs	r3, r2
 800b4a2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b4a4:	f000 f824 	bl	800b4f0 <HAL_RCC_GetSysClockFreq>
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	4b0d      	ldr	r3, [pc, #52]	; (800b4e0 <HAL_RCC_ClockConfig+0x1f0>)
 800b4ac:	689b      	ldr	r3, [r3, #8]
 800b4ae:	091b      	lsrs	r3, r3, #4
 800b4b0:	f003 030f 	and.w	r3, r3, #15
 800b4b4:	490b      	ldr	r1, [pc, #44]	; (800b4e4 <HAL_RCC_ClockConfig+0x1f4>)
 800b4b6:	5ccb      	ldrb	r3, [r1, r3]
 800b4b8:	f003 031f 	and.w	r3, r3, #31
 800b4bc:	fa22 f303 	lsr.w	r3, r2, r3
 800b4c0:	4a09      	ldr	r2, [pc, #36]	; (800b4e8 <HAL_RCC_ClockConfig+0x1f8>)
 800b4c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800b4c4:	4b09      	ldr	r3, [pc, #36]	; (800b4ec <HAL_RCC_ClockConfig+0x1fc>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	f7fe fd9f 	bl	800a00c <HAL_InitTick>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	72fb      	strb	r3, [r7, #11]

  return status;
 800b4d2:	7afb      	ldrb	r3, [r7, #11]
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3710      	adds	r7, #16
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}
 800b4dc:	40022000 	.word	0x40022000
 800b4e0:	40021000 	.word	0x40021000
 800b4e4:	0800f970 	.word	0x0800f970
 800b4e8:	20000000 	.word	0x20000000
 800b4ec:	20000004 	.word	0x20000004

0800b4f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b089      	sub	sp, #36	; 0x24
 800b4f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	61fb      	str	r3, [r7, #28]
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b4fe:	4b3e      	ldr	r3, [pc, #248]	; (800b5f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800b500:	689b      	ldr	r3, [r3, #8]
 800b502:	f003 030c 	and.w	r3, r3, #12
 800b506:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b508:	4b3b      	ldr	r3, [pc, #236]	; (800b5f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800b50a:	68db      	ldr	r3, [r3, #12]
 800b50c:	f003 0303 	and.w	r3, r3, #3
 800b510:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b512:	693b      	ldr	r3, [r7, #16]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d005      	beq.n	800b524 <HAL_RCC_GetSysClockFreq+0x34>
 800b518:	693b      	ldr	r3, [r7, #16]
 800b51a:	2b0c      	cmp	r3, #12
 800b51c:	d121      	bne.n	800b562 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	2b01      	cmp	r3, #1
 800b522:	d11e      	bne.n	800b562 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800b524:	4b34      	ldr	r3, [pc, #208]	; (800b5f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f003 0308 	and.w	r3, r3, #8
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d107      	bne.n	800b540 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800b530:	4b31      	ldr	r3, [pc, #196]	; (800b5f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800b532:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b536:	0a1b      	lsrs	r3, r3, #8
 800b538:	f003 030f 	and.w	r3, r3, #15
 800b53c:	61fb      	str	r3, [r7, #28]
 800b53e:	e005      	b.n	800b54c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800b540:	4b2d      	ldr	r3, [pc, #180]	; (800b5f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	091b      	lsrs	r3, r3, #4
 800b546:	f003 030f 	and.w	r3, r3, #15
 800b54a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800b54c:	4a2b      	ldr	r2, [pc, #172]	; (800b5fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800b54e:	69fb      	ldr	r3, [r7, #28]
 800b550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b554:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b556:	693b      	ldr	r3, [r7, #16]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d10d      	bne.n	800b578 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800b55c:	69fb      	ldr	r3, [r7, #28]
 800b55e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b560:	e00a      	b.n	800b578 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b562:	693b      	ldr	r3, [r7, #16]
 800b564:	2b04      	cmp	r3, #4
 800b566:	d102      	bne.n	800b56e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b568:	4b25      	ldr	r3, [pc, #148]	; (800b600 <HAL_RCC_GetSysClockFreq+0x110>)
 800b56a:	61bb      	str	r3, [r7, #24]
 800b56c:	e004      	b.n	800b578 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	2b08      	cmp	r3, #8
 800b572:	d101      	bne.n	800b578 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b574:	4b23      	ldr	r3, [pc, #140]	; (800b604 <HAL_RCC_GetSysClockFreq+0x114>)
 800b576:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b578:	693b      	ldr	r3, [r7, #16]
 800b57a:	2b0c      	cmp	r3, #12
 800b57c:	d134      	bne.n	800b5e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b57e:	4b1e      	ldr	r3, [pc, #120]	; (800b5f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800b580:	68db      	ldr	r3, [r3, #12]
 800b582:	f003 0303 	and.w	r3, r3, #3
 800b586:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	2b02      	cmp	r3, #2
 800b58c:	d003      	beq.n	800b596 <HAL_RCC_GetSysClockFreq+0xa6>
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	2b03      	cmp	r3, #3
 800b592:	d003      	beq.n	800b59c <HAL_RCC_GetSysClockFreq+0xac>
 800b594:	e005      	b.n	800b5a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800b596:	4b1a      	ldr	r3, [pc, #104]	; (800b600 <HAL_RCC_GetSysClockFreq+0x110>)
 800b598:	617b      	str	r3, [r7, #20]
      break;
 800b59a:	e005      	b.n	800b5a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800b59c:	4b19      	ldr	r3, [pc, #100]	; (800b604 <HAL_RCC_GetSysClockFreq+0x114>)
 800b59e:	617b      	str	r3, [r7, #20]
      break;
 800b5a0:	e002      	b.n	800b5a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800b5a2:	69fb      	ldr	r3, [r7, #28]
 800b5a4:	617b      	str	r3, [r7, #20]
      break;
 800b5a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b5a8:	4b13      	ldr	r3, [pc, #76]	; (800b5f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800b5aa:	68db      	ldr	r3, [r3, #12]
 800b5ac:	091b      	lsrs	r3, r3, #4
 800b5ae:	f003 0307 	and.w	r3, r3, #7
 800b5b2:	3301      	adds	r3, #1
 800b5b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b5b6:	4b10      	ldr	r3, [pc, #64]	; (800b5f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800b5b8:	68db      	ldr	r3, [r3, #12]
 800b5ba:	0a1b      	lsrs	r3, r3, #8
 800b5bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b5c0:	697a      	ldr	r2, [r7, #20]
 800b5c2:	fb03 f202 	mul.w	r2, r3, r2
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b5ce:	4b0a      	ldr	r3, [pc, #40]	; (800b5f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800b5d0:	68db      	ldr	r3, [r3, #12]
 800b5d2:	0e5b      	lsrs	r3, r3, #25
 800b5d4:	f003 0303 	and.w	r3, r3, #3
 800b5d8:	3301      	adds	r3, #1
 800b5da:	005b      	lsls	r3, r3, #1
 800b5dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800b5de:	697a      	ldr	r2, [r7, #20]
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800b5e8:	69bb      	ldr	r3, [r7, #24]
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	3724      	adds	r7, #36	; 0x24
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	40021000 	.word	0x40021000
 800b5fc:	0800f988 	.word	0x0800f988
 800b600:	00f42400 	.word	0x00f42400
 800b604:	007a1200 	.word	0x007a1200

0800b608 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b608:	b480      	push	{r7}
 800b60a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b60c:	4b03      	ldr	r3, [pc, #12]	; (800b61c <HAL_RCC_GetHCLKFreq+0x14>)
 800b60e:	681b      	ldr	r3, [r3, #0]
}
 800b610:	4618      	mov	r0, r3
 800b612:	46bd      	mov	sp, r7
 800b614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b618:	4770      	bx	lr
 800b61a:	bf00      	nop
 800b61c:	20000000 	.word	0x20000000

0800b620 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b620:	b580      	push	{r7, lr}
 800b622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b624:	f7ff fff0 	bl	800b608 <HAL_RCC_GetHCLKFreq>
 800b628:	4602      	mov	r2, r0
 800b62a:	4b06      	ldr	r3, [pc, #24]	; (800b644 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b62c:	689b      	ldr	r3, [r3, #8]
 800b62e:	0a1b      	lsrs	r3, r3, #8
 800b630:	f003 0307 	and.w	r3, r3, #7
 800b634:	4904      	ldr	r1, [pc, #16]	; (800b648 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b636:	5ccb      	ldrb	r3, [r1, r3]
 800b638:	f003 031f 	and.w	r3, r3, #31
 800b63c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b640:	4618      	mov	r0, r3
 800b642:	bd80      	pop	{r7, pc}
 800b644:	40021000 	.word	0x40021000
 800b648:	0800f980 	.word	0x0800f980

0800b64c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b650:	f7ff ffda 	bl	800b608 <HAL_RCC_GetHCLKFreq>
 800b654:	4602      	mov	r2, r0
 800b656:	4b06      	ldr	r3, [pc, #24]	; (800b670 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b658:	689b      	ldr	r3, [r3, #8]
 800b65a:	0adb      	lsrs	r3, r3, #11
 800b65c:	f003 0307 	and.w	r3, r3, #7
 800b660:	4904      	ldr	r1, [pc, #16]	; (800b674 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b662:	5ccb      	ldrb	r3, [r1, r3]
 800b664:	f003 031f 	and.w	r3, r3, #31
 800b668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	bd80      	pop	{r7, pc}
 800b670:	40021000 	.word	0x40021000
 800b674:	0800f980 	.word	0x0800f980

0800b678 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b086      	sub	sp, #24
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b680:	2300      	movs	r3, #0
 800b682:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b684:	4b2a      	ldr	r3, [pc, #168]	; (800b730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d003      	beq.n	800b698 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b690:	f7ff f9b6 	bl	800aa00 <HAL_PWREx_GetVoltageRange>
 800b694:	6178      	str	r0, [r7, #20]
 800b696:	e014      	b.n	800b6c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800b698:	4b25      	ldr	r3, [pc, #148]	; (800b730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b69a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b69c:	4a24      	ldr	r2, [pc, #144]	; (800b730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b69e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b6a2:	6593      	str	r3, [r2, #88]	; 0x58
 800b6a4:	4b22      	ldr	r3, [pc, #136]	; (800b730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b6a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b6ac:	60fb      	str	r3, [r7, #12]
 800b6ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800b6b0:	f7ff f9a6 	bl	800aa00 <HAL_PWREx_GetVoltageRange>
 800b6b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800b6b6:	4b1e      	ldr	r3, [pc, #120]	; (800b730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b6b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6ba:	4a1d      	ldr	r2, [pc, #116]	; (800b730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b6bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b6c0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b6c2:	697b      	ldr	r3, [r7, #20]
 800b6c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b6c8:	d10b      	bne.n	800b6e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2b80      	cmp	r3, #128	; 0x80
 800b6ce:	d919      	bls.n	800b704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2ba0      	cmp	r3, #160	; 0xa0
 800b6d4:	d902      	bls.n	800b6dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b6d6:	2302      	movs	r3, #2
 800b6d8:	613b      	str	r3, [r7, #16]
 800b6da:	e013      	b.n	800b704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b6dc:	2301      	movs	r3, #1
 800b6de:	613b      	str	r3, [r7, #16]
 800b6e0:	e010      	b.n	800b704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2b80      	cmp	r3, #128	; 0x80
 800b6e6:	d902      	bls.n	800b6ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800b6e8:	2303      	movs	r3, #3
 800b6ea:	613b      	str	r3, [r7, #16]
 800b6ec:	e00a      	b.n	800b704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2b80      	cmp	r3, #128	; 0x80
 800b6f2:	d102      	bne.n	800b6fa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b6f4:	2302      	movs	r3, #2
 800b6f6:	613b      	str	r3, [r7, #16]
 800b6f8:	e004      	b.n	800b704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2b70      	cmp	r3, #112	; 0x70
 800b6fe:	d101      	bne.n	800b704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b700:	2301      	movs	r3, #1
 800b702:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b704:	4b0b      	ldr	r3, [pc, #44]	; (800b734 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f023 0207 	bic.w	r2, r3, #7
 800b70c:	4909      	ldr	r1, [pc, #36]	; (800b734 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b70e:	693b      	ldr	r3, [r7, #16]
 800b710:	4313      	orrs	r3, r2
 800b712:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800b714:	4b07      	ldr	r3, [pc, #28]	; (800b734 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	f003 0307 	and.w	r3, r3, #7
 800b71c:	693a      	ldr	r2, [r7, #16]
 800b71e:	429a      	cmp	r2, r3
 800b720:	d001      	beq.n	800b726 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800b722:	2301      	movs	r3, #1
 800b724:	e000      	b.n	800b728 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800b726:	2300      	movs	r3, #0
}
 800b728:	4618      	mov	r0, r3
 800b72a:	3718      	adds	r7, #24
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}
 800b730:	40021000 	.word	0x40021000
 800b734:	40022000 	.word	0x40022000

0800b738 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b086      	sub	sp, #24
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b740:	2300      	movs	r3, #0
 800b742:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b744:	2300      	movs	r3, #0
 800b746:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b750:	2b00      	cmp	r3, #0
 800b752:	d031      	beq.n	800b7b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b758:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b75c:	d01a      	beq.n	800b794 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800b75e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b762:	d814      	bhi.n	800b78e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b764:	2b00      	cmp	r3, #0
 800b766:	d009      	beq.n	800b77c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b768:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b76c:	d10f      	bne.n	800b78e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800b76e:	4b5d      	ldr	r3, [pc, #372]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b770:	68db      	ldr	r3, [r3, #12]
 800b772:	4a5c      	ldr	r2, [pc, #368]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b774:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b778:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b77a:	e00c      	b.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	3304      	adds	r3, #4
 800b780:	2100      	movs	r1, #0
 800b782:	4618      	mov	r0, r3
 800b784:	f000 fa22 	bl	800bbcc <RCCEx_PLLSAI1_Config>
 800b788:	4603      	mov	r3, r0
 800b78a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b78c:	e003      	b.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b78e:	2301      	movs	r3, #1
 800b790:	74fb      	strb	r3, [r7, #19]
      break;
 800b792:	e000      	b.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800b794:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b796:	7cfb      	ldrb	r3, [r7, #19]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d10b      	bne.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b79c:	4b51      	ldr	r3, [pc, #324]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b79e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7aa:	494e      	ldr	r1, [pc, #312]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b7ac:	4313      	orrs	r3, r2
 800b7ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b7b2:	e001      	b.n	800b7b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7b4:	7cfb      	ldrb	r3, [r7, #19]
 800b7b6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	f000 809e 	beq.w	800b902 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b7ca:	4b46      	ldr	r3, [pc, #280]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b7cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d101      	bne.n	800b7da <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	e000      	b.n	800b7dc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800b7da:	2300      	movs	r3, #0
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d00d      	beq.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b7e0:	4b40      	ldr	r3, [pc, #256]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b7e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7e4:	4a3f      	ldr	r2, [pc, #252]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b7e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b7ea:	6593      	str	r3, [r2, #88]	; 0x58
 800b7ec:	4b3d      	ldr	r3, [pc, #244]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b7ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b7f4:	60bb      	str	r3, [r7, #8]
 800b7f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b7fc:	4b3a      	ldr	r3, [pc, #232]	; (800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	4a39      	ldr	r2, [pc, #228]	; (800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800b802:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b806:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b808:	f7fe fc50 	bl	800a0ac <HAL_GetTick>
 800b80c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b80e:	e009      	b.n	800b824 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b810:	f7fe fc4c 	bl	800a0ac <HAL_GetTick>
 800b814:	4602      	mov	r2, r0
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	1ad3      	subs	r3, r2, r3
 800b81a:	2b02      	cmp	r3, #2
 800b81c:	d902      	bls.n	800b824 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800b81e:	2303      	movs	r3, #3
 800b820:	74fb      	strb	r3, [r7, #19]
        break;
 800b822:	e005      	b.n	800b830 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b824:	4b30      	ldr	r3, [pc, #192]	; (800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d0ef      	beq.n	800b810 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800b830:	7cfb      	ldrb	r3, [r7, #19]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d15a      	bne.n	800b8ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b836:	4b2b      	ldr	r3, [pc, #172]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b838:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b83c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b840:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b842:	697b      	ldr	r3, [r7, #20]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d01e      	beq.n	800b886 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b84c:	697a      	ldr	r2, [r7, #20]
 800b84e:	429a      	cmp	r2, r3
 800b850:	d019      	beq.n	800b886 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b852:	4b24      	ldr	r3, [pc, #144]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b854:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b858:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b85c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b85e:	4b21      	ldr	r3, [pc, #132]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b860:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b864:	4a1f      	ldr	r2, [pc, #124]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b866:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b86a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b86e:	4b1d      	ldr	r3, [pc, #116]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b874:	4a1b      	ldr	r2, [pc, #108]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b876:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b87a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b87e:	4a19      	ldr	r2, [pc, #100]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	f003 0301 	and.w	r3, r3, #1
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d016      	beq.n	800b8be <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b890:	f7fe fc0c 	bl	800a0ac <HAL_GetTick>
 800b894:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b896:	e00b      	b.n	800b8b0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b898:	f7fe fc08 	bl	800a0ac <HAL_GetTick>
 800b89c:	4602      	mov	r2, r0
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	1ad3      	subs	r3, r2, r3
 800b8a2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	d902      	bls.n	800b8b0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800b8aa:	2303      	movs	r3, #3
 800b8ac:	74fb      	strb	r3, [r7, #19]
            break;
 800b8ae:	e006      	b.n	800b8be <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b8b0:	4b0c      	ldr	r3, [pc, #48]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b8b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8b6:	f003 0302 	and.w	r3, r3, #2
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d0ec      	beq.n	800b898 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800b8be:	7cfb      	ldrb	r3, [r7, #19]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d10b      	bne.n	800b8dc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b8c4:	4b07      	ldr	r3, [pc, #28]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b8c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b8d2:	4904      	ldr	r1, [pc, #16]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b8da:	e009      	b.n	800b8f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b8dc:	7cfb      	ldrb	r3, [r7, #19]
 800b8de:	74bb      	strb	r3, [r7, #18]
 800b8e0:	e006      	b.n	800b8f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800b8e2:	bf00      	nop
 800b8e4:	40021000 	.word	0x40021000
 800b8e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8ec:	7cfb      	ldrb	r3, [r7, #19]
 800b8ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b8f0:	7c7b      	ldrb	r3, [r7, #17]
 800b8f2:	2b01      	cmp	r3, #1
 800b8f4:	d105      	bne.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b8f6:	4b8d      	ldr	r3, [pc, #564]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b8f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8fa:	4a8c      	ldr	r2, [pc, #560]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b8fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b900:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f003 0301 	and.w	r3, r3, #1
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d00a      	beq.n	800b924 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b90e:	4b87      	ldr	r3, [pc, #540]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b910:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b914:	f023 0203 	bic.w	r2, r3, #3
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	6a1b      	ldr	r3, [r3, #32]
 800b91c:	4983      	ldr	r1, [pc, #524]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b91e:	4313      	orrs	r3, r2
 800b920:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f003 0302 	and.w	r3, r3, #2
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d00a      	beq.n	800b946 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b930:	4b7e      	ldr	r3, [pc, #504]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b936:	f023 020c 	bic.w	r2, r3, #12
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b93e:	497b      	ldr	r1, [pc, #492]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b940:	4313      	orrs	r3, r2
 800b942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f003 0304 	and.w	r3, r3, #4
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d00a      	beq.n	800b968 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b952:	4b76      	ldr	r3, [pc, #472]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b958:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b960:	4972      	ldr	r1, [pc, #456]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b962:	4313      	orrs	r3, r2
 800b964:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f003 0320 	and.w	r3, r3, #32
 800b970:	2b00      	cmp	r3, #0
 800b972:	d00a      	beq.n	800b98a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b974:	4b6d      	ldr	r3, [pc, #436]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b97a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b982:	496a      	ldr	r1, [pc, #424]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b984:	4313      	orrs	r3, r2
 800b986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b992:	2b00      	cmp	r3, #0
 800b994:	d00a      	beq.n	800b9ac <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b996:	4b65      	ldr	r3, [pc, #404]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b99c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9a4:	4961      	ldr	r1, [pc, #388]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b9a6:	4313      	orrs	r3, r2
 800b9a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d00a      	beq.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b9b8:	4b5c      	ldr	r3, [pc, #368]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b9ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9c6:	4959      	ldr	r1, [pc, #356]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b9c8:	4313      	orrs	r3, r2
 800b9ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d00a      	beq.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b9da:	4b54      	ldr	r3, [pc, #336]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b9dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9e0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9e8:	4950      	ldr	r1, [pc, #320]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b9ea:	4313      	orrs	r3, r2
 800b9ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d00a      	beq.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b9fc:	4b4b      	ldr	r3, [pc, #300]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b9fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba02:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba0a:	4948      	ldr	r1, [pc, #288]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ba0c:	4313      	orrs	r3, r2
 800ba0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d00a      	beq.n	800ba34 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ba1e:	4b43      	ldr	r3, [pc, #268]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ba20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba24:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba2c:	493f      	ldr	r1, [pc, #252]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d028      	beq.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ba40:	4b3a      	ldr	r3, [pc, #232]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ba42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba46:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba4e:	4937      	ldr	r1, [pc, #220]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ba50:	4313      	orrs	r3, r2
 800ba52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ba5e:	d106      	bne.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ba60:	4b32      	ldr	r3, [pc, #200]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ba62:	68db      	ldr	r3, [r3, #12]
 800ba64:	4a31      	ldr	r2, [pc, #196]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ba66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba6a:	60d3      	str	r3, [r2, #12]
 800ba6c:	e011      	b.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba72:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ba76:	d10c      	bne.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	3304      	adds	r3, #4
 800ba7c:	2101      	movs	r1, #1
 800ba7e:	4618      	mov	r0, r3
 800ba80:	f000 f8a4 	bl	800bbcc <RCCEx_PLLSAI1_Config>
 800ba84:	4603      	mov	r3, r0
 800ba86:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800ba88:	7cfb      	ldrb	r3, [r7, #19]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d001      	beq.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800ba8e:	7cfb      	ldrb	r3, [r7, #19]
 800ba90:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d028      	beq.n	800baf0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800ba9e:	4b23      	ldr	r3, [pc, #140]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800baa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baa4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800baac:	491f      	ldr	r1, [pc, #124]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800baae:	4313      	orrs	r3, r2
 800bab0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bab8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800babc:	d106      	bne.n	800bacc <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800babe:	4b1b      	ldr	r3, [pc, #108]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bac0:	68db      	ldr	r3, [r3, #12]
 800bac2:	4a1a      	ldr	r2, [pc, #104]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bac4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bac8:	60d3      	str	r3, [r2, #12]
 800baca:	e011      	b.n	800baf0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bad0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bad4:	d10c      	bne.n	800baf0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	3304      	adds	r3, #4
 800bada:	2101      	movs	r1, #1
 800badc:	4618      	mov	r0, r3
 800bade:	f000 f875 	bl	800bbcc <RCCEx_PLLSAI1_Config>
 800bae2:	4603      	mov	r3, r0
 800bae4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bae6:	7cfb      	ldrb	r3, [r7, #19]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d001      	beq.n	800baf0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800baec:	7cfb      	ldrb	r3, [r7, #19]
 800baee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d02b      	beq.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bafc:	4b0b      	ldr	r3, [pc, #44]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bafe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb02:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb0a:	4908      	ldr	r1, [pc, #32]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb0c:	4313      	orrs	r3, r2
 800bb0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bb1a:	d109      	bne.n	800bb30 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bb1c:	4b03      	ldr	r3, [pc, #12]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb1e:	68db      	ldr	r3, [r3, #12]
 800bb20:	4a02      	ldr	r2, [pc, #8]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb26:	60d3      	str	r3, [r2, #12]
 800bb28:	e014      	b.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800bb2a:	bf00      	nop
 800bb2c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb34:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bb38:	d10c      	bne.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	3304      	adds	r3, #4
 800bb3e:	2101      	movs	r1, #1
 800bb40:	4618      	mov	r0, r3
 800bb42:	f000 f843 	bl	800bbcc <RCCEx_PLLSAI1_Config>
 800bb46:	4603      	mov	r3, r0
 800bb48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bb4a:	7cfb      	ldrb	r3, [r7, #19]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d001      	beq.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800bb50:	7cfb      	ldrb	r3, [r7, #19]
 800bb52:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d01c      	beq.n	800bb9a <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bb60:	4b19      	ldr	r3, [pc, #100]	; (800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800bb62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb66:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb6e:	4916      	ldr	r1, [pc, #88]	; (800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800bb70:	4313      	orrs	r3, r2
 800bb72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb7a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bb7e:	d10c      	bne.n	800bb9a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	3304      	adds	r3, #4
 800bb84:	2102      	movs	r1, #2
 800bb86:	4618      	mov	r0, r3
 800bb88:	f000 f820 	bl	800bbcc <RCCEx_PLLSAI1_Config>
 800bb8c:	4603      	mov	r3, r0
 800bb8e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bb90:	7cfb      	ldrb	r3, [r7, #19]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d001      	beq.n	800bb9a <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800bb96:	7cfb      	ldrb	r3, [r7, #19]
 800bb98:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d00a      	beq.n	800bbbc <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bba6:	4b08      	ldr	r3, [pc, #32]	; (800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800bba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbac:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bbb4:	4904      	ldr	r1, [pc, #16]	; (800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800bbb6:	4313      	orrs	r3, r2
 800bbb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800bbbc:	7cbb      	ldrb	r3, [r7, #18]
}
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	3718      	adds	r7, #24
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	bd80      	pop	{r7, pc}
 800bbc6:	bf00      	nop
 800bbc8:	40021000 	.word	0x40021000

0800bbcc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b084      	sub	sp, #16
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
 800bbd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800bbda:	4b74      	ldr	r3, [pc, #464]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bbdc:	68db      	ldr	r3, [r3, #12]
 800bbde:	f003 0303 	and.w	r3, r3, #3
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d018      	beq.n	800bc18 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800bbe6:	4b71      	ldr	r3, [pc, #452]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bbe8:	68db      	ldr	r3, [r3, #12]
 800bbea:	f003 0203 	and.w	r2, r3, #3
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	429a      	cmp	r2, r3
 800bbf4:	d10d      	bne.n	800bc12 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
       ||
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d009      	beq.n	800bc12 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800bbfe:	4b6b      	ldr	r3, [pc, #428]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bc00:	68db      	ldr	r3, [r3, #12]
 800bc02:	091b      	lsrs	r3, r3, #4
 800bc04:	f003 0307 	and.w	r3, r3, #7
 800bc08:	1c5a      	adds	r2, r3, #1
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	685b      	ldr	r3, [r3, #4]
       ||
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	d047      	beq.n	800bca2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800bc12:	2301      	movs	r3, #1
 800bc14:	73fb      	strb	r3, [r7, #15]
 800bc16:	e044      	b.n	800bca2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	2b03      	cmp	r3, #3
 800bc1e:	d018      	beq.n	800bc52 <RCCEx_PLLSAI1_Config+0x86>
 800bc20:	2b03      	cmp	r3, #3
 800bc22:	d825      	bhi.n	800bc70 <RCCEx_PLLSAI1_Config+0xa4>
 800bc24:	2b01      	cmp	r3, #1
 800bc26:	d002      	beq.n	800bc2e <RCCEx_PLLSAI1_Config+0x62>
 800bc28:	2b02      	cmp	r3, #2
 800bc2a:	d009      	beq.n	800bc40 <RCCEx_PLLSAI1_Config+0x74>
 800bc2c:	e020      	b.n	800bc70 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800bc2e:	4b5f      	ldr	r3, [pc, #380]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f003 0302 	and.w	r3, r3, #2
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d11d      	bne.n	800bc76 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bc3e:	e01a      	b.n	800bc76 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800bc40:	4b5a      	ldr	r3, [pc, #360]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d116      	bne.n	800bc7a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bc50:	e013      	b.n	800bc7a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800bc52:	4b56      	ldr	r3, [pc, #344]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d10f      	bne.n	800bc7e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800bc5e:	4b53      	ldr	r3, [pc, #332]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d109      	bne.n	800bc7e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800bc6a:	2301      	movs	r3, #1
 800bc6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800bc6e:	e006      	b.n	800bc7e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800bc70:	2301      	movs	r3, #1
 800bc72:	73fb      	strb	r3, [r7, #15]
      break;
 800bc74:	e004      	b.n	800bc80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800bc76:	bf00      	nop
 800bc78:	e002      	b.n	800bc80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800bc7a:	bf00      	nop
 800bc7c:	e000      	b.n	800bc80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800bc7e:	bf00      	nop
    }

    if(status == HAL_OK)
 800bc80:	7bfb      	ldrb	r3, [r7, #15]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d10d      	bne.n	800bca2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800bc86:	4b49      	ldr	r3, [pc, #292]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bc88:	68db      	ldr	r3, [r3, #12]
 800bc8a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6819      	ldr	r1, [r3, #0]
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	685b      	ldr	r3, [r3, #4]
 800bc96:	3b01      	subs	r3, #1
 800bc98:	011b      	lsls	r3, r3, #4
 800bc9a:	430b      	orrs	r3, r1
 800bc9c:	4943      	ldr	r1, [pc, #268]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bc9e:	4313      	orrs	r3, r2
 800bca0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800bca2:	7bfb      	ldrb	r3, [r7, #15]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d17c      	bne.n	800bda2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800bca8:	4b40      	ldr	r3, [pc, #256]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	4a3f      	ldr	r2, [pc, #252]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bcae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800bcb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bcb4:	f7fe f9fa 	bl	800a0ac <HAL_GetTick>
 800bcb8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800bcba:	e009      	b.n	800bcd0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bcbc:	f7fe f9f6 	bl	800a0ac <HAL_GetTick>
 800bcc0:	4602      	mov	r2, r0
 800bcc2:	68bb      	ldr	r3, [r7, #8]
 800bcc4:	1ad3      	subs	r3, r2, r3
 800bcc6:	2b02      	cmp	r3, #2
 800bcc8:	d902      	bls.n	800bcd0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800bcca:	2303      	movs	r3, #3
 800bccc:	73fb      	strb	r3, [r7, #15]
        break;
 800bcce:	e005      	b.n	800bcdc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800bcd0:	4b36      	ldr	r3, [pc, #216]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d1ef      	bne.n	800bcbc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800bcdc:	7bfb      	ldrb	r3, [r7, #15]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d15f      	bne.n	800bda2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d110      	bne.n	800bd0a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bce8:	4b30      	ldr	r3, [pc, #192]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bcea:	691b      	ldr	r3, [r3, #16]
 800bcec:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800bcf0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800bcf4:	687a      	ldr	r2, [r7, #4]
 800bcf6:	6892      	ldr	r2, [r2, #8]
 800bcf8:	0211      	lsls	r1, r2, #8
 800bcfa:	687a      	ldr	r2, [r7, #4]
 800bcfc:	68d2      	ldr	r2, [r2, #12]
 800bcfe:	06d2      	lsls	r2, r2, #27
 800bd00:	430a      	orrs	r2, r1
 800bd02:	492a      	ldr	r1, [pc, #168]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bd04:	4313      	orrs	r3, r2
 800bd06:	610b      	str	r3, [r1, #16]
 800bd08:	e027      	b.n	800bd5a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	2b01      	cmp	r3, #1
 800bd0e:	d112      	bne.n	800bd36 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bd10:	4b26      	ldr	r3, [pc, #152]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bd12:	691b      	ldr	r3, [r3, #16]
 800bd14:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800bd18:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800bd1c:	687a      	ldr	r2, [r7, #4]
 800bd1e:	6892      	ldr	r2, [r2, #8]
 800bd20:	0211      	lsls	r1, r2, #8
 800bd22:	687a      	ldr	r2, [r7, #4]
 800bd24:	6912      	ldr	r2, [r2, #16]
 800bd26:	0852      	lsrs	r2, r2, #1
 800bd28:	3a01      	subs	r2, #1
 800bd2a:	0552      	lsls	r2, r2, #21
 800bd2c:	430a      	orrs	r2, r1
 800bd2e:	491f      	ldr	r1, [pc, #124]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bd30:	4313      	orrs	r3, r2
 800bd32:	610b      	str	r3, [r1, #16]
 800bd34:	e011      	b.n	800bd5a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bd36:	4b1d      	ldr	r3, [pc, #116]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bd38:	691b      	ldr	r3, [r3, #16]
 800bd3a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800bd3e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800bd42:	687a      	ldr	r2, [r7, #4]
 800bd44:	6892      	ldr	r2, [r2, #8]
 800bd46:	0211      	lsls	r1, r2, #8
 800bd48:	687a      	ldr	r2, [r7, #4]
 800bd4a:	6952      	ldr	r2, [r2, #20]
 800bd4c:	0852      	lsrs	r2, r2, #1
 800bd4e:	3a01      	subs	r2, #1
 800bd50:	0652      	lsls	r2, r2, #25
 800bd52:	430a      	orrs	r2, r1
 800bd54:	4915      	ldr	r1, [pc, #84]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bd56:	4313      	orrs	r3, r2
 800bd58:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800bd5a:	4b14      	ldr	r3, [pc, #80]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	4a13      	ldr	r2, [pc, #76]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bd60:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bd64:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd66:	f7fe f9a1 	bl	800a0ac <HAL_GetTick>
 800bd6a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800bd6c:	e009      	b.n	800bd82 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bd6e:	f7fe f99d 	bl	800a0ac <HAL_GetTick>
 800bd72:	4602      	mov	r2, r0
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	1ad3      	subs	r3, r2, r3
 800bd78:	2b02      	cmp	r3, #2
 800bd7a:	d902      	bls.n	800bd82 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800bd7c:	2303      	movs	r3, #3
 800bd7e:	73fb      	strb	r3, [r7, #15]
          break;
 800bd80:	e005      	b.n	800bd8e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800bd82:	4b0a      	ldr	r3, [pc, #40]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d0ef      	beq.n	800bd6e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800bd8e:	7bfb      	ldrb	r3, [r7, #15]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d106      	bne.n	800bda2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800bd94:	4b05      	ldr	r3, [pc, #20]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bd96:	691a      	ldr	r2, [r3, #16]
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	699b      	ldr	r3, [r3, #24]
 800bd9c:	4903      	ldr	r1, [pc, #12]	; (800bdac <RCCEx_PLLSAI1_Config+0x1e0>)
 800bd9e:	4313      	orrs	r3, r2
 800bda0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800bda2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bda4:	4618      	mov	r0, r3
 800bda6:	3710      	adds	r7, #16
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	bd80      	pop	{r7, pc}
 800bdac:	40021000 	.word	0x40021000

0800bdb0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b084      	sub	sp, #16
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d101      	bne.n	800bdc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	e095      	b.n	800beee <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d108      	bne.n	800bddc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	685b      	ldr	r3, [r3, #4]
 800bdce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bdd2:	d009      	beq.n	800bde8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	61da      	str	r2, [r3, #28]
 800bdda:	e005      	b.n	800bde8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	2200      	movs	r2, #0
 800bde0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	2200      	movs	r2, #0
 800bde6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2200      	movs	r2, #0
 800bdec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bdf4:	b2db      	uxtb	r3, r3
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d106      	bne.n	800be08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800be02:	6878      	ldr	r0, [r7, #4]
 800be04:	f7f6 ff82 	bl	8002d0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	2202      	movs	r2, #2
 800be0c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	681a      	ldr	r2, [r3, #0]
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800be1e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	68db      	ldr	r3, [r3, #12]
 800be24:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800be28:	d902      	bls.n	800be30 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800be2a:	2300      	movs	r3, #0
 800be2c:	60fb      	str	r3, [r7, #12]
 800be2e:	e002      	b.n	800be36 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800be30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800be34:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	68db      	ldr	r3, [r3, #12]
 800be3a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800be3e:	d007      	beq.n	800be50 <HAL_SPI_Init+0xa0>
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	68db      	ldr	r3, [r3, #12]
 800be44:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800be48:	d002      	beq.n	800be50 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2200      	movs	r2, #0
 800be4e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	685b      	ldr	r3, [r3, #4]
 800be54:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	689b      	ldr	r3, [r3, #8]
 800be5c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800be60:	431a      	orrs	r2, r3
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	691b      	ldr	r3, [r3, #16]
 800be66:	f003 0302 	and.w	r3, r3, #2
 800be6a:	431a      	orrs	r2, r3
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	695b      	ldr	r3, [r3, #20]
 800be70:	f003 0301 	and.w	r3, r3, #1
 800be74:	431a      	orrs	r2, r3
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	699b      	ldr	r3, [r3, #24]
 800be7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800be7e:	431a      	orrs	r2, r3
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	69db      	ldr	r3, [r3, #28]
 800be84:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800be88:	431a      	orrs	r2, r3
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6a1b      	ldr	r3, [r3, #32]
 800be8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be92:	ea42 0103 	orr.w	r1, r2, r3
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be9a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	430a      	orrs	r2, r1
 800bea4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	699b      	ldr	r3, [r3, #24]
 800beaa:	0c1b      	lsrs	r3, r3, #16
 800beac:	f003 0204 	and.w	r2, r3, #4
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beb4:	f003 0310 	and.w	r3, r3, #16
 800beb8:	431a      	orrs	r2, r3
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bebe:	f003 0308 	and.w	r3, r3, #8
 800bec2:	431a      	orrs	r2, r3
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	68db      	ldr	r3, [r3, #12]
 800bec8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800becc:	ea42 0103 	orr.w	r1, r2, r3
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	430a      	orrs	r2, r1
 800bedc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	2200      	movs	r2, #0
 800bee2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	2201      	movs	r2, #1
 800bee8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800beec:	2300      	movs	r3, #0
}
 800beee:	4618      	mov	r0, r3
 800bef0:	3710      	adds	r7, #16
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}

0800bef6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bef6:	b580      	push	{r7, lr}
 800bef8:	b088      	sub	sp, #32
 800befa:	af00      	add	r7, sp, #0
 800befc:	60f8      	str	r0, [r7, #12]
 800befe:	60b9      	str	r1, [r7, #8]
 800bf00:	603b      	str	r3, [r7, #0]
 800bf02:	4613      	mov	r3, r2
 800bf04:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bf06:	2300      	movs	r3, #0
 800bf08:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bf10:	2b01      	cmp	r3, #1
 800bf12:	d101      	bne.n	800bf18 <HAL_SPI_Transmit+0x22>
 800bf14:	2302      	movs	r3, #2
 800bf16:	e158      	b.n	800c1ca <HAL_SPI_Transmit+0x2d4>
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bf20:	f7fe f8c4 	bl	800a0ac <HAL_GetTick>
 800bf24:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800bf26:	88fb      	ldrh	r3, [r7, #6]
 800bf28:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bf30:	b2db      	uxtb	r3, r3
 800bf32:	2b01      	cmp	r3, #1
 800bf34:	d002      	beq.n	800bf3c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800bf36:	2302      	movs	r3, #2
 800bf38:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bf3a:	e13d      	b.n	800c1b8 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d002      	beq.n	800bf48 <HAL_SPI_Transmit+0x52>
 800bf42:	88fb      	ldrh	r3, [r7, #6]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d102      	bne.n	800bf4e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800bf48:	2301      	movs	r3, #1
 800bf4a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bf4c:	e134      	b.n	800c1b8 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	2203      	movs	r2, #3
 800bf52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	2200      	movs	r2, #0
 800bf5a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	68ba      	ldr	r2, [r7, #8]
 800bf60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	88fa      	ldrh	r2, [r7, #6]
 800bf66:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	88fa      	ldrh	r2, [r7, #6]
 800bf6c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	2200      	movs	r2, #0
 800bf72:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2200      	movs	r2, #0
 800bf78:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	2200      	movs	r2, #0
 800bf88:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	689b      	ldr	r3, [r3, #8]
 800bf94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bf98:	d10f      	bne.n	800bfba <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	681a      	ldr	r2, [r3, #0]
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bfa8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	681a      	ldr	r2, [r3, #0]
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bfb8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bfc4:	2b40      	cmp	r3, #64	; 0x40
 800bfc6:	d007      	beq.n	800bfd8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	681a      	ldr	r2, [r3, #0]
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bfd6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	68db      	ldr	r3, [r3, #12]
 800bfdc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bfe0:	d94b      	bls.n	800c07a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	685b      	ldr	r3, [r3, #4]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d002      	beq.n	800bff0 <HAL_SPI_Transmit+0xfa>
 800bfea:	8afb      	ldrh	r3, [r7, #22]
 800bfec:	2b01      	cmp	r3, #1
 800bfee:	d13e      	bne.n	800c06e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bff4:	881a      	ldrh	r2, [r3, #0]
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c000:	1c9a      	adds	r2, r3, #2
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c00a:	b29b      	uxth	r3, r3
 800c00c:	3b01      	subs	r3, #1
 800c00e:	b29a      	uxth	r2, r3
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c014:	e02b      	b.n	800c06e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	689b      	ldr	r3, [r3, #8]
 800c01c:	f003 0302 	and.w	r3, r3, #2
 800c020:	2b02      	cmp	r3, #2
 800c022:	d112      	bne.n	800c04a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c028:	881a      	ldrh	r2, [r3, #0]
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c034:	1c9a      	adds	r2, r3, #2
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c03e:	b29b      	uxth	r3, r3
 800c040:	3b01      	subs	r3, #1
 800c042:	b29a      	uxth	r2, r3
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c048:	e011      	b.n	800c06e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c04a:	f7fe f82f 	bl	800a0ac <HAL_GetTick>
 800c04e:	4602      	mov	r2, r0
 800c050:	69bb      	ldr	r3, [r7, #24]
 800c052:	1ad3      	subs	r3, r2, r3
 800c054:	683a      	ldr	r2, [r7, #0]
 800c056:	429a      	cmp	r2, r3
 800c058:	d803      	bhi.n	800c062 <HAL_SPI_Transmit+0x16c>
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c060:	d102      	bne.n	800c068 <HAL_SPI_Transmit+0x172>
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d102      	bne.n	800c06e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800c068:	2303      	movs	r3, #3
 800c06a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c06c:	e0a4      	b.n	800c1b8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c072:	b29b      	uxth	r3, r3
 800c074:	2b00      	cmp	r3, #0
 800c076:	d1ce      	bne.n	800c016 <HAL_SPI_Transmit+0x120>
 800c078:	e07c      	b.n	800c174 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	685b      	ldr	r3, [r3, #4]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d002      	beq.n	800c088 <HAL_SPI_Transmit+0x192>
 800c082:	8afb      	ldrh	r3, [r7, #22]
 800c084:	2b01      	cmp	r3, #1
 800c086:	d170      	bne.n	800c16a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c08c:	b29b      	uxth	r3, r3
 800c08e:	2b01      	cmp	r3, #1
 800c090:	d912      	bls.n	800c0b8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c096:	881a      	ldrh	r2, [r3, #0]
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0a2:	1c9a      	adds	r2, r3, #2
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0ac:	b29b      	uxth	r3, r3
 800c0ae:	3b02      	subs	r3, #2
 800c0b0:	b29a      	uxth	r2, r3
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c0b6:	e058      	b.n	800c16a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	330c      	adds	r3, #12
 800c0c2:	7812      	ldrb	r2, [r2, #0]
 800c0c4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0ca:	1c5a      	adds	r2, r3, #1
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0d4:	b29b      	uxth	r3, r3
 800c0d6:	3b01      	subs	r3, #1
 800c0d8:	b29a      	uxth	r2, r3
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800c0de:	e044      	b.n	800c16a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	689b      	ldr	r3, [r3, #8]
 800c0e6:	f003 0302 	and.w	r3, r3, #2
 800c0ea:	2b02      	cmp	r3, #2
 800c0ec:	d12b      	bne.n	800c146 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0f2:	b29b      	uxth	r3, r3
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d912      	bls.n	800c11e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0fc:	881a      	ldrh	r2, [r3, #0]
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c108:	1c9a      	adds	r2, r3, #2
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c112:	b29b      	uxth	r3, r3
 800c114:	3b02      	subs	r3, #2
 800c116:	b29a      	uxth	r2, r3
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c11c:	e025      	b.n	800c16a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	330c      	adds	r3, #12
 800c128:	7812      	ldrb	r2, [r2, #0]
 800c12a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c130:	1c5a      	adds	r2, r3, #1
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c13a:	b29b      	uxth	r3, r3
 800c13c:	3b01      	subs	r3, #1
 800c13e:	b29a      	uxth	r2, r3
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c144:	e011      	b.n	800c16a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c146:	f7fd ffb1 	bl	800a0ac <HAL_GetTick>
 800c14a:	4602      	mov	r2, r0
 800c14c:	69bb      	ldr	r3, [r7, #24]
 800c14e:	1ad3      	subs	r3, r2, r3
 800c150:	683a      	ldr	r2, [r7, #0]
 800c152:	429a      	cmp	r2, r3
 800c154:	d803      	bhi.n	800c15e <HAL_SPI_Transmit+0x268>
 800c156:	683b      	ldr	r3, [r7, #0]
 800c158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c15c:	d102      	bne.n	800c164 <HAL_SPI_Transmit+0x26e>
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d102      	bne.n	800c16a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800c164:	2303      	movs	r3, #3
 800c166:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c168:	e026      	b.n	800c1b8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c16e:	b29b      	uxth	r3, r3
 800c170:	2b00      	cmp	r3, #0
 800c172:	d1b5      	bne.n	800c0e0 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c174:	69ba      	ldr	r2, [r7, #24]
 800c176:	6839      	ldr	r1, [r7, #0]
 800c178:	68f8      	ldr	r0, [r7, #12]
 800c17a:	f000 fce3 	bl	800cb44 <SPI_EndRxTxTransaction>
 800c17e:	4603      	mov	r3, r0
 800c180:	2b00      	cmp	r3, #0
 800c182:	d002      	beq.n	800c18a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	2220      	movs	r2, #32
 800c188:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	689b      	ldr	r3, [r3, #8]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d10a      	bne.n	800c1a8 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c192:	2300      	movs	r3, #0
 800c194:	613b      	str	r3, [r7, #16]
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	68db      	ldr	r3, [r3, #12]
 800c19c:	613b      	str	r3, [r7, #16]
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	689b      	ldr	r3, [r3, #8]
 800c1a4:	613b      	str	r3, [r7, #16]
 800c1a6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d002      	beq.n	800c1b6 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	77fb      	strb	r3, [r7, #31]
 800c1b4:	e000      	b.n	800c1b8 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800c1b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	2201      	movs	r2, #1
 800c1bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c1c8:	7ffb      	ldrb	r3, [r7, #31]
}
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	3720      	adds	r7, #32
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bd80      	pop	{r7, pc}

0800c1d2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c1d2:	b580      	push	{r7, lr}
 800c1d4:	b088      	sub	sp, #32
 800c1d6:	af02      	add	r7, sp, #8
 800c1d8:	60f8      	str	r0, [r7, #12]
 800c1da:	60b9      	str	r1, [r7, #8]
 800c1dc:	603b      	str	r3, [r7, #0]
 800c1de:	4613      	mov	r3, r2
 800c1e0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	685b      	ldr	r3, [r3, #4]
 800c1ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c1ee:	d112      	bne.n	800c216 <HAL_SPI_Receive+0x44>
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	689b      	ldr	r3, [r3, #8]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d10e      	bne.n	800c216 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	2204      	movs	r2, #4
 800c1fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c200:	88fa      	ldrh	r2, [r7, #6]
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	9300      	str	r3, [sp, #0]
 800c206:	4613      	mov	r3, r2
 800c208:	68ba      	ldr	r2, [r7, #8]
 800c20a:	68b9      	ldr	r1, [r7, #8]
 800c20c:	68f8      	ldr	r0, [r7, #12]
 800c20e:	f000 f910 	bl	800c432 <HAL_SPI_TransmitReceive>
 800c212:	4603      	mov	r3, r0
 800c214:	e109      	b.n	800c42a <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c21c:	2b01      	cmp	r3, #1
 800c21e:	d101      	bne.n	800c224 <HAL_SPI_Receive+0x52>
 800c220:	2302      	movs	r3, #2
 800c222:	e102      	b.n	800c42a <HAL_SPI_Receive+0x258>
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	2201      	movs	r2, #1
 800c228:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c22c:	f7fd ff3e 	bl	800a0ac <HAL_GetTick>
 800c230:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c238:	b2db      	uxtb	r3, r3
 800c23a:	2b01      	cmp	r3, #1
 800c23c:	d002      	beq.n	800c244 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800c23e:	2302      	movs	r3, #2
 800c240:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c242:	e0e9      	b.n	800c418 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800c244:	68bb      	ldr	r3, [r7, #8]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d002      	beq.n	800c250 <HAL_SPI_Receive+0x7e>
 800c24a:	88fb      	ldrh	r3, [r7, #6]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d102      	bne.n	800c256 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800c250:	2301      	movs	r3, #1
 800c252:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c254:	e0e0      	b.n	800c418 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	2204      	movs	r2, #4
 800c25a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	2200      	movs	r2, #0
 800c262:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	68ba      	ldr	r2, [r7, #8]
 800c268:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	88fa      	ldrh	r2, [r7, #6]
 800c26e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	88fa      	ldrh	r2, [r7, #6]
 800c276:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	2200      	movs	r2, #0
 800c27e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	2200      	movs	r2, #0
 800c284:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	2200      	movs	r2, #0
 800c28a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	2200      	movs	r2, #0
 800c290:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	2200      	movs	r2, #0
 800c296:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	68db      	ldr	r3, [r3, #12]
 800c29c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c2a0:	d908      	bls.n	800c2b4 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	685a      	ldr	r2, [r3, #4]
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c2b0:	605a      	str	r2, [r3, #4]
 800c2b2:	e007      	b.n	800c2c4 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	685a      	ldr	r2, [r3, #4]
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c2c2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	689b      	ldr	r3, [r3, #8]
 800c2c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c2cc:	d10f      	bne.n	800c2ee <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	681a      	ldr	r2, [r3, #0]
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c2dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	681a      	ldr	r2, [r3, #0]
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c2ec:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2f8:	2b40      	cmp	r3, #64	; 0x40
 800c2fa:	d007      	beq.n	800c30c <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	681a      	ldr	r2, [r3, #0]
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c30a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	68db      	ldr	r3, [r3, #12]
 800c310:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c314:	d867      	bhi.n	800c3e6 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c316:	e030      	b.n	800c37a <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	689b      	ldr	r3, [r3, #8]
 800c31e:	f003 0301 	and.w	r3, r3, #1
 800c322:	2b01      	cmp	r3, #1
 800c324:	d117      	bne.n	800c356 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	f103 020c 	add.w	r2, r3, #12
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c332:	7812      	ldrb	r2, [r2, #0]
 800c334:	b2d2      	uxtb	r2, r2
 800c336:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c33c:	1c5a      	adds	r2, r3, #1
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c348:	b29b      	uxth	r3, r3
 800c34a:	3b01      	subs	r3, #1
 800c34c:	b29a      	uxth	r2, r3
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c354:	e011      	b.n	800c37a <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c356:	f7fd fea9 	bl	800a0ac <HAL_GetTick>
 800c35a:	4602      	mov	r2, r0
 800c35c:	693b      	ldr	r3, [r7, #16]
 800c35e:	1ad3      	subs	r3, r2, r3
 800c360:	683a      	ldr	r2, [r7, #0]
 800c362:	429a      	cmp	r2, r3
 800c364:	d803      	bhi.n	800c36e <HAL_SPI_Receive+0x19c>
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c36c:	d102      	bne.n	800c374 <HAL_SPI_Receive+0x1a2>
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d102      	bne.n	800c37a <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800c374:	2303      	movs	r3, #3
 800c376:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c378:	e04e      	b.n	800c418 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c380:	b29b      	uxth	r3, r3
 800c382:	2b00      	cmp	r3, #0
 800c384:	d1c8      	bne.n	800c318 <HAL_SPI_Receive+0x146>
 800c386:	e034      	b.n	800c3f2 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	689b      	ldr	r3, [r3, #8]
 800c38e:	f003 0301 	and.w	r3, r3, #1
 800c392:	2b01      	cmp	r3, #1
 800c394:	d115      	bne.n	800c3c2 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	68da      	ldr	r2, [r3, #12]
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3a0:	b292      	uxth	r2, r2
 800c3a2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3a8:	1c9a      	adds	r2, r3, #2
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	3b01      	subs	r3, #1
 800c3b8:	b29a      	uxth	r2, r3
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c3c0:	e011      	b.n	800c3e6 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c3c2:	f7fd fe73 	bl	800a0ac <HAL_GetTick>
 800c3c6:	4602      	mov	r2, r0
 800c3c8:	693b      	ldr	r3, [r7, #16]
 800c3ca:	1ad3      	subs	r3, r2, r3
 800c3cc:	683a      	ldr	r2, [r7, #0]
 800c3ce:	429a      	cmp	r2, r3
 800c3d0:	d803      	bhi.n	800c3da <HAL_SPI_Receive+0x208>
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3d8:	d102      	bne.n	800c3e0 <HAL_SPI_Receive+0x20e>
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d102      	bne.n	800c3e6 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800c3e0:	2303      	movs	r3, #3
 800c3e2:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c3e4:	e018      	b.n	800c418 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c3ec:	b29b      	uxth	r3, r3
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d1ca      	bne.n	800c388 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c3f2:	693a      	ldr	r2, [r7, #16]
 800c3f4:	6839      	ldr	r1, [r7, #0]
 800c3f6:	68f8      	ldr	r0, [r7, #12]
 800c3f8:	f000 fb4c 	bl	800ca94 <SPI_EndRxTransaction>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d002      	beq.n	800c408 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	2220      	movs	r2, #32
 800c406:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d002      	beq.n	800c416 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800c410:	2301      	movs	r3, #1
 800c412:	75fb      	strb	r3, [r7, #23]
 800c414:	e000      	b.n	800c418 <HAL_SPI_Receive+0x246>
  }

error :
 800c416:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	2201      	movs	r2, #1
 800c41c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	2200      	movs	r2, #0
 800c424:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c428:	7dfb      	ldrb	r3, [r7, #23]
}
 800c42a:	4618      	mov	r0, r3
 800c42c:	3718      	adds	r7, #24
 800c42e:	46bd      	mov	sp, r7
 800c430:	bd80      	pop	{r7, pc}

0800c432 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c432:	b580      	push	{r7, lr}
 800c434:	b08a      	sub	sp, #40	; 0x28
 800c436:	af00      	add	r7, sp, #0
 800c438:	60f8      	str	r0, [r7, #12]
 800c43a:	60b9      	str	r1, [r7, #8]
 800c43c:	607a      	str	r2, [r7, #4]
 800c43e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c440:	2301      	movs	r3, #1
 800c442:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c444:	2300      	movs	r3, #0
 800c446:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c450:	2b01      	cmp	r3, #1
 800c452:	d101      	bne.n	800c458 <HAL_SPI_TransmitReceive+0x26>
 800c454:	2302      	movs	r3, #2
 800c456:	e1fb      	b.n	800c850 <HAL_SPI_TransmitReceive+0x41e>
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	2201      	movs	r2, #1
 800c45c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c460:	f7fd fe24 	bl	800a0ac <HAL_GetTick>
 800c464:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c46c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	685b      	ldr	r3, [r3, #4]
 800c472:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800c474:	887b      	ldrh	r3, [r7, #2]
 800c476:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800c478:	887b      	ldrh	r3, [r7, #2]
 800c47a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c47c:	7efb      	ldrb	r3, [r7, #27]
 800c47e:	2b01      	cmp	r3, #1
 800c480:	d00e      	beq.n	800c4a0 <HAL_SPI_TransmitReceive+0x6e>
 800c482:	697b      	ldr	r3, [r7, #20]
 800c484:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c488:	d106      	bne.n	800c498 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	689b      	ldr	r3, [r3, #8]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d102      	bne.n	800c498 <HAL_SPI_TransmitReceive+0x66>
 800c492:	7efb      	ldrb	r3, [r7, #27]
 800c494:	2b04      	cmp	r3, #4
 800c496:	d003      	beq.n	800c4a0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800c498:	2302      	movs	r3, #2
 800c49a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800c49e:	e1cd      	b.n	800c83c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d005      	beq.n	800c4b2 <HAL_SPI_TransmitReceive+0x80>
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d002      	beq.n	800c4b2 <HAL_SPI_TransmitReceive+0x80>
 800c4ac:	887b      	ldrh	r3, [r7, #2]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d103      	bne.n	800c4ba <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800c4b2:	2301      	movs	r3, #1
 800c4b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800c4b8:	e1c0      	b.n	800c83c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c4c0:	b2db      	uxtb	r3, r3
 800c4c2:	2b04      	cmp	r3, #4
 800c4c4:	d003      	beq.n	800c4ce <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	2205      	movs	r2, #5
 800c4ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	887a      	ldrh	r2, [r7, #2]
 800c4de:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	887a      	ldrh	r2, [r7, #2]
 800c4e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	68ba      	ldr	r2, [r7, #8]
 800c4ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	887a      	ldrh	r2, [r7, #2]
 800c4f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	887a      	ldrh	r2, [r7, #2]
 800c4fa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	2200      	movs	r2, #0
 800c500:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	2200      	movs	r2, #0
 800c506:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	68db      	ldr	r3, [r3, #12]
 800c50c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c510:	d802      	bhi.n	800c518 <HAL_SPI_TransmitReceive+0xe6>
 800c512:	8a3b      	ldrh	r3, [r7, #16]
 800c514:	2b01      	cmp	r3, #1
 800c516:	d908      	bls.n	800c52a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	685a      	ldr	r2, [r3, #4]
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c526:	605a      	str	r2, [r3, #4]
 800c528:	e007      	b.n	800c53a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	685a      	ldr	r2, [r3, #4]
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c538:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c544:	2b40      	cmp	r3, #64	; 0x40
 800c546:	d007      	beq.n	800c558 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	681a      	ldr	r2, [r3, #0]
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c556:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	68db      	ldr	r3, [r3, #12]
 800c55c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c560:	d97c      	bls.n	800c65c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	685b      	ldr	r3, [r3, #4]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d002      	beq.n	800c570 <HAL_SPI_TransmitReceive+0x13e>
 800c56a:	8a7b      	ldrh	r3, [r7, #18]
 800c56c:	2b01      	cmp	r3, #1
 800c56e:	d169      	bne.n	800c644 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c574:	881a      	ldrh	r2, [r3, #0]
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c580:	1c9a      	adds	r2, r3, #2
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c58a:	b29b      	uxth	r3, r3
 800c58c:	3b01      	subs	r3, #1
 800c58e:	b29a      	uxth	r2, r3
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c594:	e056      	b.n	800c644 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	689b      	ldr	r3, [r3, #8]
 800c59c:	f003 0302 	and.w	r3, r3, #2
 800c5a0:	2b02      	cmp	r3, #2
 800c5a2:	d11b      	bne.n	800c5dc <HAL_SPI_TransmitReceive+0x1aa>
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c5a8:	b29b      	uxth	r3, r3
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d016      	beq.n	800c5dc <HAL_SPI_TransmitReceive+0x1aa>
 800c5ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5b0:	2b01      	cmp	r3, #1
 800c5b2:	d113      	bne.n	800c5dc <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5b8:	881a      	ldrh	r2, [r3, #0]
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5c4:	1c9a      	adds	r2, r3, #2
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c5ce:	b29b      	uxth	r3, r3
 800c5d0:	3b01      	subs	r3, #1
 800c5d2:	b29a      	uxth	r2, r3
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c5d8:	2300      	movs	r3, #0
 800c5da:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	689b      	ldr	r3, [r3, #8]
 800c5e2:	f003 0301 	and.w	r3, r3, #1
 800c5e6:	2b01      	cmp	r3, #1
 800c5e8:	d11c      	bne.n	800c624 <HAL_SPI_TransmitReceive+0x1f2>
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c5f0:	b29b      	uxth	r3, r3
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d016      	beq.n	800c624 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	68da      	ldr	r2, [r3, #12]
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c600:	b292      	uxth	r2, r2
 800c602:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c608:	1c9a      	adds	r2, r3, #2
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c614:	b29b      	uxth	r3, r3
 800c616:	3b01      	subs	r3, #1
 800c618:	b29a      	uxth	r2, r3
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c620:	2301      	movs	r3, #1
 800c622:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c624:	f7fd fd42 	bl	800a0ac <HAL_GetTick>
 800c628:	4602      	mov	r2, r0
 800c62a:	69fb      	ldr	r3, [r7, #28]
 800c62c:	1ad3      	subs	r3, r2, r3
 800c62e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c630:	429a      	cmp	r2, r3
 800c632:	d807      	bhi.n	800c644 <HAL_SPI_TransmitReceive+0x212>
 800c634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c63a:	d003      	beq.n	800c644 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800c63c:	2303      	movs	r3, #3
 800c63e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c642:	e0fb      	b.n	800c83c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c648:	b29b      	uxth	r3, r3
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d1a3      	bne.n	800c596 <HAL_SPI_TransmitReceive+0x164>
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c654:	b29b      	uxth	r3, r3
 800c656:	2b00      	cmp	r3, #0
 800c658:	d19d      	bne.n	800c596 <HAL_SPI_TransmitReceive+0x164>
 800c65a:	e0df      	b.n	800c81c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	685b      	ldr	r3, [r3, #4]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d003      	beq.n	800c66c <HAL_SPI_TransmitReceive+0x23a>
 800c664:	8a7b      	ldrh	r3, [r7, #18]
 800c666:	2b01      	cmp	r3, #1
 800c668:	f040 80cb 	bne.w	800c802 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c670:	b29b      	uxth	r3, r3
 800c672:	2b01      	cmp	r3, #1
 800c674:	d912      	bls.n	800c69c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c67a:	881a      	ldrh	r2, [r3, #0]
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c686:	1c9a      	adds	r2, r3, #2
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c690:	b29b      	uxth	r3, r3
 800c692:	3b02      	subs	r3, #2
 800c694:	b29a      	uxth	r2, r3
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c69a:	e0b2      	b.n	800c802 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	330c      	adds	r3, #12
 800c6a6:	7812      	ldrb	r2, [r2, #0]
 800c6a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6ae:	1c5a      	adds	r2, r3, #1
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6b8:	b29b      	uxth	r3, r3
 800c6ba:	3b01      	subs	r3, #1
 800c6bc:	b29a      	uxth	r2, r3
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c6c2:	e09e      	b.n	800c802 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	689b      	ldr	r3, [r3, #8]
 800c6ca:	f003 0302 	and.w	r3, r3, #2
 800c6ce:	2b02      	cmp	r3, #2
 800c6d0:	d134      	bne.n	800c73c <HAL_SPI_TransmitReceive+0x30a>
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6d6:	b29b      	uxth	r3, r3
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d02f      	beq.n	800c73c <HAL_SPI_TransmitReceive+0x30a>
 800c6dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6de:	2b01      	cmp	r3, #1
 800c6e0:	d12c      	bne.n	800c73c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6e6:	b29b      	uxth	r3, r3
 800c6e8:	2b01      	cmp	r3, #1
 800c6ea:	d912      	bls.n	800c712 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6f0:	881a      	ldrh	r2, [r3, #0]
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6fc:	1c9a      	adds	r2, r3, #2
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c706:	b29b      	uxth	r3, r3
 800c708:	3b02      	subs	r3, #2
 800c70a:	b29a      	uxth	r2, r3
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c710:	e012      	b.n	800c738 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	330c      	adds	r3, #12
 800c71c:	7812      	ldrb	r2, [r2, #0]
 800c71e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c724:	1c5a      	adds	r2, r3, #1
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c72e:	b29b      	uxth	r3, r3
 800c730:	3b01      	subs	r3, #1
 800c732:	b29a      	uxth	r2, r3
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c738:	2300      	movs	r3, #0
 800c73a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	689b      	ldr	r3, [r3, #8]
 800c742:	f003 0301 	and.w	r3, r3, #1
 800c746:	2b01      	cmp	r3, #1
 800c748:	d148      	bne.n	800c7dc <HAL_SPI_TransmitReceive+0x3aa>
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c750:	b29b      	uxth	r3, r3
 800c752:	2b00      	cmp	r3, #0
 800c754:	d042      	beq.n	800c7dc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c75c:	b29b      	uxth	r3, r3
 800c75e:	2b01      	cmp	r3, #1
 800c760:	d923      	bls.n	800c7aa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	68da      	ldr	r2, [r3, #12]
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c76c:	b292      	uxth	r2, r2
 800c76e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c774:	1c9a      	adds	r2, r3, #2
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c780:	b29b      	uxth	r3, r3
 800c782:	3b02      	subs	r3, #2
 800c784:	b29a      	uxth	r2, r3
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c792:	b29b      	uxth	r3, r3
 800c794:	2b01      	cmp	r3, #1
 800c796:	d81f      	bhi.n	800c7d8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	685a      	ldr	r2, [r3, #4]
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c7a6:	605a      	str	r2, [r3, #4]
 800c7a8:	e016      	b.n	800c7d8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	f103 020c 	add.w	r2, r3, #12
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7b6:	7812      	ldrb	r2, [r2, #0]
 800c7b8:	b2d2      	uxtb	r2, r2
 800c7ba:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7c0:	1c5a      	adds	r2, r3, #1
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c7cc:	b29b      	uxth	r3, r3
 800c7ce:	3b01      	subs	r3, #1
 800c7d0:	b29a      	uxth	r2, r3
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c7d8:	2301      	movs	r3, #1
 800c7da:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c7dc:	f7fd fc66 	bl	800a0ac <HAL_GetTick>
 800c7e0:	4602      	mov	r2, r0
 800c7e2:	69fb      	ldr	r3, [r7, #28]
 800c7e4:	1ad3      	subs	r3, r2, r3
 800c7e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7e8:	429a      	cmp	r2, r3
 800c7ea:	d803      	bhi.n	800c7f4 <HAL_SPI_TransmitReceive+0x3c2>
 800c7ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7f2:	d102      	bne.n	800c7fa <HAL_SPI_TransmitReceive+0x3c8>
 800c7f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d103      	bne.n	800c802 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800c7fa:	2303      	movs	r3, #3
 800c7fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c800:	e01c      	b.n	800c83c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c806:	b29b      	uxth	r3, r3
 800c808:	2b00      	cmp	r3, #0
 800c80a:	f47f af5b 	bne.w	800c6c4 <HAL_SPI_TransmitReceive+0x292>
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c814:	b29b      	uxth	r3, r3
 800c816:	2b00      	cmp	r3, #0
 800c818:	f47f af54 	bne.w	800c6c4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c81c:	69fa      	ldr	r2, [r7, #28]
 800c81e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c820:	68f8      	ldr	r0, [r7, #12]
 800c822:	f000 f98f 	bl	800cb44 <SPI_EndRxTxTransaction>
 800c826:	4603      	mov	r3, r0
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d006      	beq.n	800c83a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800c82c:	2301      	movs	r3, #1
 800c82e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	2220      	movs	r2, #32
 800c836:	661a      	str	r2, [r3, #96]	; 0x60
 800c838:	e000      	b.n	800c83c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800c83a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	2201      	movs	r2, #1
 800c840:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	2200      	movs	r2, #0
 800c848:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c84c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800c850:	4618      	mov	r0, r3
 800c852:	3728      	adds	r7, #40	; 0x28
 800c854:	46bd      	mov	sp, r7
 800c856:	bd80      	pop	{r7, pc}

0800c858 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b088      	sub	sp, #32
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	60f8      	str	r0, [r7, #12]
 800c860:	60b9      	str	r1, [r7, #8]
 800c862:	603b      	str	r3, [r7, #0]
 800c864:	4613      	mov	r3, r2
 800c866:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c868:	f7fd fc20 	bl	800a0ac <HAL_GetTick>
 800c86c:	4602      	mov	r2, r0
 800c86e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c870:	1a9b      	subs	r3, r3, r2
 800c872:	683a      	ldr	r2, [r7, #0]
 800c874:	4413      	add	r3, r2
 800c876:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c878:	f7fd fc18 	bl	800a0ac <HAL_GetTick>
 800c87c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c87e:	4b39      	ldr	r3, [pc, #228]	; (800c964 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	015b      	lsls	r3, r3, #5
 800c884:	0d1b      	lsrs	r3, r3, #20
 800c886:	69fa      	ldr	r2, [r7, #28]
 800c888:	fb02 f303 	mul.w	r3, r2, r3
 800c88c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c88e:	e054      	b.n	800c93a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c896:	d050      	beq.n	800c93a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c898:	f7fd fc08 	bl	800a0ac <HAL_GetTick>
 800c89c:	4602      	mov	r2, r0
 800c89e:	69bb      	ldr	r3, [r7, #24]
 800c8a0:	1ad3      	subs	r3, r2, r3
 800c8a2:	69fa      	ldr	r2, [r7, #28]
 800c8a4:	429a      	cmp	r2, r3
 800c8a6:	d902      	bls.n	800c8ae <SPI_WaitFlagStateUntilTimeout+0x56>
 800c8a8:	69fb      	ldr	r3, [r7, #28]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d13d      	bne.n	800c92a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	685a      	ldr	r2, [r3, #4]
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c8bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	685b      	ldr	r3, [r3, #4]
 800c8c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c8c6:	d111      	bne.n	800c8ec <SPI_WaitFlagStateUntilTimeout+0x94>
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	689b      	ldr	r3, [r3, #8]
 800c8cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c8d0:	d004      	beq.n	800c8dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	689b      	ldr	r3, [r3, #8]
 800c8d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8da:	d107      	bne.n	800c8ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	681a      	ldr	r2, [r3, #0]
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c8ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8f4:	d10f      	bne.n	800c916 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	681a      	ldr	r2, [r3, #0]
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c904:	601a      	str	r2, [r3, #0]
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	681a      	ldr	r2, [r3, #0]
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c914:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	2201      	movs	r2, #1
 800c91a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	2200      	movs	r2, #0
 800c922:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c926:	2303      	movs	r3, #3
 800c928:	e017      	b.n	800c95a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d101      	bne.n	800c934 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c930:	2300      	movs	r3, #0
 800c932:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c934:	697b      	ldr	r3, [r7, #20]
 800c936:	3b01      	subs	r3, #1
 800c938:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	689a      	ldr	r2, [r3, #8]
 800c940:	68bb      	ldr	r3, [r7, #8]
 800c942:	4013      	ands	r3, r2
 800c944:	68ba      	ldr	r2, [r7, #8]
 800c946:	429a      	cmp	r2, r3
 800c948:	bf0c      	ite	eq
 800c94a:	2301      	moveq	r3, #1
 800c94c:	2300      	movne	r3, #0
 800c94e:	b2db      	uxtb	r3, r3
 800c950:	461a      	mov	r2, r3
 800c952:	79fb      	ldrb	r3, [r7, #7]
 800c954:	429a      	cmp	r2, r3
 800c956:	d19b      	bne.n	800c890 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c958:	2300      	movs	r3, #0
}
 800c95a:	4618      	mov	r0, r3
 800c95c:	3720      	adds	r7, #32
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	20000000 	.word	0x20000000

0800c968 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b08a      	sub	sp, #40	; 0x28
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	60f8      	str	r0, [r7, #12]
 800c970:	60b9      	str	r1, [r7, #8]
 800c972:	607a      	str	r2, [r7, #4]
 800c974:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c976:	2300      	movs	r3, #0
 800c978:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c97a:	f7fd fb97 	bl	800a0ac <HAL_GetTick>
 800c97e:	4602      	mov	r2, r0
 800c980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c982:	1a9b      	subs	r3, r3, r2
 800c984:	683a      	ldr	r2, [r7, #0]
 800c986:	4413      	add	r3, r2
 800c988:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800c98a:	f7fd fb8f 	bl	800a0ac <HAL_GetTick>
 800c98e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	330c      	adds	r3, #12
 800c996:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c998:	4b3d      	ldr	r3, [pc, #244]	; (800ca90 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c99a:	681a      	ldr	r2, [r3, #0]
 800c99c:	4613      	mov	r3, r2
 800c99e:	009b      	lsls	r3, r3, #2
 800c9a0:	4413      	add	r3, r2
 800c9a2:	00da      	lsls	r2, r3, #3
 800c9a4:	1ad3      	subs	r3, r2, r3
 800c9a6:	0d1b      	lsrs	r3, r3, #20
 800c9a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9aa:	fb02 f303 	mul.w	r3, r2, r3
 800c9ae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c9b0:	e060      	b.n	800ca74 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c9b8:	d107      	bne.n	800c9ca <SPI_WaitFifoStateUntilTimeout+0x62>
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d104      	bne.n	800c9ca <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c9c0:	69fb      	ldr	r3, [r7, #28]
 800c9c2:	781b      	ldrb	r3, [r3, #0]
 800c9c4:	b2db      	uxtb	r3, r3
 800c9c6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c9c8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9d0:	d050      	beq.n	800ca74 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c9d2:	f7fd fb6b 	bl	800a0ac <HAL_GetTick>
 800c9d6:	4602      	mov	r2, r0
 800c9d8:	6a3b      	ldr	r3, [r7, #32]
 800c9da:	1ad3      	subs	r3, r2, r3
 800c9dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9de:	429a      	cmp	r2, r3
 800c9e0:	d902      	bls.n	800c9e8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c9e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d13d      	bne.n	800ca64 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	685a      	ldr	r2, [r3, #4]
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c9f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	685b      	ldr	r3, [r3, #4]
 800c9fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca00:	d111      	bne.n	800ca26 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	689b      	ldr	r3, [r3, #8]
 800ca06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ca0a:	d004      	beq.n	800ca16 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	689b      	ldr	r3, [r3, #8]
 800ca10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca14:	d107      	bne.n	800ca26 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	681a      	ldr	r2, [r3, #0]
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca24:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ca2e:	d10f      	bne.n	800ca50 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	681a      	ldr	r2, [r3, #0]
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ca3e:	601a      	str	r2, [r3, #0]
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	681a      	ldr	r2, [r3, #0]
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ca4e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	2201      	movs	r2, #1
 800ca54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800ca60:	2303      	movs	r3, #3
 800ca62:	e010      	b.n	800ca86 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ca64:	69bb      	ldr	r3, [r7, #24]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d101      	bne.n	800ca6e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800ca6e:	69bb      	ldr	r3, [r7, #24]
 800ca70:	3b01      	subs	r3, #1
 800ca72:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	689a      	ldr	r2, [r3, #8]
 800ca7a:	68bb      	ldr	r3, [r7, #8]
 800ca7c:	4013      	ands	r3, r2
 800ca7e:	687a      	ldr	r2, [r7, #4]
 800ca80:	429a      	cmp	r2, r3
 800ca82:	d196      	bne.n	800c9b2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ca84:	2300      	movs	r3, #0
}
 800ca86:	4618      	mov	r0, r3
 800ca88:	3728      	adds	r7, #40	; 0x28
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	bd80      	pop	{r7, pc}
 800ca8e:	bf00      	nop
 800ca90:	20000000 	.word	0x20000000

0800ca94 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b086      	sub	sp, #24
 800ca98:	af02      	add	r7, sp, #8
 800ca9a:	60f8      	str	r0, [r7, #12]
 800ca9c:	60b9      	str	r1, [r7, #8]
 800ca9e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	685b      	ldr	r3, [r3, #4]
 800caa4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800caa8:	d111      	bne.n	800cace <SPI_EndRxTransaction+0x3a>
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	689b      	ldr	r3, [r3, #8]
 800caae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cab2:	d004      	beq.n	800cabe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	689b      	ldr	r3, [r3, #8]
 800cab8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cabc:	d107      	bne.n	800cace <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	681a      	ldr	r2, [r3, #0]
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cacc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	9300      	str	r3, [sp, #0]
 800cad2:	68bb      	ldr	r3, [r7, #8]
 800cad4:	2200      	movs	r2, #0
 800cad6:	2180      	movs	r1, #128	; 0x80
 800cad8:	68f8      	ldr	r0, [r7, #12]
 800cada:	f7ff febd 	bl	800c858 <SPI_WaitFlagStateUntilTimeout>
 800cade:	4603      	mov	r3, r0
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d007      	beq.n	800caf4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cae8:	f043 0220 	orr.w	r2, r3, #32
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800caf0:	2303      	movs	r3, #3
 800caf2:	e023      	b.n	800cb3c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	685b      	ldr	r3, [r3, #4]
 800caf8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cafc:	d11d      	bne.n	800cb3a <SPI_EndRxTransaction+0xa6>
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	689b      	ldr	r3, [r3, #8]
 800cb02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cb06:	d004      	beq.n	800cb12 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	689b      	ldr	r3, [r3, #8]
 800cb0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cb10:	d113      	bne.n	800cb3a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	9300      	str	r3, [sp, #0]
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	2200      	movs	r2, #0
 800cb1a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cb1e:	68f8      	ldr	r0, [r7, #12]
 800cb20:	f7ff ff22 	bl	800c968 <SPI_WaitFifoStateUntilTimeout>
 800cb24:	4603      	mov	r3, r0
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d007      	beq.n	800cb3a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb2e:	f043 0220 	orr.w	r2, r3, #32
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800cb36:	2303      	movs	r3, #3
 800cb38:	e000      	b.n	800cb3c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800cb3a:	2300      	movs	r3, #0
}
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	3710      	adds	r7, #16
 800cb40:	46bd      	mov	sp, r7
 800cb42:	bd80      	pop	{r7, pc}

0800cb44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b086      	sub	sp, #24
 800cb48:	af02      	add	r7, sp, #8
 800cb4a:	60f8      	str	r0, [r7, #12]
 800cb4c:	60b9      	str	r1, [r7, #8]
 800cb4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	9300      	str	r3, [sp, #0]
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	2200      	movs	r2, #0
 800cb58:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800cb5c:	68f8      	ldr	r0, [r7, #12]
 800cb5e:	f7ff ff03 	bl	800c968 <SPI_WaitFifoStateUntilTimeout>
 800cb62:	4603      	mov	r3, r0
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d007      	beq.n	800cb78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb6c:	f043 0220 	orr.w	r2, r3, #32
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cb74:	2303      	movs	r3, #3
 800cb76:	e027      	b.n	800cbc8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	9300      	str	r3, [sp, #0]
 800cb7c:	68bb      	ldr	r3, [r7, #8]
 800cb7e:	2200      	movs	r2, #0
 800cb80:	2180      	movs	r1, #128	; 0x80
 800cb82:	68f8      	ldr	r0, [r7, #12]
 800cb84:	f7ff fe68 	bl	800c858 <SPI_WaitFlagStateUntilTimeout>
 800cb88:	4603      	mov	r3, r0
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d007      	beq.n	800cb9e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb92:	f043 0220 	orr.w	r2, r3, #32
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cb9a:	2303      	movs	r3, #3
 800cb9c:	e014      	b.n	800cbc8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	9300      	str	r3, [sp, #0]
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	2200      	movs	r2, #0
 800cba6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cbaa:	68f8      	ldr	r0, [r7, #12]
 800cbac:	f7ff fedc 	bl	800c968 <SPI_WaitFifoStateUntilTimeout>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d007      	beq.n	800cbc6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cbba:	f043 0220 	orr.w	r2, r3, #32
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cbc2:	2303      	movs	r3, #3
 800cbc4:	e000      	b.n	800cbc8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800cbc6:	2300      	movs	r3, #0
}
 800cbc8:	4618      	mov	r0, r3
 800cbca:	3710      	adds	r7, #16
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	bd80      	pop	{r7, pc}

0800cbd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b082      	sub	sp, #8
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d101      	bne.n	800cbe2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cbde:	2301      	movs	r3, #1
 800cbe0:	e049      	b.n	800cc76 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cbe8:	b2db      	uxtb	r3, r3
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d106      	bne.n	800cbfc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cbf6:	6878      	ldr	r0, [r7, #4]
 800cbf8:	f7f6 f8fe 	bl	8002df8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2202      	movs	r2, #2
 800cc00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681a      	ldr	r2, [r3, #0]
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	3304      	adds	r3, #4
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	4610      	mov	r0, r2
 800cc10:	f000 fae6 	bl	800d1e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2201      	movs	r2, #1
 800cc18:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2201      	movs	r2, #1
 800cc20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2201      	movs	r2, #1
 800cc28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2201      	movs	r2, #1
 800cc30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	2201      	movs	r2, #1
 800cc38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	2201      	movs	r2, #1
 800cc40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	2201      	movs	r2, #1
 800cc48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	2201      	movs	r2, #1
 800cc50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2201      	movs	r2, #1
 800cc58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2201      	movs	r2, #1
 800cc60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2201      	movs	r2, #1
 800cc68:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2201      	movs	r2, #1
 800cc70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cc74:	2300      	movs	r3, #0
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	3708      	adds	r7, #8
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bd80      	pop	{r7, pc}
	...

0800cc80 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cc80:	b480      	push	{r7}
 800cc82:	b085      	sub	sp, #20
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cc8e:	b2db      	uxtb	r3, r3
 800cc90:	2b01      	cmp	r3, #1
 800cc92:	d001      	beq.n	800cc98 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800cc94:	2301      	movs	r3, #1
 800cc96:	e033      	b.n	800cd00 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	2202      	movs	r2, #2
 800cc9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	4a19      	ldr	r2, [pc, #100]	; (800cd0c <HAL_TIM_Base_Start+0x8c>)
 800cca6:	4293      	cmp	r3, r2
 800cca8:	d009      	beq.n	800ccbe <HAL_TIM_Base_Start+0x3e>
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ccb2:	d004      	beq.n	800ccbe <HAL_TIM_Base_Start+0x3e>
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4a15      	ldr	r2, [pc, #84]	; (800cd10 <HAL_TIM_Base_Start+0x90>)
 800ccba:	4293      	cmp	r3, r2
 800ccbc:	d115      	bne.n	800ccea <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	689a      	ldr	r2, [r3, #8]
 800ccc4:	4b13      	ldr	r3, [pc, #76]	; (800cd14 <HAL_TIM_Base_Start+0x94>)
 800ccc6:	4013      	ands	r3, r2
 800ccc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	2b06      	cmp	r3, #6
 800ccce:	d015      	beq.n	800ccfc <HAL_TIM_Base_Start+0x7c>
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ccd6:	d011      	beq.n	800ccfc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	681a      	ldr	r2, [r3, #0]
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	f042 0201 	orr.w	r2, r2, #1
 800cce6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cce8:	e008      	b.n	800ccfc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	681a      	ldr	r2, [r3, #0]
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	f042 0201 	orr.w	r2, r2, #1
 800ccf8:	601a      	str	r2, [r3, #0]
 800ccfa:	e000      	b.n	800ccfe <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccfc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ccfe:	2300      	movs	r3, #0
}
 800cd00:	4618      	mov	r0, r3
 800cd02:	3714      	adds	r7, #20
 800cd04:	46bd      	mov	sp, r7
 800cd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0a:	4770      	bx	lr
 800cd0c:	40012c00 	.word	0x40012c00
 800cd10:	40014000 	.word	0x40014000
 800cd14:	00010007 	.word	0x00010007

0800cd18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cd18:	b480      	push	{r7}
 800cd1a:	b085      	sub	sp, #20
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cd26:	b2db      	uxtb	r3, r3
 800cd28:	2b01      	cmp	r3, #1
 800cd2a:	d001      	beq.n	800cd30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cd2c:	2301      	movs	r3, #1
 800cd2e:	e03b      	b.n	800cda8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2202      	movs	r2, #2
 800cd34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	68da      	ldr	r2, [r3, #12]
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	f042 0201 	orr.w	r2, r2, #1
 800cd46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	4a19      	ldr	r2, [pc, #100]	; (800cdb4 <HAL_TIM_Base_Start_IT+0x9c>)
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d009      	beq.n	800cd66 <HAL_TIM_Base_Start_IT+0x4e>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cd5a:	d004      	beq.n	800cd66 <HAL_TIM_Base_Start_IT+0x4e>
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	4a15      	ldr	r2, [pc, #84]	; (800cdb8 <HAL_TIM_Base_Start_IT+0xa0>)
 800cd62:	4293      	cmp	r3, r2
 800cd64:	d115      	bne.n	800cd92 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	689a      	ldr	r2, [r3, #8]
 800cd6c:	4b13      	ldr	r3, [pc, #76]	; (800cdbc <HAL_TIM_Base_Start_IT+0xa4>)
 800cd6e:	4013      	ands	r3, r2
 800cd70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	2b06      	cmp	r3, #6
 800cd76:	d015      	beq.n	800cda4 <HAL_TIM_Base_Start_IT+0x8c>
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cd7e:	d011      	beq.n	800cda4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	681a      	ldr	r2, [r3, #0]
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f042 0201 	orr.w	r2, r2, #1
 800cd8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd90:	e008      	b.n	800cda4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	681a      	ldr	r2, [r3, #0]
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f042 0201 	orr.w	r2, r2, #1
 800cda0:	601a      	str	r2, [r3, #0]
 800cda2:	e000      	b.n	800cda6 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cda4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cda6:	2300      	movs	r3, #0
}
 800cda8:	4618      	mov	r0, r3
 800cdaa:	3714      	adds	r7, #20
 800cdac:	46bd      	mov	sp, r7
 800cdae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb2:	4770      	bx	lr
 800cdb4:	40012c00 	.word	0x40012c00
 800cdb8:	40014000 	.word	0x40014000
 800cdbc:	00010007 	.word	0x00010007

0800cdc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cdc0:	b580      	push	{r7, lr}
 800cdc2:	b082      	sub	sp, #8
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	691b      	ldr	r3, [r3, #16]
 800cdce:	f003 0302 	and.w	r3, r3, #2
 800cdd2:	2b02      	cmp	r3, #2
 800cdd4:	d122      	bne.n	800ce1c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	68db      	ldr	r3, [r3, #12]
 800cddc:	f003 0302 	and.w	r3, r3, #2
 800cde0:	2b02      	cmp	r3, #2
 800cde2:	d11b      	bne.n	800ce1c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	f06f 0202 	mvn.w	r2, #2
 800cdec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	2201      	movs	r2, #1
 800cdf2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	699b      	ldr	r3, [r3, #24]
 800cdfa:	f003 0303 	and.w	r3, r3, #3
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d003      	beq.n	800ce0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ce02:	6878      	ldr	r0, [r7, #4]
 800ce04:	f000 f9ce 	bl	800d1a4 <HAL_TIM_IC_CaptureCallback>
 800ce08:	e005      	b.n	800ce16 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce0a:	6878      	ldr	r0, [r7, #4]
 800ce0c:	f000 f9c0 	bl	800d190 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f000 f9d1 	bl	800d1b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	2200      	movs	r2, #0
 800ce1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	691b      	ldr	r3, [r3, #16]
 800ce22:	f003 0304 	and.w	r3, r3, #4
 800ce26:	2b04      	cmp	r3, #4
 800ce28:	d122      	bne.n	800ce70 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	68db      	ldr	r3, [r3, #12]
 800ce30:	f003 0304 	and.w	r3, r3, #4
 800ce34:	2b04      	cmp	r3, #4
 800ce36:	d11b      	bne.n	800ce70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	f06f 0204 	mvn.w	r2, #4
 800ce40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2202      	movs	r2, #2
 800ce46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	699b      	ldr	r3, [r3, #24]
 800ce4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d003      	beq.n	800ce5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ce56:	6878      	ldr	r0, [r7, #4]
 800ce58:	f000 f9a4 	bl	800d1a4 <HAL_TIM_IC_CaptureCallback>
 800ce5c:	e005      	b.n	800ce6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce5e:	6878      	ldr	r0, [r7, #4]
 800ce60:	f000 f996 	bl	800d190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce64:	6878      	ldr	r0, [r7, #4]
 800ce66:	f000 f9a7 	bl	800d1b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	691b      	ldr	r3, [r3, #16]
 800ce76:	f003 0308 	and.w	r3, r3, #8
 800ce7a:	2b08      	cmp	r3, #8
 800ce7c:	d122      	bne.n	800cec4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	68db      	ldr	r3, [r3, #12]
 800ce84:	f003 0308 	and.w	r3, r3, #8
 800ce88:	2b08      	cmp	r3, #8
 800ce8a:	d11b      	bne.n	800cec4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	f06f 0208 	mvn.w	r2, #8
 800ce94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	2204      	movs	r2, #4
 800ce9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	69db      	ldr	r3, [r3, #28]
 800cea2:	f003 0303 	and.w	r3, r3, #3
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d003      	beq.n	800ceb2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ceaa:	6878      	ldr	r0, [r7, #4]
 800ceac:	f000 f97a 	bl	800d1a4 <HAL_TIM_IC_CaptureCallback>
 800ceb0:	e005      	b.n	800cebe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f000 f96c 	bl	800d190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ceb8:	6878      	ldr	r0, [r7, #4]
 800ceba:	f000 f97d 	bl	800d1b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	2200      	movs	r2, #0
 800cec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	691b      	ldr	r3, [r3, #16]
 800ceca:	f003 0310 	and.w	r3, r3, #16
 800cece:	2b10      	cmp	r3, #16
 800ced0:	d122      	bne.n	800cf18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	68db      	ldr	r3, [r3, #12]
 800ced8:	f003 0310 	and.w	r3, r3, #16
 800cedc:	2b10      	cmp	r3, #16
 800cede:	d11b      	bne.n	800cf18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	f06f 0210 	mvn.w	r2, #16
 800cee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	2208      	movs	r2, #8
 800ceee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	69db      	ldr	r3, [r3, #28]
 800cef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d003      	beq.n	800cf06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cefe:	6878      	ldr	r0, [r7, #4]
 800cf00:	f000 f950 	bl	800d1a4 <HAL_TIM_IC_CaptureCallback>
 800cf04:	e005      	b.n	800cf12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf06:	6878      	ldr	r0, [r7, #4]
 800cf08:	f000 f942 	bl	800d190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf0c:	6878      	ldr	r0, [r7, #4]
 800cf0e:	f000 f953 	bl	800d1b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	2200      	movs	r2, #0
 800cf16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	691b      	ldr	r3, [r3, #16]
 800cf1e:	f003 0301 	and.w	r3, r3, #1
 800cf22:	2b01      	cmp	r3, #1
 800cf24:	d10e      	bne.n	800cf44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	68db      	ldr	r3, [r3, #12]
 800cf2c:	f003 0301 	and.w	r3, r3, #1
 800cf30:	2b01      	cmp	r3, #1
 800cf32:	d107      	bne.n	800cf44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	f06f 0201 	mvn.w	r2, #1
 800cf3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cf3e:	6878      	ldr	r0, [r7, #4]
 800cf40:	f7f4 ff10 	bl	8001d64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	691b      	ldr	r3, [r3, #16]
 800cf4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf4e:	2b80      	cmp	r3, #128	; 0x80
 800cf50:	d10e      	bne.n	800cf70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	68db      	ldr	r3, [r3, #12]
 800cf58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf5c:	2b80      	cmp	r3, #128	; 0x80
 800cf5e:	d107      	bne.n	800cf70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cf68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cf6a:	6878      	ldr	r0, [r7, #4]
 800cf6c:	f000 faa6 	bl	800d4bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	691b      	ldr	r3, [r3, #16]
 800cf76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cf7e:	d10e      	bne.n	800cf9e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	68db      	ldr	r3, [r3, #12]
 800cf86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf8a:	2b80      	cmp	r3, #128	; 0x80
 800cf8c:	d107      	bne.n	800cf9e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800cf96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cf98:	6878      	ldr	r0, [r7, #4]
 800cf9a:	f000 fa99 	bl	800d4d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	691b      	ldr	r3, [r3, #16]
 800cfa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cfa8:	2b40      	cmp	r3, #64	; 0x40
 800cfaa:	d10e      	bne.n	800cfca <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	68db      	ldr	r3, [r3, #12]
 800cfb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cfb6:	2b40      	cmp	r3, #64	; 0x40
 800cfb8:	d107      	bne.n	800cfca <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cfc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cfc4:	6878      	ldr	r0, [r7, #4]
 800cfc6:	f000 f901 	bl	800d1cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	691b      	ldr	r3, [r3, #16]
 800cfd0:	f003 0320 	and.w	r3, r3, #32
 800cfd4:	2b20      	cmp	r3, #32
 800cfd6:	d10e      	bne.n	800cff6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	68db      	ldr	r3, [r3, #12]
 800cfde:	f003 0320 	and.w	r3, r3, #32
 800cfe2:	2b20      	cmp	r3, #32
 800cfe4:	d107      	bne.n	800cff6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	f06f 0220 	mvn.w	r2, #32
 800cfee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cff0:	6878      	ldr	r0, [r7, #4]
 800cff2:	f000 fa59 	bl	800d4a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cff6:	bf00      	nop
 800cff8:	3708      	adds	r7, #8
 800cffa:	46bd      	mov	sp, r7
 800cffc:	bd80      	pop	{r7, pc}

0800cffe <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cffe:	b580      	push	{r7, lr}
 800d000:	b084      	sub	sp, #16
 800d002:	af00      	add	r7, sp, #0
 800d004:	6078      	str	r0, [r7, #4]
 800d006:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d008:	2300      	movs	r3, #0
 800d00a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d012:	2b01      	cmp	r3, #1
 800d014:	d101      	bne.n	800d01a <HAL_TIM_ConfigClockSource+0x1c>
 800d016:	2302      	movs	r3, #2
 800d018:	e0b6      	b.n	800d188 <HAL_TIM_ConfigClockSource+0x18a>
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2201      	movs	r2, #1
 800d01e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2202      	movs	r2, #2
 800d026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	689b      	ldr	r3, [r3, #8]
 800d030:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d038:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d03c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d03e:	68bb      	ldr	r3, [r7, #8]
 800d040:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d044:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	68ba      	ldr	r2, [r7, #8]
 800d04c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d04e:	683b      	ldr	r3, [r7, #0]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d056:	d03e      	beq.n	800d0d6 <HAL_TIM_ConfigClockSource+0xd8>
 800d058:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d05c:	f200 8087 	bhi.w	800d16e <HAL_TIM_ConfigClockSource+0x170>
 800d060:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d064:	f000 8086 	beq.w	800d174 <HAL_TIM_ConfigClockSource+0x176>
 800d068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d06c:	d87f      	bhi.n	800d16e <HAL_TIM_ConfigClockSource+0x170>
 800d06e:	2b70      	cmp	r3, #112	; 0x70
 800d070:	d01a      	beq.n	800d0a8 <HAL_TIM_ConfigClockSource+0xaa>
 800d072:	2b70      	cmp	r3, #112	; 0x70
 800d074:	d87b      	bhi.n	800d16e <HAL_TIM_ConfigClockSource+0x170>
 800d076:	2b60      	cmp	r3, #96	; 0x60
 800d078:	d050      	beq.n	800d11c <HAL_TIM_ConfigClockSource+0x11e>
 800d07a:	2b60      	cmp	r3, #96	; 0x60
 800d07c:	d877      	bhi.n	800d16e <HAL_TIM_ConfigClockSource+0x170>
 800d07e:	2b50      	cmp	r3, #80	; 0x50
 800d080:	d03c      	beq.n	800d0fc <HAL_TIM_ConfigClockSource+0xfe>
 800d082:	2b50      	cmp	r3, #80	; 0x50
 800d084:	d873      	bhi.n	800d16e <HAL_TIM_ConfigClockSource+0x170>
 800d086:	2b40      	cmp	r3, #64	; 0x40
 800d088:	d058      	beq.n	800d13c <HAL_TIM_ConfigClockSource+0x13e>
 800d08a:	2b40      	cmp	r3, #64	; 0x40
 800d08c:	d86f      	bhi.n	800d16e <HAL_TIM_ConfigClockSource+0x170>
 800d08e:	2b30      	cmp	r3, #48	; 0x30
 800d090:	d064      	beq.n	800d15c <HAL_TIM_ConfigClockSource+0x15e>
 800d092:	2b30      	cmp	r3, #48	; 0x30
 800d094:	d86b      	bhi.n	800d16e <HAL_TIM_ConfigClockSource+0x170>
 800d096:	2b20      	cmp	r3, #32
 800d098:	d060      	beq.n	800d15c <HAL_TIM_ConfigClockSource+0x15e>
 800d09a:	2b20      	cmp	r3, #32
 800d09c:	d867      	bhi.n	800d16e <HAL_TIM_ConfigClockSource+0x170>
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d05c      	beq.n	800d15c <HAL_TIM_ConfigClockSource+0x15e>
 800d0a2:	2b10      	cmp	r3, #16
 800d0a4:	d05a      	beq.n	800d15c <HAL_TIM_ConfigClockSource+0x15e>
 800d0a6:	e062      	b.n	800d16e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	6818      	ldr	r0, [r3, #0]
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	6899      	ldr	r1, [r3, #8]
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	685a      	ldr	r2, [r3, #4]
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	68db      	ldr	r3, [r3, #12]
 800d0b8:	f000 f970 	bl	800d39c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	689b      	ldr	r3, [r3, #8]
 800d0c2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d0c4:	68bb      	ldr	r3, [r7, #8]
 800d0c6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d0ca:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	68ba      	ldr	r2, [r7, #8]
 800d0d2:	609a      	str	r2, [r3, #8]
      break;
 800d0d4:	e04f      	b.n	800d176 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	6818      	ldr	r0, [r3, #0]
 800d0da:	683b      	ldr	r3, [r7, #0]
 800d0dc:	6899      	ldr	r1, [r3, #8]
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	685a      	ldr	r2, [r3, #4]
 800d0e2:	683b      	ldr	r3, [r7, #0]
 800d0e4:	68db      	ldr	r3, [r3, #12]
 800d0e6:	f000 f959 	bl	800d39c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	689a      	ldr	r2, [r3, #8]
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d0f8:	609a      	str	r2, [r3, #8]
      break;
 800d0fa:	e03c      	b.n	800d176 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	6818      	ldr	r0, [r3, #0]
 800d100:	683b      	ldr	r3, [r7, #0]
 800d102:	6859      	ldr	r1, [r3, #4]
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	68db      	ldr	r3, [r3, #12]
 800d108:	461a      	mov	r2, r3
 800d10a:	f000 f8cd 	bl	800d2a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	2150      	movs	r1, #80	; 0x50
 800d114:	4618      	mov	r0, r3
 800d116:	f000 f926 	bl	800d366 <TIM_ITRx_SetConfig>
      break;
 800d11a:	e02c      	b.n	800d176 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	6818      	ldr	r0, [r3, #0]
 800d120:	683b      	ldr	r3, [r7, #0]
 800d122:	6859      	ldr	r1, [r3, #4]
 800d124:	683b      	ldr	r3, [r7, #0]
 800d126:	68db      	ldr	r3, [r3, #12]
 800d128:	461a      	mov	r2, r3
 800d12a:	f000 f8ec 	bl	800d306 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	2160      	movs	r1, #96	; 0x60
 800d134:	4618      	mov	r0, r3
 800d136:	f000 f916 	bl	800d366 <TIM_ITRx_SetConfig>
      break;
 800d13a:	e01c      	b.n	800d176 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	6818      	ldr	r0, [r3, #0]
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	6859      	ldr	r1, [r3, #4]
 800d144:	683b      	ldr	r3, [r7, #0]
 800d146:	68db      	ldr	r3, [r3, #12]
 800d148:	461a      	mov	r2, r3
 800d14a:	f000 f8ad 	bl	800d2a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	2140      	movs	r1, #64	; 0x40
 800d154:	4618      	mov	r0, r3
 800d156:	f000 f906 	bl	800d366 <TIM_ITRx_SetConfig>
      break;
 800d15a:	e00c      	b.n	800d176 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681a      	ldr	r2, [r3, #0]
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	4619      	mov	r1, r3
 800d166:	4610      	mov	r0, r2
 800d168:	f000 f8fd 	bl	800d366 <TIM_ITRx_SetConfig>
      break;
 800d16c:	e003      	b.n	800d176 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800d16e:	2301      	movs	r3, #1
 800d170:	73fb      	strb	r3, [r7, #15]
      break;
 800d172:	e000      	b.n	800d176 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800d174:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	2201      	movs	r2, #1
 800d17a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2200      	movs	r2, #0
 800d182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d186:	7bfb      	ldrb	r3, [r7, #15]
}
 800d188:	4618      	mov	r0, r3
 800d18a:	3710      	adds	r7, #16
 800d18c:	46bd      	mov	sp, r7
 800d18e:	bd80      	pop	{r7, pc}

0800d190 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d190:	b480      	push	{r7}
 800d192:	b083      	sub	sp, #12
 800d194:	af00      	add	r7, sp, #0
 800d196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d198:	bf00      	nop
 800d19a:	370c      	adds	r7, #12
 800d19c:	46bd      	mov	sp, r7
 800d19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a2:	4770      	bx	lr

0800d1a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	b083      	sub	sp, #12
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d1ac:	bf00      	nop
 800d1ae:	370c      	adds	r7, #12
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b6:	4770      	bx	lr

0800d1b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b083      	sub	sp, #12
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d1c0:	bf00      	nop
 800d1c2:	370c      	adds	r7, #12
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ca:	4770      	bx	lr

0800d1cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d1cc:	b480      	push	{r7}
 800d1ce:	b083      	sub	sp, #12
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d1d4:	bf00      	nop
 800d1d6:	370c      	adds	r7, #12
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1de:	4770      	bx	lr

0800d1e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d1e0:	b480      	push	{r7}
 800d1e2:	b085      	sub	sp, #20
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
 800d1e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	4a2a      	ldr	r2, [pc, #168]	; (800d29c <TIM_Base_SetConfig+0xbc>)
 800d1f4:	4293      	cmp	r3, r2
 800d1f6:	d003      	beq.n	800d200 <TIM_Base_SetConfig+0x20>
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d1fe:	d108      	bne.n	800d212 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d208:	683b      	ldr	r3, [r7, #0]
 800d20a:	685b      	ldr	r3, [r3, #4]
 800d20c:	68fa      	ldr	r2, [r7, #12]
 800d20e:	4313      	orrs	r3, r2
 800d210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	4a21      	ldr	r2, [pc, #132]	; (800d29c <TIM_Base_SetConfig+0xbc>)
 800d216:	4293      	cmp	r3, r2
 800d218:	d00b      	beq.n	800d232 <TIM_Base_SetConfig+0x52>
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d220:	d007      	beq.n	800d232 <TIM_Base_SetConfig+0x52>
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	4a1e      	ldr	r2, [pc, #120]	; (800d2a0 <TIM_Base_SetConfig+0xc0>)
 800d226:	4293      	cmp	r3, r2
 800d228:	d003      	beq.n	800d232 <TIM_Base_SetConfig+0x52>
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	4a1d      	ldr	r2, [pc, #116]	; (800d2a4 <TIM_Base_SetConfig+0xc4>)
 800d22e:	4293      	cmp	r3, r2
 800d230:	d108      	bne.n	800d244 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	68db      	ldr	r3, [r3, #12]
 800d23e:	68fa      	ldr	r2, [r7, #12]
 800d240:	4313      	orrs	r3, r2
 800d242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d24a:	683b      	ldr	r3, [r7, #0]
 800d24c:	695b      	ldr	r3, [r3, #20]
 800d24e:	4313      	orrs	r3, r2
 800d250:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	68fa      	ldr	r2, [r7, #12]
 800d256:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d258:	683b      	ldr	r3, [r7, #0]
 800d25a:	689a      	ldr	r2, [r3, #8]
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	681a      	ldr	r2, [r3, #0]
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	4a0c      	ldr	r2, [pc, #48]	; (800d29c <TIM_Base_SetConfig+0xbc>)
 800d26c:	4293      	cmp	r3, r2
 800d26e:	d007      	beq.n	800d280 <TIM_Base_SetConfig+0xa0>
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	4a0b      	ldr	r2, [pc, #44]	; (800d2a0 <TIM_Base_SetConfig+0xc0>)
 800d274:	4293      	cmp	r3, r2
 800d276:	d003      	beq.n	800d280 <TIM_Base_SetConfig+0xa0>
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	4a0a      	ldr	r2, [pc, #40]	; (800d2a4 <TIM_Base_SetConfig+0xc4>)
 800d27c:	4293      	cmp	r3, r2
 800d27e:	d103      	bne.n	800d288 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d280:	683b      	ldr	r3, [r7, #0]
 800d282:	691a      	ldr	r2, [r3, #16]
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	2201      	movs	r2, #1
 800d28c:	615a      	str	r2, [r3, #20]
}
 800d28e:	bf00      	nop
 800d290:	3714      	adds	r7, #20
 800d292:	46bd      	mov	sp, r7
 800d294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d298:	4770      	bx	lr
 800d29a:	bf00      	nop
 800d29c:	40012c00 	.word	0x40012c00
 800d2a0:	40014000 	.word	0x40014000
 800d2a4:	40014400 	.word	0x40014400

0800d2a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d2a8:	b480      	push	{r7}
 800d2aa:	b087      	sub	sp, #28
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	60f8      	str	r0, [r7, #12]
 800d2b0:	60b9      	str	r1, [r7, #8]
 800d2b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	6a1b      	ldr	r3, [r3, #32]
 800d2b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	6a1b      	ldr	r3, [r3, #32]
 800d2be:	f023 0201 	bic.w	r2, r3, #1
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	699b      	ldr	r3, [r3, #24]
 800d2ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d2cc:	693b      	ldr	r3, [r7, #16]
 800d2ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d2d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	011b      	lsls	r3, r3, #4
 800d2d8:	693a      	ldr	r2, [r7, #16]
 800d2da:	4313      	orrs	r3, r2
 800d2dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d2de:	697b      	ldr	r3, [r7, #20]
 800d2e0:	f023 030a 	bic.w	r3, r3, #10
 800d2e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d2e6:	697a      	ldr	r2, [r7, #20]
 800d2e8:	68bb      	ldr	r3, [r7, #8]
 800d2ea:	4313      	orrs	r3, r2
 800d2ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	693a      	ldr	r2, [r7, #16]
 800d2f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	697a      	ldr	r2, [r7, #20]
 800d2f8:	621a      	str	r2, [r3, #32]
}
 800d2fa:	bf00      	nop
 800d2fc:	371c      	adds	r7, #28
 800d2fe:	46bd      	mov	sp, r7
 800d300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d304:	4770      	bx	lr

0800d306 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d306:	b480      	push	{r7}
 800d308:	b087      	sub	sp, #28
 800d30a:	af00      	add	r7, sp, #0
 800d30c:	60f8      	str	r0, [r7, #12]
 800d30e:	60b9      	str	r1, [r7, #8]
 800d310:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	6a1b      	ldr	r3, [r3, #32]
 800d316:	f023 0210 	bic.w	r2, r3, #16
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	699b      	ldr	r3, [r3, #24]
 800d322:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	6a1b      	ldr	r3, [r3, #32]
 800d328:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d32a:	697b      	ldr	r3, [r7, #20]
 800d32c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d330:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	031b      	lsls	r3, r3, #12
 800d336:	697a      	ldr	r2, [r7, #20]
 800d338:	4313      	orrs	r3, r2
 800d33a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d342:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d344:	68bb      	ldr	r3, [r7, #8]
 800d346:	011b      	lsls	r3, r3, #4
 800d348:	693a      	ldr	r2, [r7, #16]
 800d34a:	4313      	orrs	r3, r2
 800d34c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	697a      	ldr	r2, [r7, #20]
 800d352:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	693a      	ldr	r2, [r7, #16]
 800d358:	621a      	str	r2, [r3, #32]
}
 800d35a:	bf00      	nop
 800d35c:	371c      	adds	r7, #28
 800d35e:	46bd      	mov	sp, r7
 800d360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d364:	4770      	bx	lr

0800d366 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d366:	b480      	push	{r7}
 800d368:	b085      	sub	sp, #20
 800d36a:	af00      	add	r7, sp, #0
 800d36c:	6078      	str	r0, [r7, #4]
 800d36e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	689b      	ldr	r3, [r3, #8]
 800d374:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d37c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d37e:	683a      	ldr	r2, [r7, #0]
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	4313      	orrs	r3, r2
 800d384:	f043 0307 	orr.w	r3, r3, #7
 800d388:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	68fa      	ldr	r2, [r7, #12]
 800d38e:	609a      	str	r2, [r3, #8]
}
 800d390:	bf00      	nop
 800d392:	3714      	adds	r7, #20
 800d394:	46bd      	mov	sp, r7
 800d396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39a:	4770      	bx	lr

0800d39c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d39c:	b480      	push	{r7}
 800d39e:	b087      	sub	sp, #28
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	60f8      	str	r0, [r7, #12]
 800d3a4:	60b9      	str	r1, [r7, #8]
 800d3a6:	607a      	str	r2, [r7, #4]
 800d3a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	689b      	ldr	r3, [r3, #8]
 800d3ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d3b0:	697b      	ldr	r3, [r7, #20]
 800d3b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d3b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d3b8:	683b      	ldr	r3, [r7, #0]
 800d3ba:	021a      	lsls	r2, r3, #8
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	431a      	orrs	r2, r3
 800d3c0:	68bb      	ldr	r3, [r7, #8]
 800d3c2:	4313      	orrs	r3, r2
 800d3c4:	697a      	ldr	r2, [r7, #20]
 800d3c6:	4313      	orrs	r3, r2
 800d3c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	697a      	ldr	r2, [r7, #20]
 800d3ce:	609a      	str	r2, [r3, #8]
}
 800d3d0:	bf00      	nop
 800d3d2:	371c      	adds	r7, #28
 800d3d4:	46bd      	mov	sp, r7
 800d3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3da:	4770      	bx	lr

0800d3dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d3dc:	b480      	push	{r7}
 800d3de:	b085      	sub	sp, #20
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
 800d3e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d3ec:	2b01      	cmp	r3, #1
 800d3ee:	d101      	bne.n	800d3f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d3f0:	2302      	movs	r3, #2
 800d3f2:	e04f      	b.n	800d494 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2201      	movs	r2, #1
 800d3f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	2202      	movs	r2, #2
 800d400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	685b      	ldr	r3, [r3, #4]
 800d40a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	689b      	ldr	r3, [r3, #8]
 800d412:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	4a21      	ldr	r2, [pc, #132]	; (800d4a0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d41a:	4293      	cmp	r3, r2
 800d41c:	d108      	bne.n	800d430 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d424:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d426:	683b      	ldr	r3, [r7, #0]
 800d428:	685b      	ldr	r3, [r3, #4]
 800d42a:	68fa      	ldr	r2, [r7, #12]
 800d42c:	4313      	orrs	r3, r2
 800d42e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d436:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	68fa      	ldr	r2, [r7, #12]
 800d43e:	4313      	orrs	r3, r2
 800d440:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	68fa      	ldr	r2, [r7, #12]
 800d448:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	4a14      	ldr	r2, [pc, #80]	; (800d4a0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d450:	4293      	cmp	r3, r2
 800d452:	d009      	beq.n	800d468 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d45c:	d004      	beq.n	800d468 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	4a10      	ldr	r2, [pc, #64]	; (800d4a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800d464:	4293      	cmp	r3, r2
 800d466:	d10c      	bne.n	800d482 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d468:	68bb      	ldr	r3, [r7, #8]
 800d46a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d46e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d470:	683b      	ldr	r3, [r7, #0]
 800d472:	689b      	ldr	r3, [r3, #8]
 800d474:	68ba      	ldr	r2, [r7, #8]
 800d476:	4313      	orrs	r3, r2
 800d478:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	68ba      	ldr	r2, [r7, #8]
 800d480:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	2201      	movs	r2, #1
 800d486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	2200      	movs	r2, #0
 800d48e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d492:	2300      	movs	r3, #0
}
 800d494:	4618      	mov	r0, r3
 800d496:	3714      	adds	r7, #20
 800d498:	46bd      	mov	sp, r7
 800d49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49e:	4770      	bx	lr
 800d4a0:	40012c00 	.word	0x40012c00
 800d4a4:	40014000 	.word	0x40014000

0800d4a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d4a8:	b480      	push	{r7}
 800d4aa:	b083      	sub	sp, #12
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d4b0:	bf00      	nop
 800d4b2:	370c      	adds	r7, #12
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ba:	4770      	bx	lr

0800d4bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d4bc:	b480      	push	{r7}
 800d4be:	b083      	sub	sp, #12
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d4c4:	bf00      	nop
 800d4c6:	370c      	adds	r7, #12
 800d4c8:	46bd      	mov	sp, r7
 800d4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ce:	4770      	bx	lr

0800d4d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d4d0:	b480      	push	{r7}
 800d4d2:	b083      	sub	sp, #12
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d4d8:	bf00      	nop
 800d4da:	370c      	adds	r7, #12
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e2:	4770      	bx	lr

0800d4e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b082      	sub	sp, #8
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d101      	bne.n	800d4f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d4f2:	2301      	movs	r3, #1
 800d4f4:	e040      	b.n	800d578 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d106      	bne.n	800d50c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	2200      	movs	r2, #0
 800d502:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d506:	6878      	ldr	r0, [r7, #4]
 800d508:	f7f5 fb0a 	bl	8002b20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	2224      	movs	r2, #36	; 0x24
 800d510:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	681a      	ldr	r2, [r3, #0]
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	f022 0201 	bic.w	r2, r2, #1
 800d520:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d522:	6878      	ldr	r0, [r7, #4]
 800d524:	f000 fbe8 	bl	800dcf8 <UART_SetConfig>
 800d528:	4603      	mov	r3, r0
 800d52a:	2b01      	cmp	r3, #1
 800d52c:	d101      	bne.n	800d532 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800d52e:	2301      	movs	r3, #1
 800d530:	e022      	b.n	800d578 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d536:	2b00      	cmp	r3, #0
 800d538:	d002      	beq.n	800d540 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800d53a:	6878      	ldr	r0, [r7, #4]
 800d53c:	f000 fe36 	bl	800e1ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	685a      	ldr	r2, [r3, #4]
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d54e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	689a      	ldr	r2, [r3, #8]
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d55e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	681a      	ldr	r2, [r3, #0]
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	f042 0201 	orr.w	r2, r2, #1
 800d56e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d570:	6878      	ldr	r0, [r7, #4]
 800d572:	f000 febd 	bl	800e2f0 <UART_CheckIdleState>
 800d576:	4603      	mov	r3, r0
}
 800d578:	4618      	mov	r0, r3
 800d57a:	3708      	adds	r7, #8
 800d57c:	46bd      	mov	sp, r7
 800d57e:	bd80      	pop	{r7, pc}

0800d580 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d580:	b480      	push	{r7}
 800d582:	b08b      	sub	sp, #44	; 0x2c
 800d584:	af00      	add	r7, sp, #0
 800d586:	60f8      	str	r0, [r7, #12]
 800d588:	60b9      	str	r1, [r7, #8]
 800d58a:	4613      	mov	r3, r2
 800d58c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d592:	2b20      	cmp	r3, #32
 800d594:	d156      	bne.n	800d644 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800d596:	68bb      	ldr	r3, [r7, #8]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d002      	beq.n	800d5a2 <HAL_UART_Transmit_IT+0x22>
 800d59c:	88fb      	ldrh	r3, [r7, #6]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d101      	bne.n	800d5a6 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800d5a2:	2301      	movs	r3, #1
 800d5a4:	e04f      	b.n	800d646 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d5ac:	2b01      	cmp	r3, #1
 800d5ae:	d101      	bne.n	800d5b4 <HAL_UART_Transmit_IT+0x34>
 800d5b0:	2302      	movs	r3, #2
 800d5b2:	e048      	b.n	800d646 <HAL_UART_Transmit_IT+0xc6>
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	2201      	movs	r2, #1
 800d5b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	68ba      	ldr	r2, [r7, #8]
 800d5c0:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	88fa      	ldrh	r2, [r7, #6]
 800d5c6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	88fa      	ldrh	r2, [r7, #6]
 800d5ce:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	2200      	movs	r2, #0
 800d5dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	2221      	movs	r2, #33	; 0x21
 800d5e4:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	689b      	ldr	r3, [r3, #8]
 800d5ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d5ee:	d107      	bne.n	800d600 <HAL_UART_Transmit_IT+0x80>
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	691b      	ldr	r3, [r3, #16]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d103      	bne.n	800d600 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	4a16      	ldr	r2, [pc, #88]	; (800d654 <HAL_UART_Transmit_IT+0xd4>)
 800d5fc:	669a      	str	r2, [r3, #104]	; 0x68
 800d5fe:	e002      	b.n	800d606 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	4a15      	ldr	r2, [pc, #84]	; (800d658 <HAL_UART_Transmit_IT+0xd8>)
 800d604:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	2200      	movs	r2, #0
 800d60a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d614:	697b      	ldr	r3, [r7, #20]
 800d616:	e853 3f00 	ldrex	r3, [r3]
 800d61a:	613b      	str	r3, [r7, #16]
   return(result);
 800d61c:	693b      	ldr	r3, [r7, #16]
 800d61e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d622:	627b      	str	r3, [r7, #36]	; 0x24
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	461a      	mov	r2, r3
 800d62a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d62c:	623b      	str	r3, [r7, #32]
 800d62e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d630:	69f9      	ldr	r1, [r7, #28]
 800d632:	6a3a      	ldr	r2, [r7, #32]
 800d634:	e841 2300 	strex	r3, r2, [r1]
 800d638:	61bb      	str	r3, [r7, #24]
   return(result);
 800d63a:	69bb      	ldr	r3, [r7, #24]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d1e6      	bne.n	800d60e <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800d640:	2300      	movs	r3, #0
 800d642:	e000      	b.n	800d646 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800d644:	2302      	movs	r3, #2
  }
}
 800d646:	4618      	mov	r0, r3
 800d648:	372c      	adds	r7, #44	; 0x2c
 800d64a:	46bd      	mov	sp, r7
 800d64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d650:	4770      	bx	lr
 800d652:	bf00      	nop
 800d654:	0800e84b 	.word	0x0800e84b
 800d658:	0800e793 	.word	0x0800e793

0800d65c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b08a      	sub	sp, #40	; 0x28
 800d660:	af00      	add	r7, sp, #0
 800d662:	60f8      	str	r0, [r7, #12]
 800d664:	60b9      	str	r1, [r7, #8]
 800d666:	4613      	mov	r3, r2
 800d668:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d66e:	2b20      	cmp	r3, #32
 800d670:	d142      	bne.n	800d6f8 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d002      	beq.n	800d67e <HAL_UART_Receive_IT+0x22>
 800d678:	88fb      	ldrh	r3, [r7, #6]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d101      	bne.n	800d682 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800d67e:	2301      	movs	r3, #1
 800d680:	e03b      	b.n	800d6fa <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d688:	2b01      	cmp	r3, #1
 800d68a:	d101      	bne.n	800d690 <HAL_UART_Receive_IT+0x34>
 800d68c:	2302      	movs	r3, #2
 800d68e:	e034      	b.n	800d6fa <HAL_UART_Receive_IT+0x9e>
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	2201      	movs	r2, #1
 800d694:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	2200      	movs	r2, #0
 800d69c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	4a18      	ldr	r2, [pc, #96]	; (800d704 <HAL_UART_Receive_IT+0xa8>)
 800d6a4:	4293      	cmp	r3, r2
 800d6a6:	d01f      	beq.n	800d6e8 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	685b      	ldr	r3, [r3, #4]
 800d6ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d018      	beq.n	800d6e8 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6bc:	697b      	ldr	r3, [r7, #20]
 800d6be:	e853 3f00 	ldrex	r3, [r3]
 800d6c2:	613b      	str	r3, [r7, #16]
   return(result);
 800d6c4:	693b      	ldr	r3, [r7, #16]
 800d6c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d6ca:	627b      	str	r3, [r7, #36]	; 0x24
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	461a      	mov	r2, r3
 800d6d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6d4:	623b      	str	r3, [r7, #32]
 800d6d6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6d8:	69f9      	ldr	r1, [r7, #28]
 800d6da:	6a3a      	ldr	r2, [r7, #32]
 800d6dc:	e841 2300 	strex	r3, r2, [r1]
 800d6e0:	61bb      	str	r3, [r7, #24]
   return(result);
 800d6e2:	69bb      	ldr	r3, [r7, #24]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d1e6      	bne.n	800d6b6 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d6e8:	88fb      	ldrh	r3, [r7, #6]
 800d6ea:	461a      	mov	r2, r3
 800d6ec:	68b9      	ldr	r1, [r7, #8]
 800d6ee:	68f8      	ldr	r0, [r7, #12]
 800d6f0:	f000 ff0c 	bl	800e50c <UART_Start_Receive_IT>
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	e000      	b.n	800d6fa <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800d6f8:	2302      	movs	r3, #2
  }
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3728      	adds	r7, #40	; 0x28
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}
 800d702:	bf00      	nop
 800d704:	40008000 	.word	0x40008000

0800d708 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b0ba      	sub	sp, #232	; 0xe8
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	69db      	ldr	r3, [r3, #28]
 800d716:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	689b      	ldr	r3, [r3, #8]
 800d72a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d72e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800d732:	f640 030f 	movw	r3, #2063	; 0x80f
 800d736:	4013      	ands	r3, r2
 800d738:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800d73c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d740:	2b00      	cmp	r3, #0
 800d742:	d115      	bne.n	800d770 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800d744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d748:	f003 0320 	and.w	r3, r3, #32
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d00f      	beq.n	800d770 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d754:	f003 0320 	and.w	r3, r3, #32
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d009      	beq.n	800d770 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d760:	2b00      	cmp	r3, #0
 800d762:	f000 82a6 	beq.w	800dcb2 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d76a:	6878      	ldr	r0, [r7, #4]
 800d76c:	4798      	blx	r3
      }
      return;
 800d76e:	e2a0      	b.n	800dcb2 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800d770:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d774:	2b00      	cmp	r3, #0
 800d776:	f000 8117 	beq.w	800d9a8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800d77a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d77e:	f003 0301 	and.w	r3, r3, #1
 800d782:	2b00      	cmp	r3, #0
 800d784:	d106      	bne.n	800d794 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800d786:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800d78a:	4b85      	ldr	r3, [pc, #532]	; (800d9a0 <HAL_UART_IRQHandler+0x298>)
 800d78c:	4013      	ands	r3, r2
 800d78e:	2b00      	cmp	r3, #0
 800d790:	f000 810a 	beq.w	800d9a8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d798:	f003 0301 	and.w	r3, r3, #1
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d011      	beq.n	800d7c4 <HAL_UART_IRQHandler+0xbc>
 800d7a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d7a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d00b      	beq.n	800d7c4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	2201      	movs	r2, #1
 800d7b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d7ba:	f043 0201 	orr.w	r2, r3, #1
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d7c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d7c8:	f003 0302 	and.w	r3, r3, #2
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d011      	beq.n	800d7f4 <HAL_UART_IRQHandler+0xec>
 800d7d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d7d4:	f003 0301 	and.w	r3, r3, #1
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d00b      	beq.n	800d7f4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	2202      	movs	r2, #2
 800d7e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d7ea:	f043 0204 	orr.w	r2, r3, #4
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d7f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d7f8:	f003 0304 	and.w	r3, r3, #4
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d011      	beq.n	800d824 <HAL_UART_IRQHandler+0x11c>
 800d800:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d804:	f003 0301 	and.w	r3, r3, #1
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d00b      	beq.n	800d824 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	2204      	movs	r2, #4
 800d812:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d81a:	f043 0202 	orr.w	r2, r3, #2
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d828:	f003 0308 	and.w	r3, r3, #8
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d017      	beq.n	800d860 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800d830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d834:	f003 0320 	and.w	r3, r3, #32
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d105      	bne.n	800d848 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800d83c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d840:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800d844:	2b00      	cmp	r3, #0
 800d846:	d00b      	beq.n	800d860 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	2208      	movs	r2, #8
 800d84e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d856:	f043 0208 	orr.w	r2, r3, #8
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d864:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d012      	beq.n	800d892 <HAL_UART_IRQHandler+0x18a>
 800d86c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d870:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d874:	2b00      	cmp	r3, #0
 800d876:	d00c      	beq.n	800d892 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d880:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d888:	f043 0220 	orr.w	r2, r3, #32
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d898:	2b00      	cmp	r3, #0
 800d89a:	f000 820c 	beq.w	800dcb6 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800d89e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d8a2:	f003 0320 	and.w	r3, r3, #32
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d00d      	beq.n	800d8c6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d8aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d8ae:	f003 0320 	and.w	r3, r3, #32
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d007      	beq.n	800d8c6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d003      	beq.n	800d8c6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d8c2:	6878      	ldr	r0, [r7, #4]
 800d8c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d8cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	689b      	ldr	r3, [r3, #8]
 800d8d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d8da:	2b40      	cmp	r3, #64	; 0x40
 800d8dc:	d005      	beq.n	800d8ea <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d8de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d8e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d04f      	beq.n	800d98a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d8ea:	6878      	ldr	r0, [r7, #4]
 800d8ec:	f000 fed8 	bl	800e6a0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	689b      	ldr	r3, [r3, #8]
 800d8f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d8fa:	2b40      	cmp	r3, #64	; 0x40
 800d8fc:	d141      	bne.n	800d982 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	3308      	adds	r3, #8
 800d904:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d908:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d90c:	e853 3f00 	ldrex	r3, [r3]
 800d910:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800d914:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d918:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d91c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	3308      	adds	r3, #8
 800d926:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800d92a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800d92e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d932:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800d936:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d93a:	e841 2300 	strex	r3, r2, [r1]
 800d93e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800d942:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d946:	2b00      	cmp	r3, #0
 800d948:	d1d9      	bne.n	800d8fe <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d013      	beq.n	800d97a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d956:	4a13      	ldr	r2, [pc, #76]	; (800d9a4 <HAL_UART_IRQHandler+0x29c>)
 800d958:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d95e:	4618      	mov	r0, r3
 800d960:	f7fc fd23 	bl	800a3aa <HAL_DMA_Abort_IT>
 800d964:	4603      	mov	r3, r0
 800d966:	2b00      	cmp	r3, #0
 800d968:	d017      	beq.n	800d99a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d96e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d970:	687a      	ldr	r2, [r7, #4]
 800d972:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800d974:	4610      	mov	r0, r2
 800d976:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d978:	e00f      	b.n	800d99a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d97a:	6878      	ldr	r0, [r7, #4]
 800d97c:	f000 f9a6 	bl	800dccc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d980:	e00b      	b.n	800d99a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d982:	6878      	ldr	r0, [r7, #4]
 800d984:	f000 f9a2 	bl	800dccc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d988:	e007      	b.n	800d99a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d98a:	6878      	ldr	r0, [r7, #4]
 800d98c:	f000 f99e 	bl	800dccc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2200      	movs	r2, #0
 800d994:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800d998:	e18d      	b.n	800dcb6 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d99a:	bf00      	nop
    return;
 800d99c:	e18b      	b.n	800dcb6 <HAL_UART_IRQHandler+0x5ae>
 800d99e:	bf00      	nop
 800d9a0:	04000120 	.word	0x04000120
 800d9a4:	0800e767 	.word	0x0800e767

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d9ac:	2b01      	cmp	r3, #1
 800d9ae:	f040 8146 	bne.w	800dc3e <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d9b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d9b6:	f003 0310 	and.w	r3, r3, #16
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	f000 813f 	beq.w	800dc3e <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d9c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d9c4:	f003 0310 	and.w	r3, r3, #16
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	f000 8138 	beq.w	800dc3e <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	2210      	movs	r2, #16
 800d9d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	689b      	ldr	r3, [r3, #8]
 800d9dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9e0:	2b40      	cmp	r3, #64	; 0x40
 800d9e2:	f040 80b4 	bne.w	800db4e <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	685b      	ldr	r3, [r3, #4]
 800d9ee:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d9f2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	f000 815f 	beq.w	800dcba <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800da02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800da06:	429a      	cmp	r2, r3
 800da08:	f080 8157 	bcs.w	800dcba <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800da12:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	f003 0320 	and.w	r3, r3, #32
 800da22:	2b00      	cmp	r3, #0
 800da24:	f040 8085 	bne.w	800db32 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800da34:	e853 3f00 	ldrex	r3, [r3]
 800da38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800da3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800da40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800da44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	461a      	mov	r2, r3
 800da4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800da52:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800da56:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800da5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800da62:	e841 2300 	strex	r3, r2, [r1]
 800da66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800da6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d1da      	bne.n	800da28 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	3308      	adds	r3, #8
 800da78:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800da7c:	e853 3f00 	ldrex	r3, [r3]
 800da80:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800da82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800da84:	f023 0301 	bic.w	r3, r3, #1
 800da88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	3308      	adds	r3, #8
 800da92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800da96:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800da9a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da9c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800da9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800daa2:	e841 2300 	strex	r3, r2, [r1]
 800daa6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800daa8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d1e1      	bne.n	800da72 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	3308      	adds	r3, #8
 800dab4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dab6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dab8:	e853 3f00 	ldrex	r3, [r3]
 800dabc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800dabe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dac0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dac4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	3308      	adds	r3, #8
 800dace:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800dad2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800dad4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dad6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800dad8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800dada:	e841 2300 	strex	r3, r2, [r1]
 800dade:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800dae0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d1e3      	bne.n	800daae <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	2220      	movs	r2, #32
 800daea:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	2200      	movs	r2, #0
 800daf0:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dafa:	e853 3f00 	ldrex	r3, [r3]
 800dafe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800db00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800db02:	f023 0310 	bic.w	r3, r3, #16
 800db06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	461a      	mov	r2, r3
 800db10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800db14:	65bb      	str	r3, [r7, #88]	; 0x58
 800db16:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db18:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800db1a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800db1c:	e841 2300 	strex	r3, r2, [r1]
 800db20:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800db22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db24:	2b00      	cmp	r3, #0
 800db26:	d1e4      	bne.n	800daf2 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db2c:	4618      	mov	r0, r3
 800db2e:	f7fc fbfe 	bl	800a32e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800db3e:	b29b      	uxth	r3, r3
 800db40:	1ad3      	subs	r3, r2, r3
 800db42:	b29b      	uxth	r3, r3
 800db44:	4619      	mov	r1, r3
 800db46:	6878      	ldr	r0, [r7, #4]
 800db48:	f000 f8ca 	bl	800dce0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800db4c:	e0b5      	b.n	800dcba <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800db5a:	b29b      	uxth	r3, r3
 800db5c:	1ad3      	subs	r3, r2, r3
 800db5e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800db68:	b29b      	uxth	r3, r3
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	f000 80a7 	beq.w	800dcbe <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800db70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800db74:	2b00      	cmp	r3, #0
 800db76:	f000 80a2 	beq.w	800dcbe <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db82:	e853 3f00 	ldrex	r3, [r3]
 800db86:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800db88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db8a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800db8e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	461a      	mov	r2, r3
 800db98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800db9c:	647b      	str	r3, [r7, #68]	; 0x44
 800db9e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dba0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dba2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dba4:	e841 2300 	strex	r3, r2, [r1]
 800dba8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800dbaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d1e4      	bne.n	800db7a <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	3308      	adds	r3, #8
 800dbb6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbba:	e853 3f00 	ldrex	r3, [r3]
 800dbbe:	623b      	str	r3, [r7, #32]
   return(result);
 800dbc0:	6a3b      	ldr	r3, [r7, #32]
 800dbc2:	f023 0301 	bic.w	r3, r3, #1
 800dbc6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	3308      	adds	r3, #8
 800dbd0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800dbd4:	633a      	str	r2, [r7, #48]	; 0x30
 800dbd6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dbda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dbdc:	e841 2300 	strex	r3, r2, [r1]
 800dbe0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800dbe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d1e3      	bne.n	800dbb0 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	2220      	movs	r2, #32
 800dbec:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc00:	693b      	ldr	r3, [r7, #16]
 800dc02:	e853 3f00 	ldrex	r3, [r3]
 800dc06:	60fb      	str	r3, [r7, #12]
   return(result);
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	f023 0310 	bic.w	r3, r3, #16
 800dc0e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	461a      	mov	r2, r3
 800dc18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800dc1c:	61fb      	str	r3, [r7, #28]
 800dc1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc20:	69b9      	ldr	r1, [r7, #24]
 800dc22:	69fa      	ldr	r2, [r7, #28]
 800dc24:	e841 2300 	strex	r3, r2, [r1]
 800dc28:	617b      	str	r3, [r7, #20]
   return(result);
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d1e4      	bne.n	800dbfa <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dc30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800dc34:	4619      	mov	r1, r3
 800dc36:	6878      	ldr	r0, [r7, #4]
 800dc38:	f000 f852 	bl	800dce0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dc3c:	e03f      	b.n	800dcbe <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dc3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d00e      	beq.n	800dc68 <HAL_UART_IRQHandler+0x560>
 800dc4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dc4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d008      	beq.n	800dc68 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800dc5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800dc60:	6878      	ldr	r0, [r7, #4]
 800dc62:	f000 ffdc 	bl	800ec1e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dc66:	e02d      	b.n	800dcc4 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800dc68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d00e      	beq.n	800dc92 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800dc74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dc78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d008      	beq.n	800dc92 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d01c      	beq.n	800dcc2 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dc8c:	6878      	ldr	r0, [r7, #4]
 800dc8e:	4798      	blx	r3
    }
    return;
 800dc90:	e017      	b.n	800dcc2 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dc92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d012      	beq.n	800dcc4 <HAL_UART_IRQHandler+0x5bc>
 800dc9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d00c      	beq.n	800dcc4 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800dcaa:	6878      	ldr	r0, [r7, #4]
 800dcac:	f000 fe2d 	bl	800e90a <UART_EndTransmit_IT>
    return;
 800dcb0:	e008      	b.n	800dcc4 <HAL_UART_IRQHandler+0x5bc>
      return;
 800dcb2:	bf00      	nop
 800dcb4:	e006      	b.n	800dcc4 <HAL_UART_IRQHandler+0x5bc>
    return;
 800dcb6:	bf00      	nop
 800dcb8:	e004      	b.n	800dcc4 <HAL_UART_IRQHandler+0x5bc>
      return;
 800dcba:	bf00      	nop
 800dcbc:	e002      	b.n	800dcc4 <HAL_UART_IRQHandler+0x5bc>
      return;
 800dcbe:	bf00      	nop
 800dcc0:	e000      	b.n	800dcc4 <HAL_UART_IRQHandler+0x5bc>
    return;
 800dcc2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800dcc4:	37e8      	adds	r7, #232	; 0xe8
 800dcc6:	46bd      	mov	sp, r7
 800dcc8:	bd80      	pop	{r7, pc}
 800dcca:	bf00      	nop

0800dccc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dccc:	b480      	push	{r7}
 800dcce:	b083      	sub	sp, #12
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800dcd4:	bf00      	nop
 800dcd6:	370c      	adds	r7, #12
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcde:	4770      	bx	lr

0800dce0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b083      	sub	sp, #12
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
 800dce8:	460b      	mov	r3, r1
 800dcea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dcec:	bf00      	nop
 800dcee:	370c      	adds	r7, #12
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf6:	4770      	bx	lr

0800dcf8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dcf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dcfc:	b08a      	sub	sp, #40	; 0x28
 800dcfe:	af00      	add	r7, sp, #0
 800dd00:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800dd02:	2300      	movs	r3, #0
 800dd04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	689a      	ldr	r2, [r3, #8]
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	691b      	ldr	r3, [r3, #16]
 800dd10:	431a      	orrs	r2, r3
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	695b      	ldr	r3, [r3, #20]
 800dd16:	431a      	orrs	r2, r3
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	69db      	ldr	r3, [r3, #28]
 800dd1c:	4313      	orrs	r3, r2
 800dd1e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	681a      	ldr	r2, [r3, #0]
 800dd26:	4b9e      	ldr	r3, [pc, #632]	; (800dfa0 <UART_SetConfig+0x2a8>)
 800dd28:	4013      	ands	r3, r2
 800dd2a:	68fa      	ldr	r2, [r7, #12]
 800dd2c:	6812      	ldr	r2, [r2, #0]
 800dd2e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dd30:	430b      	orrs	r3, r1
 800dd32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	685b      	ldr	r3, [r3, #4]
 800dd3a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	68da      	ldr	r2, [r3, #12]
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	430a      	orrs	r2, r1
 800dd48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	699b      	ldr	r3, [r3, #24]
 800dd4e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	4a93      	ldr	r2, [pc, #588]	; (800dfa4 <UART_SetConfig+0x2ac>)
 800dd56:	4293      	cmp	r3, r2
 800dd58:	d004      	beq.n	800dd64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	6a1b      	ldr	r3, [r3, #32]
 800dd5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd60:	4313      	orrs	r3, r2
 800dd62:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	689b      	ldr	r3, [r3, #8]
 800dd6a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd74:	430a      	orrs	r2, r1
 800dd76:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	4a8a      	ldr	r2, [pc, #552]	; (800dfa8 <UART_SetConfig+0x2b0>)
 800dd7e:	4293      	cmp	r3, r2
 800dd80:	d126      	bne.n	800ddd0 <UART_SetConfig+0xd8>
 800dd82:	4b8a      	ldr	r3, [pc, #552]	; (800dfac <UART_SetConfig+0x2b4>)
 800dd84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd88:	f003 0303 	and.w	r3, r3, #3
 800dd8c:	2b03      	cmp	r3, #3
 800dd8e:	d81b      	bhi.n	800ddc8 <UART_SetConfig+0xd0>
 800dd90:	a201      	add	r2, pc, #4	; (adr r2, 800dd98 <UART_SetConfig+0xa0>)
 800dd92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd96:	bf00      	nop
 800dd98:	0800dda9 	.word	0x0800dda9
 800dd9c:	0800ddb9 	.word	0x0800ddb9
 800dda0:	0800ddb1 	.word	0x0800ddb1
 800dda4:	0800ddc1 	.word	0x0800ddc1
 800dda8:	2301      	movs	r3, #1
 800ddaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ddae:	e0ab      	b.n	800df08 <UART_SetConfig+0x210>
 800ddb0:	2302      	movs	r3, #2
 800ddb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ddb6:	e0a7      	b.n	800df08 <UART_SetConfig+0x210>
 800ddb8:	2304      	movs	r3, #4
 800ddba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ddbe:	e0a3      	b.n	800df08 <UART_SetConfig+0x210>
 800ddc0:	2308      	movs	r3, #8
 800ddc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ddc6:	e09f      	b.n	800df08 <UART_SetConfig+0x210>
 800ddc8:	2310      	movs	r3, #16
 800ddca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ddce:	e09b      	b.n	800df08 <UART_SetConfig+0x210>
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	4a76      	ldr	r2, [pc, #472]	; (800dfb0 <UART_SetConfig+0x2b8>)
 800ddd6:	4293      	cmp	r3, r2
 800ddd8:	d138      	bne.n	800de4c <UART_SetConfig+0x154>
 800ddda:	4b74      	ldr	r3, [pc, #464]	; (800dfac <UART_SetConfig+0x2b4>)
 800dddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dde0:	f003 030c 	and.w	r3, r3, #12
 800dde4:	2b0c      	cmp	r3, #12
 800dde6:	d82d      	bhi.n	800de44 <UART_SetConfig+0x14c>
 800dde8:	a201      	add	r2, pc, #4	; (adr r2, 800ddf0 <UART_SetConfig+0xf8>)
 800ddea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddee:	bf00      	nop
 800ddf0:	0800de25 	.word	0x0800de25
 800ddf4:	0800de45 	.word	0x0800de45
 800ddf8:	0800de45 	.word	0x0800de45
 800ddfc:	0800de45 	.word	0x0800de45
 800de00:	0800de35 	.word	0x0800de35
 800de04:	0800de45 	.word	0x0800de45
 800de08:	0800de45 	.word	0x0800de45
 800de0c:	0800de45 	.word	0x0800de45
 800de10:	0800de2d 	.word	0x0800de2d
 800de14:	0800de45 	.word	0x0800de45
 800de18:	0800de45 	.word	0x0800de45
 800de1c:	0800de45 	.word	0x0800de45
 800de20:	0800de3d 	.word	0x0800de3d
 800de24:	2300      	movs	r3, #0
 800de26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de2a:	e06d      	b.n	800df08 <UART_SetConfig+0x210>
 800de2c:	2302      	movs	r3, #2
 800de2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de32:	e069      	b.n	800df08 <UART_SetConfig+0x210>
 800de34:	2304      	movs	r3, #4
 800de36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de3a:	e065      	b.n	800df08 <UART_SetConfig+0x210>
 800de3c:	2308      	movs	r3, #8
 800de3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de42:	e061      	b.n	800df08 <UART_SetConfig+0x210>
 800de44:	2310      	movs	r3, #16
 800de46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de4a:	e05d      	b.n	800df08 <UART_SetConfig+0x210>
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	4a58      	ldr	r2, [pc, #352]	; (800dfb4 <UART_SetConfig+0x2bc>)
 800de52:	4293      	cmp	r3, r2
 800de54:	d125      	bne.n	800dea2 <UART_SetConfig+0x1aa>
 800de56:	4b55      	ldr	r3, [pc, #340]	; (800dfac <UART_SetConfig+0x2b4>)
 800de58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de5c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800de60:	2b30      	cmp	r3, #48	; 0x30
 800de62:	d016      	beq.n	800de92 <UART_SetConfig+0x19a>
 800de64:	2b30      	cmp	r3, #48	; 0x30
 800de66:	d818      	bhi.n	800de9a <UART_SetConfig+0x1a2>
 800de68:	2b20      	cmp	r3, #32
 800de6a:	d00a      	beq.n	800de82 <UART_SetConfig+0x18a>
 800de6c:	2b20      	cmp	r3, #32
 800de6e:	d814      	bhi.n	800de9a <UART_SetConfig+0x1a2>
 800de70:	2b00      	cmp	r3, #0
 800de72:	d002      	beq.n	800de7a <UART_SetConfig+0x182>
 800de74:	2b10      	cmp	r3, #16
 800de76:	d008      	beq.n	800de8a <UART_SetConfig+0x192>
 800de78:	e00f      	b.n	800de9a <UART_SetConfig+0x1a2>
 800de7a:	2300      	movs	r3, #0
 800de7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de80:	e042      	b.n	800df08 <UART_SetConfig+0x210>
 800de82:	2302      	movs	r3, #2
 800de84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de88:	e03e      	b.n	800df08 <UART_SetConfig+0x210>
 800de8a:	2304      	movs	r3, #4
 800de8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de90:	e03a      	b.n	800df08 <UART_SetConfig+0x210>
 800de92:	2308      	movs	r3, #8
 800de94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de98:	e036      	b.n	800df08 <UART_SetConfig+0x210>
 800de9a:	2310      	movs	r3, #16
 800de9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dea0:	e032      	b.n	800df08 <UART_SetConfig+0x210>
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	4a3f      	ldr	r2, [pc, #252]	; (800dfa4 <UART_SetConfig+0x2ac>)
 800dea8:	4293      	cmp	r3, r2
 800deaa:	d12a      	bne.n	800df02 <UART_SetConfig+0x20a>
 800deac:	4b3f      	ldr	r3, [pc, #252]	; (800dfac <UART_SetConfig+0x2b4>)
 800deae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800deb2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800deb6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800deba:	d01a      	beq.n	800def2 <UART_SetConfig+0x1fa>
 800debc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800dec0:	d81b      	bhi.n	800defa <UART_SetConfig+0x202>
 800dec2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dec6:	d00c      	beq.n	800dee2 <UART_SetConfig+0x1ea>
 800dec8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800decc:	d815      	bhi.n	800defa <UART_SetConfig+0x202>
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d003      	beq.n	800deda <UART_SetConfig+0x1e2>
 800ded2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ded6:	d008      	beq.n	800deea <UART_SetConfig+0x1f2>
 800ded8:	e00f      	b.n	800defa <UART_SetConfig+0x202>
 800deda:	2300      	movs	r3, #0
 800dedc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dee0:	e012      	b.n	800df08 <UART_SetConfig+0x210>
 800dee2:	2302      	movs	r3, #2
 800dee4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dee8:	e00e      	b.n	800df08 <UART_SetConfig+0x210>
 800deea:	2304      	movs	r3, #4
 800deec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800def0:	e00a      	b.n	800df08 <UART_SetConfig+0x210>
 800def2:	2308      	movs	r3, #8
 800def4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800def8:	e006      	b.n	800df08 <UART_SetConfig+0x210>
 800defa:	2310      	movs	r3, #16
 800defc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df00:	e002      	b.n	800df08 <UART_SetConfig+0x210>
 800df02:	2310      	movs	r3, #16
 800df04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	4a25      	ldr	r2, [pc, #148]	; (800dfa4 <UART_SetConfig+0x2ac>)
 800df0e:	4293      	cmp	r3, r2
 800df10:	f040 808a 	bne.w	800e028 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800df14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800df18:	2b08      	cmp	r3, #8
 800df1a:	d824      	bhi.n	800df66 <UART_SetConfig+0x26e>
 800df1c:	a201      	add	r2, pc, #4	; (adr r2, 800df24 <UART_SetConfig+0x22c>)
 800df1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df22:	bf00      	nop
 800df24:	0800df49 	.word	0x0800df49
 800df28:	0800df67 	.word	0x0800df67
 800df2c:	0800df51 	.word	0x0800df51
 800df30:	0800df67 	.word	0x0800df67
 800df34:	0800df57 	.word	0x0800df57
 800df38:	0800df67 	.word	0x0800df67
 800df3c:	0800df67 	.word	0x0800df67
 800df40:	0800df67 	.word	0x0800df67
 800df44:	0800df5f 	.word	0x0800df5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800df48:	f7fd fb6a 	bl	800b620 <HAL_RCC_GetPCLK1Freq>
 800df4c:	61f8      	str	r0, [r7, #28]
        break;
 800df4e:	e010      	b.n	800df72 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800df50:	4b19      	ldr	r3, [pc, #100]	; (800dfb8 <UART_SetConfig+0x2c0>)
 800df52:	61fb      	str	r3, [r7, #28]
        break;
 800df54:	e00d      	b.n	800df72 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800df56:	f7fd facb 	bl	800b4f0 <HAL_RCC_GetSysClockFreq>
 800df5a:	61f8      	str	r0, [r7, #28]
        break;
 800df5c:	e009      	b.n	800df72 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800df5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800df62:	61fb      	str	r3, [r7, #28]
        break;
 800df64:	e005      	b.n	800df72 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800df66:	2300      	movs	r3, #0
 800df68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800df6a:	2301      	movs	r3, #1
 800df6c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800df70:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800df72:	69fb      	ldr	r3, [r7, #28]
 800df74:	2b00      	cmp	r3, #0
 800df76:	f000 8109 	beq.w	800e18c <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	685a      	ldr	r2, [r3, #4]
 800df7e:	4613      	mov	r3, r2
 800df80:	005b      	lsls	r3, r3, #1
 800df82:	4413      	add	r3, r2
 800df84:	69fa      	ldr	r2, [r7, #28]
 800df86:	429a      	cmp	r2, r3
 800df88:	d305      	bcc.n	800df96 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	685b      	ldr	r3, [r3, #4]
 800df8e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800df90:	69fa      	ldr	r2, [r7, #28]
 800df92:	429a      	cmp	r2, r3
 800df94:	d912      	bls.n	800dfbc <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800df96:	2301      	movs	r3, #1
 800df98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800df9c:	e0f6      	b.n	800e18c <UART_SetConfig+0x494>
 800df9e:	bf00      	nop
 800dfa0:	efff69f3 	.word	0xefff69f3
 800dfa4:	40008000 	.word	0x40008000
 800dfa8:	40013800 	.word	0x40013800
 800dfac:	40021000 	.word	0x40021000
 800dfb0:	40004400 	.word	0x40004400
 800dfb4:	40004800 	.word	0x40004800
 800dfb8:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800dfbc:	69fb      	ldr	r3, [r7, #28]
 800dfbe:	2200      	movs	r2, #0
 800dfc0:	461c      	mov	r4, r3
 800dfc2:	4615      	mov	r5, r2
 800dfc4:	f04f 0200 	mov.w	r2, #0
 800dfc8:	f04f 0300 	mov.w	r3, #0
 800dfcc:	022b      	lsls	r3, r5, #8
 800dfce:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800dfd2:	0222      	lsls	r2, r4, #8
 800dfd4:	68f9      	ldr	r1, [r7, #12]
 800dfd6:	6849      	ldr	r1, [r1, #4]
 800dfd8:	0849      	lsrs	r1, r1, #1
 800dfda:	2000      	movs	r0, #0
 800dfdc:	4688      	mov	r8, r1
 800dfde:	4681      	mov	r9, r0
 800dfe0:	eb12 0a08 	adds.w	sl, r2, r8
 800dfe4:	eb43 0b09 	adc.w	fp, r3, r9
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	685b      	ldr	r3, [r3, #4]
 800dfec:	2200      	movs	r2, #0
 800dfee:	603b      	str	r3, [r7, #0]
 800dff0:	607a      	str	r2, [r7, #4]
 800dff2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dff6:	4650      	mov	r0, sl
 800dff8:	4659      	mov	r1, fp
 800dffa:	f7f2 f939 	bl	8000270 <__aeabi_uldivmod>
 800dffe:	4602      	mov	r2, r0
 800e000:	460b      	mov	r3, r1
 800e002:	4613      	mov	r3, r2
 800e004:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e006:	69bb      	ldr	r3, [r7, #24]
 800e008:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e00c:	d308      	bcc.n	800e020 <UART_SetConfig+0x328>
 800e00e:	69bb      	ldr	r3, [r7, #24]
 800e010:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e014:	d204      	bcs.n	800e020 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	69ba      	ldr	r2, [r7, #24]
 800e01c:	60da      	str	r2, [r3, #12]
 800e01e:	e0b5      	b.n	800e18c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800e020:	2301      	movs	r3, #1
 800e022:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e026:	e0b1      	b.n	800e18c <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	69db      	ldr	r3, [r3, #28]
 800e02c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e030:	d15d      	bne.n	800e0ee <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800e032:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e036:	2b08      	cmp	r3, #8
 800e038:	d827      	bhi.n	800e08a <UART_SetConfig+0x392>
 800e03a:	a201      	add	r2, pc, #4	; (adr r2, 800e040 <UART_SetConfig+0x348>)
 800e03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e040:	0800e065 	.word	0x0800e065
 800e044:	0800e06d 	.word	0x0800e06d
 800e048:	0800e075 	.word	0x0800e075
 800e04c:	0800e08b 	.word	0x0800e08b
 800e050:	0800e07b 	.word	0x0800e07b
 800e054:	0800e08b 	.word	0x0800e08b
 800e058:	0800e08b 	.word	0x0800e08b
 800e05c:	0800e08b 	.word	0x0800e08b
 800e060:	0800e083 	.word	0x0800e083
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e064:	f7fd fadc 	bl	800b620 <HAL_RCC_GetPCLK1Freq>
 800e068:	61f8      	str	r0, [r7, #28]
        break;
 800e06a:	e014      	b.n	800e096 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e06c:	f7fd faee 	bl	800b64c <HAL_RCC_GetPCLK2Freq>
 800e070:	61f8      	str	r0, [r7, #28]
        break;
 800e072:	e010      	b.n	800e096 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e074:	4b4c      	ldr	r3, [pc, #304]	; (800e1a8 <UART_SetConfig+0x4b0>)
 800e076:	61fb      	str	r3, [r7, #28]
        break;
 800e078:	e00d      	b.n	800e096 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e07a:	f7fd fa39 	bl	800b4f0 <HAL_RCC_GetSysClockFreq>
 800e07e:	61f8      	str	r0, [r7, #28]
        break;
 800e080:	e009      	b.n	800e096 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e082:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e086:	61fb      	str	r3, [r7, #28]
        break;
 800e088:	e005      	b.n	800e096 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800e08a:	2300      	movs	r3, #0
 800e08c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e08e:	2301      	movs	r3, #1
 800e090:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e094:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e096:	69fb      	ldr	r3, [r7, #28]
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d077      	beq.n	800e18c <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e09c:	69fb      	ldr	r3, [r7, #28]
 800e09e:	005a      	lsls	r2, r3, #1
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	685b      	ldr	r3, [r3, #4]
 800e0a4:	085b      	lsrs	r3, r3, #1
 800e0a6:	441a      	add	r2, r3
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	685b      	ldr	r3, [r3, #4]
 800e0ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0b0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e0b2:	69bb      	ldr	r3, [r7, #24]
 800e0b4:	2b0f      	cmp	r3, #15
 800e0b6:	d916      	bls.n	800e0e6 <UART_SetConfig+0x3ee>
 800e0b8:	69bb      	ldr	r3, [r7, #24]
 800e0ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e0be:	d212      	bcs.n	800e0e6 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e0c0:	69bb      	ldr	r3, [r7, #24]
 800e0c2:	b29b      	uxth	r3, r3
 800e0c4:	f023 030f 	bic.w	r3, r3, #15
 800e0c8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e0ca:	69bb      	ldr	r3, [r7, #24]
 800e0cc:	085b      	lsrs	r3, r3, #1
 800e0ce:	b29b      	uxth	r3, r3
 800e0d0:	f003 0307 	and.w	r3, r3, #7
 800e0d4:	b29a      	uxth	r2, r3
 800e0d6:	8afb      	ldrh	r3, [r7, #22]
 800e0d8:	4313      	orrs	r3, r2
 800e0da:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	8afa      	ldrh	r2, [r7, #22]
 800e0e2:	60da      	str	r2, [r3, #12]
 800e0e4:	e052      	b.n	800e18c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800e0e6:	2301      	movs	r3, #1
 800e0e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e0ec:	e04e      	b.n	800e18c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e0ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e0f2:	2b08      	cmp	r3, #8
 800e0f4:	d827      	bhi.n	800e146 <UART_SetConfig+0x44e>
 800e0f6:	a201      	add	r2, pc, #4	; (adr r2, 800e0fc <UART_SetConfig+0x404>)
 800e0f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0fc:	0800e121 	.word	0x0800e121
 800e100:	0800e129 	.word	0x0800e129
 800e104:	0800e131 	.word	0x0800e131
 800e108:	0800e147 	.word	0x0800e147
 800e10c:	0800e137 	.word	0x0800e137
 800e110:	0800e147 	.word	0x0800e147
 800e114:	0800e147 	.word	0x0800e147
 800e118:	0800e147 	.word	0x0800e147
 800e11c:	0800e13f 	.word	0x0800e13f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e120:	f7fd fa7e 	bl	800b620 <HAL_RCC_GetPCLK1Freq>
 800e124:	61f8      	str	r0, [r7, #28]
        break;
 800e126:	e014      	b.n	800e152 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e128:	f7fd fa90 	bl	800b64c <HAL_RCC_GetPCLK2Freq>
 800e12c:	61f8      	str	r0, [r7, #28]
        break;
 800e12e:	e010      	b.n	800e152 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e130:	4b1d      	ldr	r3, [pc, #116]	; (800e1a8 <UART_SetConfig+0x4b0>)
 800e132:	61fb      	str	r3, [r7, #28]
        break;
 800e134:	e00d      	b.n	800e152 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e136:	f7fd f9db 	bl	800b4f0 <HAL_RCC_GetSysClockFreq>
 800e13a:	61f8      	str	r0, [r7, #28]
        break;
 800e13c:	e009      	b.n	800e152 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e13e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e142:	61fb      	str	r3, [r7, #28]
        break;
 800e144:	e005      	b.n	800e152 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800e146:	2300      	movs	r3, #0
 800e148:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e14a:	2301      	movs	r3, #1
 800e14c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e150:	bf00      	nop
    }

    if (pclk != 0U)
 800e152:	69fb      	ldr	r3, [r7, #28]
 800e154:	2b00      	cmp	r3, #0
 800e156:	d019      	beq.n	800e18c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	685b      	ldr	r3, [r3, #4]
 800e15c:	085a      	lsrs	r2, r3, #1
 800e15e:	69fb      	ldr	r3, [r7, #28]
 800e160:	441a      	add	r2, r3
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	685b      	ldr	r3, [r3, #4]
 800e166:	fbb2 f3f3 	udiv	r3, r2, r3
 800e16a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e16c:	69bb      	ldr	r3, [r7, #24]
 800e16e:	2b0f      	cmp	r3, #15
 800e170:	d909      	bls.n	800e186 <UART_SetConfig+0x48e>
 800e172:	69bb      	ldr	r3, [r7, #24]
 800e174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e178:	d205      	bcs.n	800e186 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e17a:	69bb      	ldr	r3, [r7, #24]
 800e17c:	b29a      	uxth	r2, r3
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	60da      	str	r2, [r3, #12]
 800e184:	e002      	b.n	800e18c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800e186:	2301      	movs	r3, #1
 800e188:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	2200      	movs	r2, #0
 800e190:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	2200      	movs	r2, #0
 800e196:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800e198:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800e19c:	4618      	mov	r0, r3
 800e19e:	3728      	adds	r7, #40	; 0x28
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e1a6:	bf00      	nop
 800e1a8:	00f42400 	.word	0x00f42400

0800e1ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e1ac:	b480      	push	{r7}
 800e1ae:	b083      	sub	sp, #12
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1b8:	f003 0301 	and.w	r3, r3, #1
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d00a      	beq.n	800e1d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	685b      	ldr	r3, [r3, #4]
 800e1c6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	430a      	orrs	r2, r1
 800e1d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1da:	f003 0302 	and.w	r3, r3, #2
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d00a      	beq.n	800e1f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	685b      	ldr	r3, [r3, #4]
 800e1e8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	430a      	orrs	r2, r1
 800e1f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1fc:	f003 0304 	and.w	r3, r3, #4
 800e200:	2b00      	cmp	r3, #0
 800e202:	d00a      	beq.n	800e21a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	685b      	ldr	r3, [r3, #4]
 800e20a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	430a      	orrs	r2, r1
 800e218:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e21e:	f003 0308 	and.w	r3, r3, #8
 800e222:	2b00      	cmp	r3, #0
 800e224:	d00a      	beq.n	800e23c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	685b      	ldr	r3, [r3, #4]
 800e22c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	430a      	orrs	r2, r1
 800e23a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e240:	f003 0310 	and.w	r3, r3, #16
 800e244:	2b00      	cmp	r3, #0
 800e246:	d00a      	beq.n	800e25e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	689b      	ldr	r3, [r3, #8]
 800e24e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	430a      	orrs	r2, r1
 800e25c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e262:	f003 0320 	and.w	r3, r3, #32
 800e266:	2b00      	cmp	r3, #0
 800e268:	d00a      	beq.n	800e280 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	689b      	ldr	r3, [r3, #8]
 800e270:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	430a      	orrs	r2, r1
 800e27e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d01a      	beq.n	800e2c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	685b      	ldr	r3, [r3, #4]
 800e292:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	430a      	orrs	r2, r1
 800e2a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e2aa:	d10a      	bne.n	800e2c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	685b      	ldr	r3, [r3, #4]
 800e2b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	430a      	orrs	r2, r1
 800e2c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d00a      	beq.n	800e2e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	685b      	ldr	r3, [r3, #4]
 800e2d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	430a      	orrs	r2, r1
 800e2e2:	605a      	str	r2, [r3, #4]
  }
}
 800e2e4:	bf00      	nop
 800e2e6:	370c      	adds	r7, #12
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ee:	4770      	bx	lr

0800e2f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b086      	sub	sp, #24
 800e2f4:	af02      	add	r7, sp, #8
 800e2f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e300:	f7fb fed4 	bl	800a0ac <HAL_GetTick>
 800e304:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	f003 0308 	and.w	r3, r3, #8
 800e310:	2b08      	cmp	r3, #8
 800e312:	d10e      	bne.n	800e332 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e314:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e318:	9300      	str	r3, [sp, #0]
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	2200      	movs	r2, #0
 800e31e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e322:	6878      	ldr	r0, [r7, #4]
 800e324:	f000 f82d 	bl	800e382 <UART_WaitOnFlagUntilTimeout>
 800e328:	4603      	mov	r3, r0
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d001      	beq.n	800e332 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e32e:	2303      	movs	r3, #3
 800e330:	e023      	b.n	800e37a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	f003 0304 	and.w	r3, r3, #4
 800e33c:	2b04      	cmp	r3, #4
 800e33e:	d10e      	bne.n	800e35e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e340:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e344:	9300      	str	r3, [sp, #0]
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	2200      	movs	r2, #0
 800e34a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e34e:	6878      	ldr	r0, [r7, #4]
 800e350:	f000 f817 	bl	800e382 <UART_WaitOnFlagUntilTimeout>
 800e354:	4603      	mov	r3, r0
 800e356:	2b00      	cmp	r3, #0
 800e358:	d001      	beq.n	800e35e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e35a:	2303      	movs	r3, #3
 800e35c:	e00d      	b.n	800e37a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	2220      	movs	r2, #32
 800e362:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	2220      	movs	r2, #32
 800e368:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	2200      	movs	r2, #0
 800e36e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2200      	movs	r2, #0
 800e374:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800e378:	2300      	movs	r3, #0
}
 800e37a:	4618      	mov	r0, r3
 800e37c:	3710      	adds	r7, #16
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd80      	pop	{r7, pc}

0800e382 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e382:	b580      	push	{r7, lr}
 800e384:	b09c      	sub	sp, #112	; 0x70
 800e386:	af00      	add	r7, sp, #0
 800e388:	60f8      	str	r0, [r7, #12]
 800e38a:	60b9      	str	r1, [r7, #8]
 800e38c:	603b      	str	r3, [r7, #0]
 800e38e:	4613      	mov	r3, r2
 800e390:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e392:	e0a5      	b.n	800e4e0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e394:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e39a:	f000 80a1 	beq.w	800e4e0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e39e:	f7fb fe85 	bl	800a0ac <HAL_GetTick>
 800e3a2:	4602      	mov	r2, r0
 800e3a4:	683b      	ldr	r3, [r7, #0]
 800e3a6:	1ad3      	subs	r3, r2, r3
 800e3a8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e3aa:	429a      	cmp	r2, r3
 800e3ac:	d302      	bcc.n	800e3b4 <UART_WaitOnFlagUntilTimeout+0x32>
 800e3ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d13e      	bne.n	800e432 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e3bc:	e853 3f00 	ldrex	r3, [r3]
 800e3c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800e3c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e3c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e3c8:	667b      	str	r3, [r7, #100]	; 0x64
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	461a      	mov	r2, r3
 800e3d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e3d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e3d4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e3d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e3da:	e841 2300 	strex	r3, r2, [r1]
 800e3de:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800e3e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d1e6      	bne.n	800e3b4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	3308      	adds	r3, #8
 800e3ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e3f0:	e853 3f00 	ldrex	r3, [r3]
 800e3f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e3f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3f8:	f023 0301 	bic.w	r3, r3, #1
 800e3fc:	663b      	str	r3, [r7, #96]	; 0x60
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	3308      	adds	r3, #8
 800e404:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e406:	64ba      	str	r2, [r7, #72]	; 0x48
 800e408:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e40a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e40c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e40e:	e841 2300 	strex	r3, r2, [r1]
 800e412:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e414:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e416:	2b00      	cmp	r3, #0
 800e418:	d1e5      	bne.n	800e3e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	2220      	movs	r2, #32
 800e41e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	2220      	movs	r2, #32
 800e424:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	2200      	movs	r2, #0
 800e42a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800e42e:	2303      	movs	r3, #3
 800e430:	e067      	b.n	800e502 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	f003 0304 	and.w	r3, r3, #4
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d04f      	beq.n	800e4e0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	69db      	ldr	r3, [r3, #28]
 800e446:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e44a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e44e:	d147      	bne.n	800e4e0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e458:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e462:	e853 3f00 	ldrex	r3, [r3]
 800e466:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e46a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e46e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	461a      	mov	r2, r3
 800e476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e478:	637b      	str	r3, [r7, #52]	; 0x34
 800e47a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e47c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e47e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e480:	e841 2300 	strex	r3, r2, [r1]
 800e484:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d1e6      	bne.n	800e45a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	3308      	adds	r3, #8
 800e492:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e494:	697b      	ldr	r3, [r7, #20]
 800e496:	e853 3f00 	ldrex	r3, [r3]
 800e49a:	613b      	str	r3, [r7, #16]
   return(result);
 800e49c:	693b      	ldr	r3, [r7, #16]
 800e49e:	f023 0301 	bic.w	r3, r3, #1
 800e4a2:	66bb      	str	r3, [r7, #104]	; 0x68
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	3308      	adds	r3, #8
 800e4aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e4ac:	623a      	str	r2, [r7, #32]
 800e4ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4b0:	69f9      	ldr	r1, [r7, #28]
 800e4b2:	6a3a      	ldr	r2, [r7, #32]
 800e4b4:	e841 2300 	strex	r3, r2, [r1]
 800e4b8:	61bb      	str	r3, [r7, #24]
   return(result);
 800e4ba:	69bb      	ldr	r3, [r7, #24]
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d1e5      	bne.n	800e48c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	2220      	movs	r2, #32
 800e4c4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	2220      	movs	r2, #32
 800e4ca:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	2220      	movs	r2, #32
 800e4d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	2200      	movs	r2, #0
 800e4d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800e4dc:	2303      	movs	r3, #3
 800e4de:	e010      	b.n	800e502 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	69da      	ldr	r2, [r3, #28]
 800e4e6:	68bb      	ldr	r3, [r7, #8]
 800e4e8:	4013      	ands	r3, r2
 800e4ea:	68ba      	ldr	r2, [r7, #8]
 800e4ec:	429a      	cmp	r2, r3
 800e4ee:	bf0c      	ite	eq
 800e4f0:	2301      	moveq	r3, #1
 800e4f2:	2300      	movne	r3, #0
 800e4f4:	b2db      	uxtb	r3, r3
 800e4f6:	461a      	mov	r2, r3
 800e4f8:	79fb      	ldrb	r3, [r7, #7]
 800e4fa:	429a      	cmp	r2, r3
 800e4fc:	f43f af4a 	beq.w	800e394 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e500:	2300      	movs	r3, #0
}
 800e502:	4618      	mov	r0, r3
 800e504:	3770      	adds	r7, #112	; 0x70
 800e506:	46bd      	mov	sp, r7
 800e508:	bd80      	pop	{r7, pc}
	...

0800e50c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e50c:	b480      	push	{r7}
 800e50e:	b097      	sub	sp, #92	; 0x5c
 800e510:	af00      	add	r7, sp, #0
 800e512:	60f8      	str	r0, [r7, #12]
 800e514:	60b9      	str	r1, [r7, #8]
 800e516:	4613      	mov	r3, r2
 800e518:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	68ba      	ldr	r2, [r7, #8]
 800e51e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	88fa      	ldrh	r2, [r7, #6]
 800e524:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	88fa      	ldrh	r2, [r7, #6]
 800e52c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	2200      	movs	r2, #0
 800e534:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	689b      	ldr	r3, [r3, #8]
 800e53a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e53e:	d10e      	bne.n	800e55e <UART_Start_Receive_IT+0x52>
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	691b      	ldr	r3, [r3, #16]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d105      	bne.n	800e554 <UART_Start_Receive_IT+0x48>
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800e54e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e552:	e02d      	b.n	800e5b0 <UART_Start_Receive_IT+0xa4>
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	22ff      	movs	r2, #255	; 0xff
 800e558:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e55c:	e028      	b.n	800e5b0 <UART_Start_Receive_IT+0xa4>
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	689b      	ldr	r3, [r3, #8]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d10d      	bne.n	800e582 <UART_Start_Receive_IT+0x76>
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	691b      	ldr	r3, [r3, #16]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d104      	bne.n	800e578 <UART_Start_Receive_IT+0x6c>
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	22ff      	movs	r2, #255	; 0xff
 800e572:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e576:	e01b      	b.n	800e5b0 <UART_Start_Receive_IT+0xa4>
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	227f      	movs	r2, #127	; 0x7f
 800e57c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e580:	e016      	b.n	800e5b0 <UART_Start_Receive_IT+0xa4>
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	689b      	ldr	r3, [r3, #8]
 800e586:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e58a:	d10d      	bne.n	800e5a8 <UART_Start_Receive_IT+0x9c>
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	691b      	ldr	r3, [r3, #16]
 800e590:	2b00      	cmp	r3, #0
 800e592:	d104      	bne.n	800e59e <UART_Start_Receive_IT+0x92>
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	227f      	movs	r2, #127	; 0x7f
 800e598:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e59c:	e008      	b.n	800e5b0 <UART_Start_Receive_IT+0xa4>
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	223f      	movs	r2, #63	; 0x3f
 800e5a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e5a6:	e003      	b.n	800e5b0 <UART_Start_Receive_IT+0xa4>
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	2200      	movs	r2, #0
 800e5b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	2222      	movs	r2, #34	; 0x22
 800e5bc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	3308      	adds	r3, #8
 800e5c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5c8:	e853 3f00 	ldrex	r3, [r3]
 800e5cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e5ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5d0:	f043 0301 	orr.w	r3, r3, #1
 800e5d4:	657b      	str	r3, [r7, #84]	; 0x54
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	3308      	adds	r3, #8
 800e5dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e5de:	64ba      	str	r2, [r7, #72]	; 0x48
 800e5e0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5e2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e5e6:	e841 2300 	strex	r3, r2, [r1]
 800e5ea:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e5ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d1e5      	bne.n	800e5be <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	689b      	ldr	r3, [r3, #8]
 800e5f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e5fa:	d107      	bne.n	800e60c <UART_Start_Receive_IT+0x100>
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	691b      	ldr	r3, [r3, #16]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d103      	bne.n	800e60c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	4a24      	ldr	r2, [pc, #144]	; (800e698 <UART_Start_Receive_IT+0x18c>)
 800e608:	665a      	str	r2, [r3, #100]	; 0x64
 800e60a:	e002      	b.n	800e612 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	4a23      	ldr	r2, [pc, #140]	; (800e69c <UART_Start_Receive_IT+0x190>)
 800e610:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	2200      	movs	r2, #0
 800e616:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	691b      	ldr	r3, [r3, #16]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d019      	beq.n	800e656 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e62a:	e853 3f00 	ldrex	r3, [r3]
 800e62e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e632:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800e636:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	461a      	mov	r2, r3
 800e63e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e640:	637b      	str	r3, [r7, #52]	; 0x34
 800e642:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e644:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e646:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e648:	e841 2300 	strex	r3, r2, [r1]
 800e64c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e64e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e650:	2b00      	cmp	r3, #0
 800e652:	d1e6      	bne.n	800e622 <UART_Start_Receive_IT+0x116>
 800e654:	e018      	b.n	800e688 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e65c:	697b      	ldr	r3, [r7, #20]
 800e65e:	e853 3f00 	ldrex	r3, [r3]
 800e662:	613b      	str	r3, [r7, #16]
   return(result);
 800e664:	693b      	ldr	r3, [r7, #16]
 800e666:	f043 0320 	orr.w	r3, r3, #32
 800e66a:	653b      	str	r3, [r7, #80]	; 0x50
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	461a      	mov	r2, r3
 800e672:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e674:	623b      	str	r3, [r7, #32]
 800e676:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e678:	69f9      	ldr	r1, [r7, #28]
 800e67a:	6a3a      	ldr	r2, [r7, #32]
 800e67c:	e841 2300 	strex	r3, r2, [r1]
 800e680:	61bb      	str	r3, [r7, #24]
   return(result);
 800e682:	69bb      	ldr	r3, [r7, #24]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d1e6      	bne.n	800e656 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800e688:	2300      	movs	r3, #0
}
 800e68a:	4618      	mov	r0, r3
 800e68c:	375c      	adds	r7, #92	; 0x5c
 800e68e:	46bd      	mov	sp, r7
 800e690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e694:	4770      	bx	lr
 800e696:	bf00      	nop
 800e698:	0800eabf 	.word	0x0800eabf
 800e69c:	0800e95f 	.word	0x0800e95f

0800e6a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e6a0:	b480      	push	{r7}
 800e6a2:	b095      	sub	sp, #84	; 0x54
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e6b0:	e853 3f00 	ldrex	r3, [r3]
 800e6b4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e6b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e6bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	461a      	mov	r2, r3
 800e6c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e6c6:	643b      	str	r3, [r7, #64]	; 0x40
 800e6c8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6ca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e6cc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e6ce:	e841 2300 	strex	r3, r2, [r1]
 800e6d2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e6d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d1e6      	bne.n	800e6a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	3308      	adds	r3, #8
 800e6e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6e2:	6a3b      	ldr	r3, [r7, #32]
 800e6e4:	e853 3f00 	ldrex	r3, [r3]
 800e6e8:	61fb      	str	r3, [r7, #28]
   return(result);
 800e6ea:	69fb      	ldr	r3, [r7, #28]
 800e6ec:	f023 0301 	bic.w	r3, r3, #1
 800e6f0:	64bb      	str	r3, [r7, #72]	; 0x48
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	3308      	adds	r3, #8
 800e6f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e6fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e6fc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e700:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e702:	e841 2300 	strex	r3, r2, [r1]
 800e706:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d1e5      	bne.n	800e6da <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e712:	2b01      	cmp	r3, #1
 800e714:	d118      	bne.n	800e748 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	e853 3f00 	ldrex	r3, [r3]
 800e722:	60bb      	str	r3, [r7, #8]
   return(result);
 800e724:	68bb      	ldr	r3, [r7, #8]
 800e726:	f023 0310 	bic.w	r3, r3, #16
 800e72a:	647b      	str	r3, [r7, #68]	; 0x44
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	461a      	mov	r2, r3
 800e732:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e734:	61bb      	str	r3, [r7, #24]
 800e736:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e738:	6979      	ldr	r1, [r7, #20]
 800e73a:	69ba      	ldr	r2, [r7, #24]
 800e73c:	e841 2300 	strex	r3, r2, [r1]
 800e740:	613b      	str	r3, [r7, #16]
   return(result);
 800e742:	693b      	ldr	r3, [r7, #16]
 800e744:	2b00      	cmp	r3, #0
 800e746:	d1e6      	bne.n	800e716 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	2220      	movs	r2, #32
 800e74c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	2200      	movs	r2, #0
 800e752:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	2200      	movs	r2, #0
 800e758:	665a      	str	r2, [r3, #100]	; 0x64
}
 800e75a:	bf00      	nop
 800e75c:	3754      	adds	r7, #84	; 0x54
 800e75e:	46bd      	mov	sp, r7
 800e760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e764:	4770      	bx	lr

0800e766 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e766:	b580      	push	{r7, lr}
 800e768:	b084      	sub	sp, #16
 800e76a:	af00      	add	r7, sp, #0
 800e76c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e772:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	2200      	movs	r2, #0
 800e778:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	2200      	movs	r2, #0
 800e780:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e784:	68f8      	ldr	r0, [r7, #12]
 800e786:	f7ff faa1 	bl	800dccc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e78a:	bf00      	nop
 800e78c:	3710      	adds	r7, #16
 800e78e:	46bd      	mov	sp, r7
 800e790:	bd80      	pop	{r7, pc}

0800e792 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e792:	b480      	push	{r7}
 800e794:	b08f      	sub	sp, #60	; 0x3c
 800e796:	af00      	add	r7, sp, #0
 800e798:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e79e:	2b21      	cmp	r3, #33	; 0x21
 800e7a0:	d14d      	bne.n	800e83e <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800e7a8:	b29b      	uxth	r3, r3
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d132      	bne.n	800e814 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7b4:	6a3b      	ldr	r3, [r7, #32]
 800e7b6:	e853 3f00 	ldrex	r3, [r3]
 800e7ba:	61fb      	str	r3, [r7, #28]
   return(result);
 800e7bc:	69fb      	ldr	r3, [r7, #28]
 800e7be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e7c2:	637b      	str	r3, [r7, #52]	; 0x34
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	461a      	mov	r2, r3
 800e7ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e7ce:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e7d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e7d4:	e841 2300 	strex	r3, r2, [r1]
 800e7d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e7da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d1e6      	bne.n	800e7ae <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	e853 3f00 	ldrex	r3, [r3]
 800e7ec:	60bb      	str	r3, [r7, #8]
   return(result);
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e7f4:	633b      	str	r3, [r7, #48]	; 0x30
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	461a      	mov	r2, r3
 800e7fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7fe:	61bb      	str	r3, [r7, #24]
 800e800:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e802:	6979      	ldr	r1, [r7, #20]
 800e804:	69ba      	ldr	r2, [r7, #24]
 800e806:	e841 2300 	strex	r3, r2, [r1]
 800e80a:	613b      	str	r3, [r7, #16]
   return(result);
 800e80c:	693b      	ldr	r3, [r7, #16]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d1e6      	bne.n	800e7e0 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800e812:	e014      	b.n	800e83e <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e818:	781a      	ldrb	r2, [r3, #0]
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	b292      	uxth	r2, r2
 800e820:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e826:	1c5a      	adds	r2, r3, #1
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800e832:	b29b      	uxth	r3, r3
 800e834:	3b01      	subs	r3, #1
 800e836:	b29a      	uxth	r2, r3
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800e83e:	bf00      	nop
 800e840:	373c      	adds	r7, #60	; 0x3c
 800e842:	46bd      	mov	sp, r7
 800e844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e848:	4770      	bx	lr

0800e84a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e84a:	b480      	push	{r7}
 800e84c:	b091      	sub	sp, #68	; 0x44
 800e84e:	af00      	add	r7, sp, #0
 800e850:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e856:	2b21      	cmp	r3, #33	; 0x21
 800e858:	d151      	bne.n	800e8fe <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800e860:	b29b      	uxth	r3, r3
 800e862:	2b00      	cmp	r3, #0
 800e864:	d132      	bne.n	800e8cc <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e86c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e86e:	e853 3f00 	ldrex	r3, [r3]
 800e872:	623b      	str	r3, [r7, #32]
   return(result);
 800e874:	6a3b      	ldr	r3, [r7, #32]
 800e876:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e87a:	63bb      	str	r3, [r7, #56]	; 0x38
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	461a      	mov	r2, r3
 800e882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e884:	633b      	str	r3, [r7, #48]	; 0x30
 800e886:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e888:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e88a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e88c:	e841 2300 	strex	r3, r2, [r1]
 800e890:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e894:	2b00      	cmp	r3, #0
 800e896:	d1e6      	bne.n	800e866 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e89e:	693b      	ldr	r3, [r7, #16]
 800e8a0:	e853 3f00 	ldrex	r3, [r3]
 800e8a4:	60fb      	str	r3, [r7, #12]
   return(result);
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e8ac:	637b      	str	r3, [r7, #52]	; 0x34
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	461a      	mov	r2, r3
 800e8b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8b6:	61fb      	str	r3, [r7, #28]
 800e8b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8ba:	69b9      	ldr	r1, [r7, #24]
 800e8bc:	69fa      	ldr	r2, [r7, #28]
 800e8be:	e841 2300 	strex	r3, r2, [r1]
 800e8c2:	617b      	str	r3, [r7, #20]
   return(result);
 800e8c4:	697b      	ldr	r3, [r7, #20]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d1e6      	bne.n	800e898 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800e8ca:	e018      	b.n	800e8fe <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e8d0:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800e8d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8d4:	881a      	ldrh	r2, [r3, #0]
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e8de:	b292      	uxth	r2, r2
 800e8e0:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e8e6:	1c9a      	adds	r2, r3, #2
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800e8f2:	b29b      	uxth	r3, r3
 800e8f4:	3b01      	subs	r3, #1
 800e8f6:	b29a      	uxth	r2, r3
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800e8fe:	bf00      	nop
 800e900:	3744      	adds	r7, #68	; 0x44
 800e902:	46bd      	mov	sp, r7
 800e904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e908:	4770      	bx	lr

0800e90a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e90a:	b580      	push	{r7, lr}
 800e90c:	b088      	sub	sp, #32
 800e90e:	af00      	add	r7, sp, #0
 800e910:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	e853 3f00 	ldrex	r3, [r3]
 800e91e:	60bb      	str	r3, [r7, #8]
   return(result);
 800e920:	68bb      	ldr	r3, [r7, #8]
 800e922:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e926:	61fb      	str	r3, [r7, #28]
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	461a      	mov	r2, r3
 800e92e:	69fb      	ldr	r3, [r7, #28]
 800e930:	61bb      	str	r3, [r7, #24]
 800e932:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e934:	6979      	ldr	r1, [r7, #20]
 800e936:	69ba      	ldr	r2, [r7, #24]
 800e938:	e841 2300 	strex	r3, r2, [r1]
 800e93c:	613b      	str	r3, [r7, #16]
   return(result);
 800e93e:	693b      	ldr	r3, [r7, #16]
 800e940:	2b00      	cmp	r3, #0
 800e942:	d1e6      	bne.n	800e912 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	2220      	movs	r2, #32
 800e948:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	2200      	movs	r2, #0
 800e94e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e950:	6878      	ldr	r0, [r7, #4]
 800e952:	f7fa fa55 	bl	8008e00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e956:	bf00      	nop
 800e958:	3720      	adds	r7, #32
 800e95a:	46bd      	mov	sp, r7
 800e95c:	bd80      	pop	{r7, pc}

0800e95e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e95e:	b580      	push	{r7, lr}
 800e960:	b096      	sub	sp, #88	; 0x58
 800e962:	af00      	add	r7, sp, #0
 800e964:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e96c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e974:	2b22      	cmp	r3, #34	; 0x22
 800e976:	f040 8094 	bne.w	800eaa2 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800e980:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e984:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800e988:	b2d9      	uxtb	r1, r3
 800e98a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800e98e:	b2da      	uxtb	r2, r3
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e994:	400a      	ands	r2, r1
 800e996:	b2d2      	uxtb	r2, r2
 800e998:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e99e:	1c5a      	adds	r2, r3, #1
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e9aa:	b29b      	uxth	r3, r3
 800e9ac:	3b01      	subs	r3, #1
 800e9ae:	b29a      	uxth	r2, r3
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e9bc:	b29b      	uxth	r3, r3
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d179      	bne.n	800eab6 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9ca:	e853 3f00 	ldrex	r3, [r3]
 800e9ce:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e9d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e9d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e9d6:	653b      	str	r3, [r7, #80]	; 0x50
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	461a      	mov	r2, r3
 800e9de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e9e0:	647b      	str	r3, [r7, #68]	; 0x44
 800e9e2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e9e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e9e8:	e841 2300 	strex	r3, r2, [r1]
 800e9ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e9ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d1e6      	bne.n	800e9c2 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	3308      	adds	r3, #8
 800e9fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9fe:	e853 3f00 	ldrex	r3, [r3]
 800ea02:	623b      	str	r3, [r7, #32]
   return(result);
 800ea04:	6a3b      	ldr	r3, [r7, #32]
 800ea06:	f023 0301 	bic.w	r3, r3, #1
 800ea0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	3308      	adds	r3, #8
 800ea12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ea14:	633a      	str	r2, [r7, #48]	; 0x30
 800ea16:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea18:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ea1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ea1c:	e841 2300 	strex	r3, r2, [r1]
 800ea20:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ea22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d1e5      	bne.n	800e9f4 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	2220      	movs	r2, #32
 800ea2c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	2200      	movs	r2, #0
 800ea32:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ea38:	2b01      	cmp	r3, #1
 800ea3a:	d12e      	bne.n	800ea9a <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2200      	movs	r2, #0
 800ea40:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea48:	693b      	ldr	r3, [r7, #16]
 800ea4a:	e853 3f00 	ldrex	r3, [r3]
 800ea4e:	60fb      	str	r3, [r7, #12]
   return(result);
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	f023 0310 	bic.w	r3, r3, #16
 800ea56:	64bb      	str	r3, [r7, #72]	; 0x48
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	461a      	mov	r2, r3
 800ea5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ea60:	61fb      	str	r3, [r7, #28]
 800ea62:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea64:	69b9      	ldr	r1, [r7, #24]
 800ea66:	69fa      	ldr	r2, [r7, #28]
 800ea68:	e841 2300 	strex	r3, r2, [r1]
 800ea6c:	617b      	str	r3, [r7, #20]
   return(result);
 800ea6e:	697b      	ldr	r3, [r7, #20]
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d1e6      	bne.n	800ea42 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	69db      	ldr	r3, [r3, #28]
 800ea7a:	f003 0310 	and.w	r3, r3, #16
 800ea7e:	2b10      	cmp	r3, #16
 800ea80:	d103      	bne.n	800ea8a <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	2210      	movs	r2, #16
 800ea88:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ea90:	4619      	mov	r1, r3
 800ea92:	6878      	ldr	r0, [r7, #4]
 800ea94:	f7ff f924 	bl	800dce0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ea98:	e00d      	b.n	800eab6 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800ea9a:	6878      	ldr	r0, [r7, #4]
 800ea9c:	f7f3 fac2 	bl	8002024 <HAL_UART_RxCpltCallback>
}
 800eaa0:	e009      	b.n	800eab6 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	8b1b      	ldrh	r3, [r3, #24]
 800eaa8:	b29a      	uxth	r2, r3
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	f042 0208 	orr.w	r2, r2, #8
 800eab2:	b292      	uxth	r2, r2
 800eab4:	831a      	strh	r2, [r3, #24]
}
 800eab6:	bf00      	nop
 800eab8:	3758      	adds	r7, #88	; 0x58
 800eaba:	46bd      	mov	sp, r7
 800eabc:	bd80      	pop	{r7, pc}

0800eabe <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800eabe:	b580      	push	{r7, lr}
 800eac0:	b096      	sub	sp, #88	; 0x58
 800eac2:	af00      	add	r7, sp, #0
 800eac4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800eacc:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ead4:	2b22      	cmp	r3, #34	; 0x22
 800ead6:	f040 8094 	bne.w	800ec02 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800eae0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eae8:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800eaea:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800eaee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800eaf2:	4013      	ands	r3, r2
 800eaf4:	b29a      	uxth	r2, r3
 800eaf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eaf8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eafe:	1c9a      	adds	r2, r3, #2
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800eb0a:	b29b      	uxth	r3, r3
 800eb0c:	3b01      	subs	r3, #1
 800eb0e:	b29a      	uxth	r2, r3
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800eb1c:	b29b      	uxth	r3, r3
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d179      	bne.n	800ec16 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb2a:	e853 3f00 	ldrex	r3, [r3]
 800eb2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800eb30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb32:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800eb36:	64fb      	str	r3, [r7, #76]	; 0x4c
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	461a      	mov	r2, r3
 800eb3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eb40:	643b      	str	r3, [r7, #64]	; 0x40
 800eb42:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800eb46:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800eb48:	e841 2300 	strex	r3, r2, [r1]
 800eb4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800eb4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d1e6      	bne.n	800eb22 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	3308      	adds	r3, #8
 800eb5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb5c:	6a3b      	ldr	r3, [r7, #32]
 800eb5e:	e853 3f00 	ldrex	r3, [r3]
 800eb62:	61fb      	str	r3, [r7, #28]
   return(result);
 800eb64:	69fb      	ldr	r3, [r7, #28]
 800eb66:	f023 0301 	bic.w	r3, r3, #1
 800eb6a:	64bb      	str	r3, [r7, #72]	; 0x48
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	3308      	adds	r3, #8
 800eb72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800eb74:	62fa      	str	r2, [r7, #44]	; 0x2c
 800eb76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800eb7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eb7c:	e841 2300 	strex	r3, r2, [r1]
 800eb80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800eb82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d1e5      	bne.n	800eb54 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2220      	movs	r2, #32
 800eb8c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	2200      	movs	r2, #0
 800eb92:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eb98:	2b01      	cmp	r3, #1
 800eb9a:	d12e      	bne.n	800ebfa <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	2200      	movs	r2, #0
 800eba0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	e853 3f00 	ldrex	r3, [r3]
 800ebae:	60bb      	str	r3, [r7, #8]
   return(result);
 800ebb0:	68bb      	ldr	r3, [r7, #8]
 800ebb2:	f023 0310 	bic.w	r3, r3, #16
 800ebb6:	647b      	str	r3, [r7, #68]	; 0x44
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	461a      	mov	r2, r3
 800ebbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ebc0:	61bb      	str	r3, [r7, #24]
 800ebc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebc4:	6979      	ldr	r1, [r7, #20]
 800ebc6:	69ba      	ldr	r2, [r7, #24]
 800ebc8:	e841 2300 	strex	r3, r2, [r1]
 800ebcc:	613b      	str	r3, [r7, #16]
   return(result);
 800ebce:	693b      	ldr	r3, [r7, #16]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d1e6      	bne.n	800eba2 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	69db      	ldr	r3, [r3, #28]
 800ebda:	f003 0310 	and.w	r3, r3, #16
 800ebde:	2b10      	cmp	r3, #16
 800ebe0:	d103      	bne.n	800ebea <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	2210      	movs	r2, #16
 800ebe8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ebf0:	4619      	mov	r1, r3
 800ebf2:	6878      	ldr	r0, [r7, #4]
 800ebf4:	f7ff f874 	bl	800dce0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ebf8:	e00d      	b.n	800ec16 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800ebfa:	6878      	ldr	r0, [r7, #4]
 800ebfc:	f7f3 fa12 	bl	8002024 <HAL_UART_RxCpltCallback>
}
 800ec00:	e009      	b.n	800ec16 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	8b1b      	ldrh	r3, [r3, #24]
 800ec08:	b29a      	uxth	r2, r3
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	f042 0208 	orr.w	r2, r2, #8
 800ec12:	b292      	uxth	r2, r2
 800ec14:	831a      	strh	r2, [r3, #24]
}
 800ec16:	bf00      	nop
 800ec18:	3758      	adds	r7, #88	; 0x58
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	bd80      	pop	{r7, pc}

0800ec1e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ec1e:	b480      	push	{r7}
 800ec20:	b083      	sub	sp, #12
 800ec22:	af00      	add	r7, sp, #0
 800ec24:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ec26:	bf00      	nop
 800ec28:	370c      	adds	r7, #12
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec30:	4770      	bx	lr

0800ec32 <_ZdlPvj>:
 800ec32:	f000 b800 	b.w	800ec36 <_ZdlPv>

0800ec36 <_ZdlPv>:
 800ec36:	f000 b82b 	b.w	800ec90 <free>
	...

0800ec3c <__errno>:
 800ec3c:	4b01      	ldr	r3, [pc, #4]	; (800ec44 <__errno+0x8>)
 800ec3e:	6818      	ldr	r0, [r3, #0]
 800ec40:	4770      	bx	lr
 800ec42:	bf00      	nop
 800ec44:	2000000c 	.word	0x2000000c

0800ec48 <__libc_init_array>:
 800ec48:	b570      	push	{r4, r5, r6, lr}
 800ec4a:	4d0d      	ldr	r5, [pc, #52]	; (800ec80 <__libc_init_array+0x38>)
 800ec4c:	4c0d      	ldr	r4, [pc, #52]	; (800ec84 <__libc_init_array+0x3c>)
 800ec4e:	1b64      	subs	r4, r4, r5
 800ec50:	10a4      	asrs	r4, r4, #2
 800ec52:	2600      	movs	r6, #0
 800ec54:	42a6      	cmp	r6, r4
 800ec56:	d109      	bne.n	800ec6c <__libc_init_array+0x24>
 800ec58:	4d0b      	ldr	r5, [pc, #44]	; (800ec88 <__libc_init_array+0x40>)
 800ec5a:	4c0c      	ldr	r4, [pc, #48]	; (800ec8c <__libc_init_array+0x44>)
 800ec5c:	f000 fc96 	bl	800f58c <_init>
 800ec60:	1b64      	subs	r4, r4, r5
 800ec62:	10a4      	asrs	r4, r4, #2
 800ec64:	2600      	movs	r6, #0
 800ec66:	42a6      	cmp	r6, r4
 800ec68:	d105      	bne.n	800ec76 <__libc_init_array+0x2e>
 800ec6a:	bd70      	pop	{r4, r5, r6, pc}
 800ec6c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec70:	4798      	blx	r3
 800ec72:	3601      	adds	r6, #1
 800ec74:	e7ee      	b.n	800ec54 <__libc_init_array+0xc>
 800ec76:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec7a:	4798      	blx	r3
 800ec7c:	3601      	adds	r6, #1
 800ec7e:	e7f2      	b.n	800ec66 <__libc_init_array+0x1e>
 800ec80:	0800fad4 	.word	0x0800fad4
 800ec84:	0800fad4 	.word	0x0800fad4
 800ec88:	0800fad4 	.word	0x0800fad4
 800ec8c:	0800fadc 	.word	0x0800fadc

0800ec90 <free>:
 800ec90:	4b02      	ldr	r3, [pc, #8]	; (800ec9c <free+0xc>)
 800ec92:	4601      	mov	r1, r0
 800ec94:	6818      	ldr	r0, [r3, #0]
 800ec96:	f000 b819 	b.w	800eccc <_free_r>
 800ec9a:	bf00      	nop
 800ec9c:	2000000c 	.word	0x2000000c

0800eca0 <memcpy>:
 800eca0:	440a      	add	r2, r1
 800eca2:	4291      	cmp	r1, r2
 800eca4:	f100 33ff 	add.w	r3, r0, #4294967295
 800eca8:	d100      	bne.n	800ecac <memcpy+0xc>
 800ecaa:	4770      	bx	lr
 800ecac:	b510      	push	{r4, lr}
 800ecae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ecb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ecb6:	4291      	cmp	r1, r2
 800ecb8:	d1f9      	bne.n	800ecae <memcpy+0xe>
 800ecba:	bd10      	pop	{r4, pc}

0800ecbc <memset>:
 800ecbc:	4402      	add	r2, r0
 800ecbe:	4603      	mov	r3, r0
 800ecc0:	4293      	cmp	r3, r2
 800ecc2:	d100      	bne.n	800ecc6 <memset+0xa>
 800ecc4:	4770      	bx	lr
 800ecc6:	f803 1b01 	strb.w	r1, [r3], #1
 800ecca:	e7f9      	b.n	800ecc0 <memset+0x4>

0800eccc <_free_r>:
 800eccc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ecce:	2900      	cmp	r1, #0
 800ecd0:	d044      	beq.n	800ed5c <_free_r+0x90>
 800ecd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecd6:	9001      	str	r0, [sp, #4]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	f1a1 0404 	sub.w	r4, r1, #4
 800ecde:	bfb8      	it	lt
 800ece0:	18e4      	addlt	r4, r4, r3
 800ece2:	f000 f905 	bl	800eef0 <__malloc_lock>
 800ece6:	4a1e      	ldr	r2, [pc, #120]	; (800ed60 <_free_r+0x94>)
 800ece8:	9801      	ldr	r0, [sp, #4]
 800ecea:	6813      	ldr	r3, [r2, #0]
 800ecec:	b933      	cbnz	r3, 800ecfc <_free_r+0x30>
 800ecee:	6063      	str	r3, [r4, #4]
 800ecf0:	6014      	str	r4, [r2, #0]
 800ecf2:	b003      	add	sp, #12
 800ecf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ecf8:	f000 b900 	b.w	800eefc <__malloc_unlock>
 800ecfc:	42a3      	cmp	r3, r4
 800ecfe:	d908      	bls.n	800ed12 <_free_r+0x46>
 800ed00:	6825      	ldr	r5, [r4, #0]
 800ed02:	1961      	adds	r1, r4, r5
 800ed04:	428b      	cmp	r3, r1
 800ed06:	bf01      	itttt	eq
 800ed08:	6819      	ldreq	r1, [r3, #0]
 800ed0a:	685b      	ldreq	r3, [r3, #4]
 800ed0c:	1949      	addeq	r1, r1, r5
 800ed0e:	6021      	streq	r1, [r4, #0]
 800ed10:	e7ed      	b.n	800ecee <_free_r+0x22>
 800ed12:	461a      	mov	r2, r3
 800ed14:	685b      	ldr	r3, [r3, #4]
 800ed16:	b10b      	cbz	r3, 800ed1c <_free_r+0x50>
 800ed18:	42a3      	cmp	r3, r4
 800ed1a:	d9fa      	bls.n	800ed12 <_free_r+0x46>
 800ed1c:	6811      	ldr	r1, [r2, #0]
 800ed1e:	1855      	adds	r5, r2, r1
 800ed20:	42a5      	cmp	r5, r4
 800ed22:	d10b      	bne.n	800ed3c <_free_r+0x70>
 800ed24:	6824      	ldr	r4, [r4, #0]
 800ed26:	4421      	add	r1, r4
 800ed28:	1854      	adds	r4, r2, r1
 800ed2a:	42a3      	cmp	r3, r4
 800ed2c:	6011      	str	r1, [r2, #0]
 800ed2e:	d1e0      	bne.n	800ecf2 <_free_r+0x26>
 800ed30:	681c      	ldr	r4, [r3, #0]
 800ed32:	685b      	ldr	r3, [r3, #4]
 800ed34:	6053      	str	r3, [r2, #4]
 800ed36:	4421      	add	r1, r4
 800ed38:	6011      	str	r1, [r2, #0]
 800ed3a:	e7da      	b.n	800ecf2 <_free_r+0x26>
 800ed3c:	d902      	bls.n	800ed44 <_free_r+0x78>
 800ed3e:	230c      	movs	r3, #12
 800ed40:	6003      	str	r3, [r0, #0]
 800ed42:	e7d6      	b.n	800ecf2 <_free_r+0x26>
 800ed44:	6825      	ldr	r5, [r4, #0]
 800ed46:	1961      	adds	r1, r4, r5
 800ed48:	428b      	cmp	r3, r1
 800ed4a:	bf04      	itt	eq
 800ed4c:	6819      	ldreq	r1, [r3, #0]
 800ed4e:	685b      	ldreq	r3, [r3, #4]
 800ed50:	6063      	str	r3, [r4, #4]
 800ed52:	bf04      	itt	eq
 800ed54:	1949      	addeq	r1, r1, r5
 800ed56:	6021      	streq	r1, [r4, #0]
 800ed58:	6054      	str	r4, [r2, #4]
 800ed5a:	e7ca      	b.n	800ecf2 <_free_r+0x26>
 800ed5c:	b003      	add	sp, #12
 800ed5e:	bd30      	pop	{r4, r5, pc}
 800ed60:	2000075c 	.word	0x2000075c

0800ed64 <sbrk_aligned>:
 800ed64:	b570      	push	{r4, r5, r6, lr}
 800ed66:	4e0e      	ldr	r6, [pc, #56]	; (800eda0 <sbrk_aligned+0x3c>)
 800ed68:	460c      	mov	r4, r1
 800ed6a:	6831      	ldr	r1, [r6, #0]
 800ed6c:	4605      	mov	r5, r0
 800ed6e:	b911      	cbnz	r1, 800ed76 <sbrk_aligned+0x12>
 800ed70:	f000 f88c 	bl	800ee8c <_sbrk_r>
 800ed74:	6030      	str	r0, [r6, #0]
 800ed76:	4621      	mov	r1, r4
 800ed78:	4628      	mov	r0, r5
 800ed7a:	f000 f887 	bl	800ee8c <_sbrk_r>
 800ed7e:	1c43      	adds	r3, r0, #1
 800ed80:	d00a      	beq.n	800ed98 <sbrk_aligned+0x34>
 800ed82:	1cc4      	adds	r4, r0, #3
 800ed84:	f024 0403 	bic.w	r4, r4, #3
 800ed88:	42a0      	cmp	r0, r4
 800ed8a:	d007      	beq.n	800ed9c <sbrk_aligned+0x38>
 800ed8c:	1a21      	subs	r1, r4, r0
 800ed8e:	4628      	mov	r0, r5
 800ed90:	f000 f87c 	bl	800ee8c <_sbrk_r>
 800ed94:	3001      	adds	r0, #1
 800ed96:	d101      	bne.n	800ed9c <sbrk_aligned+0x38>
 800ed98:	f04f 34ff 	mov.w	r4, #4294967295
 800ed9c:	4620      	mov	r0, r4
 800ed9e:	bd70      	pop	{r4, r5, r6, pc}
 800eda0:	20000760 	.word	0x20000760

0800eda4 <_malloc_r>:
 800eda4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eda8:	1ccd      	adds	r5, r1, #3
 800edaa:	f025 0503 	bic.w	r5, r5, #3
 800edae:	3508      	adds	r5, #8
 800edb0:	2d0c      	cmp	r5, #12
 800edb2:	bf38      	it	cc
 800edb4:	250c      	movcc	r5, #12
 800edb6:	2d00      	cmp	r5, #0
 800edb8:	4607      	mov	r7, r0
 800edba:	db01      	blt.n	800edc0 <_malloc_r+0x1c>
 800edbc:	42a9      	cmp	r1, r5
 800edbe:	d905      	bls.n	800edcc <_malloc_r+0x28>
 800edc0:	230c      	movs	r3, #12
 800edc2:	603b      	str	r3, [r7, #0]
 800edc4:	2600      	movs	r6, #0
 800edc6:	4630      	mov	r0, r6
 800edc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edcc:	4e2e      	ldr	r6, [pc, #184]	; (800ee88 <_malloc_r+0xe4>)
 800edce:	f000 f88f 	bl	800eef0 <__malloc_lock>
 800edd2:	6833      	ldr	r3, [r6, #0]
 800edd4:	461c      	mov	r4, r3
 800edd6:	bb34      	cbnz	r4, 800ee26 <_malloc_r+0x82>
 800edd8:	4629      	mov	r1, r5
 800edda:	4638      	mov	r0, r7
 800eddc:	f7ff ffc2 	bl	800ed64 <sbrk_aligned>
 800ede0:	1c43      	adds	r3, r0, #1
 800ede2:	4604      	mov	r4, r0
 800ede4:	d14d      	bne.n	800ee82 <_malloc_r+0xde>
 800ede6:	6834      	ldr	r4, [r6, #0]
 800ede8:	4626      	mov	r6, r4
 800edea:	2e00      	cmp	r6, #0
 800edec:	d140      	bne.n	800ee70 <_malloc_r+0xcc>
 800edee:	6823      	ldr	r3, [r4, #0]
 800edf0:	4631      	mov	r1, r6
 800edf2:	4638      	mov	r0, r7
 800edf4:	eb04 0803 	add.w	r8, r4, r3
 800edf8:	f000 f848 	bl	800ee8c <_sbrk_r>
 800edfc:	4580      	cmp	r8, r0
 800edfe:	d13a      	bne.n	800ee76 <_malloc_r+0xd2>
 800ee00:	6821      	ldr	r1, [r4, #0]
 800ee02:	3503      	adds	r5, #3
 800ee04:	1a6d      	subs	r5, r5, r1
 800ee06:	f025 0503 	bic.w	r5, r5, #3
 800ee0a:	3508      	adds	r5, #8
 800ee0c:	2d0c      	cmp	r5, #12
 800ee0e:	bf38      	it	cc
 800ee10:	250c      	movcc	r5, #12
 800ee12:	4629      	mov	r1, r5
 800ee14:	4638      	mov	r0, r7
 800ee16:	f7ff ffa5 	bl	800ed64 <sbrk_aligned>
 800ee1a:	3001      	adds	r0, #1
 800ee1c:	d02b      	beq.n	800ee76 <_malloc_r+0xd2>
 800ee1e:	6823      	ldr	r3, [r4, #0]
 800ee20:	442b      	add	r3, r5
 800ee22:	6023      	str	r3, [r4, #0]
 800ee24:	e00e      	b.n	800ee44 <_malloc_r+0xa0>
 800ee26:	6822      	ldr	r2, [r4, #0]
 800ee28:	1b52      	subs	r2, r2, r5
 800ee2a:	d41e      	bmi.n	800ee6a <_malloc_r+0xc6>
 800ee2c:	2a0b      	cmp	r2, #11
 800ee2e:	d916      	bls.n	800ee5e <_malloc_r+0xba>
 800ee30:	1961      	adds	r1, r4, r5
 800ee32:	42a3      	cmp	r3, r4
 800ee34:	6025      	str	r5, [r4, #0]
 800ee36:	bf18      	it	ne
 800ee38:	6059      	strne	r1, [r3, #4]
 800ee3a:	6863      	ldr	r3, [r4, #4]
 800ee3c:	bf08      	it	eq
 800ee3e:	6031      	streq	r1, [r6, #0]
 800ee40:	5162      	str	r2, [r4, r5]
 800ee42:	604b      	str	r3, [r1, #4]
 800ee44:	4638      	mov	r0, r7
 800ee46:	f104 060b 	add.w	r6, r4, #11
 800ee4a:	f000 f857 	bl	800eefc <__malloc_unlock>
 800ee4e:	f026 0607 	bic.w	r6, r6, #7
 800ee52:	1d23      	adds	r3, r4, #4
 800ee54:	1af2      	subs	r2, r6, r3
 800ee56:	d0b6      	beq.n	800edc6 <_malloc_r+0x22>
 800ee58:	1b9b      	subs	r3, r3, r6
 800ee5a:	50a3      	str	r3, [r4, r2]
 800ee5c:	e7b3      	b.n	800edc6 <_malloc_r+0x22>
 800ee5e:	6862      	ldr	r2, [r4, #4]
 800ee60:	42a3      	cmp	r3, r4
 800ee62:	bf0c      	ite	eq
 800ee64:	6032      	streq	r2, [r6, #0]
 800ee66:	605a      	strne	r2, [r3, #4]
 800ee68:	e7ec      	b.n	800ee44 <_malloc_r+0xa0>
 800ee6a:	4623      	mov	r3, r4
 800ee6c:	6864      	ldr	r4, [r4, #4]
 800ee6e:	e7b2      	b.n	800edd6 <_malloc_r+0x32>
 800ee70:	4634      	mov	r4, r6
 800ee72:	6876      	ldr	r6, [r6, #4]
 800ee74:	e7b9      	b.n	800edea <_malloc_r+0x46>
 800ee76:	230c      	movs	r3, #12
 800ee78:	603b      	str	r3, [r7, #0]
 800ee7a:	4638      	mov	r0, r7
 800ee7c:	f000 f83e 	bl	800eefc <__malloc_unlock>
 800ee80:	e7a1      	b.n	800edc6 <_malloc_r+0x22>
 800ee82:	6025      	str	r5, [r4, #0]
 800ee84:	e7de      	b.n	800ee44 <_malloc_r+0xa0>
 800ee86:	bf00      	nop
 800ee88:	2000075c 	.word	0x2000075c

0800ee8c <_sbrk_r>:
 800ee8c:	b538      	push	{r3, r4, r5, lr}
 800ee8e:	4d06      	ldr	r5, [pc, #24]	; (800eea8 <_sbrk_r+0x1c>)
 800ee90:	2300      	movs	r3, #0
 800ee92:	4604      	mov	r4, r0
 800ee94:	4608      	mov	r0, r1
 800ee96:	602b      	str	r3, [r5, #0]
 800ee98:	f7f4 f856 	bl	8002f48 <_sbrk>
 800ee9c:	1c43      	adds	r3, r0, #1
 800ee9e:	d102      	bne.n	800eea6 <_sbrk_r+0x1a>
 800eea0:	682b      	ldr	r3, [r5, #0]
 800eea2:	b103      	cbz	r3, 800eea6 <_sbrk_r+0x1a>
 800eea4:	6023      	str	r3, [r4, #0]
 800eea6:	bd38      	pop	{r3, r4, r5, pc}
 800eea8:	20000768 	.word	0x20000768

0800eeac <siprintf>:
 800eeac:	b40e      	push	{r1, r2, r3}
 800eeae:	b500      	push	{lr}
 800eeb0:	b09c      	sub	sp, #112	; 0x70
 800eeb2:	ab1d      	add	r3, sp, #116	; 0x74
 800eeb4:	9002      	str	r0, [sp, #8]
 800eeb6:	9006      	str	r0, [sp, #24]
 800eeb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eebc:	4809      	ldr	r0, [pc, #36]	; (800eee4 <siprintf+0x38>)
 800eebe:	9107      	str	r1, [sp, #28]
 800eec0:	9104      	str	r1, [sp, #16]
 800eec2:	4909      	ldr	r1, [pc, #36]	; (800eee8 <siprintf+0x3c>)
 800eec4:	f853 2b04 	ldr.w	r2, [r3], #4
 800eec8:	9105      	str	r1, [sp, #20]
 800eeca:	6800      	ldr	r0, [r0, #0]
 800eecc:	9301      	str	r3, [sp, #4]
 800eece:	a902      	add	r1, sp, #8
 800eed0:	f000 f876 	bl	800efc0 <_svfiprintf_r>
 800eed4:	9b02      	ldr	r3, [sp, #8]
 800eed6:	2200      	movs	r2, #0
 800eed8:	701a      	strb	r2, [r3, #0]
 800eeda:	b01c      	add	sp, #112	; 0x70
 800eedc:	f85d eb04 	ldr.w	lr, [sp], #4
 800eee0:	b003      	add	sp, #12
 800eee2:	4770      	bx	lr
 800eee4:	2000000c 	.word	0x2000000c
 800eee8:	ffff0208 	.word	0xffff0208

0800eeec <__retarget_lock_acquire_recursive>:
 800eeec:	4770      	bx	lr

0800eeee <__retarget_lock_release_recursive>:
 800eeee:	4770      	bx	lr

0800eef0 <__malloc_lock>:
 800eef0:	4801      	ldr	r0, [pc, #4]	; (800eef8 <__malloc_lock+0x8>)
 800eef2:	f7ff bffb 	b.w	800eeec <__retarget_lock_acquire_recursive>
 800eef6:	bf00      	nop
 800eef8:	20000764 	.word	0x20000764

0800eefc <__malloc_unlock>:
 800eefc:	4801      	ldr	r0, [pc, #4]	; (800ef04 <__malloc_unlock+0x8>)
 800eefe:	f7ff bff6 	b.w	800eeee <__retarget_lock_release_recursive>
 800ef02:	bf00      	nop
 800ef04:	20000764 	.word	0x20000764

0800ef08 <__ssputs_r>:
 800ef08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef0c:	688e      	ldr	r6, [r1, #8]
 800ef0e:	429e      	cmp	r6, r3
 800ef10:	4682      	mov	sl, r0
 800ef12:	460c      	mov	r4, r1
 800ef14:	4690      	mov	r8, r2
 800ef16:	461f      	mov	r7, r3
 800ef18:	d838      	bhi.n	800ef8c <__ssputs_r+0x84>
 800ef1a:	898a      	ldrh	r2, [r1, #12]
 800ef1c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ef20:	d032      	beq.n	800ef88 <__ssputs_r+0x80>
 800ef22:	6825      	ldr	r5, [r4, #0]
 800ef24:	6909      	ldr	r1, [r1, #16]
 800ef26:	eba5 0901 	sub.w	r9, r5, r1
 800ef2a:	6965      	ldr	r5, [r4, #20]
 800ef2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ef30:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ef34:	3301      	adds	r3, #1
 800ef36:	444b      	add	r3, r9
 800ef38:	106d      	asrs	r5, r5, #1
 800ef3a:	429d      	cmp	r5, r3
 800ef3c:	bf38      	it	cc
 800ef3e:	461d      	movcc	r5, r3
 800ef40:	0553      	lsls	r3, r2, #21
 800ef42:	d531      	bpl.n	800efa8 <__ssputs_r+0xa0>
 800ef44:	4629      	mov	r1, r5
 800ef46:	f7ff ff2d 	bl	800eda4 <_malloc_r>
 800ef4a:	4606      	mov	r6, r0
 800ef4c:	b950      	cbnz	r0, 800ef64 <__ssputs_r+0x5c>
 800ef4e:	230c      	movs	r3, #12
 800ef50:	f8ca 3000 	str.w	r3, [sl]
 800ef54:	89a3      	ldrh	r3, [r4, #12]
 800ef56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef5a:	81a3      	strh	r3, [r4, #12]
 800ef5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ef60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef64:	6921      	ldr	r1, [r4, #16]
 800ef66:	464a      	mov	r2, r9
 800ef68:	f7ff fe9a 	bl	800eca0 <memcpy>
 800ef6c:	89a3      	ldrh	r3, [r4, #12]
 800ef6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ef72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef76:	81a3      	strh	r3, [r4, #12]
 800ef78:	6126      	str	r6, [r4, #16]
 800ef7a:	6165      	str	r5, [r4, #20]
 800ef7c:	444e      	add	r6, r9
 800ef7e:	eba5 0509 	sub.w	r5, r5, r9
 800ef82:	6026      	str	r6, [r4, #0]
 800ef84:	60a5      	str	r5, [r4, #8]
 800ef86:	463e      	mov	r6, r7
 800ef88:	42be      	cmp	r6, r7
 800ef8a:	d900      	bls.n	800ef8e <__ssputs_r+0x86>
 800ef8c:	463e      	mov	r6, r7
 800ef8e:	6820      	ldr	r0, [r4, #0]
 800ef90:	4632      	mov	r2, r6
 800ef92:	4641      	mov	r1, r8
 800ef94:	f000 faa8 	bl	800f4e8 <memmove>
 800ef98:	68a3      	ldr	r3, [r4, #8]
 800ef9a:	1b9b      	subs	r3, r3, r6
 800ef9c:	60a3      	str	r3, [r4, #8]
 800ef9e:	6823      	ldr	r3, [r4, #0]
 800efa0:	4433      	add	r3, r6
 800efa2:	6023      	str	r3, [r4, #0]
 800efa4:	2000      	movs	r0, #0
 800efa6:	e7db      	b.n	800ef60 <__ssputs_r+0x58>
 800efa8:	462a      	mov	r2, r5
 800efaa:	f000 fab7 	bl	800f51c <_realloc_r>
 800efae:	4606      	mov	r6, r0
 800efb0:	2800      	cmp	r0, #0
 800efb2:	d1e1      	bne.n	800ef78 <__ssputs_r+0x70>
 800efb4:	6921      	ldr	r1, [r4, #16]
 800efb6:	4650      	mov	r0, sl
 800efb8:	f7ff fe88 	bl	800eccc <_free_r>
 800efbc:	e7c7      	b.n	800ef4e <__ssputs_r+0x46>
	...

0800efc0 <_svfiprintf_r>:
 800efc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efc4:	4698      	mov	r8, r3
 800efc6:	898b      	ldrh	r3, [r1, #12]
 800efc8:	061b      	lsls	r3, r3, #24
 800efca:	b09d      	sub	sp, #116	; 0x74
 800efcc:	4607      	mov	r7, r0
 800efce:	460d      	mov	r5, r1
 800efd0:	4614      	mov	r4, r2
 800efd2:	d50e      	bpl.n	800eff2 <_svfiprintf_r+0x32>
 800efd4:	690b      	ldr	r3, [r1, #16]
 800efd6:	b963      	cbnz	r3, 800eff2 <_svfiprintf_r+0x32>
 800efd8:	2140      	movs	r1, #64	; 0x40
 800efda:	f7ff fee3 	bl	800eda4 <_malloc_r>
 800efde:	6028      	str	r0, [r5, #0]
 800efe0:	6128      	str	r0, [r5, #16]
 800efe2:	b920      	cbnz	r0, 800efee <_svfiprintf_r+0x2e>
 800efe4:	230c      	movs	r3, #12
 800efe6:	603b      	str	r3, [r7, #0]
 800efe8:	f04f 30ff 	mov.w	r0, #4294967295
 800efec:	e0d1      	b.n	800f192 <_svfiprintf_r+0x1d2>
 800efee:	2340      	movs	r3, #64	; 0x40
 800eff0:	616b      	str	r3, [r5, #20]
 800eff2:	2300      	movs	r3, #0
 800eff4:	9309      	str	r3, [sp, #36]	; 0x24
 800eff6:	2320      	movs	r3, #32
 800eff8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800effc:	f8cd 800c 	str.w	r8, [sp, #12]
 800f000:	2330      	movs	r3, #48	; 0x30
 800f002:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f1ac <_svfiprintf_r+0x1ec>
 800f006:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f00a:	f04f 0901 	mov.w	r9, #1
 800f00e:	4623      	mov	r3, r4
 800f010:	469a      	mov	sl, r3
 800f012:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f016:	b10a      	cbz	r2, 800f01c <_svfiprintf_r+0x5c>
 800f018:	2a25      	cmp	r2, #37	; 0x25
 800f01a:	d1f9      	bne.n	800f010 <_svfiprintf_r+0x50>
 800f01c:	ebba 0b04 	subs.w	fp, sl, r4
 800f020:	d00b      	beq.n	800f03a <_svfiprintf_r+0x7a>
 800f022:	465b      	mov	r3, fp
 800f024:	4622      	mov	r2, r4
 800f026:	4629      	mov	r1, r5
 800f028:	4638      	mov	r0, r7
 800f02a:	f7ff ff6d 	bl	800ef08 <__ssputs_r>
 800f02e:	3001      	adds	r0, #1
 800f030:	f000 80aa 	beq.w	800f188 <_svfiprintf_r+0x1c8>
 800f034:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f036:	445a      	add	r2, fp
 800f038:	9209      	str	r2, [sp, #36]	; 0x24
 800f03a:	f89a 3000 	ldrb.w	r3, [sl]
 800f03e:	2b00      	cmp	r3, #0
 800f040:	f000 80a2 	beq.w	800f188 <_svfiprintf_r+0x1c8>
 800f044:	2300      	movs	r3, #0
 800f046:	f04f 32ff 	mov.w	r2, #4294967295
 800f04a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f04e:	f10a 0a01 	add.w	sl, sl, #1
 800f052:	9304      	str	r3, [sp, #16]
 800f054:	9307      	str	r3, [sp, #28]
 800f056:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f05a:	931a      	str	r3, [sp, #104]	; 0x68
 800f05c:	4654      	mov	r4, sl
 800f05e:	2205      	movs	r2, #5
 800f060:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f064:	4851      	ldr	r0, [pc, #324]	; (800f1ac <_svfiprintf_r+0x1ec>)
 800f066:	f7f1 f8b3 	bl	80001d0 <memchr>
 800f06a:	9a04      	ldr	r2, [sp, #16]
 800f06c:	b9d8      	cbnz	r0, 800f0a6 <_svfiprintf_r+0xe6>
 800f06e:	06d0      	lsls	r0, r2, #27
 800f070:	bf44      	itt	mi
 800f072:	2320      	movmi	r3, #32
 800f074:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f078:	0711      	lsls	r1, r2, #28
 800f07a:	bf44      	itt	mi
 800f07c:	232b      	movmi	r3, #43	; 0x2b
 800f07e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f082:	f89a 3000 	ldrb.w	r3, [sl]
 800f086:	2b2a      	cmp	r3, #42	; 0x2a
 800f088:	d015      	beq.n	800f0b6 <_svfiprintf_r+0xf6>
 800f08a:	9a07      	ldr	r2, [sp, #28]
 800f08c:	4654      	mov	r4, sl
 800f08e:	2000      	movs	r0, #0
 800f090:	f04f 0c0a 	mov.w	ip, #10
 800f094:	4621      	mov	r1, r4
 800f096:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f09a:	3b30      	subs	r3, #48	; 0x30
 800f09c:	2b09      	cmp	r3, #9
 800f09e:	d94e      	bls.n	800f13e <_svfiprintf_r+0x17e>
 800f0a0:	b1b0      	cbz	r0, 800f0d0 <_svfiprintf_r+0x110>
 800f0a2:	9207      	str	r2, [sp, #28]
 800f0a4:	e014      	b.n	800f0d0 <_svfiprintf_r+0x110>
 800f0a6:	eba0 0308 	sub.w	r3, r0, r8
 800f0aa:	fa09 f303 	lsl.w	r3, r9, r3
 800f0ae:	4313      	orrs	r3, r2
 800f0b0:	9304      	str	r3, [sp, #16]
 800f0b2:	46a2      	mov	sl, r4
 800f0b4:	e7d2      	b.n	800f05c <_svfiprintf_r+0x9c>
 800f0b6:	9b03      	ldr	r3, [sp, #12]
 800f0b8:	1d19      	adds	r1, r3, #4
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	9103      	str	r1, [sp, #12]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	bfbb      	ittet	lt
 800f0c2:	425b      	neglt	r3, r3
 800f0c4:	f042 0202 	orrlt.w	r2, r2, #2
 800f0c8:	9307      	strge	r3, [sp, #28]
 800f0ca:	9307      	strlt	r3, [sp, #28]
 800f0cc:	bfb8      	it	lt
 800f0ce:	9204      	strlt	r2, [sp, #16]
 800f0d0:	7823      	ldrb	r3, [r4, #0]
 800f0d2:	2b2e      	cmp	r3, #46	; 0x2e
 800f0d4:	d10c      	bne.n	800f0f0 <_svfiprintf_r+0x130>
 800f0d6:	7863      	ldrb	r3, [r4, #1]
 800f0d8:	2b2a      	cmp	r3, #42	; 0x2a
 800f0da:	d135      	bne.n	800f148 <_svfiprintf_r+0x188>
 800f0dc:	9b03      	ldr	r3, [sp, #12]
 800f0de:	1d1a      	adds	r2, r3, #4
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	9203      	str	r2, [sp, #12]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	bfb8      	it	lt
 800f0e8:	f04f 33ff 	movlt.w	r3, #4294967295
 800f0ec:	3402      	adds	r4, #2
 800f0ee:	9305      	str	r3, [sp, #20]
 800f0f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f1bc <_svfiprintf_r+0x1fc>
 800f0f4:	7821      	ldrb	r1, [r4, #0]
 800f0f6:	2203      	movs	r2, #3
 800f0f8:	4650      	mov	r0, sl
 800f0fa:	f7f1 f869 	bl	80001d0 <memchr>
 800f0fe:	b140      	cbz	r0, 800f112 <_svfiprintf_r+0x152>
 800f100:	2340      	movs	r3, #64	; 0x40
 800f102:	eba0 000a 	sub.w	r0, r0, sl
 800f106:	fa03 f000 	lsl.w	r0, r3, r0
 800f10a:	9b04      	ldr	r3, [sp, #16]
 800f10c:	4303      	orrs	r3, r0
 800f10e:	3401      	adds	r4, #1
 800f110:	9304      	str	r3, [sp, #16]
 800f112:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f116:	4826      	ldr	r0, [pc, #152]	; (800f1b0 <_svfiprintf_r+0x1f0>)
 800f118:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f11c:	2206      	movs	r2, #6
 800f11e:	f7f1 f857 	bl	80001d0 <memchr>
 800f122:	2800      	cmp	r0, #0
 800f124:	d038      	beq.n	800f198 <_svfiprintf_r+0x1d8>
 800f126:	4b23      	ldr	r3, [pc, #140]	; (800f1b4 <_svfiprintf_r+0x1f4>)
 800f128:	bb1b      	cbnz	r3, 800f172 <_svfiprintf_r+0x1b2>
 800f12a:	9b03      	ldr	r3, [sp, #12]
 800f12c:	3307      	adds	r3, #7
 800f12e:	f023 0307 	bic.w	r3, r3, #7
 800f132:	3308      	adds	r3, #8
 800f134:	9303      	str	r3, [sp, #12]
 800f136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f138:	4433      	add	r3, r6
 800f13a:	9309      	str	r3, [sp, #36]	; 0x24
 800f13c:	e767      	b.n	800f00e <_svfiprintf_r+0x4e>
 800f13e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f142:	460c      	mov	r4, r1
 800f144:	2001      	movs	r0, #1
 800f146:	e7a5      	b.n	800f094 <_svfiprintf_r+0xd4>
 800f148:	2300      	movs	r3, #0
 800f14a:	3401      	adds	r4, #1
 800f14c:	9305      	str	r3, [sp, #20]
 800f14e:	4619      	mov	r1, r3
 800f150:	f04f 0c0a 	mov.w	ip, #10
 800f154:	4620      	mov	r0, r4
 800f156:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f15a:	3a30      	subs	r2, #48	; 0x30
 800f15c:	2a09      	cmp	r2, #9
 800f15e:	d903      	bls.n	800f168 <_svfiprintf_r+0x1a8>
 800f160:	2b00      	cmp	r3, #0
 800f162:	d0c5      	beq.n	800f0f0 <_svfiprintf_r+0x130>
 800f164:	9105      	str	r1, [sp, #20]
 800f166:	e7c3      	b.n	800f0f0 <_svfiprintf_r+0x130>
 800f168:	fb0c 2101 	mla	r1, ip, r1, r2
 800f16c:	4604      	mov	r4, r0
 800f16e:	2301      	movs	r3, #1
 800f170:	e7f0      	b.n	800f154 <_svfiprintf_r+0x194>
 800f172:	ab03      	add	r3, sp, #12
 800f174:	9300      	str	r3, [sp, #0]
 800f176:	462a      	mov	r2, r5
 800f178:	4b0f      	ldr	r3, [pc, #60]	; (800f1b8 <_svfiprintf_r+0x1f8>)
 800f17a:	a904      	add	r1, sp, #16
 800f17c:	4638      	mov	r0, r7
 800f17e:	f3af 8000 	nop.w
 800f182:	1c42      	adds	r2, r0, #1
 800f184:	4606      	mov	r6, r0
 800f186:	d1d6      	bne.n	800f136 <_svfiprintf_r+0x176>
 800f188:	89ab      	ldrh	r3, [r5, #12]
 800f18a:	065b      	lsls	r3, r3, #25
 800f18c:	f53f af2c 	bmi.w	800efe8 <_svfiprintf_r+0x28>
 800f190:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f192:	b01d      	add	sp, #116	; 0x74
 800f194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f198:	ab03      	add	r3, sp, #12
 800f19a:	9300      	str	r3, [sp, #0]
 800f19c:	462a      	mov	r2, r5
 800f19e:	4b06      	ldr	r3, [pc, #24]	; (800f1b8 <_svfiprintf_r+0x1f8>)
 800f1a0:	a904      	add	r1, sp, #16
 800f1a2:	4638      	mov	r0, r7
 800f1a4:	f000 f87a 	bl	800f29c <_printf_i>
 800f1a8:	e7eb      	b.n	800f182 <_svfiprintf_r+0x1c2>
 800f1aa:	bf00      	nop
 800f1ac:	0800fa98 	.word	0x0800fa98
 800f1b0:	0800faa2 	.word	0x0800faa2
 800f1b4:	00000000 	.word	0x00000000
 800f1b8:	0800ef09 	.word	0x0800ef09
 800f1bc:	0800fa9e 	.word	0x0800fa9e

0800f1c0 <_printf_common>:
 800f1c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1c4:	4616      	mov	r6, r2
 800f1c6:	4699      	mov	r9, r3
 800f1c8:	688a      	ldr	r2, [r1, #8]
 800f1ca:	690b      	ldr	r3, [r1, #16]
 800f1cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f1d0:	4293      	cmp	r3, r2
 800f1d2:	bfb8      	it	lt
 800f1d4:	4613      	movlt	r3, r2
 800f1d6:	6033      	str	r3, [r6, #0]
 800f1d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f1dc:	4607      	mov	r7, r0
 800f1de:	460c      	mov	r4, r1
 800f1e0:	b10a      	cbz	r2, 800f1e6 <_printf_common+0x26>
 800f1e2:	3301      	adds	r3, #1
 800f1e4:	6033      	str	r3, [r6, #0]
 800f1e6:	6823      	ldr	r3, [r4, #0]
 800f1e8:	0699      	lsls	r1, r3, #26
 800f1ea:	bf42      	ittt	mi
 800f1ec:	6833      	ldrmi	r3, [r6, #0]
 800f1ee:	3302      	addmi	r3, #2
 800f1f0:	6033      	strmi	r3, [r6, #0]
 800f1f2:	6825      	ldr	r5, [r4, #0]
 800f1f4:	f015 0506 	ands.w	r5, r5, #6
 800f1f8:	d106      	bne.n	800f208 <_printf_common+0x48>
 800f1fa:	f104 0a19 	add.w	sl, r4, #25
 800f1fe:	68e3      	ldr	r3, [r4, #12]
 800f200:	6832      	ldr	r2, [r6, #0]
 800f202:	1a9b      	subs	r3, r3, r2
 800f204:	42ab      	cmp	r3, r5
 800f206:	dc26      	bgt.n	800f256 <_printf_common+0x96>
 800f208:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f20c:	1e13      	subs	r3, r2, #0
 800f20e:	6822      	ldr	r2, [r4, #0]
 800f210:	bf18      	it	ne
 800f212:	2301      	movne	r3, #1
 800f214:	0692      	lsls	r2, r2, #26
 800f216:	d42b      	bmi.n	800f270 <_printf_common+0xb0>
 800f218:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f21c:	4649      	mov	r1, r9
 800f21e:	4638      	mov	r0, r7
 800f220:	47c0      	blx	r8
 800f222:	3001      	adds	r0, #1
 800f224:	d01e      	beq.n	800f264 <_printf_common+0xa4>
 800f226:	6823      	ldr	r3, [r4, #0]
 800f228:	68e5      	ldr	r5, [r4, #12]
 800f22a:	6832      	ldr	r2, [r6, #0]
 800f22c:	f003 0306 	and.w	r3, r3, #6
 800f230:	2b04      	cmp	r3, #4
 800f232:	bf08      	it	eq
 800f234:	1aad      	subeq	r5, r5, r2
 800f236:	68a3      	ldr	r3, [r4, #8]
 800f238:	6922      	ldr	r2, [r4, #16]
 800f23a:	bf0c      	ite	eq
 800f23c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f240:	2500      	movne	r5, #0
 800f242:	4293      	cmp	r3, r2
 800f244:	bfc4      	itt	gt
 800f246:	1a9b      	subgt	r3, r3, r2
 800f248:	18ed      	addgt	r5, r5, r3
 800f24a:	2600      	movs	r6, #0
 800f24c:	341a      	adds	r4, #26
 800f24e:	42b5      	cmp	r5, r6
 800f250:	d11a      	bne.n	800f288 <_printf_common+0xc8>
 800f252:	2000      	movs	r0, #0
 800f254:	e008      	b.n	800f268 <_printf_common+0xa8>
 800f256:	2301      	movs	r3, #1
 800f258:	4652      	mov	r2, sl
 800f25a:	4649      	mov	r1, r9
 800f25c:	4638      	mov	r0, r7
 800f25e:	47c0      	blx	r8
 800f260:	3001      	adds	r0, #1
 800f262:	d103      	bne.n	800f26c <_printf_common+0xac>
 800f264:	f04f 30ff 	mov.w	r0, #4294967295
 800f268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f26c:	3501      	adds	r5, #1
 800f26e:	e7c6      	b.n	800f1fe <_printf_common+0x3e>
 800f270:	18e1      	adds	r1, r4, r3
 800f272:	1c5a      	adds	r2, r3, #1
 800f274:	2030      	movs	r0, #48	; 0x30
 800f276:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f27a:	4422      	add	r2, r4
 800f27c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f280:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f284:	3302      	adds	r3, #2
 800f286:	e7c7      	b.n	800f218 <_printf_common+0x58>
 800f288:	2301      	movs	r3, #1
 800f28a:	4622      	mov	r2, r4
 800f28c:	4649      	mov	r1, r9
 800f28e:	4638      	mov	r0, r7
 800f290:	47c0      	blx	r8
 800f292:	3001      	adds	r0, #1
 800f294:	d0e6      	beq.n	800f264 <_printf_common+0xa4>
 800f296:	3601      	adds	r6, #1
 800f298:	e7d9      	b.n	800f24e <_printf_common+0x8e>
	...

0800f29c <_printf_i>:
 800f29c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f2a0:	7e0f      	ldrb	r7, [r1, #24]
 800f2a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f2a4:	2f78      	cmp	r7, #120	; 0x78
 800f2a6:	4691      	mov	r9, r2
 800f2a8:	4680      	mov	r8, r0
 800f2aa:	460c      	mov	r4, r1
 800f2ac:	469a      	mov	sl, r3
 800f2ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f2b2:	d807      	bhi.n	800f2c4 <_printf_i+0x28>
 800f2b4:	2f62      	cmp	r7, #98	; 0x62
 800f2b6:	d80a      	bhi.n	800f2ce <_printf_i+0x32>
 800f2b8:	2f00      	cmp	r7, #0
 800f2ba:	f000 80d8 	beq.w	800f46e <_printf_i+0x1d2>
 800f2be:	2f58      	cmp	r7, #88	; 0x58
 800f2c0:	f000 80a3 	beq.w	800f40a <_printf_i+0x16e>
 800f2c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f2c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f2cc:	e03a      	b.n	800f344 <_printf_i+0xa8>
 800f2ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f2d2:	2b15      	cmp	r3, #21
 800f2d4:	d8f6      	bhi.n	800f2c4 <_printf_i+0x28>
 800f2d6:	a101      	add	r1, pc, #4	; (adr r1, 800f2dc <_printf_i+0x40>)
 800f2d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f2dc:	0800f335 	.word	0x0800f335
 800f2e0:	0800f349 	.word	0x0800f349
 800f2e4:	0800f2c5 	.word	0x0800f2c5
 800f2e8:	0800f2c5 	.word	0x0800f2c5
 800f2ec:	0800f2c5 	.word	0x0800f2c5
 800f2f0:	0800f2c5 	.word	0x0800f2c5
 800f2f4:	0800f349 	.word	0x0800f349
 800f2f8:	0800f2c5 	.word	0x0800f2c5
 800f2fc:	0800f2c5 	.word	0x0800f2c5
 800f300:	0800f2c5 	.word	0x0800f2c5
 800f304:	0800f2c5 	.word	0x0800f2c5
 800f308:	0800f455 	.word	0x0800f455
 800f30c:	0800f379 	.word	0x0800f379
 800f310:	0800f437 	.word	0x0800f437
 800f314:	0800f2c5 	.word	0x0800f2c5
 800f318:	0800f2c5 	.word	0x0800f2c5
 800f31c:	0800f477 	.word	0x0800f477
 800f320:	0800f2c5 	.word	0x0800f2c5
 800f324:	0800f379 	.word	0x0800f379
 800f328:	0800f2c5 	.word	0x0800f2c5
 800f32c:	0800f2c5 	.word	0x0800f2c5
 800f330:	0800f43f 	.word	0x0800f43f
 800f334:	682b      	ldr	r3, [r5, #0]
 800f336:	1d1a      	adds	r2, r3, #4
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	602a      	str	r2, [r5, #0]
 800f33c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f340:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f344:	2301      	movs	r3, #1
 800f346:	e0a3      	b.n	800f490 <_printf_i+0x1f4>
 800f348:	6820      	ldr	r0, [r4, #0]
 800f34a:	6829      	ldr	r1, [r5, #0]
 800f34c:	0606      	lsls	r6, r0, #24
 800f34e:	f101 0304 	add.w	r3, r1, #4
 800f352:	d50a      	bpl.n	800f36a <_printf_i+0xce>
 800f354:	680e      	ldr	r6, [r1, #0]
 800f356:	602b      	str	r3, [r5, #0]
 800f358:	2e00      	cmp	r6, #0
 800f35a:	da03      	bge.n	800f364 <_printf_i+0xc8>
 800f35c:	232d      	movs	r3, #45	; 0x2d
 800f35e:	4276      	negs	r6, r6
 800f360:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f364:	485e      	ldr	r0, [pc, #376]	; (800f4e0 <_printf_i+0x244>)
 800f366:	230a      	movs	r3, #10
 800f368:	e019      	b.n	800f39e <_printf_i+0x102>
 800f36a:	680e      	ldr	r6, [r1, #0]
 800f36c:	602b      	str	r3, [r5, #0]
 800f36e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f372:	bf18      	it	ne
 800f374:	b236      	sxthne	r6, r6
 800f376:	e7ef      	b.n	800f358 <_printf_i+0xbc>
 800f378:	682b      	ldr	r3, [r5, #0]
 800f37a:	6820      	ldr	r0, [r4, #0]
 800f37c:	1d19      	adds	r1, r3, #4
 800f37e:	6029      	str	r1, [r5, #0]
 800f380:	0601      	lsls	r1, r0, #24
 800f382:	d501      	bpl.n	800f388 <_printf_i+0xec>
 800f384:	681e      	ldr	r6, [r3, #0]
 800f386:	e002      	b.n	800f38e <_printf_i+0xf2>
 800f388:	0646      	lsls	r6, r0, #25
 800f38a:	d5fb      	bpl.n	800f384 <_printf_i+0xe8>
 800f38c:	881e      	ldrh	r6, [r3, #0]
 800f38e:	4854      	ldr	r0, [pc, #336]	; (800f4e0 <_printf_i+0x244>)
 800f390:	2f6f      	cmp	r7, #111	; 0x6f
 800f392:	bf0c      	ite	eq
 800f394:	2308      	moveq	r3, #8
 800f396:	230a      	movne	r3, #10
 800f398:	2100      	movs	r1, #0
 800f39a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f39e:	6865      	ldr	r5, [r4, #4]
 800f3a0:	60a5      	str	r5, [r4, #8]
 800f3a2:	2d00      	cmp	r5, #0
 800f3a4:	bfa2      	ittt	ge
 800f3a6:	6821      	ldrge	r1, [r4, #0]
 800f3a8:	f021 0104 	bicge.w	r1, r1, #4
 800f3ac:	6021      	strge	r1, [r4, #0]
 800f3ae:	b90e      	cbnz	r6, 800f3b4 <_printf_i+0x118>
 800f3b0:	2d00      	cmp	r5, #0
 800f3b2:	d04d      	beq.n	800f450 <_printf_i+0x1b4>
 800f3b4:	4615      	mov	r5, r2
 800f3b6:	fbb6 f1f3 	udiv	r1, r6, r3
 800f3ba:	fb03 6711 	mls	r7, r3, r1, r6
 800f3be:	5dc7      	ldrb	r7, [r0, r7]
 800f3c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f3c4:	4637      	mov	r7, r6
 800f3c6:	42bb      	cmp	r3, r7
 800f3c8:	460e      	mov	r6, r1
 800f3ca:	d9f4      	bls.n	800f3b6 <_printf_i+0x11a>
 800f3cc:	2b08      	cmp	r3, #8
 800f3ce:	d10b      	bne.n	800f3e8 <_printf_i+0x14c>
 800f3d0:	6823      	ldr	r3, [r4, #0]
 800f3d2:	07de      	lsls	r6, r3, #31
 800f3d4:	d508      	bpl.n	800f3e8 <_printf_i+0x14c>
 800f3d6:	6923      	ldr	r3, [r4, #16]
 800f3d8:	6861      	ldr	r1, [r4, #4]
 800f3da:	4299      	cmp	r1, r3
 800f3dc:	bfde      	ittt	le
 800f3de:	2330      	movle	r3, #48	; 0x30
 800f3e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f3e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f3e8:	1b52      	subs	r2, r2, r5
 800f3ea:	6122      	str	r2, [r4, #16]
 800f3ec:	f8cd a000 	str.w	sl, [sp]
 800f3f0:	464b      	mov	r3, r9
 800f3f2:	aa03      	add	r2, sp, #12
 800f3f4:	4621      	mov	r1, r4
 800f3f6:	4640      	mov	r0, r8
 800f3f8:	f7ff fee2 	bl	800f1c0 <_printf_common>
 800f3fc:	3001      	adds	r0, #1
 800f3fe:	d14c      	bne.n	800f49a <_printf_i+0x1fe>
 800f400:	f04f 30ff 	mov.w	r0, #4294967295
 800f404:	b004      	add	sp, #16
 800f406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f40a:	4835      	ldr	r0, [pc, #212]	; (800f4e0 <_printf_i+0x244>)
 800f40c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f410:	6829      	ldr	r1, [r5, #0]
 800f412:	6823      	ldr	r3, [r4, #0]
 800f414:	f851 6b04 	ldr.w	r6, [r1], #4
 800f418:	6029      	str	r1, [r5, #0]
 800f41a:	061d      	lsls	r5, r3, #24
 800f41c:	d514      	bpl.n	800f448 <_printf_i+0x1ac>
 800f41e:	07df      	lsls	r7, r3, #31
 800f420:	bf44      	itt	mi
 800f422:	f043 0320 	orrmi.w	r3, r3, #32
 800f426:	6023      	strmi	r3, [r4, #0]
 800f428:	b91e      	cbnz	r6, 800f432 <_printf_i+0x196>
 800f42a:	6823      	ldr	r3, [r4, #0]
 800f42c:	f023 0320 	bic.w	r3, r3, #32
 800f430:	6023      	str	r3, [r4, #0]
 800f432:	2310      	movs	r3, #16
 800f434:	e7b0      	b.n	800f398 <_printf_i+0xfc>
 800f436:	6823      	ldr	r3, [r4, #0]
 800f438:	f043 0320 	orr.w	r3, r3, #32
 800f43c:	6023      	str	r3, [r4, #0]
 800f43e:	2378      	movs	r3, #120	; 0x78
 800f440:	4828      	ldr	r0, [pc, #160]	; (800f4e4 <_printf_i+0x248>)
 800f442:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f446:	e7e3      	b.n	800f410 <_printf_i+0x174>
 800f448:	0659      	lsls	r1, r3, #25
 800f44a:	bf48      	it	mi
 800f44c:	b2b6      	uxthmi	r6, r6
 800f44e:	e7e6      	b.n	800f41e <_printf_i+0x182>
 800f450:	4615      	mov	r5, r2
 800f452:	e7bb      	b.n	800f3cc <_printf_i+0x130>
 800f454:	682b      	ldr	r3, [r5, #0]
 800f456:	6826      	ldr	r6, [r4, #0]
 800f458:	6961      	ldr	r1, [r4, #20]
 800f45a:	1d18      	adds	r0, r3, #4
 800f45c:	6028      	str	r0, [r5, #0]
 800f45e:	0635      	lsls	r5, r6, #24
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	d501      	bpl.n	800f468 <_printf_i+0x1cc>
 800f464:	6019      	str	r1, [r3, #0]
 800f466:	e002      	b.n	800f46e <_printf_i+0x1d2>
 800f468:	0670      	lsls	r0, r6, #25
 800f46a:	d5fb      	bpl.n	800f464 <_printf_i+0x1c8>
 800f46c:	8019      	strh	r1, [r3, #0]
 800f46e:	2300      	movs	r3, #0
 800f470:	6123      	str	r3, [r4, #16]
 800f472:	4615      	mov	r5, r2
 800f474:	e7ba      	b.n	800f3ec <_printf_i+0x150>
 800f476:	682b      	ldr	r3, [r5, #0]
 800f478:	1d1a      	adds	r2, r3, #4
 800f47a:	602a      	str	r2, [r5, #0]
 800f47c:	681d      	ldr	r5, [r3, #0]
 800f47e:	6862      	ldr	r2, [r4, #4]
 800f480:	2100      	movs	r1, #0
 800f482:	4628      	mov	r0, r5
 800f484:	f7f0 fea4 	bl	80001d0 <memchr>
 800f488:	b108      	cbz	r0, 800f48e <_printf_i+0x1f2>
 800f48a:	1b40      	subs	r0, r0, r5
 800f48c:	6060      	str	r0, [r4, #4]
 800f48e:	6863      	ldr	r3, [r4, #4]
 800f490:	6123      	str	r3, [r4, #16]
 800f492:	2300      	movs	r3, #0
 800f494:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f498:	e7a8      	b.n	800f3ec <_printf_i+0x150>
 800f49a:	6923      	ldr	r3, [r4, #16]
 800f49c:	462a      	mov	r2, r5
 800f49e:	4649      	mov	r1, r9
 800f4a0:	4640      	mov	r0, r8
 800f4a2:	47d0      	blx	sl
 800f4a4:	3001      	adds	r0, #1
 800f4a6:	d0ab      	beq.n	800f400 <_printf_i+0x164>
 800f4a8:	6823      	ldr	r3, [r4, #0]
 800f4aa:	079b      	lsls	r3, r3, #30
 800f4ac:	d413      	bmi.n	800f4d6 <_printf_i+0x23a>
 800f4ae:	68e0      	ldr	r0, [r4, #12]
 800f4b0:	9b03      	ldr	r3, [sp, #12]
 800f4b2:	4298      	cmp	r0, r3
 800f4b4:	bfb8      	it	lt
 800f4b6:	4618      	movlt	r0, r3
 800f4b8:	e7a4      	b.n	800f404 <_printf_i+0x168>
 800f4ba:	2301      	movs	r3, #1
 800f4bc:	4632      	mov	r2, r6
 800f4be:	4649      	mov	r1, r9
 800f4c0:	4640      	mov	r0, r8
 800f4c2:	47d0      	blx	sl
 800f4c4:	3001      	adds	r0, #1
 800f4c6:	d09b      	beq.n	800f400 <_printf_i+0x164>
 800f4c8:	3501      	adds	r5, #1
 800f4ca:	68e3      	ldr	r3, [r4, #12]
 800f4cc:	9903      	ldr	r1, [sp, #12]
 800f4ce:	1a5b      	subs	r3, r3, r1
 800f4d0:	42ab      	cmp	r3, r5
 800f4d2:	dcf2      	bgt.n	800f4ba <_printf_i+0x21e>
 800f4d4:	e7eb      	b.n	800f4ae <_printf_i+0x212>
 800f4d6:	2500      	movs	r5, #0
 800f4d8:	f104 0619 	add.w	r6, r4, #25
 800f4dc:	e7f5      	b.n	800f4ca <_printf_i+0x22e>
 800f4de:	bf00      	nop
 800f4e0:	0800faa9 	.word	0x0800faa9
 800f4e4:	0800faba 	.word	0x0800faba

0800f4e8 <memmove>:
 800f4e8:	4288      	cmp	r0, r1
 800f4ea:	b510      	push	{r4, lr}
 800f4ec:	eb01 0402 	add.w	r4, r1, r2
 800f4f0:	d902      	bls.n	800f4f8 <memmove+0x10>
 800f4f2:	4284      	cmp	r4, r0
 800f4f4:	4623      	mov	r3, r4
 800f4f6:	d807      	bhi.n	800f508 <memmove+0x20>
 800f4f8:	1e43      	subs	r3, r0, #1
 800f4fa:	42a1      	cmp	r1, r4
 800f4fc:	d008      	beq.n	800f510 <memmove+0x28>
 800f4fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f502:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f506:	e7f8      	b.n	800f4fa <memmove+0x12>
 800f508:	4402      	add	r2, r0
 800f50a:	4601      	mov	r1, r0
 800f50c:	428a      	cmp	r2, r1
 800f50e:	d100      	bne.n	800f512 <memmove+0x2a>
 800f510:	bd10      	pop	{r4, pc}
 800f512:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f516:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f51a:	e7f7      	b.n	800f50c <memmove+0x24>

0800f51c <_realloc_r>:
 800f51c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f520:	4680      	mov	r8, r0
 800f522:	4614      	mov	r4, r2
 800f524:	460e      	mov	r6, r1
 800f526:	b921      	cbnz	r1, 800f532 <_realloc_r+0x16>
 800f528:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f52c:	4611      	mov	r1, r2
 800f52e:	f7ff bc39 	b.w	800eda4 <_malloc_r>
 800f532:	b92a      	cbnz	r2, 800f540 <_realloc_r+0x24>
 800f534:	f7ff fbca 	bl	800eccc <_free_r>
 800f538:	4625      	mov	r5, r4
 800f53a:	4628      	mov	r0, r5
 800f53c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f540:	f000 f81b 	bl	800f57a <_malloc_usable_size_r>
 800f544:	4284      	cmp	r4, r0
 800f546:	4607      	mov	r7, r0
 800f548:	d802      	bhi.n	800f550 <_realloc_r+0x34>
 800f54a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f54e:	d812      	bhi.n	800f576 <_realloc_r+0x5a>
 800f550:	4621      	mov	r1, r4
 800f552:	4640      	mov	r0, r8
 800f554:	f7ff fc26 	bl	800eda4 <_malloc_r>
 800f558:	4605      	mov	r5, r0
 800f55a:	2800      	cmp	r0, #0
 800f55c:	d0ed      	beq.n	800f53a <_realloc_r+0x1e>
 800f55e:	42bc      	cmp	r4, r7
 800f560:	4622      	mov	r2, r4
 800f562:	4631      	mov	r1, r6
 800f564:	bf28      	it	cs
 800f566:	463a      	movcs	r2, r7
 800f568:	f7ff fb9a 	bl	800eca0 <memcpy>
 800f56c:	4631      	mov	r1, r6
 800f56e:	4640      	mov	r0, r8
 800f570:	f7ff fbac 	bl	800eccc <_free_r>
 800f574:	e7e1      	b.n	800f53a <_realloc_r+0x1e>
 800f576:	4635      	mov	r5, r6
 800f578:	e7df      	b.n	800f53a <_realloc_r+0x1e>

0800f57a <_malloc_usable_size_r>:
 800f57a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f57e:	1f18      	subs	r0, r3, #4
 800f580:	2b00      	cmp	r3, #0
 800f582:	bfbc      	itt	lt
 800f584:	580b      	ldrlt	r3, [r1, r0]
 800f586:	18c0      	addlt	r0, r0, r3
 800f588:	4770      	bx	lr
	...

0800f58c <_init>:
 800f58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f58e:	bf00      	nop
 800f590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f592:	bc08      	pop	{r3}
 800f594:	469e      	mov	lr, r3
 800f596:	4770      	bx	lr

0800f598 <_fini>:
 800f598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f59a:	bf00      	nop
 800f59c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f59e:	bc08      	pop	{r3}
 800f5a0:	469e      	mov	lr, r3
 800f5a2:	4770      	bx	lr
