<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
should_fail_because: 
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>
defines: 
time_elapsed: 1.256s
ram usage: 39072 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpzj2fqe4c/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:1</a>: No timescale set for &#34;I&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:8</a>: No timescale set for &#34;M&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:11</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:1</a>: Compile interface &#34;work@I&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:8</a>: Compile module &#34;work@M&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:11</a>: Compile module &#34;work@top&#34;.

[ERR:CP0311] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:5</a>: Undefined net used in modport: &#34;P&#34;.

[ERR:CP0311] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:5</a>: Undefined net used in modport: &#34;Q&#34;.

[ERR:CP0311] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:6</a>: Undefined net used in modport: &#34;P&#34;.

[ERR:CP0311] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:6</a>: Undefined net used in modport: &#34;Q&#34;.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:8</a>: Port &#34;i&#34; definition missing its direction (input, output, inout).

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv:11</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpzj2fqe4c/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_M
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpzj2fqe4c/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpzj2fqe4c/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallInterfaces:
 \_interface: work@I, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:1, parent:work@top
   |vpiDefName:work@I
   |vpiFullName:work@I
   |vpiModport:
   \_modport: (A)
     |vpiName:A
     |vpiIODecl:
     \_io_decl: (P)
       |vpiName:P
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (Q)
       |vpiName:Q
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (R)
       |vpiName:R
       |vpiDirection:1
     |vpiInterface:
     \_interface: work@I, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:1, parent:work@top
   |vpiModport:
   \_modport: (B)
     |vpiName:B
     |vpiIODecl:
     \_io_decl: (P)
       |vpiName:P
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (Q)
       |vpiName:Q
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (R)
       |vpiName:R
       |vpiDirection:1
     |vpiInterface:
     \_interface: work@I, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:1, parent:work@top
   |vpiNet:
   \_logic_net: (r), line:2
     |vpiName:r
     |vpiFullName:work@I.r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (x), line:3
     |vpiName:x
     |vpiFullName:work@I.x
   |vpiNet:
   \_logic_net: (R), line:4
     |vpiName:R
     |vpiFullName:work@I.R
 |uhdmallModules:
 \_module: work@M, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:8, parent:work@top
   |vpiDefName:work@M
   |vpiFullName:work@M
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_assignment: , line:9
       |vpiBlocking:1
       |vpiLhs:
       \_ref_obj: (i.P), line:9
         |vpiName:i.P
         |vpiFullName:work@M.i.P
       |vpiRhs:
       \_ref_obj: (i.Q), line:9
         |vpiName:i.Q
         |vpiFullName:work@M.i.Q
   |vpiPort:
   \_port: (i), line:8
     |vpiName:i
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i), line:8
         |vpiName:i
         |vpiFullName:work@M.i
   |vpiNet:
   \_logic_net: (i), line:8
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:11, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_delay_control: , line:15
       |#1
       |vpiStmt:
       \_sys_func_call: ($display), line:15
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:15
           |vpiConstType:6
           |vpiDecompile:&#34;%b&#34;
           |vpiSize:4
           |STRING:&#34;%b&#34;
         |vpiArgument:
         \_ref_obj: (i1.r), line:15
           |vpiName:i1.r
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:11
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiInterface:
   \_interface: work@I (i1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:12, parent:work@top
     |vpiDefName:work@I
     |vpiName:i1
     |vpiFullName:work@top.i1
     |vpiModport:
     \_modport: (A), parent:i1
       |vpiName:A
       |vpiIODecl:
       \_io_decl: (P), parent:A
         |vpiName:P
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (Q), parent:A
         |vpiName:Q
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (R), parent:A
         |vpiName:R
         |vpiDirection:1
       |vpiInterface:
       \_interface: work@I (i1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:12, parent:work@top
     |vpiModport:
     \_modport: (B), parent:i1
       |vpiName:B
       |vpiIODecl:
       \_io_decl: (P), parent:B
         |vpiName:P
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (Q), parent:B
         |vpiName:Q
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (R), parent:B
         |vpiName:R
         |vpiDirection:1
       |vpiInterface:
       \_interface: work@I (i1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:12, parent:work@top
     |vpiNet:
     \_logic_net: (r), line:2, parent:i1
       |vpiName:r
       |vpiFullName:work@top.i1.r
       |vpiNetType:36
       |vpiRange:
       \_range: , line:2
         |vpiLeftRange:
         \_constant: , line:2
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:2
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (x), line:3, parent:i1
       |vpiName:x
       |vpiFullName:work@top.i1.x
     |vpiNet:
     \_logic_net: (R), line:4, parent:i1
       |vpiName:R
       |vpiFullName:work@top.i1.R
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:11
   |vpiModule:
   \_module: work@M (u1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:13, parent:work@top
     |vpiDefName:work@M
     |vpiName:u1
     |vpiFullName:work@top.u1
     |vpiPort:
     \_port: (i), line:8, parent:u1
       |vpiName:i
       |vpiDirection:5
       |vpiHighConn:
       \_unsupported_expr: , line:13
         |STRING:M u1 (i1.A);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (i), line:8, parent:u1
           |vpiName:i
           |vpiFullName:work@top.u1.i
     |vpiNet:
     \_logic_net: (i), line:8, parent:u1
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:11
   |vpiModule:
   \_module: work@M (u2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:14, parent:work@top
     |vpiDefName:work@M
     |vpiName:u2
     |vpiFullName:work@top.u2
     |vpiPort:
     \_port: (i), line:8, parent:u2
       |vpiName:i
       |vpiDirection:5
       |vpiHighConn:
       \_unsupported_expr: , line:14
         |STRING:M u2 (i1.B);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (i), line:8, parent:u2
           |vpiName:i
           |vpiFullName:work@top.u2.i
     |vpiNet:
     \_logic_net: (i), line:8, parent:u2
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p758.sv</a>, line:11
Object: \work_top of type 3000
Object: \work_I of type 601
Object: \r of type 36
Object: \x of type 36
Object: \R of type 36
Object: \A of type 606
Object: \P of type 28
Object: \Q of type 28
Object: \R of type 28
Object: \B of type 606
Object: \P of type 28
Object: \Q of type 28
Object: \R of type 28
Object: \work_top of type 32
Object: \i1 of type 601
Object: \u1 of type 32
Object: \i of type 44
Object: \i of type 36
Object: \u2 of type 32
Object: \i of type 36
Object: \work_M of type 32
Object:  of type 24
Object:  of type 3
Object: \i.P of type 608
Object: \i.Q of type 608
Object: \i of type 36
Object: \work_top of type 32
Object:  of type 24
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>