// Seed: 2470843484
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output uwire id_2,
    input wor id_3
);
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  logic [-1 : -1  ==  1] id_18;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1#(.id_16('b0)),
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wand id_5,
    output supply1 id_6,
    input uwire id_7,
    input supply1 id_8,
    output wand id_9,
    output uwire id_10,
    output wor id_11,
    output uwire id_12,
    input wire id_13,
    output wand id_14
);
  module_0 modCall_1 (
      id_5,
      id_10,
      id_14,
      id_5
  );
  wire id_17;
  ;
endmodule
