verilog xil_defaultlib -i "../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dmaSystem.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
