INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ex5_CPU/ALU/CPU_1/CPU_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'alu_out' is not allowed [D:/Ex5_CPU/ALU/CPU_1/CPU_1.srcs/sources_1/new/ALU.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ex5_CPU/ALU/CPU_1/CPU_1.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/Ex5_CPU/ALU/CPU_1/CPU_1.srcs/sim_1/new/ALU_tb.v:41]
