TITLE           XOR Gate: 3 inputs
PATTERN         vmh
REVISION        5.0.0
AUTHOR          Patrick Phung 
COMPANY         Xilinx EPLD
DATE            7/23/93

CHIP            XOR3  COMPONENT
 
;Inputs
i0 i1 i2

;Outputs
o

EQUATIONS 

o = i0*/i1*/i2 + /i0*i1*/i2 + /i0*/i1*i2 + i0*i1*i2
