// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module snax_dream_streamer_CsrManager(	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
  input         clock,	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
                reset,	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
  output        io_csr_config_in_req_ready,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
  input         io_csr_config_in_req_valid,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
  input  [31:0] io_csr_config_in_req_bits_data,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
                io_csr_config_in_req_bits_addr,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
  input         io_csr_config_in_req_bits_write,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
                io_csr_config_in_rsp_ready,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
  output        io_csr_config_in_rsp_valid,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
  output [31:0] io_csr_config_in_rsp_bits_data,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
  input         io_csr_config_out_ready,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
  output        io_csr_config_out_valid,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
  output [31:0] io_csr_config_out_bits_0,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
                io_csr_config_out_bits_1,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
                io_csr_config_out_bits_2,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
                io_csr_config_out_bits_3,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
                io_csr_config_out_bits_4,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
                io_csr_config_out_bits_5,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
                io_csr_config_out_bits_6,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
  input  [31:0] io_read_only_csr_0,	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
                io_read_only_csr_1	// src/main/scala/snax/csr_manager/CsrManager.scala:66:19
);

  wire             io_csr_config_in_req_ready_0;	// src/main/scala/snax/csr_manager/CsrManager.scala:151:23, :152:32, :153:25
  reg  [31:0]      csr_0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
  reg  [31:0]      csr_1;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
  reg  [31:0]      csr_2;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
  reg  [31:0]      csr_3;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
  reg  [31:0]      csr_4;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
  reg  [31:0]      csr_5;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
  reg  [31:0]      csr_6;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
  reg  [31:0]      csr_7;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
  wire             _write_csr_T =
    io_csr_config_in_req_ready_0 & io_csr_config_in_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/csr_manager/CsrManager.scala:151:23, :152:32, :153:25
  wire             read_csr = _write_csr_T & ~io_csr_config_in_req_bits_write;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/csr_manager/CsrManager.scala:75:{44,47}
  wire             write_csr = _write_csr_T & io_csr_config_in_req_bits_write;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/csr_manager/CsrManager.scala:76:45
  wire             _check_acc_status_T =
    io_csr_config_in_req_valid & io_csr_config_in_req_bits_write;	// src/main/scala/snax/csr_manager/CsrManager.scala:78:32
  wire             _io_csr_config_out_valid_T = io_csr_config_in_req_bits_addr == 32'h7;	// src/main/scala/snax/csr_manager/CsrManager.scala:79:39
  wire             _io_csr_config_out_valid_T_2 = io_csr_config_in_req_bits_data == 32'h1;	// src/main/scala/snax/csr_manager/CsrManager.scala:79:102
  wire             _GEN = io_csr_config_in_req_bits_addr < 32'h8;	// src/main/scala/snax/csr_manager/CsrManager.scala:89:42
  `ifndef SYNTHESIS	// src/main/scala/snax/csr_manager/CsrManager.scala:88:15
    always @(posedge clock) begin	// src/main/scala/snax/csr_manager/CsrManager.scala:88:15
      if (io_csr_config_in_req_valid & io_csr_config_in_req_bits_write & ~reset
          & ~_GEN) begin	// src/main/scala/snax/csr_manager/CsrManager.scala:88:15, :89:42
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/csr_manager/CsrManager.scala:88:15
          $error("Assertion failed: csr write address overflow!\n    at CsrManager.scala:88 assert(\n");	// src/main/scala/snax/csr_manager/CsrManager.scala:88:15
        if (`STOP_COND_)	// src/main/scala/snax/csr_manager/CsrManager.scala:88:15
          $fatal;	// src/main/scala/snax/csr_manager/CsrManager.scala:88:15
      end
      if (io_csr_config_in_req_valid & ~io_csr_config_in_req_bits_write & ~reset
          & io_csr_config_in_req_bits_addr > 32'h9) begin	// src/main/scala/snax/csr_manager/CsrManager.scala:75:47, :88:15, :97:15, :98:42
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/csr_manager/CsrManager.scala:97:15
          $error("Assertion failed: csr read address overflow!\n    at CsrManager.scala:97 assert(\n");	// src/main/scala/snax/csr_manager/CsrManager.scala:97:15
        if (`STOP_COND_)	// src/main/scala/snax/csr_manager/CsrManager.scala:97:15
          $fatal;	// src/main/scala/snax/csr_manager/CsrManager.scala:97:15
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg              read_csr_busy;	// src/main/scala/snax/csr_manager/CsrManager.scala:116:30
  reg  [31:0]      read_csr_buffer;	// src/main/scala/snax/csr_manager/CsrManager.scala:120:32
  wire [7:0][31:0] _GEN_0 =
    {{csr_7}, {csr_6}, {csr_5}, {csr_4}, {csr_3}, {csr_2}, {csr_1}, {csr_0}};	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20, :125:38
  wire [31:0]      _GEN_1 =
    _GEN
      ? _GEN_0[io_csr_config_in_req_bits_addr[2:0]]
      : io_csr_config_in_req_bits_addr[0] ? io_read_only_csr_1 : io_read_only_csr_0;	// <stdin>:217:50, src/main/scala/snax/csr_manager/CsrManager.scala:89:42, :124:62, :125:38, :128:38, :129:40
  wire             io_csr_config_in_rsp_valid_0 = read_csr | read_csr_busy;	// src/main/scala/snax/csr_manager/CsrManager.scala:75:44, :116:30, :123:18, :132:32, :133:29
  assign io_csr_config_in_req_ready_0 =
    ~read_csr_busy
    & (~(_check_acc_status_T & _io_csr_config_out_valid_T & _io_csr_config_out_valid_T_2
         | _check_acc_status_T & _io_csr_config_out_valid_T
         & io_csr_config_in_req_bits_data == 32'h0) | io_csr_config_out_ready);	// src/main/scala/snax/csr_manager/CsrManager.scala:72:28, :78:32, :79:{39,68,102}, :82:{68,102}, :116:30, :151:23, :152:32, :153:25, :154:32, :155:32, :156:32, :158:32
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
    if (reset) begin	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
      csr_0 <= 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
      csr_1 <= 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
      csr_2 <= 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
      csr_3 <= 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
      csr_4 <= 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
      csr_5 <= 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
      csr_6 <= 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
      csr_7 <= 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
      read_csr_busy <= 1'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:75:47, :116:30
      read_csr_buffer <= 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:28, :120:32
    end
    else begin	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
      if (write_csr & io_csr_config_in_req_bits_addr[2:0] == 3'h0)	// <stdin>:206:20, src/main/scala/snax/csr_manager/CsrManager.scala:72:20, :76:45, :108:19, :109:41
        csr_0 <= io_csr_config_in_req_bits_data;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
      if (write_csr & io_csr_config_in_req_bits_addr[2:0] == 3'h1)	// <stdin>:206:20, src/main/scala/snax/csr_manager/CsrManager.scala:72:20, :76:45, :108:19, :109:41
        csr_1 <= io_csr_config_in_req_bits_data;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
      if (write_csr & io_csr_config_in_req_bits_addr[2:0] == 3'h2)	// <stdin>:206:20, src/main/scala/snax/csr_manager/CsrManager.scala:72:20, :76:45, :108:19, :109:41
        csr_2 <= io_csr_config_in_req_bits_data;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
      if (write_csr & io_csr_config_in_req_bits_addr[2:0] == 3'h3)	// <stdin>:206:20, src/main/scala/snax/csr_manager/CsrManager.scala:72:20, :76:45, :108:19, :109:41
        csr_3 <= io_csr_config_in_req_bits_data;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
      if (write_csr & io_csr_config_in_req_bits_addr[2:0] == 3'h4)	// <stdin>:206:20, src/main/scala/snax/csr_manager/CsrManager.scala:72:20, :76:45, :108:19, :109:41
        csr_4 <= io_csr_config_in_req_bits_data;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
      if (write_csr & io_csr_config_in_req_bits_addr[2:0] == 3'h5)	// <stdin>:206:20, src/main/scala/snax/csr_manager/CsrManager.scala:72:20, :76:45, :108:19, :109:41
        csr_5 <= io_csr_config_in_req_bits_data;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
      if (write_csr & io_csr_config_in_req_bits_addr[2:0] == 3'h6)	// <stdin>:206:20, src/main/scala/snax/csr_manager/CsrManager.scala:72:20, :76:45, :108:19, :109:41
        csr_6 <= io_csr_config_in_req_bits_data;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
      if (write_csr & (&(io_csr_config_in_req_bits_addr[2:0])))	// <stdin>:206:20, src/main/scala/snax/csr_manager/CsrManager.scala:72:20, :76:45, :108:19, :109:41
        csr_7 <= io_csr_config_in_req_bits_data;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:20
      read_csr_busy <= io_csr_config_in_rsp_valid_0 & ~io_csr_config_in_rsp_ready;	// src/main/scala/snax/csr_manager/CsrManager.scala:116:30, :117:{47,50}, :123:18, :132:32, :133:29
      if (read_csr)	// src/main/scala/snax/csr_manager/CsrManager.scala:75:44
        read_csr_buffer <= _GEN_1;	// src/main/scala/snax/csr_manager/CsrManager.scala:120:32, :124:62, :125:38, :128:38
      else if (read_csr_busy) begin	// src/main/scala/snax/csr_manager/CsrManager.scala:116:30
      end
      else	// src/main/scala/snax/csr_manager/CsrManager.scala:116:30
        read_csr_buffer <= 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:28, :120:32
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
      automatic logic [31:0] _RANDOM[0:9];	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
        end	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
        csr_0 = _RANDOM[4'h0];	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
        csr_1 = _RANDOM[4'h1];	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
        csr_2 = _RANDOM[4'h2];	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
        csr_3 = _RANDOM[4'h3];	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
        csr_4 = _RANDOM[4'h4];	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
        csr_5 = _RANDOM[4'h5];	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
        csr_6 = _RANDOM[4'h6];	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
        csr_7 = _RANDOM[4'h7];	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
        read_csr_busy = _RANDOM[4'h8][0];	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :116:30
        read_csr_buffer = {_RANDOM[4'h8][31:1], _RANDOM[4'h9][0]};	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :116:30, :120:32
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
        csr_0 = 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
        csr_1 = 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
        csr_2 = 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
        csr_3 = 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
        csr_4 = 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
        csr_5 = 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
        csr_6 = 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
        csr_7 = 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:{20,28}
        read_csr_busy = 1'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:75:47, :116:30
        read_csr_buffer = 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:72:28, :120:32
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_csr_config_in_req_ready = io_csr_config_in_req_ready_0;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :151:23, :152:32, :153:25
  assign io_csr_config_in_rsp_valid = io_csr_config_in_rsp_valid_0;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :123:18, :132:32, :133:29
  assign io_csr_config_in_rsp_bits_data =
    read_csr ? _GEN_1 : read_csr_busy ? read_csr_buffer : 32'h0;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:28, :75:44, :116:30, :120:32, :123:18, :124:62, :125:38, :128:38, :133:29, :134:36, :138:36
  assign io_csr_config_out_valid =
    write_csr & _io_csr_config_out_valid_T & _io_csr_config_out_valid_T_2;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :76:45, :79:{39,102}, :145:104
  assign io_csr_config_out_bits_0 = csr_0;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
  assign io_csr_config_out_bits_1 = csr_1;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
  assign io_csr_config_out_bits_2 = csr_2;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
  assign io_csr_config_out_bits_3 = csr_3;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
  assign io_csr_config_out_bits_4 = csr_4;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
  assign io_csr_config_out_bits_5 = csr_5;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
  assign io_csr_config_out_bits_6 = csr_6;	// src/main/scala/snax/csr_manager/CsrManager.scala:57:7, :72:20
endmodule

module snax_dream_streamer_DataReaderSpatialAddrGenUnit(	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7
  input  [16:0] io_ptr_i,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_strides_i_0,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
  output [16:0] io_ptr_o_0,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_1,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_2,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_3,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_4,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_5,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_6,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_7	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
);

  assign io_ptr_o_0 = io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7
  assign io_ptr_o_1 = io_strides_i_0 + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :142:26
  assign io_ptr_o_2 = {io_strides_i_0[15:0], 1'h0} + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :141:34, :142:26
  assign io_ptr_o_3 = io_strides_i_0 * 17'h3 + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :141:34, :142:26
  assign io_ptr_o_4 = {io_strides_i_0[14:0], 2'h0} + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :142:26
  assign io_ptr_o_5 = io_strides_i_0 * 17'h5 + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :141:34, :142:26
  assign io_ptr_o_6 = io_strides_i_0 * 17'h6 + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :141:34, :142:26
  assign io_ptr_o_7 = io_strides_i_0 * 17'h7 + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :141:34, :142:26
endmodule

module snax_dream_streamer_DataReader(	// src/main/scala/snax/streamer/DataReader.scala:40:7
  input          clock,	// src/main/scala/snax/streamer/DataReader.scala:40:7
                 reset,	// src/main/scala/snax/streamer/DataReader.scala:40:7
  output         io_ptr_agu_i_ready,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_ptr_agu_i_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input  [16:0]  io_ptr_agu_i_bits,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_spatialStrides_csr_i_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input  [16:0]  io_spatialStrides_csr_i_bits_0,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_req_0_ready,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output         io_tcdm_req_0_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output [16:0]  io_tcdm_req_0_bits_addr,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_req_1_ready,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output         io_tcdm_req_1_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output [16:0]  io_tcdm_req_1_bits_addr,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_req_2_ready,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output         io_tcdm_req_2_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output [16:0]  io_tcdm_req_2_bits_addr,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_req_3_ready,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output         io_tcdm_req_3_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output [16:0]  io_tcdm_req_3_bits_addr,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_req_4_ready,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output         io_tcdm_req_4_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output [16:0]  io_tcdm_req_4_bits_addr,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_req_5_ready,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output         io_tcdm_req_5_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output [16:0]  io_tcdm_req_5_bits_addr,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_req_6_ready,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output         io_tcdm_req_6_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output [16:0]  io_tcdm_req_6_bits_addr,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_req_7_ready,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output         io_tcdm_req_7_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output [16:0]  io_tcdm_req_7_bits_addr,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_addr_gen_done,	// src/main/scala/snax/streamer/DataReader.scala:47:28
                 io_zeroLoopBoundCase,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output         io_data_movement_done,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_rsp_0_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input  [63:0]  io_tcdm_rsp_0_bits_data,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_rsp_1_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input  [63:0]  io_tcdm_rsp_1_bits_data,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_rsp_2_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input  [63:0]  io_tcdm_rsp_2_bits_data,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_rsp_3_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input  [63:0]  io_tcdm_rsp_3_bits_data,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_rsp_4_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input  [63:0]  io_tcdm_rsp_4_bits_data,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_rsp_5_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input  [63:0]  io_tcdm_rsp_5_bits_data,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_rsp_6_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input  [63:0]  io_tcdm_rsp_6_bits_data,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_tcdm_rsp_7_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input  [63:0]  io_tcdm_rsp_7_bits_data,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  input          io_data_fifo_o_ready,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output         io_data_fifo_o_valid,	// src/main/scala/snax/streamer/DataReader.scala:47:28
  output [511:0] io_data_fifo_o_bits	// src/main/scala/snax/streamer/DataReader.scala:47:28
);

  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_0;	// src/main/scala/snax/streamer/DataReader.scala:50:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_1;	// src/main/scala/snax/streamer/DataReader.scala:50:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_2;	// src/main/scala/snax/streamer/DataReader.scala:50:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_3;	// src/main/scala/snax/streamer/DataReader.scala:50:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_4;	// src/main/scala/snax/streamer/DataReader.scala:50:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_5;	// src/main/scala/snax/streamer/DataReader.scala:50:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_6;	// src/main/scala/snax/streamer/DataReader.scala:50:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_7;	// src/main/scala/snax/streamer/DataReader.scala:50:51
  reg  [16:0] spatialStrides_0;	// src/main/scala/snax/streamer/DataMover.scala:65:31
  reg         cstate;	// src/main/scala/snax/streamer/DataMover.scala:98:23
  reg         tcdm_req_ready_reg_0;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_1;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_2;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_3;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_4;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_5;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_6;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_7;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  wire        tcdm_req_ready =
    (io_tcdm_req_0_ready | tcdm_req_ready_reg_0)
    & (io_tcdm_req_1_ready | tcdm_req_ready_reg_1)
    & (io_tcdm_req_2_ready | tcdm_req_ready_reg_2)
    & (io_tcdm_req_3_ready | tcdm_req_ready_reg_3)
    & (io_tcdm_req_4_ready | tcdm_req_ready_reg_4)
    & (io_tcdm_req_5_ready | tcdm_req_ready_reg_5)
    & (io_tcdm_req_6_ready | tcdm_req_ready_reg_6)
    & (io_tcdm_req_7_ready | tcdm_req_ready_reg_7);	// src/main/scala/snax/streamer/DataMover.scala:141:35, :151:55, :154:53
  `ifndef SYNTHESIS	// src/main/scala/snax/streamer/DataMover.scala:193:13
    always @(posedge clock) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13
      automatic logic        _GEN;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      automatic logic [16:0] _GEN_0 = _spatial_addr_gen_unit_io_ptr_o_0 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataReader.scala:50:51
      automatic logic [16:0] _GEN_1 = _spatial_addr_gen_unit_io_ptr_o_1 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataReader.scala:50:51
      automatic logic [16:0] _GEN_2 = _spatial_addr_gen_unit_io_ptr_o_2 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataReader.scala:50:51
      automatic logic [16:0] _GEN_3 = _spatial_addr_gen_unit_io_ptr_o_3 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataReader.scala:50:51
      automatic logic [16:0] _GEN_4 = _spatial_addr_gen_unit_io_ptr_o_4 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataReader.scala:50:51
      automatic logic [16:0] _GEN_5 = _spatial_addr_gen_unit_io_ptr_o_5 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataReader.scala:50:51
      automatic logic [16:0] _GEN_6 = _spatial_addr_gen_unit_io_ptr_o_6 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataReader.scala:50:51
      automatic logic [16:0] _GEN_7 = _spatial_addr_gen_unit_io_ptr_o_7 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataReader.scala:50:51
      _GEN = cstate & ~reset;	// src/main/scala/snax/streamer/DataMover.scala:98:23, :193:13
      if (_GEN & (|(_GEN_0[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_1[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_2[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_3[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_4[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_5[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_6[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_7[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        data_movement_done =
    io_addr_gen_done & tcdm_req_ready | io_zeroLoopBoundCase;	// src/main/scala/snax/streamer/DataMover.scala:154:53, :219:{43,62}
  reg         tcdm_rsp_valid_reg_0;	// src/main/scala/snax/streamer/DataReader.scala:74:12
  reg         tcdm_rsp_valid_reg_1;	// src/main/scala/snax/streamer/DataReader.scala:74:12
  reg         tcdm_rsp_valid_reg_2;	// src/main/scala/snax/streamer/DataReader.scala:74:12
  reg         tcdm_rsp_valid_reg_3;	// src/main/scala/snax/streamer/DataReader.scala:74:12
  reg         tcdm_rsp_valid_reg_4;	// src/main/scala/snax/streamer/DataReader.scala:74:12
  reg         tcdm_rsp_valid_reg_5;	// src/main/scala/snax/streamer/DataReader.scala:74:12
  reg         tcdm_rsp_valid_reg_6;	// src/main/scala/snax/streamer/DataReader.scala:74:12
  reg         tcdm_rsp_valid_reg_7;	// src/main/scala/snax/streamer/DataReader.scala:74:12
  wire        tcdm_rsp_valid =
    (io_tcdm_rsp_0_valid | tcdm_rsp_valid_reg_0)
    & (io_tcdm_rsp_1_valid | tcdm_rsp_valid_reg_1)
    & (io_tcdm_rsp_2_valid | tcdm_rsp_valid_reg_2)
    & (io_tcdm_rsp_3_valid | tcdm_rsp_valid_reg_3)
    & (io_tcdm_rsp_4_valid | tcdm_rsp_valid_reg_4)
    & (io_tcdm_rsp_5_valid | tcdm_rsp_valid_reg_5)
    & (io_tcdm_rsp_6_valid | tcdm_rsp_valid_reg_6)
    & (io_tcdm_rsp_7_valid | tcdm_rsp_valid_reg_7);	// src/main/scala/snax/streamer/DataReader.scala:74:12, :78:55, :82:53
  reg  [63:0] data_buffer_0;	// src/main/scala/snax/streamer/DataReader.scala:86:12
  reg  [63:0] data_buffer_1;	// src/main/scala/snax/streamer/DataReader.scala:86:12
  reg  [63:0] data_buffer_2;	// src/main/scala/snax/streamer/DataReader.scala:86:12
  reg  [63:0] data_buffer_3;	// src/main/scala/snax/streamer/DataReader.scala:86:12
  reg  [63:0] data_buffer_4;	// src/main/scala/snax/streamer/DataReader.scala:86:12
  reg  [63:0] data_buffer_5;	// src/main/scala/snax/streamer/DataReader.scala:86:12
  reg  [63:0] data_buffer_6;	// src/main/scala/snax/streamer/DataReader.scala:86:12
  reg  [63:0] data_buffer_7;	// src/main/scala/snax/streamer/DataReader.scala:86:12
  wire        io_ptr_agu_i_ready_0 = cstate & tcdm_req_ready & io_data_fifo_o_ready;	// src/main/scala/snax/streamer/DataMover.scala:98:23, :154:53, src/main/scala/snax/streamer/DataReader.scala:134:60
  wire        io_tcdm_req_0_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_0 & (io_data_fifo_o_ready | ~tcdm_rsp_valid);	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataReader.scala:82:53, :143:{30,55,58}
  wire        io_tcdm_req_1_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_1 & (io_data_fifo_o_ready | ~tcdm_rsp_valid);	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataReader.scala:82:53, :143:{30,55,58}
  wire        io_tcdm_req_2_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_2 & (io_data_fifo_o_ready | ~tcdm_rsp_valid);	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataReader.scala:82:53, :143:{30,55,58}
  wire        io_tcdm_req_3_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_3 & (io_data_fifo_o_ready | ~tcdm_rsp_valid);	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataReader.scala:82:53, :143:{30,55,58}
  wire        io_tcdm_req_4_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_4 & (io_data_fifo_o_ready | ~tcdm_rsp_valid);	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataReader.scala:82:53, :143:{30,55,58}
  wire        io_tcdm_req_5_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_5 & (io_data_fifo_o_ready | ~tcdm_rsp_valid);	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataReader.scala:82:53, :143:{30,55,58}
  wire        io_tcdm_req_6_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_6 & (io_data_fifo_o_ready | ~tcdm_rsp_valid);	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataReader.scala:82:53, :143:{30,55,58}
  wire        io_tcdm_req_7_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_7 & (io_data_fifo_o_ready | ~tcdm_rsp_valid);	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataReader.scala:82:53, :143:{30,55,58}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/streamer/DataReader.scala:40:7
    if (reset) begin	// src/main/scala/snax/streamer/DataReader.scala:40:7
      spatialStrides_0 <= 17'h0;	// src/main/scala/snax/streamer/DataMover.scala:65:31, :66:12
      cstate <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :98:23
      tcdm_req_ready_reg_0 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
      tcdm_req_ready_reg_1 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
      tcdm_req_ready_reg_2 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
      tcdm_req_ready_reg_3 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
      tcdm_req_ready_reg_4 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
      tcdm_req_ready_reg_5 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
      tcdm_req_ready_reg_6 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
      tcdm_req_ready_reg_7 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
      tcdm_rsp_valid_reg_0 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
      tcdm_rsp_valid_reg_1 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
      tcdm_rsp_valid_reg_2 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
      tcdm_rsp_valid_reg_3 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
      tcdm_rsp_valid_reg_4 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
      tcdm_rsp_valid_reg_5 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
      tcdm_rsp_valid_reg_6 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
      tcdm_rsp_valid_reg_7 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
      data_buffer_0 <= 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
      data_buffer_1 <= 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
      data_buffer_2 <= 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
      data_buffer_3 <= 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
      data_buffer_4 <= 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
      data_buffer_5 <= 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
      data_buffer_6 <= 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
      data_buffer_7 <= 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
    end
    else begin	// src/main/scala/snax/streamer/DataReader.scala:40:7
      automatic logic config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _GEN_8 = io_ptr_agu_i_ready_0 & io_ptr_agu_i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataReader.scala:134:60
      automatic logic _GEN_9 = io_data_fifo_o_ready & tcdm_rsp_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataReader.scala:82:53
      config_valid = ~cstate & io_spatialStrides_csr_i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:98:23, :126:43
      if (config_valid)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        spatialStrides_0 <= io_spatialStrides_csr_i_bits_0;	// src/main/scala/snax/streamer/DataMover.scala:65:31
      if (cstate)	// src/main/scala/snax/streamer/DataMover.scala:98:23
        cstate <= cstate & ~data_movement_done;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :88:36, :98:23, :99:24, :107:18, :117:32, :118:16, :120:16, :219:62
      else	// src/main/scala/snax/streamer/DataMover.scala:98:23
        cstate <= config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:98:23
      tcdm_req_ready_reg_0 <=
        ~_GEN_8
        & (io_tcdm_req_0_ready & io_tcdm_req_0_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataReader.scala:143:30
      tcdm_req_ready_reg_1 <=
        ~_GEN_8
        & (io_tcdm_req_1_ready & io_tcdm_req_1_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_1);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataReader.scala:143:30
      tcdm_req_ready_reg_2 <=
        ~_GEN_8
        & (io_tcdm_req_2_ready & io_tcdm_req_2_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_2);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataReader.scala:143:30
      tcdm_req_ready_reg_3 <=
        ~_GEN_8
        & (io_tcdm_req_3_ready & io_tcdm_req_3_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_3);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataReader.scala:143:30
      tcdm_req_ready_reg_4 <=
        ~_GEN_8
        & (io_tcdm_req_4_ready & io_tcdm_req_4_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_4);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataReader.scala:143:30
      tcdm_req_ready_reg_5 <=
        ~_GEN_8
        & (io_tcdm_req_5_ready & io_tcdm_req_5_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_5);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataReader.scala:143:30
      tcdm_req_ready_reg_6 <=
        ~_GEN_8
        & (io_tcdm_req_6_ready & io_tcdm_req_6_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_6);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataReader.scala:143:30
      tcdm_req_ready_reg_7 <=
        ~_GEN_8
        & (io_tcdm_req_7_ready & io_tcdm_req_7_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_7);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataReader.scala:143:30
      tcdm_rsp_valid_reg_0 <= ~_GEN_9 & (io_tcdm_rsp_0_valid | tcdm_rsp_valid_reg_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataReader.scala:74:12, :90:31, :92:29, :93:38, :96:29, :98:29
      tcdm_rsp_valid_reg_1 <= ~_GEN_9 & (io_tcdm_rsp_1_valid | tcdm_rsp_valid_reg_1);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataReader.scala:74:12, :90:31, :92:29, :93:38, :96:29, :98:29
      tcdm_rsp_valid_reg_2 <= ~_GEN_9 & (io_tcdm_rsp_2_valid | tcdm_rsp_valid_reg_2);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataReader.scala:74:12, :90:31, :92:29, :93:38, :96:29, :98:29
      tcdm_rsp_valid_reg_3 <= ~_GEN_9 & (io_tcdm_rsp_3_valid | tcdm_rsp_valid_reg_3);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataReader.scala:74:12, :90:31, :92:29, :93:38, :96:29, :98:29
      tcdm_rsp_valid_reg_4 <= ~_GEN_9 & (io_tcdm_rsp_4_valid | tcdm_rsp_valid_reg_4);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataReader.scala:74:12, :90:31, :92:29, :93:38, :96:29, :98:29
      tcdm_rsp_valid_reg_5 <= ~_GEN_9 & (io_tcdm_rsp_5_valid | tcdm_rsp_valid_reg_5);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataReader.scala:74:12, :90:31, :92:29, :93:38, :96:29, :98:29
      tcdm_rsp_valid_reg_6 <= ~_GEN_9 & (io_tcdm_rsp_6_valid | tcdm_rsp_valid_reg_6);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataReader.scala:74:12, :90:31, :92:29, :93:38, :96:29, :98:29
      tcdm_rsp_valid_reg_7 <= ~_GEN_9 & (io_tcdm_rsp_7_valid | tcdm_rsp_valid_reg_7);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataReader.scala:74:12, :90:31, :92:29, :93:38, :96:29, :98:29
      if (io_tcdm_rsp_0_valid)	// src/main/scala/snax/streamer/DataReader.scala:47:28
        data_buffer_0 <= io_tcdm_rsp_0_bits_data;	// src/main/scala/snax/streamer/DataReader.scala:86:12
      if (io_tcdm_rsp_1_valid)	// src/main/scala/snax/streamer/DataReader.scala:47:28
        data_buffer_1 <= io_tcdm_rsp_1_bits_data;	// src/main/scala/snax/streamer/DataReader.scala:86:12
      if (io_tcdm_rsp_2_valid)	// src/main/scala/snax/streamer/DataReader.scala:47:28
        data_buffer_2 <= io_tcdm_rsp_2_bits_data;	// src/main/scala/snax/streamer/DataReader.scala:86:12
      if (io_tcdm_rsp_3_valid)	// src/main/scala/snax/streamer/DataReader.scala:47:28
        data_buffer_3 <= io_tcdm_rsp_3_bits_data;	// src/main/scala/snax/streamer/DataReader.scala:86:12
      if (io_tcdm_rsp_4_valid)	// src/main/scala/snax/streamer/DataReader.scala:47:28
        data_buffer_4 <= io_tcdm_rsp_4_bits_data;	// src/main/scala/snax/streamer/DataReader.scala:86:12
      if (io_tcdm_rsp_5_valid)	// src/main/scala/snax/streamer/DataReader.scala:47:28
        data_buffer_5 <= io_tcdm_rsp_5_bits_data;	// src/main/scala/snax/streamer/DataReader.scala:86:12
      if (io_tcdm_rsp_6_valid)	// src/main/scala/snax/streamer/DataReader.scala:47:28
        data_buffer_6 <= io_tcdm_rsp_6_bits_data;	// src/main/scala/snax/streamer/DataReader.scala:86:12
      if (io_tcdm_rsp_7_valid)	// src/main/scala/snax/streamer/DataReader.scala:47:28
        data_buffer_7 <= io_tcdm_rsp_7_bits_data;	// src/main/scala/snax/streamer/DataReader.scala:86:12
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/streamer/DataReader.scala:40:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/DataReader.scala:40:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/DataReader.scala:40:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/streamer/DataReader.scala:40:7
      automatic logic [31:0] _RANDOM[0:17];	// src/main/scala/snax/streamer/DataReader.scala:40:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/DataReader.scala:40:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/DataReader.scala:40:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/streamer/DataReader.scala:40:7
        for (logic [4:0] i = 5'h0; i < 5'h12; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/snax/streamer/DataReader.scala:40:7
        end	// src/main/scala/snax/streamer/DataReader.scala:40:7
        spatialStrides_0 = _RANDOM[5'h0][16:0];	// src/main/scala/snax/streamer/DataMover.scala:65:31, src/main/scala/snax/streamer/DataReader.scala:40:7
        cstate = _RANDOM[5'h0][17];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :98:23, src/main/scala/snax/streamer/DataReader.scala:40:7
        tcdm_req_ready_reg_0 = _RANDOM[5'h0][18];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataReader.scala:40:7
        tcdm_req_ready_reg_1 = _RANDOM[5'h0][19];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataReader.scala:40:7
        tcdm_req_ready_reg_2 = _RANDOM[5'h0][20];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataReader.scala:40:7
        tcdm_req_ready_reg_3 = _RANDOM[5'h0][21];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataReader.scala:40:7
        tcdm_req_ready_reg_4 = _RANDOM[5'h0][22];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataReader.scala:40:7
        tcdm_req_ready_reg_5 = _RANDOM[5'h0][23];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataReader.scala:40:7
        tcdm_req_ready_reg_6 = _RANDOM[5'h0][24];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataReader.scala:40:7
        tcdm_req_ready_reg_7 = _RANDOM[5'h0][25];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataReader.scala:40:7
        tcdm_rsp_valid_reg_0 = _RANDOM[5'h0][26];	// src/main/scala/snax/streamer/DataMover.scala:65:31, src/main/scala/snax/streamer/DataReader.scala:40:7, :74:12
        tcdm_rsp_valid_reg_1 = _RANDOM[5'h0][27];	// src/main/scala/snax/streamer/DataMover.scala:65:31, src/main/scala/snax/streamer/DataReader.scala:40:7, :74:12
        tcdm_rsp_valid_reg_2 = _RANDOM[5'h0][28];	// src/main/scala/snax/streamer/DataMover.scala:65:31, src/main/scala/snax/streamer/DataReader.scala:40:7, :74:12
        tcdm_rsp_valid_reg_3 = _RANDOM[5'h0][29];	// src/main/scala/snax/streamer/DataMover.scala:65:31, src/main/scala/snax/streamer/DataReader.scala:40:7, :74:12
        tcdm_rsp_valid_reg_4 = _RANDOM[5'h0][30];	// src/main/scala/snax/streamer/DataMover.scala:65:31, src/main/scala/snax/streamer/DataReader.scala:40:7, :74:12
        tcdm_rsp_valid_reg_5 = _RANDOM[5'h0][31];	// src/main/scala/snax/streamer/DataMover.scala:65:31, src/main/scala/snax/streamer/DataReader.scala:40:7, :74:12
        tcdm_rsp_valid_reg_6 = _RANDOM[5'h1][0];	// src/main/scala/snax/streamer/DataReader.scala:40:7, :74:12
        tcdm_rsp_valid_reg_7 = _RANDOM[5'h1][1];	// src/main/scala/snax/streamer/DataReader.scala:40:7, :74:12
        data_buffer_0 = {_RANDOM[5'h1][31:2], _RANDOM[5'h2], _RANDOM[5'h3][1:0]};	// src/main/scala/snax/streamer/DataReader.scala:40:7, :74:12, :86:12
        data_buffer_1 = {_RANDOM[5'h3][31:2], _RANDOM[5'h4], _RANDOM[5'h5][1:0]};	// src/main/scala/snax/streamer/DataReader.scala:40:7, :86:12
        data_buffer_2 = {_RANDOM[5'h5][31:2], _RANDOM[5'h6], _RANDOM[5'h7][1:0]};	// src/main/scala/snax/streamer/DataReader.scala:40:7, :86:12
        data_buffer_3 = {_RANDOM[5'h7][31:2], _RANDOM[5'h8], _RANDOM[5'h9][1:0]};	// src/main/scala/snax/streamer/DataReader.scala:40:7, :86:12
        data_buffer_4 = {_RANDOM[5'h9][31:2], _RANDOM[5'hA], _RANDOM[5'hB][1:0]};	// src/main/scala/snax/streamer/DataReader.scala:40:7, :86:12
        data_buffer_5 = {_RANDOM[5'hB][31:2], _RANDOM[5'hC], _RANDOM[5'hD][1:0]};	// src/main/scala/snax/streamer/DataReader.scala:40:7, :86:12
        data_buffer_6 = {_RANDOM[5'hD][31:2], _RANDOM[5'hE], _RANDOM[5'hF][1:0]};	// src/main/scala/snax/streamer/DataReader.scala:40:7, :86:12
        data_buffer_7 = {_RANDOM[5'hF][31:2], _RANDOM[5'h10], _RANDOM[5'h11][1:0]};	// src/main/scala/snax/streamer/DataReader.scala:40:7, :86:12
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/streamer/DataReader.scala:40:7
        spatialStrides_0 = 17'h0;	// src/main/scala/snax/streamer/DataMover.scala:65:31, :66:12
        cstate = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :98:23
        tcdm_req_ready_reg_0 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
        tcdm_req_ready_reg_1 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
        tcdm_req_ready_reg_2 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
        tcdm_req_ready_reg_3 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
        tcdm_req_ready_reg_4 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
        tcdm_req_ready_reg_5 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
        tcdm_req_ready_reg_6 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
        tcdm_req_ready_reg_7 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :141:35
        tcdm_rsp_valid_reg_0 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
        tcdm_rsp_valid_reg_1 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
        tcdm_rsp_valid_reg_2 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
        tcdm_rsp_valid_reg_3 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
        tcdm_rsp_valid_reg_4 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
        tcdm_rsp_valid_reg_5 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
        tcdm_rsp_valid_reg_6 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
        tcdm_rsp_valid_reg_7 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:69:30, src/main/scala/snax/streamer/DataReader.scala:74:12
        data_buffer_0 = 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
        data_buffer_1 = 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
        data_buffer_2 = 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
        data_buffer_3 = 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
        data_buffer_4 = 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
        data_buffer_5 = 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
        data_buffer_6 = 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
        data_buffer_7 = 64'h0;	// src/main/scala/snax/streamer/DataReader.scala:86:{12,20}
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/DataReader.scala:40:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/DataReader.scala:40:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_dream_streamer_DataReaderSpatialAddrGenUnit spatial_addr_gen_unit (	// src/main/scala/snax/streamer/DataReader.scala:50:51
    .io_ptr_i       (io_ptr_agu_i_bits),
    .io_strides_i_0 (spatialStrides_0),	// src/main/scala/snax/streamer/DataMover.scala:65:31
    .io_ptr_o_0     (_spatial_addr_gen_unit_io_ptr_o_0),
    .io_ptr_o_1     (_spatial_addr_gen_unit_io_ptr_o_1),
    .io_ptr_o_2     (_spatial_addr_gen_unit_io_ptr_o_2),
    .io_ptr_o_3     (_spatial_addr_gen_unit_io_ptr_o_3),
    .io_ptr_o_4     (_spatial_addr_gen_unit_io_ptr_o_4),
    .io_ptr_o_5     (_spatial_addr_gen_unit_io_ptr_o_5),
    .io_ptr_o_6     (_spatial_addr_gen_unit_io_ptr_o_6),
    .io_ptr_o_7     (_spatial_addr_gen_unit_io_ptr_o_7)
  );
  assign io_ptr_agu_i_ready = io_ptr_agu_i_ready_0;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :134:60
  assign io_tcdm_req_0_valid = io_tcdm_req_0_valid_0;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :143:30
  assign io_tcdm_req_0_bits_addr = _spatial_addr_gen_unit_io_ptr_o_0;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :50:51
  assign io_tcdm_req_1_valid = io_tcdm_req_1_valid_0;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :143:30
  assign io_tcdm_req_1_bits_addr = _spatial_addr_gen_unit_io_ptr_o_1;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :50:51
  assign io_tcdm_req_2_valid = io_tcdm_req_2_valid_0;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :143:30
  assign io_tcdm_req_2_bits_addr = _spatial_addr_gen_unit_io_ptr_o_2;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :50:51
  assign io_tcdm_req_3_valid = io_tcdm_req_3_valid_0;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :143:30
  assign io_tcdm_req_3_bits_addr = _spatial_addr_gen_unit_io_ptr_o_3;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :50:51
  assign io_tcdm_req_4_valid = io_tcdm_req_4_valid_0;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :143:30
  assign io_tcdm_req_4_bits_addr = _spatial_addr_gen_unit_io_ptr_o_4;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :50:51
  assign io_tcdm_req_5_valid = io_tcdm_req_5_valid_0;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :143:30
  assign io_tcdm_req_5_bits_addr = _spatial_addr_gen_unit_io_ptr_o_5;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :50:51
  assign io_tcdm_req_6_valid = io_tcdm_req_6_valid_0;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :143:30
  assign io_tcdm_req_6_bits_addr = _spatial_addr_gen_unit_io_ptr_o_6;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :50:51
  assign io_tcdm_req_7_valid = io_tcdm_req_7_valid_0;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :143:30
  assign io_tcdm_req_7_bits_addr = _spatial_addr_gen_unit_io_ptr_o_7;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :50:51
  assign io_data_movement_done = data_movement_done;	// src/main/scala/snax/streamer/DataMover.scala:219:62, src/main/scala/snax/streamer/DataReader.scala:40:7
  assign io_data_fifo_o_valid = tcdm_rsp_valid;	// src/main/scala/snax/streamer/DataReader.scala:40:7, :82:53
  assign io_data_fifo_o_bits =
    {tcdm_rsp_valid_reg_7 ? data_buffer_7 : io_tcdm_rsp_7_bits_data,
     tcdm_rsp_valid_reg_6 ? data_buffer_6 : io_tcdm_rsp_6_bits_data,
     tcdm_rsp_valid_reg_5 ? data_buffer_5 : io_tcdm_rsp_5_bits_data,
     tcdm_rsp_valid_reg_4 ? data_buffer_4 : io_tcdm_rsp_4_bits_data,
     tcdm_rsp_valid_reg_3 ? data_buffer_3 : io_tcdm_rsp_3_bits_data,
     tcdm_rsp_valid_reg_2 ? data_buffer_2 : io_tcdm_rsp_2_bits_data,
     tcdm_rsp_valid_reg_1 ? data_buffer_1 : io_tcdm_rsp_1_bits_data,
     tcdm_rsp_valid_reg_0 ? data_buffer_0 : io_tcdm_rsp_0_bits_data};	// src/main/scala/snax/streamer/DataReader.scala:40:7, :74:12, :86:12, :116:30, :124:29
endmodule

module snax_dream_streamer_DataWriterSpatialAddrGenUnit(	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7
  input  [16:0] io_ptr_i,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_strides_i_0,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
  output [16:0] io_ptr_o_0,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_1,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_2,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_3,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_4,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_5,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_6,	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
                io_ptr_o_7	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:90:14
);

  assign io_ptr_o_0 = io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7
  assign io_ptr_o_1 = io_strides_i_0 + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :142:26
  assign io_ptr_o_2 = {io_strides_i_0[15:0], 1'h0} + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :141:34, :142:26
  assign io_ptr_o_3 = io_strides_i_0 * 17'h3 + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :141:34, :142:26
  assign io_ptr_o_4 = {io_strides_i_0[14:0], 2'h0} + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :142:26
  assign io_ptr_o_5 = io_strides_i_0 * 17'h5 + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :141:34, :142:26
  assign io_ptr_o_6 = io_strides_i_0 * 17'h6 + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :141:34, :142:26
  assign io_ptr_o_7 = io_strides_i_0 * 17'h7 + io_ptr_i;	// src/main/scala/snax/streamer/SpatialAddrGenUnit.scala:81:7, :141:34, :142:26
endmodule

module snax_dream_streamer_DataWriter(	// src/main/scala/snax/streamer/DataWriter.scala:34:7
  input          clock,	// src/main/scala/snax/streamer/DataWriter.scala:34:7
                 reset,	// src/main/scala/snax/streamer/DataWriter.scala:34:7
  output         io_ptr_agu_i_ready,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_ptr_agu_i_valid,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input  [16:0]  io_ptr_agu_i_bits,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_spatialStrides_csr_i_valid,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input  [16:0]  io_spatialStrides_csr_i_bits_0,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_tcdm_req_0_ready,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output         io_tcdm_req_0_valid,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [16:0]  io_tcdm_req_0_bits_addr,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [63:0]  io_tcdm_req_0_bits_data,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_tcdm_req_1_ready,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output         io_tcdm_req_1_valid,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [16:0]  io_tcdm_req_1_bits_addr,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [63:0]  io_tcdm_req_1_bits_data,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_tcdm_req_2_ready,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output         io_tcdm_req_2_valid,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [16:0]  io_tcdm_req_2_bits_addr,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [63:0]  io_tcdm_req_2_bits_data,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_tcdm_req_3_ready,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output         io_tcdm_req_3_valid,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [16:0]  io_tcdm_req_3_bits_addr,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [63:0]  io_tcdm_req_3_bits_data,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_tcdm_req_4_ready,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output         io_tcdm_req_4_valid,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [16:0]  io_tcdm_req_4_bits_addr,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [63:0]  io_tcdm_req_4_bits_data,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_tcdm_req_5_ready,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output         io_tcdm_req_5_valid,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [16:0]  io_tcdm_req_5_bits_addr,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [63:0]  io_tcdm_req_5_bits_data,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_tcdm_req_6_ready,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output         io_tcdm_req_6_valid,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [16:0]  io_tcdm_req_6_bits_addr,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [63:0]  io_tcdm_req_6_bits_data,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_tcdm_req_7_ready,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output         io_tcdm_req_7_valid,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [16:0]  io_tcdm_req_7_bits_addr,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output [63:0]  io_tcdm_req_7_bits_data,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_addr_gen_done,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
                 io_zeroLoopBoundCase,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  output         io_data_movement_done,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
                 io_data_fifo_i_ready,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input          io_data_fifo_i_valid,	// src/main/scala/snax/streamer/DataWriter.scala:41:28
  input  [511:0] io_data_fifo_i_bits	// src/main/scala/snax/streamer/DataWriter.scala:41:28
);

  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_0;	// src/main/scala/snax/streamer/DataWriter.scala:44:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_1;	// src/main/scala/snax/streamer/DataWriter.scala:44:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_2;	// src/main/scala/snax/streamer/DataWriter.scala:44:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_3;	// src/main/scala/snax/streamer/DataWriter.scala:44:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_4;	// src/main/scala/snax/streamer/DataWriter.scala:44:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_5;	// src/main/scala/snax/streamer/DataWriter.scala:44:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_6;	// src/main/scala/snax/streamer/DataWriter.scala:44:51
  wire [16:0] _spatial_addr_gen_unit_io_ptr_o_7;	// src/main/scala/snax/streamer/DataWriter.scala:44:51
  reg  [16:0] spatialStrides_0;	// src/main/scala/snax/streamer/DataMover.scala:65:31
  reg         cstate;	// src/main/scala/snax/streamer/DataMover.scala:98:23
  reg         tcdm_req_ready_reg_0;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_1;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_2;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_3;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_4;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_5;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_6;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  reg         tcdm_req_ready_reg_7;	// src/main/scala/snax/streamer/DataMover.scala:141:35
  wire        tcdm_req_ready =
    (io_tcdm_req_0_ready | tcdm_req_ready_reg_0)
    & (io_tcdm_req_1_ready | tcdm_req_ready_reg_1)
    & (io_tcdm_req_2_ready | tcdm_req_ready_reg_2)
    & (io_tcdm_req_3_ready | tcdm_req_ready_reg_3)
    & (io_tcdm_req_4_ready | tcdm_req_ready_reg_4)
    & (io_tcdm_req_5_ready | tcdm_req_ready_reg_5)
    & (io_tcdm_req_6_ready | tcdm_req_ready_reg_6)
    & (io_tcdm_req_7_ready | tcdm_req_ready_reg_7);	// src/main/scala/snax/streamer/DataMover.scala:141:35, :151:55, :154:53
  wire        io_ptr_agu_i_ready_0 = cstate & tcdm_req_ready;	// src/main/scala/snax/streamer/DataMover.scala:98:23, :154:53, :164:42
  `ifndef SYNTHESIS	// src/main/scala/snax/streamer/DataMover.scala:193:13
    always @(posedge clock) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13
      automatic logic        _GEN;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      automatic logic [16:0] _GEN_0 = _spatial_addr_gen_unit_io_ptr_o_0 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataWriter.scala:44:51
      automatic logic [16:0] _GEN_1 = _spatial_addr_gen_unit_io_ptr_o_1 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataWriter.scala:44:51
      automatic logic [16:0] _GEN_2 = _spatial_addr_gen_unit_io_ptr_o_2 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataWriter.scala:44:51
      automatic logic [16:0] _GEN_3 = _spatial_addr_gen_unit_io_ptr_o_3 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataWriter.scala:44:51
      automatic logic [16:0] _GEN_4 = _spatial_addr_gen_unit_io_ptr_o_4 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataWriter.scala:44:51
      automatic logic [16:0] _GEN_5 = _spatial_addr_gen_unit_io_ptr_o_5 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataWriter.scala:44:51
      automatic logic [16:0] _GEN_6 = _spatial_addr_gen_unit_io_ptr_o_6 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataWriter.scala:44:51
      automatic logic [16:0] _GEN_7 = _spatial_addr_gen_unit_io_ptr_o_7 % 17'h8;	// src/main/scala/snax/streamer/DataMover.scala:196:11, src/main/scala/snax/streamer/DataWriter.scala:44:51
      _GEN = cstate & ~reset;	// src/main/scala/snax/streamer/DataMover.scala:98:23, :193:13
      if (_GEN & (|(_GEN_0[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_1[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_2[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_3[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_4[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_5[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_6[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
      if (_GEN & (|(_GEN_7[3:0]))) begin	// src/main/scala/snax/streamer/DataMover.scala:193:13, :196:{11,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $error("Assertion failed: read access is not aligned with a bank!\n    at DataMover.scala:193 assert(\n");	// src/main/scala/snax/streamer/DataMover.scala:193:13
        if (`STOP_COND_)	// src/main/scala/snax/streamer/DataMover.scala:193:13
          $fatal;	// src/main/scala/snax/streamer/DataMover.scala:193:13
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        data_movement_done =
    io_addr_gen_done & tcdm_req_ready | io_zeroLoopBoundCase;	// src/main/scala/snax/streamer/DataMover.scala:154:53, :219:{43,62}
  wire        io_tcdm_req_0_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_0 & io_data_fifo_i_valid;	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataWriter.scala:68:30
  wire        io_tcdm_req_1_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_1 & io_data_fifo_i_valid;	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataWriter.scala:68:30
  wire        io_tcdm_req_2_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_2 & io_data_fifo_i_valid;	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataWriter.scala:68:30
  wire        io_tcdm_req_3_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_3 & io_data_fifo_i_valid;	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataWriter.scala:68:30
  wire        io_tcdm_req_4_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_4 & io_data_fifo_i_valid;	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataWriter.scala:68:30
  wire        io_tcdm_req_5_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_5 & io_data_fifo_i_valid;	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataWriter.scala:68:30
  wire        io_tcdm_req_6_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_6 & io_data_fifo_i_valid;	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataWriter.scala:68:30
  wire        io_tcdm_req_7_valid_0 =
    io_ptr_agu_i_valid & ~tcdm_req_ready_reg_7 & io_data_fifo_i_valid;	// src/main/scala/snax/streamer/DataMover.scala:141:35, :159:51, src/main/scala/snax/streamer/DataWriter.scala:68:30
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/streamer/DataWriter.scala:34:7
    if (reset) begin	// src/main/scala/snax/streamer/DataWriter.scala:34:7
      spatialStrides_0 <= 17'h0;	// src/main/scala/snax/streamer/DataMover.scala:65:31, :66:12
      cstate <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:98:23, src/main/scala/snax/streamer/DataWriter.scala:34:7
      tcdm_req_ready_reg_0 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
      tcdm_req_ready_reg_1 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
      tcdm_req_ready_reg_2 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
      tcdm_req_ready_reg_3 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
      tcdm_req_ready_reg_4 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
      tcdm_req_ready_reg_5 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
      tcdm_req_ready_reg_6 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
      tcdm_req_ready_reg_7 <= 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
    end
    else begin	// src/main/scala/snax/streamer/DataWriter.scala:34:7
      automatic logic config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _GEN_8 = io_ptr_agu_i_ready_0 & io_ptr_agu_i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:164:42
      config_valid = ~cstate & io_spatialStrides_csr_i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:98:23, :126:43
      if (config_valid)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        spatialStrides_0 <= io_spatialStrides_csr_i_bits_0;	// src/main/scala/snax/streamer/DataMover.scala:65:31
      if (cstate)	// src/main/scala/snax/streamer/DataMover.scala:98:23
        cstate <= cstate & ~data_movement_done;	// src/main/scala/snax/streamer/DataMover.scala:69:30, :88:36, :98:23, :99:24, :107:18, :117:32, :118:16, :120:16, :219:62
      else	// src/main/scala/snax/streamer/DataMover.scala:98:23
        cstate <= config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:98:23
      tcdm_req_ready_reg_0 <=
        ~_GEN_8
        & (io_tcdm_req_0_ready & io_tcdm_req_0_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataWriter.scala:68:30
      tcdm_req_ready_reg_1 <=
        ~_GEN_8
        & (io_tcdm_req_1_ready & io_tcdm_req_1_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_1);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataWriter.scala:68:30
      tcdm_req_ready_reg_2 <=
        ~_GEN_8
        & (io_tcdm_req_2_ready & io_tcdm_req_2_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_2);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataWriter.scala:68:30
      tcdm_req_ready_reg_3 <=
        ~_GEN_8
        & (io_tcdm_req_3_ready & io_tcdm_req_3_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_3);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataWriter.scala:68:30
      tcdm_req_ready_reg_4 <=
        ~_GEN_8
        & (io_tcdm_req_4_ready & io_tcdm_req_4_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_4);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataWriter.scala:68:30
      tcdm_req_ready_reg_5 <=
        ~_GEN_8
        & (io_tcdm_req_5_ready & io_tcdm_req_5_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_5);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataWriter.scala:68:30
      tcdm_req_ready_reg_6 <=
        ~_GEN_8
        & (io_tcdm_req_6_ready & io_tcdm_req_6_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_6);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataWriter.scala:68:30
      tcdm_req_ready_reg_7 <=
        ~_GEN_8
        & (io_tcdm_req_7_ready & io_tcdm_req_7_valid_0 | io_ptr_agu_i_valid
           & tcdm_req_ready_reg_7);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/DataMover.scala:141:35, :168:29, :169:29, :170:37, :171:29, :172:37, :173:29, :175:29, src/main/scala/snax/streamer/DataWriter.scala:68:30
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/streamer/DataWriter.scala:34:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/DataWriter.scala:34:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/DataWriter.scala:34:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/streamer/DataWriter.scala:34:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/streamer/DataWriter.scala:34:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/DataWriter.scala:34:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/DataWriter.scala:34:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/streamer/DataWriter.scala:34:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/streamer/DataWriter.scala:34:7
        spatialStrides_0 = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/streamer/DataMover.scala:65:31, src/main/scala/snax/streamer/DataWriter.scala:34:7
        cstate = _RANDOM[/*Zero width*/ 1'b0][17];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :98:23, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_0 = _RANDOM[/*Zero width*/ 1'b0][18];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_1 = _RANDOM[/*Zero width*/ 1'b0][19];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_2 = _RANDOM[/*Zero width*/ 1'b0][20];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_3 = _RANDOM[/*Zero width*/ 1'b0][21];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_4 = _RANDOM[/*Zero width*/ 1'b0][22];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_5 = _RANDOM[/*Zero width*/ 1'b0][23];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_6 = _RANDOM[/*Zero width*/ 1'b0][24];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_7 = _RANDOM[/*Zero width*/ 1'b0][25];	// src/main/scala/snax/streamer/DataMover.scala:65:31, :141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/streamer/DataWriter.scala:34:7
        spatialStrides_0 = 17'h0;	// src/main/scala/snax/streamer/DataMover.scala:65:31, :66:12
        cstate = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:98:23, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_0 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_1 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_2 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_3 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_4 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_5 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_6 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
        tcdm_req_ready_reg_7 = 1'h0;	// src/main/scala/snax/streamer/DataMover.scala:141:35, src/main/scala/snax/streamer/DataWriter.scala:34:7
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/DataWriter.scala:34:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/DataWriter.scala:34:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_dream_streamer_DataWriterSpatialAddrGenUnit spatial_addr_gen_unit (	// src/main/scala/snax/streamer/DataWriter.scala:44:51
    .io_ptr_i       (io_ptr_agu_i_bits),
    .io_strides_i_0 (spatialStrides_0),	// src/main/scala/snax/streamer/DataMover.scala:65:31
    .io_ptr_o_0     (_spatial_addr_gen_unit_io_ptr_o_0),
    .io_ptr_o_1     (_spatial_addr_gen_unit_io_ptr_o_1),
    .io_ptr_o_2     (_spatial_addr_gen_unit_io_ptr_o_2),
    .io_ptr_o_3     (_spatial_addr_gen_unit_io_ptr_o_3),
    .io_ptr_o_4     (_spatial_addr_gen_unit_io_ptr_o_4),
    .io_ptr_o_5     (_spatial_addr_gen_unit_io_ptr_o_5),
    .io_ptr_o_6     (_spatial_addr_gen_unit_io_ptr_o_6),
    .io_ptr_o_7     (_spatial_addr_gen_unit_io_ptr_o_7)
  );
  assign io_ptr_agu_i_ready = io_ptr_agu_i_ready_0;	// src/main/scala/snax/streamer/DataMover.scala:164:42, src/main/scala/snax/streamer/DataWriter.scala:34:7
  assign io_tcdm_req_0_valid = io_tcdm_req_0_valid_0;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :68:30
  assign io_tcdm_req_0_bits_addr = _spatial_addr_gen_unit_io_ptr_o_0;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :44:51
  assign io_tcdm_req_0_bits_data = io_data_fifo_i_bits[63:0];	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :58:52
  assign io_tcdm_req_1_valid = io_tcdm_req_1_valid_0;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :68:30
  assign io_tcdm_req_1_bits_addr = _spatial_addr_gen_unit_io_ptr_o_1;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :44:51
  assign io_tcdm_req_1_bits_data = io_data_fifo_i_bits[127:64];	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :58:52
  assign io_tcdm_req_2_valid = io_tcdm_req_2_valid_0;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :68:30
  assign io_tcdm_req_2_bits_addr = _spatial_addr_gen_unit_io_ptr_o_2;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :44:51
  assign io_tcdm_req_2_bits_data = io_data_fifo_i_bits[191:128];	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :58:52
  assign io_tcdm_req_3_valid = io_tcdm_req_3_valid_0;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :68:30
  assign io_tcdm_req_3_bits_addr = _spatial_addr_gen_unit_io_ptr_o_3;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :44:51
  assign io_tcdm_req_3_bits_data = io_data_fifo_i_bits[255:192];	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :58:52
  assign io_tcdm_req_4_valid = io_tcdm_req_4_valid_0;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :68:30
  assign io_tcdm_req_4_bits_addr = _spatial_addr_gen_unit_io_ptr_o_4;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :44:51
  assign io_tcdm_req_4_bits_data = io_data_fifo_i_bits[319:256];	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :58:52
  assign io_tcdm_req_5_valid = io_tcdm_req_5_valid_0;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :68:30
  assign io_tcdm_req_5_bits_addr = _spatial_addr_gen_unit_io_ptr_o_5;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :44:51
  assign io_tcdm_req_5_bits_data = io_data_fifo_i_bits[383:320];	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :58:52
  assign io_tcdm_req_6_valid = io_tcdm_req_6_valid_0;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :68:30
  assign io_tcdm_req_6_bits_addr = _spatial_addr_gen_unit_io_ptr_o_6;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :44:51
  assign io_tcdm_req_6_bits_data = io_data_fifo_i_bits[447:384];	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :58:52
  assign io_tcdm_req_7_valid = io_tcdm_req_7_valid_0;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :68:30
  assign io_tcdm_req_7_bits_addr = _spatial_addr_gen_unit_io_ptr_o_7;	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :44:51
  assign io_tcdm_req_7_bits_data = io_data_fifo_i_bits[511:448];	// src/main/scala/snax/streamer/DataWriter.scala:34:7, :58:52
  assign io_data_movement_done = data_movement_done;	// src/main/scala/snax/streamer/DataMover.scala:219:62, src/main/scala/snax/streamer/DataWriter.scala:34:7
  assign io_data_fifo_i_ready = io_ptr_agu_i_ready_0;	// src/main/scala/snax/streamer/DataMover.scala:164:42, src/main/scala/snax/streamer/DataWriter.scala:34:7
endmodule

module snax_dream_streamer_TemporalAddrGenUnit(	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
  input         clock,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
                reset,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
                io_loopBounds_i_valid,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:80:14
  input  [31:0] io_loopBounds_i_bits_0,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:80:14
  input         io_strides_i_valid,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:80:14
  input  [16:0] io_strides_i_bits_0,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:80:14
  input         io_ptr_i_valid,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:80:14
  input  [16:0] io_ptr_i_bits,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:80:14
  input         io_ptr_o_ready,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:80:14
  output        io_ptr_o_valid,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:80:14
  output [16:0] io_ptr_o_bits,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:80:14
  output        io_done,	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:80:14
                io_zeroLoopBoundCase	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:80:14
);

  wire        io_ptr_o_valid_0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:214:38
  reg  [31:0] loopBounds_0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:94:27
  reg  [16:0] strides_0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:97:24
  reg  [16:0] ptr;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:100:20
  reg         cstate;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:121:23
  wire        zeroLoopBoundCase = cstate & loopBounds_0 == 32'h0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:94:27, :121:23, :153:{41,64}, :160:12
  reg  [31:0] loop_counters_0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:159:30
  wire [31:0] _loop_counters_next_0_T = loop_counters_0 + 32'h1;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:95:12, :159:30, :170:47
  wire        loop_counters_last_0 = _loop_counters_next_0_T == loopBounds_0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:94:27, :170:47, :173:52
  wire        loop_counters_valid_0 = io_ptr_o_ready & io_ptr_o_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:214:38
  wire        addr_gen_finish =
    loop_counters_last_0 & loop_counters_valid_0 | zeroLoopBoundCase;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:153:41, :173:52, :211:{5,23}
  assign io_ptr_o_valid_0 = cstate & ~zeroLoopBoundCase;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:121:23, :153:41, :214:{38,41}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
    if (reset) begin	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
      loopBounds_0 <= 32'h1;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:94:27, :95:12
      strides_0 <= 17'h0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:97:24, :98:12
      ptr <= 17'h0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:98:12, :100:20
      cstate <= 1'h0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:88:30, :121:23
      loop_counters_0 <= 32'h0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:159:30, :160:12
    end
    else begin	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
      automatic logic config_valid;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:89:61
      config_valid =
        ~cstate & io_loopBounds_i_valid & io_strides_i_valid & io_ptr_i_valid;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:89:61, :121:23, :146:31
      if (config_valid & ~cstate) begin	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:89:61, :121:23, :146:{21,31}
        loopBounds_0 <= io_loopBounds_i_bits_0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:94:27
        strides_0 <= io_strides_i_bits_0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:97:24
        ptr <= io_ptr_i_bits;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:100:20
      end
      if (cstate) begin	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:121:23
        cstate <= cstate & ~addr_gen_finish;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:88:30, :121:23, :122:24, :127:18, :130:16, :136:29, :137:16, :139:16, :211:23
        if (loop_counters_valid_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          if (loop_counters_last_0)	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:173:52
            loop_counters_0 <= 32'h0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:159:30, :160:12
          else	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:173:52
            loop_counters_0 <= _loop_counters_next_0_T;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:159:30, :170:47
        end
      end
      else begin	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:121:23
        cstate <= config_valid;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:89:61, :121:23
        loop_counters_0 <= 32'h0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:159:30, :160:12
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
        end	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
        loopBounds_0 = _RANDOM[2'h0];	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7, :94:27
        strides_0 = _RANDOM[2'h1][16:0];	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7, :97:24
        ptr = {_RANDOM[2'h1][31:17], _RANDOM[2'h2][1:0]};	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7, :97:24, :100:20
        cstate = _RANDOM[2'h2][2];	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7, :100:20, :121:23
        loop_counters_0 = {_RANDOM[2'h2][31:3], _RANDOM[2'h3][2:0]};	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7, :100:20, :159:30
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
        loopBounds_0 = 32'h1;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:94:27, :95:12
        strides_0 = 17'h0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:97:24, :98:12
        ptr = 17'h0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:98:12, :100:20
        cstate = 1'h0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:88:30, :121:23
        loop_counters_0 = 32'h0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:159:30, :160:12
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_ptr_o_valid = io_ptr_o_valid_0;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7, :214:38
  assign io_ptr_o_bits = loop_counters_0[16:0] * strides_0 + ptr;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7, :97:24, :100:20, :159:30, :206:29, :207:21
  assign io_done = addr_gen_finish;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7, :211:23
  assign io_zeroLoopBoundCase = zeroLoopBoundCase;	// src/main/scala/snax/streamer/TemporalAddrGenUnit.scala:72:7, :153:41
endmodule

// VCS coverage exclude_file
module ram_8x512(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [2:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [511:0] R0_data,
  input  [2:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [511:0] W0_data
);

  reg [511:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [511:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [9:0] j = 10'h0; j < 10'h200; j += 10'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[2:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 512'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue8_UInt512(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                 reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [511:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [511:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [511:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [2:0]   enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0]   deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire         do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire         do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :262:24, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock or posedge reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:264:27, :298:17, :300:14
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x512 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

module snax_dream_streamer_FIFO(	// src/main/scala/snax/streamer/FIFO.scala:14:7
  input          clock,	// src/main/scala/snax/streamer/FIFO.scala:14:7
                 reset,	// src/main/scala/snax/streamer/FIFO.scala:14:7
  output         io_in_ready,	// src/main/scala/snax/streamer/FIFO.scala:22:14
  input          io_in_valid,	// src/main/scala/snax/streamer/FIFO.scala:22:14
  input  [511:0] io_in_bits,	// src/main/scala/snax/streamer/FIFO.scala:22:14
  input          io_out_ready,	// src/main/scala/snax/streamer/FIFO.scala:22:14
  output         io_out_valid,	// src/main/scala/snax/streamer/FIFO.scala:22:14
  output [511:0] io_out_bits	// src/main/scala/snax/streamer/FIFO.scala:22:14
);

  Queue8_UInt512 fifo (	// src/main/scala/snax/streamer/FIFO.scala:25:22
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_ready),
    .io_enq_valid (io_in_valid),
    .io_enq_bits  (io_in_bits),
    .io_deq_ready (io_out_ready),
    .io_deq_valid (io_out_valid),
    .io_deq_bits  (io_out_bits)
  );
endmodule

module snax_dream_streamer_Streamer(	// src/main/scala/snax/streamer/Streamer.scala:112:7
  input          clock,	// src/main/scala/snax/streamer/Streamer.scala:112:7
                 reset,	// src/main/scala/snax/streamer/Streamer.scala:112:7
  output         io_csr_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_csr_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input  [31:0]  io_csr_bits_loopBounds_i_0_0,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input  [16:0]  io_csr_bits_temporalStrides_csr_i_0_0,	// src/main/scala/snax/streamer/Streamer.scala:119:14
                 io_csr_bits_temporalStrides_csr_i_1_0,	// src/main/scala/snax/streamer/Streamer.scala:119:14
                 io_csr_bits_spatialStrides_csr_i_1_0,	// src/main/scala/snax/streamer/Streamer.scala:119:14
                 io_csr_bits_spatialStrides_csr_i_0_0,	// src/main/scala/snax/streamer/Streamer.scala:119:14
                 io_csr_bits_ptr_i_0,	// src/main/scala/snax/streamer/Streamer.scala:119:14
                 io_csr_bits_ptr_i_1,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_streamer2accelerator_data_0_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_streamer2accelerator_data_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [511:0] io_data_streamer2accelerator_data_0_bits,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_accelerator2streamer_data_0_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_accelerator2streamer_data_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input  [511:0] io_data_accelerator2streamer_data_0_bits,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_0_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_0_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_1_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_1_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_1_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_2_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_2_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_2_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_3_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_3_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_3_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_4_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_4_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_4_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_5_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_5_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_5_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_6_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_6_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_6_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_7_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_7_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_7_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_8_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_8_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_8_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [63:0]  io_data_tcdm_req_8_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_9_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_9_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_9_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [63:0]  io_data_tcdm_req_9_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_10_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_10_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_10_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [63:0]  io_data_tcdm_req_10_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_11_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_11_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_11_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [63:0]  io_data_tcdm_req_11_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_12_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_12_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_12_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [63:0]  io_data_tcdm_req_12_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_13_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_13_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_13_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [63:0]  io_data_tcdm_req_13_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_14_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_14_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_14_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [63:0]  io_data_tcdm_req_14_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_req_15_ready,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_data_tcdm_req_15_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [16:0]  io_data_tcdm_req_15_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output [63:0]  io_data_tcdm_req_15_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_rsp_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input  [63:0]  io_data_tcdm_rsp_0_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_rsp_1_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input  [63:0]  io_data_tcdm_rsp_1_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_rsp_2_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input  [63:0]  io_data_tcdm_rsp_2_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_rsp_3_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input  [63:0]  io_data_tcdm_rsp_3_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_rsp_4_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input  [63:0]  io_data_tcdm_rsp_4_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_rsp_5_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input  [63:0]  io_data_tcdm_rsp_5_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_rsp_6_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input  [63:0]  io_data_tcdm_rsp_6_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input          io_data_tcdm_rsp_7_valid,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  input  [63:0]  io_data_tcdm_rsp_7_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:119:14
  output         io_busy_o	// src/main/scala/snax/streamer/Streamer.scala:119:14
);

  wire         _WriterFifo_0_io_out_valid;	// src/main/scala/snax/streamer/Streamer.scala:463:15
  wire [511:0] _WriterFifo_0_io_out_bits;	// src/main/scala/snax/streamer/Streamer.scala:463:15
  wire         _ReaderFifo_0_io_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:441:15
  wire         _address_gen_unit_1_io_ptr_o_valid;	// src/main/scala/snax/streamer/Streamer.scala:199:15
  wire [16:0]  _address_gen_unit_1_io_ptr_o_bits;	// src/main/scala/snax/streamer/Streamer.scala:199:15
  wire         _address_gen_unit_1_io_done;	// src/main/scala/snax/streamer/Streamer.scala:199:15
  wire         _address_gen_unit_1_io_zeroLoopBoundCase;	// src/main/scala/snax/streamer/Streamer.scala:199:15
  wire         _address_gen_unit_0_io_ptr_o_valid;	// src/main/scala/snax/streamer/Streamer.scala:199:15
  wire [16:0]  _address_gen_unit_0_io_ptr_o_bits;	// src/main/scala/snax/streamer/Streamer.scala:199:15
  wire         _address_gen_unit_0_io_done;	// src/main/scala/snax/streamer/Streamer.scala:199:15
  wire         _address_gen_unit_0_io_zeroLoopBoundCase;	// src/main/scala/snax/streamer/Streamer.scala:199:15
  wire         _data_writer_0_io_ptr_agu_i_ready;	// src/main/scala/snax/streamer/Streamer.scala:177:11
  wire         _data_writer_0_io_data_movement_done;	// src/main/scala/snax/streamer/Streamer.scala:177:11
  wire         _data_writer_0_io_data_fifo_i_ready;	// src/main/scala/snax/streamer/Streamer.scala:177:11
  wire         _data_reader_0_io_ptr_agu_i_ready;	// src/main/scala/snax/streamer/Streamer.scala:166:11
  wire         _data_reader_0_io_data_movement_done;	// src/main/scala/snax/streamer/Streamer.scala:166:11
  wire         _data_reader_0_io_data_fifo_o_valid;	// src/main/scala/snax/streamer/Streamer.scala:166:11
  wire [511:0] _data_reader_0_io_data_fifo_o_bits;	// src/main/scala/snax/streamer/Streamer.scala:166:11
  reg          datamover_states_0;	// src/main/scala/snax/streamer/Streamer.scala:220:33
  reg          datamover_states_1;	// src/main/scala/snax/streamer/Streamer.scala:220:33
  reg          cstate;	// src/main/scala/snax/streamer/Streamer.scala:224:23
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/streamer/Streamer.scala:112:7
    if (reset) begin	// src/main/scala/snax/streamer/Streamer.scala:112:7
      datamover_states_0 <= 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:112:7, :220:33
      datamover_states_1 <= 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:112:7, :220:33
      cstate <= 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:112:7, :224:23
    end
    else begin	// src/main/scala/snax/streamer/Streamer.scala:112:7
      automatic logic config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _GEN;	// src/main/scala/snax/streamer/Streamer.scala:257:23
      config_valid = ~cstate & io_csr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:224:23, :257:33
      _GEN = config_valid & ~cstate;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:224:23, :257:{23,33}
      datamover_states_0 <=
        _GEN | ~_data_reader_0_io_data_movement_done & datamover_states_0;	// src/main/scala/snax/streamer/Streamer.scala:166:11, :220:33, :257:{23,44}, :258:27, :261:52, :262:31
      datamover_states_1 <=
        _GEN | ~_data_writer_0_io_data_movement_done & datamover_states_1;	// src/main/scala/snax/streamer/Streamer.scala:177:11, :220:33, :257:{23,44}, :258:27, :266:77, :267:33
      if (cstate)	// src/main/scala/snax/streamer/Streamer.scala:224:23
        cstate <= cstate & (datamover_states_0 | datamover_states_1);	// src/main/scala/snax/streamer/Streamer.scala:220:33, :224:23, :225:24, :231:18, :241:31, :286:51
      else	// src/main/scala/snax/streamer/Streamer.scala:224:23
        cstate <= config_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:224:23
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/streamer/Streamer.scala:112:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:112:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:112:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/streamer/Streamer.scala:112:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/streamer/Streamer.scala:112:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/Streamer.scala:112:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/Streamer.scala:112:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/streamer/Streamer.scala:112:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/streamer/Streamer.scala:112:7
        datamover_states_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/streamer/Streamer.scala:112:7, :220:33
        datamover_states_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/snax/streamer/Streamer.scala:112:7, :220:33
        cstate = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/snax/streamer/Streamer.scala:112:7, :220:33, :224:23
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/streamer/Streamer.scala:112:7
        datamover_states_0 = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:112:7, :220:33
        datamover_states_1 = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:112:7, :220:33
        cstate = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:112:7, :224:23
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:112:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:112:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_dream_streamer_DataReader data_reader_0 (	// src/main/scala/snax/streamer/Streamer.scala:166:11
    .clock                          (clock),
    .reset                          (reset),
    .io_ptr_agu_i_ready             (_data_reader_0_io_ptr_agu_i_ready),
    .io_ptr_agu_i_valid             (_address_gen_unit_0_io_ptr_o_valid),	// src/main/scala/snax/streamer/Streamer.scala:199:15
    .io_ptr_agu_i_bits              (_address_gen_unit_0_io_ptr_o_bits),	// src/main/scala/snax/streamer/Streamer.scala:199:15
    .io_spatialStrides_csr_i_valid  (io_csr_valid),
    .io_spatialStrides_csr_i_bits_0 (io_csr_bits_spatialStrides_csr_i_0_0),
    .io_tcdm_req_0_ready            (io_data_tcdm_req_0_ready),
    .io_tcdm_req_0_valid            (io_data_tcdm_req_0_valid),
    .io_tcdm_req_0_bits_addr        (io_data_tcdm_req_0_bits_addr),
    .io_tcdm_req_1_ready            (io_data_tcdm_req_1_ready),
    .io_tcdm_req_1_valid            (io_data_tcdm_req_1_valid),
    .io_tcdm_req_1_bits_addr        (io_data_tcdm_req_1_bits_addr),
    .io_tcdm_req_2_ready            (io_data_tcdm_req_2_ready),
    .io_tcdm_req_2_valid            (io_data_tcdm_req_2_valid),
    .io_tcdm_req_2_bits_addr        (io_data_tcdm_req_2_bits_addr),
    .io_tcdm_req_3_ready            (io_data_tcdm_req_3_ready),
    .io_tcdm_req_3_valid            (io_data_tcdm_req_3_valid),
    .io_tcdm_req_3_bits_addr        (io_data_tcdm_req_3_bits_addr),
    .io_tcdm_req_4_ready            (io_data_tcdm_req_4_ready),
    .io_tcdm_req_4_valid            (io_data_tcdm_req_4_valid),
    .io_tcdm_req_4_bits_addr        (io_data_tcdm_req_4_bits_addr),
    .io_tcdm_req_5_ready            (io_data_tcdm_req_5_ready),
    .io_tcdm_req_5_valid            (io_data_tcdm_req_5_valid),
    .io_tcdm_req_5_bits_addr        (io_data_tcdm_req_5_bits_addr),
    .io_tcdm_req_6_ready            (io_data_tcdm_req_6_ready),
    .io_tcdm_req_6_valid            (io_data_tcdm_req_6_valid),
    .io_tcdm_req_6_bits_addr        (io_data_tcdm_req_6_bits_addr),
    .io_tcdm_req_7_ready            (io_data_tcdm_req_7_ready),
    .io_tcdm_req_7_valid            (io_data_tcdm_req_7_valid),
    .io_tcdm_req_7_bits_addr        (io_data_tcdm_req_7_bits_addr),
    .io_addr_gen_done               (_address_gen_unit_0_io_done),	// src/main/scala/snax/streamer/Streamer.scala:199:15
    .io_zeroLoopBoundCase           (_address_gen_unit_0_io_zeroLoopBoundCase),	// src/main/scala/snax/streamer/Streamer.scala:199:15
    .io_data_movement_done          (_data_reader_0_io_data_movement_done),
    .io_tcdm_rsp_0_valid            (io_data_tcdm_rsp_0_valid),
    .io_tcdm_rsp_0_bits_data        (io_data_tcdm_rsp_0_bits_data),
    .io_tcdm_rsp_1_valid            (io_data_tcdm_rsp_1_valid),
    .io_tcdm_rsp_1_bits_data        (io_data_tcdm_rsp_1_bits_data),
    .io_tcdm_rsp_2_valid            (io_data_tcdm_rsp_2_valid),
    .io_tcdm_rsp_2_bits_data        (io_data_tcdm_rsp_2_bits_data),
    .io_tcdm_rsp_3_valid            (io_data_tcdm_rsp_3_valid),
    .io_tcdm_rsp_3_bits_data        (io_data_tcdm_rsp_3_bits_data),
    .io_tcdm_rsp_4_valid            (io_data_tcdm_rsp_4_valid),
    .io_tcdm_rsp_4_bits_data        (io_data_tcdm_rsp_4_bits_data),
    .io_tcdm_rsp_5_valid            (io_data_tcdm_rsp_5_valid),
    .io_tcdm_rsp_5_bits_data        (io_data_tcdm_rsp_5_bits_data),
    .io_tcdm_rsp_6_valid            (io_data_tcdm_rsp_6_valid),
    .io_tcdm_rsp_6_bits_data        (io_data_tcdm_rsp_6_bits_data),
    .io_tcdm_rsp_7_valid            (io_data_tcdm_rsp_7_valid),
    .io_tcdm_rsp_7_bits_data        (io_data_tcdm_rsp_7_bits_data),
    .io_data_fifo_o_ready           (_ReaderFifo_0_io_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:441:15
    .io_data_fifo_o_valid           (_data_reader_0_io_data_fifo_o_valid),
    .io_data_fifo_o_bits            (_data_reader_0_io_data_fifo_o_bits)
  );
  snax_dream_streamer_DataWriter data_writer_0 (	// src/main/scala/snax/streamer/Streamer.scala:177:11
    .clock                          (clock),
    .reset                          (reset),
    .io_ptr_agu_i_ready             (_data_writer_0_io_ptr_agu_i_ready),
    .io_ptr_agu_i_valid             (_address_gen_unit_1_io_ptr_o_valid),	// src/main/scala/snax/streamer/Streamer.scala:199:15
    .io_ptr_agu_i_bits              (_address_gen_unit_1_io_ptr_o_bits),	// src/main/scala/snax/streamer/Streamer.scala:199:15
    .io_spatialStrides_csr_i_valid  (io_csr_valid),
    .io_spatialStrides_csr_i_bits_0 (io_csr_bits_spatialStrides_csr_i_1_0),
    .io_tcdm_req_0_ready            (io_data_tcdm_req_8_ready),
    .io_tcdm_req_0_valid            (io_data_tcdm_req_8_valid),
    .io_tcdm_req_0_bits_addr        (io_data_tcdm_req_8_bits_addr),
    .io_tcdm_req_0_bits_data        (io_data_tcdm_req_8_bits_data),
    .io_tcdm_req_1_ready            (io_data_tcdm_req_9_ready),
    .io_tcdm_req_1_valid            (io_data_tcdm_req_9_valid),
    .io_tcdm_req_1_bits_addr        (io_data_tcdm_req_9_bits_addr),
    .io_tcdm_req_1_bits_data        (io_data_tcdm_req_9_bits_data),
    .io_tcdm_req_2_ready            (io_data_tcdm_req_10_ready),
    .io_tcdm_req_2_valid            (io_data_tcdm_req_10_valid),
    .io_tcdm_req_2_bits_addr        (io_data_tcdm_req_10_bits_addr),
    .io_tcdm_req_2_bits_data        (io_data_tcdm_req_10_bits_data),
    .io_tcdm_req_3_ready            (io_data_tcdm_req_11_ready),
    .io_tcdm_req_3_valid            (io_data_tcdm_req_11_valid),
    .io_tcdm_req_3_bits_addr        (io_data_tcdm_req_11_bits_addr),
    .io_tcdm_req_3_bits_data        (io_data_tcdm_req_11_bits_data),
    .io_tcdm_req_4_ready            (io_data_tcdm_req_12_ready),
    .io_tcdm_req_4_valid            (io_data_tcdm_req_12_valid),
    .io_tcdm_req_4_bits_addr        (io_data_tcdm_req_12_bits_addr),
    .io_tcdm_req_4_bits_data        (io_data_tcdm_req_12_bits_data),
    .io_tcdm_req_5_ready            (io_data_tcdm_req_13_ready),
    .io_tcdm_req_5_valid            (io_data_tcdm_req_13_valid),
    .io_tcdm_req_5_bits_addr        (io_data_tcdm_req_13_bits_addr),
    .io_tcdm_req_5_bits_data        (io_data_tcdm_req_13_bits_data),
    .io_tcdm_req_6_ready            (io_data_tcdm_req_14_ready),
    .io_tcdm_req_6_valid            (io_data_tcdm_req_14_valid),
    .io_tcdm_req_6_bits_addr        (io_data_tcdm_req_14_bits_addr),
    .io_tcdm_req_6_bits_data        (io_data_tcdm_req_14_bits_data),
    .io_tcdm_req_7_ready            (io_data_tcdm_req_15_ready),
    .io_tcdm_req_7_valid            (io_data_tcdm_req_15_valid),
    .io_tcdm_req_7_bits_addr        (io_data_tcdm_req_15_bits_addr),
    .io_tcdm_req_7_bits_data        (io_data_tcdm_req_15_bits_data),
    .io_addr_gen_done               (_address_gen_unit_1_io_done),	// src/main/scala/snax/streamer/Streamer.scala:199:15
    .io_zeroLoopBoundCase           (_address_gen_unit_1_io_zeroLoopBoundCase),	// src/main/scala/snax/streamer/Streamer.scala:199:15
    .io_data_movement_done          (_data_writer_0_io_data_movement_done),
    .io_data_fifo_i_ready           (_data_writer_0_io_data_fifo_i_ready),
    .io_data_fifo_i_valid           (_WriterFifo_0_io_out_valid),	// src/main/scala/snax/streamer/Streamer.scala:463:15
    .io_data_fifo_i_bits            (_WriterFifo_0_io_out_bits)	// src/main/scala/snax/streamer/Streamer.scala:463:15
  );
  snax_dream_streamer_TemporalAddrGenUnit address_gen_unit_0 (	// src/main/scala/snax/streamer/Streamer.scala:199:15
    .clock                  (clock),
    .reset                  (reset),
    .io_loopBounds_i_valid  (io_csr_valid),
    .io_loopBounds_i_bits_0 (io_csr_bits_loopBounds_i_0_0),
    .io_strides_i_valid     (io_csr_valid),
    .io_strides_i_bits_0    (io_csr_bits_temporalStrides_csr_i_0_0),
    .io_ptr_i_valid         (io_csr_valid),
    .io_ptr_i_bits          (io_csr_bits_ptr_i_0),
    .io_ptr_o_ready         (_data_reader_0_io_ptr_agu_i_ready),	// src/main/scala/snax/streamer/Streamer.scala:166:11
    .io_ptr_o_valid         (_address_gen_unit_0_io_ptr_o_valid),
    .io_ptr_o_bits          (_address_gen_unit_0_io_ptr_o_bits),
    .io_done                (_address_gen_unit_0_io_done),
    .io_zeroLoopBoundCase   (_address_gen_unit_0_io_zeroLoopBoundCase)
  );
  snax_dream_streamer_TemporalAddrGenUnit address_gen_unit_1 (	// src/main/scala/snax/streamer/Streamer.scala:199:15
    .clock                  (clock),
    .reset                  (reset),
    .io_loopBounds_i_valid  (io_csr_valid),
    .io_loopBounds_i_bits_0 (io_csr_bits_loopBounds_i_0_0),
    .io_strides_i_valid     (io_csr_valid),
    .io_strides_i_bits_0    (io_csr_bits_temporalStrides_csr_i_1_0),
    .io_ptr_i_valid         (io_csr_valid),
    .io_ptr_i_bits          (io_csr_bits_ptr_i_1),
    .io_ptr_o_ready         (_data_writer_0_io_ptr_agu_i_ready),	// src/main/scala/snax/streamer/Streamer.scala:177:11
    .io_ptr_o_valid         (_address_gen_unit_1_io_ptr_o_valid),
    .io_ptr_o_bits          (_address_gen_unit_1_io_ptr_o_bits),
    .io_done                (_address_gen_unit_1_io_done),
    .io_zeroLoopBoundCase   (_address_gen_unit_1_io_zeroLoopBoundCase)
  );
  snax_dream_streamer_FIFO ReaderFifo_0 (	// src/main/scala/snax/streamer/Streamer.scala:441:15
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_ReaderFifo_0_io_in_ready),
    .io_in_valid  (_data_reader_0_io_data_fifo_o_valid),	// src/main/scala/snax/streamer/Streamer.scala:166:11
    .io_in_bits   (_data_reader_0_io_data_fifo_o_bits),	// src/main/scala/snax/streamer/Streamer.scala:166:11
    .io_out_ready (io_data_streamer2accelerator_data_0_ready),
    .io_out_valid (io_data_streamer2accelerator_data_0_valid),
    .io_out_bits  (io_data_streamer2accelerator_data_0_bits)
  );
  snax_dream_streamer_FIFO WriterFifo_0 (	// src/main/scala/snax/streamer/Streamer.scala:463:15
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (io_data_accelerator2streamer_data_0_ready),
    .io_in_valid  (io_data_accelerator2streamer_data_0_valid),
    .io_in_bits   (io_data_accelerator2streamer_data_0_bits),
    .io_out_ready (_data_writer_0_io_data_fifo_i_ready),	// src/main/scala/snax/streamer/Streamer.scala:177:11
    .io_out_valid (_WriterFifo_0_io_out_valid),
    .io_out_bits  (_WriterFifo_0_io_out_bits)
  );
  assign io_csr_ready = ~cstate;	// src/main/scala/snax/streamer/Streamer.scala:112:7, :224:23, :257:33
  assign io_busy_o = cstate;	// src/main/scala/snax/streamer/Streamer.scala:112:7, :224:23
endmodule

module snax_dream_streamer_StreamerTop(	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  input          clock,	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
                 reset,	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  output         io_csr_req_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_csr_req_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [31:0]  io_csr_req_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
                 io_csr_req_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_csr_req_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
                 io_csr_rsp_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_csr_rsp_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [31:0]  io_csr_rsp_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_streamer2accelerator_data_0_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_streamer2accelerator_data_0_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [511:0] io_data_streamer2accelerator_data_0_bits,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_accelerator2streamer_data_0_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_accelerator2streamer_data_0_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [511:0] io_data_accelerator2streamer_data_0_bits,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_0_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_0_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_0_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_0_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_0_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_0_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_1_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_1_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_1_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_1_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_1_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_1_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_2_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_2_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_2_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_2_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_2_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_2_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_3_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_3_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_3_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_3_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_3_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_3_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_4_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_4_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_4_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_4_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_4_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_4_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_5_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_5_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_5_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_5_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_5_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_5_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_6_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_6_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_6_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_6_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_6_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_6_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_7_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_7_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_7_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_7_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_7_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_7_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_8_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_8_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_8_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_8_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_8_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_8_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_9_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_9_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_9_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_9_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_9_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_9_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_10_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_10_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_10_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_10_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_10_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_10_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_11_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_11_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_11_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_11_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_11_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_11_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_12_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_12_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_12_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_12_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_12_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_12_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_13_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_13_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_13_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_13_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_13_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_13_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_14_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_14_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_14_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_14_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_14_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_14_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_req_15_ready,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_15_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [16:0]  io_data_tcdm_req_15_bits_addr,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output         io_data_tcdm_req_15_bits_write,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [63:0]  io_data_tcdm_req_15_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  output [7:0]   io_data_tcdm_req_15_bits_strb,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_0_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_0_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_1_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_1_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_2_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_2_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_3_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_3_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_4_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_4_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_5_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_5_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_6_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_6_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_7_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_7_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_8_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_8_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_9_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_9_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_10_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_10_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_11_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_11_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_12_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_12_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_13_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_13_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_14_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_14_bits_data,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input          io_data_tcdm_rsp_15_valid,	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
  input  [63:0]  io_data_tcdm_rsp_15_bits_data	// src/main/scala/snax/streamer/StreamerTop.scala:53:14
);

  wire        _streamer_io_csr_ready;	// src/main/scala/snax/streamer/StreamerTop.scala:71:24
  wire        _streamer_io_busy_o;	// src/main/scala/snax/streamer/StreamerTop.scala:71:24
  wire        _csr_manager_io_csr_config_out_valid;	// src/main/scala/snax/streamer/StreamerTop.scala:61:27
  wire [31:0] _csr_manager_io_csr_config_out_bits_0;	// src/main/scala/snax/streamer/StreamerTop.scala:61:27
  wire [31:0] _csr_manager_io_csr_config_out_bits_1;	// src/main/scala/snax/streamer/StreamerTop.scala:61:27
  wire [31:0] _csr_manager_io_csr_config_out_bits_2;	// src/main/scala/snax/streamer/StreamerTop.scala:61:27
  wire [31:0] _csr_manager_io_csr_config_out_bits_3;	// src/main/scala/snax/streamer/StreamerTop.scala:61:27
  wire [31:0] _csr_manager_io_csr_config_out_bits_4;	// src/main/scala/snax/streamer/StreamerTop.scala:61:27
  wire [31:0] _csr_manager_io_csr_config_out_bits_5;	// src/main/scala/snax/streamer/StreamerTop.scala:61:27
  wire [31:0] _csr_manager_io_csr_config_out_bits_6;	// src/main/scala/snax/streamer/StreamerTop.scala:61:27
  reg         streamerBusy2Idle_REG;	// src/main/scala/snax/streamer/StreamerTop.scala:87:54
  reg  [31:0] performance_counter;	// src/main/scala/snax/streamer/StreamerTop.scala:89:36
  always @(posedge clock)	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
    streamerBusy2Idle_REG <= _streamer_io_busy_o;	// src/main/scala/snax/streamer/StreamerTop.scala:71:24, :87:54
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
    if (reset)	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
      performance_counter <= 32'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:89:36
    else if (_streamer_io_busy_o)	// src/main/scala/snax/streamer/StreamerTop.scala:71:24
      performance_counter <= performance_counter + 32'h1;	// src/main/scala/snax/streamer/StreamerTop.scala:89:36, :91:48
    else if (~_streamer_io_busy_o & streamerBusy2Idle_REG)	// src/main/scala/snax/streamer/StreamerTop.scala:71:24, :87:{24,44,54}
      performance_counter <= 32'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:89:36
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
        end	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
        streamerBusy2Idle_REG = _RANDOM[1'h0][0];	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :87:54
        performance_counter = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][0]};	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :87:54, :89:36
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
        performance_counter = 32'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:89:36
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_dream_streamer_CsrManager csr_manager (	// src/main/scala/snax/streamer/StreamerTop.scala:61:27
    .clock                           (clock),
    .reset                           (reset),
    .io_csr_config_in_req_ready      (io_csr_req_ready),
    .io_csr_config_in_req_valid      (io_csr_req_valid),
    .io_csr_config_in_req_bits_data  (io_csr_req_bits_data),
    .io_csr_config_in_req_bits_addr  (io_csr_req_bits_addr),
    .io_csr_config_in_req_bits_write (io_csr_req_bits_write),
    .io_csr_config_in_rsp_ready      (io_csr_rsp_ready),
    .io_csr_config_in_rsp_valid      (io_csr_rsp_valid),
    .io_csr_config_in_rsp_bits_data  (io_csr_rsp_bits_data),
    .io_csr_config_out_ready         (_streamer_io_csr_ready),	// src/main/scala/snax/streamer/StreamerTop.scala:71:24
    .io_csr_config_out_valid         (_csr_manager_io_csr_config_out_valid),
    .io_csr_config_out_bits_0        (_csr_manager_io_csr_config_out_bits_0),
    .io_csr_config_out_bits_1        (_csr_manager_io_csr_config_out_bits_1),
    .io_csr_config_out_bits_2        (_csr_manager_io_csr_config_out_bits_2),
    .io_csr_config_out_bits_3        (_csr_manager_io_csr_config_out_bits_3),
    .io_csr_config_out_bits_4        (_csr_manager_io_csr_config_out_bits_4),
    .io_csr_config_out_bits_5        (_csr_manager_io_csr_config_out_bits_5),
    .io_csr_config_out_bits_6        (_csr_manager_io_csr_config_out_bits_6),
    .io_read_only_csr_0              ({31'h0, _streamer_io_busy_o}),	// src/main/scala/snax/streamer/StreamerTop.scala:71:24, :97:35
    .io_read_only_csr_1              (performance_counter)	// src/main/scala/snax/streamer/StreamerTop.scala:89:36
  );
  snax_dream_streamer_Streamer streamer (	// src/main/scala/snax/streamer/StreamerTop.scala:71:24
    .clock                                     (clock),
    .reset                                     (reset),
    .io_csr_ready                              (_streamer_io_csr_ready),
    .io_csr_valid                              (_csr_manager_io_csr_config_out_valid),	// src/main/scala/snax/streamer/StreamerTop.scala:61:27
    .io_csr_bits_loopBounds_i_0_0              (_csr_manager_io_csr_config_out_bits_0),	// src/main/scala/snax/streamer/StreamerTop.scala:61:27
    .io_csr_bits_temporalStrides_csr_i_0_0
      (_csr_manager_io_csr_config_out_bits_1[16:0]),	// src/main/scala/snax/streamer/StreamerTop.scala:61:27, :127:40
    .io_csr_bits_temporalStrides_csr_i_1_0
      (_csr_manager_io_csr_config_out_bits_2[16:0]),	// src/main/scala/snax/streamer/StreamerTop.scala:61:27, :127:40
    .io_csr_bits_spatialStrides_csr_i_1_0
      (_csr_manager_io_csr_config_out_bits_4[16:0]),	// src/main/scala/snax/streamer/StreamerTop.scala:61:27, :160:39
    .io_csr_bits_spatialStrides_csr_i_0_0
      (_csr_manager_io_csr_config_out_bits_3[16:0]),	// src/main/scala/snax/streamer/StreamerTop.scala:61:27, :160:39
    .io_csr_bits_ptr_i_0
      (_csr_manager_io_csr_config_out_bits_5[16:0]),	// src/main/scala/snax/streamer/StreamerTop.scala:61:27, :185:37
    .io_csr_bits_ptr_i_1
      (_csr_manager_io_csr_config_out_bits_6[16:0]),	// src/main/scala/snax/streamer/StreamerTop.scala:61:27, :185:37
    .io_data_streamer2accelerator_data_0_ready
      (io_data_streamer2accelerator_data_0_ready),
    .io_data_streamer2accelerator_data_0_valid
      (io_data_streamer2accelerator_data_0_valid),
    .io_data_streamer2accelerator_data_0_bits  (io_data_streamer2accelerator_data_0_bits),
    .io_data_accelerator2streamer_data_0_ready
      (io_data_accelerator2streamer_data_0_ready),
    .io_data_accelerator2streamer_data_0_valid
      (io_data_accelerator2streamer_data_0_valid),
    .io_data_accelerator2streamer_data_0_bits  (io_data_accelerator2streamer_data_0_bits),
    .io_data_tcdm_req_0_ready                  (io_data_tcdm_req_0_ready),
    .io_data_tcdm_req_0_valid                  (io_data_tcdm_req_0_valid),
    .io_data_tcdm_req_0_bits_addr              (io_data_tcdm_req_0_bits_addr),
    .io_data_tcdm_req_1_ready                  (io_data_tcdm_req_1_ready),
    .io_data_tcdm_req_1_valid                  (io_data_tcdm_req_1_valid),
    .io_data_tcdm_req_1_bits_addr              (io_data_tcdm_req_1_bits_addr),
    .io_data_tcdm_req_2_ready                  (io_data_tcdm_req_2_ready),
    .io_data_tcdm_req_2_valid                  (io_data_tcdm_req_2_valid),
    .io_data_tcdm_req_2_bits_addr              (io_data_tcdm_req_2_bits_addr),
    .io_data_tcdm_req_3_ready                  (io_data_tcdm_req_3_ready),
    .io_data_tcdm_req_3_valid                  (io_data_tcdm_req_3_valid),
    .io_data_tcdm_req_3_bits_addr              (io_data_tcdm_req_3_bits_addr),
    .io_data_tcdm_req_4_ready                  (io_data_tcdm_req_4_ready),
    .io_data_tcdm_req_4_valid                  (io_data_tcdm_req_4_valid),
    .io_data_tcdm_req_4_bits_addr              (io_data_tcdm_req_4_bits_addr),
    .io_data_tcdm_req_5_ready                  (io_data_tcdm_req_5_ready),
    .io_data_tcdm_req_5_valid                  (io_data_tcdm_req_5_valid),
    .io_data_tcdm_req_5_bits_addr              (io_data_tcdm_req_5_bits_addr),
    .io_data_tcdm_req_6_ready                  (io_data_tcdm_req_6_ready),
    .io_data_tcdm_req_6_valid                  (io_data_tcdm_req_6_valid),
    .io_data_tcdm_req_6_bits_addr              (io_data_tcdm_req_6_bits_addr),
    .io_data_tcdm_req_7_ready                  (io_data_tcdm_req_7_ready),
    .io_data_tcdm_req_7_valid                  (io_data_tcdm_req_7_valid),
    .io_data_tcdm_req_7_bits_addr              (io_data_tcdm_req_7_bits_addr),
    .io_data_tcdm_req_8_ready                  (io_data_tcdm_req_8_ready),
    .io_data_tcdm_req_8_valid                  (io_data_tcdm_req_8_valid),
    .io_data_tcdm_req_8_bits_addr              (io_data_tcdm_req_8_bits_addr),
    .io_data_tcdm_req_8_bits_data              (io_data_tcdm_req_8_bits_data),
    .io_data_tcdm_req_9_ready                  (io_data_tcdm_req_9_ready),
    .io_data_tcdm_req_9_valid                  (io_data_tcdm_req_9_valid),
    .io_data_tcdm_req_9_bits_addr              (io_data_tcdm_req_9_bits_addr),
    .io_data_tcdm_req_9_bits_data              (io_data_tcdm_req_9_bits_data),
    .io_data_tcdm_req_10_ready                 (io_data_tcdm_req_10_ready),
    .io_data_tcdm_req_10_valid                 (io_data_tcdm_req_10_valid),
    .io_data_tcdm_req_10_bits_addr             (io_data_tcdm_req_10_bits_addr),
    .io_data_tcdm_req_10_bits_data             (io_data_tcdm_req_10_bits_data),
    .io_data_tcdm_req_11_ready                 (io_data_tcdm_req_11_ready),
    .io_data_tcdm_req_11_valid                 (io_data_tcdm_req_11_valid),
    .io_data_tcdm_req_11_bits_addr             (io_data_tcdm_req_11_bits_addr),
    .io_data_tcdm_req_11_bits_data             (io_data_tcdm_req_11_bits_data),
    .io_data_tcdm_req_12_ready                 (io_data_tcdm_req_12_ready),
    .io_data_tcdm_req_12_valid                 (io_data_tcdm_req_12_valid),
    .io_data_tcdm_req_12_bits_addr             (io_data_tcdm_req_12_bits_addr),
    .io_data_tcdm_req_12_bits_data             (io_data_tcdm_req_12_bits_data),
    .io_data_tcdm_req_13_ready                 (io_data_tcdm_req_13_ready),
    .io_data_tcdm_req_13_valid                 (io_data_tcdm_req_13_valid),
    .io_data_tcdm_req_13_bits_addr             (io_data_tcdm_req_13_bits_addr),
    .io_data_tcdm_req_13_bits_data             (io_data_tcdm_req_13_bits_data),
    .io_data_tcdm_req_14_ready                 (io_data_tcdm_req_14_ready),
    .io_data_tcdm_req_14_valid                 (io_data_tcdm_req_14_valid),
    .io_data_tcdm_req_14_bits_addr             (io_data_tcdm_req_14_bits_addr),
    .io_data_tcdm_req_14_bits_data             (io_data_tcdm_req_14_bits_data),
    .io_data_tcdm_req_15_ready                 (io_data_tcdm_req_15_ready),
    .io_data_tcdm_req_15_valid                 (io_data_tcdm_req_15_valid),
    .io_data_tcdm_req_15_bits_addr             (io_data_tcdm_req_15_bits_addr),
    .io_data_tcdm_req_15_bits_data             (io_data_tcdm_req_15_bits_data),
    .io_data_tcdm_rsp_0_valid                  (io_data_tcdm_rsp_0_valid),
    .io_data_tcdm_rsp_0_bits_data              (io_data_tcdm_rsp_0_bits_data),
    .io_data_tcdm_rsp_1_valid                  (io_data_tcdm_rsp_1_valid),
    .io_data_tcdm_rsp_1_bits_data              (io_data_tcdm_rsp_1_bits_data),
    .io_data_tcdm_rsp_2_valid                  (io_data_tcdm_rsp_2_valid),
    .io_data_tcdm_rsp_2_bits_data              (io_data_tcdm_rsp_2_bits_data),
    .io_data_tcdm_rsp_3_valid                  (io_data_tcdm_rsp_3_valid),
    .io_data_tcdm_rsp_3_bits_data              (io_data_tcdm_rsp_3_bits_data),
    .io_data_tcdm_rsp_4_valid                  (io_data_tcdm_rsp_4_valid),
    .io_data_tcdm_rsp_4_bits_data              (io_data_tcdm_rsp_4_bits_data),
    .io_data_tcdm_rsp_5_valid                  (io_data_tcdm_rsp_5_valid),
    .io_data_tcdm_rsp_5_bits_data              (io_data_tcdm_rsp_5_bits_data),
    .io_data_tcdm_rsp_6_valid                  (io_data_tcdm_rsp_6_valid),
    .io_data_tcdm_rsp_6_bits_data              (io_data_tcdm_rsp_6_bits_data),
    .io_data_tcdm_rsp_7_valid                  (io_data_tcdm_rsp_7_valid),
    .io_data_tcdm_rsp_7_bits_data              (io_data_tcdm_rsp_7_bits_data),
    .io_busy_o                                 (_streamer_io_busy_o)
  );
  assign io_data_tcdm_req_0_bits_write = 1'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_0_bits_data = 64'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_0_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_1_bits_write = 1'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_1_bits_data = 64'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_1_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_2_bits_write = 1'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_2_bits_data = 64'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_2_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_3_bits_write = 1'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_3_bits_data = 64'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_3_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_4_bits_write = 1'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_4_bits_data = 64'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_4_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_5_bits_write = 1'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_5_bits_data = 64'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_5_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_6_bits_write = 1'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_6_bits_data = 64'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_6_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_7_bits_write = 1'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_7_bits_data = 64'h0;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_7_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_8_bits_write = 1'h1;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_8_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_9_bits_write = 1'h1;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_9_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_10_bits_write = 1'h1;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_10_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_11_bits_write = 1'h1;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_11_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_12_bits_write = 1'h1;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_12_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_13_bits_write = 1'h1;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_13_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_14_bits_write = 1'h1;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_14_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
  assign io_data_tcdm_req_15_bits_write = 1'h1;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7
  assign io_data_tcdm_req_15_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/StreamerTop.scala:37:7, :71:24
endmodule

