// Seed: 3262453447
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4
);
  assign id_0 = id_2;
  logic id_5;
  initial begin
    id_5 = 1'b0;
  end
endmodule
