C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\rev_1   -part GW1N_1  -package QFN48  -grade -5    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\rev_1\synlog\report\LCD_FIFO_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -flow mapping  -multisrs  -ovm  C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\rev_1\LCD_FIFO.vm   -autoconstraint  -freq 100.000   C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\rev_1\synwork\LCD_FIFO_prem.srd  -sap  C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\rev_1\LCD_FIFO.sap  -otap  C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\rev_1\LCD_FIFO.tap  -omap  C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\rev_1\LCD_FIFO.map  -devicelib  C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v  -ologparam  C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\rev_1\syntmp\LCD_FIFO.plg  -osyn  C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\rev_1\LCD_FIFO.srm  -prjdir  C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\  -prjname  FIFO  -log  C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\rev_1\synlog\LCD_FIFO_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW1N_1 -package QFN48 -grade -5 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\LCD_FIFO_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -flow mapping -multisrs -ovm ..\LCD_FIFO.vm -autoconstraint -freq 100.000 ..\synwork\LCD_FIFO_prem.srd -sap ..\LCD_FIFO.sap -otap ..\LCD_FIFO.tap -omap ..\LCD_FIFO.map -devicelib ..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v -ologparam LCD_FIFO.plg -osyn ..\LCD_FIFO.srm -prjdir ..\..\ -prjname FIFO -log ..\synlog\LCD_FIFO_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:17
file:..\LCD_FIFO.vm|io:o|time:1569559100|size:84116|exec:0|csum:
file:..\synwork\LCD_FIFO_prem.srd|io:i|time:1569559084|size:47021|exec:0|csum:8A5E2FB94B9C2CA8FE1E5239A5D24973
file:..\LCD_FIFO.sap|io:o|time:1569559086|size:218|exec:0|csum:
file:..\LCD_FIFO.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\LCD_FIFO.map|io:o|time:1569559103|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v|io:i|time:1564767964|size:120208|exec:0|csum:6A30DD570B0F44118E5DE3BFDC7E191D
file:LCD_FIFO.plg|io:o|time:1569559103|size:952|exec:0|csum:
file:..\LCD_FIFO.srm|io:o|time:1569559099|size:4883|exec:0|csum:
file:..\synlog\LCD_FIFO_fpga_mapper.srr|io:o|time:1569559103|size:73398|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1566997978|size:39921152|exec:1|csum:0AEF8A2DA98D066C6220B9163A1DDE13
