
Firmware_STM32_TP_CapteursBus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a260  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  0800a430  0800a430  0000b430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a964  0800a964  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a964  0800a964  0000b964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a96c  0800a96c  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a96c  0800a96c  0000b96c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a970  0800a970  0000b970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a974  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  200001d8  0800ab4c  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a0  0800ab4c  0000c4a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe2d  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bce  00000000  00000000  0001c035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  0001ec08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a1e  00000000  00000000  0001f938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023d8a  00000000  00000000  00020356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013572  00000000  00000000  000440e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d04ec  00000000  00000000  00057652  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00127b3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b68  00000000  00000000  00127b84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0012c6ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a418 	.word	0x0800a418

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800a418 	.word	0x0800a418

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_frsub>:
 8000c08:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c0c:	e002      	b.n	8000c14 <__addsf3>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_fsub>:
 8000c10:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c14 <__addsf3>:
 8000c14:	0042      	lsls	r2, r0, #1
 8000c16:	bf1f      	itttt	ne
 8000c18:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c1c:	ea92 0f03 	teqne	r2, r3
 8000c20:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c24:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c28:	d06a      	beq.n	8000d00 <__addsf3+0xec>
 8000c2a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c2e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c32:	bfc1      	itttt	gt
 8000c34:	18d2      	addgt	r2, r2, r3
 8000c36:	4041      	eorgt	r1, r0
 8000c38:	4048      	eorgt	r0, r1
 8000c3a:	4041      	eorgt	r1, r0
 8000c3c:	bfb8      	it	lt
 8000c3e:	425b      	neglt	r3, r3
 8000c40:	2b19      	cmp	r3, #25
 8000c42:	bf88      	it	hi
 8000c44:	4770      	bxhi	lr
 8000c46:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c4a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c4e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c52:	bf18      	it	ne
 8000c54:	4240      	negne	r0, r0
 8000c56:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c5a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c5e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c62:	bf18      	it	ne
 8000c64:	4249      	negne	r1, r1
 8000c66:	ea92 0f03 	teq	r2, r3
 8000c6a:	d03f      	beq.n	8000cec <__addsf3+0xd8>
 8000c6c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c70:	fa41 fc03 	asr.w	ip, r1, r3
 8000c74:	eb10 000c 	adds.w	r0, r0, ip
 8000c78:	f1c3 0320 	rsb	r3, r3, #32
 8000c7c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c80:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c84:	d502      	bpl.n	8000c8c <__addsf3+0x78>
 8000c86:	4249      	negs	r1, r1
 8000c88:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c8c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c90:	d313      	bcc.n	8000cba <__addsf3+0xa6>
 8000c92:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c96:	d306      	bcc.n	8000ca6 <__addsf3+0x92>
 8000c98:	0840      	lsrs	r0, r0, #1
 8000c9a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c9e:	f102 0201 	add.w	r2, r2, #1
 8000ca2:	2afe      	cmp	r2, #254	@ 0xfe
 8000ca4:	d251      	bcs.n	8000d4a <__addsf3+0x136>
 8000ca6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000caa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cae:	bf08      	it	eq
 8000cb0:	f020 0001 	biceq.w	r0, r0, #1
 8000cb4:	ea40 0003 	orr.w	r0, r0, r3
 8000cb8:	4770      	bx	lr
 8000cba:	0049      	lsls	r1, r1, #1
 8000cbc:	eb40 0000 	adc.w	r0, r0, r0
 8000cc0:	3a01      	subs	r2, #1
 8000cc2:	bf28      	it	cs
 8000cc4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cc8:	d2ed      	bcs.n	8000ca6 <__addsf3+0x92>
 8000cca:	fab0 fc80 	clz	ip, r0
 8000cce:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cd2:	ebb2 020c 	subs.w	r2, r2, ip
 8000cd6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cda:	bfaa      	itet	ge
 8000cdc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ce0:	4252      	neglt	r2, r2
 8000ce2:	4318      	orrge	r0, r3
 8000ce4:	bfbc      	itt	lt
 8000ce6:	40d0      	lsrlt	r0, r2
 8000ce8:	4318      	orrlt	r0, r3
 8000cea:	4770      	bx	lr
 8000cec:	f092 0f00 	teq	r2, #0
 8000cf0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cf4:	bf06      	itte	eq
 8000cf6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cfa:	3201      	addeq	r2, #1
 8000cfc:	3b01      	subne	r3, #1
 8000cfe:	e7b5      	b.n	8000c6c <__addsf3+0x58>
 8000d00:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d04:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d08:	bf18      	it	ne
 8000d0a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d0e:	d021      	beq.n	8000d54 <__addsf3+0x140>
 8000d10:	ea92 0f03 	teq	r2, r3
 8000d14:	d004      	beq.n	8000d20 <__addsf3+0x10c>
 8000d16:	f092 0f00 	teq	r2, #0
 8000d1a:	bf08      	it	eq
 8000d1c:	4608      	moveq	r0, r1
 8000d1e:	4770      	bx	lr
 8000d20:	ea90 0f01 	teq	r0, r1
 8000d24:	bf1c      	itt	ne
 8000d26:	2000      	movne	r0, #0
 8000d28:	4770      	bxne	lr
 8000d2a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d2e:	d104      	bne.n	8000d3a <__addsf3+0x126>
 8000d30:	0040      	lsls	r0, r0, #1
 8000d32:	bf28      	it	cs
 8000d34:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d38:	4770      	bx	lr
 8000d3a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d3e:	bf3c      	itt	cc
 8000d40:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d44:	4770      	bxcc	lr
 8000d46:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d4a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d4e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d52:	4770      	bx	lr
 8000d54:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d58:	bf16      	itet	ne
 8000d5a:	4608      	movne	r0, r1
 8000d5c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d60:	4601      	movne	r1, r0
 8000d62:	0242      	lsls	r2, r0, #9
 8000d64:	bf06      	itte	eq
 8000d66:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d6a:	ea90 0f01 	teqeq	r0, r1
 8000d6e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d72:	4770      	bx	lr

08000d74 <__aeabi_ui2f>:
 8000d74:	f04f 0300 	mov.w	r3, #0
 8000d78:	e004      	b.n	8000d84 <__aeabi_i2f+0x8>
 8000d7a:	bf00      	nop

08000d7c <__aeabi_i2f>:
 8000d7c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d80:	bf48      	it	mi
 8000d82:	4240      	negmi	r0, r0
 8000d84:	ea5f 0c00 	movs.w	ip, r0
 8000d88:	bf08      	it	eq
 8000d8a:	4770      	bxeq	lr
 8000d8c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d90:	4601      	mov	r1, r0
 8000d92:	f04f 0000 	mov.w	r0, #0
 8000d96:	e01c      	b.n	8000dd2 <__aeabi_l2f+0x2a>

08000d98 <__aeabi_ul2f>:
 8000d98:	ea50 0201 	orrs.w	r2, r0, r1
 8000d9c:	bf08      	it	eq
 8000d9e:	4770      	bxeq	lr
 8000da0:	f04f 0300 	mov.w	r3, #0
 8000da4:	e00a      	b.n	8000dbc <__aeabi_l2f+0x14>
 8000da6:	bf00      	nop

08000da8 <__aeabi_l2f>:
 8000da8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dac:	bf08      	it	eq
 8000dae:	4770      	bxeq	lr
 8000db0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000db4:	d502      	bpl.n	8000dbc <__aeabi_l2f+0x14>
 8000db6:	4240      	negs	r0, r0
 8000db8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dbc:	ea5f 0c01 	movs.w	ip, r1
 8000dc0:	bf02      	ittt	eq
 8000dc2:	4684      	moveq	ip, r0
 8000dc4:	4601      	moveq	r1, r0
 8000dc6:	2000      	moveq	r0, #0
 8000dc8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dcc:	bf08      	it	eq
 8000dce:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dd2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dd6:	fabc f28c 	clz	r2, ip
 8000dda:	3a08      	subs	r2, #8
 8000ddc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000de0:	db10      	blt.n	8000e04 <__aeabi_l2f+0x5c>
 8000de2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000de6:	4463      	add	r3, ip
 8000de8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dec:	f1c2 0220 	rsb	r2, r2, #32
 8000df0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000df4:	fa20 f202 	lsr.w	r2, r0, r2
 8000df8:	eb43 0002 	adc.w	r0, r3, r2
 8000dfc:	bf08      	it	eq
 8000dfe:	f020 0001 	biceq.w	r0, r0, #1
 8000e02:	4770      	bx	lr
 8000e04:	f102 0220 	add.w	r2, r2, #32
 8000e08:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e0c:	f1c2 0220 	rsb	r2, r2, #32
 8000e10:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e14:	fa21 f202 	lsr.w	r2, r1, r2
 8000e18:	eb43 0002 	adc.w	r0, r3, r2
 8000e1c:	bf08      	it	eq
 8000e1e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e22:	4770      	bx	lr

08000e24 <__aeabi_ldivmod>:
 8000e24:	b97b      	cbnz	r3, 8000e46 <__aeabi_ldivmod+0x22>
 8000e26:	b972      	cbnz	r2, 8000e46 <__aeabi_ldivmod+0x22>
 8000e28:	2900      	cmp	r1, #0
 8000e2a:	bfbe      	ittt	lt
 8000e2c:	2000      	movlt	r0, #0
 8000e2e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000e32:	e006      	blt.n	8000e42 <__aeabi_ldivmod+0x1e>
 8000e34:	bf08      	it	eq
 8000e36:	2800      	cmpeq	r0, #0
 8000e38:	bf1c      	itt	ne
 8000e3a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000e3e:	f04f 30ff 	movne.w	r0, #4294967295
 8000e42:	f000 b9d3 	b.w	80011ec <__aeabi_idiv0>
 8000e46:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e4a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e4e:	2900      	cmp	r1, #0
 8000e50:	db09      	blt.n	8000e66 <__aeabi_ldivmod+0x42>
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	db1a      	blt.n	8000e8c <__aeabi_ldivmod+0x68>
 8000e56:	f000 f84d 	bl	8000ef4 <__udivmoddi4>
 8000e5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e62:	b004      	add	sp, #16
 8000e64:	4770      	bx	lr
 8000e66:	4240      	negs	r0, r0
 8000e68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	db1b      	blt.n	8000ea8 <__aeabi_ldivmod+0x84>
 8000e70:	f000 f840 	bl	8000ef4 <__udivmoddi4>
 8000e74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e7c:	b004      	add	sp, #16
 8000e7e:	4240      	negs	r0, r0
 8000e80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e84:	4252      	negs	r2, r2
 8000e86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e8a:	4770      	bx	lr
 8000e8c:	4252      	negs	r2, r2
 8000e8e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e92:	f000 f82f 	bl	8000ef4 <__udivmoddi4>
 8000e96:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e9e:	b004      	add	sp, #16
 8000ea0:	4240      	negs	r0, r0
 8000ea2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ea6:	4770      	bx	lr
 8000ea8:	4252      	negs	r2, r2
 8000eaa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000eae:	f000 f821 	bl	8000ef4 <__udivmoddi4>
 8000eb2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eba:	b004      	add	sp, #16
 8000ebc:	4252      	negs	r2, r2
 8000ebe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ec2:	4770      	bx	lr

08000ec4 <__aeabi_uldivmod>:
 8000ec4:	b953      	cbnz	r3, 8000edc <__aeabi_uldivmod+0x18>
 8000ec6:	b94a      	cbnz	r2, 8000edc <__aeabi_uldivmod+0x18>
 8000ec8:	2900      	cmp	r1, #0
 8000eca:	bf08      	it	eq
 8000ecc:	2800      	cmpeq	r0, #0
 8000ece:	bf1c      	itt	ne
 8000ed0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ed4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ed8:	f000 b988 	b.w	80011ec <__aeabi_idiv0>
 8000edc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ee0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ee4:	f000 f806 	bl	8000ef4 <__udivmoddi4>
 8000ee8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ef0:	b004      	add	sp, #16
 8000ef2:	4770      	bx	lr

08000ef4 <__udivmoddi4>:
 8000ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ef8:	9d08      	ldr	r5, [sp, #32]
 8000efa:	468e      	mov	lr, r1
 8000efc:	4604      	mov	r4, r0
 8000efe:	4688      	mov	r8, r1
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d14a      	bne.n	8000f9a <__udivmoddi4+0xa6>
 8000f04:	428a      	cmp	r2, r1
 8000f06:	4617      	mov	r7, r2
 8000f08:	d962      	bls.n	8000fd0 <__udivmoddi4+0xdc>
 8000f0a:	fab2 f682 	clz	r6, r2
 8000f0e:	b14e      	cbz	r6, 8000f24 <__udivmoddi4+0x30>
 8000f10:	f1c6 0320 	rsb	r3, r6, #32
 8000f14:	fa01 f806 	lsl.w	r8, r1, r6
 8000f18:	fa20 f303 	lsr.w	r3, r0, r3
 8000f1c:	40b7      	lsls	r7, r6
 8000f1e:	ea43 0808 	orr.w	r8, r3, r8
 8000f22:	40b4      	lsls	r4, r6
 8000f24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f28:	fa1f fc87 	uxth.w	ip, r7
 8000f2c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000f30:	0c23      	lsrs	r3, r4, #16
 8000f32:	fb0e 8811 	mls	r8, lr, r1, r8
 8000f36:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f3a:	fb01 f20c 	mul.w	r2, r1, ip
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d909      	bls.n	8000f56 <__udivmoddi4+0x62>
 8000f42:	18fb      	adds	r3, r7, r3
 8000f44:	f101 30ff 	add.w	r0, r1, #4294967295
 8000f48:	f080 80ea 	bcs.w	8001120 <__udivmoddi4+0x22c>
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	f240 80e7 	bls.w	8001120 <__udivmoddi4+0x22c>
 8000f52:	3902      	subs	r1, #2
 8000f54:	443b      	add	r3, r7
 8000f56:	1a9a      	subs	r2, r3, r2
 8000f58:	b2a3      	uxth	r3, r4
 8000f5a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000f5e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f66:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f6a:	459c      	cmp	ip, r3
 8000f6c:	d909      	bls.n	8000f82 <__udivmoddi4+0x8e>
 8000f6e:	18fb      	adds	r3, r7, r3
 8000f70:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f74:	f080 80d6 	bcs.w	8001124 <__udivmoddi4+0x230>
 8000f78:	459c      	cmp	ip, r3
 8000f7a:	f240 80d3 	bls.w	8001124 <__udivmoddi4+0x230>
 8000f7e:	443b      	add	r3, r7
 8000f80:	3802      	subs	r0, #2
 8000f82:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f86:	eba3 030c 	sub.w	r3, r3, ip
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	b11d      	cbz	r5, 8000f96 <__udivmoddi4+0xa2>
 8000f8e:	40f3      	lsrs	r3, r6
 8000f90:	2200      	movs	r2, #0
 8000f92:	e9c5 3200 	strd	r3, r2, [r5]
 8000f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f9a:	428b      	cmp	r3, r1
 8000f9c:	d905      	bls.n	8000faa <__udivmoddi4+0xb6>
 8000f9e:	b10d      	cbz	r5, 8000fa4 <__udivmoddi4+0xb0>
 8000fa0:	e9c5 0100 	strd	r0, r1, [r5]
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e7f5      	b.n	8000f96 <__udivmoddi4+0xa2>
 8000faa:	fab3 f183 	clz	r1, r3
 8000fae:	2900      	cmp	r1, #0
 8000fb0:	d146      	bne.n	8001040 <__udivmoddi4+0x14c>
 8000fb2:	4573      	cmp	r3, lr
 8000fb4:	d302      	bcc.n	8000fbc <__udivmoddi4+0xc8>
 8000fb6:	4282      	cmp	r2, r0
 8000fb8:	f200 8105 	bhi.w	80011c6 <__udivmoddi4+0x2d2>
 8000fbc:	1a84      	subs	r4, r0, r2
 8000fbe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000fc2:	2001      	movs	r0, #1
 8000fc4:	4690      	mov	r8, r2
 8000fc6:	2d00      	cmp	r5, #0
 8000fc8:	d0e5      	beq.n	8000f96 <__udivmoddi4+0xa2>
 8000fca:	e9c5 4800 	strd	r4, r8, [r5]
 8000fce:	e7e2      	b.n	8000f96 <__udivmoddi4+0xa2>
 8000fd0:	2a00      	cmp	r2, #0
 8000fd2:	f000 8090 	beq.w	80010f6 <__udivmoddi4+0x202>
 8000fd6:	fab2 f682 	clz	r6, r2
 8000fda:	2e00      	cmp	r6, #0
 8000fdc:	f040 80a4 	bne.w	8001128 <__udivmoddi4+0x234>
 8000fe0:	1a8a      	subs	r2, r1, r2
 8000fe2:	0c03      	lsrs	r3, r0, #16
 8000fe4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fe8:	b280      	uxth	r0, r0
 8000fea:	b2bc      	uxth	r4, r7
 8000fec:	2101      	movs	r1, #1
 8000fee:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ff2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ff6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ffa:	fb04 f20c 	mul.w	r2, r4, ip
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d907      	bls.n	8001012 <__udivmoddi4+0x11e>
 8001002:	18fb      	adds	r3, r7, r3
 8001004:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001008:	d202      	bcs.n	8001010 <__udivmoddi4+0x11c>
 800100a:	429a      	cmp	r2, r3
 800100c:	f200 80e0 	bhi.w	80011d0 <__udivmoddi4+0x2dc>
 8001010:	46c4      	mov	ip, r8
 8001012:	1a9b      	subs	r3, r3, r2
 8001014:	fbb3 f2fe 	udiv	r2, r3, lr
 8001018:	fb0e 3312 	mls	r3, lr, r2, r3
 800101c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001020:	fb02 f404 	mul.w	r4, r2, r4
 8001024:	429c      	cmp	r4, r3
 8001026:	d907      	bls.n	8001038 <__udivmoddi4+0x144>
 8001028:	18fb      	adds	r3, r7, r3
 800102a:	f102 30ff 	add.w	r0, r2, #4294967295
 800102e:	d202      	bcs.n	8001036 <__udivmoddi4+0x142>
 8001030:	429c      	cmp	r4, r3
 8001032:	f200 80ca 	bhi.w	80011ca <__udivmoddi4+0x2d6>
 8001036:	4602      	mov	r2, r0
 8001038:	1b1b      	subs	r3, r3, r4
 800103a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800103e:	e7a5      	b.n	8000f8c <__udivmoddi4+0x98>
 8001040:	f1c1 0620 	rsb	r6, r1, #32
 8001044:	408b      	lsls	r3, r1
 8001046:	fa22 f706 	lsr.w	r7, r2, r6
 800104a:	431f      	orrs	r7, r3
 800104c:	fa0e f401 	lsl.w	r4, lr, r1
 8001050:	fa20 f306 	lsr.w	r3, r0, r6
 8001054:	fa2e fe06 	lsr.w	lr, lr, r6
 8001058:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800105c:	4323      	orrs	r3, r4
 800105e:	fa00 f801 	lsl.w	r8, r0, r1
 8001062:	fa1f fc87 	uxth.w	ip, r7
 8001066:	fbbe f0f9 	udiv	r0, lr, r9
 800106a:	0c1c      	lsrs	r4, r3, #16
 800106c:	fb09 ee10 	mls	lr, r9, r0, lr
 8001070:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001074:	fb00 fe0c 	mul.w	lr, r0, ip
 8001078:	45a6      	cmp	lr, r4
 800107a:	fa02 f201 	lsl.w	r2, r2, r1
 800107e:	d909      	bls.n	8001094 <__udivmoddi4+0x1a0>
 8001080:	193c      	adds	r4, r7, r4
 8001082:	f100 3aff 	add.w	sl, r0, #4294967295
 8001086:	f080 809c 	bcs.w	80011c2 <__udivmoddi4+0x2ce>
 800108a:	45a6      	cmp	lr, r4
 800108c:	f240 8099 	bls.w	80011c2 <__udivmoddi4+0x2ce>
 8001090:	3802      	subs	r0, #2
 8001092:	443c      	add	r4, r7
 8001094:	eba4 040e 	sub.w	r4, r4, lr
 8001098:	fa1f fe83 	uxth.w	lr, r3
 800109c:	fbb4 f3f9 	udiv	r3, r4, r9
 80010a0:	fb09 4413 	mls	r4, r9, r3, r4
 80010a4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80010a8:	fb03 fc0c 	mul.w	ip, r3, ip
 80010ac:	45a4      	cmp	ip, r4
 80010ae:	d908      	bls.n	80010c2 <__udivmoddi4+0x1ce>
 80010b0:	193c      	adds	r4, r7, r4
 80010b2:	f103 3eff 	add.w	lr, r3, #4294967295
 80010b6:	f080 8082 	bcs.w	80011be <__udivmoddi4+0x2ca>
 80010ba:	45a4      	cmp	ip, r4
 80010bc:	d97f      	bls.n	80011be <__udivmoddi4+0x2ca>
 80010be:	3b02      	subs	r3, #2
 80010c0:	443c      	add	r4, r7
 80010c2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80010c6:	eba4 040c 	sub.w	r4, r4, ip
 80010ca:	fba0 ec02 	umull	lr, ip, r0, r2
 80010ce:	4564      	cmp	r4, ip
 80010d0:	4673      	mov	r3, lr
 80010d2:	46e1      	mov	r9, ip
 80010d4:	d362      	bcc.n	800119c <__udivmoddi4+0x2a8>
 80010d6:	d05f      	beq.n	8001198 <__udivmoddi4+0x2a4>
 80010d8:	b15d      	cbz	r5, 80010f2 <__udivmoddi4+0x1fe>
 80010da:	ebb8 0203 	subs.w	r2, r8, r3
 80010de:	eb64 0409 	sbc.w	r4, r4, r9
 80010e2:	fa04 f606 	lsl.w	r6, r4, r6
 80010e6:	fa22 f301 	lsr.w	r3, r2, r1
 80010ea:	431e      	orrs	r6, r3
 80010ec:	40cc      	lsrs	r4, r1
 80010ee:	e9c5 6400 	strd	r6, r4, [r5]
 80010f2:	2100      	movs	r1, #0
 80010f4:	e74f      	b.n	8000f96 <__udivmoddi4+0xa2>
 80010f6:	fbb1 fcf2 	udiv	ip, r1, r2
 80010fa:	0c01      	lsrs	r1, r0, #16
 80010fc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001100:	b280      	uxth	r0, r0
 8001102:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001106:	463b      	mov	r3, r7
 8001108:	4638      	mov	r0, r7
 800110a:	463c      	mov	r4, r7
 800110c:	46b8      	mov	r8, r7
 800110e:	46be      	mov	lr, r7
 8001110:	2620      	movs	r6, #32
 8001112:	fbb1 f1f7 	udiv	r1, r1, r7
 8001116:	eba2 0208 	sub.w	r2, r2, r8
 800111a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800111e:	e766      	b.n	8000fee <__udivmoddi4+0xfa>
 8001120:	4601      	mov	r1, r0
 8001122:	e718      	b.n	8000f56 <__udivmoddi4+0x62>
 8001124:	4610      	mov	r0, r2
 8001126:	e72c      	b.n	8000f82 <__udivmoddi4+0x8e>
 8001128:	f1c6 0220 	rsb	r2, r6, #32
 800112c:	fa2e f302 	lsr.w	r3, lr, r2
 8001130:	40b7      	lsls	r7, r6
 8001132:	40b1      	lsls	r1, r6
 8001134:	fa20 f202 	lsr.w	r2, r0, r2
 8001138:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800113c:	430a      	orrs	r2, r1
 800113e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001142:	b2bc      	uxth	r4, r7
 8001144:	fb0e 3318 	mls	r3, lr, r8, r3
 8001148:	0c11      	lsrs	r1, r2, #16
 800114a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800114e:	fb08 f904 	mul.w	r9, r8, r4
 8001152:	40b0      	lsls	r0, r6
 8001154:	4589      	cmp	r9, r1
 8001156:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800115a:	b280      	uxth	r0, r0
 800115c:	d93e      	bls.n	80011dc <__udivmoddi4+0x2e8>
 800115e:	1879      	adds	r1, r7, r1
 8001160:	f108 3cff 	add.w	ip, r8, #4294967295
 8001164:	d201      	bcs.n	800116a <__udivmoddi4+0x276>
 8001166:	4589      	cmp	r9, r1
 8001168:	d81f      	bhi.n	80011aa <__udivmoddi4+0x2b6>
 800116a:	eba1 0109 	sub.w	r1, r1, r9
 800116e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001172:	fb09 f804 	mul.w	r8, r9, r4
 8001176:	fb0e 1119 	mls	r1, lr, r9, r1
 800117a:	b292      	uxth	r2, r2
 800117c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001180:	4542      	cmp	r2, r8
 8001182:	d229      	bcs.n	80011d8 <__udivmoddi4+0x2e4>
 8001184:	18ba      	adds	r2, r7, r2
 8001186:	f109 31ff 	add.w	r1, r9, #4294967295
 800118a:	d2c4      	bcs.n	8001116 <__udivmoddi4+0x222>
 800118c:	4542      	cmp	r2, r8
 800118e:	d2c2      	bcs.n	8001116 <__udivmoddi4+0x222>
 8001190:	f1a9 0102 	sub.w	r1, r9, #2
 8001194:	443a      	add	r2, r7
 8001196:	e7be      	b.n	8001116 <__udivmoddi4+0x222>
 8001198:	45f0      	cmp	r8, lr
 800119a:	d29d      	bcs.n	80010d8 <__udivmoddi4+0x1e4>
 800119c:	ebbe 0302 	subs.w	r3, lr, r2
 80011a0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80011a4:	3801      	subs	r0, #1
 80011a6:	46e1      	mov	r9, ip
 80011a8:	e796      	b.n	80010d8 <__udivmoddi4+0x1e4>
 80011aa:	eba7 0909 	sub.w	r9, r7, r9
 80011ae:	4449      	add	r1, r9
 80011b0:	f1a8 0c02 	sub.w	ip, r8, #2
 80011b4:	fbb1 f9fe 	udiv	r9, r1, lr
 80011b8:	fb09 f804 	mul.w	r8, r9, r4
 80011bc:	e7db      	b.n	8001176 <__udivmoddi4+0x282>
 80011be:	4673      	mov	r3, lr
 80011c0:	e77f      	b.n	80010c2 <__udivmoddi4+0x1ce>
 80011c2:	4650      	mov	r0, sl
 80011c4:	e766      	b.n	8001094 <__udivmoddi4+0x1a0>
 80011c6:	4608      	mov	r0, r1
 80011c8:	e6fd      	b.n	8000fc6 <__udivmoddi4+0xd2>
 80011ca:	443b      	add	r3, r7
 80011cc:	3a02      	subs	r2, #2
 80011ce:	e733      	b.n	8001038 <__udivmoddi4+0x144>
 80011d0:	f1ac 0c02 	sub.w	ip, ip, #2
 80011d4:	443b      	add	r3, r7
 80011d6:	e71c      	b.n	8001012 <__udivmoddi4+0x11e>
 80011d8:	4649      	mov	r1, r9
 80011da:	e79c      	b.n	8001116 <__udivmoddi4+0x222>
 80011dc:	eba1 0109 	sub.w	r1, r1, r9
 80011e0:	46c4      	mov	ip, r8
 80011e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80011e6:	fb09 f804 	mul.w	r8, r9, r4
 80011ea:	e7c4      	b.n	8001176 <__udivmoddi4+0x282>

080011ec <__aeabi_idiv0>:
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop

080011f0 <BMP280_ReadID>:
extern I2C_HandleTypeDef hi2c1;
static BMP280_CalibData calibData;
static int32_t t_fine;

uint8_t BMP280_ReadID(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af02      	add	r7, sp, #8
    uint8_t tx_data = BMP280_REG_ID;
 80011f6:	23d0      	movs	r3, #208	@ 0xd0
 80011f8:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, &tx_data, 1, HAL_MAX_DELAY);
 80011fe:	1dfa      	adds	r2, r7, #7
 8001200:	f04f 33ff 	mov.w	r3, #4294967295
 8001204:	9300      	str	r3, [sp, #0]
 8001206:	2301      	movs	r3, #1
 8001208:	21ee      	movs	r1, #238	@ 0xee
 800120a:	4808      	ldr	r0, [pc, #32]	@ (800122c <BMP280_ReadID+0x3c>)
 800120c:	f002 fa92 	bl	8003734 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP280_I2C_ADDR, &rx_data, 1, HAL_MAX_DELAY);
 8001210:	1dba      	adds	r2, r7, #6
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
 8001216:	9300      	str	r3, [sp, #0]
 8001218:	2301      	movs	r3, #1
 800121a:	21ee      	movs	r1, #238	@ 0xee
 800121c:	4803      	ldr	r0, [pc, #12]	@ (800122c <BMP280_ReadID+0x3c>)
 800121e:	f002 fb87 	bl	8003930 <HAL_I2C_Master_Receive>
    return rx_data;
 8001222:	79bb      	ldrb	r3, [r7, #6]
}
 8001224:	4618      	mov	r0, r3
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000238 	.word	0x20000238

08001230 <BMP280_Config>:

void BMP280_Config(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af02      	add	r7, sp, #8
    uint8_t tx_data[2];
    // Write CTRL_MEAS register
    tx_data[0] = BMP280_REG_CTRL_MEAS;
 8001236:	23f4      	movs	r3, #244	@ 0xf4
 8001238:	713b      	strb	r3, [r7, #4]
    tx_data[1] = 0x57; // Normal mode, Temp x2, Press x16
 800123a:	2357      	movs	r3, #87	@ 0x57
 800123c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, tx_data, 2, HAL_MAX_DELAY);
 800123e:	1d3a      	adds	r2, r7, #4
 8001240:	f04f 33ff 	mov.w	r3, #4294967295
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	2302      	movs	r3, #2
 8001248:	21ee      	movs	r1, #238	@ 0xee
 800124a:	4803      	ldr	r0, [pc, #12]	@ (8001258 <BMP280_Config+0x28>)
 800124c:	f002 fa72 	bl	8003734 <HAL_I2C_Master_Transmit>
}
 8001250:	bf00      	nop
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	20000238 	.word	0x20000238

0800125c <BMP280_ReadCalibration>:

void BMP280_ReadCalibration(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b08a      	sub	sp, #40	@ 0x28
 8001260:	af02      	add	r7, sp, #8
    uint8_t tx_data = BMP280_REG_CALIB_START;
 8001262:	2388      	movs	r3, #136	@ 0x88
 8001264:	77fb      	strb	r3, [r7, #31]
    uint8_t rx_data[24];
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, &tx_data, 1, HAL_MAX_DELAY);
 8001266:	f107 021f 	add.w	r2, r7, #31
 800126a:	f04f 33ff 	mov.w	r3, #4294967295
 800126e:	9300      	str	r3, [sp, #0]
 8001270:	2301      	movs	r3, #1
 8001272:	21ee      	movs	r1, #238	@ 0xee
 8001274:	4844      	ldr	r0, [pc, #272]	@ (8001388 <BMP280_ReadCalibration+0x12c>)
 8001276:	f002 fa5d 	bl	8003734 <HAL_I2C_Master_Transmit>
    // Read all 24 bytes
    HAL_I2C_Master_Receive(&hi2c1, BMP280_I2C_ADDR, rx_data, 24, HAL_MAX_DELAY);
 800127a:	1d3a      	adds	r2, r7, #4
 800127c:	f04f 33ff 	mov.w	r3, #4294967295
 8001280:	9300      	str	r3, [sp, #0]
 8001282:	2318      	movs	r3, #24
 8001284:	21ee      	movs	r1, #238	@ 0xee
 8001286:	4840      	ldr	r0, [pc, #256]	@ (8001388 <BMP280_ReadCalibration+0x12c>)
 8001288:	f002 fb52 	bl	8003930 <HAL_I2C_Master_Receive>
    calibData.dig_T1 = (rx_data[1] << 8) | rx_data[0];
 800128c:	797b      	ldrb	r3, [r7, #5]
 800128e:	b21b      	sxth	r3, r3
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	b21a      	sxth	r2, r3
 8001294:	793b      	ldrb	r3, [r7, #4]
 8001296:	b21b      	sxth	r3, r3
 8001298:	4313      	orrs	r3, r2
 800129a:	b21b      	sxth	r3, r3
 800129c:	b29a      	uxth	r2, r3
 800129e:	4b3b      	ldr	r3, [pc, #236]	@ (800138c <BMP280_ReadCalibration+0x130>)
 80012a0:	801a      	strh	r2, [r3, #0]
    calibData.dig_T2 = (int16_t)((rx_data[3] << 8) | rx_data[2]);
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	b21b      	sxth	r3, r3
 80012a6:	021b      	lsls	r3, r3, #8
 80012a8:	b21a      	sxth	r2, r3
 80012aa:	79bb      	ldrb	r3, [r7, #6]
 80012ac:	b21b      	sxth	r3, r3
 80012ae:	4313      	orrs	r3, r2
 80012b0:	b21a      	sxth	r2, r3
 80012b2:	4b36      	ldr	r3, [pc, #216]	@ (800138c <BMP280_ReadCalibration+0x130>)
 80012b4:	805a      	strh	r2, [r3, #2]
    calibData.dig_T3 = (int16_t)((rx_data[5] << 8) | rx_data[4]);
 80012b6:	7a7b      	ldrb	r3, [r7, #9]
 80012b8:	b21b      	sxth	r3, r3
 80012ba:	021b      	lsls	r3, r3, #8
 80012bc:	b21a      	sxth	r2, r3
 80012be:	7a3b      	ldrb	r3, [r7, #8]
 80012c0:	b21b      	sxth	r3, r3
 80012c2:	4313      	orrs	r3, r2
 80012c4:	b21a      	sxth	r2, r3
 80012c6:	4b31      	ldr	r3, [pc, #196]	@ (800138c <BMP280_ReadCalibration+0x130>)
 80012c8:	809a      	strh	r2, [r3, #4]
    calibData.dig_P1 = (rx_data[7] << 8) | rx_data[6];
 80012ca:	7afb      	ldrb	r3, [r7, #11]
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	021b      	lsls	r3, r3, #8
 80012d0:	b21a      	sxth	r2, r3
 80012d2:	7abb      	ldrb	r3, [r7, #10]
 80012d4:	b21b      	sxth	r3, r3
 80012d6:	4313      	orrs	r3, r2
 80012d8:	b21b      	sxth	r3, r3
 80012da:	b29a      	uxth	r2, r3
 80012dc:	4b2b      	ldr	r3, [pc, #172]	@ (800138c <BMP280_ReadCalibration+0x130>)
 80012de:	80da      	strh	r2, [r3, #6]
    calibData.dig_P2 = (int16_t)((rx_data[9] << 8) | rx_data[8]);
 80012e0:	7b7b      	ldrb	r3, [r7, #13]
 80012e2:	b21b      	sxth	r3, r3
 80012e4:	021b      	lsls	r3, r3, #8
 80012e6:	b21a      	sxth	r2, r3
 80012e8:	7b3b      	ldrb	r3, [r7, #12]
 80012ea:	b21b      	sxth	r3, r3
 80012ec:	4313      	orrs	r3, r2
 80012ee:	b21a      	sxth	r2, r3
 80012f0:	4b26      	ldr	r3, [pc, #152]	@ (800138c <BMP280_ReadCalibration+0x130>)
 80012f2:	811a      	strh	r2, [r3, #8]
    calibData.dig_P3 = (int16_t)((rx_data[11] << 8) | rx_data[10]);
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
 80012f6:	b21b      	sxth	r3, r3
 80012f8:	021b      	lsls	r3, r3, #8
 80012fa:	b21a      	sxth	r2, r3
 80012fc:	7bbb      	ldrb	r3, [r7, #14]
 80012fe:	b21b      	sxth	r3, r3
 8001300:	4313      	orrs	r3, r2
 8001302:	b21a      	sxth	r2, r3
 8001304:	4b21      	ldr	r3, [pc, #132]	@ (800138c <BMP280_ReadCalibration+0x130>)
 8001306:	815a      	strh	r2, [r3, #10]
    calibData.dig_P4 = (int16_t)((rx_data[13] << 8) | rx_data[12]);
 8001308:	7c7b      	ldrb	r3, [r7, #17]
 800130a:	b21b      	sxth	r3, r3
 800130c:	021b      	lsls	r3, r3, #8
 800130e:	b21a      	sxth	r2, r3
 8001310:	7c3b      	ldrb	r3, [r7, #16]
 8001312:	b21b      	sxth	r3, r3
 8001314:	4313      	orrs	r3, r2
 8001316:	b21a      	sxth	r2, r3
 8001318:	4b1c      	ldr	r3, [pc, #112]	@ (800138c <BMP280_ReadCalibration+0x130>)
 800131a:	819a      	strh	r2, [r3, #12]
    calibData.dig_P5 = (int16_t)((rx_data[15] << 8) | rx_data[14]);
 800131c:	7cfb      	ldrb	r3, [r7, #19]
 800131e:	b21b      	sxth	r3, r3
 8001320:	021b      	lsls	r3, r3, #8
 8001322:	b21a      	sxth	r2, r3
 8001324:	7cbb      	ldrb	r3, [r7, #18]
 8001326:	b21b      	sxth	r3, r3
 8001328:	4313      	orrs	r3, r2
 800132a:	b21a      	sxth	r2, r3
 800132c:	4b17      	ldr	r3, [pc, #92]	@ (800138c <BMP280_ReadCalibration+0x130>)
 800132e:	81da      	strh	r2, [r3, #14]
    calibData.dig_P6 = (int16_t)((rx_data[17] << 8) | rx_data[16]);
 8001330:	7d7b      	ldrb	r3, [r7, #21]
 8001332:	b21b      	sxth	r3, r3
 8001334:	021b      	lsls	r3, r3, #8
 8001336:	b21a      	sxth	r2, r3
 8001338:	7d3b      	ldrb	r3, [r7, #20]
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b21a      	sxth	r2, r3
 8001340:	4b12      	ldr	r3, [pc, #72]	@ (800138c <BMP280_ReadCalibration+0x130>)
 8001342:	821a      	strh	r2, [r3, #16]
    calibData.dig_P7 = (int16_t)((rx_data[19] << 8) | rx_data[18]);
 8001344:	7dfb      	ldrb	r3, [r7, #23]
 8001346:	b21b      	sxth	r3, r3
 8001348:	021b      	lsls	r3, r3, #8
 800134a:	b21a      	sxth	r2, r3
 800134c:	7dbb      	ldrb	r3, [r7, #22]
 800134e:	b21b      	sxth	r3, r3
 8001350:	4313      	orrs	r3, r2
 8001352:	b21a      	sxth	r2, r3
 8001354:	4b0d      	ldr	r3, [pc, #52]	@ (800138c <BMP280_ReadCalibration+0x130>)
 8001356:	825a      	strh	r2, [r3, #18]
    calibData.dig_P8 = (int16_t)((rx_data[21] << 8) | rx_data[20]);
 8001358:	7e7b      	ldrb	r3, [r7, #25]
 800135a:	b21b      	sxth	r3, r3
 800135c:	021b      	lsls	r3, r3, #8
 800135e:	b21a      	sxth	r2, r3
 8001360:	7e3b      	ldrb	r3, [r7, #24]
 8001362:	b21b      	sxth	r3, r3
 8001364:	4313      	orrs	r3, r2
 8001366:	b21a      	sxth	r2, r3
 8001368:	4b08      	ldr	r3, [pc, #32]	@ (800138c <BMP280_ReadCalibration+0x130>)
 800136a:	829a      	strh	r2, [r3, #20]
    calibData.dig_P9 = (int16_t)((rx_data[23] << 8) | rx_data[22]);
 800136c:	7efb      	ldrb	r3, [r7, #27]
 800136e:	b21b      	sxth	r3, r3
 8001370:	021b      	lsls	r3, r3, #8
 8001372:	b21a      	sxth	r2, r3
 8001374:	7ebb      	ldrb	r3, [r7, #26]
 8001376:	b21b      	sxth	r3, r3
 8001378:	4313      	orrs	r3, r2
 800137a:	b21a      	sxth	r2, r3
 800137c:	4b03      	ldr	r3, [pc, #12]	@ (800138c <BMP280_ReadCalibration+0x130>)
 800137e:	82da      	strh	r2, [r3, #22]
}
 8001380:	bf00      	nop
 8001382:	3720      	adds	r7, #32
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000238 	.word	0x20000238
 800138c:	200001f4 	.word	0x200001f4

08001390 <BMP280_Init>:

void BMP280_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
    uint8_t id = BMP280_ReadID();
 8001396:	f7ff ff2b 	bl	80011f0 <BMP280_ReadID>
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
    printf("BMP280 found (ID: 0x%02X). Configuring...\r\n", id);
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	4619      	mov	r1, r3
 80013a2:	4805      	ldr	r0, [pc, #20]	@ (80013b8 <BMP280_Init+0x28>)
 80013a4:	f006 f892 	bl	80074cc <iprintf>
    BMP280_ReadCalibration();
 80013a8:	f7ff ff58 	bl	800125c <BMP280_ReadCalibration>
    BMP280_Config();
 80013ac:	f7ff ff40 	bl	8001230 <BMP280_Config>
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	0800a430 	.word	0x0800a430

080013bc <BMP280_ReadTemperaturePressure>:

void BMP280_ReadTemperaturePressure(float *temp, float *press)
{
 80013bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013c0:	b0d4      	sub	sp, #336	@ 0x150
 80013c2:	af02      	add	r7, sp, #8
 80013c4:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 80013c8:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
    uint8_t tx_data = BMP280_REG_PRESS_MSB;
 80013cc:	23f7      	movs	r3, #247	@ 0xf7
 80013ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    uint8_t rx_data[6]; // Press_MSB, Press_LSB, Press_XLSB, Temp_MSB, Temp_LSB, Temp_XLSB
    int32_t adc_P, adc_T;
    // Read data from 0xF7
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, &tx_data, 1, HAL_MAX_DELAY);
 80013d2:	f207 1217 	addw	r2, r7, #279	@ 0x117
 80013d6:	f04f 33ff 	mov.w	r3, #4294967295
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	2301      	movs	r3, #1
 80013de:	21ee      	movs	r1, #238	@ 0xee
 80013e0:	48e8      	ldr	r0, [pc, #928]	@ (8001784 <BMP280_ReadTemperaturePressure+0x3c8>)
 80013e2:	f002 f9a7 	bl	8003734 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, BMP280_I2C_ADDR, rx_data, 6, HAL_MAX_DELAY);
 80013e6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80013ea:	f04f 33ff 	mov.w	r3, #4294967295
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	2306      	movs	r3, #6
 80013f2:	21ee      	movs	r1, #238	@ 0xee
 80013f4:	48e3      	ldr	r0, [pc, #908]	@ (8001784 <BMP280_ReadTemperaturePressure+0x3c8>)
 80013f6:	f002 fa9b 	bl	8003930 <HAL_I2C_Master_Receive>
    adc_P = (rx_data[0] << 12) | (rx_data[1] << 4) | (rx_data[2] >> 4);
 80013fa:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 80013fe:	031a      	lsls	r2, r3, #12
 8001400:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 8001404:	011b      	lsls	r3, r3, #4
 8001406:	431a      	orrs	r2, r3
 8001408:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 800140c:	091b      	lsrs	r3, r3, #4
 800140e:	b2db      	uxtb	r3, r3
 8001410:	4313      	orrs	r3, r2
 8001412:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    adc_T = (rx_data[3] << 12) | (rx_data[4] << 4) | (rx_data[5] >> 4);
 8001416:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 800141a:	031a      	lsls	r2, r3, #12
 800141c:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8001420:	011b      	lsls	r3, r3, #4
 8001422:	431a      	orrs	r2, r3
 8001424:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8001428:	091b      	lsrs	r3, r3, #4
 800142a:	b2db      	uxtb	r3, r3
 800142c:	4313      	orrs	r3, r2
 800142e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    // --- Temperature Compensation
    int32_t var1, var2, T;
    var1 = ((((adc_T >> 3) - ((int32_t)calibData.dig_T1 << 1))) * ((int32_t)calibData.dig_T2)) >> 11;
 8001432:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001436:	10da      	asrs	r2, r3, #3
 8001438:	4bd3      	ldr	r3, [pc, #844]	@ (8001788 <BMP280_ReadTemperaturePressure+0x3cc>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	1ad2      	subs	r2, r2, r3
 8001440:	4bd1      	ldr	r3, [pc, #836]	@ (8001788 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001442:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001446:	fb02 f303 	mul.w	r3, r2, r3
 800144a:	12db      	asrs	r3, r3, #11
 800144c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    var2 = (((((adc_T >> 4) - ((int32_t)calibData.dig_T1)) * ((adc_T >> 4) - ((int32_t)calibData.dig_T1))) >> 12) * ((int32_t)calibData.dig_T3)) >> 14;
 8001450:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001454:	111a      	asrs	r2, r3, #4
 8001456:	4bcc      	ldr	r3, [pc, #816]	@ (8001788 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001458:	881b      	ldrh	r3, [r3, #0]
 800145a:	1ad1      	subs	r1, r2, r3
 800145c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001460:	111a      	asrs	r2, r3, #4
 8001462:	4bc9      	ldr	r3, [pc, #804]	@ (8001788 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001464:	881b      	ldrh	r3, [r3, #0]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	fb01 f303 	mul.w	r3, r1, r3
 800146c:	131a      	asrs	r2, r3, #12
 800146e:	4bc6      	ldr	r3, [pc, #792]	@ (8001788 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001470:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001474:	fb02 f303 	mul.w	r3, r2, r3
 8001478:	139b      	asrs	r3, r3, #14
 800147a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
    t_fine = var1 + var2;
 800147e:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8001482:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001486:	441a      	add	r2, r3
 8001488:	4bc0      	ldr	r3, [pc, #768]	@ (800178c <BMP280_ReadTemperaturePressure+0x3d0>)
 800148a:	601a      	str	r2, [r3, #0]
    T = (t_fine * 5 + 128) >> 8;
 800148c:	4bbf      	ldr	r3, [pc, #764]	@ (800178c <BMP280_ReadTemperaturePressure+0x3d0>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4613      	mov	r3, r2
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	4413      	add	r3, r2
 8001496:	3380      	adds	r3, #128	@ 0x80
 8001498:	121b      	asrs	r3, r3, #8
 800149a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    *temp = T / 100.0f;
 800149e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80014a2:	ee07 3a90 	vmov	s15, r3
 80014a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014aa:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 8001790 <BMP280_ReadTemperaturePressure+0x3d4>
 80014ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80014b6:	edc3 7a00 	vstr	s15, [r3]

    // --- Pressure Compensation
    int64_t p_var1, p_var2, p;
    p_var1 = (int64_t)t_fine - 128000;
 80014ba:	4bb4      	ldr	r3, [pc, #720]	@ (800178c <BMP280_ReadTemperaturePressure+0x3d0>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	17da      	asrs	r2, r3, #31
 80014c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80014c4:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80014c8:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80014cc:	460b      	mov	r3, r1
 80014ce:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 80014d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80014d4:	4613      	mov	r3, r2
 80014d6:	f143 33ff 	adc.w	r3, r3, #4294967295
 80014da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80014dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80014e0:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    p_var2 = p_var1 * p_var1 * (int64_t)calibData.dig_P6;
 80014e4:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80014e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80014ec:	fb03 f102 	mul.w	r1, r3, r2
 80014f0:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80014f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80014f8:	fb02 f303 	mul.w	r3, r2, r3
 80014fc:	18ca      	adds	r2, r1, r3
 80014fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001502:	fba3 4503 	umull	r4, r5, r3, r3
 8001506:	1953      	adds	r3, r2, r5
 8001508:	461d      	mov	r5, r3
 800150a:	4b9f      	ldr	r3, [pc, #636]	@ (8001788 <BMP280_ReadTemperaturePressure+0x3cc>)
 800150c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001510:	b21b      	sxth	r3, r3
 8001512:	17da      	asrs	r2, r3, #31
 8001514:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001518:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800151c:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8001520:	4603      	mov	r3, r0
 8001522:	fb03 f205 	mul.w	r2, r3, r5
 8001526:	460b      	mov	r3, r1
 8001528:	fb04 f303 	mul.w	r3, r4, r3
 800152c:	4413      	add	r3, r2
 800152e:	4602      	mov	r2, r0
 8001530:	fba4 1202 	umull	r1, r2, r4, r2
 8001534:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001538:	460a      	mov	r2, r1
 800153a:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800153e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001542:	4413      	add	r3, r2
 8001544:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001548:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 800154c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8001550:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p_var2 = p_var2 + ((p_var1 * (int64_t)calibData.dig_P5) << 17);
 8001554:	4b8c      	ldr	r3, [pc, #560]	@ (8001788 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001556:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800155a:	b21b      	sxth	r3, r3
 800155c:	17da      	asrs	r2, r3, #31
 800155e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001562:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001566:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800156a:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 800156e:	462a      	mov	r2, r5
 8001570:	fb02 f203 	mul.w	r2, r2, r3
 8001574:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001578:	4621      	mov	r1, r4
 800157a:	fb01 f303 	mul.w	r3, r1, r3
 800157e:	441a      	add	r2, r3
 8001580:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001584:	4621      	mov	r1, r4
 8001586:	fba3 ab01 	umull	sl, fp, r3, r1
 800158a:	eb02 030b 	add.w	r3, r2, fp
 800158e:	469b      	mov	fp, r3
 8001590:	f04f 0000 	mov.w	r0, #0
 8001594:	f04f 0100 	mov.w	r1, #0
 8001598:	ea4f 414b 	mov.w	r1, fp, lsl #17
 800159c:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 80015a0:	ea4f 404a 	mov.w	r0, sl, lsl #17
 80015a4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80015a8:	1814      	adds	r4, r2, r0
 80015aa:	643c      	str	r4, [r7, #64]	@ 0x40
 80015ac:	414b      	adcs	r3, r1
 80015ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80015b0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80015b4:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p_var2 = p_var2 + (((int64_t)calibData.dig_P4) << 35);
 80015b8:	4b73      	ldr	r3, [pc, #460]	@ (8001788 <BMP280_ReadTemperaturePressure+0x3cc>)
 80015ba:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80015be:	b21b      	sxth	r3, r3
 80015c0:	17da      	asrs	r2, r3, #31
 80015c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80015c6:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80015ca:	f04f 0000 	mov.w	r0, #0
 80015ce:	f04f 0100 	mov.w	r1, #0
 80015d2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80015d6:	00d9      	lsls	r1, r3, #3
 80015d8:	2000      	movs	r0, #0
 80015da:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80015de:	1814      	adds	r4, r2, r0
 80015e0:	63bc      	str	r4, [r7, #56]	@ 0x38
 80015e2:	414b      	adcs	r3, r1
 80015e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015e6:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80015ea:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p_var1 = ((p_var1 * p_var1 * (int64_t)calibData.dig_P3) >> 8) + ((p_var1 * (int64_t)calibData.dig_P2) << 12);
 80015ee:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80015f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015f6:	fb03 f102 	mul.w	r1, r3, r2
 80015fa:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80015fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001602:	fb02 f303 	mul.w	r3, r2, r3
 8001606:	18ca      	adds	r2, r1, r3
 8001608:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800160c:	fba3 8903 	umull	r8, r9, r3, r3
 8001610:	eb02 0309 	add.w	r3, r2, r9
 8001614:	4699      	mov	r9, r3
 8001616:	4b5c      	ldr	r3, [pc, #368]	@ (8001788 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001618:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800161c:	b21b      	sxth	r3, r3
 800161e:	17da      	asrs	r2, r3, #31
 8001620:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001624:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001628:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 800162c:	4603      	mov	r3, r0
 800162e:	fb03 f209 	mul.w	r2, r3, r9
 8001632:	460b      	mov	r3, r1
 8001634:	fb08 f303 	mul.w	r3, r8, r3
 8001638:	4413      	add	r3, r2
 800163a:	4602      	mov	r2, r0
 800163c:	fba8 1202 	umull	r1, r2, r8, r2
 8001640:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001644:	460a      	mov	r2, r1
 8001646:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 800164a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800164e:	4413      	add	r3, r2
 8001650:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001654:	f04f 0000 	mov.w	r0, #0
 8001658:	f04f 0100 	mov.w	r1, #0
 800165c:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001660:	4623      	mov	r3, r4
 8001662:	0a18      	lsrs	r0, r3, #8
 8001664:	462b      	mov	r3, r5
 8001666:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800166a:	462b      	mov	r3, r5
 800166c:	1219      	asrs	r1, r3, #8
 800166e:	4b46      	ldr	r3, [pc, #280]	@ (8001788 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001670:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001674:	b21b      	sxth	r3, r3
 8001676:	17da      	asrs	r2, r3, #31
 8001678:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800167c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001680:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001684:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001688:	464a      	mov	r2, r9
 800168a:	fb02 f203 	mul.w	r2, r2, r3
 800168e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001692:	4644      	mov	r4, r8
 8001694:	fb04 f303 	mul.w	r3, r4, r3
 8001698:	441a      	add	r2, r3
 800169a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800169e:	4644      	mov	r4, r8
 80016a0:	fba3 4304 	umull	r4, r3, r3, r4
 80016a4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80016a8:	4623      	mov	r3, r4
 80016aa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80016ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80016b2:	18d3      	adds	r3, r2, r3
 80016b4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80016b8:	f04f 0200 	mov.w	r2, #0
 80016bc:	f04f 0300 	mov.w	r3, #0
 80016c0:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 80016c4:	464c      	mov	r4, r9
 80016c6:	0323      	lsls	r3, r4, #12
 80016c8:	4644      	mov	r4, r8
 80016ca:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80016ce:	4644      	mov	r4, r8
 80016d0:	0322      	lsls	r2, r4, #12
 80016d2:	1884      	adds	r4, r0, r2
 80016d4:	633c      	str	r4, [r7, #48]	@ 0x30
 80016d6:	eb41 0303 	adc.w	r3, r1, r3
 80016da:	637b      	str	r3, [r7, #52]	@ 0x34
 80016dc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80016e0:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
    p_var1 = (((((int64_t)1) << 47) + p_var1)) * ((int64_t)calibData.dig_P1) >> 33;
 80016e4:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80016e8:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80016ec:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 80016f0:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80016f4:	4b24      	ldr	r3, [pc, #144]	@ (8001788 <BMP280_ReadTemperaturePressure+0x3cc>)
 80016f6:	88db      	ldrh	r3, [r3, #6]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	2200      	movs	r2, #0
 80016fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001700:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001704:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001708:	462b      	mov	r3, r5
 800170a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800170e:	4642      	mov	r2, r8
 8001710:	fb02 f203 	mul.w	r2, r2, r3
 8001714:	464b      	mov	r3, r9
 8001716:	4621      	mov	r1, r4
 8001718:	fb01 f303 	mul.w	r3, r1, r3
 800171c:	4413      	add	r3, r2
 800171e:	4622      	mov	r2, r4
 8001720:	4641      	mov	r1, r8
 8001722:	fba2 1201 	umull	r1, r2, r2, r1
 8001726:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800172a:	460a      	mov	r2, r1
 800172c:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001730:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001734:	4413      	add	r3, r2
 8001736:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001746:	4629      	mov	r1, r5
 8001748:	104a      	asrs	r2, r1, #1
 800174a:	4629      	mov	r1, r5
 800174c:	17cb      	asrs	r3, r1, #31
 800174e:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    p = 1048576 - adc_P;
 8001752:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001756:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 800175a:	17da      	asrs	r2, r3, #31
 800175c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800175e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001760:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001764:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - p_var2) * 3125) / p_var1;
 8001768:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800176c:	105b      	asrs	r3, r3, #1
 800176e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001772:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001776:	07db      	lsls	r3, r3, #31
 8001778:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800177c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001780:	e008      	b.n	8001794 <BMP280_ReadTemperaturePressure+0x3d8>
 8001782:	bf00      	nop
 8001784:	20000238 	.word	0x20000238
 8001788:	200001f4 	.word	0x200001f4
 800178c:	2000020c 	.word	0x2000020c
 8001790:	42c80000 	.word	0x42c80000
 8001794:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001798:	4621      	mov	r1, r4
 800179a:	1a89      	subs	r1, r1, r2
 800179c:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 80017a0:	4629      	mov	r1, r5
 80017a2:	eb61 0303 	sbc.w	r3, r1, r3
 80017a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80017aa:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80017ae:	4622      	mov	r2, r4
 80017b0:	462b      	mov	r3, r5
 80017b2:	1891      	adds	r1, r2, r2
 80017b4:	6239      	str	r1, [r7, #32]
 80017b6:	415b      	adcs	r3, r3
 80017b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80017ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80017be:	4621      	mov	r1, r4
 80017c0:	1851      	adds	r1, r2, r1
 80017c2:	61b9      	str	r1, [r7, #24]
 80017c4:	4629      	mov	r1, r5
 80017c6:	414b      	adcs	r3, r1
 80017c8:	61fb      	str	r3, [r7, #28]
 80017ca:	f04f 0200 	mov.w	r2, #0
 80017ce:	f04f 0300 	mov.w	r3, #0
 80017d2:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80017d6:	4649      	mov	r1, r9
 80017d8:	018b      	lsls	r3, r1, #6
 80017da:	4641      	mov	r1, r8
 80017dc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017e0:	4641      	mov	r1, r8
 80017e2:	018a      	lsls	r2, r1, #6
 80017e4:	4641      	mov	r1, r8
 80017e6:	1889      	adds	r1, r1, r2
 80017e8:	6139      	str	r1, [r7, #16]
 80017ea:	4649      	mov	r1, r9
 80017ec:	eb43 0101 	adc.w	r1, r3, r1
 80017f0:	6179      	str	r1, [r7, #20]
 80017f2:	f04f 0200 	mov.w	r2, #0
 80017f6:	f04f 0300 	mov.w	r3, #0
 80017fa:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80017fe:	4649      	mov	r1, r9
 8001800:	008b      	lsls	r3, r1, #2
 8001802:	4641      	mov	r1, r8
 8001804:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001808:	4641      	mov	r1, r8
 800180a:	008a      	lsls	r2, r1, #2
 800180c:	4610      	mov	r0, r2
 800180e:	4619      	mov	r1, r3
 8001810:	4603      	mov	r3, r0
 8001812:	4622      	mov	r2, r4
 8001814:	189b      	adds	r3, r3, r2
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	460b      	mov	r3, r1
 800181a:	462a      	mov	r2, r5
 800181c:	eb42 0303 	adc.w	r3, r2, r3
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	f04f 0300 	mov.w	r3, #0
 800182a:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800182e:	4649      	mov	r1, r9
 8001830:	008b      	lsls	r3, r1, #2
 8001832:	4641      	mov	r1, r8
 8001834:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001838:	4641      	mov	r1, r8
 800183a:	008a      	lsls	r2, r1, #2
 800183c:	4610      	mov	r0, r2
 800183e:	4619      	mov	r1, r3
 8001840:	4603      	mov	r3, r0
 8001842:	4622      	mov	r2, r4
 8001844:	189b      	adds	r3, r3, r2
 8001846:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001848:	462b      	mov	r3, r5
 800184a:	460a      	mov	r2, r1
 800184c:	eb42 0303 	adc.w	r3, r2, r3
 8001850:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001852:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001856:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800185a:	f7ff fae3 	bl	8000e24 <__aeabi_ldivmod>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    p_var1 = (((int64_t)calibData.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001866:	4b6d      	ldr	r3, [pc, #436]	@ (8001a1c <BMP280_ReadTemperaturePressure+0x660>)
 8001868:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800186c:	b21b      	sxth	r3, r3
 800186e:	17da      	asrs	r2, r3, #31
 8001870:	673b      	str	r3, [r7, #112]	@ 0x70
 8001872:	677a      	str	r2, [r7, #116]	@ 0x74
 8001874:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001878:	f04f 0000 	mov.w	r0, #0
 800187c:	f04f 0100 	mov.w	r1, #0
 8001880:	0b50      	lsrs	r0, r2, #13
 8001882:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001886:	1359      	asrs	r1, r3, #13
 8001888:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 800188c:	462b      	mov	r3, r5
 800188e:	fb00 f203 	mul.w	r2, r0, r3
 8001892:	4623      	mov	r3, r4
 8001894:	fb03 f301 	mul.w	r3, r3, r1
 8001898:	4413      	add	r3, r2
 800189a:	4622      	mov	r2, r4
 800189c:	fba2 1200 	umull	r1, r2, r2, r0
 80018a0:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80018a4:	460a      	mov	r2, r1
 80018a6:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 80018aa:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80018ae:	4413      	add	r3, r2
 80018b0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80018b4:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80018b8:	f04f 0000 	mov.w	r0, #0
 80018bc:	f04f 0100 	mov.w	r1, #0
 80018c0:	0b50      	lsrs	r0, r2, #13
 80018c2:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80018c6:	1359      	asrs	r1, r3, #13
 80018c8:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80018cc:	462b      	mov	r3, r5
 80018ce:	fb00 f203 	mul.w	r2, r0, r3
 80018d2:	4623      	mov	r3, r4
 80018d4:	fb03 f301 	mul.w	r3, r3, r1
 80018d8:	4413      	add	r3, r2
 80018da:	4622      	mov	r2, r4
 80018dc:	fba2 1200 	umull	r1, r2, r2, r0
 80018e0:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80018e4:	460a      	mov	r2, r1
 80018e6:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80018ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80018ee:	4413      	add	r3, r2
 80018f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	f04f 0300 	mov.w	r3, #0
 80018fc:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001900:	4621      	mov	r1, r4
 8001902:	0e4a      	lsrs	r2, r1, #25
 8001904:	4629      	mov	r1, r5
 8001906:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800190a:	4629      	mov	r1, r5
 800190c:	164b      	asrs	r3, r1, #25
 800190e:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    p_var2 = (((int64_t)calibData.dig_P8) * p) >> 19;
 8001912:	4b42      	ldr	r3, [pc, #264]	@ (8001a1c <BMP280_ReadTemperaturePressure+0x660>)
 8001914:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001918:	b21b      	sxth	r3, r3
 800191a:	17da      	asrs	r2, r3, #31
 800191c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800191e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001920:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001924:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001928:	462a      	mov	r2, r5
 800192a:	fb02 f203 	mul.w	r2, r2, r3
 800192e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001932:	4621      	mov	r1, r4
 8001934:	fb01 f303 	mul.w	r3, r1, r3
 8001938:	4413      	add	r3, r2
 800193a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800193e:	4621      	mov	r1, r4
 8001940:	fba2 1201 	umull	r1, r2, r2, r1
 8001944:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001948:	460a      	mov	r2, r1
 800194a:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 800194e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001952:	4413      	add	r3, r2
 8001954:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	f04f 0300 	mov.w	r3, #0
 8001960:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001964:	4621      	mov	r1, r4
 8001966:	0cca      	lsrs	r2, r1, #19
 8001968:	4629      	mov	r1, r5
 800196a:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800196e:	4629      	mov	r1, r5
 8001970:	14cb      	asrs	r3, r1, #19
 8001972:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    p = ((p + p_var1 + p_var2) >> 8) + (((int64_t)calibData.dig_P7) << 4);
 8001976:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800197a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800197e:	1884      	adds	r4, r0, r2
 8001980:	663c      	str	r4, [r7, #96]	@ 0x60
 8001982:	eb41 0303 	adc.w	r3, r1, r3
 8001986:	667b      	str	r3, [r7, #100]	@ 0x64
 8001988:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800198c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001990:	4621      	mov	r1, r4
 8001992:	1889      	adds	r1, r1, r2
 8001994:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001996:	4629      	mov	r1, r5
 8001998:	eb43 0101 	adc.w	r1, r3, r1
 800199c:	65f9      	str	r1, [r7, #92]	@ 0x5c
 800199e:	f04f 0000 	mov.w	r0, #0
 80019a2:	f04f 0100 	mov.w	r1, #0
 80019a6:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80019aa:	4623      	mov	r3, r4
 80019ac:	0a18      	lsrs	r0, r3, #8
 80019ae:	462b      	mov	r3, r5
 80019b0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80019b4:	462b      	mov	r3, r5
 80019b6:	1219      	asrs	r1, r3, #8
 80019b8:	4b18      	ldr	r3, [pc, #96]	@ (8001a1c <BMP280_ReadTemperaturePressure+0x660>)
 80019ba:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80019be:	b21b      	sxth	r3, r3
 80019c0:	17da      	asrs	r2, r3, #31
 80019c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80019c4:	657a      	str	r2, [r7, #84]	@ 0x54
 80019c6:	f04f 0200 	mov.w	r2, #0
 80019ca:	f04f 0300 	mov.w	r3, #0
 80019ce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80019d2:	464c      	mov	r4, r9
 80019d4:	0123      	lsls	r3, r4, #4
 80019d6:	4644      	mov	r4, r8
 80019d8:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80019dc:	4644      	mov	r4, r8
 80019de:	0122      	lsls	r2, r4, #4
 80019e0:	1884      	adds	r4, r0, r2
 80019e2:	603c      	str	r4, [r7, #0]
 80019e4:	eb41 0303 	adc.w	r3, r1, r3
 80019e8:	607b      	str	r3, [r7, #4]
 80019ea:	e9d7 3400 	ldrd	r3, r4, [r7]
 80019ee:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    *press = (float)p / 256.0f;
 80019f2:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 80019f6:	f7ff f9d7 	bl	8000da8 <__aeabi_l2f>
 80019fa:	ee06 0a90 	vmov	s13, r0
 80019fe:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001a20 <BMP280_ReadTemperaturePressure+0x664>
 8001a02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a06:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001a0a:	edc3 7a00 	vstr	s15, [r3]
}
 8001a0e:	bf00      	nop
 8001a10:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8001a14:	46bd      	mov	sp, r7
 8001a16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a1a:	bf00      	nop
 8001a1c:	200001f4 	.word	0x200001f4
 8001a20:	43800000 	.word	0x43800000

08001a24 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001a28:	4b17      	ldr	r3, [pc, #92]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a2a:	4a18      	ldr	r2, [pc, #96]	@ (8001a8c <MX_CAN1_Init+0x68>)
 8001a2c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8001a2e:	4b16      	ldr	r3, [pc, #88]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a30:	2206      	movs	r2, #6
 8001a32:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001a34:	4b14      	ldr	r3, [pc, #80]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a3a:	4b13      	ldr	r3, [pc, #76]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8001a40:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a42:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8001a46:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001a48:	4b0f      	ldr	r3, [pc, #60]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a4a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001a4e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001a50:	4b0d      	ldr	r3, [pc, #52]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001a56:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001a62:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001a68:	4b07      	ldr	r3, [pc, #28]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001a6e:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001a74:	4804      	ldr	r0, [pc, #16]	@ (8001a88 <MX_CAN1_Init+0x64>)
 8001a76:	f000 ffb7 	bl	80029e8 <HAL_CAN_Init>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001a80:	f000 fbca 	bl	8002218 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	20000210 	.word	0x20000210
 8001a8c:	40006400 	.word	0x40006400

08001a90 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	@ 0x28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a19      	ldr	r2, [pc, #100]	@ (8001b14 <HAL_CAN_MspInit+0x84>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d12c      	bne.n	8001b0c <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	4b18      	ldr	r3, [pc, #96]	@ (8001b18 <HAL_CAN_MspInit+0x88>)
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aba:	4a17      	ldr	r2, [pc, #92]	@ (8001b18 <HAL_CAN_MspInit+0x88>)
 8001abc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ac2:	4b15      	ldr	r3, [pc, #84]	@ (8001b18 <HAL_CAN_MspInit+0x88>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aca:	613b      	str	r3, [r7, #16]
 8001acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	4b11      	ldr	r3, [pc, #68]	@ (8001b18 <HAL_CAN_MspInit+0x88>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	4a10      	ldr	r2, [pc, #64]	@ (8001b18 <HAL_CAN_MspInit+0x88>)
 8001ad8:	f043 0302 	orr.w	r3, r3, #2
 8001adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ade:	4b0e      	ldr	r3, [pc, #56]	@ (8001b18 <HAL_CAN_MspInit+0x88>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001aea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001aee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af0:	2302      	movs	r3, #2
 8001af2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af8:	2303      	movs	r3, #3
 8001afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001afc:	2309      	movs	r3, #9
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	4619      	mov	r1, r3
 8001b06:	4805      	ldr	r0, [pc, #20]	@ (8001b1c <HAL_CAN_MspInit+0x8c>)
 8001b08:	f001 fb22 	bl	8003150 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001b0c:	bf00      	nop
 8001b0e:	3728      	adds	r7, #40	@ 0x28
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40006400 	.word	0x40006400
 8001b18:	40023800 	.word	0x40023800
 8001b1c:	40020400 	.word	0x40020400

08001b20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08a      	sub	sp, #40	@ 0x28
 8001b24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b26:	f107 0314 	add.w	r3, r7, #20
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]
 8001b2e:	605a      	str	r2, [r3, #4]
 8001b30:	609a      	str	r2, [r3, #8]
 8001b32:	60da      	str	r2, [r3, #12]
 8001b34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
 8001b3a:	4b2d      	ldr	r3, [pc, #180]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	4a2c      	ldr	r2, [pc, #176]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b40:	f043 0304 	orr.w	r3, r3, #4
 8001b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b46:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	f003 0304 	and.w	r3, r3, #4
 8001b4e:	613b      	str	r3, [r7, #16]
 8001b50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	4b26      	ldr	r3, [pc, #152]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	4a25      	ldr	r2, [pc, #148]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b62:	4b23      	ldr	r3, [pc, #140]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60bb      	str	r3, [r7, #8]
 8001b72:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	4a1e      	ldr	r2, [pc, #120]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	60bb      	str	r3, [r7, #8]
 8001b88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	607b      	str	r3, [r7, #4]
 8001b8e:	4b18      	ldr	r3, [pc, #96]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b92:	4a17      	ldr	r2, [pc, #92]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b94:	f043 0302 	orr.w	r3, r3, #2
 8001b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b9a:	4b15      	ldr	r3, [pc, #84]	@ (8001bf0 <MX_GPIO_Init+0xd0>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2120      	movs	r1, #32
 8001baa:	4812      	ldr	r0, [pc, #72]	@ (8001bf4 <MX_GPIO_Init+0xd4>)
 8001bac:	f001 fc64 	bl	8003478 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001bb0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001bb6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001bba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	480c      	ldr	r0, [pc, #48]	@ (8001bf8 <MX_GPIO_Init+0xd8>)
 8001bc8:	f001 fac2 	bl	8003150 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001bcc:	2320      	movs	r3, #32
 8001bce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001bdc:	f107 0314 	add.w	r3, r7, #20
 8001be0:	4619      	mov	r1, r3
 8001be2:	4804      	ldr	r0, [pc, #16]	@ (8001bf4 <MX_GPIO_Init+0xd4>)
 8001be4:	f001 fab4 	bl	8003150 <HAL_GPIO_Init>

}
 8001be8:	bf00      	nop
 8001bea:	3728      	adds	r7, #40	@ 0x28
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40020000 	.word	0x40020000
 8001bf8:	40020800 	.word	0x40020800

08001bfc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c00:	4b12      	ldr	r3, [pc, #72]	@ (8001c4c <MX_I2C1_Init+0x50>)
 8001c02:	4a13      	ldr	r2, [pc, #76]	@ (8001c50 <MX_I2C1_Init+0x54>)
 8001c04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c06:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <MX_I2C1_Init+0x50>)
 8001c08:	4a12      	ldr	r2, [pc, #72]	@ (8001c54 <MX_I2C1_Init+0x58>)
 8001c0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c4c <MX_I2C1_Init+0x50>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c12:	4b0e      	ldr	r3, [pc, #56]	@ (8001c4c <MX_I2C1_Init+0x50>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c18:	4b0c      	ldr	r3, [pc, #48]	@ (8001c4c <MX_I2C1_Init+0x50>)
 8001c1a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c1e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c20:	4b0a      	ldr	r3, [pc, #40]	@ (8001c4c <MX_I2C1_Init+0x50>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c26:	4b09      	ldr	r3, [pc, #36]	@ (8001c4c <MX_I2C1_Init+0x50>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c2c:	4b07      	ldr	r3, [pc, #28]	@ (8001c4c <MX_I2C1_Init+0x50>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c32:	4b06      	ldr	r3, [pc, #24]	@ (8001c4c <MX_I2C1_Init+0x50>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c38:	4804      	ldr	r0, [pc, #16]	@ (8001c4c <MX_I2C1_Init+0x50>)
 8001c3a:	f001 fc37 	bl	80034ac <HAL_I2C_Init>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c44:	f000 fae8 	bl	8002218 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	20000238 	.word	0x20000238
 8001c50:	40005400 	.word	0x40005400
 8001c54:	000186a0 	.word	0x000186a0

08001c58 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08a      	sub	sp, #40	@ 0x28
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a19      	ldr	r2, [pc, #100]	@ (8001cdc <HAL_I2C_MspInit+0x84>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d12b      	bne.n	8001cd2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	613b      	str	r3, [r7, #16]
 8001c7e:	4b18      	ldr	r3, [pc, #96]	@ (8001ce0 <HAL_I2C_MspInit+0x88>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	4a17      	ldr	r2, [pc, #92]	@ (8001ce0 <HAL_I2C_MspInit+0x88>)
 8001c84:	f043 0302 	orr.w	r3, r3, #2
 8001c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ce0 <HAL_I2C_MspInit+0x88>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	613b      	str	r3, [r7, #16]
 8001c94:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c96:	23c0      	movs	r3, #192	@ 0xc0
 8001c98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c9a:	2312      	movs	r3, #18
 8001c9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ca6:	2304      	movs	r3, #4
 8001ca8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001caa:	f107 0314 	add.w	r3, r7, #20
 8001cae:	4619      	mov	r1, r3
 8001cb0:	480c      	ldr	r0, [pc, #48]	@ (8001ce4 <HAL_I2C_MspInit+0x8c>)
 8001cb2:	f001 fa4d 	bl	8003150 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60fb      	str	r3, [r7, #12]
 8001cba:	4b09      	ldr	r3, [pc, #36]	@ (8001ce0 <HAL_I2C_MspInit+0x88>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbe:	4a08      	ldr	r2, [pc, #32]	@ (8001ce0 <HAL_I2C_MspInit+0x88>)
 8001cc0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cc6:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <HAL_I2C_MspInit+0x88>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	3728      	adds	r7, #40	@ 0x28
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40005400 	.word	0x40005400
 8001ce0:	40023800 	.word	0x40023800
 8001ce4:	40020400 	.word	0x40020400

08001ce8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001cf0:	1d39      	adds	r1, r7, #4
 8001cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	4803      	ldr	r0, [pc, #12]	@ (8001d08 <__io_putchar+0x20>)
 8001cfa:	f003 feb3 	bl	8005a64 <HAL_UART_Transmit>
	return ch;
 8001cfe:	687b      	ldr	r3, [r7, #4]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20000308 	.word	0x20000308

08001d0c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a1b      	ldr	r2, [pc, #108]	@ (8001d88 <HAL_UART_RxCpltCallback+0x7c>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d12f      	bne.n	8001d7e <HAL_UART_RxCpltCallback+0x72>
  {
    if (rxByte == '\n' || rxByte == '\r')
 8001d1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001d8c <HAL_UART_RxCpltCallback+0x80>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b0a      	cmp	r3, #10
 8001d24:	d003      	beq.n	8001d2e <HAL_UART_RxCpltCallback+0x22>
 8001d26:	4b19      	ldr	r3, [pc, #100]	@ (8001d8c <HAL_UART_RxCpltCallback+0x80>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	2b0d      	cmp	r3, #13
 8001d2c:	d113      	bne.n	8001d56 <HAL_UART_RxCpltCallback+0x4a>
    {
      rxBuffer[rxIndex] = '\0';
 8001d2e:	4b18      	ldr	r3, [pc, #96]	@ (8001d90 <HAL_UART_RxCpltCallback+0x84>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	461a      	mov	r2, r3
 8001d34:	4b17      	ldr	r3, [pc, #92]	@ (8001d94 <HAL_UART_RxCpltCallback+0x88>)
 8001d36:	2100      	movs	r1, #0
 8001d38:	5499      	strb	r1, [r3, r2]
      if (rxIndex > 0)
 8001d3a:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <HAL_UART_RxCpltCallback+0x84>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d005      	beq.n	8001d4e <HAL_UART_RxCpltCallback+0x42>
      {
    	  printf("CMD->%s\r\n",rxBuffer);
 8001d42:	4914      	ldr	r1, [pc, #80]	@ (8001d94 <HAL_UART_RxCpltCallback+0x88>)
 8001d44:	4814      	ldr	r0, [pc, #80]	@ (8001d98 <HAL_UART_RxCpltCallback+0x8c>)
 8001d46:	f005 fbc1 	bl	80074cc <iprintf>
    	  ProcessCommand();
 8001d4a:	f000 f829 	bl	8001da0 <ProcessCommand>
      }
      rxIndex = 0;
 8001d4e:	4b10      	ldr	r3, [pc, #64]	@ (8001d90 <HAL_UART_RxCpltCallback+0x84>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	701a      	strb	r2, [r3, #0]
 8001d54:	e00e      	b.n	8001d74 <HAL_UART_RxCpltCallback+0x68>
    }
    else
    {
      if (rxIndex < 31)
 8001d56:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <HAL_UART_RxCpltCallback+0x84>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	2b1e      	cmp	r3, #30
 8001d5c:	d80a      	bhi.n	8001d74 <HAL_UART_RxCpltCallback+0x68>
      {
        rxBuffer[rxIndex++] = (char)rxByte;
 8001d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d90 <HAL_UART_RxCpltCallback+0x84>)
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	1c5a      	adds	r2, r3, #1
 8001d64:	b2d1      	uxtb	r1, r2
 8001d66:	4a0a      	ldr	r2, [pc, #40]	@ (8001d90 <HAL_UART_RxCpltCallback+0x84>)
 8001d68:	7011      	strb	r1, [r2, #0]
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	4b07      	ldr	r3, [pc, #28]	@ (8001d8c <HAL_UART_RxCpltCallback+0x80>)
 8001d6e:	7819      	ldrb	r1, [r3, #0]
 8001d70:	4b08      	ldr	r3, [pc, #32]	@ (8001d94 <HAL_UART_RxCpltCallback+0x88>)
 8001d72:	5499      	strb	r1, [r3, r2]
      }
    }
    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8001d74:	2201      	movs	r2, #1
 8001d76:	4905      	ldr	r1, [pc, #20]	@ (8001d8c <HAL_UART_RxCpltCallback+0x80>)
 8001d78:	4808      	ldr	r0, [pc, #32]	@ (8001d9c <HAL_UART_RxCpltCallback+0x90>)
 8001d7a:	f003 fefe 	bl	8005b7a <HAL_UART_Receive_IT>
  }
}
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40011000 	.word	0x40011000
 8001d8c:	2000028c 	.word	0x2000028c
 8001d90:	200002b0 	.word	0x200002b0
 8001d94:	20000290 	.word	0x20000290
 8001d98:	0800a45c 	.word	0x0800a45c
 8001d9c:	200002c0 	.word	0x200002c0

08001da0 <ProcessCommand>:

void ProcessCommand(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	ed2d 8b02 	vpush	{d8}
 8001da6:	b098      	sub	sp, #96	@ 0x60
 8001da8:	af00      	add	r7, sp, #0
	char txBuffer[64];
	float temp, press;

	if (strcmp(rxBuffer, "GET_T") == 0)
 8001daa:	4989      	ldr	r1, [pc, #548]	@ (8001fd0 <ProcessCommand+0x230>)
 8001dac:	4889      	ldr	r0, [pc, #548]	@ (8001fd4 <ProcessCommand+0x234>)
 8001dae:	f7fe fa2f 	bl	8000210 <strcmp>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d125      	bne.n	8001e04 <ProcessCommand+0x64>
	{
		BMP280_ReadTemperaturePressure(&temp, &press);
 8001db8:	f107 0214 	add.w	r2, r7, #20
 8001dbc:	f107 0318 	add.w	r3, r7, #24
 8001dc0:	4611      	mov	r1, r2
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff fafa 	bl	80013bc <BMP280_ReadTemperaturePressure>
		sprintf(txBuffer, "T=%+06.2f_C\r\n", temp);
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7fe fbec 	bl	80005a8 <__aeabi_f2d>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	f107 001c 	add.w	r0, r7, #28
 8001dd8:	497f      	ldr	r1, [pc, #508]	@ (8001fd8 <ProcessCommand+0x238>)
 8001dda:	f005 fb89 	bl	80074f0 <siprintf>
		printf(txBuffer);
 8001dde:	f107 031c 	add.w	r3, r7, #28
 8001de2:	4618      	mov	r0, r3
 8001de4:	f005 fb72 	bl	80074cc <iprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 8001de8:	f107 031c 	add.w	r3, r7, #28
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7fe fa6f 	bl	80002d0 <strlen>
 8001df2:	4603      	mov	r3, r0
 8001df4:	b29a      	uxth	r2, r3
 8001df6:	f107 011c 	add.w	r1, r7, #28
 8001dfa:	2364      	movs	r3, #100	@ 0x64
 8001dfc:	4877      	ldr	r0, [pc, #476]	@ (8001fdc <ProcessCommand+0x23c>)
 8001dfe:	f003 fe31 	bl	8005a64 <HAL_UART_Transmit>
		float angle = atan2f(mpu.Accel_X, sqrtf(mpu.Accel_Y * mpu.Accel_Y + mpu.Accel_Z * mpu.Accel_Z)) * 180.0f / 3.14159f;
		sprintf(txBuffer, "A=%08.4f\r\n", angle);
		printf(txBuffer);
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
	}
}
 8001e02:	e0df      	b.n	8001fc4 <ProcessCommand+0x224>
	else if (strcmp(rxBuffer, "GET_P") == 0)
 8001e04:	4976      	ldr	r1, [pc, #472]	@ (8001fe0 <ProcessCommand+0x240>)
 8001e06:	4873      	ldr	r0, [pc, #460]	@ (8001fd4 <ProcessCommand+0x234>)
 8001e08:	f7fe fa02 	bl	8000210 <strcmp>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d125      	bne.n	8001e5e <ProcessCommand+0xbe>
		BMP280_ReadTemperaturePressure(&temp, &press);
 8001e12:	f107 0214 	add.w	r2, r7, #20
 8001e16:	f107 0318 	add.w	r3, r7, #24
 8001e1a:	4611      	mov	r1, r2
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff facd 	bl	80013bc <BMP280_ReadTemperaturePressure>
		sprintf(txBuffer, "P=%06.0fPa\r\n", press);
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7fe fbbf 	bl	80005a8 <__aeabi_f2d>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	f107 001c 	add.w	r0, r7, #28
 8001e32:	496c      	ldr	r1, [pc, #432]	@ (8001fe4 <ProcessCommand+0x244>)
 8001e34:	f005 fb5c 	bl	80074f0 <siprintf>
		printf(txBuffer);
 8001e38:	f107 031c 	add.w	r3, r7, #28
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f005 fb45 	bl	80074cc <iprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 8001e42:	f107 031c 	add.w	r3, r7, #28
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7fe fa42 	bl	80002d0 <strlen>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	f107 011c 	add.w	r1, r7, #28
 8001e54:	2364      	movs	r3, #100	@ 0x64
 8001e56:	4861      	ldr	r0, [pc, #388]	@ (8001fdc <ProcessCommand+0x23c>)
 8001e58:	f003 fe04 	bl	8005a64 <HAL_UART_Transmit>
}
 8001e5c:	e0b2      	b.n	8001fc4 <ProcessCommand+0x224>
	else if (strncmp(rxBuffer, "SET_K=", 6) == 0)
 8001e5e:	2206      	movs	r2, #6
 8001e60:	4961      	ldr	r1, [pc, #388]	@ (8001fe8 <ProcessCommand+0x248>)
 8001e62:	485c      	ldr	r0, [pc, #368]	@ (8001fd4 <ProcessCommand+0x234>)
 8001e64:	f005 fbdf 	bl	8007626 <strncmp>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d135      	bne.n	8001eda <ProcessCommand+0x13a>
		if (sscanf(rxBuffer + 6, "%d", &k_val) == 1)
 8001e6e:	485f      	ldr	r0, [pc, #380]	@ (8001fec <ProcessCommand+0x24c>)
 8001e70:	f107 0310 	add.w	r3, r7, #16
 8001e74:	461a      	mov	r2, r3
 8001e76:	495e      	ldr	r1, [pc, #376]	@ (8001ff0 <ProcessCommand+0x250>)
 8001e78:	f005 fb5c 	bl	8007534 <siscanf>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d112      	bne.n	8001ea8 <ProcessCommand+0x108>
			K_coeff = k_val / 100.0f;
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	ee07 3a90 	vmov	s15, r3
 8001e88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e8c:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8001ff4 <ProcessCommand+0x254>
 8001e90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e94:	4b58      	ldr	r3, [pc, #352]	@ (8001ff8 <ProcessCommand+0x258>)
 8001e96:	edc3 7a00 	vstr	s15, [r3]
			sprintf(txBuffer, "SET_K=OK\r\n");
 8001e9a:	f107 031c 	add.w	r3, r7, #28
 8001e9e:	4957      	ldr	r1, [pc, #348]	@ (8001ffc <ProcessCommand+0x25c>)
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f005 fb25 	bl	80074f0 <siprintf>
 8001ea6:	e005      	b.n	8001eb4 <ProcessCommand+0x114>
			sprintf(txBuffer, "SET_K=ERR\r\n");
 8001ea8:	f107 031c 	add.w	r3, r7, #28
 8001eac:	4954      	ldr	r1, [pc, #336]	@ (8002000 <ProcessCommand+0x260>)
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f005 fb1e 	bl	80074f0 <siprintf>
		printf(txBuffer);
 8001eb4:	f107 031c 	add.w	r3, r7, #28
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f005 fb07 	bl	80074cc <iprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 8001ebe:	f107 031c 	add.w	r3, r7, #28
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7fe fa04 	bl	80002d0 <strlen>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	b29a      	uxth	r2, r3
 8001ecc:	f107 011c 	add.w	r1, r7, #28
 8001ed0:	2364      	movs	r3, #100	@ 0x64
 8001ed2:	4842      	ldr	r0, [pc, #264]	@ (8001fdc <ProcessCommand+0x23c>)
 8001ed4:	f003 fdc6 	bl	8005a64 <HAL_UART_Transmit>
}
 8001ed8:	e074      	b.n	8001fc4 <ProcessCommand+0x224>
	else if (strcmp(rxBuffer, "GET_K") == 0)
 8001eda:	494a      	ldr	r1, [pc, #296]	@ (8002004 <ProcessCommand+0x264>)
 8001edc:	483d      	ldr	r0, [pc, #244]	@ (8001fd4 <ProcessCommand+0x234>)
 8001ede:	f7fe f997 	bl	8000210 <strcmp>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d11e      	bne.n	8001f26 <ProcessCommand+0x186>
		sprintf(txBuffer, "K=%08.5f\r\n", K_coeff);
 8001ee8:	4b43      	ldr	r3, [pc, #268]	@ (8001ff8 <ProcessCommand+0x258>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7fe fb5b 	bl	80005a8 <__aeabi_f2d>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	f107 001c 	add.w	r0, r7, #28
 8001efa:	4943      	ldr	r1, [pc, #268]	@ (8002008 <ProcessCommand+0x268>)
 8001efc:	f005 faf8 	bl	80074f0 <siprintf>
		printf(txBuffer);
 8001f00:	f107 031c 	add.w	r3, r7, #28
 8001f04:	4618      	mov	r0, r3
 8001f06:	f005 fae1 	bl	80074cc <iprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 8001f0a:	f107 031c 	add.w	r3, r7, #28
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7fe f9de 	bl	80002d0 <strlen>
 8001f14:	4603      	mov	r3, r0
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	f107 011c 	add.w	r1, r7, #28
 8001f1c:	2364      	movs	r3, #100	@ 0x64
 8001f1e:	482f      	ldr	r0, [pc, #188]	@ (8001fdc <ProcessCommand+0x23c>)
 8001f20:	f003 fda0 	bl	8005a64 <HAL_UART_Transmit>
}
 8001f24:	e04e      	b.n	8001fc4 <ProcessCommand+0x224>
	else if (strcmp(rxBuffer, "GET_A") == 0)
 8001f26:	4939      	ldr	r1, [pc, #228]	@ (800200c <ProcessCommand+0x26c>)
 8001f28:	482a      	ldr	r0, [pc, #168]	@ (8001fd4 <ProcessCommand+0x234>)
 8001f2a:	f7fe f971 	bl	8000210 <strcmp>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d147      	bne.n	8001fc4 <ProcessCommand+0x224>
		MPU9250_ReadAccel(&mpu);
 8001f34:	1d3b      	adds	r3, r7, #4
 8001f36:	4618      	mov	r0, r3
 8001f38:	f000 f9cc 	bl	80022d4 <MPU9250_ReadAccel>
		float angle = atan2f(mpu.Accel_X, sqrtf(mpu.Accel_Y * mpu.Accel_Y + mpu.Accel_Z * mpu.Accel_Z)) * 180.0f / 3.14159f;
 8001f3c:	ed97 8a01 	vldr	s16, [r7, #4]
 8001f40:	ed97 7a02 	vldr	s14, [r7, #8]
 8001f44:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f4c:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f50:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f60:	f008 f8bc 	bl	800a0dc <sqrtf>
 8001f64:	eef0 7a40 	vmov.f32	s15, s0
 8001f68:	eef0 0a67 	vmov.f32	s1, s15
 8001f6c:	eeb0 0a48 	vmov.f32	s0, s16
 8001f70:	f008 f8b2 	bl	800a0d8 <atan2f>
 8001f74:	eef0 7a40 	vmov.f32	s15, s0
 8001f78:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8002010 <ProcessCommand+0x270>
 8001f7c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f80:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8002014 <ProcessCommand+0x274>
 8001f84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f88:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		sprintf(txBuffer, "A=%08.4f\r\n", angle);
 8001f8c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001f8e:	f7fe fb0b 	bl	80005a8 <__aeabi_f2d>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	f107 001c 	add.w	r0, r7, #28
 8001f9a:	491f      	ldr	r1, [pc, #124]	@ (8002018 <ProcessCommand+0x278>)
 8001f9c:	f005 faa8 	bl	80074f0 <siprintf>
		printf(txBuffer);
 8001fa0:	f107 031c 	add.w	r3, r7, #28
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f005 fa91 	bl	80074cc <iprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 8001faa:	f107 031c 	add.w	r3, r7, #28
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7fe f98e 	bl	80002d0 <strlen>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	f107 011c 	add.w	r1, r7, #28
 8001fbc:	2364      	movs	r3, #100	@ 0x64
 8001fbe:	4807      	ldr	r0, [pc, #28]	@ (8001fdc <ProcessCommand+0x23c>)
 8001fc0:	f003 fd50 	bl	8005a64 <HAL_UART_Transmit>
}
 8001fc4:	bf00      	nop
 8001fc6:	3760      	adds	r7, #96	@ 0x60
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	ecbd 8b02 	vpop	{d8}
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	0800a468 	.word	0x0800a468
 8001fd4:	20000290 	.word	0x20000290
 8001fd8:	0800a470 	.word	0x0800a470
 8001fdc:	200002c0 	.word	0x200002c0
 8001fe0:	0800a480 	.word	0x0800a480
 8001fe4:	0800a488 	.word	0x0800a488
 8001fe8:	0800a498 	.word	0x0800a498
 8001fec:	20000296 	.word	0x20000296
 8001ff0:	0800a4a0 	.word	0x0800a4a0
 8001ff4:	42c80000 	.word	0x42c80000
 8001ff8:	20000000 	.word	0x20000000
 8001ffc:	0800a4a4 	.word	0x0800a4a4
 8002000:	0800a4b0 	.word	0x0800a4b0
 8002004:	0800a4bc 	.word	0x0800a4bc
 8002008:	0800a4c4 	.word	0x0800a4c4
 800200c:	0800a4d0 	.word	0x0800a4d0
 8002010:	43340000 	.word	0x43340000
 8002014:	40490fd0 	.word	0x40490fd0
 8002018:	0800a4d8 	.word	0x0800a4d8

0800201c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800201c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002020:	b08e      	sub	sp, #56	@ 0x38
 8002022:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002024:	f000 fc4a 	bl	80028bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002028:	f000 f888 	bl	800213c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800202c:	f7ff fd78 	bl	8001b20 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002030:	f000 fb6c 	bl	800270c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002034:	f7ff fde2 	bl	8001bfc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002038:	f000 fb3e 	bl	80026b8 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 800203c:	f7ff fcf2 	bl	8001a24 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  BMP280_Init();
 8002040:	f7ff f9a6 	bl	8001390 <BMP280_Init>
  HAL_Delay(500);
 8002044:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002048:	f000 fcaa 	bl	80029a0 <HAL_Delay>
  MPU9250_Init();
 800204c:	f000 f904 	bl	8002258 <MPU9250_Init>

  HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8002050:	2201      	movs	r2, #1
 8002052:	4932      	ldr	r1, [pc, #200]	@ (800211c <main+0x100>)
 8002054:	4832      	ldr	r0, [pc, #200]	@ (8002120 <main+0x104>)
 8002056:	f003 fd90 	bl	8005b7a <HAL_UART_Receive_IT>
  Stepper_Init(&hcan1);
 800205a:	4832      	ldr	r0, [pc, #200]	@ (8002124 <main+0x108>)
 800205c:	f000 f994 	bl	8002388 <Stepper_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  float temp, press;
  uint8_t angle;
  const float TEMP_TARGET = 20.0f;
 8002060:	4b31      	ldr	r3, [pc, #196]	@ (8002128 <main+0x10c>)
 8002062:	61bb      	str	r3, [r7, #24]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	BMP280_ReadTemperaturePressure(&temp, &press);
 8002064:	f107 0208 	add.w	r2, r7, #8
 8002068:	f107 030c 	add.w	r3, r7, #12
 800206c:	4611      	mov	r1, r2
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff f9a4 	bl	80013bc <BMP280_ReadTemperaturePressure>
	
	float error = TEMP_TARGET - temp;
 8002074:	edd7 7a03 	vldr	s15, [r7, #12]
 8002078:	ed97 7a06 	vldr	s14, [r7, #24]
 800207c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002080:	edc7 7a05 	vstr	s15, [r7, #20]
	float calculated_angle = error * K_coeff;
 8002084:	4b29      	ldr	r3, [pc, #164]	@ (800212c <main+0x110>)
 8002086:	edd3 7a00 	vldr	s15, [r3]
 800208a:	ed97 7a05 	vldr	s14, [r7, #20]
 800208e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002092:	edc7 7a07 	vstr	s15, [r7, #28]

	// Clamp the angle between 0 (closed) and 90 (fully open)
	if (calculated_angle < 0.0f) {
 8002096:	edd7 7a07 	vldr	s15, [r7, #28]
 800209a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800209e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020a2:	d503      	bpl.n	80020ac <main+0x90>
		calculated_angle = 0.0f;
 80020a4:	f04f 0300 	mov.w	r3, #0
 80020a8:	61fb      	str	r3, [r7, #28]
 80020aa:	e00a      	b.n	80020c2 <main+0xa6>
	} else if (calculated_angle > 90.0f) {
 80020ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80020b0:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002130 <main+0x114>
 80020b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020bc:	dd01      	ble.n	80020c2 <main+0xa6>
		calculated_angle = 90.0f;
 80020be:	4b1d      	ldr	r3, [pc, #116]	@ (8002134 <main+0x118>)
 80020c0:	61fb      	str	r3, [r7, #28]
	}

	angle = (uint8_t)calculated_angle;
 80020c2:	edd7 7a07 	vldr	s15, [r7, #28]
 80020c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020ca:	edc7 7a01 	vstr	s15, [r7, #4]
 80020ce:	793b      	ldrb	r3, [r7, #4]
 80020d0:	74fb      	strb	r3, [r7, #19]

	printf("Temp: %.2f C | Target: %.2f C | Error: %.2f | Valve Angle: %d\r\n", temp, TEMP_TARGET, error, angle);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7fe fa67 	bl	80005a8 <__aeabi_f2d>
 80020da:	4680      	mov	r8, r0
 80020dc:	4689      	mov	r9, r1
 80020de:	69b8      	ldr	r0, [r7, #24]
 80020e0:	f7fe fa62 	bl	80005a8 <__aeabi_f2d>
 80020e4:	4604      	mov	r4, r0
 80020e6:	460d      	mov	r5, r1
 80020e8:	6978      	ldr	r0, [r7, #20]
 80020ea:	f7fe fa5d 	bl	80005a8 <__aeabi_f2d>
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	7cf9      	ldrb	r1, [r7, #19]
 80020f4:	9104      	str	r1, [sp, #16]
 80020f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80020fa:	e9cd 4500 	strd	r4, r5, [sp]
 80020fe:	4642      	mov	r2, r8
 8002100:	464b      	mov	r3, r9
 8002102:	480d      	ldr	r0, [pc, #52]	@ (8002138 <main+0x11c>)
 8002104:	f005 f9e2 	bl	80074cc <iprintf>
	
	Stepper_SetAngle(angle, STEPPER_SIGN_POS);
 8002108:	7cfb      	ldrb	r3, [r7, #19]
 800210a:	2100      	movs	r1, #0
 800210c:	4618      	mov	r0, r3
 800210e:	f000 f969 	bl	80023e4 <Stepper_SetAngle>
	
    HAL_Delay(1000);
 8002112:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002116:	f000 fc43 	bl	80029a0 <HAL_Delay>
  {
 800211a:	e7a3      	b.n	8002064 <main+0x48>
 800211c:	2000028c 	.word	0x2000028c
 8002120:	200002c0 	.word	0x200002c0
 8002124:	20000210 	.word	0x20000210
 8002128:	41a00000 	.word	0x41a00000
 800212c:	20000000 	.word	0x20000000
 8002130:	42b40000 	.word	0x42b40000
 8002134:	42b40000 	.word	0x42b40000
 8002138:	0800a4e4 	.word	0x0800a4e4

0800213c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b094      	sub	sp, #80	@ 0x50
 8002140:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002142:	f107 031c 	add.w	r3, r7, #28
 8002146:	2234      	movs	r2, #52	@ 0x34
 8002148:	2100      	movs	r1, #0
 800214a:	4618      	mov	r0, r3
 800214c:	f005 fa63 	bl	8007616 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002150:	f107 0308 	add.w	r3, r7, #8
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
 800215e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002160:	2300      	movs	r3, #0
 8002162:	607b      	str	r3, [r7, #4]
 8002164:	4b2a      	ldr	r3, [pc, #168]	@ (8002210 <SystemClock_Config+0xd4>)
 8002166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002168:	4a29      	ldr	r2, [pc, #164]	@ (8002210 <SystemClock_Config+0xd4>)
 800216a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800216e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002170:	4b27      	ldr	r3, [pc, #156]	@ (8002210 <SystemClock_Config+0xd4>)
 8002172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002174:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002178:	607b      	str	r3, [r7, #4]
 800217a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800217c:	2300      	movs	r3, #0
 800217e:	603b      	str	r3, [r7, #0]
 8002180:	4b24      	ldr	r3, [pc, #144]	@ (8002214 <SystemClock_Config+0xd8>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002188:	4a22      	ldr	r2, [pc, #136]	@ (8002214 <SystemClock_Config+0xd8>)
 800218a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800218e:	6013      	str	r3, [r2, #0]
 8002190:	4b20      	ldr	r3, [pc, #128]	@ (8002214 <SystemClock_Config+0xd8>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002198:	603b      	str	r3, [r7, #0]
 800219a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800219c:	2302      	movs	r3, #2
 800219e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021a0:	2301      	movs	r3, #1
 80021a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021a4:	2310      	movs	r3, #16
 80021a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021a8:	2302      	movs	r3, #2
 80021aa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021ac:	2300      	movs	r3, #0
 80021ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80021b0:	2310      	movs	r3, #16
 80021b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80021b4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80021b8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80021ba:	2304      	movs	r3, #4
 80021bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80021be:	2302      	movs	r3, #2
 80021c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80021c2:	2302      	movs	r3, #2
 80021c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021c6:	f107 031c 	add.w	r3, r7, #28
 80021ca:	4618      	mov	r0, r3
 80021cc:	f003 f95c 	bl	8005488 <HAL_RCC_OscConfig>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80021d6:	f000 f81f 	bl	8002218 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021da:	230f      	movs	r3, #15
 80021dc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021de:	2302      	movs	r3, #2
 80021e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021e2:	2300      	movs	r3, #0
 80021e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021ec:	2300      	movs	r3, #0
 80021ee:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021f0:	f107 0308 	add.w	r3, r7, #8
 80021f4:	2102      	movs	r1, #2
 80021f6:	4618      	mov	r0, r3
 80021f8:	f002 fdfc 	bl	8004df4 <HAL_RCC_ClockConfig>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8002202:	f000 f809 	bl	8002218 <Error_Handler>
  }
}
 8002206:	bf00      	nop
 8002208:	3750      	adds	r7, #80	@ 0x50
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40023800 	.word	0x40023800
 8002214:	40007000 	.word	0x40007000

08002218 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800221c:	b672      	cpsid	i
}
 800221e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002220:	bf00      	nop
 8002222:	e7fd      	b.n	8002220 <Error_Handler+0x8>

08002224 <MPU9250_ReadID>:
#include <stdio.h>

extern I2C_HandleTypeDef hi2c1;

uint8_t MPU9250_ReadID(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af04      	add	r7, sp, #16
    uint8_t rx_data = 0;
 800222a:	2300      	movs	r3, #0
 800222c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Read(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_WHO_AM_I, 1, &rx_data, 1, HAL_MAX_DELAY);
 800222e:	f04f 33ff 	mov.w	r3, #4294967295
 8002232:	9302      	str	r3, [sp, #8]
 8002234:	2301      	movs	r3, #1
 8002236:	9301      	str	r3, [sp, #4]
 8002238:	1dfb      	adds	r3, r7, #7
 800223a:	9300      	str	r3, [sp, #0]
 800223c:	2301      	movs	r3, #1
 800223e:	2275      	movs	r2, #117	@ 0x75
 8002240:	21d0      	movs	r1, #208	@ 0xd0
 8002242:	4804      	ldr	r0, [pc, #16]	@ (8002254 <MPU9250_ReadID+0x30>)
 8002244:	f001 fea0 	bl	8003f88 <HAL_I2C_Mem_Read>
    return rx_data;
 8002248:	79fb      	ldrb	r3, [r7, #7]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20000238 	.word	0x20000238

08002258 <MPU9250_Init>:

void MPU9250_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af04      	add	r7, sp, #16
    uint8_t id = MPU9250_ReadID();
 800225e:	f7ff ffe1 	bl	8002224 <MPU9250_ReadID>
 8002262:	4603      	mov	r3, r0
 8002264:	71fb      	strb	r3, [r7, #7]
    if (id == MPU9250_WHO_AM_I_VAL)
 8002266:	79fb      	ldrb	r3, [r7, #7]
 8002268:	2b71      	cmp	r3, #113	@ 0x71
 800226a:	d123      	bne.n	80022b4 <MPU9250_Init+0x5c>
    {
        printf("MPU9250 found (ID: 0x%02X). Waking up...\r\n", id);
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	4619      	mov	r1, r3
 8002270:	4815      	ldr	r0, [pc, #84]	@ (80022c8 <MPU9250_Init+0x70>)
 8002272:	f005 f92b 	bl	80074cc <iprintf>
        // Wake up MPU9250 (Clear SLEEP bit in PWR_MGMT_1)
        uint8_t data = 0x00;
 8002276:	2300      	movs	r3, #0
 8002278:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_PWR_MGMT_1, 1, &data, 1, HAL_MAX_DELAY);
 800227a:	f04f 33ff 	mov.w	r3, #4294967295
 800227e:	9302      	str	r3, [sp, #8]
 8002280:	2301      	movs	r3, #1
 8002282:	9301      	str	r3, [sp, #4]
 8002284:	1dbb      	adds	r3, r7, #6
 8002286:	9300      	str	r3, [sp, #0]
 8002288:	2301      	movs	r3, #1
 800228a:	226b      	movs	r2, #107	@ 0x6b
 800228c:	21d0      	movs	r1, #208	@ 0xd0
 800228e:	480f      	ldr	r0, [pc, #60]	@ (80022cc <MPU9250_Init+0x74>)
 8002290:	f001 fd80 	bl	8003d94 <HAL_I2C_Mem_Write>
        data = 0x07; // 0000 0111
 8002294:	2307      	movs	r3, #7
 8002296:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_PWR_MGMT_2, 1, &data, 1, HAL_MAX_DELAY);
 8002298:	f04f 33ff 	mov.w	r3, #4294967295
 800229c:	9302      	str	r3, [sp, #8]
 800229e:	2301      	movs	r3, #1
 80022a0:	9301      	str	r3, [sp, #4]
 80022a2:	1dbb      	adds	r3, r7, #6
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	2301      	movs	r3, #1
 80022a8:	226c      	movs	r2, #108	@ 0x6c
 80022aa:	21d0      	movs	r1, #208	@ 0xd0
 80022ac:	4807      	ldr	r0, [pc, #28]	@ (80022cc <MPU9250_Init+0x74>)
 80022ae:	f001 fd71 	bl	8003d94 <HAL_I2C_Mem_Write>
    }
    else
    {
        printf("Error: MPU9250 not found (ID: 0x%02X)\r\n", id);
    }
}
 80022b2:	e004      	b.n	80022be <MPU9250_Init+0x66>
        printf("Error: MPU9250 not found (ID: 0x%02X)\r\n", id);
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	4619      	mov	r1, r3
 80022b8:	4805      	ldr	r0, [pc, #20]	@ (80022d0 <MPU9250_Init+0x78>)
 80022ba:	f005 f907 	bl	80074cc <iprintf>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	0800a524 	.word	0x0800a524
 80022cc:	20000238 	.word	0x20000238
 80022d0:	0800a550 	.word	0x0800a550

080022d4 <MPU9250_ReadAccel>:

void MPU9250_ReadAccel(MPU9250_Data *data)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b08a      	sub	sp, #40	@ 0x28
 80022d8:	af04      	add	r7, sp, #16
 80022da:	6078      	str	r0, [r7, #4]
    uint8_t rx_data[6];
    int16_t raw_x, raw_y, raw_z;

    HAL_I2C_Mem_Read(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_ACCEL_XOUT_H, 1, rx_data, 6, HAL_MAX_DELAY);
 80022dc:	f04f 33ff 	mov.w	r3, #4294967295
 80022e0:	9302      	str	r3, [sp, #8]
 80022e2:	2306      	movs	r3, #6
 80022e4:	9301      	str	r3, [sp, #4]
 80022e6:	f107 030c 	add.w	r3, r7, #12
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	2301      	movs	r3, #1
 80022ee:	223b      	movs	r2, #59	@ 0x3b
 80022f0:	21d0      	movs	r1, #208	@ 0xd0
 80022f2:	4823      	ldr	r0, [pc, #140]	@ (8002380 <MPU9250_ReadAccel+0xac>)
 80022f4:	f001 fe48 	bl	8003f88 <HAL_I2C_Mem_Read>

    raw_x = (int16_t)((rx_data[0] << 8) | rx_data[1]);
 80022f8:	7b3b      	ldrb	r3, [r7, #12]
 80022fa:	b21b      	sxth	r3, r3
 80022fc:	021b      	lsls	r3, r3, #8
 80022fe:	b21a      	sxth	r2, r3
 8002300:	7b7b      	ldrb	r3, [r7, #13]
 8002302:	b21b      	sxth	r3, r3
 8002304:	4313      	orrs	r3, r2
 8002306:	82fb      	strh	r3, [r7, #22]
    raw_y = (int16_t)((rx_data[2] << 8) | rx_data[3]);
 8002308:	7bbb      	ldrb	r3, [r7, #14]
 800230a:	b21b      	sxth	r3, r3
 800230c:	021b      	lsls	r3, r3, #8
 800230e:	b21a      	sxth	r2, r3
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	b21b      	sxth	r3, r3
 8002314:	4313      	orrs	r3, r2
 8002316:	82bb      	strh	r3, [r7, #20]
    raw_z = (int16_t)((rx_data[4] << 8) | rx_data[5]);
 8002318:	7c3b      	ldrb	r3, [r7, #16]
 800231a:	b21b      	sxth	r3, r3
 800231c:	021b      	lsls	r3, r3, #8
 800231e:	b21a      	sxth	r2, r3
 8002320:	7c7b      	ldrb	r3, [r7, #17]
 8002322:	b21b      	sxth	r3, r3
 8002324:	4313      	orrs	r3, r2
 8002326:	827b      	strh	r3, [r7, #18]

    data->Accel_X = raw_x / 16384.0f;
 8002328:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800232c:	ee07 3a90 	vmov	s15, r3
 8002330:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002334:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8002384 <MPU9250_ReadAccel+0xb0>
 8002338:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	edc3 7a00 	vstr	s15, [r3]
    data->Accel_Y = raw_y / 16384.0f;
 8002342:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002346:	ee07 3a90 	vmov	s15, r3
 800234a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800234e:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8002384 <MPU9250_ReadAccel+0xb0>
 8002352:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	edc3 7a01 	vstr	s15, [r3, #4]
    data->Accel_Z = raw_z / 16384.0f;
 800235c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002360:	ee07 3a90 	vmov	s15, r3
 8002364:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002368:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8002384 <MPU9250_ReadAccel+0xb0>
 800236c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002376:	bf00      	nop
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20000238 	.word	0x20000238
 8002384:	46800000 	.word	0x46800000

08002388 <Stepper_Init>:

static CAN_HandleTypeDef *phcan;
static uint32_t TxMailbox;

void Stepper_Init(CAN_HandleTypeDef *hcan)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b08a      	sub	sp, #40	@ 0x28
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
    phcan = hcan;
 8002390:	4a12      	ldr	r2, [pc, #72]	@ (80023dc <Stepper_Init+0x54>)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6013      	str	r3, [r2, #0]
    HAL_CAN_Start(phcan);
 8002396:	4b11      	ldr	r3, [pc, #68]	@ (80023dc <Stepper_Init+0x54>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4618      	mov	r0, r3
 800239c:	f000 fc1f 	bl	8002bde <HAL_CAN_Start>

    CAN_TxHeaderTypeDef TxHeader;
    uint8_t TxData[8];

    TxHeader.StdId = STEPPER_CAN_ID_CONFIG; // 0x62
 80023a0:	2362      	movs	r3, #98	@ 0x62
 80023a2:	613b      	str	r3, [r7, #16]
    TxHeader.ExtId = 0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	617b      	str	r3, [r7, #20]
    TxHeader.IDE = CAN_ID_STD;
 80023a8:	2300      	movs	r3, #0
 80023aa:	61bb      	str	r3, [r7, #24]
    TxHeader.RTR = CAN_RTR_DATA;
 80023ac:	2300      	movs	r3, #0
 80023ae:	61fb      	str	r3, [r7, #28]
    TxHeader.DLC = 0; // No data
 80023b0:	2300      	movs	r3, #0
 80023b2:	623b      	str	r3, [r7, #32]
    TxHeader.TransmitGlobalTime = DISABLE;
 80023b4:	2300      	movs	r3, #0
 80023b6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    HAL_CAN_AddTxMessage(phcan, &TxHeader, TxData, &TxMailbox);
 80023ba:	4b08      	ldr	r3, [pc, #32]	@ (80023dc <Stepper_Init+0x54>)
 80023bc:	6818      	ldr	r0, [r3, #0]
 80023be:	f107 0208 	add.w	r2, r7, #8
 80023c2:	f107 0110 	add.w	r1, r7, #16
 80023c6:	4b06      	ldr	r3, [pc, #24]	@ (80023e0 <Stepper_Init+0x58>)
 80023c8:	f000 fc4d 	bl	8002c66 <HAL_CAN_AddTxMessage>
    HAL_Delay(100);
 80023cc:	2064      	movs	r0, #100	@ 0x64
 80023ce:	f000 fae7 	bl	80029a0 <HAL_Delay>
}
 80023d2:	bf00      	nop
 80023d4:	3728      	adds	r7, #40	@ 0x28
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	200002b4 	.word	0x200002b4
 80023e0:	200002b8 	.word	0x200002b8

080023e4 <Stepper_SetAngle>:

void Stepper_SetAngle(uint8_t angle, uint8_t sign)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b08a      	sub	sp, #40	@ 0x28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	460a      	mov	r2, r1
 80023ee:	71fb      	strb	r3, [r7, #7]
 80023f0:	4613      	mov	r3, r2
 80023f2:	71bb      	strb	r3, [r7, #6]
    CAN_TxHeaderTypeDef TxHeader;
    uint8_t TxData[8];

    TxHeader.StdId = STEPPER_CAN_ID_ANGLE;
 80023f4:	2361      	movs	r3, #97	@ 0x61
 80023f6:	613b      	str	r3, [r7, #16]
    TxHeader.ExtId = 0;
 80023f8:	2300      	movs	r3, #0
 80023fa:	617b      	str	r3, [r7, #20]
    TxHeader.IDE = CAN_ID_STD;
 80023fc:	2300      	movs	r3, #0
 80023fe:	61bb      	str	r3, [r7, #24]
    TxHeader.RTR = CAN_RTR_DATA;
 8002400:	2300      	movs	r3, #0
 8002402:	61fb      	str	r3, [r7, #28]
    TxHeader.DLC = 3;
 8002404:	2303      	movs	r3, #3
 8002406:	623b      	str	r3, [r7, #32]
    TxHeader.TransmitGlobalTime = DISABLE;
 8002408:	2300      	movs	r3, #0
 800240a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    TxData[0] = angle;
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	723b      	strb	r3, [r7, #8]
    TxData[1] = sign;
 8002412:	79bb      	ldrb	r3, [r7, #6]
 8002414:	727b      	strb	r3, [r7, #9]
    TxData[2] = 0x00; // Unused in Angle mode usually, but kept for safety
 8002416:	2300      	movs	r3, #0
 8002418:	72bb      	strb	r3, [r7, #10]

    HAL_CAN_AddTxMessage(phcan, &TxHeader, TxData, &TxMailbox);
 800241a:	4b08      	ldr	r3, [pc, #32]	@ (800243c <Stepper_SetAngle+0x58>)
 800241c:	6818      	ldr	r0, [r3, #0]
 800241e:	f107 0208 	add.w	r2, r7, #8
 8002422:	f107 0110 	add.w	r1, r7, #16
 8002426:	4b06      	ldr	r3, [pc, #24]	@ (8002440 <Stepper_SetAngle+0x5c>)
 8002428:	f000 fc1d 	bl	8002c66 <HAL_CAN_AddTxMessage>
    HAL_Delay(100);
 800242c:	2064      	movs	r0, #100	@ 0x64
 800242e:	f000 fab7 	bl	80029a0 <HAL_Delay>
}
 8002432:	bf00      	nop
 8002434:	3728      	adds	r7, #40	@ 0x28
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	200002b4 	.word	0x200002b4
 8002440:	200002b8 	.word	0x200002b8

08002444 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	607b      	str	r3, [r7, #4]
 800244e:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <HAL_MspInit+0x4c>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	4a0f      	ldr	r2, [pc, #60]	@ (8002490 <HAL_MspInit+0x4c>)
 8002454:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002458:	6453      	str	r3, [r2, #68]	@ 0x44
 800245a:	4b0d      	ldr	r3, [pc, #52]	@ (8002490 <HAL_MspInit+0x4c>)
 800245c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002462:	607b      	str	r3, [r7, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	603b      	str	r3, [r7, #0]
 800246a:	4b09      	ldr	r3, [pc, #36]	@ (8002490 <HAL_MspInit+0x4c>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	4a08      	ldr	r2, [pc, #32]	@ (8002490 <HAL_MspInit+0x4c>)
 8002470:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002474:	6413      	str	r3, [r2, #64]	@ 0x40
 8002476:	4b06      	ldr	r3, [pc, #24]	@ (8002490 <HAL_MspInit+0x4c>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800247e:	603b      	str	r3, [r7, #0]
 8002480:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002482:	2007      	movs	r0, #7
 8002484:	f000 fd90 	bl	8002fa8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002488:	bf00      	nop
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40023800 	.word	0x40023800

08002494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002498:	bf00      	nop
 800249a:	e7fd      	b.n	8002498 <NMI_Handler+0x4>

0800249c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024a0:	bf00      	nop
 80024a2:	e7fd      	b.n	80024a0 <HardFault_Handler+0x4>

080024a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024a8:	bf00      	nop
 80024aa:	e7fd      	b.n	80024a8 <MemManage_Handler+0x4>

080024ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024b0:	bf00      	nop
 80024b2:	e7fd      	b.n	80024b0 <BusFault_Handler+0x4>

080024b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024b8:	bf00      	nop
 80024ba:	e7fd      	b.n	80024b8 <UsageFault_Handler+0x4>

080024bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024c0:	bf00      	nop
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024ca:	b480      	push	{r7}
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024ea:	f000 fa39 	bl	8002960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80024f8:	4802      	ldr	r0, [pc, #8]	@ (8002504 <USART1_IRQHandler+0x10>)
 80024fa:	f003 fb63 	bl	8005bc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	200002c0 	.word	0x200002c0

08002508 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  return 1;
 800250c:	2301      	movs	r3, #1
}
 800250e:	4618      	mov	r0, r3
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <_kill>:

int _kill(int pid, int sig)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002522:	f005 f8dd 	bl	80076e0 <__errno>
 8002526:	4603      	mov	r3, r0
 8002528:	2216      	movs	r2, #22
 800252a:	601a      	str	r2, [r3, #0]
  return -1;
 800252c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002530:	4618      	mov	r0, r3
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <_exit>:

void _exit (int status)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002540:	f04f 31ff 	mov.w	r1, #4294967295
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f7ff ffe7 	bl	8002518 <_kill>
  while (1) {}    /* Make sure we hang here */
 800254a:	bf00      	nop
 800254c:	e7fd      	b.n	800254a <_exit+0x12>

0800254e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b086      	sub	sp, #24
 8002552:	af00      	add	r7, sp, #0
 8002554:	60f8      	str	r0, [r7, #12]
 8002556:	60b9      	str	r1, [r7, #8]
 8002558:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800255a:	2300      	movs	r3, #0
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	e00a      	b.n	8002576 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002560:	f3af 8000 	nop.w
 8002564:	4601      	mov	r1, r0
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	1c5a      	adds	r2, r3, #1
 800256a:	60ba      	str	r2, [r7, #8]
 800256c:	b2ca      	uxtb	r2, r1
 800256e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	3301      	adds	r3, #1
 8002574:	617b      	str	r3, [r7, #20]
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	429a      	cmp	r2, r3
 800257c:	dbf0      	blt.n	8002560 <_read+0x12>
  }

  return len;
 800257e:	687b      	ldr	r3, [r7, #4]
}
 8002580:	4618      	mov	r0, r3
 8002582:	3718      	adds	r7, #24
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	e009      	b.n	80025ae <_write+0x26>
  {
    __io_putchar(*ptr++);
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	1c5a      	adds	r2, r3, #1
 800259e:	60ba      	str	r2, [r7, #8]
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7ff fba0 	bl	8001ce8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	3301      	adds	r3, #1
 80025ac:	617b      	str	r3, [r7, #20]
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	dbf1      	blt.n	800259a <_write+0x12>
  }
  return len;
 80025b6:	687b      	ldr	r3, [r7, #4]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3718      	adds	r7, #24
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <_close>:

int _close(int file)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025e8:	605a      	str	r2, [r3, #4]
  return 0;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <_isatty>:

int _isatty(int file)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002600:	2301      	movs	r3, #1
}
 8002602:	4618      	mov	r0, r3
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr

0800260e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800260e:	b480      	push	{r7}
 8002610:	b085      	sub	sp, #20
 8002612:	af00      	add	r7, sp, #0
 8002614:	60f8      	str	r0, [r7, #12]
 8002616:	60b9      	str	r1, [r7, #8]
 8002618:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800261a:	2300      	movs	r3, #0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3714      	adds	r7, #20
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002630:	4a14      	ldr	r2, [pc, #80]	@ (8002684 <_sbrk+0x5c>)
 8002632:	4b15      	ldr	r3, [pc, #84]	@ (8002688 <_sbrk+0x60>)
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800263c:	4b13      	ldr	r3, [pc, #76]	@ (800268c <_sbrk+0x64>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d102      	bne.n	800264a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002644:	4b11      	ldr	r3, [pc, #68]	@ (800268c <_sbrk+0x64>)
 8002646:	4a12      	ldr	r2, [pc, #72]	@ (8002690 <_sbrk+0x68>)
 8002648:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800264a:	4b10      	ldr	r3, [pc, #64]	@ (800268c <_sbrk+0x64>)
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4413      	add	r3, r2
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	429a      	cmp	r2, r3
 8002656:	d207      	bcs.n	8002668 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002658:	f005 f842 	bl	80076e0 <__errno>
 800265c:	4603      	mov	r3, r0
 800265e:	220c      	movs	r2, #12
 8002660:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002662:	f04f 33ff 	mov.w	r3, #4294967295
 8002666:	e009      	b.n	800267c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002668:	4b08      	ldr	r3, [pc, #32]	@ (800268c <_sbrk+0x64>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800266e:	4b07      	ldr	r3, [pc, #28]	@ (800268c <_sbrk+0x64>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4413      	add	r3, r2
 8002676:	4a05      	ldr	r2, [pc, #20]	@ (800268c <_sbrk+0x64>)
 8002678:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800267a:	68fb      	ldr	r3, [r7, #12]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3718      	adds	r7, #24
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	20020000 	.word	0x20020000
 8002688:	00000400 	.word	0x00000400
 800268c:	200002bc 	.word	0x200002bc
 8002690:	200004a0 	.word	0x200004a0

08002694 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002698:	4b06      	ldr	r3, [pc, #24]	@ (80026b4 <SystemInit+0x20>)
 800269a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800269e:	4a05      	ldr	r2, [pc, #20]	@ (80026b4 <SystemInit+0x20>)
 80026a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	e000ed00 	.word	0xe000ed00

080026b8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80026bc:	4b11      	ldr	r3, [pc, #68]	@ (8002704 <MX_USART1_UART_Init+0x4c>)
 80026be:	4a12      	ldr	r2, [pc, #72]	@ (8002708 <MX_USART1_UART_Init+0x50>)
 80026c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80026c2:	4b10      	ldr	r3, [pc, #64]	@ (8002704 <MX_USART1_UART_Init+0x4c>)
 80026c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80026c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002704 <MX_USART1_UART_Init+0x4c>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002704 <MX_USART1_UART_Init+0x4c>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002704 <MX_USART1_UART_Init+0x4c>)
 80026d8:	2200      	movs	r2, #0
 80026da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026dc:	4b09      	ldr	r3, [pc, #36]	@ (8002704 <MX_USART1_UART_Init+0x4c>)
 80026de:	220c      	movs	r2, #12
 80026e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026e2:	4b08      	ldr	r3, [pc, #32]	@ (8002704 <MX_USART1_UART_Init+0x4c>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026e8:	4b06      	ldr	r3, [pc, #24]	@ (8002704 <MX_USART1_UART_Init+0x4c>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80026ee:	4805      	ldr	r0, [pc, #20]	@ (8002704 <MX_USART1_UART_Init+0x4c>)
 80026f0:	f003 f968 	bl	80059c4 <HAL_UART_Init>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80026fa:	f7ff fd8d 	bl	8002218 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	200002c0 	.word	0x200002c0
 8002708:	40011000 	.word	0x40011000

0800270c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002710:	4b11      	ldr	r3, [pc, #68]	@ (8002758 <MX_USART2_UART_Init+0x4c>)
 8002712:	4a12      	ldr	r2, [pc, #72]	@ (800275c <MX_USART2_UART_Init+0x50>)
 8002714:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002716:	4b10      	ldr	r3, [pc, #64]	@ (8002758 <MX_USART2_UART_Init+0x4c>)
 8002718:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800271c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800271e:	4b0e      	ldr	r3, [pc, #56]	@ (8002758 <MX_USART2_UART_Init+0x4c>)
 8002720:	2200      	movs	r2, #0
 8002722:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002724:	4b0c      	ldr	r3, [pc, #48]	@ (8002758 <MX_USART2_UART_Init+0x4c>)
 8002726:	2200      	movs	r2, #0
 8002728:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800272a:	4b0b      	ldr	r3, [pc, #44]	@ (8002758 <MX_USART2_UART_Init+0x4c>)
 800272c:	2200      	movs	r2, #0
 800272e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002730:	4b09      	ldr	r3, [pc, #36]	@ (8002758 <MX_USART2_UART_Init+0x4c>)
 8002732:	220c      	movs	r2, #12
 8002734:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002736:	4b08      	ldr	r3, [pc, #32]	@ (8002758 <MX_USART2_UART_Init+0x4c>)
 8002738:	2200      	movs	r2, #0
 800273a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800273c:	4b06      	ldr	r3, [pc, #24]	@ (8002758 <MX_USART2_UART_Init+0x4c>)
 800273e:	2200      	movs	r2, #0
 8002740:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002742:	4805      	ldr	r0, [pc, #20]	@ (8002758 <MX_USART2_UART_Init+0x4c>)
 8002744:	f003 f93e 	bl	80059c4 <HAL_UART_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800274e:	f7ff fd63 	bl	8002218 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20000308 	.word	0x20000308
 800275c:	40004400 	.word	0x40004400

08002760 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08c      	sub	sp, #48	@ 0x30
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 031c 	add.w	r3, r7, #28
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a36      	ldr	r2, [pc, #216]	@ (8002858 <HAL_UART_MspInit+0xf8>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d135      	bne.n	80027ee <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	61bb      	str	r3, [r7, #24]
 8002786:	4b35      	ldr	r3, [pc, #212]	@ (800285c <HAL_UART_MspInit+0xfc>)
 8002788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278a:	4a34      	ldr	r2, [pc, #208]	@ (800285c <HAL_UART_MspInit+0xfc>)
 800278c:	f043 0310 	orr.w	r3, r3, #16
 8002790:	6453      	str	r3, [r2, #68]	@ 0x44
 8002792:	4b32      	ldr	r3, [pc, #200]	@ (800285c <HAL_UART_MspInit+0xfc>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	f003 0310 	and.w	r3, r3, #16
 800279a:	61bb      	str	r3, [r7, #24]
 800279c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	617b      	str	r3, [r7, #20]
 80027a2:	4b2e      	ldr	r3, [pc, #184]	@ (800285c <HAL_UART_MspInit+0xfc>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a6:	4a2d      	ldr	r2, [pc, #180]	@ (800285c <HAL_UART_MspInit+0xfc>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ae:	4b2b      	ldr	r3, [pc, #172]	@ (800285c <HAL_UART_MspInit+0xfc>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	617b      	str	r3, [r7, #20]
 80027b8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80027ba:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80027be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c0:	2302      	movs	r3, #2
 80027c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c4:	2300      	movs	r3, #0
 80027c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c8:	2303      	movs	r3, #3
 80027ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80027cc:	2307      	movs	r3, #7
 80027ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d0:	f107 031c 	add.w	r3, r7, #28
 80027d4:	4619      	mov	r1, r3
 80027d6:	4822      	ldr	r0, [pc, #136]	@ (8002860 <HAL_UART_MspInit+0x100>)
 80027d8:	f000 fcba 	bl	8003150 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80027dc:	2200      	movs	r2, #0
 80027de:	2100      	movs	r1, #0
 80027e0:	2025      	movs	r0, #37	@ 0x25
 80027e2:	f000 fbec 	bl	8002fbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027e6:	2025      	movs	r0, #37	@ 0x25
 80027e8:	f000 fc05 	bl	8002ff6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80027ec:	e030      	b.n	8002850 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002864 <HAL_UART_MspInit+0x104>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d12b      	bne.n	8002850 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80027f8:	2300      	movs	r3, #0
 80027fa:	613b      	str	r3, [r7, #16]
 80027fc:	4b17      	ldr	r3, [pc, #92]	@ (800285c <HAL_UART_MspInit+0xfc>)
 80027fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002800:	4a16      	ldr	r2, [pc, #88]	@ (800285c <HAL_UART_MspInit+0xfc>)
 8002802:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002806:	6413      	str	r3, [r2, #64]	@ 0x40
 8002808:	4b14      	ldr	r3, [pc, #80]	@ (800285c <HAL_UART_MspInit+0xfc>)
 800280a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002814:	2300      	movs	r3, #0
 8002816:	60fb      	str	r3, [r7, #12]
 8002818:	4b10      	ldr	r3, [pc, #64]	@ (800285c <HAL_UART_MspInit+0xfc>)
 800281a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281c:	4a0f      	ldr	r2, [pc, #60]	@ (800285c <HAL_UART_MspInit+0xfc>)
 800281e:	f043 0301 	orr.w	r3, r3, #1
 8002822:	6313      	str	r3, [r2, #48]	@ 0x30
 8002824:	4b0d      	ldr	r3, [pc, #52]	@ (800285c <HAL_UART_MspInit+0xfc>)
 8002826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002830:	230c      	movs	r3, #12
 8002832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002834:	2302      	movs	r3, #2
 8002836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002838:	2300      	movs	r3, #0
 800283a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800283c:	2303      	movs	r3, #3
 800283e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002840:	2307      	movs	r3, #7
 8002842:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002844:	f107 031c 	add.w	r3, r7, #28
 8002848:	4619      	mov	r1, r3
 800284a:	4805      	ldr	r0, [pc, #20]	@ (8002860 <HAL_UART_MspInit+0x100>)
 800284c:	f000 fc80 	bl	8003150 <HAL_GPIO_Init>
}
 8002850:	bf00      	nop
 8002852:	3730      	adds	r7, #48	@ 0x30
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40011000 	.word	0x40011000
 800285c:	40023800 	.word	0x40023800
 8002860:	40020000 	.word	0x40020000
 8002864:	40004400 	.word	0x40004400

08002868 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002868:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028a0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800286c:	f7ff ff12 	bl	8002694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002870:	480c      	ldr	r0, [pc, #48]	@ (80028a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002872:	490d      	ldr	r1, [pc, #52]	@ (80028a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002874:	4a0d      	ldr	r2, [pc, #52]	@ (80028ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002878:	e002      	b.n	8002880 <LoopCopyDataInit>

0800287a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800287a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800287c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800287e:	3304      	adds	r3, #4

08002880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002884:	d3f9      	bcc.n	800287a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002886:	4a0a      	ldr	r2, [pc, #40]	@ (80028b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002888:	4c0a      	ldr	r4, [pc, #40]	@ (80028b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800288a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800288c:	e001      	b.n	8002892 <LoopFillZerobss>

0800288e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800288e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002890:	3204      	adds	r2, #4

08002892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002894:	d3fb      	bcc.n	800288e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002896:	f004 ff29 	bl	80076ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800289a:	f7ff fbbf 	bl	800201c <main>
  bx  lr    
 800289e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80028a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028a8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80028ac:	0800a974 	.word	0x0800a974
  ldr r2, =_sbss
 80028b0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80028b4:	200004a0 	.word	0x200004a0

080028b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028b8:	e7fe      	b.n	80028b8 <ADC_IRQHandler>
	...

080028bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028c0:	4b0e      	ldr	r3, [pc, #56]	@ (80028fc <HAL_Init+0x40>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a0d      	ldr	r2, [pc, #52]	@ (80028fc <HAL_Init+0x40>)
 80028c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028cc:	4b0b      	ldr	r3, [pc, #44]	@ (80028fc <HAL_Init+0x40>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a0a      	ldr	r2, [pc, #40]	@ (80028fc <HAL_Init+0x40>)
 80028d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028d8:	4b08      	ldr	r3, [pc, #32]	@ (80028fc <HAL_Init+0x40>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a07      	ldr	r2, [pc, #28]	@ (80028fc <HAL_Init+0x40>)
 80028de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028e4:	2003      	movs	r0, #3
 80028e6:	f000 fb5f 	bl	8002fa8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ea:	2000      	movs	r0, #0
 80028ec:	f000 f808 	bl	8002900 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028f0:	f7ff fda8 	bl	8002444 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	40023c00 	.word	0x40023c00

08002900 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002908:	4b12      	ldr	r3, [pc, #72]	@ (8002954 <HAL_InitTick+0x54>)
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	4b12      	ldr	r3, [pc, #72]	@ (8002958 <HAL_InitTick+0x58>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	4619      	mov	r1, r3
 8002912:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002916:	fbb3 f3f1 	udiv	r3, r3, r1
 800291a:	fbb2 f3f3 	udiv	r3, r2, r3
 800291e:	4618      	mov	r0, r3
 8002920:	f000 fb77 	bl	8003012 <HAL_SYSTICK_Config>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e00e      	b.n	800294c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2b0f      	cmp	r3, #15
 8002932:	d80a      	bhi.n	800294a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002934:	2200      	movs	r2, #0
 8002936:	6879      	ldr	r1, [r7, #4]
 8002938:	f04f 30ff 	mov.w	r0, #4294967295
 800293c:	f000 fb3f 	bl	8002fbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002940:	4a06      	ldr	r2, [pc, #24]	@ (800295c <HAL_InitTick+0x5c>)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002946:	2300      	movs	r3, #0
 8002948:	e000      	b.n	800294c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
}
 800294c:	4618      	mov	r0, r3
 800294e:	3708      	adds	r7, #8
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	20000004 	.word	0x20000004
 8002958:	2000000c 	.word	0x2000000c
 800295c:	20000008 	.word	0x20000008

08002960 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002964:	4b06      	ldr	r3, [pc, #24]	@ (8002980 <HAL_IncTick+0x20>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	461a      	mov	r2, r3
 800296a:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <HAL_IncTick+0x24>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4413      	add	r3, r2
 8002970:	4a04      	ldr	r2, [pc, #16]	@ (8002984 <HAL_IncTick+0x24>)
 8002972:	6013      	str	r3, [r2, #0]
}
 8002974:	bf00      	nop
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	2000000c 	.word	0x2000000c
 8002984:	20000350 	.word	0x20000350

08002988 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  return uwTick;
 800298c:	4b03      	ldr	r3, [pc, #12]	@ (800299c <HAL_GetTick+0x14>)
 800298e:	681b      	ldr	r3, [r3, #0]
}
 8002990:	4618      	mov	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	20000350 	.word	0x20000350

080029a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029a8:	f7ff ffee 	bl	8002988 <HAL_GetTick>
 80029ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b8:	d005      	beq.n	80029c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029ba:	4b0a      	ldr	r3, [pc, #40]	@ (80029e4 <HAL_Delay+0x44>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	461a      	mov	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4413      	add	r3, r2
 80029c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029c6:	bf00      	nop
 80029c8:	f7ff ffde 	bl	8002988 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	68fa      	ldr	r2, [r7, #12]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d8f7      	bhi.n	80029c8 <HAL_Delay+0x28>
  {
  }
}
 80029d8:	bf00      	nop
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	2000000c 	.word	0x2000000c

080029e8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e0ed      	b.n	8002bd6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d102      	bne.n	8002a0c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f7ff f842 	bl	8001a90 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f042 0201 	orr.w	r2, r2, #1
 8002a1a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a1c:	f7ff ffb4 	bl	8002988 <HAL_GetTick>
 8002a20:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002a22:	e012      	b.n	8002a4a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a24:	f7ff ffb0 	bl	8002988 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b0a      	cmp	r3, #10
 8002a30:	d90b      	bls.n	8002a4a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a36:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2205      	movs	r2, #5
 8002a42:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e0c5      	b.n	8002bd6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d0e5      	beq.n	8002a24 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f022 0202 	bic.w	r2, r2, #2
 8002a66:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a68:	f7ff ff8e 	bl	8002988 <HAL_GetTick>
 8002a6c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a6e:	e012      	b.n	8002a96 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a70:	f7ff ff8a 	bl	8002988 <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	2b0a      	cmp	r3, #10
 8002a7c:	d90b      	bls.n	8002a96 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a82:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2205      	movs	r2, #5
 8002a8e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e09f      	b.n	8002bd6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d1e5      	bne.n	8002a70 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	7e1b      	ldrb	r3, [r3, #24]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d108      	bne.n	8002abe <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	e007      	b.n	8002ace <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002acc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	7e5b      	ldrb	r3, [r3, #25]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d108      	bne.n	8002ae8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ae4:	601a      	str	r2, [r3, #0]
 8002ae6:	e007      	b.n	8002af8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002af6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	7e9b      	ldrb	r3, [r3, #26]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d108      	bne.n	8002b12 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f042 0220 	orr.w	r2, r2, #32
 8002b0e:	601a      	str	r2, [r3, #0]
 8002b10:	e007      	b.n	8002b22 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f022 0220 	bic.w	r2, r2, #32
 8002b20:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	7edb      	ldrb	r3, [r3, #27]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d108      	bne.n	8002b3c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 0210 	bic.w	r2, r2, #16
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	e007      	b.n	8002b4c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f042 0210 	orr.w	r2, r2, #16
 8002b4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	7f1b      	ldrb	r3, [r3, #28]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d108      	bne.n	8002b66 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0208 	orr.w	r2, r2, #8
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	e007      	b.n	8002b76 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 0208 	bic.w	r2, r2, #8
 8002b74:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	7f5b      	ldrb	r3, [r3, #29]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d108      	bne.n	8002b90 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f042 0204 	orr.w	r2, r2, #4
 8002b8c:	601a      	str	r2, [r3, #0]
 8002b8e:	e007      	b.n	8002ba0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f022 0204 	bic.w	r2, r2, #4
 8002b9e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	431a      	orrs	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	431a      	orrs	r2, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	695b      	ldr	r3, [r3, #20]
 8002bb4:	ea42 0103 	orr.w	r1, r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	1e5a      	subs	r2, r3, #1
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b084      	sub	sp, #16
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d12e      	bne.n	8002c50 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2202      	movs	r2, #2
 8002bf6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0201 	bic.w	r2, r2, #1
 8002c08:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c0a:	f7ff febd 	bl	8002988 <HAL_GetTick>
 8002c0e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c10:	e012      	b.n	8002c38 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c12:	f7ff feb9 	bl	8002988 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b0a      	cmp	r3, #10
 8002c1e:	d90b      	bls.n	8002c38 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c24:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2205      	movs	r2, #5
 8002c30:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e012      	b.n	8002c5e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1e5      	bne.n	8002c12 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	e006      	b.n	8002c5e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c54:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
  }
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002c66:	b480      	push	{r7}
 8002c68:	b089      	sub	sp, #36	@ 0x24
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	60f8      	str	r0, [r7, #12]
 8002c6e:	60b9      	str	r1, [r7, #8]
 8002c70:	607a      	str	r2, [r7, #4]
 8002c72:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c7a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c84:	7ffb      	ldrb	r3, [r7, #31]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d003      	beq.n	8002c92 <HAL_CAN_AddTxMessage+0x2c>
 8002c8a:	7ffb      	ldrb	r3, [r7, #31]
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	f040 80ad 	bne.w	8002dec <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10a      	bne.n	8002cb2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c9c:	69bb      	ldr	r3, [r7, #24]
 8002c9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d105      	bne.n	8002cb2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 8095 	beq.w	8002ddc <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	0e1b      	lsrs	r3, r3, #24
 8002cb6:	f003 0303 	and.w	r3, r3, #3
 8002cba:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	409a      	lsls	r2, r3
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d10d      	bne.n	8002cea <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002cd8:	68f9      	ldr	r1, [r7, #12]
 8002cda:	6809      	ldr	r1, [r1, #0]
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	3318      	adds	r3, #24
 8002ce2:	011b      	lsls	r3, r3, #4
 8002ce4:	440b      	add	r3, r1
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	e00f      	b.n	8002d0a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cf4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cfa:	68f9      	ldr	r1, [r7, #12]
 8002cfc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002cfe:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	3318      	adds	r3, #24
 8002d04:	011b      	lsls	r3, r3, #4
 8002d06:	440b      	add	r3, r1
 8002d08:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6819      	ldr	r1, [r3, #0]
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	691a      	ldr	r2, [r3, #16]
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	3318      	adds	r3, #24
 8002d16:	011b      	lsls	r3, r3, #4
 8002d18:	440b      	add	r3, r1
 8002d1a:	3304      	adds	r3, #4
 8002d1c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	7d1b      	ldrb	r3, [r3, #20]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d111      	bne.n	8002d4a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	3318      	adds	r3, #24
 8002d2e:	011b      	lsls	r3, r3, #4
 8002d30:	4413      	add	r3, r2
 8002d32:	3304      	adds	r3, #4
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	6811      	ldr	r1, [r2, #0]
 8002d3a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	3318      	adds	r3, #24
 8002d42:	011b      	lsls	r3, r3, #4
 8002d44:	440b      	add	r3, r1
 8002d46:	3304      	adds	r3, #4
 8002d48:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	3307      	adds	r3, #7
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	061a      	lsls	r2, r3, #24
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	3306      	adds	r3, #6
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	041b      	lsls	r3, r3, #16
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	3305      	adds	r3, #5
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	021b      	lsls	r3, r3, #8
 8002d64:	4313      	orrs	r3, r2
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	3204      	adds	r2, #4
 8002d6a:	7812      	ldrb	r2, [r2, #0]
 8002d6c:	4610      	mov	r0, r2
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	6811      	ldr	r1, [r2, #0]
 8002d72:	ea43 0200 	orr.w	r2, r3, r0
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	011b      	lsls	r3, r3, #4
 8002d7a:	440b      	add	r3, r1
 8002d7c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002d80:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	3303      	adds	r3, #3
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	061a      	lsls	r2, r3, #24
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	3302      	adds	r3, #2
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	041b      	lsls	r3, r3, #16
 8002d92:	431a      	orrs	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	3301      	adds	r3, #1
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	021b      	lsls	r3, r3, #8
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	7812      	ldrb	r2, [r2, #0]
 8002da2:	4610      	mov	r0, r2
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	6811      	ldr	r1, [r2, #0]
 8002da8:	ea43 0200 	orr.w	r2, r3, r0
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	011b      	lsls	r3, r3, #4
 8002db0:	440b      	add	r3, r1
 8002db2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002db6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	3318      	adds	r3, #24
 8002dc0:	011b      	lsls	r3, r3, #4
 8002dc2:	4413      	add	r3, r2
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	6811      	ldr	r1, [r2, #0]
 8002dca:	f043 0201 	orr.w	r2, r3, #1
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	3318      	adds	r3, #24
 8002dd2:	011b      	lsls	r3, r3, #4
 8002dd4:	440b      	add	r3, r1
 8002dd6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	e00e      	b.n	8002dfa <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e006      	b.n	8002dfa <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
  }
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3724      	adds	r7, #36	@ 0x24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
	...

08002e08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e18:	4b0c      	ldr	r3, [pc, #48]	@ (8002e4c <__NVIC_SetPriorityGrouping+0x44>)
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e1e:	68ba      	ldr	r2, [r7, #8]
 8002e20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e24:	4013      	ands	r3, r2
 8002e26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e3a:	4a04      	ldr	r2, [pc, #16]	@ (8002e4c <__NVIC_SetPriorityGrouping+0x44>)
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	60d3      	str	r3, [r2, #12]
}
 8002e40:	bf00      	nop
 8002e42:	3714      	adds	r7, #20
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr
 8002e4c:	e000ed00 	.word	0xe000ed00

08002e50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e54:	4b04      	ldr	r3, [pc, #16]	@ (8002e68 <__NVIC_GetPriorityGrouping+0x18>)
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	0a1b      	lsrs	r3, r3, #8
 8002e5a:	f003 0307 	and.w	r3, r3, #7
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	e000ed00 	.word	0xe000ed00

08002e6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	4603      	mov	r3, r0
 8002e74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	db0b      	blt.n	8002e96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e7e:	79fb      	ldrb	r3, [r7, #7]
 8002e80:	f003 021f 	and.w	r2, r3, #31
 8002e84:	4907      	ldr	r1, [pc, #28]	@ (8002ea4 <__NVIC_EnableIRQ+0x38>)
 8002e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8a:	095b      	lsrs	r3, r3, #5
 8002e8c:	2001      	movs	r0, #1
 8002e8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	e000e100 	.word	0xe000e100

08002ea8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	4603      	mov	r3, r0
 8002eb0:	6039      	str	r1, [r7, #0]
 8002eb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	db0a      	blt.n	8002ed2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	b2da      	uxtb	r2, r3
 8002ec0:	490c      	ldr	r1, [pc, #48]	@ (8002ef4 <__NVIC_SetPriority+0x4c>)
 8002ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec6:	0112      	lsls	r2, r2, #4
 8002ec8:	b2d2      	uxtb	r2, r2
 8002eca:	440b      	add	r3, r1
 8002ecc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ed0:	e00a      	b.n	8002ee8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	b2da      	uxtb	r2, r3
 8002ed6:	4908      	ldr	r1, [pc, #32]	@ (8002ef8 <__NVIC_SetPriority+0x50>)
 8002ed8:	79fb      	ldrb	r3, [r7, #7]
 8002eda:	f003 030f 	and.w	r3, r3, #15
 8002ede:	3b04      	subs	r3, #4
 8002ee0:	0112      	lsls	r2, r2, #4
 8002ee2:	b2d2      	uxtb	r2, r2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	761a      	strb	r2, [r3, #24]
}
 8002ee8:	bf00      	nop
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr
 8002ef4:	e000e100 	.word	0xe000e100
 8002ef8:	e000ed00 	.word	0xe000ed00

08002efc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b089      	sub	sp, #36	@ 0x24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f003 0307 	and.w	r3, r3, #7
 8002f0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	f1c3 0307 	rsb	r3, r3, #7
 8002f16:	2b04      	cmp	r3, #4
 8002f18:	bf28      	it	cs
 8002f1a:	2304      	movcs	r3, #4
 8002f1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	3304      	adds	r3, #4
 8002f22:	2b06      	cmp	r3, #6
 8002f24:	d902      	bls.n	8002f2c <NVIC_EncodePriority+0x30>
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	3b03      	subs	r3, #3
 8002f2a:	e000      	b.n	8002f2e <NVIC_EncodePriority+0x32>
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f30:	f04f 32ff 	mov.w	r2, #4294967295
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3a:	43da      	mvns	r2, r3
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	401a      	ands	r2, r3
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f44:	f04f 31ff 	mov.w	r1, #4294967295
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f4e:	43d9      	mvns	r1, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f54:	4313      	orrs	r3, r2
         );
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3724      	adds	r7, #36	@ 0x24
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
	...

08002f64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f74:	d301      	bcc.n	8002f7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f76:	2301      	movs	r3, #1
 8002f78:	e00f      	b.n	8002f9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002fa4 <SysTick_Config+0x40>)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f82:	210f      	movs	r1, #15
 8002f84:	f04f 30ff 	mov.w	r0, #4294967295
 8002f88:	f7ff ff8e 	bl	8002ea8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f8c:	4b05      	ldr	r3, [pc, #20]	@ (8002fa4 <SysTick_Config+0x40>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f92:	4b04      	ldr	r3, [pc, #16]	@ (8002fa4 <SysTick_Config+0x40>)
 8002f94:	2207      	movs	r2, #7
 8002f96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	e000e010 	.word	0xe000e010

08002fa8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7ff ff29 	bl	8002e08 <__NVIC_SetPriorityGrouping>
}
 8002fb6:	bf00      	nop
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b086      	sub	sp, #24
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	60b9      	str	r1, [r7, #8]
 8002fc8:	607a      	str	r2, [r7, #4]
 8002fca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fd0:	f7ff ff3e 	bl	8002e50 <__NVIC_GetPriorityGrouping>
 8002fd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	68b9      	ldr	r1, [r7, #8]
 8002fda:	6978      	ldr	r0, [r7, #20]
 8002fdc:	f7ff ff8e 	bl	8002efc <NVIC_EncodePriority>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fe6:	4611      	mov	r1, r2
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff ff5d 	bl	8002ea8 <__NVIC_SetPriority>
}
 8002fee:	bf00      	nop
 8002ff0:	3718      	adds	r7, #24
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b082      	sub	sp, #8
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff ff31 	bl	8002e6c <__NVIC_EnableIRQ>
}
 800300a:	bf00      	nop
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b082      	sub	sp, #8
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f7ff ffa2 	bl	8002f64 <SysTick_Config>
 8003020:	4603      	mov	r3, r0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b084      	sub	sp, #16
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003036:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003038:	f7ff fca6 	bl	8002988 <HAL_GetTick>
 800303c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b02      	cmp	r3, #2
 8003048:	d008      	beq.n	800305c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2280      	movs	r2, #128	@ 0x80
 800304e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e052      	b.n	8003102 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 0216 	bic.w	r2, r2, #22
 800306a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	695a      	ldr	r2, [r3, #20]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800307a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003080:	2b00      	cmp	r3, #0
 8003082:	d103      	bne.n	800308c <HAL_DMA_Abort+0x62>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003088:	2b00      	cmp	r3, #0
 800308a:	d007      	beq.n	800309c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0208 	bic.w	r2, r2, #8
 800309a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f022 0201 	bic.w	r2, r2, #1
 80030aa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030ac:	e013      	b.n	80030d6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030ae:	f7ff fc6b 	bl	8002988 <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	2b05      	cmp	r3, #5
 80030ba:	d90c      	bls.n	80030d6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2220      	movs	r2, #32
 80030c0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2203      	movs	r2, #3
 80030c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e015      	b.n	8003102 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d1e4      	bne.n	80030ae <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e8:	223f      	movs	r2, #63	@ 0x3f
 80030ea:	409a      	lsls	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800310a:	b480      	push	{r7}
 800310c:	b083      	sub	sp, #12
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003118:	b2db      	uxtb	r3, r3
 800311a:	2b02      	cmp	r3, #2
 800311c:	d004      	beq.n	8003128 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2280      	movs	r2, #128	@ 0x80
 8003122:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e00c      	b.n	8003142 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2205      	movs	r2, #5
 800312c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f022 0201 	bic.w	r2, r2, #1
 800313e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003140:	2300      	movs	r3, #0
}
 8003142:	4618      	mov	r0, r3
 8003144:	370c      	adds	r7, #12
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
	...

08003150 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003150:	b480      	push	{r7}
 8003152:	b089      	sub	sp, #36	@ 0x24
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800315a:	2300      	movs	r3, #0
 800315c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800315e:	2300      	movs	r3, #0
 8003160:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003162:	2300      	movs	r3, #0
 8003164:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003166:	2300      	movs	r3, #0
 8003168:	61fb      	str	r3, [r7, #28]
 800316a:	e165      	b.n	8003438 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800316c:	2201      	movs	r2, #1
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	4013      	ands	r3, r2
 800317e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003180:	693a      	ldr	r2, [r7, #16]
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	429a      	cmp	r2, r3
 8003186:	f040 8154 	bne.w	8003432 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f003 0303 	and.w	r3, r3, #3
 8003192:	2b01      	cmp	r3, #1
 8003194:	d005      	beq.n	80031a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d130      	bne.n	8003204 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	2203      	movs	r2, #3
 80031ae:	fa02 f303 	lsl.w	r3, r2, r3
 80031b2:	43db      	mvns	r3, r3
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	4013      	ands	r3, r2
 80031b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	68da      	ldr	r2, [r3, #12]
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031d8:	2201      	movs	r2, #1
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	43db      	mvns	r3, r3
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	4013      	ands	r3, r2
 80031e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	091b      	lsrs	r3, r3, #4
 80031ee:	f003 0201 	and.w	r2, r3, #1
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	fa02 f303 	lsl.w	r3, r2, r3
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	69ba      	ldr	r2, [r7, #24]
 8003202:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f003 0303 	and.w	r3, r3, #3
 800320c:	2b03      	cmp	r3, #3
 800320e:	d017      	beq.n	8003240 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	2203      	movs	r2, #3
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	43db      	mvns	r3, r3
 8003222:	69ba      	ldr	r2, [r7, #24]
 8003224:	4013      	ands	r3, r2
 8003226:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	689a      	ldr	r2, [r3, #8]
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	005b      	lsls	r3, r3, #1
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	4313      	orrs	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	69ba      	ldr	r2, [r7, #24]
 800323e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f003 0303 	and.w	r3, r3, #3
 8003248:	2b02      	cmp	r3, #2
 800324a:	d123      	bne.n	8003294 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	08da      	lsrs	r2, r3, #3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	3208      	adds	r2, #8
 8003254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003258:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	f003 0307 	and.w	r3, r3, #7
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	220f      	movs	r2, #15
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	43db      	mvns	r3, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	4013      	ands	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	691a      	ldr	r2, [r3, #16]
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	4313      	orrs	r3, r2
 8003284:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	08da      	lsrs	r2, r3, #3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	3208      	adds	r2, #8
 800328e:	69b9      	ldr	r1, [r7, #24]
 8003290:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	2203      	movs	r2, #3
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	43db      	mvns	r3, r3
 80032a6:	69ba      	ldr	r2, [r7, #24]
 80032a8:	4013      	ands	r3, r2
 80032aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f003 0203 	and.w	r2, r3, #3
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	4313      	orrs	r3, r2
 80032c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	69ba      	ldr	r2, [r7, #24]
 80032c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f000 80ae 	beq.w	8003432 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032d6:	2300      	movs	r3, #0
 80032d8:	60fb      	str	r3, [r7, #12]
 80032da:	4b5d      	ldr	r3, [pc, #372]	@ (8003450 <HAL_GPIO_Init+0x300>)
 80032dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032de:	4a5c      	ldr	r2, [pc, #368]	@ (8003450 <HAL_GPIO_Init+0x300>)
 80032e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80032e6:	4b5a      	ldr	r3, [pc, #360]	@ (8003450 <HAL_GPIO_Init+0x300>)
 80032e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032ee:	60fb      	str	r3, [r7, #12]
 80032f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032f2:	4a58      	ldr	r2, [pc, #352]	@ (8003454 <HAL_GPIO_Init+0x304>)
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	089b      	lsrs	r3, r3, #2
 80032f8:	3302      	adds	r3, #2
 80032fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	f003 0303 	and.w	r3, r3, #3
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	220f      	movs	r2, #15
 800330a:	fa02 f303 	lsl.w	r3, r2, r3
 800330e:	43db      	mvns	r3, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4013      	ands	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a4f      	ldr	r2, [pc, #316]	@ (8003458 <HAL_GPIO_Init+0x308>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d025      	beq.n	800336a <HAL_GPIO_Init+0x21a>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a4e      	ldr	r2, [pc, #312]	@ (800345c <HAL_GPIO_Init+0x30c>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d01f      	beq.n	8003366 <HAL_GPIO_Init+0x216>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a4d      	ldr	r2, [pc, #308]	@ (8003460 <HAL_GPIO_Init+0x310>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d019      	beq.n	8003362 <HAL_GPIO_Init+0x212>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a4c      	ldr	r2, [pc, #304]	@ (8003464 <HAL_GPIO_Init+0x314>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d013      	beq.n	800335e <HAL_GPIO_Init+0x20e>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a4b      	ldr	r2, [pc, #300]	@ (8003468 <HAL_GPIO_Init+0x318>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d00d      	beq.n	800335a <HAL_GPIO_Init+0x20a>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a4a      	ldr	r2, [pc, #296]	@ (800346c <HAL_GPIO_Init+0x31c>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d007      	beq.n	8003356 <HAL_GPIO_Init+0x206>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a49      	ldr	r2, [pc, #292]	@ (8003470 <HAL_GPIO_Init+0x320>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d101      	bne.n	8003352 <HAL_GPIO_Init+0x202>
 800334e:	2306      	movs	r3, #6
 8003350:	e00c      	b.n	800336c <HAL_GPIO_Init+0x21c>
 8003352:	2307      	movs	r3, #7
 8003354:	e00a      	b.n	800336c <HAL_GPIO_Init+0x21c>
 8003356:	2305      	movs	r3, #5
 8003358:	e008      	b.n	800336c <HAL_GPIO_Init+0x21c>
 800335a:	2304      	movs	r3, #4
 800335c:	e006      	b.n	800336c <HAL_GPIO_Init+0x21c>
 800335e:	2303      	movs	r3, #3
 8003360:	e004      	b.n	800336c <HAL_GPIO_Init+0x21c>
 8003362:	2302      	movs	r3, #2
 8003364:	e002      	b.n	800336c <HAL_GPIO_Init+0x21c>
 8003366:	2301      	movs	r3, #1
 8003368:	e000      	b.n	800336c <HAL_GPIO_Init+0x21c>
 800336a:	2300      	movs	r3, #0
 800336c:	69fa      	ldr	r2, [r7, #28]
 800336e:	f002 0203 	and.w	r2, r2, #3
 8003372:	0092      	lsls	r2, r2, #2
 8003374:	4093      	lsls	r3, r2
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	4313      	orrs	r3, r2
 800337a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800337c:	4935      	ldr	r1, [pc, #212]	@ (8003454 <HAL_GPIO_Init+0x304>)
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	089b      	lsrs	r3, r3, #2
 8003382:	3302      	adds	r3, #2
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800338a:	4b3a      	ldr	r3, [pc, #232]	@ (8003474 <HAL_GPIO_Init+0x324>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	43db      	mvns	r3, r3
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	4013      	ands	r3, r2
 8003398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80033a6:	69ba      	ldr	r2, [r7, #24]
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033ae:	4a31      	ldr	r2, [pc, #196]	@ (8003474 <HAL_GPIO_Init+0x324>)
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033b4:	4b2f      	ldr	r3, [pc, #188]	@ (8003474 <HAL_GPIO_Init+0x324>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	43db      	mvns	r3, r3
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	4013      	ands	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d003      	beq.n	80033d8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033d8:	4a26      	ldr	r2, [pc, #152]	@ (8003474 <HAL_GPIO_Init+0x324>)
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033de:	4b25      	ldr	r3, [pc, #148]	@ (8003474 <HAL_GPIO_Init+0x324>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	43db      	mvns	r3, r3
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	4013      	ands	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	4313      	orrs	r3, r2
 8003400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003402:	4a1c      	ldr	r2, [pc, #112]	@ (8003474 <HAL_GPIO_Init+0x324>)
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003408:	4b1a      	ldr	r3, [pc, #104]	@ (8003474 <HAL_GPIO_Init+0x324>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	43db      	mvns	r3, r3
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	4013      	ands	r3, r2
 8003416:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d003      	beq.n	800342c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	4313      	orrs	r3, r2
 800342a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800342c:	4a11      	ldr	r2, [pc, #68]	@ (8003474 <HAL_GPIO_Init+0x324>)
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	3301      	adds	r3, #1
 8003436:	61fb      	str	r3, [r7, #28]
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	2b0f      	cmp	r3, #15
 800343c:	f67f ae96 	bls.w	800316c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003440:	bf00      	nop
 8003442:	bf00      	nop
 8003444:	3724      	adds	r7, #36	@ 0x24
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	40023800 	.word	0x40023800
 8003454:	40013800 	.word	0x40013800
 8003458:	40020000 	.word	0x40020000
 800345c:	40020400 	.word	0x40020400
 8003460:	40020800 	.word	0x40020800
 8003464:	40020c00 	.word	0x40020c00
 8003468:	40021000 	.word	0x40021000
 800346c:	40021400 	.word	0x40021400
 8003470:	40021800 	.word	0x40021800
 8003474:	40013c00 	.word	0x40013c00

08003478 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	807b      	strh	r3, [r7, #2]
 8003484:	4613      	mov	r3, r2
 8003486:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003488:	787b      	ldrb	r3, [r7, #1]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800348e:	887a      	ldrh	r2, [r7, #2]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003494:	e003      	b.n	800349e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003496:	887b      	ldrh	r3, [r7, #2]
 8003498:	041a      	lsls	r2, r3, #16
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	619a      	str	r2, [r3, #24]
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
	...

080034ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e12b      	b.n	8003716 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d106      	bne.n	80034d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7fe fbc0 	bl	8001c58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2224      	movs	r2, #36	@ 0x24
 80034dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0201 	bic.w	r2, r2, #1
 80034ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800350e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003510:	f001 fd62 	bl	8004fd8 <HAL_RCC_GetPCLK1Freq>
 8003514:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	4a81      	ldr	r2, [pc, #516]	@ (8003720 <HAL_I2C_Init+0x274>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d807      	bhi.n	8003530 <HAL_I2C_Init+0x84>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	4a80      	ldr	r2, [pc, #512]	@ (8003724 <HAL_I2C_Init+0x278>)
 8003524:	4293      	cmp	r3, r2
 8003526:	bf94      	ite	ls
 8003528:	2301      	movls	r3, #1
 800352a:	2300      	movhi	r3, #0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	e006      	b.n	800353e <HAL_I2C_Init+0x92>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	4a7d      	ldr	r2, [pc, #500]	@ (8003728 <HAL_I2C_Init+0x27c>)
 8003534:	4293      	cmp	r3, r2
 8003536:	bf94      	ite	ls
 8003538:	2301      	movls	r3, #1
 800353a:	2300      	movhi	r3, #0
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e0e7      	b.n	8003716 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	4a78      	ldr	r2, [pc, #480]	@ (800372c <HAL_I2C_Init+0x280>)
 800354a:	fba2 2303 	umull	r2, r3, r2, r3
 800354e:	0c9b      	lsrs	r3, r3, #18
 8003550:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68ba      	ldr	r2, [r7, #8]
 8003562:	430a      	orrs	r2, r1
 8003564:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	4a6a      	ldr	r2, [pc, #424]	@ (8003720 <HAL_I2C_Init+0x274>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d802      	bhi.n	8003580 <HAL_I2C_Init+0xd4>
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	3301      	adds	r3, #1
 800357e:	e009      	b.n	8003594 <HAL_I2C_Init+0xe8>
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003586:	fb02 f303 	mul.w	r3, r2, r3
 800358a:	4a69      	ldr	r2, [pc, #420]	@ (8003730 <HAL_I2C_Init+0x284>)
 800358c:	fba2 2303 	umull	r2, r3, r2, r3
 8003590:	099b      	lsrs	r3, r3, #6
 8003592:	3301      	adds	r3, #1
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	6812      	ldr	r2, [r2, #0]
 8003598:	430b      	orrs	r3, r1
 800359a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80035a6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	495c      	ldr	r1, [pc, #368]	@ (8003720 <HAL_I2C_Init+0x274>)
 80035b0:	428b      	cmp	r3, r1
 80035b2:	d819      	bhi.n	80035e8 <HAL_I2C_Init+0x13c>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	1e59      	subs	r1, r3, #1
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	fbb1 f3f3 	udiv	r3, r1, r3
 80035c2:	1c59      	adds	r1, r3, #1
 80035c4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80035c8:	400b      	ands	r3, r1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00a      	beq.n	80035e4 <HAL_I2C_Init+0x138>
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	1e59      	subs	r1, r3, #1
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80035dc:	3301      	adds	r3, #1
 80035de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035e2:	e051      	b.n	8003688 <HAL_I2C_Init+0x1dc>
 80035e4:	2304      	movs	r3, #4
 80035e6:	e04f      	b.n	8003688 <HAL_I2C_Init+0x1dc>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d111      	bne.n	8003614 <HAL_I2C_Init+0x168>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	1e58      	subs	r0, r3, #1
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6859      	ldr	r1, [r3, #4]
 80035f8:	460b      	mov	r3, r1
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	440b      	add	r3, r1
 80035fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003602:	3301      	adds	r3, #1
 8003604:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003608:	2b00      	cmp	r3, #0
 800360a:	bf0c      	ite	eq
 800360c:	2301      	moveq	r3, #1
 800360e:	2300      	movne	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	e012      	b.n	800363a <HAL_I2C_Init+0x18e>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	1e58      	subs	r0, r3, #1
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6859      	ldr	r1, [r3, #4]
 800361c:	460b      	mov	r3, r1
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	0099      	lsls	r1, r3, #2
 8003624:	440b      	add	r3, r1
 8003626:	fbb0 f3f3 	udiv	r3, r0, r3
 800362a:	3301      	adds	r3, #1
 800362c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003630:	2b00      	cmp	r3, #0
 8003632:	bf0c      	ite	eq
 8003634:	2301      	moveq	r3, #1
 8003636:	2300      	movne	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <HAL_I2C_Init+0x196>
 800363e:	2301      	movs	r3, #1
 8003640:	e022      	b.n	8003688 <HAL_I2C_Init+0x1dc>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10e      	bne.n	8003668 <HAL_I2C_Init+0x1bc>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	1e58      	subs	r0, r3, #1
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6859      	ldr	r1, [r3, #4]
 8003652:	460b      	mov	r3, r1
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	440b      	add	r3, r1
 8003658:	fbb0 f3f3 	udiv	r3, r0, r3
 800365c:	3301      	adds	r3, #1
 800365e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003662:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003666:	e00f      	b.n	8003688 <HAL_I2C_Init+0x1dc>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	1e58      	subs	r0, r3, #1
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6859      	ldr	r1, [r3, #4]
 8003670:	460b      	mov	r3, r1
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	440b      	add	r3, r1
 8003676:	0099      	lsls	r1, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	fbb0 f3f3 	udiv	r3, r0, r3
 800367e:	3301      	adds	r3, #1
 8003680:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003684:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003688:	6879      	ldr	r1, [r7, #4]
 800368a:	6809      	ldr	r1, [r1, #0]
 800368c:	4313      	orrs	r3, r2
 800368e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	69da      	ldr	r2, [r3, #28]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	431a      	orrs	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80036b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6911      	ldr	r1, [r2, #16]
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	68d2      	ldr	r2, [r2, #12]
 80036c2:	4311      	orrs	r1, r2
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6812      	ldr	r2, [r2, #0]
 80036c8:	430b      	orrs	r3, r1
 80036ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	695a      	ldr	r2, [r3, #20]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	431a      	orrs	r2, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0201 	orr.w	r2, r2, #1
 80036f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2220      	movs	r2, #32
 8003702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	000186a0 	.word	0x000186a0
 8003724:	001e847f 	.word	0x001e847f
 8003728:	003d08ff 	.word	0x003d08ff
 800372c:	431bde83 	.word	0x431bde83
 8003730:	10624dd3 	.word	0x10624dd3

08003734 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b088      	sub	sp, #32
 8003738:	af02      	add	r7, sp, #8
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	607a      	str	r2, [r7, #4]
 800373e:	461a      	mov	r2, r3
 8003740:	460b      	mov	r3, r1
 8003742:	817b      	strh	r3, [r7, #10]
 8003744:	4613      	mov	r3, r2
 8003746:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003748:	f7ff f91e 	bl	8002988 <HAL_GetTick>
 800374c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b20      	cmp	r3, #32
 8003758:	f040 80e0 	bne.w	800391c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	9300      	str	r3, [sp, #0]
 8003760:	2319      	movs	r3, #25
 8003762:	2201      	movs	r2, #1
 8003764:	4970      	ldr	r1, [pc, #448]	@ (8003928 <HAL_I2C_Master_Transmit+0x1f4>)
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f001 f90e 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d001      	beq.n	8003776 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003772:	2302      	movs	r3, #2
 8003774:	e0d3      	b.n	800391e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800377c:	2b01      	cmp	r3, #1
 800377e:	d101      	bne.n	8003784 <HAL_I2C_Master_Transmit+0x50>
 8003780:	2302      	movs	r3, #2
 8003782:	e0cc      	b.n	800391e <HAL_I2C_Master_Transmit+0x1ea>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b01      	cmp	r3, #1
 8003798:	d007      	beq.n	80037aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f042 0201 	orr.w	r2, r2, #1
 80037a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2221      	movs	r2, #33	@ 0x21
 80037be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2210      	movs	r2, #16
 80037c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	893a      	ldrh	r2, [r7, #8]
 80037da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	4a50      	ldr	r2, [pc, #320]	@ (800392c <HAL_I2C_Master_Transmit+0x1f8>)
 80037ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80037ec:	8979      	ldrh	r1, [r7, #10]
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	6a3a      	ldr	r2, [r7, #32]
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f000 fdfa 	bl	80043ec <I2C_MasterRequestWrite>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e08d      	b.n	800391e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003802:	2300      	movs	r3, #0
 8003804:	613b      	str	r3, [r7, #16]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	613b      	str	r3, [r7, #16]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	613b      	str	r3, [r7, #16]
 8003816:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003818:	e066      	b.n	80038e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800381a:	697a      	ldr	r2, [r7, #20]
 800381c:	6a39      	ldr	r1, [r7, #32]
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f001 f9cc 	bl	8004bbc <I2C_WaitOnTXEFlagUntilTimeout>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00d      	beq.n	8003846 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382e:	2b04      	cmp	r3, #4
 8003830:	d107      	bne.n	8003842 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003840:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e06b      	b.n	800391e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384a:	781a      	ldrb	r2, [r3, #0]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	1c5a      	adds	r2, r3, #1
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003860:	b29b      	uxth	r3, r3
 8003862:	3b01      	subs	r3, #1
 8003864:	b29a      	uxth	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	f003 0304 	and.w	r3, r3, #4
 8003880:	2b04      	cmp	r3, #4
 8003882:	d11b      	bne.n	80038bc <HAL_I2C_Master_Transmit+0x188>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003888:	2b00      	cmp	r3, #0
 800388a:	d017      	beq.n	80038bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003890:	781a      	ldrb	r2, [r3, #0]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389c:	1c5a      	adds	r2, r3, #1
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	3b01      	subs	r3, #1
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038b4:	3b01      	subs	r3, #1
 80038b6:	b29a      	uxth	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038bc:	697a      	ldr	r2, [r7, #20]
 80038be:	6a39      	ldr	r1, [r7, #32]
 80038c0:	68f8      	ldr	r0, [r7, #12]
 80038c2:	f001 f9c3 	bl	8004c4c <I2C_WaitOnBTFFlagUntilTimeout>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d00d      	beq.n	80038e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d0:	2b04      	cmp	r3, #4
 80038d2:	d107      	bne.n	80038e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e01a      	b.n	800391e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d194      	bne.n	800381a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2220      	movs	r2, #32
 8003904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003918:	2300      	movs	r3, #0
 800391a:	e000      	b.n	800391e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800391c:	2302      	movs	r3, #2
  }
}
 800391e:	4618      	mov	r0, r3
 8003920:	3718      	adds	r7, #24
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	00100002 	.word	0x00100002
 800392c:	ffff0000 	.word	0xffff0000

08003930 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b08c      	sub	sp, #48	@ 0x30
 8003934:	af02      	add	r7, sp, #8
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	607a      	str	r2, [r7, #4]
 800393a:	461a      	mov	r2, r3
 800393c:	460b      	mov	r3, r1
 800393e:	817b      	strh	r3, [r7, #10]
 8003940:	4613      	mov	r3, r2
 8003942:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003944:	f7ff f820 	bl	8002988 <HAL_GetTick>
 8003948:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b20      	cmp	r3, #32
 8003954:	f040 8217 	bne.w	8003d86 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395a:	9300      	str	r3, [sp, #0]
 800395c:	2319      	movs	r3, #25
 800395e:	2201      	movs	r2, #1
 8003960:	497c      	ldr	r1, [pc, #496]	@ (8003b54 <HAL_I2C_Master_Receive+0x224>)
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	f001 f810 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800396e:	2302      	movs	r3, #2
 8003970:	e20a      	b.n	8003d88 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003978:	2b01      	cmp	r3, #1
 800397a:	d101      	bne.n	8003980 <HAL_I2C_Master_Receive+0x50>
 800397c:	2302      	movs	r3, #2
 800397e:	e203      	b.n	8003d88 <HAL_I2C_Master_Receive+0x458>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0301 	and.w	r3, r3, #1
 8003992:	2b01      	cmp	r3, #1
 8003994:	d007      	beq.n	80039a6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f042 0201 	orr.w	r2, r2, #1
 80039a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2222      	movs	r2, #34	@ 0x22
 80039ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2210      	movs	r2, #16
 80039c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	893a      	ldrh	r2, [r7, #8]
 80039d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039dc:	b29a      	uxth	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	4a5c      	ldr	r2, [pc, #368]	@ (8003b58 <HAL_I2C_Master_Receive+0x228>)
 80039e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80039e8:	8979      	ldrh	r1, [r7, #10]
 80039ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f000 fd7e 	bl	80044f0 <I2C_MasterRequestRead>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e1c4      	b.n	8003d88 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d113      	bne.n	8003a2e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a06:	2300      	movs	r3, #0
 8003a08:	623b      	str	r3, [r7, #32]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	623b      	str	r3, [r7, #32]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	623b      	str	r3, [r7, #32]
 8003a1a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a2a:	601a      	str	r2, [r3, #0]
 8003a2c:	e198      	b.n	8003d60 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d11b      	bne.n	8003a6e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a46:	2300      	movs	r3, #0
 8003a48:	61fb      	str	r3, [r7, #28]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	61fb      	str	r3, [r7, #28]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	61fb      	str	r3, [r7, #28]
 8003a5a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a6a:	601a      	str	r2, [r3, #0]
 8003a6c:	e178      	b.n	8003d60 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d11b      	bne.n	8003aae <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a84:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a94:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a96:	2300      	movs	r3, #0
 8003a98:	61bb      	str	r3, [r7, #24]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	61bb      	str	r3, [r7, #24]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	61bb      	str	r3, [r7, #24]
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	e158      	b.n	8003d60 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003abc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	695b      	ldr	r3, [r3, #20]
 8003ac8:	617b      	str	r3, [r7, #20]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	617b      	str	r3, [r7, #20]
 8003ad2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003ad4:	e144      	b.n	8003d60 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ada:	2b03      	cmp	r3, #3
 8003adc:	f200 80f1 	bhi.w	8003cc2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d123      	bne.n	8003b30 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ae8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f001 f8f5 	bl	8004cdc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d001      	beq.n	8003afc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e145      	b.n	8003d88 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	691a      	ldr	r2, [r3, #16]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	b2d2      	uxtb	r2, r2
 8003b08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	1c5a      	adds	r2, r3, #1
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	3b01      	subs	r3, #1
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b2e:	e117      	b.n	8003d60 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d14e      	bne.n	8003bd6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3a:	9300      	str	r3, [sp, #0]
 8003b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3e:	2200      	movs	r2, #0
 8003b40:	4906      	ldr	r1, [pc, #24]	@ (8003b5c <HAL_I2C_Master_Receive+0x22c>)
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f000 ff20 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d008      	beq.n	8003b60 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e11a      	b.n	8003d88 <HAL_I2C_Master_Receive+0x458>
 8003b52:	bf00      	nop
 8003b54:	00100002 	.word	0x00100002
 8003b58:	ffff0000 	.word	0xffff0000
 8003b5c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	691a      	ldr	r2, [r3, #16]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b82:	1c5a      	adds	r2, r3, #1
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	b29a      	uxth	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	691a      	ldr	r2, [r3, #16]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bac:	b2d2      	uxtb	r2, r2
 8003bae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb4:	1c5a      	adds	r2, r3, #1
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	b29a      	uxth	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bd4:	e0c4      	b.n	8003d60 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd8:	9300      	str	r3, [sp, #0]
 8003bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bdc:	2200      	movs	r2, #0
 8003bde:	496c      	ldr	r1, [pc, #432]	@ (8003d90 <HAL_I2C_Master_Receive+0x460>)
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f000 fed1 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d001      	beq.n	8003bf0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0cb      	b.n	8003d88 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bfe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	691a      	ldr	r2, [r3, #16]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0a:	b2d2      	uxtb	r2, r2
 8003c0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c34:	9300      	str	r3, [sp, #0]
 8003c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c38:	2200      	movs	r2, #0
 8003c3a:	4955      	ldr	r1, [pc, #340]	@ (8003d90 <HAL_I2C_Master_Receive+0x460>)
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f000 fea3 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e09d      	b.n	8003d88 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	691a      	ldr	r2, [r3, #16]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c66:	b2d2      	uxtb	r2, r2
 8003c68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6e:	1c5a      	adds	r2, r3, #1
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	3b01      	subs	r3, #1
 8003c88:	b29a      	uxth	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	691a      	ldr	r2, [r3, #16]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca0:	1c5a      	adds	r2, r3, #1
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003caa:	3b01      	subs	r3, #1
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003cc0:	e04e      	b.n	8003d60 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cc4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003cc6:	68f8      	ldr	r0, [r7, #12]
 8003cc8:	f001 f808 	bl	8004cdc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e058      	b.n	8003d88 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	691a      	ldr	r2, [r3, #16]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce0:	b2d2      	uxtb	r2, r2
 8003ce2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce8:	1c5a      	adds	r2, r3, #1
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cfe:	b29b      	uxth	r3, r3
 8003d00:	3b01      	subs	r3, #1
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	f003 0304 	and.w	r3, r3, #4
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d124      	bne.n	8003d60 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d1a:	2b03      	cmp	r3, #3
 8003d1c:	d107      	bne.n	8003d2e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d2c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	691a      	ldr	r2, [r3, #16]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d38:	b2d2      	uxtb	r2, r2
 8003d3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d40:	1c5a      	adds	r2, r3, #1
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f47f aeb6 	bne.w	8003ad6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003d82:	2300      	movs	r3, #0
 8003d84:	e000      	b.n	8003d88 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003d86:	2302      	movs	r3, #2
  }
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3728      	adds	r7, #40	@ 0x28
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	00010004 	.word	0x00010004

08003d94 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b088      	sub	sp, #32
 8003d98:	af02      	add	r7, sp, #8
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	4608      	mov	r0, r1
 8003d9e:	4611      	mov	r1, r2
 8003da0:	461a      	mov	r2, r3
 8003da2:	4603      	mov	r3, r0
 8003da4:	817b      	strh	r3, [r7, #10]
 8003da6:	460b      	mov	r3, r1
 8003da8:	813b      	strh	r3, [r7, #8]
 8003daa:	4613      	mov	r3, r2
 8003dac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003dae:	f7fe fdeb 	bl	8002988 <HAL_GetTick>
 8003db2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	2b20      	cmp	r3, #32
 8003dbe:	f040 80d9 	bne.w	8003f74 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	9300      	str	r3, [sp, #0]
 8003dc6:	2319      	movs	r3, #25
 8003dc8:	2201      	movs	r2, #1
 8003dca:	496d      	ldr	r1, [pc, #436]	@ (8003f80 <HAL_I2C_Mem_Write+0x1ec>)
 8003dcc:	68f8      	ldr	r0, [r7, #12]
 8003dce:	f000 fddb 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d001      	beq.n	8003ddc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003dd8:	2302      	movs	r3, #2
 8003dda:	e0cc      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d101      	bne.n	8003dea <HAL_I2C_Mem_Write+0x56>
 8003de6:	2302      	movs	r3, #2
 8003de8:	e0c5      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d007      	beq.n	8003e10 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f042 0201 	orr.w	r2, r2, #1
 8003e0e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e1e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2221      	movs	r2, #33	@ 0x21
 8003e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2240      	movs	r2, #64	@ 0x40
 8003e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6a3a      	ldr	r2, [r7, #32]
 8003e3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	4a4d      	ldr	r2, [pc, #308]	@ (8003f84 <HAL_I2C_Mem_Write+0x1f0>)
 8003e50:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e52:	88f8      	ldrh	r0, [r7, #6]
 8003e54:	893a      	ldrh	r2, [r7, #8]
 8003e56:	8979      	ldrh	r1, [r7, #10]
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	9301      	str	r3, [sp, #4]
 8003e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	4603      	mov	r3, r0
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f000 fc12 	bl	800468c <I2C_RequestMemoryWrite>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d052      	beq.n	8003f14 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e081      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e76:	68f8      	ldr	r0, [r7, #12]
 8003e78:	f000 fea0 	bl	8004bbc <I2C_WaitOnTXEFlagUntilTimeout>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00d      	beq.n	8003e9e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e86:	2b04      	cmp	r3, #4
 8003e88:	d107      	bne.n	8003e9a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e06b      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea2:	781a      	ldrb	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eae:	1c5a      	adds	r2, r3, #1
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	695b      	ldr	r3, [r3, #20]
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b04      	cmp	r3, #4
 8003eda:	d11b      	bne.n	8003f14 <HAL_I2C_Mem_Write+0x180>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d017      	beq.n	8003f14 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee8:	781a      	ldrb	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1aa      	bne.n	8003e72 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f000 fe93 	bl	8004c4c <I2C_WaitOnBTFFlagUntilTimeout>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00d      	beq.n	8003f48 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f30:	2b04      	cmp	r3, #4
 8003f32:	d107      	bne.n	8003f44 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f42:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e016      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f70:	2300      	movs	r3, #0
 8003f72:	e000      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003f74:	2302      	movs	r3, #2
  }
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3718      	adds	r7, #24
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	00100002 	.word	0x00100002
 8003f84:	ffff0000 	.word	0xffff0000

08003f88 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08c      	sub	sp, #48	@ 0x30
 8003f8c:	af02      	add	r7, sp, #8
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	4608      	mov	r0, r1
 8003f92:	4611      	mov	r1, r2
 8003f94:	461a      	mov	r2, r3
 8003f96:	4603      	mov	r3, r0
 8003f98:	817b      	strh	r3, [r7, #10]
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	813b      	strh	r3, [r7, #8]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fa2:	f7fe fcf1 	bl	8002988 <HAL_GetTick>
 8003fa6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b20      	cmp	r3, #32
 8003fb2:	f040 8214 	bne.w	80043de <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	2319      	movs	r3, #25
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	497b      	ldr	r1, [pc, #492]	@ (80041ac <HAL_I2C_Mem_Read+0x224>)
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f000 fce1 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e207      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d101      	bne.n	8003fde <HAL_I2C_Mem_Read+0x56>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e200      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0301 	and.w	r3, r3, #1
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d007      	beq.n	8004004 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f042 0201 	orr.w	r2, r2, #1
 8004002:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004012:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2222      	movs	r2, #34	@ 0x22
 8004018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2240      	movs	r2, #64	@ 0x40
 8004020:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800402e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004034:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800403a:	b29a      	uxth	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	4a5b      	ldr	r2, [pc, #364]	@ (80041b0 <HAL_I2C_Mem_Read+0x228>)
 8004044:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004046:	88f8      	ldrh	r0, [r7, #6]
 8004048:	893a      	ldrh	r2, [r7, #8]
 800404a:	8979      	ldrh	r1, [r7, #10]
 800404c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404e:	9301      	str	r3, [sp, #4]
 8004050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	4603      	mov	r3, r0
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f000 fbae 	bl	80047b8 <I2C_RequestMemoryRead>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e1bc      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800406a:	2b00      	cmp	r3, #0
 800406c:	d113      	bne.n	8004096 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800406e:	2300      	movs	r3, #0
 8004070:	623b      	str	r3, [r7, #32]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	623b      	str	r3, [r7, #32]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	699b      	ldr	r3, [r3, #24]
 8004080:	623b      	str	r3, [r7, #32]
 8004082:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	e190      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800409a:	2b01      	cmp	r3, #1
 800409c:	d11b      	bne.n	80040d6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ae:	2300      	movs	r3, #0
 80040b0:	61fb      	str	r3, [r7, #28]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	695b      	ldr	r3, [r3, #20]
 80040b8:	61fb      	str	r3, [r7, #28]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	61fb      	str	r3, [r7, #28]
 80040c2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	e170      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d11b      	bne.n	8004116 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040ec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040fe:	2300      	movs	r3, #0
 8004100:	61bb      	str	r3, [r7, #24]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	61bb      	str	r3, [r7, #24]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	61bb      	str	r3, [r7, #24]
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	e150      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004116:	2300      	movs	r3, #0
 8004118:	617b      	str	r3, [r7, #20]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	695b      	ldr	r3, [r3, #20]
 8004120:	617b      	str	r3, [r7, #20]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	617b      	str	r3, [r7, #20]
 800412a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800412c:	e144      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004132:	2b03      	cmp	r3, #3
 8004134:	f200 80f1 	bhi.w	800431a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800413c:	2b01      	cmp	r3, #1
 800413e:	d123      	bne.n	8004188 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004142:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004144:	68f8      	ldr	r0, [r7, #12]
 8004146:	f000 fdc9 	bl	8004cdc <I2C_WaitOnRXNEFlagUntilTimeout>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d001      	beq.n	8004154 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e145      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	691a      	ldr	r2, [r3, #16]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415e:	b2d2      	uxtb	r2, r2
 8004160:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004166:	1c5a      	adds	r2, r3, #1
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004170:	3b01      	subs	r3, #1
 8004172:	b29a      	uxth	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800417c:	b29b      	uxth	r3, r3
 800417e:	3b01      	subs	r3, #1
 8004180:	b29a      	uxth	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004186:	e117      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800418c:	2b02      	cmp	r3, #2
 800418e:	d14e      	bne.n	800422e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004192:	9300      	str	r3, [sp, #0]
 8004194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004196:	2200      	movs	r2, #0
 8004198:	4906      	ldr	r1, [pc, #24]	@ (80041b4 <HAL_I2C_Mem_Read+0x22c>)
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f000 fbf4 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d008      	beq.n	80041b8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e11a      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
 80041aa:	bf00      	nop
 80041ac:	00100002 	.word	0x00100002
 80041b0:	ffff0000 	.word	0xffff0000
 80041b4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	691a      	ldr	r2, [r3, #16]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d2:	b2d2      	uxtb	r2, r2
 80041d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041da:	1c5a      	adds	r2, r3, #1
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e4:	3b01      	subs	r3, #1
 80041e6:	b29a      	uxth	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	3b01      	subs	r3, #1
 80041f4:	b29a      	uxth	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	691a      	ldr	r2, [r3, #16]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004204:	b2d2      	uxtb	r2, r2
 8004206:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420c:	1c5a      	adds	r2, r3, #1
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004216:	3b01      	subs	r3, #1
 8004218:	b29a      	uxth	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004222:	b29b      	uxth	r3, r3
 8004224:	3b01      	subs	r3, #1
 8004226:	b29a      	uxth	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800422c:	e0c4      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800422e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004230:	9300      	str	r3, [sp, #0]
 8004232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004234:	2200      	movs	r2, #0
 8004236:	496c      	ldr	r1, [pc, #432]	@ (80043e8 <HAL_I2C_Mem_Read+0x460>)
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 fba5 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e0cb      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004256:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	691a      	ldr	r2, [r3, #16]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004262:	b2d2      	uxtb	r2, r2
 8004264:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426a:	1c5a      	adds	r2, r3, #1
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004274:	3b01      	subs	r3, #1
 8004276:	b29a      	uxth	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004280:	b29b      	uxth	r3, r3
 8004282:	3b01      	subs	r3, #1
 8004284:	b29a      	uxth	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800428a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428c:	9300      	str	r3, [sp, #0]
 800428e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004290:	2200      	movs	r2, #0
 8004292:	4955      	ldr	r1, [pc, #340]	@ (80043e8 <HAL_I2C_Mem_Read+0x460>)
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 fb77 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d001      	beq.n	80042a4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e09d      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	691a      	ldr	r2, [r3, #16]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042be:	b2d2      	uxtb	r2, r2
 80042c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c6:	1c5a      	adds	r2, r3, #1
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d0:	3b01      	subs	r3, #1
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042dc:	b29b      	uxth	r3, r3
 80042de:	3b01      	subs	r3, #1
 80042e0:	b29a      	uxth	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	691a      	ldr	r2, [r3, #16]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f0:	b2d2      	uxtb	r2, r2
 80042f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	1c5a      	adds	r2, r3, #1
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004302:	3b01      	subs	r3, #1
 8004304:	b29a      	uxth	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430e:	b29b      	uxth	r3, r3
 8004310:	3b01      	subs	r3, #1
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004318:	e04e      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800431a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800431c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 fcdc 	bl	8004cdc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e058      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	691a      	ldr	r2, [r3, #16]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004338:	b2d2      	uxtb	r2, r2
 800433a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004340:	1c5a      	adds	r2, r3, #1
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800434a:	3b01      	subs	r3, #1
 800434c:	b29a      	uxth	r2, r3
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004356:	b29b      	uxth	r3, r3
 8004358:	3b01      	subs	r3, #1
 800435a:	b29a      	uxth	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	f003 0304 	and.w	r3, r3, #4
 800436a:	2b04      	cmp	r3, #4
 800436c:	d124      	bne.n	80043b8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004372:	2b03      	cmp	r3, #3
 8004374:	d107      	bne.n	8004386 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004384:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	691a      	ldr	r2, [r3, #16]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	b2d2      	uxtb	r2, r2
 8004392:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004398:	1c5a      	adds	r2, r3, #1
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a2:	3b01      	subs	r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	3b01      	subs	r3, #1
 80043b2:	b29a      	uxth	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f47f aeb6 	bne.w	800412e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2220      	movs	r2, #32
 80043c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80043da:	2300      	movs	r3, #0
 80043dc:	e000      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80043de:	2302      	movs	r3, #2
  }
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3728      	adds	r7, #40	@ 0x28
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	00010004 	.word	0x00010004

080043ec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b088      	sub	sp, #32
 80043f0:	af02      	add	r7, sp, #8
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	607a      	str	r2, [r7, #4]
 80043f6:	603b      	str	r3, [r7, #0]
 80043f8:	460b      	mov	r3, r1
 80043fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004400:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2b08      	cmp	r3, #8
 8004406:	d006      	beq.n	8004416 <I2C_MasterRequestWrite+0x2a>
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	2b01      	cmp	r3, #1
 800440c:	d003      	beq.n	8004416 <I2C_MasterRequestWrite+0x2a>
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004414:	d108      	bne.n	8004428 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004424:	601a      	str	r2, [r3, #0]
 8004426:	e00b      	b.n	8004440 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800442c:	2b12      	cmp	r3, #18
 800442e:	d107      	bne.n	8004440 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800443e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	9300      	str	r3, [sp, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f000 fa9b 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00d      	beq.n	8004474 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004462:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004466:	d103      	bne.n	8004470 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800446e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e035      	b.n	80044e0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800447c:	d108      	bne.n	8004490 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800447e:	897b      	ldrh	r3, [r7, #10]
 8004480:	b2db      	uxtb	r3, r3
 8004482:	461a      	mov	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800448c:	611a      	str	r2, [r3, #16]
 800448e:	e01b      	b.n	80044c8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004490:	897b      	ldrh	r3, [r7, #10]
 8004492:	11db      	asrs	r3, r3, #7
 8004494:	b2db      	uxtb	r3, r3
 8004496:	f003 0306 	and.w	r3, r3, #6
 800449a:	b2db      	uxtb	r3, r3
 800449c:	f063 030f 	orn	r3, r3, #15
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	490e      	ldr	r1, [pc, #56]	@ (80044e8 <I2C_MasterRequestWrite+0xfc>)
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f000 fae4 	bl	8004a7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e010      	b.n	80044e0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80044be:	897b      	ldrh	r3, [r7, #10]
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	4907      	ldr	r1, [pc, #28]	@ (80044ec <I2C_MasterRequestWrite+0x100>)
 80044ce:	68f8      	ldr	r0, [r7, #12]
 80044d0:	f000 fad4 	bl	8004a7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d001      	beq.n	80044de <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e000      	b.n	80044e0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80044de:	2300      	movs	r3, #0
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3718      	adds	r7, #24
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	00010008 	.word	0x00010008
 80044ec:	00010002 	.word	0x00010002

080044f0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b088      	sub	sp, #32
 80044f4:	af02      	add	r7, sp, #8
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	607a      	str	r2, [r7, #4]
 80044fa:	603b      	str	r3, [r7, #0]
 80044fc:	460b      	mov	r3, r1
 80044fe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004504:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004514:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2b08      	cmp	r3, #8
 800451a:	d006      	beq.n	800452a <I2C_MasterRequestRead+0x3a>
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d003      	beq.n	800452a <I2C_MasterRequestRead+0x3a>
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004528:	d108      	bne.n	800453c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004538:	601a      	str	r2, [r3, #0]
 800453a:	e00b      	b.n	8004554 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004540:	2b11      	cmp	r3, #17
 8004542:	d107      	bne.n	8004554 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004552:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	9300      	str	r3, [sp, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f000 fa11 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00d      	beq.n	8004588 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004576:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800457a:	d103      	bne.n	8004584 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004582:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e079      	b.n	800467c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004590:	d108      	bne.n	80045a4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004592:	897b      	ldrh	r3, [r7, #10]
 8004594:	b2db      	uxtb	r3, r3
 8004596:	f043 0301 	orr.w	r3, r3, #1
 800459a:	b2da      	uxtb	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	611a      	str	r2, [r3, #16]
 80045a2:	e05f      	b.n	8004664 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80045a4:	897b      	ldrh	r3, [r7, #10]
 80045a6:	11db      	asrs	r3, r3, #7
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	f003 0306 	and.w	r3, r3, #6
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	f063 030f 	orn	r3, r3, #15
 80045b4:	b2da      	uxtb	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	4930      	ldr	r1, [pc, #192]	@ (8004684 <I2C_MasterRequestRead+0x194>)
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 fa5a 	bl	8004a7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e054      	b.n	800467c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80045d2:	897b      	ldrh	r3, [r7, #10]
 80045d4:	b2da      	uxtb	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	4929      	ldr	r1, [pc, #164]	@ (8004688 <I2C_MasterRequestRead+0x198>)
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f000 fa4a 	bl	8004a7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e044      	b.n	800467c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045f2:	2300      	movs	r3, #0
 80045f4:	613b      	str	r3, [r7, #16]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	613b      	str	r3, [r7, #16]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	699b      	ldr	r3, [r3, #24]
 8004604:	613b      	str	r3, [r7, #16]
 8004606:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004616:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f000 f9af 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00d      	beq.n	800464c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800463a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800463e:	d103      	bne.n	8004648 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004646:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e017      	b.n	800467c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800464c:	897b      	ldrh	r3, [r7, #10]
 800464e:	11db      	asrs	r3, r3, #7
 8004650:	b2db      	uxtb	r3, r3
 8004652:	f003 0306 	and.w	r3, r3, #6
 8004656:	b2db      	uxtb	r3, r3
 8004658:	f063 030e 	orn	r3, r3, #14
 800465c:	b2da      	uxtb	r2, r3
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	4907      	ldr	r1, [pc, #28]	@ (8004688 <I2C_MasterRequestRead+0x198>)
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f000 fa06 	bl	8004a7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e000      	b.n	800467c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800467a:	2300      	movs	r3, #0
}
 800467c:	4618      	mov	r0, r3
 800467e:	3718      	adds	r7, #24
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	00010008 	.word	0x00010008
 8004688:	00010002 	.word	0x00010002

0800468c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b088      	sub	sp, #32
 8004690:	af02      	add	r7, sp, #8
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	4608      	mov	r0, r1
 8004696:	4611      	mov	r1, r2
 8004698:	461a      	mov	r2, r3
 800469a:	4603      	mov	r3, r0
 800469c:	817b      	strh	r3, [r7, #10]
 800469e:	460b      	mov	r3, r1
 80046a0:	813b      	strh	r3, [r7, #8]
 80046a2:	4613      	mov	r3, r2
 80046a4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046b4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b8:	9300      	str	r3, [sp, #0]
 80046ba:	6a3b      	ldr	r3, [r7, #32]
 80046bc:	2200      	movs	r2, #0
 80046be:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f000 f960 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00d      	beq.n	80046ea <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046dc:	d103      	bne.n	80046e6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046e4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e05f      	b.n	80047aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046ea:	897b      	ldrh	r3, [r7, #10]
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	461a      	mov	r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046f8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fc:	6a3a      	ldr	r2, [r7, #32]
 80046fe:	492d      	ldr	r1, [pc, #180]	@ (80047b4 <I2C_RequestMemoryWrite+0x128>)
 8004700:	68f8      	ldr	r0, [r7, #12]
 8004702:	f000 f9bb 	bl	8004a7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d001      	beq.n	8004710 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e04c      	b.n	80047aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004710:	2300      	movs	r3, #0
 8004712:	617b      	str	r3, [r7, #20]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	617b      	str	r3, [r7, #20]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	617b      	str	r3, [r7, #20]
 8004724:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004728:	6a39      	ldr	r1, [r7, #32]
 800472a:	68f8      	ldr	r0, [r7, #12]
 800472c:	f000 fa46 	bl	8004bbc <I2C_WaitOnTXEFlagUntilTimeout>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00d      	beq.n	8004752 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473a:	2b04      	cmp	r3, #4
 800473c:	d107      	bne.n	800474e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800474c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e02b      	b.n	80047aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004752:	88fb      	ldrh	r3, [r7, #6]
 8004754:	2b01      	cmp	r3, #1
 8004756:	d105      	bne.n	8004764 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004758:	893b      	ldrh	r3, [r7, #8]
 800475a:	b2da      	uxtb	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	611a      	str	r2, [r3, #16]
 8004762:	e021      	b.n	80047a8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004764:	893b      	ldrh	r3, [r7, #8]
 8004766:	0a1b      	lsrs	r3, r3, #8
 8004768:	b29b      	uxth	r3, r3
 800476a:	b2da      	uxtb	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004774:	6a39      	ldr	r1, [r7, #32]
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f000 fa20 	bl	8004bbc <I2C_WaitOnTXEFlagUntilTimeout>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00d      	beq.n	800479e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004786:	2b04      	cmp	r3, #4
 8004788:	d107      	bne.n	800479a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004798:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e005      	b.n	80047aa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800479e:	893b      	ldrh	r3, [r7, #8]
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80047a8:	2300      	movs	r3, #0
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3718      	adds	r7, #24
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	00010002 	.word	0x00010002

080047b8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b088      	sub	sp, #32
 80047bc:	af02      	add	r7, sp, #8
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	4608      	mov	r0, r1
 80047c2:	4611      	mov	r1, r2
 80047c4:	461a      	mov	r2, r3
 80047c6:	4603      	mov	r3, r0
 80047c8:	817b      	strh	r3, [r7, #10]
 80047ca:	460b      	mov	r3, r1
 80047cc:	813b      	strh	r3, [r7, #8]
 80047ce:	4613      	mov	r3, r2
 80047d0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047e0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047f0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f4:	9300      	str	r3, [sp, #0]
 80047f6:	6a3b      	ldr	r3, [r7, #32]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	f000 f8c2 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00d      	beq.n	8004826 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004814:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004818:	d103      	bne.n	8004822 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004820:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e0aa      	b.n	800497c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004826:	897b      	ldrh	r3, [r7, #10]
 8004828:	b2db      	uxtb	r3, r3
 800482a:	461a      	mov	r2, r3
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004834:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004838:	6a3a      	ldr	r2, [r7, #32]
 800483a:	4952      	ldr	r1, [pc, #328]	@ (8004984 <I2C_RequestMemoryRead+0x1cc>)
 800483c:	68f8      	ldr	r0, [r7, #12]
 800483e:	f000 f91d 	bl	8004a7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e097      	b.n	800497c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800484c:	2300      	movs	r3, #0
 800484e:	617b      	str	r3, [r7, #20]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	695b      	ldr	r3, [r3, #20]
 8004856:	617b      	str	r3, [r7, #20]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	617b      	str	r3, [r7, #20]
 8004860:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004862:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004864:	6a39      	ldr	r1, [r7, #32]
 8004866:	68f8      	ldr	r0, [r7, #12]
 8004868:	f000 f9a8 	bl	8004bbc <I2C_WaitOnTXEFlagUntilTimeout>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00d      	beq.n	800488e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004876:	2b04      	cmp	r3, #4
 8004878:	d107      	bne.n	800488a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004888:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e076      	b.n	800497c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800488e:	88fb      	ldrh	r3, [r7, #6]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d105      	bne.n	80048a0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004894:	893b      	ldrh	r3, [r7, #8]
 8004896:	b2da      	uxtb	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	611a      	str	r2, [r3, #16]
 800489e:	e021      	b.n	80048e4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80048a0:	893b      	ldrh	r3, [r7, #8]
 80048a2:	0a1b      	lsrs	r3, r3, #8
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	b2da      	uxtb	r2, r3
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048b0:	6a39      	ldr	r1, [r7, #32]
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 f982 	bl	8004bbc <I2C_WaitOnTXEFlagUntilTimeout>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00d      	beq.n	80048da <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c2:	2b04      	cmp	r3, #4
 80048c4:	d107      	bne.n	80048d6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e050      	b.n	800497c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048da:	893b      	ldrh	r3, [r7, #8]
 80048dc:	b2da      	uxtb	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048e6:	6a39      	ldr	r1, [r7, #32]
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 f967 	bl	8004bbc <I2C_WaitOnTXEFlagUntilTimeout>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00d      	beq.n	8004910 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f8:	2b04      	cmp	r3, #4
 80048fa:	d107      	bne.n	800490c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800490a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e035      	b.n	800497c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800491e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004922:	9300      	str	r3, [sp, #0]
 8004924:	6a3b      	ldr	r3, [r7, #32]
 8004926:	2200      	movs	r2, #0
 8004928:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f000 f82b 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d00d      	beq.n	8004954 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004942:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004946:	d103      	bne.n	8004950 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800494e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e013      	b.n	800497c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004954:	897b      	ldrh	r3, [r7, #10]
 8004956:	b2db      	uxtb	r3, r3
 8004958:	f043 0301 	orr.w	r3, r3, #1
 800495c:	b2da      	uxtb	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004966:	6a3a      	ldr	r2, [r7, #32]
 8004968:	4906      	ldr	r1, [pc, #24]	@ (8004984 <I2C_RequestMemoryRead+0x1cc>)
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f000 f886 	bl	8004a7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d001      	beq.n	800497a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e000      	b.n	800497c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800497a:	2300      	movs	r3, #0
}
 800497c:	4618      	mov	r0, r3
 800497e:	3718      	adds	r7, #24
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	00010002 	.word	0x00010002

08004988 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	603b      	str	r3, [r7, #0]
 8004994:	4613      	mov	r3, r2
 8004996:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004998:	e048      	b.n	8004a2c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a0:	d044      	beq.n	8004a2c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049a2:	f7fd fff1 	bl	8002988 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	683a      	ldr	r2, [r7, #0]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d302      	bcc.n	80049b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d139      	bne.n	8004a2c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	0c1b      	lsrs	r3, r3, #16
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d10d      	bne.n	80049de <I2C_WaitOnFlagUntilTimeout+0x56>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	695b      	ldr	r3, [r3, #20]
 80049c8:	43da      	mvns	r2, r3
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	4013      	ands	r3, r2
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	bf0c      	ite	eq
 80049d4:	2301      	moveq	r3, #1
 80049d6:	2300      	movne	r3, #0
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	461a      	mov	r2, r3
 80049dc:	e00c      	b.n	80049f8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	43da      	mvns	r2, r3
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	4013      	ands	r3, r2
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	bf0c      	ite	eq
 80049f0:	2301      	moveq	r3, #1
 80049f2:	2300      	movne	r3, #0
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	461a      	mov	r2, r3
 80049f8:	79fb      	ldrb	r3, [r7, #7]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d116      	bne.n	8004a2c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2220      	movs	r2, #32
 8004a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a18:	f043 0220 	orr.w	r2, r3, #32
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e023      	b.n	8004a74 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	0c1b      	lsrs	r3, r3, #16
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d10d      	bne.n	8004a52 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	695b      	ldr	r3, [r3, #20]
 8004a3c:	43da      	mvns	r2, r3
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	4013      	ands	r3, r2
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	bf0c      	ite	eq
 8004a48:	2301      	moveq	r3, #1
 8004a4a:	2300      	movne	r3, #0
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	461a      	mov	r2, r3
 8004a50:	e00c      	b.n	8004a6c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	43da      	mvns	r2, r3
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	bf0c      	ite	eq
 8004a64:	2301      	moveq	r3, #1
 8004a66:	2300      	movne	r3, #0
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	79fb      	ldrb	r3, [r7, #7]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d093      	beq.n	800499a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3710      	adds	r7, #16
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	607a      	str	r2, [r7, #4]
 8004a88:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a8a:	e071      	b.n	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a9a:	d123      	bne.n	8004ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004aaa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ab4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2220      	movs	r2, #32
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad0:	f043 0204 	orr.w	r2, r3, #4
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e067      	b.n	8004bb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aea:	d041      	beq.n	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aec:	f7fd ff4c 	bl	8002988 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d302      	bcc.n	8004b02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d136      	bne.n	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	0c1b      	lsrs	r3, r3, #16
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d10c      	bne.n	8004b26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	695b      	ldr	r3, [r3, #20]
 8004b12:	43da      	mvns	r2, r3
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	4013      	ands	r3, r2
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	bf14      	ite	ne
 8004b1e:	2301      	movne	r3, #1
 8004b20:	2300      	moveq	r3, #0
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	e00b      	b.n	8004b3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	43da      	mvns	r2, r3
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	4013      	ands	r3, r2
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	bf14      	ite	ne
 8004b38:	2301      	movne	r3, #1
 8004b3a:	2300      	moveq	r3, #0
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d016      	beq.n	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5c:	f043 0220 	orr.w	r2, r3, #32
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e021      	b.n	8004bb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	0c1b      	lsrs	r3, r3, #16
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d10c      	bne.n	8004b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	43da      	mvns	r2, r3
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	4013      	ands	r3, r2
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	bf14      	ite	ne
 8004b8c:	2301      	movne	r3, #1
 8004b8e:	2300      	moveq	r3, #0
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	e00b      	b.n	8004bac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	43da      	mvns	r2, r3
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	bf14      	ite	ne
 8004ba6:	2301      	movne	r3, #1
 8004ba8:	2300      	moveq	r3, #0
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f47f af6d 	bne.w	8004a8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3710      	adds	r7, #16
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bc8:	e034      	b.n	8004c34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f000 f8e3 	bl	8004d96 <I2C_IsAcknowledgeFailed>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e034      	b.n	8004c44 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be0:	d028      	beq.n	8004c34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004be2:	f7fd fed1 	bl	8002988 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d302      	bcc.n	8004bf8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d11d      	bne.n	8004c34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c02:	2b80      	cmp	r3, #128	@ 0x80
 8004c04:	d016      	beq.n	8004c34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c20:	f043 0220 	orr.w	r2, r3, #32
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e007      	b.n	8004c44 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c3e:	2b80      	cmp	r3, #128	@ 0x80
 8004c40:	d1c3      	bne.n	8004bca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c58:	e034      	b.n	8004cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f000 f89b 	bl	8004d96 <I2C_IsAcknowledgeFailed>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e034      	b.n	8004cd4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c70:	d028      	beq.n	8004cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c72:	f7fd fe89 	bl	8002988 <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d302      	bcc.n	8004c88 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d11d      	bne.n	8004cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	f003 0304 	and.w	r3, r3, #4
 8004c92:	2b04      	cmp	r3, #4
 8004c94:	d016      	beq.n	8004cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb0:	f043 0220 	orr.w	r2, r3, #32
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e007      	b.n	8004cd4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	f003 0304 	and.w	r3, r3, #4
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d1c3      	bne.n	8004c5a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3710      	adds	r7, #16
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ce8:	e049      	b.n	8004d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	f003 0310 	and.w	r3, r3, #16
 8004cf4:	2b10      	cmp	r3, #16
 8004cf6:	d119      	bne.n	8004d2c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f06f 0210 	mvn.w	r2, #16
 8004d00:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e030      	b.n	8004d8e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d2c:	f7fd fe2c 	bl	8002988 <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d302      	bcc.n	8004d42 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d11d      	bne.n	8004d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d4c:	2b40      	cmp	r3, #64	@ 0x40
 8004d4e:	d016      	beq.n	8004d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2220      	movs	r2, #32
 8004d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6a:	f043 0220 	orr.w	r2, r3, #32
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e007      	b.n	8004d8e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d88:	2b40      	cmp	r3, #64	@ 0x40
 8004d8a:	d1ae      	bne.n	8004cea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3710      	adds	r7, #16
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004d96:	b480      	push	{r7}
 8004d98:	b083      	sub	sp, #12
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	695b      	ldr	r3, [r3, #20]
 8004da4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004da8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dac:	d11b      	bne.n	8004de6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004db6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd2:	f043 0204 	orr.w	r2, r3, #4
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e000      	b.n	8004de8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	370c      	adds	r7, #12
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d101      	bne.n	8004e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e0cc      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e08:	4b68      	ldr	r3, [pc, #416]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 030f 	and.w	r3, r3, #15
 8004e10:	683a      	ldr	r2, [r7, #0]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d90c      	bls.n	8004e30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e16:	4b65      	ldr	r3, [pc, #404]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004e18:	683a      	ldr	r2, [r7, #0]
 8004e1a:	b2d2      	uxtb	r2, r2
 8004e1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1e:	4b63      	ldr	r3, [pc, #396]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 030f 	and.w	r3, r3, #15
 8004e26:	683a      	ldr	r2, [r7, #0]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d001      	beq.n	8004e30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e0b8      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d020      	beq.n	8004e7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0304 	and.w	r3, r3, #4
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d005      	beq.n	8004e54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e48:	4b59      	ldr	r3, [pc, #356]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	4a58      	ldr	r2, [pc, #352]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004e52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0308 	and.w	r3, r3, #8
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d005      	beq.n	8004e6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e60:	4b53      	ldr	r3, [pc, #332]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	4a52      	ldr	r2, [pc, #328]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004e6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e6c:	4b50      	ldr	r3, [pc, #320]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	494d      	ldr	r1, [pc, #308]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d044      	beq.n	8004f14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d107      	bne.n	8004ea2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e92:	4b47      	ldr	r3, [pc, #284]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d119      	bne.n	8004ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e07f      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d003      	beq.n	8004eb2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eae:	2b03      	cmp	r3, #3
 8004eb0:	d107      	bne.n	8004ec2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004eb2:	4b3f      	ldr	r3, [pc, #252]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d109      	bne.n	8004ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e06f      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e067      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ed2:	4b37      	ldr	r3, [pc, #220]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f023 0203 	bic.w	r2, r3, #3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	4934      	ldr	r1, [pc, #208]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ee4:	f7fd fd50 	bl	8002988 <HAL_GetTick>
 8004ee8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eea:	e00a      	b.n	8004f02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eec:	f7fd fd4c 	bl	8002988 <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d901      	bls.n	8004f02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	e04f      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f02:	4b2b      	ldr	r3, [pc, #172]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f003 020c 	and.w	r2, r3, #12
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d1eb      	bne.n	8004eec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f14:	4b25      	ldr	r3, [pc, #148]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 030f 	and.w	r3, r3, #15
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d20c      	bcs.n	8004f3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f22:	4b22      	ldr	r3, [pc, #136]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	b2d2      	uxtb	r2, r2
 8004f28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f2a:	4b20      	ldr	r3, [pc, #128]	@ (8004fac <HAL_RCC_ClockConfig+0x1b8>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 030f 	and.w	r3, r3, #15
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d001      	beq.n	8004f3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e032      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0304 	and.w	r3, r3, #4
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d008      	beq.n	8004f5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f48:	4b19      	ldr	r3, [pc, #100]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	4916      	ldr	r1, [pc, #88]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0308 	and.w	r3, r3, #8
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d009      	beq.n	8004f7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f66:	4b12      	ldr	r3, [pc, #72]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	00db      	lsls	r3, r3, #3
 8004f74:	490e      	ldr	r1, [pc, #56]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f76:	4313      	orrs	r3, r2
 8004f78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f7a:	f000 f855 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	4b0b      	ldr	r3, [pc, #44]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	091b      	lsrs	r3, r3, #4
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	490a      	ldr	r1, [pc, #40]	@ (8004fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8004f8c:	5ccb      	ldrb	r3, [r1, r3]
 8004f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f92:	4a09      	ldr	r2, [pc, #36]	@ (8004fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8004f94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f96:	4b09      	ldr	r3, [pc, #36]	@ (8004fbc <HAL_RCC_ClockConfig+0x1c8>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7fd fcb0 	bl	8002900 <HAL_InitTick>

  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3710      	adds	r7, #16
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	40023c00 	.word	0x40023c00
 8004fb0:	40023800 	.word	0x40023800
 8004fb4:	0800a584 	.word	0x0800a584
 8004fb8:	20000004 	.word	0x20000004
 8004fbc:	20000008 	.word	0x20000008

08004fc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fc4:	4b03      	ldr	r3, [pc, #12]	@ (8004fd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	20000004 	.word	0x20000004

08004fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fdc:	f7ff fff0 	bl	8004fc0 <HAL_RCC_GetHCLKFreq>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	4b05      	ldr	r3, [pc, #20]	@ (8004ff8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	0a9b      	lsrs	r3, r3, #10
 8004fe8:	f003 0307 	and.w	r3, r3, #7
 8004fec:	4903      	ldr	r1, [pc, #12]	@ (8004ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fee:	5ccb      	ldrb	r3, [r1, r3]
 8004ff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	40023800 	.word	0x40023800
 8004ffc:	0800a594 	.word	0x0800a594

08005000 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005004:	f7ff ffdc 	bl	8004fc0 <HAL_RCC_GetHCLKFreq>
 8005008:	4602      	mov	r2, r0
 800500a:	4b05      	ldr	r3, [pc, #20]	@ (8005020 <HAL_RCC_GetPCLK2Freq+0x20>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	0b5b      	lsrs	r3, r3, #13
 8005010:	f003 0307 	and.w	r3, r3, #7
 8005014:	4903      	ldr	r1, [pc, #12]	@ (8005024 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005016:	5ccb      	ldrb	r3, [r1, r3]
 8005018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800501c:	4618      	mov	r0, r3
 800501e:	bd80      	pop	{r7, pc}
 8005020:	40023800 	.word	0x40023800
 8005024:	0800a594 	.word	0x0800a594

08005028 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800502c:	b0ae      	sub	sp, #184	@ 0xb8
 800502e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005030:	2300      	movs	r3, #0
 8005032:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8005036:	2300      	movs	r3, #0
 8005038:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800503c:	2300      	movs	r3, #0
 800503e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005042:	2300      	movs	r3, #0
 8005044:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8005048:	2300      	movs	r3, #0
 800504a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800504e:	4bcb      	ldr	r3, [pc, #812]	@ (800537c <HAL_RCC_GetSysClockFreq+0x354>)
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f003 030c 	and.w	r3, r3, #12
 8005056:	2b0c      	cmp	r3, #12
 8005058:	f200 8206 	bhi.w	8005468 <HAL_RCC_GetSysClockFreq+0x440>
 800505c:	a201      	add	r2, pc, #4	@ (adr r2, 8005064 <HAL_RCC_GetSysClockFreq+0x3c>)
 800505e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005062:	bf00      	nop
 8005064:	08005099 	.word	0x08005099
 8005068:	08005469 	.word	0x08005469
 800506c:	08005469 	.word	0x08005469
 8005070:	08005469 	.word	0x08005469
 8005074:	080050a1 	.word	0x080050a1
 8005078:	08005469 	.word	0x08005469
 800507c:	08005469 	.word	0x08005469
 8005080:	08005469 	.word	0x08005469
 8005084:	080050a9 	.word	0x080050a9
 8005088:	08005469 	.word	0x08005469
 800508c:	08005469 	.word	0x08005469
 8005090:	08005469 	.word	0x08005469
 8005094:	08005299 	.word	0x08005299
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005098:	4bb9      	ldr	r3, [pc, #740]	@ (8005380 <HAL_RCC_GetSysClockFreq+0x358>)
 800509a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800509e:	e1e7      	b.n	8005470 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050a0:	4bb8      	ldr	r3, [pc, #736]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x35c>)
 80050a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80050a6:	e1e3      	b.n	8005470 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050a8:	4bb4      	ldr	r3, [pc, #720]	@ (800537c <HAL_RCC_GetSysClockFreq+0x354>)
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050b4:	4bb1      	ldr	r3, [pc, #708]	@ (800537c <HAL_RCC_GetSysClockFreq+0x354>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d071      	beq.n	80051a4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050c0:	4bae      	ldr	r3, [pc, #696]	@ (800537c <HAL_RCC_GetSysClockFreq+0x354>)
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	099b      	lsrs	r3, r3, #6
 80050c6:	2200      	movs	r2, #0
 80050c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80050cc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80050d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050dc:	2300      	movs	r3, #0
 80050de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80050e6:	4622      	mov	r2, r4
 80050e8:	462b      	mov	r3, r5
 80050ea:	f04f 0000 	mov.w	r0, #0
 80050ee:	f04f 0100 	mov.w	r1, #0
 80050f2:	0159      	lsls	r1, r3, #5
 80050f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050f8:	0150      	lsls	r0, r2, #5
 80050fa:	4602      	mov	r2, r0
 80050fc:	460b      	mov	r3, r1
 80050fe:	4621      	mov	r1, r4
 8005100:	1a51      	subs	r1, r2, r1
 8005102:	6439      	str	r1, [r7, #64]	@ 0x40
 8005104:	4629      	mov	r1, r5
 8005106:	eb63 0301 	sbc.w	r3, r3, r1
 800510a:	647b      	str	r3, [r7, #68]	@ 0x44
 800510c:	f04f 0200 	mov.w	r2, #0
 8005110:	f04f 0300 	mov.w	r3, #0
 8005114:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8005118:	4649      	mov	r1, r9
 800511a:	018b      	lsls	r3, r1, #6
 800511c:	4641      	mov	r1, r8
 800511e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005122:	4641      	mov	r1, r8
 8005124:	018a      	lsls	r2, r1, #6
 8005126:	4641      	mov	r1, r8
 8005128:	1a51      	subs	r1, r2, r1
 800512a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800512c:	4649      	mov	r1, r9
 800512e:	eb63 0301 	sbc.w	r3, r3, r1
 8005132:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005134:	f04f 0200 	mov.w	r2, #0
 8005138:	f04f 0300 	mov.w	r3, #0
 800513c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005140:	4649      	mov	r1, r9
 8005142:	00cb      	lsls	r3, r1, #3
 8005144:	4641      	mov	r1, r8
 8005146:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800514a:	4641      	mov	r1, r8
 800514c:	00ca      	lsls	r2, r1, #3
 800514e:	4610      	mov	r0, r2
 8005150:	4619      	mov	r1, r3
 8005152:	4603      	mov	r3, r0
 8005154:	4622      	mov	r2, r4
 8005156:	189b      	adds	r3, r3, r2
 8005158:	633b      	str	r3, [r7, #48]	@ 0x30
 800515a:	462b      	mov	r3, r5
 800515c:	460a      	mov	r2, r1
 800515e:	eb42 0303 	adc.w	r3, r2, r3
 8005162:	637b      	str	r3, [r7, #52]	@ 0x34
 8005164:	f04f 0200 	mov.w	r2, #0
 8005168:	f04f 0300 	mov.w	r3, #0
 800516c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005170:	4629      	mov	r1, r5
 8005172:	024b      	lsls	r3, r1, #9
 8005174:	4621      	mov	r1, r4
 8005176:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800517a:	4621      	mov	r1, r4
 800517c:	024a      	lsls	r2, r1, #9
 800517e:	4610      	mov	r0, r2
 8005180:	4619      	mov	r1, r3
 8005182:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005186:	2200      	movs	r2, #0
 8005188:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800518c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005190:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005194:	f7fb fe96 	bl	8000ec4 <__aeabi_uldivmod>
 8005198:	4602      	mov	r2, r0
 800519a:	460b      	mov	r3, r1
 800519c:	4613      	mov	r3, r2
 800519e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80051a2:	e067      	b.n	8005274 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051a4:	4b75      	ldr	r3, [pc, #468]	@ (800537c <HAL_RCC_GetSysClockFreq+0x354>)
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	099b      	lsrs	r3, r3, #6
 80051aa:	2200      	movs	r2, #0
 80051ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80051b0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80051b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80051b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80051be:	2300      	movs	r3, #0
 80051c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80051c2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80051c6:	4622      	mov	r2, r4
 80051c8:	462b      	mov	r3, r5
 80051ca:	f04f 0000 	mov.w	r0, #0
 80051ce:	f04f 0100 	mov.w	r1, #0
 80051d2:	0159      	lsls	r1, r3, #5
 80051d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051d8:	0150      	lsls	r0, r2, #5
 80051da:	4602      	mov	r2, r0
 80051dc:	460b      	mov	r3, r1
 80051de:	4621      	mov	r1, r4
 80051e0:	1a51      	subs	r1, r2, r1
 80051e2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80051e4:	4629      	mov	r1, r5
 80051e6:	eb63 0301 	sbc.w	r3, r3, r1
 80051ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051ec:	f04f 0200 	mov.w	r2, #0
 80051f0:	f04f 0300 	mov.w	r3, #0
 80051f4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80051f8:	4649      	mov	r1, r9
 80051fa:	018b      	lsls	r3, r1, #6
 80051fc:	4641      	mov	r1, r8
 80051fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005202:	4641      	mov	r1, r8
 8005204:	018a      	lsls	r2, r1, #6
 8005206:	4641      	mov	r1, r8
 8005208:	ebb2 0a01 	subs.w	sl, r2, r1
 800520c:	4649      	mov	r1, r9
 800520e:	eb63 0b01 	sbc.w	fp, r3, r1
 8005212:	f04f 0200 	mov.w	r2, #0
 8005216:	f04f 0300 	mov.w	r3, #0
 800521a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800521e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005222:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005226:	4692      	mov	sl, r2
 8005228:	469b      	mov	fp, r3
 800522a:	4623      	mov	r3, r4
 800522c:	eb1a 0303 	adds.w	r3, sl, r3
 8005230:	623b      	str	r3, [r7, #32]
 8005232:	462b      	mov	r3, r5
 8005234:	eb4b 0303 	adc.w	r3, fp, r3
 8005238:	627b      	str	r3, [r7, #36]	@ 0x24
 800523a:	f04f 0200 	mov.w	r2, #0
 800523e:	f04f 0300 	mov.w	r3, #0
 8005242:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005246:	4629      	mov	r1, r5
 8005248:	028b      	lsls	r3, r1, #10
 800524a:	4621      	mov	r1, r4
 800524c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005250:	4621      	mov	r1, r4
 8005252:	028a      	lsls	r2, r1, #10
 8005254:	4610      	mov	r0, r2
 8005256:	4619      	mov	r1, r3
 8005258:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800525c:	2200      	movs	r2, #0
 800525e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005260:	677a      	str	r2, [r7, #116]	@ 0x74
 8005262:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8005266:	f7fb fe2d 	bl	8000ec4 <__aeabi_uldivmod>
 800526a:	4602      	mov	r2, r0
 800526c:	460b      	mov	r3, r1
 800526e:	4613      	mov	r3, r2
 8005270:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005274:	4b41      	ldr	r3, [pc, #260]	@ (800537c <HAL_RCC_GetSysClockFreq+0x354>)
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	0c1b      	lsrs	r3, r3, #16
 800527a:	f003 0303 	and.w	r3, r3, #3
 800527e:	3301      	adds	r3, #1
 8005280:	005b      	lsls	r3, r3, #1
 8005282:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8005286:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800528a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800528e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005292:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005296:	e0eb      	b.n	8005470 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005298:	4b38      	ldr	r3, [pc, #224]	@ (800537c <HAL_RCC_GetSysClockFreq+0x354>)
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052a4:	4b35      	ldr	r3, [pc, #212]	@ (800537c <HAL_RCC_GetSysClockFreq+0x354>)
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d06b      	beq.n	8005388 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052b0:	4b32      	ldr	r3, [pc, #200]	@ (800537c <HAL_RCC_GetSysClockFreq+0x354>)
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	099b      	lsrs	r3, r3, #6
 80052b6:	2200      	movs	r2, #0
 80052b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80052ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80052bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80052be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80052c4:	2300      	movs	r3, #0
 80052c6:	667b      	str	r3, [r7, #100]	@ 0x64
 80052c8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80052cc:	4622      	mov	r2, r4
 80052ce:	462b      	mov	r3, r5
 80052d0:	f04f 0000 	mov.w	r0, #0
 80052d4:	f04f 0100 	mov.w	r1, #0
 80052d8:	0159      	lsls	r1, r3, #5
 80052da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052de:	0150      	lsls	r0, r2, #5
 80052e0:	4602      	mov	r2, r0
 80052e2:	460b      	mov	r3, r1
 80052e4:	4621      	mov	r1, r4
 80052e6:	1a51      	subs	r1, r2, r1
 80052e8:	61b9      	str	r1, [r7, #24]
 80052ea:	4629      	mov	r1, r5
 80052ec:	eb63 0301 	sbc.w	r3, r3, r1
 80052f0:	61fb      	str	r3, [r7, #28]
 80052f2:	f04f 0200 	mov.w	r2, #0
 80052f6:	f04f 0300 	mov.w	r3, #0
 80052fa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80052fe:	4659      	mov	r1, fp
 8005300:	018b      	lsls	r3, r1, #6
 8005302:	4651      	mov	r1, sl
 8005304:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005308:	4651      	mov	r1, sl
 800530a:	018a      	lsls	r2, r1, #6
 800530c:	4651      	mov	r1, sl
 800530e:	ebb2 0801 	subs.w	r8, r2, r1
 8005312:	4659      	mov	r1, fp
 8005314:	eb63 0901 	sbc.w	r9, r3, r1
 8005318:	f04f 0200 	mov.w	r2, #0
 800531c:	f04f 0300 	mov.w	r3, #0
 8005320:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005324:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005328:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800532c:	4690      	mov	r8, r2
 800532e:	4699      	mov	r9, r3
 8005330:	4623      	mov	r3, r4
 8005332:	eb18 0303 	adds.w	r3, r8, r3
 8005336:	613b      	str	r3, [r7, #16]
 8005338:	462b      	mov	r3, r5
 800533a:	eb49 0303 	adc.w	r3, r9, r3
 800533e:	617b      	str	r3, [r7, #20]
 8005340:	f04f 0200 	mov.w	r2, #0
 8005344:	f04f 0300 	mov.w	r3, #0
 8005348:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800534c:	4629      	mov	r1, r5
 800534e:	024b      	lsls	r3, r1, #9
 8005350:	4621      	mov	r1, r4
 8005352:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005356:	4621      	mov	r1, r4
 8005358:	024a      	lsls	r2, r1, #9
 800535a:	4610      	mov	r0, r2
 800535c:	4619      	mov	r1, r3
 800535e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005362:	2200      	movs	r2, #0
 8005364:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005366:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005368:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800536c:	f7fb fdaa 	bl	8000ec4 <__aeabi_uldivmod>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4613      	mov	r3, r2
 8005376:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800537a:	e065      	b.n	8005448 <HAL_RCC_GetSysClockFreq+0x420>
 800537c:	40023800 	.word	0x40023800
 8005380:	00f42400 	.word	0x00f42400
 8005384:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005388:	4b3d      	ldr	r3, [pc, #244]	@ (8005480 <HAL_RCC_GetSysClockFreq+0x458>)
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	099b      	lsrs	r3, r3, #6
 800538e:	2200      	movs	r2, #0
 8005390:	4618      	mov	r0, r3
 8005392:	4611      	mov	r1, r2
 8005394:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005398:	653b      	str	r3, [r7, #80]	@ 0x50
 800539a:	2300      	movs	r3, #0
 800539c:	657b      	str	r3, [r7, #84]	@ 0x54
 800539e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80053a2:	4642      	mov	r2, r8
 80053a4:	464b      	mov	r3, r9
 80053a6:	f04f 0000 	mov.w	r0, #0
 80053aa:	f04f 0100 	mov.w	r1, #0
 80053ae:	0159      	lsls	r1, r3, #5
 80053b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053b4:	0150      	lsls	r0, r2, #5
 80053b6:	4602      	mov	r2, r0
 80053b8:	460b      	mov	r3, r1
 80053ba:	4641      	mov	r1, r8
 80053bc:	1a51      	subs	r1, r2, r1
 80053be:	60b9      	str	r1, [r7, #8]
 80053c0:	4649      	mov	r1, r9
 80053c2:	eb63 0301 	sbc.w	r3, r3, r1
 80053c6:	60fb      	str	r3, [r7, #12]
 80053c8:	f04f 0200 	mov.w	r2, #0
 80053cc:	f04f 0300 	mov.w	r3, #0
 80053d0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80053d4:	4659      	mov	r1, fp
 80053d6:	018b      	lsls	r3, r1, #6
 80053d8:	4651      	mov	r1, sl
 80053da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80053de:	4651      	mov	r1, sl
 80053e0:	018a      	lsls	r2, r1, #6
 80053e2:	4651      	mov	r1, sl
 80053e4:	1a54      	subs	r4, r2, r1
 80053e6:	4659      	mov	r1, fp
 80053e8:	eb63 0501 	sbc.w	r5, r3, r1
 80053ec:	f04f 0200 	mov.w	r2, #0
 80053f0:	f04f 0300 	mov.w	r3, #0
 80053f4:	00eb      	lsls	r3, r5, #3
 80053f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053fa:	00e2      	lsls	r2, r4, #3
 80053fc:	4614      	mov	r4, r2
 80053fe:	461d      	mov	r5, r3
 8005400:	4643      	mov	r3, r8
 8005402:	18e3      	adds	r3, r4, r3
 8005404:	603b      	str	r3, [r7, #0]
 8005406:	464b      	mov	r3, r9
 8005408:	eb45 0303 	adc.w	r3, r5, r3
 800540c:	607b      	str	r3, [r7, #4]
 800540e:	f04f 0200 	mov.w	r2, #0
 8005412:	f04f 0300 	mov.w	r3, #0
 8005416:	e9d7 4500 	ldrd	r4, r5, [r7]
 800541a:	4629      	mov	r1, r5
 800541c:	028b      	lsls	r3, r1, #10
 800541e:	4621      	mov	r1, r4
 8005420:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005424:	4621      	mov	r1, r4
 8005426:	028a      	lsls	r2, r1, #10
 8005428:	4610      	mov	r0, r2
 800542a:	4619      	mov	r1, r3
 800542c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005430:	2200      	movs	r2, #0
 8005432:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005434:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005436:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800543a:	f7fb fd43 	bl	8000ec4 <__aeabi_uldivmod>
 800543e:	4602      	mov	r2, r0
 8005440:	460b      	mov	r3, r1
 8005442:	4613      	mov	r3, r2
 8005444:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005448:	4b0d      	ldr	r3, [pc, #52]	@ (8005480 <HAL_RCC_GetSysClockFreq+0x458>)
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	0f1b      	lsrs	r3, r3, #28
 800544e:	f003 0307 	and.w	r3, r3, #7
 8005452:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8005456:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800545a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800545e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005462:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005466:	e003      	b.n	8005470 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005468:	4b06      	ldr	r3, [pc, #24]	@ (8005484 <HAL_RCC_GetSysClockFreq+0x45c>)
 800546a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800546e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005470:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005474:	4618      	mov	r0, r3
 8005476:	37b8      	adds	r7, #184	@ 0xb8
 8005478:	46bd      	mov	sp, r7
 800547a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800547e:	bf00      	nop
 8005480:	40023800 	.word	0x40023800
 8005484:	00f42400 	.word	0x00f42400

08005488 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e28d      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 0301 	and.w	r3, r3, #1
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f000 8083 	beq.w	80055ae <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80054a8:	4b94      	ldr	r3, [pc, #592]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f003 030c 	and.w	r3, r3, #12
 80054b0:	2b04      	cmp	r3, #4
 80054b2:	d019      	beq.n	80054e8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80054b4:	4b91      	ldr	r3, [pc, #580]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	f003 030c 	and.w	r3, r3, #12
        || \
 80054bc:	2b08      	cmp	r3, #8
 80054be:	d106      	bne.n	80054ce <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80054c0:	4b8e      	ldr	r3, [pc, #568]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054cc:	d00c      	beq.n	80054e8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054ce:	4b8b      	ldr	r3, [pc, #556]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80054d6:	2b0c      	cmp	r3, #12
 80054d8:	d112      	bne.n	8005500 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054da:	4b88      	ldr	r3, [pc, #544]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054e6:	d10b      	bne.n	8005500 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054e8:	4b84      	ldr	r3, [pc, #528]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d05b      	beq.n	80055ac <HAL_RCC_OscConfig+0x124>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d157      	bne.n	80055ac <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e25a      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005508:	d106      	bne.n	8005518 <HAL_RCC_OscConfig+0x90>
 800550a:	4b7c      	ldr	r3, [pc, #496]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a7b      	ldr	r2, [pc, #492]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 8005510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005514:	6013      	str	r3, [r2, #0]
 8005516:	e01d      	b.n	8005554 <HAL_RCC_OscConfig+0xcc>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005520:	d10c      	bne.n	800553c <HAL_RCC_OscConfig+0xb4>
 8005522:	4b76      	ldr	r3, [pc, #472]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a75      	ldr	r2, [pc, #468]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 8005528:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800552c:	6013      	str	r3, [r2, #0]
 800552e:	4b73      	ldr	r3, [pc, #460]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a72      	ldr	r2, [pc, #456]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 8005534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005538:	6013      	str	r3, [r2, #0]
 800553a:	e00b      	b.n	8005554 <HAL_RCC_OscConfig+0xcc>
 800553c:	4b6f      	ldr	r3, [pc, #444]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a6e      	ldr	r2, [pc, #440]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 8005542:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005546:	6013      	str	r3, [r2, #0]
 8005548:	4b6c      	ldr	r3, [pc, #432]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a6b      	ldr	r2, [pc, #428]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 800554e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005552:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d013      	beq.n	8005584 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800555c:	f7fd fa14 	bl	8002988 <HAL_GetTick>
 8005560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005562:	e008      	b.n	8005576 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005564:	f7fd fa10 	bl	8002988 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b64      	cmp	r3, #100	@ 0x64
 8005570:	d901      	bls.n	8005576 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e21f      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005576:	4b61      	ldr	r3, [pc, #388]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800557e:	2b00      	cmp	r3, #0
 8005580:	d0f0      	beq.n	8005564 <HAL_RCC_OscConfig+0xdc>
 8005582:	e014      	b.n	80055ae <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005584:	f7fd fa00 	bl	8002988 <HAL_GetTick>
 8005588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800558a:	e008      	b.n	800559e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800558c:	f7fd f9fc 	bl	8002988 <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	2b64      	cmp	r3, #100	@ 0x64
 8005598:	d901      	bls.n	800559e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e20b      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800559e:	4b57      	ldr	r3, [pc, #348]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1f0      	bne.n	800558c <HAL_RCC_OscConfig+0x104>
 80055aa:	e000      	b.n	80055ae <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d06f      	beq.n	800569a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80055ba:	4b50      	ldr	r3, [pc, #320]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f003 030c 	and.w	r3, r3, #12
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d017      	beq.n	80055f6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80055c6:	4b4d      	ldr	r3, [pc, #308]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f003 030c 	and.w	r3, r3, #12
        || \
 80055ce:	2b08      	cmp	r3, #8
 80055d0:	d105      	bne.n	80055de <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80055d2:	4b4a      	ldr	r3, [pc, #296]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00b      	beq.n	80055f6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055de:	4b47      	ldr	r3, [pc, #284]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80055e6:	2b0c      	cmp	r3, #12
 80055e8:	d11c      	bne.n	8005624 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055ea:	4b44      	ldr	r3, [pc, #272]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d116      	bne.n	8005624 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055f6:	4b41      	ldr	r3, [pc, #260]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d005      	beq.n	800560e <HAL_RCC_OscConfig+0x186>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d001      	beq.n	800560e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e1d3      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800560e:	4b3b      	ldr	r3, [pc, #236]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	00db      	lsls	r3, r3, #3
 800561c:	4937      	ldr	r1, [pc, #220]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 800561e:	4313      	orrs	r3, r2
 8005620:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005622:	e03a      	b.n	800569a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d020      	beq.n	800566e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800562c:	4b34      	ldr	r3, [pc, #208]	@ (8005700 <HAL_RCC_OscConfig+0x278>)
 800562e:	2201      	movs	r2, #1
 8005630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005632:	f7fd f9a9 	bl	8002988 <HAL_GetTick>
 8005636:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005638:	e008      	b.n	800564c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800563a:	f7fd f9a5 	bl	8002988 <HAL_GetTick>
 800563e:	4602      	mov	r2, r0
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	2b02      	cmp	r3, #2
 8005646:	d901      	bls.n	800564c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e1b4      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800564c:	4b2b      	ldr	r3, [pc, #172]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0302 	and.w	r3, r3, #2
 8005654:	2b00      	cmp	r3, #0
 8005656:	d0f0      	beq.n	800563a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005658:	4b28      	ldr	r3, [pc, #160]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	00db      	lsls	r3, r3, #3
 8005666:	4925      	ldr	r1, [pc, #148]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 8005668:	4313      	orrs	r3, r2
 800566a:	600b      	str	r3, [r1, #0]
 800566c:	e015      	b.n	800569a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800566e:	4b24      	ldr	r3, [pc, #144]	@ (8005700 <HAL_RCC_OscConfig+0x278>)
 8005670:	2200      	movs	r2, #0
 8005672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005674:	f7fd f988 	bl	8002988 <HAL_GetTick>
 8005678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800567a:	e008      	b.n	800568e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800567c:	f7fd f984 	bl	8002988 <HAL_GetTick>
 8005680:	4602      	mov	r2, r0
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	2b02      	cmp	r3, #2
 8005688:	d901      	bls.n	800568e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800568a:	2303      	movs	r3, #3
 800568c:	e193      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800568e:	4b1b      	ldr	r3, [pc, #108]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b00      	cmp	r3, #0
 8005698:	d1f0      	bne.n	800567c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0308 	and.w	r3, r3, #8
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d036      	beq.n	8005714 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	695b      	ldr	r3, [r3, #20]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d016      	beq.n	80056dc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056ae:	4b15      	ldr	r3, [pc, #84]	@ (8005704 <HAL_RCC_OscConfig+0x27c>)
 80056b0:	2201      	movs	r2, #1
 80056b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056b4:	f7fd f968 	bl	8002988 <HAL_GetTick>
 80056b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056ba:	e008      	b.n	80056ce <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056bc:	f7fd f964 	bl	8002988 <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	2b02      	cmp	r3, #2
 80056c8:	d901      	bls.n	80056ce <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e173      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056ce:	4b0b      	ldr	r3, [pc, #44]	@ (80056fc <HAL_RCC_OscConfig+0x274>)
 80056d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056d2:	f003 0302 	and.w	r3, r3, #2
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d0f0      	beq.n	80056bc <HAL_RCC_OscConfig+0x234>
 80056da:	e01b      	b.n	8005714 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056dc:	4b09      	ldr	r3, [pc, #36]	@ (8005704 <HAL_RCC_OscConfig+0x27c>)
 80056de:	2200      	movs	r2, #0
 80056e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056e2:	f7fd f951 	bl	8002988 <HAL_GetTick>
 80056e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056e8:	e00e      	b.n	8005708 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056ea:	f7fd f94d 	bl	8002988 <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d907      	bls.n	8005708 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	e15c      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
 80056fc:	40023800 	.word	0x40023800
 8005700:	42470000 	.word	0x42470000
 8005704:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005708:	4b8a      	ldr	r3, [pc, #552]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 800570a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800570c:	f003 0302 	and.w	r3, r3, #2
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1ea      	bne.n	80056ea <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0304 	and.w	r3, r3, #4
 800571c:	2b00      	cmp	r3, #0
 800571e:	f000 8097 	beq.w	8005850 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005722:	2300      	movs	r3, #0
 8005724:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005726:	4b83      	ldr	r3, [pc, #524]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 8005728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10f      	bne.n	8005752 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005732:	2300      	movs	r3, #0
 8005734:	60bb      	str	r3, [r7, #8]
 8005736:	4b7f      	ldr	r3, [pc, #508]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 8005738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800573a:	4a7e      	ldr	r2, [pc, #504]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 800573c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005740:	6413      	str	r3, [r2, #64]	@ 0x40
 8005742:	4b7c      	ldr	r3, [pc, #496]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 8005744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800574a:	60bb      	str	r3, [r7, #8]
 800574c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800574e:	2301      	movs	r3, #1
 8005750:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005752:	4b79      	ldr	r3, [pc, #484]	@ (8005938 <HAL_RCC_OscConfig+0x4b0>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800575a:	2b00      	cmp	r3, #0
 800575c:	d118      	bne.n	8005790 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800575e:	4b76      	ldr	r3, [pc, #472]	@ (8005938 <HAL_RCC_OscConfig+0x4b0>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a75      	ldr	r2, [pc, #468]	@ (8005938 <HAL_RCC_OscConfig+0x4b0>)
 8005764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005768:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800576a:	f7fd f90d 	bl	8002988 <HAL_GetTick>
 800576e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005770:	e008      	b.n	8005784 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005772:	f7fd f909 	bl	8002988 <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d901      	bls.n	8005784 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e118      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005784:	4b6c      	ldr	r3, [pc, #432]	@ (8005938 <HAL_RCC_OscConfig+0x4b0>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800578c:	2b00      	cmp	r3, #0
 800578e:	d0f0      	beq.n	8005772 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	2b01      	cmp	r3, #1
 8005796:	d106      	bne.n	80057a6 <HAL_RCC_OscConfig+0x31e>
 8005798:	4b66      	ldr	r3, [pc, #408]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 800579a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800579c:	4a65      	ldr	r2, [pc, #404]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 800579e:	f043 0301 	orr.w	r3, r3, #1
 80057a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80057a4:	e01c      	b.n	80057e0 <HAL_RCC_OscConfig+0x358>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	2b05      	cmp	r3, #5
 80057ac:	d10c      	bne.n	80057c8 <HAL_RCC_OscConfig+0x340>
 80057ae:	4b61      	ldr	r3, [pc, #388]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 80057b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057b2:	4a60      	ldr	r2, [pc, #384]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 80057b4:	f043 0304 	orr.w	r3, r3, #4
 80057b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80057ba:	4b5e      	ldr	r3, [pc, #376]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 80057bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057be:	4a5d      	ldr	r2, [pc, #372]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 80057c0:	f043 0301 	orr.w	r3, r3, #1
 80057c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80057c6:	e00b      	b.n	80057e0 <HAL_RCC_OscConfig+0x358>
 80057c8:	4b5a      	ldr	r3, [pc, #360]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 80057ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057cc:	4a59      	ldr	r2, [pc, #356]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 80057ce:	f023 0301 	bic.w	r3, r3, #1
 80057d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80057d4:	4b57      	ldr	r3, [pc, #348]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 80057d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057d8:	4a56      	ldr	r2, [pc, #344]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 80057da:	f023 0304 	bic.w	r3, r3, #4
 80057de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d015      	beq.n	8005814 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057e8:	f7fd f8ce 	bl	8002988 <HAL_GetTick>
 80057ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057ee:	e00a      	b.n	8005806 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057f0:	f7fd f8ca 	bl	8002988 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057fe:	4293      	cmp	r3, r2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e0d7      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005806:	4b4b      	ldr	r3, [pc, #300]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 8005808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800580a:	f003 0302 	and.w	r3, r3, #2
 800580e:	2b00      	cmp	r3, #0
 8005810:	d0ee      	beq.n	80057f0 <HAL_RCC_OscConfig+0x368>
 8005812:	e014      	b.n	800583e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005814:	f7fd f8b8 	bl	8002988 <HAL_GetTick>
 8005818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800581a:	e00a      	b.n	8005832 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800581c:	f7fd f8b4 	bl	8002988 <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800582a:	4293      	cmp	r3, r2
 800582c:	d901      	bls.n	8005832 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e0c1      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005832:	4b40      	ldr	r3, [pc, #256]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 8005834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005836:	f003 0302 	and.w	r3, r3, #2
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1ee      	bne.n	800581c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800583e:	7dfb      	ldrb	r3, [r7, #23]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d105      	bne.n	8005850 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005844:	4b3b      	ldr	r3, [pc, #236]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 8005846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005848:	4a3a      	ldr	r2, [pc, #232]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 800584a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800584e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	2b00      	cmp	r3, #0
 8005856:	f000 80ad 	beq.w	80059b4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800585a:	4b36      	ldr	r3, [pc, #216]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f003 030c 	and.w	r3, r3, #12
 8005862:	2b08      	cmp	r3, #8
 8005864:	d060      	beq.n	8005928 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	699b      	ldr	r3, [r3, #24]
 800586a:	2b02      	cmp	r3, #2
 800586c:	d145      	bne.n	80058fa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800586e:	4b33      	ldr	r3, [pc, #204]	@ (800593c <HAL_RCC_OscConfig+0x4b4>)
 8005870:	2200      	movs	r2, #0
 8005872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005874:	f7fd f888 	bl	8002988 <HAL_GetTick>
 8005878:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800587a:	e008      	b.n	800588e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800587c:	f7fd f884 	bl	8002988 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	2b02      	cmp	r3, #2
 8005888:	d901      	bls.n	800588e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e093      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800588e:	4b29      	ldr	r3, [pc, #164]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1f0      	bne.n	800587c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	69da      	ldr	r2, [r3, #28]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a1b      	ldr	r3, [r3, #32]
 80058a2:	431a      	orrs	r2, r3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a8:	019b      	lsls	r3, r3, #6
 80058aa:	431a      	orrs	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b0:	085b      	lsrs	r3, r3, #1
 80058b2:	3b01      	subs	r3, #1
 80058b4:	041b      	lsls	r3, r3, #16
 80058b6:	431a      	orrs	r2, r3
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058bc:	061b      	lsls	r3, r3, #24
 80058be:	431a      	orrs	r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c4:	071b      	lsls	r3, r3, #28
 80058c6:	491b      	ldr	r1, [pc, #108]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 80058c8:	4313      	orrs	r3, r2
 80058ca:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058cc:	4b1b      	ldr	r3, [pc, #108]	@ (800593c <HAL_RCC_OscConfig+0x4b4>)
 80058ce:	2201      	movs	r2, #1
 80058d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058d2:	f7fd f859 	bl	8002988 <HAL_GetTick>
 80058d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058d8:	e008      	b.n	80058ec <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058da:	f7fd f855 	bl	8002988 <HAL_GetTick>
 80058de:	4602      	mov	r2, r0
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d901      	bls.n	80058ec <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e064      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058ec:	4b11      	ldr	r3, [pc, #68]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d0f0      	beq.n	80058da <HAL_RCC_OscConfig+0x452>
 80058f8:	e05c      	b.n	80059b4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058fa:	4b10      	ldr	r3, [pc, #64]	@ (800593c <HAL_RCC_OscConfig+0x4b4>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005900:	f7fd f842 	bl	8002988 <HAL_GetTick>
 8005904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005906:	e008      	b.n	800591a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005908:	f7fd f83e 	bl	8002988 <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	2b02      	cmp	r3, #2
 8005914:	d901      	bls.n	800591a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005916:	2303      	movs	r3, #3
 8005918:	e04d      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800591a:	4b06      	ldr	r3, [pc, #24]	@ (8005934 <HAL_RCC_OscConfig+0x4ac>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1f0      	bne.n	8005908 <HAL_RCC_OscConfig+0x480>
 8005926:	e045      	b.n	80059b4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d107      	bne.n	8005940 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e040      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
 8005934:	40023800 	.word	0x40023800
 8005938:	40007000 	.word	0x40007000
 800593c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005940:	4b1f      	ldr	r3, [pc, #124]	@ (80059c0 <HAL_RCC_OscConfig+0x538>)
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	2b01      	cmp	r3, #1
 800594c:	d030      	beq.n	80059b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005958:	429a      	cmp	r2, r3
 800595a:	d129      	bne.n	80059b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005966:	429a      	cmp	r2, r3
 8005968:	d122      	bne.n	80059b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005970:	4013      	ands	r3, r2
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005976:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005978:	4293      	cmp	r3, r2
 800597a:	d119      	bne.n	80059b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005986:	085b      	lsrs	r3, r3, #1
 8005988:	3b01      	subs	r3, #1
 800598a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800598c:	429a      	cmp	r2, r3
 800598e:	d10f      	bne.n	80059b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800599c:	429a      	cmp	r2, r3
 800599e:	d107      	bne.n	80059b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059aa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d001      	beq.n	80059b4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e000      	b.n	80059b6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3718      	adds	r7, #24
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	40023800 	.word	0x40023800

080059c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b082      	sub	sp, #8
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e042      	b.n	8005a5c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d106      	bne.n	80059f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f7fc feb8 	bl	8002760 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2224      	movs	r2, #36	@ 0x24
 80059f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68da      	ldr	r2, [r3, #12]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 fdd3 	bl	80065b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	691a      	ldr	r2, [r3, #16]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	695a      	ldr	r2, [r3, #20]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68da      	ldr	r2, [r3, #12]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2220      	movs	r2, #32
 8005a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005a5a:	2300      	movs	r3, #0
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3708      	adds	r7, #8
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}

08005a64 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b08a      	sub	sp, #40	@ 0x28
 8005a68:	af02      	add	r7, sp, #8
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	603b      	str	r3, [r7, #0]
 8005a70:	4613      	mov	r3, r2
 8005a72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005a74:	2300      	movs	r3, #0
 8005a76:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b20      	cmp	r3, #32
 8005a82:	d175      	bne.n	8005b70 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d002      	beq.n	8005a90 <HAL_UART_Transmit+0x2c>
 8005a8a:	88fb      	ldrh	r3, [r7, #6]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d101      	bne.n	8005a94 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e06e      	b.n	8005b72 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2221      	movs	r2, #33	@ 0x21
 8005a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005aa2:	f7fc ff71 	bl	8002988 <HAL_GetTick>
 8005aa6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	88fa      	ldrh	r2, [r7, #6]
 8005aac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	88fa      	ldrh	r2, [r7, #6]
 8005ab2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005abc:	d108      	bne.n	8005ad0 <HAL_UART_Transmit+0x6c>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d104      	bne.n	8005ad0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	61bb      	str	r3, [r7, #24]
 8005ace:	e003      	b.n	8005ad8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ad8:	e02e      	b.n	8005b38 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	9300      	str	r3, [sp, #0]
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	2180      	movs	r1, #128	@ 0x80
 8005ae4:	68f8      	ldr	r0, [r7, #12]
 8005ae6:	f000 fb37 	bl	8006158 <UART_WaitOnFlagUntilTimeout>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d005      	beq.n	8005afc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2220      	movs	r2, #32
 8005af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e03a      	b.n	8005b72 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10b      	bne.n	8005b1a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	881b      	ldrh	r3, [r3, #0]
 8005b06:	461a      	mov	r2, r3
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	3302      	adds	r3, #2
 8005b16:	61bb      	str	r3, [r7, #24]
 8005b18:	e007      	b.n	8005b2a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	781a      	ldrb	r2, [r3, #0]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	3301      	adds	r3, #1
 8005b28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	3b01      	subs	r3, #1
 8005b32:	b29a      	uxth	r2, r3
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1cb      	bne.n	8005ada <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	9300      	str	r3, [sp, #0]
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	2140      	movs	r1, #64	@ 0x40
 8005b4c:	68f8      	ldr	r0, [r7, #12]
 8005b4e:	f000 fb03 	bl	8006158 <UART_WaitOnFlagUntilTimeout>
 8005b52:	4603      	mov	r3, r0
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d005      	beq.n	8005b64 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e006      	b.n	8005b72 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2220      	movs	r2, #32
 8005b68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	e000      	b.n	8005b72 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005b70:	2302      	movs	r3, #2
  }
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3720      	adds	r7, #32
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b084      	sub	sp, #16
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	60f8      	str	r0, [r7, #12]
 8005b82:	60b9      	str	r1, [r7, #8]
 8005b84:	4613      	mov	r3, r2
 8005b86:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b20      	cmp	r3, #32
 8005b92:	d112      	bne.n	8005bba <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d002      	beq.n	8005ba0 <HAL_UART_Receive_IT+0x26>
 8005b9a:	88fb      	ldrh	r3, [r7, #6]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d101      	bne.n	8005ba4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e00b      	b.n	8005bbc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005baa:	88fb      	ldrh	r3, [r7, #6]
 8005bac:	461a      	mov	r2, r3
 8005bae:	68b9      	ldr	r1, [r7, #8]
 8005bb0:	68f8      	ldr	r0, [r7, #12]
 8005bb2:	f000 fb2a 	bl	800620a <UART_Start_Receive_IT>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	e000      	b.n	8005bbc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005bba:	2302      	movs	r3, #2
  }
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3710      	adds	r7, #16
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b0ba      	sub	sp, #232	@ 0xe8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005bea:	2300      	movs	r3, #0
 8005bec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bfa:	f003 030f 	and.w	r3, r3, #15
 8005bfe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005c02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10f      	bne.n	8005c2a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c0e:	f003 0320 	and.w	r3, r3, #32
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d009      	beq.n	8005c2a <HAL_UART_IRQHandler+0x66>
 8005c16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c1a:	f003 0320 	and.w	r3, r3, #32
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d003      	beq.n	8005c2a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 fc07 	bl	8006436 <UART_Receive_IT>
      return;
 8005c28:	e273      	b.n	8006112 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005c2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	f000 80de 	beq.w	8005df0 <HAL_UART_IRQHandler+0x22c>
 8005c34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c38:	f003 0301 	and.w	r3, r3, #1
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d106      	bne.n	8005c4e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c44:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	f000 80d1 	beq.w	8005df0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c52:	f003 0301 	and.w	r3, r3, #1
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d00b      	beq.n	8005c72 <HAL_UART_IRQHandler+0xae>
 8005c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d005      	beq.n	8005c72 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c6a:	f043 0201 	orr.w	r2, r3, #1
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c76:	f003 0304 	and.w	r3, r3, #4
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00b      	beq.n	8005c96 <HAL_UART_IRQHandler+0xd2>
 8005c7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c82:	f003 0301 	and.w	r3, r3, #1
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d005      	beq.n	8005c96 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c8e:	f043 0202 	orr.w	r2, r3, #2
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c9a:	f003 0302 	and.w	r3, r3, #2
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00b      	beq.n	8005cba <HAL_UART_IRQHandler+0xf6>
 8005ca2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ca6:	f003 0301 	and.w	r3, r3, #1
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d005      	beq.n	8005cba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cb2:	f043 0204 	orr.w	r2, r3, #4
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cbe:	f003 0308 	and.w	r3, r3, #8
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d011      	beq.n	8005cea <HAL_UART_IRQHandler+0x126>
 8005cc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cca:	f003 0320 	and.w	r3, r3, #32
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d105      	bne.n	8005cde <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005cd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cd6:	f003 0301 	and.w	r3, r3, #1
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d005      	beq.n	8005cea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ce2:	f043 0208 	orr.w	r2, r3, #8
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	f000 820a 	beq.w	8006108 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cf8:	f003 0320 	and.w	r3, r3, #32
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d008      	beq.n	8005d12 <HAL_UART_IRQHandler+0x14e>
 8005d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d04:	f003 0320 	and.w	r3, r3, #32
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d002      	beq.n	8005d12 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 fb92 	bl	8006436 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	695b      	ldr	r3, [r3, #20]
 8005d18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d1c:	2b40      	cmp	r3, #64	@ 0x40
 8005d1e:	bf0c      	ite	eq
 8005d20:	2301      	moveq	r3, #1
 8005d22:	2300      	movne	r3, #0
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d2e:	f003 0308 	and.w	r3, r3, #8
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d103      	bne.n	8005d3e <HAL_UART_IRQHandler+0x17a>
 8005d36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d04f      	beq.n	8005dde <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 fa9d 	bl	800627e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d4e:	2b40      	cmp	r3, #64	@ 0x40
 8005d50:	d141      	bne.n	8005dd6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	3314      	adds	r3, #20
 8005d58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d60:	e853 3f00 	ldrex	r3, [r3]
 8005d64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005d68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	3314      	adds	r3, #20
 8005d7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005d7e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005d82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005d8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005d8e:	e841 2300 	strex	r3, r2, [r1]
 8005d92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005d96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d1d9      	bne.n	8005d52 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d013      	beq.n	8005dce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005daa:	4a8a      	ldr	r2, [pc, #552]	@ (8005fd4 <HAL_UART_IRQHandler+0x410>)
 8005dac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005db2:	4618      	mov	r0, r3
 8005db4:	f7fd f9a9 	bl	800310a <HAL_DMA_Abort_IT>
 8005db8:	4603      	mov	r3, r0
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d016      	beq.n	8005dec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005dc8:	4610      	mov	r0, r2
 8005dca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dcc:	e00e      	b.n	8005dec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 f9ac 	bl	800612c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dd4:	e00a      	b.n	8005dec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f000 f9a8 	bl	800612c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ddc:	e006      	b.n	8005dec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f9a4 	bl	800612c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005dea:	e18d      	b.n	8006108 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dec:	bf00      	nop
    return;
 8005dee:	e18b      	b.n	8006108 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	f040 8167 	bne.w	80060c8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dfe:	f003 0310 	and.w	r3, r3, #16
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	f000 8160 	beq.w	80060c8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e0c:	f003 0310 	and.w	r3, r3, #16
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f000 8159 	beq.w	80060c8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e16:	2300      	movs	r3, #0
 8005e18:	60bb      	str	r3, [r7, #8]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	60bb      	str	r3, [r7, #8]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	60bb      	str	r3, [r7, #8]
 8005e2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e36:	2b40      	cmp	r3, #64	@ 0x40
 8005e38:	f040 80ce 	bne.w	8005fd8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005e48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	f000 80a9 	beq.w	8005fa4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	f080 80a2 	bcs.w	8005fa4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e66:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e6c:	69db      	ldr	r3, [r3, #28]
 8005e6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e72:	f000 8088 	beq.w	8005f86 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	330c      	adds	r3, #12
 8005e7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e84:	e853 3f00 	ldrex	r3, [r3]
 8005e88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005e8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	330c      	adds	r3, #12
 8005e9e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005ea2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005ea6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eaa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005eae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005eb2:	e841 2300 	strex	r3, r2, [r1]
 8005eb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005eba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d1d9      	bne.n	8005e76 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	3314      	adds	r3, #20
 8005ec8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ecc:	e853 3f00 	ldrex	r3, [r3]
 8005ed0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005ed2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ed4:	f023 0301 	bic.w	r3, r3, #1
 8005ed8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3314      	adds	r3, #20
 8005ee2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005ee6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005eea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005eee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005ef2:	e841 2300 	strex	r3, r2, [r1]
 8005ef6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005ef8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1e1      	bne.n	8005ec2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	3314      	adds	r3, #20
 8005f04:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f08:	e853 3f00 	ldrex	r3, [r3]
 8005f0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005f0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	3314      	adds	r3, #20
 8005f1e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005f22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005f24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005f28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005f2a:	e841 2300 	strex	r3, r2, [r1]
 8005f2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005f30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d1e3      	bne.n	8005efe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	330c      	adds	r3, #12
 8005f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f4e:	e853 3f00 	ldrex	r3, [r3]
 8005f52:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f56:	f023 0310 	bic.w	r3, r3, #16
 8005f5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	330c      	adds	r3, #12
 8005f64:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005f68:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005f6a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f70:	e841 2300 	strex	r3, r2, [r1]
 8005f74:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1e3      	bne.n	8005f44 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f80:	4618      	mov	r0, r3
 8005f82:	f7fd f852 	bl	800302a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2202      	movs	r2, #2
 8005f8a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	1ad3      	subs	r3, r2, r3
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 f8cf 	bl	8006140 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005fa2:	e0b3      	b.n	800610c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005fa8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005fac:	429a      	cmp	r2, r3
 8005fae:	f040 80ad 	bne.w	800610c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fb6:	69db      	ldr	r3, [r3, #28]
 8005fb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fbc:	f040 80a6 	bne.w	800610c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005fca:	4619      	mov	r1, r3
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f000 f8b7 	bl	8006140 <HAL_UARTEx_RxEventCallback>
      return;
 8005fd2:	e09b      	b.n	800610c <HAL_UART_IRQHandler+0x548>
 8005fd4:	08006345 	.word	0x08006345
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f000 808e 	beq.w	8006110 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005ff4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f000 8089 	beq.w	8006110 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	330c      	adds	r3, #12
 8006004:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006008:	e853 3f00 	ldrex	r3, [r3]
 800600c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800600e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006010:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006014:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	330c      	adds	r3, #12
 800601e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006022:	647a      	str	r2, [r7, #68]	@ 0x44
 8006024:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006026:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006028:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800602a:	e841 2300 	strex	r3, r2, [r1]
 800602e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006030:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1e3      	bne.n	8005ffe <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	3314      	adds	r3, #20
 800603c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800603e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006040:	e853 3f00 	ldrex	r3, [r3]
 8006044:	623b      	str	r3, [r7, #32]
   return(result);
 8006046:	6a3b      	ldr	r3, [r7, #32]
 8006048:	f023 0301 	bic.w	r3, r3, #1
 800604c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	3314      	adds	r3, #20
 8006056:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800605a:	633a      	str	r2, [r7, #48]	@ 0x30
 800605c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006060:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006062:	e841 2300 	strex	r3, r2, [r1]
 8006066:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1e3      	bne.n	8006036 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2220      	movs	r2, #32
 8006072:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	330c      	adds	r3, #12
 8006082:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	e853 3f00 	ldrex	r3, [r3]
 800608a:	60fb      	str	r3, [r7, #12]
   return(result);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f023 0310 	bic.w	r3, r3, #16
 8006092:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	330c      	adds	r3, #12
 800609c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80060a0:	61fa      	str	r2, [r7, #28]
 80060a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a4:	69b9      	ldr	r1, [r7, #24]
 80060a6:	69fa      	ldr	r2, [r7, #28]
 80060a8:	e841 2300 	strex	r3, r2, [r1]
 80060ac:	617b      	str	r3, [r7, #20]
   return(result);
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d1e3      	bne.n	800607c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2202      	movs	r2, #2
 80060b8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80060ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80060be:	4619      	mov	r1, r3
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 f83d 	bl	8006140 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80060c6:	e023      	b.n	8006110 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80060c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d009      	beq.n	80060e8 <HAL_UART_IRQHandler+0x524>
 80060d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d003      	beq.n	80060e8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 f940 	bl	8006366 <UART_Transmit_IT>
    return;
 80060e6:	e014      	b.n	8006112 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80060e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00e      	beq.n	8006112 <HAL_UART_IRQHandler+0x54e>
 80060f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d008      	beq.n	8006112 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f000 f980 	bl	8006406 <UART_EndTransmit_IT>
    return;
 8006106:	e004      	b.n	8006112 <HAL_UART_IRQHandler+0x54e>
    return;
 8006108:	bf00      	nop
 800610a:	e002      	b.n	8006112 <HAL_UART_IRQHandler+0x54e>
      return;
 800610c:	bf00      	nop
 800610e:	e000      	b.n	8006112 <HAL_UART_IRQHandler+0x54e>
      return;
 8006110:	bf00      	nop
  }
}
 8006112:	37e8      	adds	r7, #232	@ 0xe8
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006120:	bf00      	nop
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006134:	bf00      	nop
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	460b      	mov	r3, r1
 800614a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800614c:	bf00      	nop
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b086      	sub	sp, #24
 800615c:	af00      	add	r7, sp, #0
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	603b      	str	r3, [r7, #0]
 8006164:	4613      	mov	r3, r2
 8006166:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006168:	e03b      	b.n	80061e2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800616a:	6a3b      	ldr	r3, [r7, #32]
 800616c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006170:	d037      	beq.n	80061e2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006172:	f7fc fc09 	bl	8002988 <HAL_GetTick>
 8006176:	4602      	mov	r2, r0
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	6a3a      	ldr	r2, [r7, #32]
 800617e:	429a      	cmp	r2, r3
 8006180:	d302      	bcc.n	8006188 <UART_WaitOnFlagUntilTimeout+0x30>
 8006182:	6a3b      	ldr	r3, [r7, #32]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d101      	bne.n	800618c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006188:	2303      	movs	r3, #3
 800618a:	e03a      	b.n	8006202 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	f003 0304 	and.w	r3, r3, #4
 8006196:	2b00      	cmp	r3, #0
 8006198:	d023      	beq.n	80061e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	2b80      	cmp	r3, #128	@ 0x80
 800619e:	d020      	beq.n	80061e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	2b40      	cmp	r3, #64	@ 0x40
 80061a4:	d01d      	beq.n	80061e2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0308 	and.w	r3, r3, #8
 80061b0:	2b08      	cmp	r3, #8
 80061b2:	d116      	bne.n	80061e2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80061b4:	2300      	movs	r3, #0
 80061b6:	617b      	str	r3, [r7, #20]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	617b      	str	r3, [r7, #20]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	617b      	str	r3, [r7, #20]
 80061c8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80061ca:	68f8      	ldr	r0, [r7, #12]
 80061cc:	f000 f857 	bl	800627e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2208      	movs	r2, #8
 80061d4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e00f      	b.n	8006202 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	4013      	ands	r3, r2
 80061ec:	68ba      	ldr	r2, [r7, #8]
 80061ee:	429a      	cmp	r2, r3
 80061f0:	bf0c      	ite	eq
 80061f2:	2301      	moveq	r3, #1
 80061f4:	2300      	movne	r3, #0
 80061f6:	b2db      	uxtb	r3, r3
 80061f8:	461a      	mov	r2, r3
 80061fa:	79fb      	ldrb	r3, [r7, #7]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d0b4      	beq.n	800616a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006200:	2300      	movs	r3, #0
}
 8006202:	4618      	mov	r0, r3
 8006204:	3718      	adds	r7, #24
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}

0800620a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800620a:	b480      	push	{r7}
 800620c:	b085      	sub	sp, #20
 800620e:	af00      	add	r7, sp, #0
 8006210:	60f8      	str	r0, [r7, #12]
 8006212:	60b9      	str	r1, [r7, #8]
 8006214:	4613      	mov	r3, r2
 8006216:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	68ba      	ldr	r2, [r7, #8]
 800621c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	88fa      	ldrh	r2, [r7, #6]
 8006222:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	88fa      	ldrh	r2, [r7, #6]
 8006228:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2222      	movs	r2, #34	@ 0x22
 8006234:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d007      	beq.n	8006250 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68da      	ldr	r2, [r3, #12]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800624e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	695a      	ldr	r2, [r3, #20]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f042 0201 	orr.w	r2, r2, #1
 800625e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68da      	ldr	r2, [r3, #12]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f042 0220 	orr.w	r2, r2, #32
 800626e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3714      	adds	r7, #20
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr

0800627e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800627e:	b480      	push	{r7}
 8006280:	b095      	sub	sp, #84	@ 0x54
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	330c      	adds	r3, #12
 800628c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006290:	e853 3f00 	ldrex	r3, [r3]
 8006294:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006298:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800629c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	330c      	adds	r3, #12
 80062a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80062a6:	643a      	str	r2, [r7, #64]	@ 0x40
 80062a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80062ae:	e841 2300 	strex	r3, r2, [r1]
 80062b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80062b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d1e5      	bne.n	8006286 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	3314      	adds	r3, #20
 80062c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c2:	6a3b      	ldr	r3, [r7, #32]
 80062c4:	e853 3f00 	ldrex	r3, [r3]
 80062c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	f023 0301 	bic.w	r3, r3, #1
 80062d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	3314      	adds	r3, #20
 80062d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80062dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062e2:	e841 2300 	strex	r3, r2, [r1]
 80062e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1e5      	bne.n	80062ba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d119      	bne.n	800632a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	330c      	adds	r3, #12
 80062fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	e853 3f00 	ldrex	r3, [r3]
 8006304:	60bb      	str	r3, [r7, #8]
   return(result);
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	f023 0310 	bic.w	r3, r3, #16
 800630c:	647b      	str	r3, [r7, #68]	@ 0x44
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	330c      	adds	r3, #12
 8006314:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006316:	61ba      	str	r2, [r7, #24]
 8006318:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631a:	6979      	ldr	r1, [r7, #20]
 800631c:	69ba      	ldr	r2, [r7, #24]
 800631e:	e841 2300 	strex	r3, r2, [r1]
 8006322:	613b      	str	r3, [r7, #16]
   return(result);
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1e5      	bne.n	80062f6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2220      	movs	r2, #32
 800632e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006338:	bf00      	nop
 800633a:	3754      	adds	r7, #84	@ 0x54
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006350:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2200      	movs	r2, #0
 8006356:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006358:	68f8      	ldr	r0, [r7, #12]
 800635a:	f7ff fee7 	bl	800612c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800635e:	bf00      	nop
 8006360:	3710      	adds	r7, #16
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006366:	b480      	push	{r7}
 8006368:	b085      	sub	sp, #20
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006374:	b2db      	uxtb	r3, r3
 8006376:	2b21      	cmp	r3, #33	@ 0x21
 8006378:	d13e      	bne.n	80063f8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006382:	d114      	bne.n	80063ae <UART_Transmit_IT+0x48>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	691b      	ldr	r3, [r3, #16]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d110      	bne.n	80063ae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6a1b      	ldr	r3, [r3, #32]
 8006390:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	881b      	ldrh	r3, [r3, #0]
 8006396:	461a      	mov	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063a0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a1b      	ldr	r3, [r3, #32]
 80063a6:	1c9a      	adds	r2, r3, #2
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	621a      	str	r2, [r3, #32]
 80063ac:	e008      	b.n	80063c0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6a1b      	ldr	r3, [r3, #32]
 80063b2:	1c59      	adds	r1, r3, #1
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	6211      	str	r1, [r2, #32]
 80063b8:	781a      	ldrb	r2, [r3, #0]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	3b01      	subs	r3, #1
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	4619      	mov	r1, r3
 80063ce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d10f      	bne.n	80063f4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68da      	ldr	r2, [r3, #12]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68da      	ldr	r2, [r3, #12]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80063f4:	2300      	movs	r3, #0
 80063f6:	e000      	b.n	80063fa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80063f8:	2302      	movs	r3, #2
  }
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3714      	adds	r7, #20
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr

08006406 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006406:	b580      	push	{r7, lr}
 8006408:	b082      	sub	sp, #8
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68da      	ldr	r2, [r3, #12]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800641c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2220      	movs	r2, #32
 8006422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f7ff fe76 	bl	8006118 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3708      	adds	r7, #8
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}

08006436 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006436:	b580      	push	{r7, lr}
 8006438:	b08c      	sub	sp, #48	@ 0x30
 800643a:	af00      	add	r7, sp, #0
 800643c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800643e:	2300      	movs	r3, #0
 8006440:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006442:	2300      	movs	r3, #0
 8006444:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b22      	cmp	r3, #34	@ 0x22
 8006450:	f040 80aa 	bne.w	80065a8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800645c:	d115      	bne.n	800648a <UART_Receive_IT+0x54>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d111      	bne.n	800648a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800646a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	b29b      	uxth	r3, r3
 8006474:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006478:	b29a      	uxth	r2, r3
 800647a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800647c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006482:	1c9a      	adds	r2, r3, #2
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	629a      	str	r2, [r3, #40]	@ 0x28
 8006488:	e024      	b.n	80064d4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800648e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006498:	d007      	beq.n	80064aa <UART_Receive_IT+0x74>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d10a      	bne.n	80064b8 <UART_Receive_IT+0x82>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d106      	bne.n	80064b8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	b2da      	uxtb	r2, r3
 80064b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064b4:	701a      	strb	r2, [r3, #0]
 80064b6:	e008      	b.n	80064ca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064c4:	b2da      	uxtb	r2, r3
 80064c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064c8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ce:	1c5a      	adds	r2, r3, #1
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80064d8:	b29b      	uxth	r3, r3
 80064da:	3b01      	subs	r3, #1
 80064dc:	b29b      	uxth	r3, r3
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	4619      	mov	r1, r3
 80064e2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d15d      	bne.n	80065a4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68da      	ldr	r2, [r3, #12]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f022 0220 	bic.w	r2, r2, #32
 80064f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68da      	ldr	r2, [r3, #12]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006506:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	695a      	ldr	r2, [r3, #20]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f022 0201 	bic.w	r2, r2, #1
 8006516:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2220      	movs	r2, #32
 800651c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800652a:	2b01      	cmp	r3, #1
 800652c:	d135      	bne.n	800659a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	330c      	adds	r3, #12
 800653a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	e853 3f00 	ldrex	r3, [r3]
 8006542:	613b      	str	r3, [r7, #16]
   return(result);
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	f023 0310 	bic.w	r3, r3, #16
 800654a:	627b      	str	r3, [r7, #36]	@ 0x24
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	330c      	adds	r3, #12
 8006552:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006554:	623a      	str	r2, [r7, #32]
 8006556:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006558:	69f9      	ldr	r1, [r7, #28]
 800655a:	6a3a      	ldr	r2, [r7, #32]
 800655c:	e841 2300 	strex	r3, r2, [r1]
 8006560:	61bb      	str	r3, [r7, #24]
   return(result);
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1e5      	bne.n	8006534 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0310 	and.w	r3, r3, #16
 8006572:	2b10      	cmp	r3, #16
 8006574:	d10a      	bne.n	800658c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006576:	2300      	movs	r3, #0
 8006578:	60fb      	str	r3, [r7, #12]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	60fb      	str	r3, [r7, #12]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	60fb      	str	r3, [r7, #12]
 800658a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006590:	4619      	mov	r1, r3
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f7ff fdd4 	bl	8006140 <HAL_UARTEx_RxEventCallback>
 8006598:	e002      	b.n	80065a0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f7fb fbb6 	bl	8001d0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80065a0:	2300      	movs	r3, #0
 80065a2:	e002      	b.n	80065aa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80065a4:	2300      	movs	r3, #0
 80065a6:	e000      	b.n	80065aa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80065a8:	2302      	movs	r3, #2
  }
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3730      	adds	r7, #48	@ 0x30
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
	...

080065b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065b8:	b0c0      	sub	sp, #256	@ 0x100
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	691b      	ldr	r3, [r3, #16]
 80065c8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80065cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065d0:	68d9      	ldr	r1, [r3, #12]
 80065d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	ea40 0301 	orr.w	r3, r0, r1
 80065dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80065de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e2:	689a      	ldr	r2, [r3, #8]
 80065e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e8:	691b      	ldr	r3, [r3, #16]
 80065ea:	431a      	orrs	r2, r3
 80065ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	431a      	orrs	r2, r3
 80065f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065f8:	69db      	ldr	r3, [r3, #28]
 80065fa:	4313      	orrs	r3, r2
 80065fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800660c:	f021 010c 	bic.w	r1, r1, #12
 8006610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800661a:	430b      	orrs	r3, r1
 800661c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800661e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800662a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800662e:	6999      	ldr	r1, [r3, #24]
 8006630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	ea40 0301 	orr.w	r3, r0, r1
 800663a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800663c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	4b8f      	ldr	r3, [pc, #572]	@ (8006880 <UART_SetConfig+0x2cc>)
 8006644:	429a      	cmp	r2, r3
 8006646:	d005      	beq.n	8006654 <UART_SetConfig+0xa0>
 8006648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	4b8d      	ldr	r3, [pc, #564]	@ (8006884 <UART_SetConfig+0x2d0>)
 8006650:	429a      	cmp	r2, r3
 8006652:	d104      	bne.n	800665e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006654:	f7fe fcd4 	bl	8005000 <HAL_RCC_GetPCLK2Freq>
 8006658:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800665c:	e003      	b.n	8006666 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800665e:	f7fe fcbb 	bl	8004fd8 <HAL_RCC_GetPCLK1Freq>
 8006662:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800666a:	69db      	ldr	r3, [r3, #28]
 800666c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006670:	f040 810c 	bne.w	800688c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006674:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006678:	2200      	movs	r2, #0
 800667a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800667e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006682:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006686:	4622      	mov	r2, r4
 8006688:	462b      	mov	r3, r5
 800668a:	1891      	adds	r1, r2, r2
 800668c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800668e:	415b      	adcs	r3, r3
 8006690:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006692:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006696:	4621      	mov	r1, r4
 8006698:	eb12 0801 	adds.w	r8, r2, r1
 800669c:	4629      	mov	r1, r5
 800669e:	eb43 0901 	adc.w	r9, r3, r1
 80066a2:	f04f 0200 	mov.w	r2, #0
 80066a6:	f04f 0300 	mov.w	r3, #0
 80066aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80066b6:	4690      	mov	r8, r2
 80066b8:	4699      	mov	r9, r3
 80066ba:	4623      	mov	r3, r4
 80066bc:	eb18 0303 	adds.w	r3, r8, r3
 80066c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80066c4:	462b      	mov	r3, r5
 80066c6:	eb49 0303 	adc.w	r3, r9, r3
 80066ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80066ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80066da:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80066de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80066e2:	460b      	mov	r3, r1
 80066e4:	18db      	adds	r3, r3, r3
 80066e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80066e8:	4613      	mov	r3, r2
 80066ea:	eb42 0303 	adc.w	r3, r2, r3
 80066ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80066f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80066f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80066f8:	f7fa fbe4 	bl	8000ec4 <__aeabi_uldivmod>
 80066fc:	4602      	mov	r2, r0
 80066fe:	460b      	mov	r3, r1
 8006700:	4b61      	ldr	r3, [pc, #388]	@ (8006888 <UART_SetConfig+0x2d4>)
 8006702:	fba3 2302 	umull	r2, r3, r3, r2
 8006706:	095b      	lsrs	r3, r3, #5
 8006708:	011c      	lsls	r4, r3, #4
 800670a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800670e:	2200      	movs	r2, #0
 8006710:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006714:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006718:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800671c:	4642      	mov	r2, r8
 800671e:	464b      	mov	r3, r9
 8006720:	1891      	adds	r1, r2, r2
 8006722:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006724:	415b      	adcs	r3, r3
 8006726:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006728:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800672c:	4641      	mov	r1, r8
 800672e:	eb12 0a01 	adds.w	sl, r2, r1
 8006732:	4649      	mov	r1, r9
 8006734:	eb43 0b01 	adc.w	fp, r3, r1
 8006738:	f04f 0200 	mov.w	r2, #0
 800673c:	f04f 0300 	mov.w	r3, #0
 8006740:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006744:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006748:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800674c:	4692      	mov	sl, r2
 800674e:	469b      	mov	fp, r3
 8006750:	4643      	mov	r3, r8
 8006752:	eb1a 0303 	adds.w	r3, sl, r3
 8006756:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800675a:	464b      	mov	r3, r9
 800675c:	eb4b 0303 	adc.w	r3, fp, r3
 8006760:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006770:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006774:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006778:	460b      	mov	r3, r1
 800677a:	18db      	adds	r3, r3, r3
 800677c:	643b      	str	r3, [r7, #64]	@ 0x40
 800677e:	4613      	mov	r3, r2
 8006780:	eb42 0303 	adc.w	r3, r2, r3
 8006784:	647b      	str	r3, [r7, #68]	@ 0x44
 8006786:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800678a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800678e:	f7fa fb99 	bl	8000ec4 <__aeabi_uldivmod>
 8006792:	4602      	mov	r2, r0
 8006794:	460b      	mov	r3, r1
 8006796:	4611      	mov	r1, r2
 8006798:	4b3b      	ldr	r3, [pc, #236]	@ (8006888 <UART_SetConfig+0x2d4>)
 800679a:	fba3 2301 	umull	r2, r3, r3, r1
 800679e:	095b      	lsrs	r3, r3, #5
 80067a0:	2264      	movs	r2, #100	@ 0x64
 80067a2:	fb02 f303 	mul.w	r3, r2, r3
 80067a6:	1acb      	subs	r3, r1, r3
 80067a8:	00db      	lsls	r3, r3, #3
 80067aa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80067ae:	4b36      	ldr	r3, [pc, #216]	@ (8006888 <UART_SetConfig+0x2d4>)
 80067b0:	fba3 2302 	umull	r2, r3, r3, r2
 80067b4:	095b      	lsrs	r3, r3, #5
 80067b6:	005b      	lsls	r3, r3, #1
 80067b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80067bc:	441c      	add	r4, r3
 80067be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067c2:	2200      	movs	r2, #0
 80067c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067c8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80067cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80067d0:	4642      	mov	r2, r8
 80067d2:	464b      	mov	r3, r9
 80067d4:	1891      	adds	r1, r2, r2
 80067d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80067d8:	415b      	adcs	r3, r3
 80067da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80067e0:	4641      	mov	r1, r8
 80067e2:	1851      	adds	r1, r2, r1
 80067e4:	6339      	str	r1, [r7, #48]	@ 0x30
 80067e6:	4649      	mov	r1, r9
 80067e8:	414b      	adcs	r3, r1
 80067ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80067ec:	f04f 0200 	mov.w	r2, #0
 80067f0:	f04f 0300 	mov.w	r3, #0
 80067f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80067f8:	4659      	mov	r1, fp
 80067fa:	00cb      	lsls	r3, r1, #3
 80067fc:	4651      	mov	r1, sl
 80067fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006802:	4651      	mov	r1, sl
 8006804:	00ca      	lsls	r2, r1, #3
 8006806:	4610      	mov	r0, r2
 8006808:	4619      	mov	r1, r3
 800680a:	4603      	mov	r3, r0
 800680c:	4642      	mov	r2, r8
 800680e:	189b      	adds	r3, r3, r2
 8006810:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006814:	464b      	mov	r3, r9
 8006816:	460a      	mov	r2, r1
 8006818:	eb42 0303 	adc.w	r3, r2, r3
 800681c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800682c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006830:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006834:	460b      	mov	r3, r1
 8006836:	18db      	adds	r3, r3, r3
 8006838:	62bb      	str	r3, [r7, #40]	@ 0x28
 800683a:	4613      	mov	r3, r2
 800683c:	eb42 0303 	adc.w	r3, r2, r3
 8006840:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006842:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006846:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800684a:	f7fa fb3b 	bl	8000ec4 <__aeabi_uldivmod>
 800684e:	4602      	mov	r2, r0
 8006850:	460b      	mov	r3, r1
 8006852:	4b0d      	ldr	r3, [pc, #52]	@ (8006888 <UART_SetConfig+0x2d4>)
 8006854:	fba3 1302 	umull	r1, r3, r3, r2
 8006858:	095b      	lsrs	r3, r3, #5
 800685a:	2164      	movs	r1, #100	@ 0x64
 800685c:	fb01 f303 	mul.w	r3, r1, r3
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	00db      	lsls	r3, r3, #3
 8006864:	3332      	adds	r3, #50	@ 0x32
 8006866:	4a08      	ldr	r2, [pc, #32]	@ (8006888 <UART_SetConfig+0x2d4>)
 8006868:	fba2 2303 	umull	r2, r3, r2, r3
 800686c:	095b      	lsrs	r3, r3, #5
 800686e:	f003 0207 	and.w	r2, r3, #7
 8006872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4422      	add	r2, r4
 800687a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800687c:	e106      	b.n	8006a8c <UART_SetConfig+0x4d8>
 800687e:	bf00      	nop
 8006880:	40011000 	.word	0x40011000
 8006884:	40011400 	.word	0x40011400
 8006888:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800688c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006890:	2200      	movs	r2, #0
 8006892:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006896:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800689a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800689e:	4642      	mov	r2, r8
 80068a0:	464b      	mov	r3, r9
 80068a2:	1891      	adds	r1, r2, r2
 80068a4:	6239      	str	r1, [r7, #32]
 80068a6:	415b      	adcs	r3, r3
 80068a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80068aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80068ae:	4641      	mov	r1, r8
 80068b0:	1854      	adds	r4, r2, r1
 80068b2:	4649      	mov	r1, r9
 80068b4:	eb43 0501 	adc.w	r5, r3, r1
 80068b8:	f04f 0200 	mov.w	r2, #0
 80068bc:	f04f 0300 	mov.w	r3, #0
 80068c0:	00eb      	lsls	r3, r5, #3
 80068c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068c6:	00e2      	lsls	r2, r4, #3
 80068c8:	4614      	mov	r4, r2
 80068ca:	461d      	mov	r5, r3
 80068cc:	4643      	mov	r3, r8
 80068ce:	18e3      	adds	r3, r4, r3
 80068d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80068d4:	464b      	mov	r3, r9
 80068d6:	eb45 0303 	adc.w	r3, r5, r3
 80068da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80068de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80068ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80068ee:	f04f 0200 	mov.w	r2, #0
 80068f2:	f04f 0300 	mov.w	r3, #0
 80068f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80068fa:	4629      	mov	r1, r5
 80068fc:	008b      	lsls	r3, r1, #2
 80068fe:	4621      	mov	r1, r4
 8006900:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006904:	4621      	mov	r1, r4
 8006906:	008a      	lsls	r2, r1, #2
 8006908:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800690c:	f7fa fada 	bl	8000ec4 <__aeabi_uldivmod>
 8006910:	4602      	mov	r2, r0
 8006912:	460b      	mov	r3, r1
 8006914:	4b60      	ldr	r3, [pc, #384]	@ (8006a98 <UART_SetConfig+0x4e4>)
 8006916:	fba3 2302 	umull	r2, r3, r3, r2
 800691a:	095b      	lsrs	r3, r3, #5
 800691c:	011c      	lsls	r4, r3, #4
 800691e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006922:	2200      	movs	r2, #0
 8006924:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006928:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800692c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006930:	4642      	mov	r2, r8
 8006932:	464b      	mov	r3, r9
 8006934:	1891      	adds	r1, r2, r2
 8006936:	61b9      	str	r1, [r7, #24]
 8006938:	415b      	adcs	r3, r3
 800693a:	61fb      	str	r3, [r7, #28]
 800693c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006940:	4641      	mov	r1, r8
 8006942:	1851      	adds	r1, r2, r1
 8006944:	6139      	str	r1, [r7, #16]
 8006946:	4649      	mov	r1, r9
 8006948:	414b      	adcs	r3, r1
 800694a:	617b      	str	r3, [r7, #20]
 800694c:	f04f 0200 	mov.w	r2, #0
 8006950:	f04f 0300 	mov.w	r3, #0
 8006954:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006958:	4659      	mov	r1, fp
 800695a:	00cb      	lsls	r3, r1, #3
 800695c:	4651      	mov	r1, sl
 800695e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006962:	4651      	mov	r1, sl
 8006964:	00ca      	lsls	r2, r1, #3
 8006966:	4610      	mov	r0, r2
 8006968:	4619      	mov	r1, r3
 800696a:	4603      	mov	r3, r0
 800696c:	4642      	mov	r2, r8
 800696e:	189b      	adds	r3, r3, r2
 8006970:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006974:	464b      	mov	r3, r9
 8006976:	460a      	mov	r2, r1
 8006978:	eb42 0303 	adc.w	r3, r2, r3
 800697c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	67bb      	str	r3, [r7, #120]	@ 0x78
 800698a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800698c:	f04f 0200 	mov.w	r2, #0
 8006990:	f04f 0300 	mov.w	r3, #0
 8006994:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006998:	4649      	mov	r1, r9
 800699a:	008b      	lsls	r3, r1, #2
 800699c:	4641      	mov	r1, r8
 800699e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069a2:	4641      	mov	r1, r8
 80069a4:	008a      	lsls	r2, r1, #2
 80069a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80069aa:	f7fa fa8b 	bl	8000ec4 <__aeabi_uldivmod>
 80069ae:	4602      	mov	r2, r0
 80069b0:	460b      	mov	r3, r1
 80069b2:	4611      	mov	r1, r2
 80069b4:	4b38      	ldr	r3, [pc, #224]	@ (8006a98 <UART_SetConfig+0x4e4>)
 80069b6:	fba3 2301 	umull	r2, r3, r3, r1
 80069ba:	095b      	lsrs	r3, r3, #5
 80069bc:	2264      	movs	r2, #100	@ 0x64
 80069be:	fb02 f303 	mul.w	r3, r2, r3
 80069c2:	1acb      	subs	r3, r1, r3
 80069c4:	011b      	lsls	r3, r3, #4
 80069c6:	3332      	adds	r3, #50	@ 0x32
 80069c8:	4a33      	ldr	r2, [pc, #204]	@ (8006a98 <UART_SetConfig+0x4e4>)
 80069ca:	fba2 2303 	umull	r2, r3, r2, r3
 80069ce:	095b      	lsrs	r3, r3, #5
 80069d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80069d4:	441c      	add	r4, r3
 80069d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069da:	2200      	movs	r2, #0
 80069dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80069de:	677a      	str	r2, [r7, #116]	@ 0x74
 80069e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80069e4:	4642      	mov	r2, r8
 80069e6:	464b      	mov	r3, r9
 80069e8:	1891      	adds	r1, r2, r2
 80069ea:	60b9      	str	r1, [r7, #8]
 80069ec:	415b      	adcs	r3, r3
 80069ee:	60fb      	str	r3, [r7, #12]
 80069f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069f4:	4641      	mov	r1, r8
 80069f6:	1851      	adds	r1, r2, r1
 80069f8:	6039      	str	r1, [r7, #0]
 80069fa:	4649      	mov	r1, r9
 80069fc:	414b      	adcs	r3, r1
 80069fe:	607b      	str	r3, [r7, #4]
 8006a00:	f04f 0200 	mov.w	r2, #0
 8006a04:	f04f 0300 	mov.w	r3, #0
 8006a08:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a0c:	4659      	mov	r1, fp
 8006a0e:	00cb      	lsls	r3, r1, #3
 8006a10:	4651      	mov	r1, sl
 8006a12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a16:	4651      	mov	r1, sl
 8006a18:	00ca      	lsls	r2, r1, #3
 8006a1a:	4610      	mov	r0, r2
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	4603      	mov	r3, r0
 8006a20:	4642      	mov	r2, r8
 8006a22:	189b      	adds	r3, r3, r2
 8006a24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a26:	464b      	mov	r3, r9
 8006a28:	460a      	mov	r2, r1
 8006a2a:	eb42 0303 	adc.w	r3, r2, r3
 8006a2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a3a:	667a      	str	r2, [r7, #100]	@ 0x64
 8006a3c:	f04f 0200 	mov.w	r2, #0
 8006a40:	f04f 0300 	mov.w	r3, #0
 8006a44:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006a48:	4649      	mov	r1, r9
 8006a4a:	008b      	lsls	r3, r1, #2
 8006a4c:	4641      	mov	r1, r8
 8006a4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a52:	4641      	mov	r1, r8
 8006a54:	008a      	lsls	r2, r1, #2
 8006a56:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006a5a:	f7fa fa33 	bl	8000ec4 <__aeabi_uldivmod>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	460b      	mov	r3, r1
 8006a62:	4b0d      	ldr	r3, [pc, #52]	@ (8006a98 <UART_SetConfig+0x4e4>)
 8006a64:	fba3 1302 	umull	r1, r3, r3, r2
 8006a68:	095b      	lsrs	r3, r3, #5
 8006a6a:	2164      	movs	r1, #100	@ 0x64
 8006a6c:	fb01 f303 	mul.w	r3, r1, r3
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	011b      	lsls	r3, r3, #4
 8006a74:	3332      	adds	r3, #50	@ 0x32
 8006a76:	4a08      	ldr	r2, [pc, #32]	@ (8006a98 <UART_SetConfig+0x4e4>)
 8006a78:	fba2 2303 	umull	r2, r3, r2, r3
 8006a7c:	095b      	lsrs	r3, r3, #5
 8006a7e:	f003 020f 	and.w	r2, r3, #15
 8006a82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4422      	add	r2, r4
 8006a8a:	609a      	str	r2, [r3, #8]
}
 8006a8c:	bf00      	nop
 8006a8e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006a92:	46bd      	mov	sp, r7
 8006a94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a98:	51eb851f 	.word	0x51eb851f

08006a9c <__cvt>:
 8006a9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aa0:	ec57 6b10 	vmov	r6, r7, d0
 8006aa4:	2f00      	cmp	r7, #0
 8006aa6:	460c      	mov	r4, r1
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	463b      	mov	r3, r7
 8006aac:	bfbb      	ittet	lt
 8006aae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006ab2:	461f      	movlt	r7, r3
 8006ab4:	2300      	movge	r3, #0
 8006ab6:	232d      	movlt	r3, #45	@ 0x2d
 8006ab8:	700b      	strb	r3, [r1, #0]
 8006aba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006abc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006ac0:	4691      	mov	r9, r2
 8006ac2:	f023 0820 	bic.w	r8, r3, #32
 8006ac6:	bfbc      	itt	lt
 8006ac8:	4632      	movlt	r2, r6
 8006aca:	4616      	movlt	r6, r2
 8006acc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006ad0:	d005      	beq.n	8006ade <__cvt+0x42>
 8006ad2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006ad6:	d100      	bne.n	8006ada <__cvt+0x3e>
 8006ad8:	3401      	adds	r4, #1
 8006ada:	2102      	movs	r1, #2
 8006adc:	e000      	b.n	8006ae0 <__cvt+0x44>
 8006ade:	2103      	movs	r1, #3
 8006ae0:	ab03      	add	r3, sp, #12
 8006ae2:	9301      	str	r3, [sp, #4]
 8006ae4:	ab02      	add	r3, sp, #8
 8006ae6:	9300      	str	r3, [sp, #0]
 8006ae8:	ec47 6b10 	vmov	d0, r6, r7
 8006aec:	4653      	mov	r3, sl
 8006aee:	4622      	mov	r2, r4
 8006af0:	f000 feae 	bl	8007850 <_dtoa_r>
 8006af4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006af8:	4605      	mov	r5, r0
 8006afa:	d119      	bne.n	8006b30 <__cvt+0x94>
 8006afc:	f019 0f01 	tst.w	r9, #1
 8006b00:	d00e      	beq.n	8006b20 <__cvt+0x84>
 8006b02:	eb00 0904 	add.w	r9, r0, r4
 8006b06:	2200      	movs	r2, #0
 8006b08:	2300      	movs	r3, #0
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	4639      	mov	r1, r7
 8006b0e:	f7fa f80b 	bl	8000b28 <__aeabi_dcmpeq>
 8006b12:	b108      	cbz	r0, 8006b18 <__cvt+0x7c>
 8006b14:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b18:	2230      	movs	r2, #48	@ 0x30
 8006b1a:	9b03      	ldr	r3, [sp, #12]
 8006b1c:	454b      	cmp	r3, r9
 8006b1e:	d31e      	bcc.n	8006b5e <__cvt+0xc2>
 8006b20:	9b03      	ldr	r3, [sp, #12]
 8006b22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b24:	1b5b      	subs	r3, r3, r5
 8006b26:	4628      	mov	r0, r5
 8006b28:	6013      	str	r3, [r2, #0]
 8006b2a:	b004      	add	sp, #16
 8006b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b34:	eb00 0904 	add.w	r9, r0, r4
 8006b38:	d1e5      	bne.n	8006b06 <__cvt+0x6a>
 8006b3a:	7803      	ldrb	r3, [r0, #0]
 8006b3c:	2b30      	cmp	r3, #48	@ 0x30
 8006b3e:	d10a      	bne.n	8006b56 <__cvt+0xba>
 8006b40:	2200      	movs	r2, #0
 8006b42:	2300      	movs	r3, #0
 8006b44:	4630      	mov	r0, r6
 8006b46:	4639      	mov	r1, r7
 8006b48:	f7f9 ffee 	bl	8000b28 <__aeabi_dcmpeq>
 8006b4c:	b918      	cbnz	r0, 8006b56 <__cvt+0xba>
 8006b4e:	f1c4 0401 	rsb	r4, r4, #1
 8006b52:	f8ca 4000 	str.w	r4, [sl]
 8006b56:	f8da 3000 	ldr.w	r3, [sl]
 8006b5a:	4499      	add	r9, r3
 8006b5c:	e7d3      	b.n	8006b06 <__cvt+0x6a>
 8006b5e:	1c59      	adds	r1, r3, #1
 8006b60:	9103      	str	r1, [sp, #12]
 8006b62:	701a      	strb	r2, [r3, #0]
 8006b64:	e7d9      	b.n	8006b1a <__cvt+0x7e>

08006b66 <__exponent>:
 8006b66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b68:	2900      	cmp	r1, #0
 8006b6a:	bfba      	itte	lt
 8006b6c:	4249      	neglt	r1, r1
 8006b6e:	232d      	movlt	r3, #45	@ 0x2d
 8006b70:	232b      	movge	r3, #43	@ 0x2b
 8006b72:	2909      	cmp	r1, #9
 8006b74:	7002      	strb	r2, [r0, #0]
 8006b76:	7043      	strb	r3, [r0, #1]
 8006b78:	dd29      	ble.n	8006bce <__exponent+0x68>
 8006b7a:	f10d 0307 	add.w	r3, sp, #7
 8006b7e:	461d      	mov	r5, r3
 8006b80:	270a      	movs	r7, #10
 8006b82:	461a      	mov	r2, r3
 8006b84:	fbb1 f6f7 	udiv	r6, r1, r7
 8006b88:	fb07 1416 	mls	r4, r7, r6, r1
 8006b8c:	3430      	adds	r4, #48	@ 0x30
 8006b8e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006b92:	460c      	mov	r4, r1
 8006b94:	2c63      	cmp	r4, #99	@ 0x63
 8006b96:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b9a:	4631      	mov	r1, r6
 8006b9c:	dcf1      	bgt.n	8006b82 <__exponent+0x1c>
 8006b9e:	3130      	adds	r1, #48	@ 0x30
 8006ba0:	1e94      	subs	r4, r2, #2
 8006ba2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006ba6:	1c41      	adds	r1, r0, #1
 8006ba8:	4623      	mov	r3, r4
 8006baa:	42ab      	cmp	r3, r5
 8006bac:	d30a      	bcc.n	8006bc4 <__exponent+0x5e>
 8006bae:	f10d 0309 	add.w	r3, sp, #9
 8006bb2:	1a9b      	subs	r3, r3, r2
 8006bb4:	42ac      	cmp	r4, r5
 8006bb6:	bf88      	it	hi
 8006bb8:	2300      	movhi	r3, #0
 8006bba:	3302      	adds	r3, #2
 8006bbc:	4403      	add	r3, r0
 8006bbe:	1a18      	subs	r0, r3, r0
 8006bc0:	b003      	add	sp, #12
 8006bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bc4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006bc8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006bcc:	e7ed      	b.n	8006baa <__exponent+0x44>
 8006bce:	2330      	movs	r3, #48	@ 0x30
 8006bd0:	3130      	adds	r1, #48	@ 0x30
 8006bd2:	7083      	strb	r3, [r0, #2]
 8006bd4:	70c1      	strb	r1, [r0, #3]
 8006bd6:	1d03      	adds	r3, r0, #4
 8006bd8:	e7f1      	b.n	8006bbe <__exponent+0x58>
	...

08006bdc <_printf_float>:
 8006bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be0:	b08d      	sub	sp, #52	@ 0x34
 8006be2:	460c      	mov	r4, r1
 8006be4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006be8:	4616      	mov	r6, r2
 8006bea:	461f      	mov	r7, r3
 8006bec:	4605      	mov	r5, r0
 8006bee:	f000 fd2d 	bl	800764c <_localeconv_r>
 8006bf2:	6803      	ldr	r3, [r0, #0]
 8006bf4:	9304      	str	r3, [sp, #16]
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7f9 fb6a 	bl	80002d0 <strlen>
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c00:	f8d8 3000 	ldr.w	r3, [r8]
 8006c04:	9005      	str	r0, [sp, #20]
 8006c06:	3307      	adds	r3, #7
 8006c08:	f023 0307 	bic.w	r3, r3, #7
 8006c0c:	f103 0208 	add.w	r2, r3, #8
 8006c10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006c14:	f8d4 b000 	ldr.w	fp, [r4]
 8006c18:	f8c8 2000 	str.w	r2, [r8]
 8006c1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c20:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006c24:	9307      	str	r3, [sp, #28]
 8006c26:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c2a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006c2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c32:	4b9c      	ldr	r3, [pc, #624]	@ (8006ea4 <_printf_float+0x2c8>)
 8006c34:	f04f 32ff 	mov.w	r2, #4294967295
 8006c38:	f7f9 ffa8 	bl	8000b8c <__aeabi_dcmpun>
 8006c3c:	bb70      	cbnz	r0, 8006c9c <_printf_float+0xc0>
 8006c3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c42:	4b98      	ldr	r3, [pc, #608]	@ (8006ea4 <_printf_float+0x2c8>)
 8006c44:	f04f 32ff 	mov.w	r2, #4294967295
 8006c48:	f7f9 ff82 	bl	8000b50 <__aeabi_dcmple>
 8006c4c:	bb30      	cbnz	r0, 8006c9c <_printf_float+0xc0>
 8006c4e:	2200      	movs	r2, #0
 8006c50:	2300      	movs	r3, #0
 8006c52:	4640      	mov	r0, r8
 8006c54:	4649      	mov	r1, r9
 8006c56:	f7f9 ff71 	bl	8000b3c <__aeabi_dcmplt>
 8006c5a:	b110      	cbz	r0, 8006c62 <_printf_float+0x86>
 8006c5c:	232d      	movs	r3, #45	@ 0x2d
 8006c5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c62:	4a91      	ldr	r2, [pc, #580]	@ (8006ea8 <_printf_float+0x2cc>)
 8006c64:	4b91      	ldr	r3, [pc, #580]	@ (8006eac <_printf_float+0x2d0>)
 8006c66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006c6a:	bf8c      	ite	hi
 8006c6c:	4690      	movhi	r8, r2
 8006c6e:	4698      	movls	r8, r3
 8006c70:	2303      	movs	r3, #3
 8006c72:	6123      	str	r3, [r4, #16]
 8006c74:	f02b 0304 	bic.w	r3, fp, #4
 8006c78:	6023      	str	r3, [r4, #0]
 8006c7a:	f04f 0900 	mov.w	r9, #0
 8006c7e:	9700      	str	r7, [sp, #0]
 8006c80:	4633      	mov	r3, r6
 8006c82:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006c84:	4621      	mov	r1, r4
 8006c86:	4628      	mov	r0, r5
 8006c88:	f000 f9d2 	bl	8007030 <_printf_common>
 8006c8c:	3001      	adds	r0, #1
 8006c8e:	f040 808d 	bne.w	8006dac <_printf_float+0x1d0>
 8006c92:	f04f 30ff 	mov.w	r0, #4294967295
 8006c96:	b00d      	add	sp, #52	@ 0x34
 8006c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c9c:	4642      	mov	r2, r8
 8006c9e:	464b      	mov	r3, r9
 8006ca0:	4640      	mov	r0, r8
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	f7f9 ff72 	bl	8000b8c <__aeabi_dcmpun>
 8006ca8:	b140      	cbz	r0, 8006cbc <_printf_float+0xe0>
 8006caa:	464b      	mov	r3, r9
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	bfbc      	itt	lt
 8006cb0:	232d      	movlt	r3, #45	@ 0x2d
 8006cb2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006cb6:	4a7e      	ldr	r2, [pc, #504]	@ (8006eb0 <_printf_float+0x2d4>)
 8006cb8:	4b7e      	ldr	r3, [pc, #504]	@ (8006eb4 <_printf_float+0x2d8>)
 8006cba:	e7d4      	b.n	8006c66 <_printf_float+0x8a>
 8006cbc:	6863      	ldr	r3, [r4, #4]
 8006cbe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006cc2:	9206      	str	r2, [sp, #24]
 8006cc4:	1c5a      	adds	r2, r3, #1
 8006cc6:	d13b      	bne.n	8006d40 <_printf_float+0x164>
 8006cc8:	2306      	movs	r3, #6
 8006cca:	6063      	str	r3, [r4, #4]
 8006ccc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	6022      	str	r2, [r4, #0]
 8006cd4:	9303      	str	r3, [sp, #12]
 8006cd6:	ab0a      	add	r3, sp, #40	@ 0x28
 8006cd8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006cdc:	ab09      	add	r3, sp, #36	@ 0x24
 8006cde:	9300      	str	r3, [sp, #0]
 8006ce0:	6861      	ldr	r1, [r4, #4]
 8006ce2:	ec49 8b10 	vmov	d0, r8, r9
 8006ce6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006cea:	4628      	mov	r0, r5
 8006cec:	f7ff fed6 	bl	8006a9c <__cvt>
 8006cf0:	9b06      	ldr	r3, [sp, #24]
 8006cf2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006cf4:	2b47      	cmp	r3, #71	@ 0x47
 8006cf6:	4680      	mov	r8, r0
 8006cf8:	d129      	bne.n	8006d4e <_printf_float+0x172>
 8006cfa:	1cc8      	adds	r0, r1, #3
 8006cfc:	db02      	blt.n	8006d04 <_printf_float+0x128>
 8006cfe:	6863      	ldr	r3, [r4, #4]
 8006d00:	4299      	cmp	r1, r3
 8006d02:	dd41      	ble.n	8006d88 <_printf_float+0x1ac>
 8006d04:	f1aa 0a02 	sub.w	sl, sl, #2
 8006d08:	fa5f fa8a 	uxtb.w	sl, sl
 8006d0c:	3901      	subs	r1, #1
 8006d0e:	4652      	mov	r2, sl
 8006d10:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006d14:	9109      	str	r1, [sp, #36]	@ 0x24
 8006d16:	f7ff ff26 	bl	8006b66 <__exponent>
 8006d1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d1c:	1813      	adds	r3, r2, r0
 8006d1e:	2a01      	cmp	r2, #1
 8006d20:	4681      	mov	r9, r0
 8006d22:	6123      	str	r3, [r4, #16]
 8006d24:	dc02      	bgt.n	8006d2c <_printf_float+0x150>
 8006d26:	6822      	ldr	r2, [r4, #0]
 8006d28:	07d2      	lsls	r2, r2, #31
 8006d2a:	d501      	bpl.n	8006d30 <_printf_float+0x154>
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	6123      	str	r3, [r4, #16]
 8006d30:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d0a2      	beq.n	8006c7e <_printf_float+0xa2>
 8006d38:	232d      	movs	r3, #45	@ 0x2d
 8006d3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d3e:	e79e      	b.n	8006c7e <_printf_float+0xa2>
 8006d40:	9a06      	ldr	r2, [sp, #24]
 8006d42:	2a47      	cmp	r2, #71	@ 0x47
 8006d44:	d1c2      	bne.n	8006ccc <_printf_float+0xf0>
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1c0      	bne.n	8006ccc <_printf_float+0xf0>
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e7bd      	b.n	8006cca <_printf_float+0xee>
 8006d4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006d52:	d9db      	bls.n	8006d0c <_printf_float+0x130>
 8006d54:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006d58:	d118      	bne.n	8006d8c <_printf_float+0x1b0>
 8006d5a:	2900      	cmp	r1, #0
 8006d5c:	6863      	ldr	r3, [r4, #4]
 8006d5e:	dd0b      	ble.n	8006d78 <_printf_float+0x19c>
 8006d60:	6121      	str	r1, [r4, #16]
 8006d62:	b913      	cbnz	r3, 8006d6a <_printf_float+0x18e>
 8006d64:	6822      	ldr	r2, [r4, #0]
 8006d66:	07d0      	lsls	r0, r2, #31
 8006d68:	d502      	bpl.n	8006d70 <_printf_float+0x194>
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	440b      	add	r3, r1
 8006d6e:	6123      	str	r3, [r4, #16]
 8006d70:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006d72:	f04f 0900 	mov.w	r9, #0
 8006d76:	e7db      	b.n	8006d30 <_printf_float+0x154>
 8006d78:	b913      	cbnz	r3, 8006d80 <_printf_float+0x1a4>
 8006d7a:	6822      	ldr	r2, [r4, #0]
 8006d7c:	07d2      	lsls	r2, r2, #31
 8006d7e:	d501      	bpl.n	8006d84 <_printf_float+0x1a8>
 8006d80:	3302      	adds	r3, #2
 8006d82:	e7f4      	b.n	8006d6e <_printf_float+0x192>
 8006d84:	2301      	movs	r3, #1
 8006d86:	e7f2      	b.n	8006d6e <_printf_float+0x192>
 8006d88:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006d8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d8e:	4299      	cmp	r1, r3
 8006d90:	db05      	blt.n	8006d9e <_printf_float+0x1c2>
 8006d92:	6823      	ldr	r3, [r4, #0]
 8006d94:	6121      	str	r1, [r4, #16]
 8006d96:	07d8      	lsls	r0, r3, #31
 8006d98:	d5ea      	bpl.n	8006d70 <_printf_float+0x194>
 8006d9a:	1c4b      	adds	r3, r1, #1
 8006d9c:	e7e7      	b.n	8006d6e <_printf_float+0x192>
 8006d9e:	2900      	cmp	r1, #0
 8006da0:	bfd4      	ite	le
 8006da2:	f1c1 0202 	rsble	r2, r1, #2
 8006da6:	2201      	movgt	r2, #1
 8006da8:	4413      	add	r3, r2
 8006daa:	e7e0      	b.n	8006d6e <_printf_float+0x192>
 8006dac:	6823      	ldr	r3, [r4, #0]
 8006dae:	055a      	lsls	r2, r3, #21
 8006db0:	d407      	bmi.n	8006dc2 <_printf_float+0x1e6>
 8006db2:	6923      	ldr	r3, [r4, #16]
 8006db4:	4642      	mov	r2, r8
 8006db6:	4631      	mov	r1, r6
 8006db8:	4628      	mov	r0, r5
 8006dba:	47b8      	blx	r7
 8006dbc:	3001      	adds	r0, #1
 8006dbe:	d12b      	bne.n	8006e18 <_printf_float+0x23c>
 8006dc0:	e767      	b.n	8006c92 <_printf_float+0xb6>
 8006dc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006dc6:	f240 80dd 	bls.w	8006f84 <_printf_float+0x3a8>
 8006dca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006dce:	2200      	movs	r2, #0
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	f7f9 fea9 	bl	8000b28 <__aeabi_dcmpeq>
 8006dd6:	2800      	cmp	r0, #0
 8006dd8:	d033      	beq.n	8006e42 <_printf_float+0x266>
 8006dda:	4a37      	ldr	r2, [pc, #220]	@ (8006eb8 <_printf_float+0x2dc>)
 8006ddc:	2301      	movs	r3, #1
 8006dde:	4631      	mov	r1, r6
 8006de0:	4628      	mov	r0, r5
 8006de2:	47b8      	blx	r7
 8006de4:	3001      	adds	r0, #1
 8006de6:	f43f af54 	beq.w	8006c92 <_printf_float+0xb6>
 8006dea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006dee:	4543      	cmp	r3, r8
 8006df0:	db02      	blt.n	8006df8 <_printf_float+0x21c>
 8006df2:	6823      	ldr	r3, [r4, #0]
 8006df4:	07d8      	lsls	r0, r3, #31
 8006df6:	d50f      	bpl.n	8006e18 <_printf_float+0x23c>
 8006df8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006dfc:	4631      	mov	r1, r6
 8006dfe:	4628      	mov	r0, r5
 8006e00:	47b8      	blx	r7
 8006e02:	3001      	adds	r0, #1
 8006e04:	f43f af45 	beq.w	8006c92 <_printf_float+0xb6>
 8006e08:	f04f 0900 	mov.w	r9, #0
 8006e0c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e10:	f104 0a1a 	add.w	sl, r4, #26
 8006e14:	45c8      	cmp	r8, r9
 8006e16:	dc09      	bgt.n	8006e2c <_printf_float+0x250>
 8006e18:	6823      	ldr	r3, [r4, #0]
 8006e1a:	079b      	lsls	r3, r3, #30
 8006e1c:	f100 8103 	bmi.w	8007026 <_printf_float+0x44a>
 8006e20:	68e0      	ldr	r0, [r4, #12]
 8006e22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e24:	4298      	cmp	r0, r3
 8006e26:	bfb8      	it	lt
 8006e28:	4618      	movlt	r0, r3
 8006e2a:	e734      	b.n	8006c96 <_printf_float+0xba>
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	4652      	mov	r2, sl
 8006e30:	4631      	mov	r1, r6
 8006e32:	4628      	mov	r0, r5
 8006e34:	47b8      	blx	r7
 8006e36:	3001      	adds	r0, #1
 8006e38:	f43f af2b 	beq.w	8006c92 <_printf_float+0xb6>
 8006e3c:	f109 0901 	add.w	r9, r9, #1
 8006e40:	e7e8      	b.n	8006e14 <_printf_float+0x238>
 8006e42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	dc39      	bgt.n	8006ebc <_printf_float+0x2e0>
 8006e48:	4a1b      	ldr	r2, [pc, #108]	@ (8006eb8 <_printf_float+0x2dc>)
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	4631      	mov	r1, r6
 8006e4e:	4628      	mov	r0, r5
 8006e50:	47b8      	blx	r7
 8006e52:	3001      	adds	r0, #1
 8006e54:	f43f af1d 	beq.w	8006c92 <_printf_float+0xb6>
 8006e58:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006e5c:	ea59 0303 	orrs.w	r3, r9, r3
 8006e60:	d102      	bne.n	8006e68 <_printf_float+0x28c>
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	07d9      	lsls	r1, r3, #31
 8006e66:	d5d7      	bpl.n	8006e18 <_printf_float+0x23c>
 8006e68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	4628      	mov	r0, r5
 8006e70:	47b8      	blx	r7
 8006e72:	3001      	adds	r0, #1
 8006e74:	f43f af0d 	beq.w	8006c92 <_printf_float+0xb6>
 8006e78:	f04f 0a00 	mov.w	sl, #0
 8006e7c:	f104 0b1a 	add.w	fp, r4, #26
 8006e80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e82:	425b      	negs	r3, r3
 8006e84:	4553      	cmp	r3, sl
 8006e86:	dc01      	bgt.n	8006e8c <_printf_float+0x2b0>
 8006e88:	464b      	mov	r3, r9
 8006e8a:	e793      	b.n	8006db4 <_printf_float+0x1d8>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	465a      	mov	r2, fp
 8006e90:	4631      	mov	r1, r6
 8006e92:	4628      	mov	r0, r5
 8006e94:	47b8      	blx	r7
 8006e96:	3001      	adds	r0, #1
 8006e98:	f43f aefb 	beq.w	8006c92 <_printf_float+0xb6>
 8006e9c:	f10a 0a01 	add.w	sl, sl, #1
 8006ea0:	e7ee      	b.n	8006e80 <_printf_float+0x2a4>
 8006ea2:	bf00      	nop
 8006ea4:	7fefffff 	.word	0x7fefffff
 8006ea8:	0800a5a0 	.word	0x0800a5a0
 8006eac:	0800a59c 	.word	0x0800a59c
 8006eb0:	0800a5a8 	.word	0x0800a5a8
 8006eb4:	0800a5a4 	.word	0x0800a5a4
 8006eb8:	0800a6db 	.word	0x0800a6db
 8006ebc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006ebe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ec2:	4553      	cmp	r3, sl
 8006ec4:	bfa8      	it	ge
 8006ec6:	4653      	movge	r3, sl
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	4699      	mov	r9, r3
 8006ecc:	dc36      	bgt.n	8006f3c <_printf_float+0x360>
 8006ece:	f04f 0b00 	mov.w	fp, #0
 8006ed2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ed6:	f104 021a 	add.w	r2, r4, #26
 8006eda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006edc:	9306      	str	r3, [sp, #24]
 8006ede:	eba3 0309 	sub.w	r3, r3, r9
 8006ee2:	455b      	cmp	r3, fp
 8006ee4:	dc31      	bgt.n	8006f4a <_printf_float+0x36e>
 8006ee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ee8:	459a      	cmp	sl, r3
 8006eea:	dc3a      	bgt.n	8006f62 <_printf_float+0x386>
 8006eec:	6823      	ldr	r3, [r4, #0]
 8006eee:	07da      	lsls	r2, r3, #31
 8006ef0:	d437      	bmi.n	8006f62 <_printf_float+0x386>
 8006ef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ef4:	ebaa 0903 	sub.w	r9, sl, r3
 8006ef8:	9b06      	ldr	r3, [sp, #24]
 8006efa:	ebaa 0303 	sub.w	r3, sl, r3
 8006efe:	4599      	cmp	r9, r3
 8006f00:	bfa8      	it	ge
 8006f02:	4699      	movge	r9, r3
 8006f04:	f1b9 0f00 	cmp.w	r9, #0
 8006f08:	dc33      	bgt.n	8006f72 <_printf_float+0x396>
 8006f0a:	f04f 0800 	mov.w	r8, #0
 8006f0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f12:	f104 0b1a 	add.w	fp, r4, #26
 8006f16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f18:	ebaa 0303 	sub.w	r3, sl, r3
 8006f1c:	eba3 0309 	sub.w	r3, r3, r9
 8006f20:	4543      	cmp	r3, r8
 8006f22:	f77f af79 	ble.w	8006e18 <_printf_float+0x23c>
 8006f26:	2301      	movs	r3, #1
 8006f28:	465a      	mov	r2, fp
 8006f2a:	4631      	mov	r1, r6
 8006f2c:	4628      	mov	r0, r5
 8006f2e:	47b8      	blx	r7
 8006f30:	3001      	adds	r0, #1
 8006f32:	f43f aeae 	beq.w	8006c92 <_printf_float+0xb6>
 8006f36:	f108 0801 	add.w	r8, r8, #1
 8006f3a:	e7ec      	b.n	8006f16 <_printf_float+0x33a>
 8006f3c:	4642      	mov	r2, r8
 8006f3e:	4631      	mov	r1, r6
 8006f40:	4628      	mov	r0, r5
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	d1c2      	bne.n	8006ece <_printf_float+0x2f2>
 8006f48:	e6a3      	b.n	8006c92 <_printf_float+0xb6>
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	4631      	mov	r1, r6
 8006f4e:	4628      	mov	r0, r5
 8006f50:	9206      	str	r2, [sp, #24]
 8006f52:	47b8      	blx	r7
 8006f54:	3001      	adds	r0, #1
 8006f56:	f43f ae9c 	beq.w	8006c92 <_printf_float+0xb6>
 8006f5a:	9a06      	ldr	r2, [sp, #24]
 8006f5c:	f10b 0b01 	add.w	fp, fp, #1
 8006f60:	e7bb      	b.n	8006eda <_printf_float+0x2fe>
 8006f62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f66:	4631      	mov	r1, r6
 8006f68:	4628      	mov	r0, r5
 8006f6a:	47b8      	blx	r7
 8006f6c:	3001      	adds	r0, #1
 8006f6e:	d1c0      	bne.n	8006ef2 <_printf_float+0x316>
 8006f70:	e68f      	b.n	8006c92 <_printf_float+0xb6>
 8006f72:	9a06      	ldr	r2, [sp, #24]
 8006f74:	464b      	mov	r3, r9
 8006f76:	4442      	add	r2, r8
 8006f78:	4631      	mov	r1, r6
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	47b8      	blx	r7
 8006f7e:	3001      	adds	r0, #1
 8006f80:	d1c3      	bne.n	8006f0a <_printf_float+0x32e>
 8006f82:	e686      	b.n	8006c92 <_printf_float+0xb6>
 8006f84:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006f88:	f1ba 0f01 	cmp.w	sl, #1
 8006f8c:	dc01      	bgt.n	8006f92 <_printf_float+0x3b6>
 8006f8e:	07db      	lsls	r3, r3, #31
 8006f90:	d536      	bpl.n	8007000 <_printf_float+0x424>
 8006f92:	2301      	movs	r3, #1
 8006f94:	4642      	mov	r2, r8
 8006f96:	4631      	mov	r1, r6
 8006f98:	4628      	mov	r0, r5
 8006f9a:	47b8      	blx	r7
 8006f9c:	3001      	adds	r0, #1
 8006f9e:	f43f ae78 	beq.w	8006c92 <_printf_float+0xb6>
 8006fa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fa6:	4631      	mov	r1, r6
 8006fa8:	4628      	mov	r0, r5
 8006faa:	47b8      	blx	r7
 8006fac:	3001      	adds	r0, #1
 8006fae:	f43f ae70 	beq.w	8006c92 <_printf_float+0xb6>
 8006fb2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	2300      	movs	r3, #0
 8006fba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006fbe:	f7f9 fdb3 	bl	8000b28 <__aeabi_dcmpeq>
 8006fc2:	b9c0      	cbnz	r0, 8006ff6 <_printf_float+0x41a>
 8006fc4:	4653      	mov	r3, sl
 8006fc6:	f108 0201 	add.w	r2, r8, #1
 8006fca:	4631      	mov	r1, r6
 8006fcc:	4628      	mov	r0, r5
 8006fce:	47b8      	blx	r7
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	d10c      	bne.n	8006fee <_printf_float+0x412>
 8006fd4:	e65d      	b.n	8006c92 <_printf_float+0xb6>
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	465a      	mov	r2, fp
 8006fda:	4631      	mov	r1, r6
 8006fdc:	4628      	mov	r0, r5
 8006fde:	47b8      	blx	r7
 8006fe0:	3001      	adds	r0, #1
 8006fe2:	f43f ae56 	beq.w	8006c92 <_printf_float+0xb6>
 8006fe6:	f108 0801 	add.w	r8, r8, #1
 8006fea:	45d0      	cmp	r8, sl
 8006fec:	dbf3      	blt.n	8006fd6 <_printf_float+0x3fa>
 8006fee:	464b      	mov	r3, r9
 8006ff0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006ff4:	e6df      	b.n	8006db6 <_printf_float+0x1da>
 8006ff6:	f04f 0800 	mov.w	r8, #0
 8006ffa:	f104 0b1a 	add.w	fp, r4, #26
 8006ffe:	e7f4      	b.n	8006fea <_printf_float+0x40e>
 8007000:	2301      	movs	r3, #1
 8007002:	4642      	mov	r2, r8
 8007004:	e7e1      	b.n	8006fca <_printf_float+0x3ee>
 8007006:	2301      	movs	r3, #1
 8007008:	464a      	mov	r2, r9
 800700a:	4631      	mov	r1, r6
 800700c:	4628      	mov	r0, r5
 800700e:	47b8      	blx	r7
 8007010:	3001      	adds	r0, #1
 8007012:	f43f ae3e 	beq.w	8006c92 <_printf_float+0xb6>
 8007016:	f108 0801 	add.w	r8, r8, #1
 800701a:	68e3      	ldr	r3, [r4, #12]
 800701c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800701e:	1a5b      	subs	r3, r3, r1
 8007020:	4543      	cmp	r3, r8
 8007022:	dcf0      	bgt.n	8007006 <_printf_float+0x42a>
 8007024:	e6fc      	b.n	8006e20 <_printf_float+0x244>
 8007026:	f04f 0800 	mov.w	r8, #0
 800702a:	f104 0919 	add.w	r9, r4, #25
 800702e:	e7f4      	b.n	800701a <_printf_float+0x43e>

08007030 <_printf_common>:
 8007030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007034:	4616      	mov	r6, r2
 8007036:	4698      	mov	r8, r3
 8007038:	688a      	ldr	r2, [r1, #8]
 800703a:	690b      	ldr	r3, [r1, #16]
 800703c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007040:	4293      	cmp	r3, r2
 8007042:	bfb8      	it	lt
 8007044:	4613      	movlt	r3, r2
 8007046:	6033      	str	r3, [r6, #0]
 8007048:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800704c:	4607      	mov	r7, r0
 800704e:	460c      	mov	r4, r1
 8007050:	b10a      	cbz	r2, 8007056 <_printf_common+0x26>
 8007052:	3301      	adds	r3, #1
 8007054:	6033      	str	r3, [r6, #0]
 8007056:	6823      	ldr	r3, [r4, #0]
 8007058:	0699      	lsls	r1, r3, #26
 800705a:	bf42      	ittt	mi
 800705c:	6833      	ldrmi	r3, [r6, #0]
 800705e:	3302      	addmi	r3, #2
 8007060:	6033      	strmi	r3, [r6, #0]
 8007062:	6825      	ldr	r5, [r4, #0]
 8007064:	f015 0506 	ands.w	r5, r5, #6
 8007068:	d106      	bne.n	8007078 <_printf_common+0x48>
 800706a:	f104 0a19 	add.w	sl, r4, #25
 800706e:	68e3      	ldr	r3, [r4, #12]
 8007070:	6832      	ldr	r2, [r6, #0]
 8007072:	1a9b      	subs	r3, r3, r2
 8007074:	42ab      	cmp	r3, r5
 8007076:	dc26      	bgt.n	80070c6 <_printf_common+0x96>
 8007078:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800707c:	6822      	ldr	r2, [r4, #0]
 800707e:	3b00      	subs	r3, #0
 8007080:	bf18      	it	ne
 8007082:	2301      	movne	r3, #1
 8007084:	0692      	lsls	r2, r2, #26
 8007086:	d42b      	bmi.n	80070e0 <_printf_common+0xb0>
 8007088:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800708c:	4641      	mov	r1, r8
 800708e:	4638      	mov	r0, r7
 8007090:	47c8      	blx	r9
 8007092:	3001      	adds	r0, #1
 8007094:	d01e      	beq.n	80070d4 <_printf_common+0xa4>
 8007096:	6823      	ldr	r3, [r4, #0]
 8007098:	6922      	ldr	r2, [r4, #16]
 800709a:	f003 0306 	and.w	r3, r3, #6
 800709e:	2b04      	cmp	r3, #4
 80070a0:	bf02      	ittt	eq
 80070a2:	68e5      	ldreq	r5, [r4, #12]
 80070a4:	6833      	ldreq	r3, [r6, #0]
 80070a6:	1aed      	subeq	r5, r5, r3
 80070a8:	68a3      	ldr	r3, [r4, #8]
 80070aa:	bf0c      	ite	eq
 80070ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070b0:	2500      	movne	r5, #0
 80070b2:	4293      	cmp	r3, r2
 80070b4:	bfc4      	itt	gt
 80070b6:	1a9b      	subgt	r3, r3, r2
 80070b8:	18ed      	addgt	r5, r5, r3
 80070ba:	2600      	movs	r6, #0
 80070bc:	341a      	adds	r4, #26
 80070be:	42b5      	cmp	r5, r6
 80070c0:	d11a      	bne.n	80070f8 <_printf_common+0xc8>
 80070c2:	2000      	movs	r0, #0
 80070c4:	e008      	b.n	80070d8 <_printf_common+0xa8>
 80070c6:	2301      	movs	r3, #1
 80070c8:	4652      	mov	r2, sl
 80070ca:	4641      	mov	r1, r8
 80070cc:	4638      	mov	r0, r7
 80070ce:	47c8      	blx	r9
 80070d0:	3001      	adds	r0, #1
 80070d2:	d103      	bne.n	80070dc <_printf_common+0xac>
 80070d4:	f04f 30ff 	mov.w	r0, #4294967295
 80070d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070dc:	3501      	adds	r5, #1
 80070de:	e7c6      	b.n	800706e <_printf_common+0x3e>
 80070e0:	18e1      	adds	r1, r4, r3
 80070e2:	1c5a      	adds	r2, r3, #1
 80070e4:	2030      	movs	r0, #48	@ 0x30
 80070e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80070ea:	4422      	add	r2, r4
 80070ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80070f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80070f4:	3302      	adds	r3, #2
 80070f6:	e7c7      	b.n	8007088 <_printf_common+0x58>
 80070f8:	2301      	movs	r3, #1
 80070fa:	4622      	mov	r2, r4
 80070fc:	4641      	mov	r1, r8
 80070fe:	4638      	mov	r0, r7
 8007100:	47c8      	blx	r9
 8007102:	3001      	adds	r0, #1
 8007104:	d0e6      	beq.n	80070d4 <_printf_common+0xa4>
 8007106:	3601      	adds	r6, #1
 8007108:	e7d9      	b.n	80070be <_printf_common+0x8e>
	...

0800710c <_printf_i>:
 800710c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007110:	7e0f      	ldrb	r7, [r1, #24]
 8007112:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007114:	2f78      	cmp	r7, #120	@ 0x78
 8007116:	4691      	mov	r9, r2
 8007118:	4680      	mov	r8, r0
 800711a:	460c      	mov	r4, r1
 800711c:	469a      	mov	sl, r3
 800711e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007122:	d807      	bhi.n	8007134 <_printf_i+0x28>
 8007124:	2f62      	cmp	r7, #98	@ 0x62
 8007126:	d80a      	bhi.n	800713e <_printf_i+0x32>
 8007128:	2f00      	cmp	r7, #0
 800712a:	f000 80d1 	beq.w	80072d0 <_printf_i+0x1c4>
 800712e:	2f58      	cmp	r7, #88	@ 0x58
 8007130:	f000 80b8 	beq.w	80072a4 <_printf_i+0x198>
 8007134:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007138:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800713c:	e03a      	b.n	80071b4 <_printf_i+0xa8>
 800713e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007142:	2b15      	cmp	r3, #21
 8007144:	d8f6      	bhi.n	8007134 <_printf_i+0x28>
 8007146:	a101      	add	r1, pc, #4	@ (adr r1, 800714c <_printf_i+0x40>)
 8007148:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800714c:	080071a5 	.word	0x080071a5
 8007150:	080071b9 	.word	0x080071b9
 8007154:	08007135 	.word	0x08007135
 8007158:	08007135 	.word	0x08007135
 800715c:	08007135 	.word	0x08007135
 8007160:	08007135 	.word	0x08007135
 8007164:	080071b9 	.word	0x080071b9
 8007168:	08007135 	.word	0x08007135
 800716c:	08007135 	.word	0x08007135
 8007170:	08007135 	.word	0x08007135
 8007174:	08007135 	.word	0x08007135
 8007178:	080072b7 	.word	0x080072b7
 800717c:	080071e3 	.word	0x080071e3
 8007180:	08007271 	.word	0x08007271
 8007184:	08007135 	.word	0x08007135
 8007188:	08007135 	.word	0x08007135
 800718c:	080072d9 	.word	0x080072d9
 8007190:	08007135 	.word	0x08007135
 8007194:	080071e3 	.word	0x080071e3
 8007198:	08007135 	.word	0x08007135
 800719c:	08007135 	.word	0x08007135
 80071a0:	08007279 	.word	0x08007279
 80071a4:	6833      	ldr	r3, [r6, #0]
 80071a6:	1d1a      	adds	r2, r3, #4
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	6032      	str	r2, [r6, #0]
 80071ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80071b4:	2301      	movs	r3, #1
 80071b6:	e09c      	b.n	80072f2 <_printf_i+0x1e6>
 80071b8:	6833      	ldr	r3, [r6, #0]
 80071ba:	6820      	ldr	r0, [r4, #0]
 80071bc:	1d19      	adds	r1, r3, #4
 80071be:	6031      	str	r1, [r6, #0]
 80071c0:	0606      	lsls	r6, r0, #24
 80071c2:	d501      	bpl.n	80071c8 <_printf_i+0xbc>
 80071c4:	681d      	ldr	r5, [r3, #0]
 80071c6:	e003      	b.n	80071d0 <_printf_i+0xc4>
 80071c8:	0645      	lsls	r5, r0, #25
 80071ca:	d5fb      	bpl.n	80071c4 <_printf_i+0xb8>
 80071cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80071d0:	2d00      	cmp	r5, #0
 80071d2:	da03      	bge.n	80071dc <_printf_i+0xd0>
 80071d4:	232d      	movs	r3, #45	@ 0x2d
 80071d6:	426d      	negs	r5, r5
 80071d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071dc:	4858      	ldr	r0, [pc, #352]	@ (8007340 <_printf_i+0x234>)
 80071de:	230a      	movs	r3, #10
 80071e0:	e011      	b.n	8007206 <_printf_i+0xfa>
 80071e2:	6821      	ldr	r1, [r4, #0]
 80071e4:	6833      	ldr	r3, [r6, #0]
 80071e6:	0608      	lsls	r0, r1, #24
 80071e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80071ec:	d402      	bmi.n	80071f4 <_printf_i+0xe8>
 80071ee:	0649      	lsls	r1, r1, #25
 80071f0:	bf48      	it	mi
 80071f2:	b2ad      	uxthmi	r5, r5
 80071f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80071f6:	4852      	ldr	r0, [pc, #328]	@ (8007340 <_printf_i+0x234>)
 80071f8:	6033      	str	r3, [r6, #0]
 80071fa:	bf14      	ite	ne
 80071fc:	230a      	movne	r3, #10
 80071fe:	2308      	moveq	r3, #8
 8007200:	2100      	movs	r1, #0
 8007202:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007206:	6866      	ldr	r6, [r4, #4]
 8007208:	60a6      	str	r6, [r4, #8]
 800720a:	2e00      	cmp	r6, #0
 800720c:	db05      	blt.n	800721a <_printf_i+0x10e>
 800720e:	6821      	ldr	r1, [r4, #0]
 8007210:	432e      	orrs	r6, r5
 8007212:	f021 0104 	bic.w	r1, r1, #4
 8007216:	6021      	str	r1, [r4, #0]
 8007218:	d04b      	beq.n	80072b2 <_printf_i+0x1a6>
 800721a:	4616      	mov	r6, r2
 800721c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007220:	fb03 5711 	mls	r7, r3, r1, r5
 8007224:	5dc7      	ldrb	r7, [r0, r7]
 8007226:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800722a:	462f      	mov	r7, r5
 800722c:	42bb      	cmp	r3, r7
 800722e:	460d      	mov	r5, r1
 8007230:	d9f4      	bls.n	800721c <_printf_i+0x110>
 8007232:	2b08      	cmp	r3, #8
 8007234:	d10b      	bne.n	800724e <_printf_i+0x142>
 8007236:	6823      	ldr	r3, [r4, #0]
 8007238:	07df      	lsls	r7, r3, #31
 800723a:	d508      	bpl.n	800724e <_printf_i+0x142>
 800723c:	6923      	ldr	r3, [r4, #16]
 800723e:	6861      	ldr	r1, [r4, #4]
 8007240:	4299      	cmp	r1, r3
 8007242:	bfde      	ittt	le
 8007244:	2330      	movle	r3, #48	@ 0x30
 8007246:	f806 3c01 	strble.w	r3, [r6, #-1]
 800724a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800724e:	1b92      	subs	r2, r2, r6
 8007250:	6122      	str	r2, [r4, #16]
 8007252:	f8cd a000 	str.w	sl, [sp]
 8007256:	464b      	mov	r3, r9
 8007258:	aa03      	add	r2, sp, #12
 800725a:	4621      	mov	r1, r4
 800725c:	4640      	mov	r0, r8
 800725e:	f7ff fee7 	bl	8007030 <_printf_common>
 8007262:	3001      	adds	r0, #1
 8007264:	d14a      	bne.n	80072fc <_printf_i+0x1f0>
 8007266:	f04f 30ff 	mov.w	r0, #4294967295
 800726a:	b004      	add	sp, #16
 800726c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007270:	6823      	ldr	r3, [r4, #0]
 8007272:	f043 0320 	orr.w	r3, r3, #32
 8007276:	6023      	str	r3, [r4, #0]
 8007278:	4832      	ldr	r0, [pc, #200]	@ (8007344 <_printf_i+0x238>)
 800727a:	2778      	movs	r7, #120	@ 0x78
 800727c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007280:	6823      	ldr	r3, [r4, #0]
 8007282:	6831      	ldr	r1, [r6, #0]
 8007284:	061f      	lsls	r7, r3, #24
 8007286:	f851 5b04 	ldr.w	r5, [r1], #4
 800728a:	d402      	bmi.n	8007292 <_printf_i+0x186>
 800728c:	065f      	lsls	r7, r3, #25
 800728e:	bf48      	it	mi
 8007290:	b2ad      	uxthmi	r5, r5
 8007292:	6031      	str	r1, [r6, #0]
 8007294:	07d9      	lsls	r1, r3, #31
 8007296:	bf44      	itt	mi
 8007298:	f043 0320 	orrmi.w	r3, r3, #32
 800729c:	6023      	strmi	r3, [r4, #0]
 800729e:	b11d      	cbz	r5, 80072a8 <_printf_i+0x19c>
 80072a0:	2310      	movs	r3, #16
 80072a2:	e7ad      	b.n	8007200 <_printf_i+0xf4>
 80072a4:	4826      	ldr	r0, [pc, #152]	@ (8007340 <_printf_i+0x234>)
 80072a6:	e7e9      	b.n	800727c <_printf_i+0x170>
 80072a8:	6823      	ldr	r3, [r4, #0]
 80072aa:	f023 0320 	bic.w	r3, r3, #32
 80072ae:	6023      	str	r3, [r4, #0]
 80072b0:	e7f6      	b.n	80072a0 <_printf_i+0x194>
 80072b2:	4616      	mov	r6, r2
 80072b4:	e7bd      	b.n	8007232 <_printf_i+0x126>
 80072b6:	6833      	ldr	r3, [r6, #0]
 80072b8:	6825      	ldr	r5, [r4, #0]
 80072ba:	6961      	ldr	r1, [r4, #20]
 80072bc:	1d18      	adds	r0, r3, #4
 80072be:	6030      	str	r0, [r6, #0]
 80072c0:	062e      	lsls	r6, r5, #24
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	d501      	bpl.n	80072ca <_printf_i+0x1be>
 80072c6:	6019      	str	r1, [r3, #0]
 80072c8:	e002      	b.n	80072d0 <_printf_i+0x1c4>
 80072ca:	0668      	lsls	r0, r5, #25
 80072cc:	d5fb      	bpl.n	80072c6 <_printf_i+0x1ba>
 80072ce:	8019      	strh	r1, [r3, #0]
 80072d0:	2300      	movs	r3, #0
 80072d2:	6123      	str	r3, [r4, #16]
 80072d4:	4616      	mov	r6, r2
 80072d6:	e7bc      	b.n	8007252 <_printf_i+0x146>
 80072d8:	6833      	ldr	r3, [r6, #0]
 80072da:	1d1a      	adds	r2, r3, #4
 80072dc:	6032      	str	r2, [r6, #0]
 80072de:	681e      	ldr	r6, [r3, #0]
 80072e0:	6862      	ldr	r2, [r4, #4]
 80072e2:	2100      	movs	r1, #0
 80072e4:	4630      	mov	r0, r6
 80072e6:	f7f8 ffa3 	bl	8000230 <memchr>
 80072ea:	b108      	cbz	r0, 80072f0 <_printf_i+0x1e4>
 80072ec:	1b80      	subs	r0, r0, r6
 80072ee:	6060      	str	r0, [r4, #4]
 80072f0:	6863      	ldr	r3, [r4, #4]
 80072f2:	6123      	str	r3, [r4, #16]
 80072f4:	2300      	movs	r3, #0
 80072f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072fa:	e7aa      	b.n	8007252 <_printf_i+0x146>
 80072fc:	6923      	ldr	r3, [r4, #16]
 80072fe:	4632      	mov	r2, r6
 8007300:	4649      	mov	r1, r9
 8007302:	4640      	mov	r0, r8
 8007304:	47d0      	blx	sl
 8007306:	3001      	adds	r0, #1
 8007308:	d0ad      	beq.n	8007266 <_printf_i+0x15a>
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	079b      	lsls	r3, r3, #30
 800730e:	d413      	bmi.n	8007338 <_printf_i+0x22c>
 8007310:	68e0      	ldr	r0, [r4, #12]
 8007312:	9b03      	ldr	r3, [sp, #12]
 8007314:	4298      	cmp	r0, r3
 8007316:	bfb8      	it	lt
 8007318:	4618      	movlt	r0, r3
 800731a:	e7a6      	b.n	800726a <_printf_i+0x15e>
 800731c:	2301      	movs	r3, #1
 800731e:	4632      	mov	r2, r6
 8007320:	4649      	mov	r1, r9
 8007322:	4640      	mov	r0, r8
 8007324:	47d0      	blx	sl
 8007326:	3001      	adds	r0, #1
 8007328:	d09d      	beq.n	8007266 <_printf_i+0x15a>
 800732a:	3501      	adds	r5, #1
 800732c:	68e3      	ldr	r3, [r4, #12]
 800732e:	9903      	ldr	r1, [sp, #12]
 8007330:	1a5b      	subs	r3, r3, r1
 8007332:	42ab      	cmp	r3, r5
 8007334:	dcf2      	bgt.n	800731c <_printf_i+0x210>
 8007336:	e7eb      	b.n	8007310 <_printf_i+0x204>
 8007338:	2500      	movs	r5, #0
 800733a:	f104 0619 	add.w	r6, r4, #25
 800733e:	e7f5      	b.n	800732c <_printf_i+0x220>
 8007340:	0800a5ac 	.word	0x0800a5ac
 8007344:	0800a5bd 	.word	0x0800a5bd

08007348 <std>:
 8007348:	2300      	movs	r3, #0
 800734a:	b510      	push	{r4, lr}
 800734c:	4604      	mov	r4, r0
 800734e:	e9c0 3300 	strd	r3, r3, [r0]
 8007352:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007356:	6083      	str	r3, [r0, #8]
 8007358:	8181      	strh	r1, [r0, #12]
 800735a:	6643      	str	r3, [r0, #100]	@ 0x64
 800735c:	81c2      	strh	r2, [r0, #14]
 800735e:	6183      	str	r3, [r0, #24]
 8007360:	4619      	mov	r1, r3
 8007362:	2208      	movs	r2, #8
 8007364:	305c      	adds	r0, #92	@ 0x5c
 8007366:	f000 f956 	bl	8007616 <memset>
 800736a:	4b0d      	ldr	r3, [pc, #52]	@ (80073a0 <std+0x58>)
 800736c:	6263      	str	r3, [r4, #36]	@ 0x24
 800736e:	4b0d      	ldr	r3, [pc, #52]	@ (80073a4 <std+0x5c>)
 8007370:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007372:	4b0d      	ldr	r3, [pc, #52]	@ (80073a8 <std+0x60>)
 8007374:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007376:	4b0d      	ldr	r3, [pc, #52]	@ (80073ac <std+0x64>)
 8007378:	6323      	str	r3, [r4, #48]	@ 0x30
 800737a:	4b0d      	ldr	r3, [pc, #52]	@ (80073b0 <std+0x68>)
 800737c:	6224      	str	r4, [r4, #32]
 800737e:	429c      	cmp	r4, r3
 8007380:	d006      	beq.n	8007390 <std+0x48>
 8007382:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007386:	4294      	cmp	r4, r2
 8007388:	d002      	beq.n	8007390 <std+0x48>
 800738a:	33d0      	adds	r3, #208	@ 0xd0
 800738c:	429c      	cmp	r4, r3
 800738e:	d105      	bne.n	800739c <std+0x54>
 8007390:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007394:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007398:	f000 b9cc 	b.w	8007734 <__retarget_lock_init_recursive>
 800739c:	bd10      	pop	{r4, pc}
 800739e:	bf00      	nop
 80073a0:	0800758d 	.word	0x0800758d
 80073a4:	080075b3 	.word	0x080075b3
 80073a8:	080075eb 	.word	0x080075eb
 80073ac:	0800760f 	.word	0x0800760f
 80073b0:	20000354 	.word	0x20000354

080073b4 <stdio_exit_handler>:
 80073b4:	4a02      	ldr	r2, [pc, #8]	@ (80073c0 <stdio_exit_handler+0xc>)
 80073b6:	4903      	ldr	r1, [pc, #12]	@ (80073c4 <stdio_exit_handler+0x10>)
 80073b8:	4803      	ldr	r0, [pc, #12]	@ (80073c8 <stdio_exit_handler+0x14>)
 80073ba:	f000 b869 	b.w	8007490 <_fwalk_sglue>
 80073be:	bf00      	nop
 80073c0:	20000010 	.word	0x20000010
 80073c4:	0800995d 	.word	0x0800995d
 80073c8:	20000020 	.word	0x20000020

080073cc <cleanup_stdio>:
 80073cc:	6841      	ldr	r1, [r0, #4]
 80073ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007400 <cleanup_stdio+0x34>)
 80073d0:	4299      	cmp	r1, r3
 80073d2:	b510      	push	{r4, lr}
 80073d4:	4604      	mov	r4, r0
 80073d6:	d001      	beq.n	80073dc <cleanup_stdio+0x10>
 80073d8:	f002 fac0 	bl	800995c <_fflush_r>
 80073dc:	68a1      	ldr	r1, [r4, #8]
 80073de:	4b09      	ldr	r3, [pc, #36]	@ (8007404 <cleanup_stdio+0x38>)
 80073e0:	4299      	cmp	r1, r3
 80073e2:	d002      	beq.n	80073ea <cleanup_stdio+0x1e>
 80073e4:	4620      	mov	r0, r4
 80073e6:	f002 fab9 	bl	800995c <_fflush_r>
 80073ea:	68e1      	ldr	r1, [r4, #12]
 80073ec:	4b06      	ldr	r3, [pc, #24]	@ (8007408 <cleanup_stdio+0x3c>)
 80073ee:	4299      	cmp	r1, r3
 80073f0:	d004      	beq.n	80073fc <cleanup_stdio+0x30>
 80073f2:	4620      	mov	r0, r4
 80073f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073f8:	f002 bab0 	b.w	800995c <_fflush_r>
 80073fc:	bd10      	pop	{r4, pc}
 80073fe:	bf00      	nop
 8007400:	20000354 	.word	0x20000354
 8007404:	200003bc 	.word	0x200003bc
 8007408:	20000424 	.word	0x20000424

0800740c <global_stdio_init.part.0>:
 800740c:	b510      	push	{r4, lr}
 800740e:	4b0b      	ldr	r3, [pc, #44]	@ (800743c <global_stdio_init.part.0+0x30>)
 8007410:	4c0b      	ldr	r4, [pc, #44]	@ (8007440 <global_stdio_init.part.0+0x34>)
 8007412:	4a0c      	ldr	r2, [pc, #48]	@ (8007444 <global_stdio_init.part.0+0x38>)
 8007414:	601a      	str	r2, [r3, #0]
 8007416:	4620      	mov	r0, r4
 8007418:	2200      	movs	r2, #0
 800741a:	2104      	movs	r1, #4
 800741c:	f7ff ff94 	bl	8007348 <std>
 8007420:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007424:	2201      	movs	r2, #1
 8007426:	2109      	movs	r1, #9
 8007428:	f7ff ff8e 	bl	8007348 <std>
 800742c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007430:	2202      	movs	r2, #2
 8007432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007436:	2112      	movs	r1, #18
 8007438:	f7ff bf86 	b.w	8007348 <std>
 800743c:	2000048c 	.word	0x2000048c
 8007440:	20000354 	.word	0x20000354
 8007444:	080073b5 	.word	0x080073b5

08007448 <__sfp_lock_acquire>:
 8007448:	4801      	ldr	r0, [pc, #4]	@ (8007450 <__sfp_lock_acquire+0x8>)
 800744a:	f000 b974 	b.w	8007736 <__retarget_lock_acquire_recursive>
 800744e:	bf00      	nop
 8007450:	20000495 	.word	0x20000495

08007454 <__sfp_lock_release>:
 8007454:	4801      	ldr	r0, [pc, #4]	@ (800745c <__sfp_lock_release+0x8>)
 8007456:	f000 b96f 	b.w	8007738 <__retarget_lock_release_recursive>
 800745a:	bf00      	nop
 800745c:	20000495 	.word	0x20000495

08007460 <__sinit>:
 8007460:	b510      	push	{r4, lr}
 8007462:	4604      	mov	r4, r0
 8007464:	f7ff fff0 	bl	8007448 <__sfp_lock_acquire>
 8007468:	6a23      	ldr	r3, [r4, #32]
 800746a:	b11b      	cbz	r3, 8007474 <__sinit+0x14>
 800746c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007470:	f7ff bff0 	b.w	8007454 <__sfp_lock_release>
 8007474:	4b04      	ldr	r3, [pc, #16]	@ (8007488 <__sinit+0x28>)
 8007476:	6223      	str	r3, [r4, #32]
 8007478:	4b04      	ldr	r3, [pc, #16]	@ (800748c <__sinit+0x2c>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d1f5      	bne.n	800746c <__sinit+0xc>
 8007480:	f7ff ffc4 	bl	800740c <global_stdio_init.part.0>
 8007484:	e7f2      	b.n	800746c <__sinit+0xc>
 8007486:	bf00      	nop
 8007488:	080073cd 	.word	0x080073cd
 800748c:	2000048c 	.word	0x2000048c

08007490 <_fwalk_sglue>:
 8007490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007494:	4607      	mov	r7, r0
 8007496:	4688      	mov	r8, r1
 8007498:	4614      	mov	r4, r2
 800749a:	2600      	movs	r6, #0
 800749c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80074a0:	f1b9 0901 	subs.w	r9, r9, #1
 80074a4:	d505      	bpl.n	80074b2 <_fwalk_sglue+0x22>
 80074a6:	6824      	ldr	r4, [r4, #0]
 80074a8:	2c00      	cmp	r4, #0
 80074aa:	d1f7      	bne.n	800749c <_fwalk_sglue+0xc>
 80074ac:	4630      	mov	r0, r6
 80074ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074b2:	89ab      	ldrh	r3, [r5, #12]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d907      	bls.n	80074c8 <_fwalk_sglue+0x38>
 80074b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80074bc:	3301      	adds	r3, #1
 80074be:	d003      	beq.n	80074c8 <_fwalk_sglue+0x38>
 80074c0:	4629      	mov	r1, r5
 80074c2:	4638      	mov	r0, r7
 80074c4:	47c0      	blx	r8
 80074c6:	4306      	orrs	r6, r0
 80074c8:	3568      	adds	r5, #104	@ 0x68
 80074ca:	e7e9      	b.n	80074a0 <_fwalk_sglue+0x10>

080074cc <iprintf>:
 80074cc:	b40f      	push	{r0, r1, r2, r3}
 80074ce:	b507      	push	{r0, r1, r2, lr}
 80074d0:	4906      	ldr	r1, [pc, #24]	@ (80074ec <iprintf+0x20>)
 80074d2:	ab04      	add	r3, sp, #16
 80074d4:	6808      	ldr	r0, [r1, #0]
 80074d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80074da:	6881      	ldr	r1, [r0, #8]
 80074dc:	9301      	str	r3, [sp, #4]
 80074de:	f001 ff53 	bl	8009388 <_vfiprintf_r>
 80074e2:	b003      	add	sp, #12
 80074e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80074e8:	b004      	add	sp, #16
 80074ea:	4770      	bx	lr
 80074ec:	2000001c 	.word	0x2000001c

080074f0 <siprintf>:
 80074f0:	b40e      	push	{r1, r2, r3}
 80074f2:	b510      	push	{r4, lr}
 80074f4:	b09d      	sub	sp, #116	@ 0x74
 80074f6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80074f8:	9002      	str	r0, [sp, #8]
 80074fa:	9006      	str	r0, [sp, #24]
 80074fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007500:	480a      	ldr	r0, [pc, #40]	@ (800752c <siprintf+0x3c>)
 8007502:	9107      	str	r1, [sp, #28]
 8007504:	9104      	str	r1, [sp, #16]
 8007506:	490a      	ldr	r1, [pc, #40]	@ (8007530 <siprintf+0x40>)
 8007508:	f853 2b04 	ldr.w	r2, [r3], #4
 800750c:	9105      	str	r1, [sp, #20]
 800750e:	2400      	movs	r4, #0
 8007510:	a902      	add	r1, sp, #8
 8007512:	6800      	ldr	r0, [r0, #0]
 8007514:	9301      	str	r3, [sp, #4]
 8007516:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007518:	f001 fc40 	bl	8008d9c <_svfiprintf_r>
 800751c:	9b02      	ldr	r3, [sp, #8]
 800751e:	701c      	strb	r4, [r3, #0]
 8007520:	b01d      	add	sp, #116	@ 0x74
 8007522:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007526:	b003      	add	sp, #12
 8007528:	4770      	bx	lr
 800752a:	bf00      	nop
 800752c:	2000001c 	.word	0x2000001c
 8007530:	ffff0208 	.word	0xffff0208

08007534 <siscanf>:
 8007534:	b40e      	push	{r1, r2, r3}
 8007536:	b570      	push	{r4, r5, r6, lr}
 8007538:	b09d      	sub	sp, #116	@ 0x74
 800753a:	ac21      	add	r4, sp, #132	@ 0x84
 800753c:	2500      	movs	r5, #0
 800753e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007542:	f854 6b04 	ldr.w	r6, [r4], #4
 8007546:	f8ad 2014 	strh.w	r2, [sp, #20]
 800754a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800754c:	9002      	str	r0, [sp, #8]
 800754e:	9006      	str	r0, [sp, #24]
 8007550:	f7f8 febe 	bl	80002d0 <strlen>
 8007554:	4b0b      	ldr	r3, [pc, #44]	@ (8007584 <siscanf+0x50>)
 8007556:	9003      	str	r0, [sp, #12]
 8007558:	9007      	str	r0, [sp, #28]
 800755a:	480b      	ldr	r0, [pc, #44]	@ (8007588 <siscanf+0x54>)
 800755c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800755e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007562:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007566:	4632      	mov	r2, r6
 8007568:	4623      	mov	r3, r4
 800756a:	a902      	add	r1, sp, #8
 800756c:	6800      	ldr	r0, [r0, #0]
 800756e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007570:	9514      	str	r5, [sp, #80]	@ 0x50
 8007572:	9401      	str	r4, [sp, #4]
 8007574:	f001 fd68 	bl	8009048 <__ssvfiscanf_r>
 8007578:	b01d      	add	sp, #116	@ 0x74
 800757a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800757e:	b003      	add	sp, #12
 8007580:	4770      	bx	lr
 8007582:	bf00      	nop
 8007584:	080075af 	.word	0x080075af
 8007588:	2000001c 	.word	0x2000001c

0800758c <__sread>:
 800758c:	b510      	push	{r4, lr}
 800758e:	460c      	mov	r4, r1
 8007590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007594:	f000 f880 	bl	8007698 <_read_r>
 8007598:	2800      	cmp	r0, #0
 800759a:	bfab      	itete	ge
 800759c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800759e:	89a3      	ldrhlt	r3, [r4, #12]
 80075a0:	181b      	addge	r3, r3, r0
 80075a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80075a6:	bfac      	ite	ge
 80075a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80075aa:	81a3      	strhlt	r3, [r4, #12]
 80075ac:	bd10      	pop	{r4, pc}

080075ae <__seofread>:
 80075ae:	2000      	movs	r0, #0
 80075b0:	4770      	bx	lr

080075b2 <__swrite>:
 80075b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075b6:	461f      	mov	r7, r3
 80075b8:	898b      	ldrh	r3, [r1, #12]
 80075ba:	05db      	lsls	r3, r3, #23
 80075bc:	4605      	mov	r5, r0
 80075be:	460c      	mov	r4, r1
 80075c0:	4616      	mov	r6, r2
 80075c2:	d505      	bpl.n	80075d0 <__swrite+0x1e>
 80075c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075c8:	2302      	movs	r3, #2
 80075ca:	2200      	movs	r2, #0
 80075cc:	f000 f852 	bl	8007674 <_lseek_r>
 80075d0:	89a3      	ldrh	r3, [r4, #12]
 80075d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80075da:	81a3      	strh	r3, [r4, #12]
 80075dc:	4632      	mov	r2, r6
 80075de:	463b      	mov	r3, r7
 80075e0:	4628      	mov	r0, r5
 80075e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075e6:	f000 b869 	b.w	80076bc <_write_r>

080075ea <__sseek>:
 80075ea:	b510      	push	{r4, lr}
 80075ec:	460c      	mov	r4, r1
 80075ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075f2:	f000 f83f 	bl	8007674 <_lseek_r>
 80075f6:	1c43      	adds	r3, r0, #1
 80075f8:	89a3      	ldrh	r3, [r4, #12]
 80075fa:	bf15      	itete	ne
 80075fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80075fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007602:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007606:	81a3      	strheq	r3, [r4, #12]
 8007608:	bf18      	it	ne
 800760a:	81a3      	strhne	r3, [r4, #12]
 800760c:	bd10      	pop	{r4, pc}

0800760e <__sclose>:
 800760e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007612:	f000 b81f 	b.w	8007654 <_close_r>

08007616 <memset>:
 8007616:	4402      	add	r2, r0
 8007618:	4603      	mov	r3, r0
 800761a:	4293      	cmp	r3, r2
 800761c:	d100      	bne.n	8007620 <memset+0xa>
 800761e:	4770      	bx	lr
 8007620:	f803 1b01 	strb.w	r1, [r3], #1
 8007624:	e7f9      	b.n	800761a <memset+0x4>

08007626 <strncmp>:
 8007626:	b510      	push	{r4, lr}
 8007628:	b16a      	cbz	r2, 8007646 <strncmp+0x20>
 800762a:	3901      	subs	r1, #1
 800762c:	1884      	adds	r4, r0, r2
 800762e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007632:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007636:	429a      	cmp	r2, r3
 8007638:	d103      	bne.n	8007642 <strncmp+0x1c>
 800763a:	42a0      	cmp	r0, r4
 800763c:	d001      	beq.n	8007642 <strncmp+0x1c>
 800763e:	2a00      	cmp	r2, #0
 8007640:	d1f5      	bne.n	800762e <strncmp+0x8>
 8007642:	1ad0      	subs	r0, r2, r3
 8007644:	bd10      	pop	{r4, pc}
 8007646:	4610      	mov	r0, r2
 8007648:	e7fc      	b.n	8007644 <strncmp+0x1e>
	...

0800764c <_localeconv_r>:
 800764c:	4800      	ldr	r0, [pc, #0]	@ (8007650 <_localeconv_r+0x4>)
 800764e:	4770      	bx	lr
 8007650:	2000015c 	.word	0x2000015c

08007654 <_close_r>:
 8007654:	b538      	push	{r3, r4, r5, lr}
 8007656:	4d06      	ldr	r5, [pc, #24]	@ (8007670 <_close_r+0x1c>)
 8007658:	2300      	movs	r3, #0
 800765a:	4604      	mov	r4, r0
 800765c:	4608      	mov	r0, r1
 800765e:	602b      	str	r3, [r5, #0]
 8007660:	f7fa ffae 	bl	80025c0 <_close>
 8007664:	1c43      	adds	r3, r0, #1
 8007666:	d102      	bne.n	800766e <_close_r+0x1a>
 8007668:	682b      	ldr	r3, [r5, #0]
 800766a:	b103      	cbz	r3, 800766e <_close_r+0x1a>
 800766c:	6023      	str	r3, [r4, #0]
 800766e:	bd38      	pop	{r3, r4, r5, pc}
 8007670:	20000490 	.word	0x20000490

08007674 <_lseek_r>:
 8007674:	b538      	push	{r3, r4, r5, lr}
 8007676:	4d07      	ldr	r5, [pc, #28]	@ (8007694 <_lseek_r+0x20>)
 8007678:	4604      	mov	r4, r0
 800767a:	4608      	mov	r0, r1
 800767c:	4611      	mov	r1, r2
 800767e:	2200      	movs	r2, #0
 8007680:	602a      	str	r2, [r5, #0]
 8007682:	461a      	mov	r2, r3
 8007684:	f7fa ffc3 	bl	800260e <_lseek>
 8007688:	1c43      	adds	r3, r0, #1
 800768a:	d102      	bne.n	8007692 <_lseek_r+0x1e>
 800768c:	682b      	ldr	r3, [r5, #0]
 800768e:	b103      	cbz	r3, 8007692 <_lseek_r+0x1e>
 8007690:	6023      	str	r3, [r4, #0]
 8007692:	bd38      	pop	{r3, r4, r5, pc}
 8007694:	20000490 	.word	0x20000490

08007698 <_read_r>:
 8007698:	b538      	push	{r3, r4, r5, lr}
 800769a:	4d07      	ldr	r5, [pc, #28]	@ (80076b8 <_read_r+0x20>)
 800769c:	4604      	mov	r4, r0
 800769e:	4608      	mov	r0, r1
 80076a0:	4611      	mov	r1, r2
 80076a2:	2200      	movs	r2, #0
 80076a4:	602a      	str	r2, [r5, #0]
 80076a6:	461a      	mov	r2, r3
 80076a8:	f7fa ff51 	bl	800254e <_read>
 80076ac:	1c43      	adds	r3, r0, #1
 80076ae:	d102      	bne.n	80076b6 <_read_r+0x1e>
 80076b0:	682b      	ldr	r3, [r5, #0]
 80076b2:	b103      	cbz	r3, 80076b6 <_read_r+0x1e>
 80076b4:	6023      	str	r3, [r4, #0]
 80076b6:	bd38      	pop	{r3, r4, r5, pc}
 80076b8:	20000490 	.word	0x20000490

080076bc <_write_r>:
 80076bc:	b538      	push	{r3, r4, r5, lr}
 80076be:	4d07      	ldr	r5, [pc, #28]	@ (80076dc <_write_r+0x20>)
 80076c0:	4604      	mov	r4, r0
 80076c2:	4608      	mov	r0, r1
 80076c4:	4611      	mov	r1, r2
 80076c6:	2200      	movs	r2, #0
 80076c8:	602a      	str	r2, [r5, #0]
 80076ca:	461a      	mov	r2, r3
 80076cc:	f7fa ff5c 	bl	8002588 <_write>
 80076d0:	1c43      	adds	r3, r0, #1
 80076d2:	d102      	bne.n	80076da <_write_r+0x1e>
 80076d4:	682b      	ldr	r3, [r5, #0]
 80076d6:	b103      	cbz	r3, 80076da <_write_r+0x1e>
 80076d8:	6023      	str	r3, [r4, #0]
 80076da:	bd38      	pop	{r3, r4, r5, pc}
 80076dc:	20000490 	.word	0x20000490

080076e0 <__errno>:
 80076e0:	4b01      	ldr	r3, [pc, #4]	@ (80076e8 <__errno+0x8>)
 80076e2:	6818      	ldr	r0, [r3, #0]
 80076e4:	4770      	bx	lr
 80076e6:	bf00      	nop
 80076e8:	2000001c 	.word	0x2000001c

080076ec <__libc_init_array>:
 80076ec:	b570      	push	{r4, r5, r6, lr}
 80076ee:	4d0d      	ldr	r5, [pc, #52]	@ (8007724 <__libc_init_array+0x38>)
 80076f0:	4c0d      	ldr	r4, [pc, #52]	@ (8007728 <__libc_init_array+0x3c>)
 80076f2:	1b64      	subs	r4, r4, r5
 80076f4:	10a4      	asrs	r4, r4, #2
 80076f6:	2600      	movs	r6, #0
 80076f8:	42a6      	cmp	r6, r4
 80076fa:	d109      	bne.n	8007710 <__libc_init_array+0x24>
 80076fc:	4d0b      	ldr	r5, [pc, #44]	@ (800772c <__libc_init_array+0x40>)
 80076fe:	4c0c      	ldr	r4, [pc, #48]	@ (8007730 <__libc_init_array+0x44>)
 8007700:	f002 fe8a 	bl	800a418 <_init>
 8007704:	1b64      	subs	r4, r4, r5
 8007706:	10a4      	asrs	r4, r4, #2
 8007708:	2600      	movs	r6, #0
 800770a:	42a6      	cmp	r6, r4
 800770c:	d105      	bne.n	800771a <__libc_init_array+0x2e>
 800770e:	bd70      	pop	{r4, r5, r6, pc}
 8007710:	f855 3b04 	ldr.w	r3, [r5], #4
 8007714:	4798      	blx	r3
 8007716:	3601      	adds	r6, #1
 8007718:	e7ee      	b.n	80076f8 <__libc_init_array+0xc>
 800771a:	f855 3b04 	ldr.w	r3, [r5], #4
 800771e:	4798      	blx	r3
 8007720:	3601      	adds	r6, #1
 8007722:	e7f2      	b.n	800770a <__libc_init_array+0x1e>
 8007724:	0800a96c 	.word	0x0800a96c
 8007728:	0800a96c 	.word	0x0800a96c
 800772c:	0800a96c 	.word	0x0800a96c
 8007730:	0800a970 	.word	0x0800a970

08007734 <__retarget_lock_init_recursive>:
 8007734:	4770      	bx	lr

08007736 <__retarget_lock_acquire_recursive>:
 8007736:	4770      	bx	lr

08007738 <__retarget_lock_release_recursive>:
 8007738:	4770      	bx	lr

0800773a <quorem>:
 800773a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800773e:	6903      	ldr	r3, [r0, #16]
 8007740:	690c      	ldr	r4, [r1, #16]
 8007742:	42a3      	cmp	r3, r4
 8007744:	4607      	mov	r7, r0
 8007746:	db7e      	blt.n	8007846 <quorem+0x10c>
 8007748:	3c01      	subs	r4, #1
 800774a:	f101 0814 	add.w	r8, r1, #20
 800774e:	00a3      	lsls	r3, r4, #2
 8007750:	f100 0514 	add.w	r5, r0, #20
 8007754:	9300      	str	r3, [sp, #0]
 8007756:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800775a:	9301      	str	r3, [sp, #4]
 800775c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007760:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007764:	3301      	adds	r3, #1
 8007766:	429a      	cmp	r2, r3
 8007768:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800776c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007770:	d32e      	bcc.n	80077d0 <quorem+0x96>
 8007772:	f04f 0a00 	mov.w	sl, #0
 8007776:	46c4      	mov	ip, r8
 8007778:	46ae      	mov	lr, r5
 800777a:	46d3      	mov	fp, sl
 800777c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007780:	b298      	uxth	r0, r3
 8007782:	fb06 a000 	mla	r0, r6, r0, sl
 8007786:	0c02      	lsrs	r2, r0, #16
 8007788:	0c1b      	lsrs	r3, r3, #16
 800778a:	fb06 2303 	mla	r3, r6, r3, r2
 800778e:	f8de 2000 	ldr.w	r2, [lr]
 8007792:	b280      	uxth	r0, r0
 8007794:	b292      	uxth	r2, r2
 8007796:	1a12      	subs	r2, r2, r0
 8007798:	445a      	add	r2, fp
 800779a:	f8de 0000 	ldr.w	r0, [lr]
 800779e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80077a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80077ac:	b292      	uxth	r2, r2
 80077ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80077b2:	45e1      	cmp	r9, ip
 80077b4:	f84e 2b04 	str.w	r2, [lr], #4
 80077b8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80077bc:	d2de      	bcs.n	800777c <quorem+0x42>
 80077be:	9b00      	ldr	r3, [sp, #0]
 80077c0:	58eb      	ldr	r3, [r5, r3]
 80077c2:	b92b      	cbnz	r3, 80077d0 <quorem+0x96>
 80077c4:	9b01      	ldr	r3, [sp, #4]
 80077c6:	3b04      	subs	r3, #4
 80077c8:	429d      	cmp	r5, r3
 80077ca:	461a      	mov	r2, r3
 80077cc:	d32f      	bcc.n	800782e <quorem+0xf4>
 80077ce:	613c      	str	r4, [r7, #16]
 80077d0:	4638      	mov	r0, r7
 80077d2:	f001 f97f 	bl	8008ad4 <__mcmp>
 80077d6:	2800      	cmp	r0, #0
 80077d8:	db25      	blt.n	8007826 <quorem+0xec>
 80077da:	4629      	mov	r1, r5
 80077dc:	2000      	movs	r0, #0
 80077de:	f858 2b04 	ldr.w	r2, [r8], #4
 80077e2:	f8d1 c000 	ldr.w	ip, [r1]
 80077e6:	fa1f fe82 	uxth.w	lr, r2
 80077ea:	fa1f f38c 	uxth.w	r3, ip
 80077ee:	eba3 030e 	sub.w	r3, r3, lr
 80077f2:	4403      	add	r3, r0
 80077f4:	0c12      	lsrs	r2, r2, #16
 80077f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80077fa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80077fe:	b29b      	uxth	r3, r3
 8007800:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007804:	45c1      	cmp	r9, r8
 8007806:	f841 3b04 	str.w	r3, [r1], #4
 800780a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800780e:	d2e6      	bcs.n	80077de <quorem+0xa4>
 8007810:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007814:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007818:	b922      	cbnz	r2, 8007824 <quorem+0xea>
 800781a:	3b04      	subs	r3, #4
 800781c:	429d      	cmp	r5, r3
 800781e:	461a      	mov	r2, r3
 8007820:	d30b      	bcc.n	800783a <quorem+0x100>
 8007822:	613c      	str	r4, [r7, #16]
 8007824:	3601      	adds	r6, #1
 8007826:	4630      	mov	r0, r6
 8007828:	b003      	add	sp, #12
 800782a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800782e:	6812      	ldr	r2, [r2, #0]
 8007830:	3b04      	subs	r3, #4
 8007832:	2a00      	cmp	r2, #0
 8007834:	d1cb      	bne.n	80077ce <quorem+0x94>
 8007836:	3c01      	subs	r4, #1
 8007838:	e7c6      	b.n	80077c8 <quorem+0x8e>
 800783a:	6812      	ldr	r2, [r2, #0]
 800783c:	3b04      	subs	r3, #4
 800783e:	2a00      	cmp	r2, #0
 8007840:	d1ef      	bne.n	8007822 <quorem+0xe8>
 8007842:	3c01      	subs	r4, #1
 8007844:	e7ea      	b.n	800781c <quorem+0xe2>
 8007846:	2000      	movs	r0, #0
 8007848:	e7ee      	b.n	8007828 <quorem+0xee>
 800784a:	0000      	movs	r0, r0
 800784c:	0000      	movs	r0, r0
	...

08007850 <_dtoa_r>:
 8007850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007854:	69c7      	ldr	r7, [r0, #28]
 8007856:	b097      	sub	sp, #92	@ 0x5c
 8007858:	ed8d 0b04 	vstr	d0, [sp, #16]
 800785c:	ec55 4b10 	vmov	r4, r5, d0
 8007860:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007862:	9107      	str	r1, [sp, #28]
 8007864:	4681      	mov	r9, r0
 8007866:	920c      	str	r2, [sp, #48]	@ 0x30
 8007868:	9311      	str	r3, [sp, #68]	@ 0x44
 800786a:	b97f      	cbnz	r7, 800788c <_dtoa_r+0x3c>
 800786c:	2010      	movs	r0, #16
 800786e:	f000 fe09 	bl	8008484 <malloc>
 8007872:	4602      	mov	r2, r0
 8007874:	f8c9 001c 	str.w	r0, [r9, #28]
 8007878:	b920      	cbnz	r0, 8007884 <_dtoa_r+0x34>
 800787a:	4ba9      	ldr	r3, [pc, #676]	@ (8007b20 <_dtoa_r+0x2d0>)
 800787c:	21ef      	movs	r1, #239	@ 0xef
 800787e:	48a9      	ldr	r0, [pc, #676]	@ (8007b24 <_dtoa_r+0x2d4>)
 8007880:	f002 f9d4 	bl	8009c2c <__assert_func>
 8007884:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007888:	6007      	str	r7, [r0, #0]
 800788a:	60c7      	str	r7, [r0, #12]
 800788c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007890:	6819      	ldr	r1, [r3, #0]
 8007892:	b159      	cbz	r1, 80078ac <_dtoa_r+0x5c>
 8007894:	685a      	ldr	r2, [r3, #4]
 8007896:	604a      	str	r2, [r1, #4]
 8007898:	2301      	movs	r3, #1
 800789a:	4093      	lsls	r3, r2
 800789c:	608b      	str	r3, [r1, #8]
 800789e:	4648      	mov	r0, r9
 80078a0:	f000 fee6 	bl	8008670 <_Bfree>
 80078a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80078a8:	2200      	movs	r2, #0
 80078aa:	601a      	str	r2, [r3, #0]
 80078ac:	1e2b      	subs	r3, r5, #0
 80078ae:	bfb9      	ittee	lt
 80078b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80078b4:	9305      	strlt	r3, [sp, #20]
 80078b6:	2300      	movge	r3, #0
 80078b8:	6033      	strge	r3, [r6, #0]
 80078ba:	9f05      	ldr	r7, [sp, #20]
 80078bc:	4b9a      	ldr	r3, [pc, #616]	@ (8007b28 <_dtoa_r+0x2d8>)
 80078be:	bfbc      	itt	lt
 80078c0:	2201      	movlt	r2, #1
 80078c2:	6032      	strlt	r2, [r6, #0]
 80078c4:	43bb      	bics	r3, r7
 80078c6:	d112      	bne.n	80078ee <_dtoa_r+0x9e>
 80078c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80078ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80078ce:	6013      	str	r3, [r2, #0]
 80078d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80078d4:	4323      	orrs	r3, r4
 80078d6:	f000 855a 	beq.w	800838e <_dtoa_r+0xb3e>
 80078da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80078dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007b3c <_dtoa_r+0x2ec>
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	f000 855c 	beq.w	800839e <_dtoa_r+0xb4e>
 80078e6:	f10a 0303 	add.w	r3, sl, #3
 80078ea:	f000 bd56 	b.w	800839a <_dtoa_r+0xb4a>
 80078ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80078f2:	2200      	movs	r2, #0
 80078f4:	ec51 0b17 	vmov	r0, r1, d7
 80078f8:	2300      	movs	r3, #0
 80078fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80078fe:	f7f9 f913 	bl	8000b28 <__aeabi_dcmpeq>
 8007902:	4680      	mov	r8, r0
 8007904:	b158      	cbz	r0, 800791e <_dtoa_r+0xce>
 8007906:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007908:	2301      	movs	r3, #1
 800790a:	6013      	str	r3, [r2, #0]
 800790c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800790e:	b113      	cbz	r3, 8007916 <_dtoa_r+0xc6>
 8007910:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007912:	4b86      	ldr	r3, [pc, #536]	@ (8007b2c <_dtoa_r+0x2dc>)
 8007914:	6013      	str	r3, [r2, #0]
 8007916:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007b40 <_dtoa_r+0x2f0>
 800791a:	f000 bd40 	b.w	800839e <_dtoa_r+0xb4e>
 800791e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007922:	aa14      	add	r2, sp, #80	@ 0x50
 8007924:	a915      	add	r1, sp, #84	@ 0x54
 8007926:	4648      	mov	r0, r9
 8007928:	f001 f984 	bl	8008c34 <__d2b>
 800792c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007930:	9002      	str	r0, [sp, #8]
 8007932:	2e00      	cmp	r6, #0
 8007934:	d078      	beq.n	8007a28 <_dtoa_r+0x1d8>
 8007936:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007938:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800793c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007940:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007944:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007948:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800794c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007950:	4619      	mov	r1, r3
 8007952:	2200      	movs	r2, #0
 8007954:	4b76      	ldr	r3, [pc, #472]	@ (8007b30 <_dtoa_r+0x2e0>)
 8007956:	f7f8 fcc7 	bl	80002e8 <__aeabi_dsub>
 800795a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007b08 <_dtoa_r+0x2b8>)
 800795c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007960:	f7f8 fe7a 	bl	8000658 <__aeabi_dmul>
 8007964:	a36a      	add	r3, pc, #424	@ (adr r3, 8007b10 <_dtoa_r+0x2c0>)
 8007966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796a:	f7f8 fcbf 	bl	80002ec <__adddf3>
 800796e:	4604      	mov	r4, r0
 8007970:	4630      	mov	r0, r6
 8007972:	460d      	mov	r5, r1
 8007974:	f7f8 fe06 	bl	8000584 <__aeabi_i2d>
 8007978:	a367      	add	r3, pc, #412	@ (adr r3, 8007b18 <_dtoa_r+0x2c8>)
 800797a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797e:	f7f8 fe6b 	bl	8000658 <__aeabi_dmul>
 8007982:	4602      	mov	r2, r0
 8007984:	460b      	mov	r3, r1
 8007986:	4620      	mov	r0, r4
 8007988:	4629      	mov	r1, r5
 800798a:	f7f8 fcaf 	bl	80002ec <__adddf3>
 800798e:	4604      	mov	r4, r0
 8007990:	460d      	mov	r5, r1
 8007992:	f7f9 f911 	bl	8000bb8 <__aeabi_d2iz>
 8007996:	2200      	movs	r2, #0
 8007998:	4607      	mov	r7, r0
 800799a:	2300      	movs	r3, #0
 800799c:	4620      	mov	r0, r4
 800799e:	4629      	mov	r1, r5
 80079a0:	f7f9 f8cc 	bl	8000b3c <__aeabi_dcmplt>
 80079a4:	b140      	cbz	r0, 80079b8 <_dtoa_r+0x168>
 80079a6:	4638      	mov	r0, r7
 80079a8:	f7f8 fdec 	bl	8000584 <__aeabi_i2d>
 80079ac:	4622      	mov	r2, r4
 80079ae:	462b      	mov	r3, r5
 80079b0:	f7f9 f8ba 	bl	8000b28 <__aeabi_dcmpeq>
 80079b4:	b900      	cbnz	r0, 80079b8 <_dtoa_r+0x168>
 80079b6:	3f01      	subs	r7, #1
 80079b8:	2f16      	cmp	r7, #22
 80079ba:	d852      	bhi.n	8007a62 <_dtoa_r+0x212>
 80079bc:	4b5d      	ldr	r3, [pc, #372]	@ (8007b34 <_dtoa_r+0x2e4>)
 80079be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80079c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80079ca:	f7f9 f8b7 	bl	8000b3c <__aeabi_dcmplt>
 80079ce:	2800      	cmp	r0, #0
 80079d0:	d049      	beq.n	8007a66 <_dtoa_r+0x216>
 80079d2:	3f01      	subs	r7, #1
 80079d4:	2300      	movs	r3, #0
 80079d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80079d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80079da:	1b9b      	subs	r3, r3, r6
 80079dc:	1e5a      	subs	r2, r3, #1
 80079de:	bf45      	ittet	mi
 80079e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80079e4:	9300      	strmi	r3, [sp, #0]
 80079e6:	2300      	movpl	r3, #0
 80079e8:	2300      	movmi	r3, #0
 80079ea:	9206      	str	r2, [sp, #24]
 80079ec:	bf54      	ite	pl
 80079ee:	9300      	strpl	r3, [sp, #0]
 80079f0:	9306      	strmi	r3, [sp, #24]
 80079f2:	2f00      	cmp	r7, #0
 80079f4:	db39      	blt.n	8007a6a <_dtoa_r+0x21a>
 80079f6:	9b06      	ldr	r3, [sp, #24]
 80079f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80079fa:	443b      	add	r3, r7
 80079fc:	9306      	str	r3, [sp, #24]
 80079fe:	2300      	movs	r3, #0
 8007a00:	9308      	str	r3, [sp, #32]
 8007a02:	9b07      	ldr	r3, [sp, #28]
 8007a04:	2b09      	cmp	r3, #9
 8007a06:	d863      	bhi.n	8007ad0 <_dtoa_r+0x280>
 8007a08:	2b05      	cmp	r3, #5
 8007a0a:	bfc4      	itt	gt
 8007a0c:	3b04      	subgt	r3, #4
 8007a0e:	9307      	strgt	r3, [sp, #28]
 8007a10:	9b07      	ldr	r3, [sp, #28]
 8007a12:	f1a3 0302 	sub.w	r3, r3, #2
 8007a16:	bfcc      	ite	gt
 8007a18:	2400      	movgt	r4, #0
 8007a1a:	2401      	movle	r4, #1
 8007a1c:	2b03      	cmp	r3, #3
 8007a1e:	d863      	bhi.n	8007ae8 <_dtoa_r+0x298>
 8007a20:	e8df f003 	tbb	[pc, r3]
 8007a24:	2b375452 	.word	0x2b375452
 8007a28:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007a2c:	441e      	add	r6, r3
 8007a2e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007a32:	2b20      	cmp	r3, #32
 8007a34:	bfc1      	itttt	gt
 8007a36:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007a3a:	409f      	lslgt	r7, r3
 8007a3c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007a40:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007a44:	bfd6      	itet	le
 8007a46:	f1c3 0320 	rsble	r3, r3, #32
 8007a4a:	ea47 0003 	orrgt.w	r0, r7, r3
 8007a4e:	fa04 f003 	lslle.w	r0, r4, r3
 8007a52:	f7f8 fd87 	bl	8000564 <__aeabi_ui2d>
 8007a56:	2201      	movs	r2, #1
 8007a58:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007a5c:	3e01      	subs	r6, #1
 8007a5e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007a60:	e776      	b.n	8007950 <_dtoa_r+0x100>
 8007a62:	2301      	movs	r3, #1
 8007a64:	e7b7      	b.n	80079d6 <_dtoa_r+0x186>
 8007a66:	9010      	str	r0, [sp, #64]	@ 0x40
 8007a68:	e7b6      	b.n	80079d8 <_dtoa_r+0x188>
 8007a6a:	9b00      	ldr	r3, [sp, #0]
 8007a6c:	1bdb      	subs	r3, r3, r7
 8007a6e:	9300      	str	r3, [sp, #0]
 8007a70:	427b      	negs	r3, r7
 8007a72:	9308      	str	r3, [sp, #32]
 8007a74:	2300      	movs	r3, #0
 8007a76:	930d      	str	r3, [sp, #52]	@ 0x34
 8007a78:	e7c3      	b.n	8007a02 <_dtoa_r+0x1b2>
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a80:	eb07 0b03 	add.w	fp, r7, r3
 8007a84:	f10b 0301 	add.w	r3, fp, #1
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	9303      	str	r3, [sp, #12]
 8007a8c:	bfb8      	it	lt
 8007a8e:	2301      	movlt	r3, #1
 8007a90:	e006      	b.n	8007aa0 <_dtoa_r+0x250>
 8007a92:	2301      	movs	r3, #1
 8007a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	dd28      	ble.n	8007aee <_dtoa_r+0x29e>
 8007a9c:	469b      	mov	fp, r3
 8007a9e:	9303      	str	r3, [sp, #12]
 8007aa0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007aa4:	2100      	movs	r1, #0
 8007aa6:	2204      	movs	r2, #4
 8007aa8:	f102 0514 	add.w	r5, r2, #20
 8007aac:	429d      	cmp	r5, r3
 8007aae:	d926      	bls.n	8007afe <_dtoa_r+0x2ae>
 8007ab0:	6041      	str	r1, [r0, #4]
 8007ab2:	4648      	mov	r0, r9
 8007ab4:	f000 fd9c 	bl	80085f0 <_Balloc>
 8007ab8:	4682      	mov	sl, r0
 8007aba:	2800      	cmp	r0, #0
 8007abc:	d142      	bne.n	8007b44 <_dtoa_r+0x2f4>
 8007abe:	4b1e      	ldr	r3, [pc, #120]	@ (8007b38 <_dtoa_r+0x2e8>)
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	f240 11af 	movw	r1, #431	@ 0x1af
 8007ac6:	e6da      	b.n	800787e <_dtoa_r+0x2e>
 8007ac8:	2300      	movs	r3, #0
 8007aca:	e7e3      	b.n	8007a94 <_dtoa_r+0x244>
 8007acc:	2300      	movs	r3, #0
 8007ace:	e7d5      	b.n	8007a7c <_dtoa_r+0x22c>
 8007ad0:	2401      	movs	r4, #1
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	9307      	str	r3, [sp, #28]
 8007ad6:	9409      	str	r4, [sp, #36]	@ 0x24
 8007ad8:	f04f 3bff 	mov.w	fp, #4294967295
 8007adc:	2200      	movs	r2, #0
 8007ade:	f8cd b00c 	str.w	fp, [sp, #12]
 8007ae2:	2312      	movs	r3, #18
 8007ae4:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ae6:	e7db      	b.n	8007aa0 <_dtoa_r+0x250>
 8007ae8:	2301      	movs	r3, #1
 8007aea:	9309      	str	r3, [sp, #36]	@ 0x24
 8007aec:	e7f4      	b.n	8007ad8 <_dtoa_r+0x288>
 8007aee:	f04f 0b01 	mov.w	fp, #1
 8007af2:	f8cd b00c 	str.w	fp, [sp, #12]
 8007af6:	465b      	mov	r3, fp
 8007af8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007afc:	e7d0      	b.n	8007aa0 <_dtoa_r+0x250>
 8007afe:	3101      	adds	r1, #1
 8007b00:	0052      	lsls	r2, r2, #1
 8007b02:	e7d1      	b.n	8007aa8 <_dtoa_r+0x258>
 8007b04:	f3af 8000 	nop.w
 8007b08:	636f4361 	.word	0x636f4361
 8007b0c:	3fd287a7 	.word	0x3fd287a7
 8007b10:	8b60c8b3 	.word	0x8b60c8b3
 8007b14:	3fc68a28 	.word	0x3fc68a28
 8007b18:	509f79fb 	.word	0x509f79fb
 8007b1c:	3fd34413 	.word	0x3fd34413
 8007b20:	0800a5db 	.word	0x0800a5db
 8007b24:	0800a5f2 	.word	0x0800a5f2
 8007b28:	7ff00000 	.word	0x7ff00000
 8007b2c:	0800a6dc 	.word	0x0800a6dc
 8007b30:	3ff80000 	.word	0x3ff80000
 8007b34:	0800a760 	.word	0x0800a760
 8007b38:	0800a64a 	.word	0x0800a64a
 8007b3c:	0800a5d7 	.word	0x0800a5d7
 8007b40:	0800a6db 	.word	0x0800a6db
 8007b44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b48:	6018      	str	r0, [r3, #0]
 8007b4a:	9b03      	ldr	r3, [sp, #12]
 8007b4c:	2b0e      	cmp	r3, #14
 8007b4e:	f200 80a1 	bhi.w	8007c94 <_dtoa_r+0x444>
 8007b52:	2c00      	cmp	r4, #0
 8007b54:	f000 809e 	beq.w	8007c94 <_dtoa_r+0x444>
 8007b58:	2f00      	cmp	r7, #0
 8007b5a:	dd33      	ble.n	8007bc4 <_dtoa_r+0x374>
 8007b5c:	4b9c      	ldr	r3, [pc, #624]	@ (8007dd0 <_dtoa_r+0x580>)
 8007b5e:	f007 020f 	and.w	r2, r7, #15
 8007b62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b66:	ed93 7b00 	vldr	d7, [r3]
 8007b6a:	05f8      	lsls	r0, r7, #23
 8007b6c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007b70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007b74:	d516      	bpl.n	8007ba4 <_dtoa_r+0x354>
 8007b76:	4b97      	ldr	r3, [pc, #604]	@ (8007dd4 <_dtoa_r+0x584>)
 8007b78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007b7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b80:	f7f8 fe94 	bl	80008ac <__aeabi_ddiv>
 8007b84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b88:	f004 040f 	and.w	r4, r4, #15
 8007b8c:	2603      	movs	r6, #3
 8007b8e:	4d91      	ldr	r5, [pc, #580]	@ (8007dd4 <_dtoa_r+0x584>)
 8007b90:	b954      	cbnz	r4, 8007ba8 <_dtoa_r+0x358>
 8007b92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b9a:	f7f8 fe87 	bl	80008ac <__aeabi_ddiv>
 8007b9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ba2:	e028      	b.n	8007bf6 <_dtoa_r+0x3a6>
 8007ba4:	2602      	movs	r6, #2
 8007ba6:	e7f2      	b.n	8007b8e <_dtoa_r+0x33e>
 8007ba8:	07e1      	lsls	r1, r4, #31
 8007baa:	d508      	bpl.n	8007bbe <_dtoa_r+0x36e>
 8007bac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007bb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007bb4:	f7f8 fd50 	bl	8000658 <__aeabi_dmul>
 8007bb8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007bbc:	3601      	adds	r6, #1
 8007bbe:	1064      	asrs	r4, r4, #1
 8007bc0:	3508      	adds	r5, #8
 8007bc2:	e7e5      	b.n	8007b90 <_dtoa_r+0x340>
 8007bc4:	f000 80af 	beq.w	8007d26 <_dtoa_r+0x4d6>
 8007bc8:	427c      	negs	r4, r7
 8007bca:	4b81      	ldr	r3, [pc, #516]	@ (8007dd0 <_dtoa_r+0x580>)
 8007bcc:	4d81      	ldr	r5, [pc, #516]	@ (8007dd4 <_dtoa_r+0x584>)
 8007bce:	f004 020f 	and.w	r2, r4, #15
 8007bd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007bde:	f7f8 fd3b 	bl	8000658 <__aeabi_dmul>
 8007be2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007be6:	1124      	asrs	r4, r4, #4
 8007be8:	2300      	movs	r3, #0
 8007bea:	2602      	movs	r6, #2
 8007bec:	2c00      	cmp	r4, #0
 8007bee:	f040 808f 	bne.w	8007d10 <_dtoa_r+0x4c0>
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d1d3      	bne.n	8007b9e <_dtoa_r+0x34e>
 8007bf6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007bf8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	f000 8094 	beq.w	8007d2a <_dtoa_r+0x4da>
 8007c02:	4b75      	ldr	r3, [pc, #468]	@ (8007dd8 <_dtoa_r+0x588>)
 8007c04:	2200      	movs	r2, #0
 8007c06:	4620      	mov	r0, r4
 8007c08:	4629      	mov	r1, r5
 8007c0a:	f7f8 ff97 	bl	8000b3c <__aeabi_dcmplt>
 8007c0e:	2800      	cmp	r0, #0
 8007c10:	f000 808b 	beq.w	8007d2a <_dtoa_r+0x4da>
 8007c14:	9b03      	ldr	r3, [sp, #12]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	f000 8087 	beq.w	8007d2a <_dtoa_r+0x4da>
 8007c1c:	f1bb 0f00 	cmp.w	fp, #0
 8007c20:	dd34      	ble.n	8007c8c <_dtoa_r+0x43c>
 8007c22:	4620      	mov	r0, r4
 8007c24:	4b6d      	ldr	r3, [pc, #436]	@ (8007ddc <_dtoa_r+0x58c>)
 8007c26:	2200      	movs	r2, #0
 8007c28:	4629      	mov	r1, r5
 8007c2a:	f7f8 fd15 	bl	8000658 <__aeabi_dmul>
 8007c2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c32:	f107 38ff 	add.w	r8, r7, #4294967295
 8007c36:	3601      	adds	r6, #1
 8007c38:	465c      	mov	r4, fp
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	f7f8 fca2 	bl	8000584 <__aeabi_i2d>
 8007c40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c44:	f7f8 fd08 	bl	8000658 <__aeabi_dmul>
 8007c48:	4b65      	ldr	r3, [pc, #404]	@ (8007de0 <_dtoa_r+0x590>)
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f7f8 fb4e 	bl	80002ec <__adddf3>
 8007c50:	4605      	mov	r5, r0
 8007c52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007c56:	2c00      	cmp	r4, #0
 8007c58:	d16a      	bne.n	8007d30 <_dtoa_r+0x4e0>
 8007c5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c5e:	4b61      	ldr	r3, [pc, #388]	@ (8007de4 <_dtoa_r+0x594>)
 8007c60:	2200      	movs	r2, #0
 8007c62:	f7f8 fb41 	bl	80002e8 <__aeabi_dsub>
 8007c66:	4602      	mov	r2, r0
 8007c68:	460b      	mov	r3, r1
 8007c6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c6e:	462a      	mov	r2, r5
 8007c70:	4633      	mov	r3, r6
 8007c72:	f7f8 ff81 	bl	8000b78 <__aeabi_dcmpgt>
 8007c76:	2800      	cmp	r0, #0
 8007c78:	f040 8298 	bne.w	80081ac <_dtoa_r+0x95c>
 8007c7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c80:	462a      	mov	r2, r5
 8007c82:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007c86:	f7f8 ff59 	bl	8000b3c <__aeabi_dcmplt>
 8007c8a:	bb38      	cbnz	r0, 8007cdc <_dtoa_r+0x48c>
 8007c8c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007c90:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007c94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	f2c0 8157 	blt.w	8007f4a <_dtoa_r+0x6fa>
 8007c9c:	2f0e      	cmp	r7, #14
 8007c9e:	f300 8154 	bgt.w	8007f4a <_dtoa_r+0x6fa>
 8007ca2:	4b4b      	ldr	r3, [pc, #300]	@ (8007dd0 <_dtoa_r+0x580>)
 8007ca4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007ca8:	ed93 7b00 	vldr	d7, [r3]
 8007cac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	ed8d 7b00 	vstr	d7, [sp]
 8007cb4:	f280 80e5 	bge.w	8007e82 <_dtoa_r+0x632>
 8007cb8:	9b03      	ldr	r3, [sp, #12]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	f300 80e1 	bgt.w	8007e82 <_dtoa_r+0x632>
 8007cc0:	d10c      	bne.n	8007cdc <_dtoa_r+0x48c>
 8007cc2:	4b48      	ldr	r3, [pc, #288]	@ (8007de4 <_dtoa_r+0x594>)
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	ec51 0b17 	vmov	r0, r1, d7
 8007cca:	f7f8 fcc5 	bl	8000658 <__aeabi_dmul>
 8007cce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cd2:	f7f8 ff47 	bl	8000b64 <__aeabi_dcmpge>
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	f000 8266 	beq.w	80081a8 <_dtoa_r+0x958>
 8007cdc:	2400      	movs	r4, #0
 8007cde:	4625      	mov	r5, r4
 8007ce0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ce2:	4656      	mov	r6, sl
 8007ce4:	ea6f 0803 	mvn.w	r8, r3
 8007ce8:	2700      	movs	r7, #0
 8007cea:	4621      	mov	r1, r4
 8007cec:	4648      	mov	r0, r9
 8007cee:	f000 fcbf 	bl	8008670 <_Bfree>
 8007cf2:	2d00      	cmp	r5, #0
 8007cf4:	f000 80bd 	beq.w	8007e72 <_dtoa_r+0x622>
 8007cf8:	b12f      	cbz	r7, 8007d06 <_dtoa_r+0x4b6>
 8007cfa:	42af      	cmp	r7, r5
 8007cfc:	d003      	beq.n	8007d06 <_dtoa_r+0x4b6>
 8007cfe:	4639      	mov	r1, r7
 8007d00:	4648      	mov	r0, r9
 8007d02:	f000 fcb5 	bl	8008670 <_Bfree>
 8007d06:	4629      	mov	r1, r5
 8007d08:	4648      	mov	r0, r9
 8007d0a:	f000 fcb1 	bl	8008670 <_Bfree>
 8007d0e:	e0b0      	b.n	8007e72 <_dtoa_r+0x622>
 8007d10:	07e2      	lsls	r2, r4, #31
 8007d12:	d505      	bpl.n	8007d20 <_dtoa_r+0x4d0>
 8007d14:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d18:	f7f8 fc9e 	bl	8000658 <__aeabi_dmul>
 8007d1c:	3601      	adds	r6, #1
 8007d1e:	2301      	movs	r3, #1
 8007d20:	1064      	asrs	r4, r4, #1
 8007d22:	3508      	adds	r5, #8
 8007d24:	e762      	b.n	8007bec <_dtoa_r+0x39c>
 8007d26:	2602      	movs	r6, #2
 8007d28:	e765      	b.n	8007bf6 <_dtoa_r+0x3a6>
 8007d2a:	9c03      	ldr	r4, [sp, #12]
 8007d2c:	46b8      	mov	r8, r7
 8007d2e:	e784      	b.n	8007c3a <_dtoa_r+0x3ea>
 8007d30:	4b27      	ldr	r3, [pc, #156]	@ (8007dd0 <_dtoa_r+0x580>)
 8007d32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007d38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d3c:	4454      	add	r4, sl
 8007d3e:	2900      	cmp	r1, #0
 8007d40:	d054      	beq.n	8007dec <_dtoa_r+0x59c>
 8007d42:	4929      	ldr	r1, [pc, #164]	@ (8007de8 <_dtoa_r+0x598>)
 8007d44:	2000      	movs	r0, #0
 8007d46:	f7f8 fdb1 	bl	80008ac <__aeabi_ddiv>
 8007d4a:	4633      	mov	r3, r6
 8007d4c:	462a      	mov	r2, r5
 8007d4e:	f7f8 facb 	bl	80002e8 <__aeabi_dsub>
 8007d52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007d56:	4656      	mov	r6, sl
 8007d58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d5c:	f7f8 ff2c 	bl	8000bb8 <__aeabi_d2iz>
 8007d60:	4605      	mov	r5, r0
 8007d62:	f7f8 fc0f 	bl	8000584 <__aeabi_i2d>
 8007d66:	4602      	mov	r2, r0
 8007d68:	460b      	mov	r3, r1
 8007d6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d6e:	f7f8 fabb 	bl	80002e8 <__aeabi_dsub>
 8007d72:	3530      	adds	r5, #48	@ 0x30
 8007d74:	4602      	mov	r2, r0
 8007d76:	460b      	mov	r3, r1
 8007d78:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007d7c:	f806 5b01 	strb.w	r5, [r6], #1
 8007d80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007d84:	f7f8 feda 	bl	8000b3c <__aeabi_dcmplt>
 8007d88:	2800      	cmp	r0, #0
 8007d8a:	d172      	bne.n	8007e72 <_dtoa_r+0x622>
 8007d8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d90:	4911      	ldr	r1, [pc, #68]	@ (8007dd8 <_dtoa_r+0x588>)
 8007d92:	2000      	movs	r0, #0
 8007d94:	f7f8 faa8 	bl	80002e8 <__aeabi_dsub>
 8007d98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007d9c:	f7f8 fece 	bl	8000b3c <__aeabi_dcmplt>
 8007da0:	2800      	cmp	r0, #0
 8007da2:	f040 80b4 	bne.w	8007f0e <_dtoa_r+0x6be>
 8007da6:	42a6      	cmp	r6, r4
 8007da8:	f43f af70 	beq.w	8007c8c <_dtoa_r+0x43c>
 8007dac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007db0:	4b0a      	ldr	r3, [pc, #40]	@ (8007ddc <_dtoa_r+0x58c>)
 8007db2:	2200      	movs	r2, #0
 8007db4:	f7f8 fc50 	bl	8000658 <__aeabi_dmul>
 8007db8:	4b08      	ldr	r3, [pc, #32]	@ (8007ddc <_dtoa_r+0x58c>)
 8007dba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dc4:	f7f8 fc48 	bl	8000658 <__aeabi_dmul>
 8007dc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dcc:	e7c4      	b.n	8007d58 <_dtoa_r+0x508>
 8007dce:	bf00      	nop
 8007dd0:	0800a760 	.word	0x0800a760
 8007dd4:	0800a738 	.word	0x0800a738
 8007dd8:	3ff00000 	.word	0x3ff00000
 8007ddc:	40240000 	.word	0x40240000
 8007de0:	401c0000 	.word	0x401c0000
 8007de4:	40140000 	.word	0x40140000
 8007de8:	3fe00000 	.word	0x3fe00000
 8007dec:	4631      	mov	r1, r6
 8007dee:	4628      	mov	r0, r5
 8007df0:	f7f8 fc32 	bl	8000658 <__aeabi_dmul>
 8007df4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007df8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007dfa:	4656      	mov	r6, sl
 8007dfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e00:	f7f8 feda 	bl	8000bb8 <__aeabi_d2iz>
 8007e04:	4605      	mov	r5, r0
 8007e06:	f7f8 fbbd 	bl	8000584 <__aeabi_i2d>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e12:	f7f8 fa69 	bl	80002e8 <__aeabi_dsub>
 8007e16:	3530      	adds	r5, #48	@ 0x30
 8007e18:	f806 5b01 	strb.w	r5, [r6], #1
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	460b      	mov	r3, r1
 8007e20:	42a6      	cmp	r6, r4
 8007e22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e26:	f04f 0200 	mov.w	r2, #0
 8007e2a:	d124      	bne.n	8007e76 <_dtoa_r+0x626>
 8007e2c:	4baf      	ldr	r3, [pc, #700]	@ (80080ec <_dtoa_r+0x89c>)
 8007e2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007e32:	f7f8 fa5b 	bl	80002ec <__adddf3>
 8007e36:	4602      	mov	r2, r0
 8007e38:	460b      	mov	r3, r1
 8007e3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e3e:	f7f8 fe9b 	bl	8000b78 <__aeabi_dcmpgt>
 8007e42:	2800      	cmp	r0, #0
 8007e44:	d163      	bne.n	8007f0e <_dtoa_r+0x6be>
 8007e46:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007e4a:	49a8      	ldr	r1, [pc, #672]	@ (80080ec <_dtoa_r+0x89c>)
 8007e4c:	2000      	movs	r0, #0
 8007e4e:	f7f8 fa4b 	bl	80002e8 <__aeabi_dsub>
 8007e52:	4602      	mov	r2, r0
 8007e54:	460b      	mov	r3, r1
 8007e56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e5a:	f7f8 fe6f 	bl	8000b3c <__aeabi_dcmplt>
 8007e5e:	2800      	cmp	r0, #0
 8007e60:	f43f af14 	beq.w	8007c8c <_dtoa_r+0x43c>
 8007e64:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007e66:	1e73      	subs	r3, r6, #1
 8007e68:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e6a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007e6e:	2b30      	cmp	r3, #48	@ 0x30
 8007e70:	d0f8      	beq.n	8007e64 <_dtoa_r+0x614>
 8007e72:	4647      	mov	r7, r8
 8007e74:	e03b      	b.n	8007eee <_dtoa_r+0x69e>
 8007e76:	4b9e      	ldr	r3, [pc, #632]	@ (80080f0 <_dtoa_r+0x8a0>)
 8007e78:	f7f8 fbee 	bl	8000658 <__aeabi_dmul>
 8007e7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e80:	e7bc      	b.n	8007dfc <_dtoa_r+0x5ac>
 8007e82:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007e86:	4656      	mov	r6, sl
 8007e88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e8c:	4620      	mov	r0, r4
 8007e8e:	4629      	mov	r1, r5
 8007e90:	f7f8 fd0c 	bl	80008ac <__aeabi_ddiv>
 8007e94:	f7f8 fe90 	bl	8000bb8 <__aeabi_d2iz>
 8007e98:	4680      	mov	r8, r0
 8007e9a:	f7f8 fb73 	bl	8000584 <__aeabi_i2d>
 8007e9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ea2:	f7f8 fbd9 	bl	8000658 <__aeabi_dmul>
 8007ea6:	4602      	mov	r2, r0
 8007ea8:	460b      	mov	r3, r1
 8007eaa:	4620      	mov	r0, r4
 8007eac:	4629      	mov	r1, r5
 8007eae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007eb2:	f7f8 fa19 	bl	80002e8 <__aeabi_dsub>
 8007eb6:	f806 4b01 	strb.w	r4, [r6], #1
 8007eba:	9d03      	ldr	r5, [sp, #12]
 8007ebc:	eba6 040a 	sub.w	r4, r6, sl
 8007ec0:	42a5      	cmp	r5, r4
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	d133      	bne.n	8007f30 <_dtoa_r+0x6e0>
 8007ec8:	f7f8 fa10 	bl	80002ec <__adddf3>
 8007ecc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ed0:	4604      	mov	r4, r0
 8007ed2:	460d      	mov	r5, r1
 8007ed4:	f7f8 fe50 	bl	8000b78 <__aeabi_dcmpgt>
 8007ed8:	b9c0      	cbnz	r0, 8007f0c <_dtoa_r+0x6bc>
 8007eda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ede:	4620      	mov	r0, r4
 8007ee0:	4629      	mov	r1, r5
 8007ee2:	f7f8 fe21 	bl	8000b28 <__aeabi_dcmpeq>
 8007ee6:	b110      	cbz	r0, 8007eee <_dtoa_r+0x69e>
 8007ee8:	f018 0f01 	tst.w	r8, #1
 8007eec:	d10e      	bne.n	8007f0c <_dtoa_r+0x6bc>
 8007eee:	9902      	ldr	r1, [sp, #8]
 8007ef0:	4648      	mov	r0, r9
 8007ef2:	f000 fbbd 	bl	8008670 <_Bfree>
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	7033      	strb	r3, [r6, #0]
 8007efa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007efc:	3701      	adds	r7, #1
 8007efe:	601f      	str	r7, [r3, #0]
 8007f00:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f000 824b 	beq.w	800839e <_dtoa_r+0xb4e>
 8007f08:	601e      	str	r6, [r3, #0]
 8007f0a:	e248      	b.n	800839e <_dtoa_r+0xb4e>
 8007f0c:	46b8      	mov	r8, r7
 8007f0e:	4633      	mov	r3, r6
 8007f10:	461e      	mov	r6, r3
 8007f12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f16:	2a39      	cmp	r2, #57	@ 0x39
 8007f18:	d106      	bne.n	8007f28 <_dtoa_r+0x6d8>
 8007f1a:	459a      	cmp	sl, r3
 8007f1c:	d1f8      	bne.n	8007f10 <_dtoa_r+0x6c0>
 8007f1e:	2230      	movs	r2, #48	@ 0x30
 8007f20:	f108 0801 	add.w	r8, r8, #1
 8007f24:	f88a 2000 	strb.w	r2, [sl]
 8007f28:	781a      	ldrb	r2, [r3, #0]
 8007f2a:	3201      	adds	r2, #1
 8007f2c:	701a      	strb	r2, [r3, #0]
 8007f2e:	e7a0      	b.n	8007e72 <_dtoa_r+0x622>
 8007f30:	4b6f      	ldr	r3, [pc, #444]	@ (80080f0 <_dtoa_r+0x8a0>)
 8007f32:	2200      	movs	r2, #0
 8007f34:	f7f8 fb90 	bl	8000658 <__aeabi_dmul>
 8007f38:	2200      	movs	r2, #0
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	4604      	mov	r4, r0
 8007f3e:	460d      	mov	r5, r1
 8007f40:	f7f8 fdf2 	bl	8000b28 <__aeabi_dcmpeq>
 8007f44:	2800      	cmp	r0, #0
 8007f46:	d09f      	beq.n	8007e88 <_dtoa_r+0x638>
 8007f48:	e7d1      	b.n	8007eee <_dtoa_r+0x69e>
 8007f4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f4c:	2a00      	cmp	r2, #0
 8007f4e:	f000 80ea 	beq.w	8008126 <_dtoa_r+0x8d6>
 8007f52:	9a07      	ldr	r2, [sp, #28]
 8007f54:	2a01      	cmp	r2, #1
 8007f56:	f300 80cd 	bgt.w	80080f4 <_dtoa_r+0x8a4>
 8007f5a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007f5c:	2a00      	cmp	r2, #0
 8007f5e:	f000 80c1 	beq.w	80080e4 <_dtoa_r+0x894>
 8007f62:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007f66:	9c08      	ldr	r4, [sp, #32]
 8007f68:	9e00      	ldr	r6, [sp, #0]
 8007f6a:	9a00      	ldr	r2, [sp, #0]
 8007f6c:	441a      	add	r2, r3
 8007f6e:	9200      	str	r2, [sp, #0]
 8007f70:	9a06      	ldr	r2, [sp, #24]
 8007f72:	2101      	movs	r1, #1
 8007f74:	441a      	add	r2, r3
 8007f76:	4648      	mov	r0, r9
 8007f78:	9206      	str	r2, [sp, #24]
 8007f7a:	f000 fc2d 	bl	80087d8 <__i2b>
 8007f7e:	4605      	mov	r5, r0
 8007f80:	b166      	cbz	r6, 8007f9c <_dtoa_r+0x74c>
 8007f82:	9b06      	ldr	r3, [sp, #24]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	dd09      	ble.n	8007f9c <_dtoa_r+0x74c>
 8007f88:	42b3      	cmp	r3, r6
 8007f8a:	9a00      	ldr	r2, [sp, #0]
 8007f8c:	bfa8      	it	ge
 8007f8e:	4633      	movge	r3, r6
 8007f90:	1ad2      	subs	r2, r2, r3
 8007f92:	9200      	str	r2, [sp, #0]
 8007f94:	9a06      	ldr	r2, [sp, #24]
 8007f96:	1af6      	subs	r6, r6, r3
 8007f98:	1ad3      	subs	r3, r2, r3
 8007f9a:	9306      	str	r3, [sp, #24]
 8007f9c:	9b08      	ldr	r3, [sp, #32]
 8007f9e:	b30b      	cbz	r3, 8007fe4 <_dtoa_r+0x794>
 8007fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f000 80c6 	beq.w	8008134 <_dtoa_r+0x8e4>
 8007fa8:	2c00      	cmp	r4, #0
 8007faa:	f000 80c0 	beq.w	800812e <_dtoa_r+0x8de>
 8007fae:	4629      	mov	r1, r5
 8007fb0:	4622      	mov	r2, r4
 8007fb2:	4648      	mov	r0, r9
 8007fb4:	f000 fcc8 	bl	8008948 <__pow5mult>
 8007fb8:	9a02      	ldr	r2, [sp, #8]
 8007fba:	4601      	mov	r1, r0
 8007fbc:	4605      	mov	r5, r0
 8007fbe:	4648      	mov	r0, r9
 8007fc0:	f000 fc20 	bl	8008804 <__multiply>
 8007fc4:	9902      	ldr	r1, [sp, #8]
 8007fc6:	4680      	mov	r8, r0
 8007fc8:	4648      	mov	r0, r9
 8007fca:	f000 fb51 	bl	8008670 <_Bfree>
 8007fce:	9b08      	ldr	r3, [sp, #32]
 8007fd0:	1b1b      	subs	r3, r3, r4
 8007fd2:	9308      	str	r3, [sp, #32]
 8007fd4:	f000 80b1 	beq.w	800813a <_dtoa_r+0x8ea>
 8007fd8:	9a08      	ldr	r2, [sp, #32]
 8007fda:	4641      	mov	r1, r8
 8007fdc:	4648      	mov	r0, r9
 8007fde:	f000 fcb3 	bl	8008948 <__pow5mult>
 8007fe2:	9002      	str	r0, [sp, #8]
 8007fe4:	2101      	movs	r1, #1
 8007fe6:	4648      	mov	r0, r9
 8007fe8:	f000 fbf6 	bl	80087d8 <__i2b>
 8007fec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fee:	4604      	mov	r4, r0
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	f000 81d8 	beq.w	80083a6 <_dtoa_r+0xb56>
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	4601      	mov	r1, r0
 8007ffa:	4648      	mov	r0, r9
 8007ffc:	f000 fca4 	bl	8008948 <__pow5mult>
 8008000:	9b07      	ldr	r3, [sp, #28]
 8008002:	2b01      	cmp	r3, #1
 8008004:	4604      	mov	r4, r0
 8008006:	f300 809f 	bgt.w	8008148 <_dtoa_r+0x8f8>
 800800a:	9b04      	ldr	r3, [sp, #16]
 800800c:	2b00      	cmp	r3, #0
 800800e:	f040 8097 	bne.w	8008140 <_dtoa_r+0x8f0>
 8008012:	9b05      	ldr	r3, [sp, #20]
 8008014:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008018:	2b00      	cmp	r3, #0
 800801a:	f040 8093 	bne.w	8008144 <_dtoa_r+0x8f4>
 800801e:	9b05      	ldr	r3, [sp, #20]
 8008020:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008024:	0d1b      	lsrs	r3, r3, #20
 8008026:	051b      	lsls	r3, r3, #20
 8008028:	b133      	cbz	r3, 8008038 <_dtoa_r+0x7e8>
 800802a:	9b00      	ldr	r3, [sp, #0]
 800802c:	3301      	adds	r3, #1
 800802e:	9300      	str	r3, [sp, #0]
 8008030:	9b06      	ldr	r3, [sp, #24]
 8008032:	3301      	adds	r3, #1
 8008034:	9306      	str	r3, [sp, #24]
 8008036:	2301      	movs	r3, #1
 8008038:	9308      	str	r3, [sp, #32]
 800803a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800803c:	2b00      	cmp	r3, #0
 800803e:	f000 81b8 	beq.w	80083b2 <_dtoa_r+0xb62>
 8008042:	6923      	ldr	r3, [r4, #16]
 8008044:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008048:	6918      	ldr	r0, [r3, #16]
 800804a:	f000 fb79 	bl	8008740 <__hi0bits>
 800804e:	f1c0 0020 	rsb	r0, r0, #32
 8008052:	9b06      	ldr	r3, [sp, #24]
 8008054:	4418      	add	r0, r3
 8008056:	f010 001f 	ands.w	r0, r0, #31
 800805a:	f000 8082 	beq.w	8008162 <_dtoa_r+0x912>
 800805e:	f1c0 0320 	rsb	r3, r0, #32
 8008062:	2b04      	cmp	r3, #4
 8008064:	dd73      	ble.n	800814e <_dtoa_r+0x8fe>
 8008066:	9b00      	ldr	r3, [sp, #0]
 8008068:	f1c0 001c 	rsb	r0, r0, #28
 800806c:	4403      	add	r3, r0
 800806e:	9300      	str	r3, [sp, #0]
 8008070:	9b06      	ldr	r3, [sp, #24]
 8008072:	4403      	add	r3, r0
 8008074:	4406      	add	r6, r0
 8008076:	9306      	str	r3, [sp, #24]
 8008078:	9b00      	ldr	r3, [sp, #0]
 800807a:	2b00      	cmp	r3, #0
 800807c:	dd05      	ble.n	800808a <_dtoa_r+0x83a>
 800807e:	9902      	ldr	r1, [sp, #8]
 8008080:	461a      	mov	r2, r3
 8008082:	4648      	mov	r0, r9
 8008084:	f000 fcba 	bl	80089fc <__lshift>
 8008088:	9002      	str	r0, [sp, #8]
 800808a:	9b06      	ldr	r3, [sp, #24]
 800808c:	2b00      	cmp	r3, #0
 800808e:	dd05      	ble.n	800809c <_dtoa_r+0x84c>
 8008090:	4621      	mov	r1, r4
 8008092:	461a      	mov	r2, r3
 8008094:	4648      	mov	r0, r9
 8008096:	f000 fcb1 	bl	80089fc <__lshift>
 800809a:	4604      	mov	r4, r0
 800809c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d061      	beq.n	8008166 <_dtoa_r+0x916>
 80080a2:	9802      	ldr	r0, [sp, #8]
 80080a4:	4621      	mov	r1, r4
 80080a6:	f000 fd15 	bl	8008ad4 <__mcmp>
 80080aa:	2800      	cmp	r0, #0
 80080ac:	da5b      	bge.n	8008166 <_dtoa_r+0x916>
 80080ae:	2300      	movs	r3, #0
 80080b0:	9902      	ldr	r1, [sp, #8]
 80080b2:	220a      	movs	r2, #10
 80080b4:	4648      	mov	r0, r9
 80080b6:	f000 fafd 	bl	80086b4 <__multadd>
 80080ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080bc:	9002      	str	r0, [sp, #8]
 80080be:	f107 38ff 	add.w	r8, r7, #4294967295
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	f000 8177 	beq.w	80083b6 <_dtoa_r+0xb66>
 80080c8:	4629      	mov	r1, r5
 80080ca:	2300      	movs	r3, #0
 80080cc:	220a      	movs	r2, #10
 80080ce:	4648      	mov	r0, r9
 80080d0:	f000 faf0 	bl	80086b4 <__multadd>
 80080d4:	f1bb 0f00 	cmp.w	fp, #0
 80080d8:	4605      	mov	r5, r0
 80080da:	dc6f      	bgt.n	80081bc <_dtoa_r+0x96c>
 80080dc:	9b07      	ldr	r3, [sp, #28]
 80080de:	2b02      	cmp	r3, #2
 80080e0:	dc49      	bgt.n	8008176 <_dtoa_r+0x926>
 80080e2:	e06b      	b.n	80081bc <_dtoa_r+0x96c>
 80080e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80080e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80080ea:	e73c      	b.n	8007f66 <_dtoa_r+0x716>
 80080ec:	3fe00000 	.word	0x3fe00000
 80080f0:	40240000 	.word	0x40240000
 80080f4:	9b03      	ldr	r3, [sp, #12]
 80080f6:	1e5c      	subs	r4, r3, #1
 80080f8:	9b08      	ldr	r3, [sp, #32]
 80080fa:	42a3      	cmp	r3, r4
 80080fc:	db09      	blt.n	8008112 <_dtoa_r+0x8c2>
 80080fe:	1b1c      	subs	r4, r3, r4
 8008100:	9b03      	ldr	r3, [sp, #12]
 8008102:	2b00      	cmp	r3, #0
 8008104:	f6bf af30 	bge.w	8007f68 <_dtoa_r+0x718>
 8008108:	9b00      	ldr	r3, [sp, #0]
 800810a:	9a03      	ldr	r2, [sp, #12]
 800810c:	1a9e      	subs	r6, r3, r2
 800810e:	2300      	movs	r3, #0
 8008110:	e72b      	b.n	8007f6a <_dtoa_r+0x71a>
 8008112:	9b08      	ldr	r3, [sp, #32]
 8008114:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008116:	9408      	str	r4, [sp, #32]
 8008118:	1ae3      	subs	r3, r4, r3
 800811a:	441a      	add	r2, r3
 800811c:	9e00      	ldr	r6, [sp, #0]
 800811e:	9b03      	ldr	r3, [sp, #12]
 8008120:	920d      	str	r2, [sp, #52]	@ 0x34
 8008122:	2400      	movs	r4, #0
 8008124:	e721      	b.n	8007f6a <_dtoa_r+0x71a>
 8008126:	9c08      	ldr	r4, [sp, #32]
 8008128:	9e00      	ldr	r6, [sp, #0]
 800812a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800812c:	e728      	b.n	8007f80 <_dtoa_r+0x730>
 800812e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008132:	e751      	b.n	8007fd8 <_dtoa_r+0x788>
 8008134:	9a08      	ldr	r2, [sp, #32]
 8008136:	9902      	ldr	r1, [sp, #8]
 8008138:	e750      	b.n	8007fdc <_dtoa_r+0x78c>
 800813a:	f8cd 8008 	str.w	r8, [sp, #8]
 800813e:	e751      	b.n	8007fe4 <_dtoa_r+0x794>
 8008140:	2300      	movs	r3, #0
 8008142:	e779      	b.n	8008038 <_dtoa_r+0x7e8>
 8008144:	9b04      	ldr	r3, [sp, #16]
 8008146:	e777      	b.n	8008038 <_dtoa_r+0x7e8>
 8008148:	2300      	movs	r3, #0
 800814a:	9308      	str	r3, [sp, #32]
 800814c:	e779      	b.n	8008042 <_dtoa_r+0x7f2>
 800814e:	d093      	beq.n	8008078 <_dtoa_r+0x828>
 8008150:	9a00      	ldr	r2, [sp, #0]
 8008152:	331c      	adds	r3, #28
 8008154:	441a      	add	r2, r3
 8008156:	9200      	str	r2, [sp, #0]
 8008158:	9a06      	ldr	r2, [sp, #24]
 800815a:	441a      	add	r2, r3
 800815c:	441e      	add	r6, r3
 800815e:	9206      	str	r2, [sp, #24]
 8008160:	e78a      	b.n	8008078 <_dtoa_r+0x828>
 8008162:	4603      	mov	r3, r0
 8008164:	e7f4      	b.n	8008150 <_dtoa_r+0x900>
 8008166:	9b03      	ldr	r3, [sp, #12]
 8008168:	2b00      	cmp	r3, #0
 800816a:	46b8      	mov	r8, r7
 800816c:	dc20      	bgt.n	80081b0 <_dtoa_r+0x960>
 800816e:	469b      	mov	fp, r3
 8008170:	9b07      	ldr	r3, [sp, #28]
 8008172:	2b02      	cmp	r3, #2
 8008174:	dd1e      	ble.n	80081b4 <_dtoa_r+0x964>
 8008176:	f1bb 0f00 	cmp.w	fp, #0
 800817a:	f47f adb1 	bne.w	8007ce0 <_dtoa_r+0x490>
 800817e:	4621      	mov	r1, r4
 8008180:	465b      	mov	r3, fp
 8008182:	2205      	movs	r2, #5
 8008184:	4648      	mov	r0, r9
 8008186:	f000 fa95 	bl	80086b4 <__multadd>
 800818a:	4601      	mov	r1, r0
 800818c:	4604      	mov	r4, r0
 800818e:	9802      	ldr	r0, [sp, #8]
 8008190:	f000 fca0 	bl	8008ad4 <__mcmp>
 8008194:	2800      	cmp	r0, #0
 8008196:	f77f ada3 	ble.w	8007ce0 <_dtoa_r+0x490>
 800819a:	4656      	mov	r6, sl
 800819c:	2331      	movs	r3, #49	@ 0x31
 800819e:	f806 3b01 	strb.w	r3, [r6], #1
 80081a2:	f108 0801 	add.w	r8, r8, #1
 80081a6:	e59f      	b.n	8007ce8 <_dtoa_r+0x498>
 80081a8:	9c03      	ldr	r4, [sp, #12]
 80081aa:	46b8      	mov	r8, r7
 80081ac:	4625      	mov	r5, r4
 80081ae:	e7f4      	b.n	800819a <_dtoa_r+0x94a>
 80081b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80081b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f000 8101 	beq.w	80083be <_dtoa_r+0xb6e>
 80081bc:	2e00      	cmp	r6, #0
 80081be:	dd05      	ble.n	80081cc <_dtoa_r+0x97c>
 80081c0:	4629      	mov	r1, r5
 80081c2:	4632      	mov	r2, r6
 80081c4:	4648      	mov	r0, r9
 80081c6:	f000 fc19 	bl	80089fc <__lshift>
 80081ca:	4605      	mov	r5, r0
 80081cc:	9b08      	ldr	r3, [sp, #32]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d05c      	beq.n	800828c <_dtoa_r+0xa3c>
 80081d2:	6869      	ldr	r1, [r5, #4]
 80081d4:	4648      	mov	r0, r9
 80081d6:	f000 fa0b 	bl	80085f0 <_Balloc>
 80081da:	4606      	mov	r6, r0
 80081dc:	b928      	cbnz	r0, 80081ea <_dtoa_r+0x99a>
 80081de:	4b82      	ldr	r3, [pc, #520]	@ (80083e8 <_dtoa_r+0xb98>)
 80081e0:	4602      	mov	r2, r0
 80081e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80081e6:	f7ff bb4a 	b.w	800787e <_dtoa_r+0x2e>
 80081ea:	692a      	ldr	r2, [r5, #16]
 80081ec:	3202      	adds	r2, #2
 80081ee:	0092      	lsls	r2, r2, #2
 80081f0:	f105 010c 	add.w	r1, r5, #12
 80081f4:	300c      	adds	r0, #12
 80081f6:	f001 fd0b 	bl	8009c10 <memcpy>
 80081fa:	2201      	movs	r2, #1
 80081fc:	4631      	mov	r1, r6
 80081fe:	4648      	mov	r0, r9
 8008200:	f000 fbfc 	bl	80089fc <__lshift>
 8008204:	f10a 0301 	add.w	r3, sl, #1
 8008208:	9300      	str	r3, [sp, #0]
 800820a:	eb0a 030b 	add.w	r3, sl, fp
 800820e:	9308      	str	r3, [sp, #32]
 8008210:	9b04      	ldr	r3, [sp, #16]
 8008212:	f003 0301 	and.w	r3, r3, #1
 8008216:	462f      	mov	r7, r5
 8008218:	9306      	str	r3, [sp, #24]
 800821a:	4605      	mov	r5, r0
 800821c:	9b00      	ldr	r3, [sp, #0]
 800821e:	9802      	ldr	r0, [sp, #8]
 8008220:	4621      	mov	r1, r4
 8008222:	f103 3bff 	add.w	fp, r3, #4294967295
 8008226:	f7ff fa88 	bl	800773a <quorem>
 800822a:	4603      	mov	r3, r0
 800822c:	3330      	adds	r3, #48	@ 0x30
 800822e:	9003      	str	r0, [sp, #12]
 8008230:	4639      	mov	r1, r7
 8008232:	9802      	ldr	r0, [sp, #8]
 8008234:	9309      	str	r3, [sp, #36]	@ 0x24
 8008236:	f000 fc4d 	bl	8008ad4 <__mcmp>
 800823a:	462a      	mov	r2, r5
 800823c:	9004      	str	r0, [sp, #16]
 800823e:	4621      	mov	r1, r4
 8008240:	4648      	mov	r0, r9
 8008242:	f000 fc63 	bl	8008b0c <__mdiff>
 8008246:	68c2      	ldr	r2, [r0, #12]
 8008248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800824a:	4606      	mov	r6, r0
 800824c:	bb02      	cbnz	r2, 8008290 <_dtoa_r+0xa40>
 800824e:	4601      	mov	r1, r0
 8008250:	9802      	ldr	r0, [sp, #8]
 8008252:	f000 fc3f 	bl	8008ad4 <__mcmp>
 8008256:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008258:	4602      	mov	r2, r0
 800825a:	4631      	mov	r1, r6
 800825c:	4648      	mov	r0, r9
 800825e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008260:	9309      	str	r3, [sp, #36]	@ 0x24
 8008262:	f000 fa05 	bl	8008670 <_Bfree>
 8008266:	9b07      	ldr	r3, [sp, #28]
 8008268:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800826a:	9e00      	ldr	r6, [sp, #0]
 800826c:	ea42 0103 	orr.w	r1, r2, r3
 8008270:	9b06      	ldr	r3, [sp, #24]
 8008272:	4319      	orrs	r1, r3
 8008274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008276:	d10d      	bne.n	8008294 <_dtoa_r+0xa44>
 8008278:	2b39      	cmp	r3, #57	@ 0x39
 800827a:	d027      	beq.n	80082cc <_dtoa_r+0xa7c>
 800827c:	9a04      	ldr	r2, [sp, #16]
 800827e:	2a00      	cmp	r2, #0
 8008280:	dd01      	ble.n	8008286 <_dtoa_r+0xa36>
 8008282:	9b03      	ldr	r3, [sp, #12]
 8008284:	3331      	adds	r3, #49	@ 0x31
 8008286:	f88b 3000 	strb.w	r3, [fp]
 800828a:	e52e      	b.n	8007cea <_dtoa_r+0x49a>
 800828c:	4628      	mov	r0, r5
 800828e:	e7b9      	b.n	8008204 <_dtoa_r+0x9b4>
 8008290:	2201      	movs	r2, #1
 8008292:	e7e2      	b.n	800825a <_dtoa_r+0xa0a>
 8008294:	9904      	ldr	r1, [sp, #16]
 8008296:	2900      	cmp	r1, #0
 8008298:	db04      	blt.n	80082a4 <_dtoa_r+0xa54>
 800829a:	9807      	ldr	r0, [sp, #28]
 800829c:	4301      	orrs	r1, r0
 800829e:	9806      	ldr	r0, [sp, #24]
 80082a0:	4301      	orrs	r1, r0
 80082a2:	d120      	bne.n	80082e6 <_dtoa_r+0xa96>
 80082a4:	2a00      	cmp	r2, #0
 80082a6:	ddee      	ble.n	8008286 <_dtoa_r+0xa36>
 80082a8:	9902      	ldr	r1, [sp, #8]
 80082aa:	9300      	str	r3, [sp, #0]
 80082ac:	2201      	movs	r2, #1
 80082ae:	4648      	mov	r0, r9
 80082b0:	f000 fba4 	bl	80089fc <__lshift>
 80082b4:	4621      	mov	r1, r4
 80082b6:	9002      	str	r0, [sp, #8]
 80082b8:	f000 fc0c 	bl	8008ad4 <__mcmp>
 80082bc:	2800      	cmp	r0, #0
 80082be:	9b00      	ldr	r3, [sp, #0]
 80082c0:	dc02      	bgt.n	80082c8 <_dtoa_r+0xa78>
 80082c2:	d1e0      	bne.n	8008286 <_dtoa_r+0xa36>
 80082c4:	07da      	lsls	r2, r3, #31
 80082c6:	d5de      	bpl.n	8008286 <_dtoa_r+0xa36>
 80082c8:	2b39      	cmp	r3, #57	@ 0x39
 80082ca:	d1da      	bne.n	8008282 <_dtoa_r+0xa32>
 80082cc:	2339      	movs	r3, #57	@ 0x39
 80082ce:	f88b 3000 	strb.w	r3, [fp]
 80082d2:	4633      	mov	r3, r6
 80082d4:	461e      	mov	r6, r3
 80082d6:	3b01      	subs	r3, #1
 80082d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80082dc:	2a39      	cmp	r2, #57	@ 0x39
 80082de:	d04e      	beq.n	800837e <_dtoa_r+0xb2e>
 80082e0:	3201      	adds	r2, #1
 80082e2:	701a      	strb	r2, [r3, #0]
 80082e4:	e501      	b.n	8007cea <_dtoa_r+0x49a>
 80082e6:	2a00      	cmp	r2, #0
 80082e8:	dd03      	ble.n	80082f2 <_dtoa_r+0xaa2>
 80082ea:	2b39      	cmp	r3, #57	@ 0x39
 80082ec:	d0ee      	beq.n	80082cc <_dtoa_r+0xa7c>
 80082ee:	3301      	adds	r3, #1
 80082f0:	e7c9      	b.n	8008286 <_dtoa_r+0xa36>
 80082f2:	9a00      	ldr	r2, [sp, #0]
 80082f4:	9908      	ldr	r1, [sp, #32]
 80082f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80082fa:	428a      	cmp	r2, r1
 80082fc:	d028      	beq.n	8008350 <_dtoa_r+0xb00>
 80082fe:	9902      	ldr	r1, [sp, #8]
 8008300:	2300      	movs	r3, #0
 8008302:	220a      	movs	r2, #10
 8008304:	4648      	mov	r0, r9
 8008306:	f000 f9d5 	bl	80086b4 <__multadd>
 800830a:	42af      	cmp	r7, r5
 800830c:	9002      	str	r0, [sp, #8]
 800830e:	f04f 0300 	mov.w	r3, #0
 8008312:	f04f 020a 	mov.w	r2, #10
 8008316:	4639      	mov	r1, r7
 8008318:	4648      	mov	r0, r9
 800831a:	d107      	bne.n	800832c <_dtoa_r+0xadc>
 800831c:	f000 f9ca 	bl	80086b4 <__multadd>
 8008320:	4607      	mov	r7, r0
 8008322:	4605      	mov	r5, r0
 8008324:	9b00      	ldr	r3, [sp, #0]
 8008326:	3301      	adds	r3, #1
 8008328:	9300      	str	r3, [sp, #0]
 800832a:	e777      	b.n	800821c <_dtoa_r+0x9cc>
 800832c:	f000 f9c2 	bl	80086b4 <__multadd>
 8008330:	4629      	mov	r1, r5
 8008332:	4607      	mov	r7, r0
 8008334:	2300      	movs	r3, #0
 8008336:	220a      	movs	r2, #10
 8008338:	4648      	mov	r0, r9
 800833a:	f000 f9bb 	bl	80086b4 <__multadd>
 800833e:	4605      	mov	r5, r0
 8008340:	e7f0      	b.n	8008324 <_dtoa_r+0xad4>
 8008342:	f1bb 0f00 	cmp.w	fp, #0
 8008346:	bfcc      	ite	gt
 8008348:	465e      	movgt	r6, fp
 800834a:	2601      	movle	r6, #1
 800834c:	4456      	add	r6, sl
 800834e:	2700      	movs	r7, #0
 8008350:	9902      	ldr	r1, [sp, #8]
 8008352:	9300      	str	r3, [sp, #0]
 8008354:	2201      	movs	r2, #1
 8008356:	4648      	mov	r0, r9
 8008358:	f000 fb50 	bl	80089fc <__lshift>
 800835c:	4621      	mov	r1, r4
 800835e:	9002      	str	r0, [sp, #8]
 8008360:	f000 fbb8 	bl	8008ad4 <__mcmp>
 8008364:	2800      	cmp	r0, #0
 8008366:	dcb4      	bgt.n	80082d2 <_dtoa_r+0xa82>
 8008368:	d102      	bne.n	8008370 <_dtoa_r+0xb20>
 800836a:	9b00      	ldr	r3, [sp, #0]
 800836c:	07db      	lsls	r3, r3, #31
 800836e:	d4b0      	bmi.n	80082d2 <_dtoa_r+0xa82>
 8008370:	4633      	mov	r3, r6
 8008372:	461e      	mov	r6, r3
 8008374:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008378:	2a30      	cmp	r2, #48	@ 0x30
 800837a:	d0fa      	beq.n	8008372 <_dtoa_r+0xb22>
 800837c:	e4b5      	b.n	8007cea <_dtoa_r+0x49a>
 800837e:	459a      	cmp	sl, r3
 8008380:	d1a8      	bne.n	80082d4 <_dtoa_r+0xa84>
 8008382:	2331      	movs	r3, #49	@ 0x31
 8008384:	f108 0801 	add.w	r8, r8, #1
 8008388:	f88a 3000 	strb.w	r3, [sl]
 800838c:	e4ad      	b.n	8007cea <_dtoa_r+0x49a>
 800838e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008390:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80083ec <_dtoa_r+0xb9c>
 8008394:	b11b      	cbz	r3, 800839e <_dtoa_r+0xb4e>
 8008396:	f10a 0308 	add.w	r3, sl, #8
 800839a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800839c:	6013      	str	r3, [r2, #0]
 800839e:	4650      	mov	r0, sl
 80083a0:	b017      	add	sp, #92	@ 0x5c
 80083a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a6:	9b07      	ldr	r3, [sp, #28]
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	f77f ae2e 	ble.w	800800a <_dtoa_r+0x7ba>
 80083ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083b0:	9308      	str	r3, [sp, #32]
 80083b2:	2001      	movs	r0, #1
 80083b4:	e64d      	b.n	8008052 <_dtoa_r+0x802>
 80083b6:	f1bb 0f00 	cmp.w	fp, #0
 80083ba:	f77f aed9 	ble.w	8008170 <_dtoa_r+0x920>
 80083be:	4656      	mov	r6, sl
 80083c0:	9802      	ldr	r0, [sp, #8]
 80083c2:	4621      	mov	r1, r4
 80083c4:	f7ff f9b9 	bl	800773a <quorem>
 80083c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80083cc:	f806 3b01 	strb.w	r3, [r6], #1
 80083d0:	eba6 020a 	sub.w	r2, r6, sl
 80083d4:	4593      	cmp	fp, r2
 80083d6:	ddb4      	ble.n	8008342 <_dtoa_r+0xaf2>
 80083d8:	9902      	ldr	r1, [sp, #8]
 80083da:	2300      	movs	r3, #0
 80083dc:	220a      	movs	r2, #10
 80083de:	4648      	mov	r0, r9
 80083e0:	f000 f968 	bl	80086b4 <__multadd>
 80083e4:	9002      	str	r0, [sp, #8]
 80083e6:	e7eb      	b.n	80083c0 <_dtoa_r+0xb70>
 80083e8:	0800a64a 	.word	0x0800a64a
 80083ec:	0800a5ce 	.word	0x0800a5ce

080083f0 <_free_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	4605      	mov	r5, r0
 80083f4:	2900      	cmp	r1, #0
 80083f6:	d041      	beq.n	800847c <_free_r+0x8c>
 80083f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083fc:	1f0c      	subs	r4, r1, #4
 80083fe:	2b00      	cmp	r3, #0
 8008400:	bfb8      	it	lt
 8008402:	18e4      	addlt	r4, r4, r3
 8008404:	f000 f8e8 	bl	80085d8 <__malloc_lock>
 8008408:	4a1d      	ldr	r2, [pc, #116]	@ (8008480 <_free_r+0x90>)
 800840a:	6813      	ldr	r3, [r2, #0]
 800840c:	b933      	cbnz	r3, 800841c <_free_r+0x2c>
 800840e:	6063      	str	r3, [r4, #4]
 8008410:	6014      	str	r4, [r2, #0]
 8008412:	4628      	mov	r0, r5
 8008414:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008418:	f000 b8e4 	b.w	80085e4 <__malloc_unlock>
 800841c:	42a3      	cmp	r3, r4
 800841e:	d908      	bls.n	8008432 <_free_r+0x42>
 8008420:	6820      	ldr	r0, [r4, #0]
 8008422:	1821      	adds	r1, r4, r0
 8008424:	428b      	cmp	r3, r1
 8008426:	bf01      	itttt	eq
 8008428:	6819      	ldreq	r1, [r3, #0]
 800842a:	685b      	ldreq	r3, [r3, #4]
 800842c:	1809      	addeq	r1, r1, r0
 800842e:	6021      	streq	r1, [r4, #0]
 8008430:	e7ed      	b.n	800840e <_free_r+0x1e>
 8008432:	461a      	mov	r2, r3
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	b10b      	cbz	r3, 800843c <_free_r+0x4c>
 8008438:	42a3      	cmp	r3, r4
 800843a:	d9fa      	bls.n	8008432 <_free_r+0x42>
 800843c:	6811      	ldr	r1, [r2, #0]
 800843e:	1850      	adds	r0, r2, r1
 8008440:	42a0      	cmp	r0, r4
 8008442:	d10b      	bne.n	800845c <_free_r+0x6c>
 8008444:	6820      	ldr	r0, [r4, #0]
 8008446:	4401      	add	r1, r0
 8008448:	1850      	adds	r0, r2, r1
 800844a:	4283      	cmp	r3, r0
 800844c:	6011      	str	r1, [r2, #0]
 800844e:	d1e0      	bne.n	8008412 <_free_r+0x22>
 8008450:	6818      	ldr	r0, [r3, #0]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	6053      	str	r3, [r2, #4]
 8008456:	4408      	add	r0, r1
 8008458:	6010      	str	r0, [r2, #0]
 800845a:	e7da      	b.n	8008412 <_free_r+0x22>
 800845c:	d902      	bls.n	8008464 <_free_r+0x74>
 800845e:	230c      	movs	r3, #12
 8008460:	602b      	str	r3, [r5, #0]
 8008462:	e7d6      	b.n	8008412 <_free_r+0x22>
 8008464:	6820      	ldr	r0, [r4, #0]
 8008466:	1821      	adds	r1, r4, r0
 8008468:	428b      	cmp	r3, r1
 800846a:	bf04      	itt	eq
 800846c:	6819      	ldreq	r1, [r3, #0]
 800846e:	685b      	ldreq	r3, [r3, #4]
 8008470:	6063      	str	r3, [r4, #4]
 8008472:	bf04      	itt	eq
 8008474:	1809      	addeq	r1, r1, r0
 8008476:	6021      	streq	r1, [r4, #0]
 8008478:	6054      	str	r4, [r2, #4]
 800847a:	e7ca      	b.n	8008412 <_free_r+0x22>
 800847c:	bd38      	pop	{r3, r4, r5, pc}
 800847e:	bf00      	nop
 8008480:	2000049c 	.word	0x2000049c

08008484 <malloc>:
 8008484:	4b02      	ldr	r3, [pc, #8]	@ (8008490 <malloc+0xc>)
 8008486:	4601      	mov	r1, r0
 8008488:	6818      	ldr	r0, [r3, #0]
 800848a:	f000 b825 	b.w	80084d8 <_malloc_r>
 800848e:	bf00      	nop
 8008490:	2000001c 	.word	0x2000001c

08008494 <sbrk_aligned>:
 8008494:	b570      	push	{r4, r5, r6, lr}
 8008496:	4e0f      	ldr	r6, [pc, #60]	@ (80084d4 <sbrk_aligned+0x40>)
 8008498:	460c      	mov	r4, r1
 800849a:	6831      	ldr	r1, [r6, #0]
 800849c:	4605      	mov	r5, r0
 800849e:	b911      	cbnz	r1, 80084a6 <sbrk_aligned+0x12>
 80084a0:	f001 fba6 	bl	8009bf0 <_sbrk_r>
 80084a4:	6030      	str	r0, [r6, #0]
 80084a6:	4621      	mov	r1, r4
 80084a8:	4628      	mov	r0, r5
 80084aa:	f001 fba1 	bl	8009bf0 <_sbrk_r>
 80084ae:	1c43      	adds	r3, r0, #1
 80084b0:	d103      	bne.n	80084ba <sbrk_aligned+0x26>
 80084b2:	f04f 34ff 	mov.w	r4, #4294967295
 80084b6:	4620      	mov	r0, r4
 80084b8:	bd70      	pop	{r4, r5, r6, pc}
 80084ba:	1cc4      	adds	r4, r0, #3
 80084bc:	f024 0403 	bic.w	r4, r4, #3
 80084c0:	42a0      	cmp	r0, r4
 80084c2:	d0f8      	beq.n	80084b6 <sbrk_aligned+0x22>
 80084c4:	1a21      	subs	r1, r4, r0
 80084c6:	4628      	mov	r0, r5
 80084c8:	f001 fb92 	bl	8009bf0 <_sbrk_r>
 80084cc:	3001      	adds	r0, #1
 80084ce:	d1f2      	bne.n	80084b6 <sbrk_aligned+0x22>
 80084d0:	e7ef      	b.n	80084b2 <sbrk_aligned+0x1e>
 80084d2:	bf00      	nop
 80084d4:	20000498 	.word	0x20000498

080084d8 <_malloc_r>:
 80084d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084dc:	1ccd      	adds	r5, r1, #3
 80084de:	f025 0503 	bic.w	r5, r5, #3
 80084e2:	3508      	adds	r5, #8
 80084e4:	2d0c      	cmp	r5, #12
 80084e6:	bf38      	it	cc
 80084e8:	250c      	movcc	r5, #12
 80084ea:	2d00      	cmp	r5, #0
 80084ec:	4606      	mov	r6, r0
 80084ee:	db01      	blt.n	80084f4 <_malloc_r+0x1c>
 80084f0:	42a9      	cmp	r1, r5
 80084f2:	d904      	bls.n	80084fe <_malloc_r+0x26>
 80084f4:	230c      	movs	r3, #12
 80084f6:	6033      	str	r3, [r6, #0]
 80084f8:	2000      	movs	r0, #0
 80084fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085d4 <_malloc_r+0xfc>
 8008502:	f000 f869 	bl	80085d8 <__malloc_lock>
 8008506:	f8d8 3000 	ldr.w	r3, [r8]
 800850a:	461c      	mov	r4, r3
 800850c:	bb44      	cbnz	r4, 8008560 <_malloc_r+0x88>
 800850e:	4629      	mov	r1, r5
 8008510:	4630      	mov	r0, r6
 8008512:	f7ff ffbf 	bl	8008494 <sbrk_aligned>
 8008516:	1c43      	adds	r3, r0, #1
 8008518:	4604      	mov	r4, r0
 800851a:	d158      	bne.n	80085ce <_malloc_r+0xf6>
 800851c:	f8d8 4000 	ldr.w	r4, [r8]
 8008520:	4627      	mov	r7, r4
 8008522:	2f00      	cmp	r7, #0
 8008524:	d143      	bne.n	80085ae <_malloc_r+0xd6>
 8008526:	2c00      	cmp	r4, #0
 8008528:	d04b      	beq.n	80085c2 <_malloc_r+0xea>
 800852a:	6823      	ldr	r3, [r4, #0]
 800852c:	4639      	mov	r1, r7
 800852e:	4630      	mov	r0, r6
 8008530:	eb04 0903 	add.w	r9, r4, r3
 8008534:	f001 fb5c 	bl	8009bf0 <_sbrk_r>
 8008538:	4581      	cmp	r9, r0
 800853a:	d142      	bne.n	80085c2 <_malloc_r+0xea>
 800853c:	6821      	ldr	r1, [r4, #0]
 800853e:	1a6d      	subs	r5, r5, r1
 8008540:	4629      	mov	r1, r5
 8008542:	4630      	mov	r0, r6
 8008544:	f7ff ffa6 	bl	8008494 <sbrk_aligned>
 8008548:	3001      	adds	r0, #1
 800854a:	d03a      	beq.n	80085c2 <_malloc_r+0xea>
 800854c:	6823      	ldr	r3, [r4, #0]
 800854e:	442b      	add	r3, r5
 8008550:	6023      	str	r3, [r4, #0]
 8008552:	f8d8 3000 	ldr.w	r3, [r8]
 8008556:	685a      	ldr	r2, [r3, #4]
 8008558:	bb62      	cbnz	r2, 80085b4 <_malloc_r+0xdc>
 800855a:	f8c8 7000 	str.w	r7, [r8]
 800855e:	e00f      	b.n	8008580 <_malloc_r+0xa8>
 8008560:	6822      	ldr	r2, [r4, #0]
 8008562:	1b52      	subs	r2, r2, r5
 8008564:	d420      	bmi.n	80085a8 <_malloc_r+0xd0>
 8008566:	2a0b      	cmp	r2, #11
 8008568:	d917      	bls.n	800859a <_malloc_r+0xc2>
 800856a:	1961      	adds	r1, r4, r5
 800856c:	42a3      	cmp	r3, r4
 800856e:	6025      	str	r5, [r4, #0]
 8008570:	bf18      	it	ne
 8008572:	6059      	strne	r1, [r3, #4]
 8008574:	6863      	ldr	r3, [r4, #4]
 8008576:	bf08      	it	eq
 8008578:	f8c8 1000 	streq.w	r1, [r8]
 800857c:	5162      	str	r2, [r4, r5]
 800857e:	604b      	str	r3, [r1, #4]
 8008580:	4630      	mov	r0, r6
 8008582:	f000 f82f 	bl	80085e4 <__malloc_unlock>
 8008586:	f104 000b 	add.w	r0, r4, #11
 800858a:	1d23      	adds	r3, r4, #4
 800858c:	f020 0007 	bic.w	r0, r0, #7
 8008590:	1ac2      	subs	r2, r0, r3
 8008592:	bf1c      	itt	ne
 8008594:	1a1b      	subne	r3, r3, r0
 8008596:	50a3      	strne	r3, [r4, r2]
 8008598:	e7af      	b.n	80084fa <_malloc_r+0x22>
 800859a:	6862      	ldr	r2, [r4, #4]
 800859c:	42a3      	cmp	r3, r4
 800859e:	bf0c      	ite	eq
 80085a0:	f8c8 2000 	streq.w	r2, [r8]
 80085a4:	605a      	strne	r2, [r3, #4]
 80085a6:	e7eb      	b.n	8008580 <_malloc_r+0xa8>
 80085a8:	4623      	mov	r3, r4
 80085aa:	6864      	ldr	r4, [r4, #4]
 80085ac:	e7ae      	b.n	800850c <_malloc_r+0x34>
 80085ae:	463c      	mov	r4, r7
 80085b0:	687f      	ldr	r7, [r7, #4]
 80085b2:	e7b6      	b.n	8008522 <_malloc_r+0x4a>
 80085b4:	461a      	mov	r2, r3
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	42a3      	cmp	r3, r4
 80085ba:	d1fb      	bne.n	80085b4 <_malloc_r+0xdc>
 80085bc:	2300      	movs	r3, #0
 80085be:	6053      	str	r3, [r2, #4]
 80085c0:	e7de      	b.n	8008580 <_malloc_r+0xa8>
 80085c2:	230c      	movs	r3, #12
 80085c4:	6033      	str	r3, [r6, #0]
 80085c6:	4630      	mov	r0, r6
 80085c8:	f000 f80c 	bl	80085e4 <__malloc_unlock>
 80085cc:	e794      	b.n	80084f8 <_malloc_r+0x20>
 80085ce:	6005      	str	r5, [r0, #0]
 80085d0:	e7d6      	b.n	8008580 <_malloc_r+0xa8>
 80085d2:	bf00      	nop
 80085d4:	2000049c 	.word	0x2000049c

080085d8 <__malloc_lock>:
 80085d8:	4801      	ldr	r0, [pc, #4]	@ (80085e0 <__malloc_lock+0x8>)
 80085da:	f7ff b8ac 	b.w	8007736 <__retarget_lock_acquire_recursive>
 80085de:	bf00      	nop
 80085e0:	20000494 	.word	0x20000494

080085e4 <__malloc_unlock>:
 80085e4:	4801      	ldr	r0, [pc, #4]	@ (80085ec <__malloc_unlock+0x8>)
 80085e6:	f7ff b8a7 	b.w	8007738 <__retarget_lock_release_recursive>
 80085ea:	bf00      	nop
 80085ec:	20000494 	.word	0x20000494

080085f0 <_Balloc>:
 80085f0:	b570      	push	{r4, r5, r6, lr}
 80085f2:	69c6      	ldr	r6, [r0, #28]
 80085f4:	4604      	mov	r4, r0
 80085f6:	460d      	mov	r5, r1
 80085f8:	b976      	cbnz	r6, 8008618 <_Balloc+0x28>
 80085fa:	2010      	movs	r0, #16
 80085fc:	f7ff ff42 	bl	8008484 <malloc>
 8008600:	4602      	mov	r2, r0
 8008602:	61e0      	str	r0, [r4, #28]
 8008604:	b920      	cbnz	r0, 8008610 <_Balloc+0x20>
 8008606:	4b18      	ldr	r3, [pc, #96]	@ (8008668 <_Balloc+0x78>)
 8008608:	4818      	ldr	r0, [pc, #96]	@ (800866c <_Balloc+0x7c>)
 800860a:	216b      	movs	r1, #107	@ 0x6b
 800860c:	f001 fb0e 	bl	8009c2c <__assert_func>
 8008610:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008614:	6006      	str	r6, [r0, #0]
 8008616:	60c6      	str	r6, [r0, #12]
 8008618:	69e6      	ldr	r6, [r4, #28]
 800861a:	68f3      	ldr	r3, [r6, #12]
 800861c:	b183      	cbz	r3, 8008640 <_Balloc+0x50>
 800861e:	69e3      	ldr	r3, [r4, #28]
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008626:	b9b8      	cbnz	r0, 8008658 <_Balloc+0x68>
 8008628:	2101      	movs	r1, #1
 800862a:	fa01 f605 	lsl.w	r6, r1, r5
 800862e:	1d72      	adds	r2, r6, #5
 8008630:	0092      	lsls	r2, r2, #2
 8008632:	4620      	mov	r0, r4
 8008634:	f001 fb18 	bl	8009c68 <_calloc_r>
 8008638:	b160      	cbz	r0, 8008654 <_Balloc+0x64>
 800863a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800863e:	e00e      	b.n	800865e <_Balloc+0x6e>
 8008640:	2221      	movs	r2, #33	@ 0x21
 8008642:	2104      	movs	r1, #4
 8008644:	4620      	mov	r0, r4
 8008646:	f001 fb0f 	bl	8009c68 <_calloc_r>
 800864a:	69e3      	ldr	r3, [r4, #28]
 800864c:	60f0      	str	r0, [r6, #12]
 800864e:	68db      	ldr	r3, [r3, #12]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d1e4      	bne.n	800861e <_Balloc+0x2e>
 8008654:	2000      	movs	r0, #0
 8008656:	bd70      	pop	{r4, r5, r6, pc}
 8008658:	6802      	ldr	r2, [r0, #0]
 800865a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800865e:	2300      	movs	r3, #0
 8008660:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008664:	e7f7      	b.n	8008656 <_Balloc+0x66>
 8008666:	bf00      	nop
 8008668:	0800a5db 	.word	0x0800a5db
 800866c:	0800a65b 	.word	0x0800a65b

08008670 <_Bfree>:
 8008670:	b570      	push	{r4, r5, r6, lr}
 8008672:	69c6      	ldr	r6, [r0, #28]
 8008674:	4605      	mov	r5, r0
 8008676:	460c      	mov	r4, r1
 8008678:	b976      	cbnz	r6, 8008698 <_Bfree+0x28>
 800867a:	2010      	movs	r0, #16
 800867c:	f7ff ff02 	bl	8008484 <malloc>
 8008680:	4602      	mov	r2, r0
 8008682:	61e8      	str	r0, [r5, #28]
 8008684:	b920      	cbnz	r0, 8008690 <_Bfree+0x20>
 8008686:	4b09      	ldr	r3, [pc, #36]	@ (80086ac <_Bfree+0x3c>)
 8008688:	4809      	ldr	r0, [pc, #36]	@ (80086b0 <_Bfree+0x40>)
 800868a:	218f      	movs	r1, #143	@ 0x8f
 800868c:	f001 face 	bl	8009c2c <__assert_func>
 8008690:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008694:	6006      	str	r6, [r0, #0]
 8008696:	60c6      	str	r6, [r0, #12]
 8008698:	b13c      	cbz	r4, 80086aa <_Bfree+0x3a>
 800869a:	69eb      	ldr	r3, [r5, #28]
 800869c:	6862      	ldr	r2, [r4, #4]
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80086a4:	6021      	str	r1, [r4, #0]
 80086a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80086aa:	bd70      	pop	{r4, r5, r6, pc}
 80086ac:	0800a5db 	.word	0x0800a5db
 80086b0:	0800a65b 	.word	0x0800a65b

080086b4 <__multadd>:
 80086b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086b8:	690d      	ldr	r5, [r1, #16]
 80086ba:	4607      	mov	r7, r0
 80086bc:	460c      	mov	r4, r1
 80086be:	461e      	mov	r6, r3
 80086c0:	f101 0c14 	add.w	ip, r1, #20
 80086c4:	2000      	movs	r0, #0
 80086c6:	f8dc 3000 	ldr.w	r3, [ip]
 80086ca:	b299      	uxth	r1, r3
 80086cc:	fb02 6101 	mla	r1, r2, r1, r6
 80086d0:	0c1e      	lsrs	r6, r3, #16
 80086d2:	0c0b      	lsrs	r3, r1, #16
 80086d4:	fb02 3306 	mla	r3, r2, r6, r3
 80086d8:	b289      	uxth	r1, r1
 80086da:	3001      	adds	r0, #1
 80086dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80086e0:	4285      	cmp	r5, r0
 80086e2:	f84c 1b04 	str.w	r1, [ip], #4
 80086e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80086ea:	dcec      	bgt.n	80086c6 <__multadd+0x12>
 80086ec:	b30e      	cbz	r6, 8008732 <__multadd+0x7e>
 80086ee:	68a3      	ldr	r3, [r4, #8]
 80086f0:	42ab      	cmp	r3, r5
 80086f2:	dc19      	bgt.n	8008728 <__multadd+0x74>
 80086f4:	6861      	ldr	r1, [r4, #4]
 80086f6:	4638      	mov	r0, r7
 80086f8:	3101      	adds	r1, #1
 80086fa:	f7ff ff79 	bl	80085f0 <_Balloc>
 80086fe:	4680      	mov	r8, r0
 8008700:	b928      	cbnz	r0, 800870e <__multadd+0x5a>
 8008702:	4602      	mov	r2, r0
 8008704:	4b0c      	ldr	r3, [pc, #48]	@ (8008738 <__multadd+0x84>)
 8008706:	480d      	ldr	r0, [pc, #52]	@ (800873c <__multadd+0x88>)
 8008708:	21ba      	movs	r1, #186	@ 0xba
 800870a:	f001 fa8f 	bl	8009c2c <__assert_func>
 800870e:	6922      	ldr	r2, [r4, #16]
 8008710:	3202      	adds	r2, #2
 8008712:	f104 010c 	add.w	r1, r4, #12
 8008716:	0092      	lsls	r2, r2, #2
 8008718:	300c      	adds	r0, #12
 800871a:	f001 fa79 	bl	8009c10 <memcpy>
 800871e:	4621      	mov	r1, r4
 8008720:	4638      	mov	r0, r7
 8008722:	f7ff ffa5 	bl	8008670 <_Bfree>
 8008726:	4644      	mov	r4, r8
 8008728:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800872c:	3501      	adds	r5, #1
 800872e:	615e      	str	r6, [r3, #20]
 8008730:	6125      	str	r5, [r4, #16]
 8008732:	4620      	mov	r0, r4
 8008734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008738:	0800a64a 	.word	0x0800a64a
 800873c:	0800a65b 	.word	0x0800a65b

08008740 <__hi0bits>:
 8008740:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008744:	4603      	mov	r3, r0
 8008746:	bf36      	itet	cc
 8008748:	0403      	lslcc	r3, r0, #16
 800874a:	2000      	movcs	r0, #0
 800874c:	2010      	movcc	r0, #16
 800874e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008752:	bf3c      	itt	cc
 8008754:	021b      	lslcc	r3, r3, #8
 8008756:	3008      	addcc	r0, #8
 8008758:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800875c:	bf3c      	itt	cc
 800875e:	011b      	lslcc	r3, r3, #4
 8008760:	3004      	addcc	r0, #4
 8008762:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008766:	bf3c      	itt	cc
 8008768:	009b      	lslcc	r3, r3, #2
 800876a:	3002      	addcc	r0, #2
 800876c:	2b00      	cmp	r3, #0
 800876e:	db05      	blt.n	800877c <__hi0bits+0x3c>
 8008770:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008774:	f100 0001 	add.w	r0, r0, #1
 8008778:	bf08      	it	eq
 800877a:	2020      	moveq	r0, #32
 800877c:	4770      	bx	lr

0800877e <__lo0bits>:
 800877e:	6803      	ldr	r3, [r0, #0]
 8008780:	4602      	mov	r2, r0
 8008782:	f013 0007 	ands.w	r0, r3, #7
 8008786:	d00b      	beq.n	80087a0 <__lo0bits+0x22>
 8008788:	07d9      	lsls	r1, r3, #31
 800878a:	d421      	bmi.n	80087d0 <__lo0bits+0x52>
 800878c:	0798      	lsls	r0, r3, #30
 800878e:	bf49      	itett	mi
 8008790:	085b      	lsrmi	r3, r3, #1
 8008792:	089b      	lsrpl	r3, r3, #2
 8008794:	2001      	movmi	r0, #1
 8008796:	6013      	strmi	r3, [r2, #0]
 8008798:	bf5c      	itt	pl
 800879a:	6013      	strpl	r3, [r2, #0]
 800879c:	2002      	movpl	r0, #2
 800879e:	4770      	bx	lr
 80087a0:	b299      	uxth	r1, r3
 80087a2:	b909      	cbnz	r1, 80087a8 <__lo0bits+0x2a>
 80087a4:	0c1b      	lsrs	r3, r3, #16
 80087a6:	2010      	movs	r0, #16
 80087a8:	b2d9      	uxtb	r1, r3
 80087aa:	b909      	cbnz	r1, 80087b0 <__lo0bits+0x32>
 80087ac:	3008      	adds	r0, #8
 80087ae:	0a1b      	lsrs	r3, r3, #8
 80087b0:	0719      	lsls	r1, r3, #28
 80087b2:	bf04      	itt	eq
 80087b4:	091b      	lsreq	r3, r3, #4
 80087b6:	3004      	addeq	r0, #4
 80087b8:	0799      	lsls	r1, r3, #30
 80087ba:	bf04      	itt	eq
 80087bc:	089b      	lsreq	r3, r3, #2
 80087be:	3002      	addeq	r0, #2
 80087c0:	07d9      	lsls	r1, r3, #31
 80087c2:	d403      	bmi.n	80087cc <__lo0bits+0x4e>
 80087c4:	085b      	lsrs	r3, r3, #1
 80087c6:	f100 0001 	add.w	r0, r0, #1
 80087ca:	d003      	beq.n	80087d4 <__lo0bits+0x56>
 80087cc:	6013      	str	r3, [r2, #0]
 80087ce:	4770      	bx	lr
 80087d0:	2000      	movs	r0, #0
 80087d2:	4770      	bx	lr
 80087d4:	2020      	movs	r0, #32
 80087d6:	4770      	bx	lr

080087d8 <__i2b>:
 80087d8:	b510      	push	{r4, lr}
 80087da:	460c      	mov	r4, r1
 80087dc:	2101      	movs	r1, #1
 80087de:	f7ff ff07 	bl	80085f0 <_Balloc>
 80087e2:	4602      	mov	r2, r0
 80087e4:	b928      	cbnz	r0, 80087f2 <__i2b+0x1a>
 80087e6:	4b05      	ldr	r3, [pc, #20]	@ (80087fc <__i2b+0x24>)
 80087e8:	4805      	ldr	r0, [pc, #20]	@ (8008800 <__i2b+0x28>)
 80087ea:	f240 1145 	movw	r1, #325	@ 0x145
 80087ee:	f001 fa1d 	bl	8009c2c <__assert_func>
 80087f2:	2301      	movs	r3, #1
 80087f4:	6144      	str	r4, [r0, #20]
 80087f6:	6103      	str	r3, [r0, #16]
 80087f8:	bd10      	pop	{r4, pc}
 80087fa:	bf00      	nop
 80087fc:	0800a64a 	.word	0x0800a64a
 8008800:	0800a65b 	.word	0x0800a65b

08008804 <__multiply>:
 8008804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008808:	4617      	mov	r7, r2
 800880a:	690a      	ldr	r2, [r1, #16]
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	429a      	cmp	r2, r3
 8008810:	bfa8      	it	ge
 8008812:	463b      	movge	r3, r7
 8008814:	4689      	mov	r9, r1
 8008816:	bfa4      	itt	ge
 8008818:	460f      	movge	r7, r1
 800881a:	4699      	movge	r9, r3
 800881c:	693d      	ldr	r5, [r7, #16]
 800881e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	6879      	ldr	r1, [r7, #4]
 8008826:	eb05 060a 	add.w	r6, r5, sl
 800882a:	42b3      	cmp	r3, r6
 800882c:	b085      	sub	sp, #20
 800882e:	bfb8      	it	lt
 8008830:	3101      	addlt	r1, #1
 8008832:	f7ff fedd 	bl	80085f0 <_Balloc>
 8008836:	b930      	cbnz	r0, 8008846 <__multiply+0x42>
 8008838:	4602      	mov	r2, r0
 800883a:	4b41      	ldr	r3, [pc, #260]	@ (8008940 <__multiply+0x13c>)
 800883c:	4841      	ldr	r0, [pc, #260]	@ (8008944 <__multiply+0x140>)
 800883e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008842:	f001 f9f3 	bl	8009c2c <__assert_func>
 8008846:	f100 0414 	add.w	r4, r0, #20
 800884a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800884e:	4623      	mov	r3, r4
 8008850:	2200      	movs	r2, #0
 8008852:	4573      	cmp	r3, lr
 8008854:	d320      	bcc.n	8008898 <__multiply+0x94>
 8008856:	f107 0814 	add.w	r8, r7, #20
 800885a:	f109 0114 	add.w	r1, r9, #20
 800885e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008862:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008866:	9302      	str	r3, [sp, #8]
 8008868:	1beb      	subs	r3, r5, r7
 800886a:	3b15      	subs	r3, #21
 800886c:	f023 0303 	bic.w	r3, r3, #3
 8008870:	3304      	adds	r3, #4
 8008872:	3715      	adds	r7, #21
 8008874:	42bd      	cmp	r5, r7
 8008876:	bf38      	it	cc
 8008878:	2304      	movcc	r3, #4
 800887a:	9301      	str	r3, [sp, #4]
 800887c:	9b02      	ldr	r3, [sp, #8]
 800887e:	9103      	str	r1, [sp, #12]
 8008880:	428b      	cmp	r3, r1
 8008882:	d80c      	bhi.n	800889e <__multiply+0x9a>
 8008884:	2e00      	cmp	r6, #0
 8008886:	dd03      	ble.n	8008890 <__multiply+0x8c>
 8008888:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800888c:	2b00      	cmp	r3, #0
 800888e:	d055      	beq.n	800893c <__multiply+0x138>
 8008890:	6106      	str	r6, [r0, #16]
 8008892:	b005      	add	sp, #20
 8008894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008898:	f843 2b04 	str.w	r2, [r3], #4
 800889c:	e7d9      	b.n	8008852 <__multiply+0x4e>
 800889e:	f8b1 a000 	ldrh.w	sl, [r1]
 80088a2:	f1ba 0f00 	cmp.w	sl, #0
 80088a6:	d01f      	beq.n	80088e8 <__multiply+0xe4>
 80088a8:	46c4      	mov	ip, r8
 80088aa:	46a1      	mov	r9, r4
 80088ac:	2700      	movs	r7, #0
 80088ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 80088b2:	f8d9 3000 	ldr.w	r3, [r9]
 80088b6:	fa1f fb82 	uxth.w	fp, r2
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	fb0a 330b 	mla	r3, sl, fp, r3
 80088c0:	443b      	add	r3, r7
 80088c2:	f8d9 7000 	ldr.w	r7, [r9]
 80088c6:	0c12      	lsrs	r2, r2, #16
 80088c8:	0c3f      	lsrs	r7, r7, #16
 80088ca:	fb0a 7202 	mla	r2, sl, r2, r7
 80088ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088d8:	4565      	cmp	r5, ip
 80088da:	f849 3b04 	str.w	r3, [r9], #4
 80088de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80088e2:	d8e4      	bhi.n	80088ae <__multiply+0xaa>
 80088e4:	9b01      	ldr	r3, [sp, #4]
 80088e6:	50e7      	str	r7, [r4, r3]
 80088e8:	9b03      	ldr	r3, [sp, #12]
 80088ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80088ee:	3104      	adds	r1, #4
 80088f0:	f1b9 0f00 	cmp.w	r9, #0
 80088f4:	d020      	beq.n	8008938 <__multiply+0x134>
 80088f6:	6823      	ldr	r3, [r4, #0]
 80088f8:	4647      	mov	r7, r8
 80088fa:	46a4      	mov	ip, r4
 80088fc:	f04f 0a00 	mov.w	sl, #0
 8008900:	f8b7 b000 	ldrh.w	fp, [r7]
 8008904:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008908:	fb09 220b 	mla	r2, r9, fp, r2
 800890c:	4452      	add	r2, sl
 800890e:	b29b      	uxth	r3, r3
 8008910:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008914:	f84c 3b04 	str.w	r3, [ip], #4
 8008918:	f857 3b04 	ldr.w	r3, [r7], #4
 800891c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008920:	f8bc 3000 	ldrh.w	r3, [ip]
 8008924:	fb09 330a 	mla	r3, r9, sl, r3
 8008928:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800892c:	42bd      	cmp	r5, r7
 800892e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008932:	d8e5      	bhi.n	8008900 <__multiply+0xfc>
 8008934:	9a01      	ldr	r2, [sp, #4]
 8008936:	50a3      	str	r3, [r4, r2]
 8008938:	3404      	adds	r4, #4
 800893a:	e79f      	b.n	800887c <__multiply+0x78>
 800893c:	3e01      	subs	r6, #1
 800893e:	e7a1      	b.n	8008884 <__multiply+0x80>
 8008940:	0800a64a 	.word	0x0800a64a
 8008944:	0800a65b 	.word	0x0800a65b

08008948 <__pow5mult>:
 8008948:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800894c:	4615      	mov	r5, r2
 800894e:	f012 0203 	ands.w	r2, r2, #3
 8008952:	4607      	mov	r7, r0
 8008954:	460e      	mov	r6, r1
 8008956:	d007      	beq.n	8008968 <__pow5mult+0x20>
 8008958:	4c25      	ldr	r4, [pc, #148]	@ (80089f0 <__pow5mult+0xa8>)
 800895a:	3a01      	subs	r2, #1
 800895c:	2300      	movs	r3, #0
 800895e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008962:	f7ff fea7 	bl	80086b4 <__multadd>
 8008966:	4606      	mov	r6, r0
 8008968:	10ad      	asrs	r5, r5, #2
 800896a:	d03d      	beq.n	80089e8 <__pow5mult+0xa0>
 800896c:	69fc      	ldr	r4, [r7, #28]
 800896e:	b97c      	cbnz	r4, 8008990 <__pow5mult+0x48>
 8008970:	2010      	movs	r0, #16
 8008972:	f7ff fd87 	bl	8008484 <malloc>
 8008976:	4602      	mov	r2, r0
 8008978:	61f8      	str	r0, [r7, #28]
 800897a:	b928      	cbnz	r0, 8008988 <__pow5mult+0x40>
 800897c:	4b1d      	ldr	r3, [pc, #116]	@ (80089f4 <__pow5mult+0xac>)
 800897e:	481e      	ldr	r0, [pc, #120]	@ (80089f8 <__pow5mult+0xb0>)
 8008980:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008984:	f001 f952 	bl	8009c2c <__assert_func>
 8008988:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800898c:	6004      	str	r4, [r0, #0]
 800898e:	60c4      	str	r4, [r0, #12]
 8008990:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008994:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008998:	b94c      	cbnz	r4, 80089ae <__pow5mult+0x66>
 800899a:	f240 2171 	movw	r1, #625	@ 0x271
 800899e:	4638      	mov	r0, r7
 80089a0:	f7ff ff1a 	bl	80087d8 <__i2b>
 80089a4:	2300      	movs	r3, #0
 80089a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80089aa:	4604      	mov	r4, r0
 80089ac:	6003      	str	r3, [r0, #0]
 80089ae:	f04f 0900 	mov.w	r9, #0
 80089b2:	07eb      	lsls	r3, r5, #31
 80089b4:	d50a      	bpl.n	80089cc <__pow5mult+0x84>
 80089b6:	4631      	mov	r1, r6
 80089b8:	4622      	mov	r2, r4
 80089ba:	4638      	mov	r0, r7
 80089bc:	f7ff ff22 	bl	8008804 <__multiply>
 80089c0:	4631      	mov	r1, r6
 80089c2:	4680      	mov	r8, r0
 80089c4:	4638      	mov	r0, r7
 80089c6:	f7ff fe53 	bl	8008670 <_Bfree>
 80089ca:	4646      	mov	r6, r8
 80089cc:	106d      	asrs	r5, r5, #1
 80089ce:	d00b      	beq.n	80089e8 <__pow5mult+0xa0>
 80089d0:	6820      	ldr	r0, [r4, #0]
 80089d2:	b938      	cbnz	r0, 80089e4 <__pow5mult+0x9c>
 80089d4:	4622      	mov	r2, r4
 80089d6:	4621      	mov	r1, r4
 80089d8:	4638      	mov	r0, r7
 80089da:	f7ff ff13 	bl	8008804 <__multiply>
 80089de:	6020      	str	r0, [r4, #0]
 80089e0:	f8c0 9000 	str.w	r9, [r0]
 80089e4:	4604      	mov	r4, r0
 80089e6:	e7e4      	b.n	80089b2 <__pow5mult+0x6a>
 80089e8:	4630      	mov	r0, r6
 80089ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089ee:	bf00      	nop
 80089f0:	0800a728 	.word	0x0800a728
 80089f4:	0800a5db 	.word	0x0800a5db
 80089f8:	0800a65b 	.word	0x0800a65b

080089fc <__lshift>:
 80089fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a00:	460c      	mov	r4, r1
 8008a02:	6849      	ldr	r1, [r1, #4]
 8008a04:	6923      	ldr	r3, [r4, #16]
 8008a06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008a0a:	68a3      	ldr	r3, [r4, #8]
 8008a0c:	4607      	mov	r7, r0
 8008a0e:	4691      	mov	r9, r2
 8008a10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008a14:	f108 0601 	add.w	r6, r8, #1
 8008a18:	42b3      	cmp	r3, r6
 8008a1a:	db0b      	blt.n	8008a34 <__lshift+0x38>
 8008a1c:	4638      	mov	r0, r7
 8008a1e:	f7ff fde7 	bl	80085f0 <_Balloc>
 8008a22:	4605      	mov	r5, r0
 8008a24:	b948      	cbnz	r0, 8008a3a <__lshift+0x3e>
 8008a26:	4602      	mov	r2, r0
 8008a28:	4b28      	ldr	r3, [pc, #160]	@ (8008acc <__lshift+0xd0>)
 8008a2a:	4829      	ldr	r0, [pc, #164]	@ (8008ad0 <__lshift+0xd4>)
 8008a2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008a30:	f001 f8fc 	bl	8009c2c <__assert_func>
 8008a34:	3101      	adds	r1, #1
 8008a36:	005b      	lsls	r3, r3, #1
 8008a38:	e7ee      	b.n	8008a18 <__lshift+0x1c>
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	f100 0114 	add.w	r1, r0, #20
 8008a40:	f100 0210 	add.w	r2, r0, #16
 8008a44:	4618      	mov	r0, r3
 8008a46:	4553      	cmp	r3, sl
 8008a48:	db33      	blt.n	8008ab2 <__lshift+0xb6>
 8008a4a:	6920      	ldr	r0, [r4, #16]
 8008a4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008a50:	f104 0314 	add.w	r3, r4, #20
 8008a54:	f019 091f 	ands.w	r9, r9, #31
 8008a58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008a60:	d02b      	beq.n	8008aba <__lshift+0xbe>
 8008a62:	f1c9 0e20 	rsb	lr, r9, #32
 8008a66:	468a      	mov	sl, r1
 8008a68:	2200      	movs	r2, #0
 8008a6a:	6818      	ldr	r0, [r3, #0]
 8008a6c:	fa00 f009 	lsl.w	r0, r0, r9
 8008a70:	4310      	orrs	r0, r2
 8008a72:	f84a 0b04 	str.w	r0, [sl], #4
 8008a76:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a7a:	459c      	cmp	ip, r3
 8008a7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008a80:	d8f3      	bhi.n	8008a6a <__lshift+0x6e>
 8008a82:	ebac 0304 	sub.w	r3, ip, r4
 8008a86:	3b15      	subs	r3, #21
 8008a88:	f023 0303 	bic.w	r3, r3, #3
 8008a8c:	3304      	adds	r3, #4
 8008a8e:	f104 0015 	add.w	r0, r4, #21
 8008a92:	4560      	cmp	r0, ip
 8008a94:	bf88      	it	hi
 8008a96:	2304      	movhi	r3, #4
 8008a98:	50ca      	str	r2, [r1, r3]
 8008a9a:	b10a      	cbz	r2, 8008aa0 <__lshift+0xa4>
 8008a9c:	f108 0602 	add.w	r6, r8, #2
 8008aa0:	3e01      	subs	r6, #1
 8008aa2:	4638      	mov	r0, r7
 8008aa4:	612e      	str	r6, [r5, #16]
 8008aa6:	4621      	mov	r1, r4
 8008aa8:	f7ff fde2 	bl	8008670 <_Bfree>
 8008aac:	4628      	mov	r0, r5
 8008aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ab2:	f842 0f04 	str.w	r0, [r2, #4]!
 8008ab6:	3301      	adds	r3, #1
 8008ab8:	e7c5      	b.n	8008a46 <__lshift+0x4a>
 8008aba:	3904      	subs	r1, #4
 8008abc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ac0:	f841 2f04 	str.w	r2, [r1, #4]!
 8008ac4:	459c      	cmp	ip, r3
 8008ac6:	d8f9      	bhi.n	8008abc <__lshift+0xc0>
 8008ac8:	e7ea      	b.n	8008aa0 <__lshift+0xa4>
 8008aca:	bf00      	nop
 8008acc:	0800a64a 	.word	0x0800a64a
 8008ad0:	0800a65b 	.word	0x0800a65b

08008ad4 <__mcmp>:
 8008ad4:	690a      	ldr	r2, [r1, #16]
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	6900      	ldr	r0, [r0, #16]
 8008ada:	1a80      	subs	r0, r0, r2
 8008adc:	b530      	push	{r4, r5, lr}
 8008ade:	d10e      	bne.n	8008afe <__mcmp+0x2a>
 8008ae0:	3314      	adds	r3, #20
 8008ae2:	3114      	adds	r1, #20
 8008ae4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008ae8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008aec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008af0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008af4:	4295      	cmp	r5, r2
 8008af6:	d003      	beq.n	8008b00 <__mcmp+0x2c>
 8008af8:	d205      	bcs.n	8008b06 <__mcmp+0x32>
 8008afa:	f04f 30ff 	mov.w	r0, #4294967295
 8008afe:	bd30      	pop	{r4, r5, pc}
 8008b00:	42a3      	cmp	r3, r4
 8008b02:	d3f3      	bcc.n	8008aec <__mcmp+0x18>
 8008b04:	e7fb      	b.n	8008afe <__mcmp+0x2a>
 8008b06:	2001      	movs	r0, #1
 8008b08:	e7f9      	b.n	8008afe <__mcmp+0x2a>
	...

08008b0c <__mdiff>:
 8008b0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b10:	4689      	mov	r9, r1
 8008b12:	4606      	mov	r6, r0
 8008b14:	4611      	mov	r1, r2
 8008b16:	4648      	mov	r0, r9
 8008b18:	4614      	mov	r4, r2
 8008b1a:	f7ff ffdb 	bl	8008ad4 <__mcmp>
 8008b1e:	1e05      	subs	r5, r0, #0
 8008b20:	d112      	bne.n	8008b48 <__mdiff+0x3c>
 8008b22:	4629      	mov	r1, r5
 8008b24:	4630      	mov	r0, r6
 8008b26:	f7ff fd63 	bl	80085f0 <_Balloc>
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	b928      	cbnz	r0, 8008b3a <__mdiff+0x2e>
 8008b2e:	4b3f      	ldr	r3, [pc, #252]	@ (8008c2c <__mdiff+0x120>)
 8008b30:	f240 2137 	movw	r1, #567	@ 0x237
 8008b34:	483e      	ldr	r0, [pc, #248]	@ (8008c30 <__mdiff+0x124>)
 8008b36:	f001 f879 	bl	8009c2c <__assert_func>
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008b40:	4610      	mov	r0, r2
 8008b42:	b003      	add	sp, #12
 8008b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b48:	bfbc      	itt	lt
 8008b4a:	464b      	movlt	r3, r9
 8008b4c:	46a1      	movlt	r9, r4
 8008b4e:	4630      	mov	r0, r6
 8008b50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008b54:	bfba      	itte	lt
 8008b56:	461c      	movlt	r4, r3
 8008b58:	2501      	movlt	r5, #1
 8008b5a:	2500      	movge	r5, #0
 8008b5c:	f7ff fd48 	bl	80085f0 <_Balloc>
 8008b60:	4602      	mov	r2, r0
 8008b62:	b918      	cbnz	r0, 8008b6c <__mdiff+0x60>
 8008b64:	4b31      	ldr	r3, [pc, #196]	@ (8008c2c <__mdiff+0x120>)
 8008b66:	f240 2145 	movw	r1, #581	@ 0x245
 8008b6a:	e7e3      	b.n	8008b34 <__mdiff+0x28>
 8008b6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008b70:	6926      	ldr	r6, [r4, #16]
 8008b72:	60c5      	str	r5, [r0, #12]
 8008b74:	f109 0310 	add.w	r3, r9, #16
 8008b78:	f109 0514 	add.w	r5, r9, #20
 8008b7c:	f104 0e14 	add.w	lr, r4, #20
 8008b80:	f100 0b14 	add.w	fp, r0, #20
 8008b84:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008b88:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008b8c:	9301      	str	r3, [sp, #4]
 8008b8e:	46d9      	mov	r9, fp
 8008b90:	f04f 0c00 	mov.w	ip, #0
 8008b94:	9b01      	ldr	r3, [sp, #4]
 8008b96:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008b9a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008b9e:	9301      	str	r3, [sp, #4]
 8008ba0:	fa1f f38a 	uxth.w	r3, sl
 8008ba4:	4619      	mov	r1, r3
 8008ba6:	b283      	uxth	r3, r0
 8008ba8:	1acb      	subs	r3, r1, r3
 8008baa:	0c00      	lsrs	r0, r0, #16
 8008bac:	4463      	add	r3, ip
 8008bae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008bb2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008bb6:	b29b      	uxth	r3, r3
 8008bb8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008bbc:	4576      	cmp	r6, lr
 8008bbe:	f849 3b04 	str.w	r3, [r9], #4
 8008bc2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008bc6:	d8e5      	bhi.n	8008b94 <__mdiff+0x88>
 8008bc8:	1b33      	subs	r3, r6, r4
 8008bca:	3b15      	subs	r3, #21
 8008bcc:	f023 0303 	bic.w	r3, r3, #3
 8008bd0:	3415      	adds	r4, #21
 8008bd2:	3304      	adds	r3, #4
 8008bd4:	42a6      	cmp	r6, r4
 8008bd6:	bf38      	it	cc
 8008bd8:	2304      	movcc	r3, #4
 8008bda:	441d      	add	r5, r3
 8008bdc:	445b      	add	r3, fp
 8008bde:	461e      	mov	r6, r3
 8008be0:	462c      	mov	r4, r5
 8008be2:	4544      	cmp	r4, r8
 8008be4:	d30e      	bcc.n	8008c04 <__mdiff+0xf8>
 8008be6:	f108 0103 	add.w	r1, r8, #3
 8008bea:	1b49      	subs	r1, r1, r5
 8008bec:	f021 0103 	bic.w	r1, r1, #3
 8008bf0:	3d03      	subs	r5, #3
 8008bf2:	45a8      	cmp	r8, r5
 8008bf4:	bf38      	it	cc
 8008bf6:	2100      	movcc	r1, #0
 8008bf8:	440b      	add	r3, r1
 8008bfa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008bfe:	b191      	cbz	r1, 8008c26 <__mdiff+0x11a>
 8008c00:	6117      	str	r7, [r2, #16]
 8008c02:	e79d      	b.n	8008b40 <__mdiff+0x34>
 8008c04:	f854 1b04 	ldr.w	r1, [r4], #4
 8008c08:	46e6      	mov	lr, ip
 8008c0a:	0c08      	lsrs	r0, r1, #16
 8008c0c:	fa1c fc81 	uxtah	ip, ip, r1
 8008c10:	4471      	add	r1, lr
 8008c12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008c16:	b289      	uxth	r1, r1
 8008c18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008c1c:	f846 1b04 	str.w	r1, [r6], #4
 8008c20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c24:	e7dd      	b.n	8008be2 <__mdiff+0xd6>
 8008c26:	3f01      	subs	r7, #1
 8008c28:	e7e7      	b.n	8008bfa <__mdiff+0xee>
 8008c2a:	bf00      	nop
 8008c2c:	0800a64a 	.word	0x0800a64a
 8008c30:	0800a65b 	.word	0x0800a65b

08008c34 <__d2b>:
 8008c34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008c38:	460f      	mov	r7, r1
 8008c3a:	2101      	movs	r1, #1
 8008c3c:	ec59 8b10 	vmov	r8, r9, d0
 8008c40:	4616      	mov	r6, r2
 8008c42:	f7ff fcd5 	bl	80085f0 <_Balloc>
 8008c46:	4604      	mov	r4, r0
 8008c48:	b930      	cbnz	r0, 8008c58 <__d2b+0x24>
 8008c4a:	4602      	mov	r2, r0
 8008c4c:	4b23      	ldr	r3, [pc, #140]	@ (8008cdc <__d2b+0xa8>)
 8008c4e:	4824      	ldr	r0, [pc, #144]	@ (8008ce0 <__d2b+0xac>)
 8008c50:	f240 310f 	movw	r1, #783	@ 0x30f
 8008c54:	f000 ffea 	bl	8009c2c <__assert_func>
 8008c58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008c5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c60:	b10d      	cbz	r5, 8008c66 <__d2b+0x32>
 8008c62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008c66:	9301      	str	r3, [sp, #4]
 8008c68:	f1b8 0300 	subs.w	r3, r8, #0
 8008c6c:	d023      	beq.n	8008cb6 <__d2b+0x82>
 8008c6e:	4668      	mov	r0, sp
 8008c70:	9300      	str	r3, [sp, #0]
 8008c72:	f7ff fd84 	bl	800877e <__lo0bits>
 8008c76:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008c7a:	b1d0      	cbz	r0, 8008cb2 <__d2b+0x7e>
 8008c7c:	f1c0 0320 	rsb	r3, r0, #32
 8008c80:	fa02 f303 	lsl.w	r3, r2, r3
 8008c84:	430b      	orrs	r3, r1
 8008c86:	40c2      	lsrs	r2, r0
 8008c88:	6163      	str	r3, [r4, #20]
 8008c8a:	9201      	str	r2, [sp, #4]
 8008c8c:	9b01      	ldr	r3, [sp, #4]
 8008c8e:	61a3      	str	r3, [r4, #24]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	bf0c      	ite	eq
 8008c94:	2201      	moveq	r2, #1
 8008c96:	2202      	movne	r2, #2
 8008c98:	6122      	str	r2, [r4, #16]
 8008c9a:	b1a5      	cbz	r5, 8008cc6 <__d2b+0x92>
 8008c9c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008ca0:	4405      	add	r5, r0
 8008ca2:	603d      	str	r5, [r7, #0]
 8008ca4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008ca8:	6030      	str	r0, [r6, #0]
 8008caa:	4620      	mov	r0, r4
 8008cac:	b003      	add	sp, #12
 8008cae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cb2:	6161      	str	r1, [r4, #20]
 8008cb4:	e7ea      	b.n	8008c8c <__d2b+0x58>
 8008cb6:	a801      	add	r0, sp, #4
 8008cb8:	f7ff fd61 	bl	800877e <__lo0bits>
 8008cbc:	9b01      	ldr	r3, [sp, #4]
 8008cbe:	6163      	str	r3, [r4, #20]
 8008cc0:	3020      	adds	r0, #32
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	e7e8      	b.n	8008c98 <__d2b+0x64>
 8008cc6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008cca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008cce:	6038      	str	r0, [r7, #0]
 8008cd0:	6918      	ldr	r0, [r3, #16]
 8008cd2:	f7ff fd35 	bl	8008740 <__hi0bits>
 8008cd6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008cda:	e7e5      	b.n	8008ca8 <__d2b+0x74>
 8008cdc:	0800a64a 	.word	0x0800a64a
 8008ce0:	0800a65b 	.word	0x0800a65b

08008ce4 <__ssputs_r>:
 8008ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ce8:	688e      	ldr	r6, [r1, #8]
 8008cea:	461f      	mov	r7, r3
 8008cec:	42be      	cmp	r6, r7
 8008cee:	680b      	ldr	r3, [r1, #0]
 8008cf0:	4682      	mov	sl, r0
 8008cf2:	460c      	mov	r4, r1
 8008cf4:	4690      	mov	r8, r2
 8008cf6:	d82d      	bhi.n	8008d54 <__ssputs_r+0x70>
 8008cf8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008cfc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008d00:	d026      	beq.n	8008d50 <__ssputs_r+0x6c>
 8008d02:	6965      	ldr	r5, [r4, #20]
 8008d04:	6909      	ldr	r1, [r1, #16]
 8008d06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d0a:	eba3 0901 	sub.w	r9, r3, r1
 8008d0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d12:	1c7b      	adds	r3, r7, #1
 8008d14:	444b      	add	r3, r9
 8008d16:	106d      	asrs	r5, r5, #1
 8008d18:	429d      	cmp	r5, r3
 8008d1a:	bf38      	it	cc
 8008d1c:	461d      	movcc	r5, r3
 8008d1e:	0553      	lsls	r3, r2, #21
 8008d20:	d527      	bpl.n	8008d72 <__ssputs_r+0x8e>
 8008d22:	4629      	mov	r1, r5
 8008d24:	f7ff fbd8 	bl	80084d8 <_malloc_r>
 8008d28:	4606      	mov	r6, r0
 8008d2a:	b360      	cbz	r0, 8008d86 <__ssputs_r+0xa2>
 8008d2c:	6921      	ldr	r1, [r4, #16]
 8008d2e:	464a      	mov	r2, r9
 8008d30:	f000 ff6e 	bl	8009c10 <memcpy>
 8008d34:	89a3      	ldrh	r3, [r4, #12]
 8008d36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008d3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d3e:	81a3      	strh	r3, [r4, #12]
 8008d40:	6126      	str	r6, [r4, #16]
 8008d42:	6165      	str	r5, [r4, #20]
 8008d44:	444e      	add	r6, r9
 8008d46:	eba5 0509 	sub.w	r5, r5, r9
 8008d4a:	6026      	str	r6, [r4, #0]
 8008d4c:	60a5      	str	r5, [r4, #8]
 8008d4e:	463e      	mov	r6, r7
 8008d50:	42be      	cmp	r6, r7
 8008d52:	d900      	bls.n	8008d56 <__ssputs_r+0x72>
 8008d54:	463e      	mov	r6, r7
 8008d56:	6820      	ldr	r0, [r4, #0]
 8008d58:	4632      	mov	r2, r6
 8008d5a:	4641      	mov	r1, r8
 8008d5c:	f000 ff2e 	bl	8009bbc <memmove>
 8008d60:	68a3      	ldr	r3, [r4, #8]
 8008d62:	1b9b      	subs	r3, r3, r6
 8008d64:	60a3      	str	r3, [r4, #8]
 8008d66:	6823      	ldr	r3, [r4, #0]
 8008d68:	4433      	add	r3, r6
 8008d6a:	6023      	str	r3, [r4, #0]
 8008d6c:	2000      	movs	r0, #0
 8008d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d72:	462a      	mov	r2, r5
 8008d74:	f000 ff9e 	bl	8009cb4 <_realloc_r>
 8008d78:	4606      	mov	r6, r0
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	d1e0      	bne.n	8008d40 <__ssputs_r+0x5c>
 8008d7e:	6921      	ldr	r1, [r4, #16]
 8008d80:	4650      	mov	r0, sl
 8008d82:	f7ff fb35 	bl	80083f0 <_free_r>
 8008d86:	230c      	movs	r3, #12
 8008d88:	f8ca 3000 	str.w	r3, [sl]
 8008d8c:	89a3      	ldrh	r3, [r4, #12]
 8008d8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d92:	81a3      	strh	r3, [r4, #12]
 8008d94:	f04f 30ff 	mov.w	r0, #4294967295
 8008d98:	e7e9      	b.n	8008d6e <__ssputs_r+0x8a>
	...

08008d9c <_svfiprintf_r>:
 8008d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da0:	4698      	mov	r8, r3
 8008da2:	898b      	ldrh	r3, [r1, #12]
 8008da4:	061b      	lsls	r3, r3, #24
 8008da6:	b09d      	sub	sp, #116	@ 0x74
 8008da8:	4607      	mov	r7, r0
 8008daa:	460d      	mov	r5, r1
 8008dac:	4614      	mov	r4, r2
 8008dae:	d510      	bpl.n	8008dd2 <_svfiprintf_r+0x36>
 8008db0:	690b      	ldr	r3, [r1, #16]
 8008db2:	b973      	cbnz	r3, 8008dd2 <_svfiprintf_r+0x36>
 8008db4:	2140      	movs	r1, #64	@ 0x40
 8008db6:	f7ff fb8f 	bl	80084d8 <_malloc_r>
 8008dba:	6028      	str	r0, [r5, #0]
 8008dbc:	6128      	str	r0, [r5, #16]
 8008dbe:	b930      	cbnz	r0, 8008dce <_svfiprintf_r+0x32>
 8008dc0:	230c      	movs	r3, #12
 8008dc2:	603b      	str	r3, [r7, #0]
 8008dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8008dc8:	b01d      	add	sp, #116	@ 0x74
 8008dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dce:	2340      	movs	r3, #64	@ 0x40
 8008dd0:	616b      	str	r3, [r5, #20]
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dd6:	2320      	movs	r3, #32
 8008dd8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ddc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008de0:	2330      	movs	r3, #48	@ 0x30
 8008de2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008f80 <_svfiprintf_r+0x1e4>
 8008de6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008dea:	f04f 0901 	mov.w	r9, #1
 8008dee:	4623      	mov	r3, r4
 8008df0:	469a      	mov	sl, r3
 8008df2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008df6:	b10a      	cbz	r2, 8008dfc <_svfiprintf_r+0x60>
 8008df8:	2a25      	cmp	r2, #37	@ 0x25
 8008dfa:	d1f9      	bne.n	8008df0 <_svfiprintf_r+0x54>
 8008dfc:	ebba 0b04 	subs.w	fp, sl, r4
 8008e00:	d00b      	beq.n	8008e1a <_svfiprintf_r+0x7e>
 8008e02:	465b      	mov	r3, fp
 8008e04:	4622      	mov	r2, r4
 8008e06:	4629      	mov	r1, r5
 8008e08:	4638      	mov	r0, r7
 8008e0a:	f7ff ff6b 	bl	8008ce4 <__ssputs_r>
 8008e0e:	3001      	adds	r0, #1
 8008e10:	f000 80a7 	beq.w	8008f62 <_svfiprintf_r+0x1c6>
 8008e14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e16:	445a      	add	r2, fp
 8008e18:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e1a:	f89a 3000 	ldrb.w	r3, [sl]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	f000 809f 	beq.w	8008f62 <_svfiprintf_r+0x1c6>
 8008e24:	2300      	movs	r3, #0
 8008e26:	f04f 32ff 	mov.w	r2, #4294967295
 8008e2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e2e:	f10a 0a01 	add.w	sl, sl, #1
 8008e32:	9304      	str	r3, [sp, #16]
 8008e34:	9307      	str	r3, [sp, #28]
 8008e36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008e3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e3c:	4654      	mov	r4, sl
 8008e3e:	2205      	movs	r2, #5
 8008e40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e44:	484e      	ldr	r0, [pc, #312]	@ (8008f80 <_svfiprintf_r+0x1e4>)
 8008e46:	f7f7 f9f3 	bl	8000230 <memchr>
 8008e4a:	9a04      	ldr	r2, [sp, #16]
 8008e4c:	b9d8      	cbnz	r0, 8008e86 <_svfiprintf_r+0xea>
 8008e4e:	06d0      	lsls	r0, r2, #27
 8008e50:	bf44      	itt	mi
 8008e52:	2320      	movmi	r3, #32
 8008e54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e58:	0711      	lsls	r1, r2, #28
 8008e5a:	bf44      	itt	mi
 8008e5c:	232b      	movmi	r3, #43	@ 0x2b
 8008e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e62:	f89a 3000 	ldrb.w	r3, [sl]
 8008e66:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e68:	d015      	beq.n	8008e96 <_svfiprintf_r+0xfa>
 8008e6a:	9a07      	ldr	r2, [sp, #28]
 8008e6c:	4654      	mov	r4, sl
 8008e6e:	2000      	movs	r0, #0
 8008e70:	f04f 0c0a 	mov.w	ip, #10
 8008e74:	4621      	mov	r1, r4
 8008e76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e7a:	3b30      	subs	r3, #48	@ 0x30
 8008e7c:	2b09      	cmp	r3, #9
 8008e7e:	d94b      	bls.n	8008f18 <_svfiprintf_r+0x17c>
 8008e80:	b1b0      	cbz	r0, 8008eb0 <_svfiprintf_r+0x114>
 8008e82:	9207      	str	r2, [sp, #28]
 8008e84:	e014      	b.n	8008eb0 <_svfiprintf_r+0x114>
 8008e86:	eba0 0308 	sub.w	r3, r0, r8
 8008e8a:	fa09 f303 	lsl.w	r3, r9, r3
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	9304      	str	r3, [sp, #16]
 8008e92:	46a2      	mov	sl, r4
 8008e94:	e7d2      	b.n	8008e3c <_svfiprintf_r+0xa0>
 8008e96:	9b03      	ldr	r3, [sp, #12]
 8008e98:	1d19      	adds	r1, r3, #4
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	9103      	str	r1, [sp, #12]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	bfbb      	ittet	lt
 8008ea2:	425b      	neglt	r3, r3
 8008ea4:	f042 0202 	orrlt.w	r2, r2, #2
 8008ea8:	9307      	strge	r3, [sp, #28]
 8008eaa:	9307      	strlt	r3, [sp, #28]
 8008eac:	bfb8      	it	lt
 8008eae:	9204      	strlt	r2, [sp, #16]
 8008eb0:	7823      	ldrb	r3, [r4, #0]
 8008eb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8008eb4:	d10a      	bne.n	8008ecc <_svfiprintf_r+0x130>
 8008eb6:	7863      	ldrb	r3, [r4, #1]
 8008eb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008eba:	d132      	bne.n	8008f22 <_svfiprintf_r+0x186>
 8008ebc:	9b03      	ldr	r3, [sp, #12]
 8008ebe:	1d1a      	adds	r2, r3, #4
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	9203      	str	r2, [sp, #12]
 8008ec4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ec8:	3402      	adds	r4, #2
 8008eca:	9305      	str	r3, [sp, #20]
 8008ecc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008f90 <_svfiprintf_r+0x1f4>
 8008ed0:	7821      	ldrb	r1, [r4, #0]
 8008ed2:	2203      	movs	r2, #3
 8008ed4:	4650      	mov	r0, sl
 8008ed6:	f7f7 f9ab 	bl	8000230 <memchr>
 8008eda:	b138      	cbz	r0, 8008eec <_svfiprintf_r+0x150>
 8008edc:	9b04      	ldr	r3, [sp, #16]
 8008ede:	eba0 000a 	sub.w	r0, r0, sl
 8008ee2:	2240      	movs	r2, #64	@ 0x40
 8008ee4:	4082      	lsls	r2, r0
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	3401      	adds	r4, #1
 8008eea:	9304      	str	r3, [sp, #16]
 8008eec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ef0:	4824      	ldr	r0, [pc, #144]	@ (8008f84 <_svfiprintf_r+0x1e8>)
 8008ef2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ef6:	2206      	movs	r2, #6
 8008ef8:	f7f7 f99a 	bl	8000230 <memchr>
 8008efc:	2800      	cmp	r0, #0
 8008efe:	d036      	beq.n	8008f6e <_svfiprintf_r+0x1d2>
 8008f00:	4b21      	ldr	r3, [pc, #132]	@ (8008f88 <_svfiprintf_r+0x1ec>)
 8008f02:	bb1b      	cbnz	r3, 8008f4c <_svfiprintf_r+0x1b0>
 8008f04:	9b03      	ldr	r3, [sp, #12]
 8008f06:	3307      	adds	r3, #7
 8008f08:	f023 0307 	bic.w	r3, r3, #7
 8008f0c:	3308      	adds	r3, #8
 8008f0e:	9303      	str	r3, [sp, #12]
 8008f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f12:	4433      	add	r3, r6
 8008f14:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f16:	e76a      	b.n	8008dee <_svfiprintf_r+0x52>
 8008f18:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f1c:	460c      	mov	r4, r1
 8008f1e:	2001      	movs	r0, #1
 8008f20:	e7a8      	b.n	8008e74 <_svfiprintf_r+0xd8>
 8008f22:	2300      	movs	r3, #0
 8008f24:	3401      	adds	r4, #1
 8008f26:	9305      	str	r3, [sp, #20]
 8008f28:	4619      	mov	r1, r3
 8008f2a:	f04f 0c0a 	mov.w	ip, #10
 8008f2e:	4620      	mov	r0, r4
 8008f30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f34:	3a30      	subs	r2, #48	@ 0x30
 8008f36:	2a09      	cmp	r2, #9
 8008f38:	d903      	bls.n	8008f42 <_svfiprintf_r+0x1a6>
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d0c6      	beq.n	8008ecc <_svfiprintf_r+0x130>
 8008f3e:	9105      	str	r1, [sp, #20]
 8008f40:	e7c4      	b.n	8008ecc <_svfiprintf_r+0x130>
 8008f42:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f46:	4604      	mov	r4, r0
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e7f0      	b.n	8008f2e <_svfiprintf_r+0x192>
 8008f4c:	ab03      	add	r3, sp, #12
 8008f4e:	9300      	str	r3, [sp, #0]
 8008f50:	462a      	mov	r2, r5
 8008f52:	4b0e      	ldr	r3, [pc, #56]	@ (8008f8c <_svfiprintf_r+0x1f0>)
 8008f54:	a904      	add	r1, sp, #16
 8008f56:	4638      	mov	r0, r7
 8008f58:	f7fd fe40 	bl	8006bdc <_printf_float>
 8008f5c:	1c42      	adds	r2, r0, #1
 8008f5e:	4606      	mov	r6, r0
 8008f60:	d1d6      	bne.n	8008f10 <_svfiprintf_r+0x174>
 8008f62:	89ab      	ldrh	r3, [r5, #12]
 8008f64:	065b      	lsls	r3, r3, #25
 8008f66:	f53f af2d 	bmi.w	8008dc4 <_svfiprintf_r+0x28>
 8008f6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f6c:	e72c      	b.n	8008dc8 <_svfiprintf_r+0x2c>
 8008f6e:	ab03      	add	r3, sp, #12
 8008f70:	9300      	str	r3, [sp, #0]
 8008f72:	462a      	mov	r2, r5
 8008f74:	4b05      	ldr	r3, [pc, #20]	@ (8008f8c <_svfiprintf_r+0x1f0>)
 8008f76:	a904      	add	r1, sp, #16
 8008f78:	4638      	mov	r0, r7
 8008f7a:	f7fe f8c7 	bl	800710c <_printf_i>
 8008f7e:	e7ed      	b.n	8008f5c <_svfiprintf_r+0x1c0>
 8008f80:	0800a6b4 	.word	0x0800a6b4
 8008f84:	0800a6be 	.word	0x0800a6be
 8008f88:	08006bdd 	.word	0x08006bdd
 8008f8c:	08008ce5 	.word	0x08008ce5
 8008f90:	0800a6ba 	.word	0x0800a6ba

08008f94 <_sungetc_r>:
 8008f94:	b538      	push	{r3, r4, r5, lr}
 8008f96:	1c4b      	adds	r3, r1, #1
 8008f98:	4614      	mov	r4, r2
 8008f9a:	d103      	bne.n	8008fa4 <_sungetc_r+0x10>
 8008f9c:	f04f 35ff 	mov.w	r5, #4294967295
 8008fa0:	4628      	mov	r0, r5
 8008fa2:	bd38      	pop	{r3, r4, r5, pc}
 8008fa4:	8993      	ldrh	r3, [r2, #12]
 8008fa6:	f023 0320 	bic.w	r3, r3, #32
 8008faa:	8193      	strh	r3, [r2, #12]
 8008fac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008fae:	6852      	ldr	r2, [r2, #4]
 8008fb0:	b2cd      	uxtb	r5, r1
 8008fb2:	b18b      	cbz	r3, 8008fd8 <_sungetc_r+0x44>
 8008fb4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	dd08      	ble.n	8008fcc <_sungetc_r+0x38>
 8008fba:	6823      	ldr	r3, [r4, #0]
 8008fbc:	1e5a      	subs	r2, r3, #1
 8008fbe:	6022      	str	r2, [r4, #0]
 8008fc0:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008fc4:	6863      	ldr	r3, [r4, #4]
 8008fc6:	3301      	adds	r3, #1
 8008fc8:	6063      	str	r3, [r4, #4]
 8008fca:	e7e9      	b.n	8008fa0 <_sungetc_r+0xc>
 8008fcc:	4621      	mov	r1, r4
 8008fce:	f000 fd26 	bl	8009a1e <__submore>
 8008fd2:	2800      	cmp	r0, #0
 8008fd4:	d0f1      	beq.n	8008fba <_sungetc_r+0x26>
 8008fd6:	e7e1      	b.n	8008f9c <_sungetc_r+0x8>
 8008fd8:	6921      	ldr	r1, [r4, #16]
 8008fda:	6823      	ldr	r3, [r4, #0]
 8008fdc:	b151      	cbz	r1, 8008ff4 <_sungetc_r+0x60>
 8008fde:	4299      	cmp	r1, r3
 8008fe0:	d208      	bcs.n	8008ff4 <_sungetc_r+0x60>
 8008fe2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008fe6:	42a9      	cmp	r1, r5
 8008fe8:	d104      	bne.n	8008ff4 <_sungetc_r+0x60>
 8008fea:	3b01      	subs	r3, #1
 8008fec:	3201      	adds	r2, #1
 8008fee:	6023      	str	r3, [r4, #0]
 8008ff0:	6062      	str	r2, [r4, #4]
 8008ff2:	e7d5      	b.n	8008fa0 <_sungetc_r+0xc>
 8008ff4:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008ff8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ffc:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ffe:	2303      	movs	r3, #3
 8009000:	63a3      	str	r3, [r4, #56]	@ 0x38
 8009002:	4623      	mov	r3, r4
 8009004:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009008:	6023      	str	r3, [r4, #0]
 800900a:	2301      	movs	r3, #1
 800900c:	e7dc      	b.n	8008fc8 <_sungetc_r+0x34>

0800900e <__ssrefill_r>:
 800900e:	b510      	push	{r4, lr}
 8009010:	460c      	mov	r4, r1
 8009012:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009014:	b169      	cbz	r1, 8009032 <__ssrefill_r+0x24>
 8009016:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800901a:	4299      	cmp	r1, r3
 800901c:	d001      	beq.n	8009022 <__ssrefill_r+0x14>
 800901e:	f7ff f9e7 	bl	80083f0 <_free_r>
 8009022:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009024:	6063      	str	r3, [r4, #4]
 8009026:	2000      	movs	r0, #0
 8009028:	6360      	str	r0, [r4, #52]	@ 0x34
 800902a:	b113      	cbz	r3, 8009032 <__ssrefill_r+0x24>
 800902c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800902e:	6023      	str	r3, [r4, #0]
 8009030:	bd10      	pop	{r4, pc}
 8009032:	6923      	ldr	r3, [r4, #16]
 8009034:	6023      	str	r3, [r4, #0]
 8009036:	2300      	movs	r3, #0
 8009038:	6063      	str	r3, [r4, #4]
 800903a:	89a3      	ldrh	r3, [r4, #12]
 800903c:	f043 0320 	orr.w	r3, r3, #32
 8009040:	81a3      	strh	r3, [r4, #12]
 8009042:	f04f 30ff 	mov.w	r0, #4294967295
 8009046:	e7f3      	b.n	8009030 <__ssrefill_r+0x22>

08009048 <__ssvfiscanf_r>:
 8009048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800904c:	460c      	mov	r4, r1
 800904e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8009052:	2100      	movs	r1, #0
 8009054:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8009058:	49a6      	ldr	r1, [pc, #664]	@ (80092f4 <__ssvfiscanf_r+0x2ac>)
 800905a:	91a0      	str	r1, [sp, #640]	@ 0x280
 800905c:	f10d 0804 	add.w	r8, sp, #4
 8009060:	49a5      	ldr	r1, [pc, #660]	@ (80092f8 <__ssvfiscanf_r+0x2b0>)
 8009062:	4fa6      	ldr	r7, [pc, #664]	@ (80092fc <__ssvfiscanf_r+0x2b4>)
 8009064:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8009068:	4606      	mov	r6, r0
 800906a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800906c:	9300      	str	r3, [sp, #0]
 800906e:	f892 9000 	ldrb.w	r9, [r2]
 8009072:	f1b9 0f00 	cmp.w	r9, #0
 8009076:	f000 8158 	beq.w	800932a <__ssvfiscanf_r+0x2e2>
 800907a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800907e:	f013 0308 	ands.w	r3, r3, #8
 8009082:	f102 0501 	add.w	r5, r2, #1
 8009086:	d019      	beq.n	80090bc <__ssvfiscanf_r+0x74>
 8009088:	6863      	ldr	r3, [r4, #4]
 800908a:	2b00      	cmp	r3, #0
 800908c:	dd0f      	ble.n	80090ae <__ssvfiscanf_r+0x66>
 800908e:	6823      	ldr	r3, [r4, #0]
 8009090:	781a      	ldrb	r2, [r3, #0]
 8009092:	5cba      	ldrb	r2, [r7, r2]
 8009094:	0712      	lsls	r2, r2, #28
 8009096:	d401      	bmi.n	800909c <__ssvfiscanf_r+0x54>
 8009098:	462a      	mov	r2, r5
 800909a:	e7e8      	b.n	800906e <__ssvfiscanf_r+0x26>
 800909c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800909e:	3201      	adds	r2, #1
 80090a0:	9245      	str	r2, [sp, #276]	@ 0x114
 80090a2:	6862      	ldr	r2, [r4, #4]
 80090a4:	3301      	adds	r3, #1
 80090a6:	3a01      	subs	r2, #1
 80090a8:	6062      	str	r2, [r4, #4]
 80090aa:	6023      	str	r3, [r4, #0]
 80090ac:	e7ec      	b.n	8009088 <__ssvfiscanf_r+0x40>
 80090ae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80090b0:	4621      	mov	r1, r4
 80090b2:	4630      	mov	r0, r6
 80090b4:	4798      	blx	r3
 80090b6:	2800      	cmp	r0, #0
 80090b8:	d0e9      	beq.n	800908e <__ssvfiscanf_r+0x46>
 80090ba:	e7ed      	b.n	8009098 <__ssvfiscanf_r+0x50>
 80090bc:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80090c0:	f040 8085 	bne.w	80091ce <__ssvfiscanf_r+0x186>
 80090c4:	9341      	str	r3, [sp, #260]	@ 0x104
 80090c6:	9343      	str	r3, [sp, #268]	@ 0x10c
 80090c8:	7853      	ldrb	r3, [r2, #1]
 80090ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80090cc:	bf02      	ittt	eq
 80090ce:	2310      	moveq	r3, #16
 80090d0:	1c95      	addeq	r5, r2, #2
 80090d2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80090d4:	220a      	movs	r2, #10
 80090d6:	46aa      	mov	sl, r5
 80090d8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80090dc:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80090e0:	2b09      	cmp	r3, #9
 80090e2:	d91e      	bls.n	8009122 <__ssvfiscanf_r+0xda>
 80090e4:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8009300 <__ssvfiscanf_r+0x2b8>
 80090e8:	2203      	movs	r2, #3
 80090ea:	4658      	mov	r0, fp
 80090ec:	f7f7 f8a0 	bl	8000230 <memchr>
 80090f0:	b138      	cbz	r0, 8009102 <__ssvfiscanf_r+0xba>
 80090f2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80090f4:	eba0 000b 	sub.w	r0, r0, fp
 80090f8:	2301      	movs	r3, #1
 80090fa:	4083      	lsls	r3, r0
 80090fc:	4313      	orrs	r3, r2
 80090fe:	9341      	str	r3, [sp, #260]	@ 0x104
 8009100:	4655      	mov	r5, sl
 8009102:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009106:	2b78      	cmp	r3, #120	@ 0x78
 8009108:	d806      	bhi.n	8009118 <__ssvfiscanf_r+0xd0>
 800910a:	2b57      	cmp	r3, #87	@ 0x57
 800910c:	d810      	bhi.n	8009130 <__ssvfiscanf_r+0xe8>
 800910e:	2b25      	cmp	r3, #37	@ 0x25
 8009110:	d05d      	beq.n	80091ce <__ssvfiscanf_r+0x186>
 8009112:	d857      	bhi.n	80091c4 <__ssvfiscanf_r+0x17c>
 8009114:	2b00      	cmp	r3, #0
 8009116:	d075      	beq.n	8009204 <__ssvfiscanf_r+0x1bc>
 8009118:	2303      	movs	r3, #3
 800911a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800911c:	230a      	movs	r3, #10
 800911e:	9342      	str	r3, [sp, #264]	@ 0x108
 8009120:	e088      	b.n	8009234 <__ssvfiscanf_r+0x1ec>
 8009122:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8009124:	fb02 1103 	mla	r1, r2, r3, r1
 8009128:	3930      	subs	r1, #48	@ 0x30
 800912a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800912c:	4655      	mov	r5, sl
 800912e:	e7d2      	b.n	80090d6 <__ssvfiscanf_r+0x8e>
 8009130:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8009134:	2a20      	cmp	r2, #32
 8009136:	d8ef      	bhi.n	8009118 <__ssvfiscanf_r+0xd0>
 8009138:	a101      	add	r1, pc, #4	@ (adr r1, 8009140 <__ssvfiscanf_r+0xf8>)
 800913a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800913e:	bf00      	nop
 8009140:	08009213 	.word	0x08009213
 8009144:	08009119 	.word	0x08009119
 8009148:	08009119 	.word	0x08009119
 800914c:	0800926d 	.word	0x0800926d
 8009150:	08009119 	.word	0x08009119
 8009154:	08009119 	.word	0x08009119
 8009158:	08009119 	.word	0x08009119
 800915c:	08009119 	.word	0x08009119
 8009160:	08009119 	.word	0x08009119
 8009164:	08009119 	.word	0x08009119
 8009168:	08009119 	.word	0x08009119
 800916c:	08009283 	.word	0x08009283
 8009170:	08009269 	.word	0x08009269
 8009174:	080091cb 	.word	0x080091cb
 8009178:	080091cb 	.word	0x080091cb
 800917c:	080091cb 	.word	0x080091cb
 8009180:	08009119 	.word	0x08009119
 8009184:	08009225 	.word	0x08009225
 8009188:	08009119 	.word	0x08009119
 800918c:	08009119 	.word	0x08009119
 8009190:	08009119 	.word	0x08009119
 8009194:	08009119 	.word	0x08009119
 8009198:	08009293 	.word	0x08009293
 800919c:	0800922d 	.word	0x0800922d
 80091a0:	0800920b 	.word	0x0800920b
 80091a4:	08009119 	.word	0x08009119
 80091a8:	08009119 	.word	0x08009119
 80091ac:	0800928f 	.word	0x0800928f
 80091b0:	08009119 	.word	0x08009119
 80091b4:	08009269 	.word	0x08009269
 80091b8:	08009119 	.word	0x08009119
 80091bc:	08009119 	.word	0x08009119
 80091c0:	08009213 	.word	0x08009213
 80091c4:	3b45      	subs	r3, #69	@ 0x45
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	d8a6      	bhi.n	8009118 <__ssvfiscanf_r+0xd0>
 80091ca:	2305      	movs	r3, #5
 80091cc:	e031      	b.n	8009232 <__ssvfiscanf_r+0x1ea>
 80091ce:	6863      	ldr	r3, [r4, #4]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	dd0d      	ble.n	80091f0 <__ssvfiscanf_r+0x1a8>
 80091d4:	6823      	ldr	r3, [r4, #0]
 80091d6:	781a      	ldrb	r2, [r3, #0]
 80091d8:	454a      	cmp	r2, r9
 80091da:	f040 80a6 	bne.w	800932a <__ssvfiscanf_r+0x2e2>
 80091de:	3301      	adds	r3, #1
 80091e0:	6862      	ldr	r2, [r4, #4]
 80091e2:	6023      	str	r3, [r4, #0]
 80091e4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80091e6:	3a01      	subs	r2, #1
 80091e8:	3301      	adds	r3, #1
 80091ea:	6062      	str	r2, [r4, #4]
 80091ec:	9345      	str	r3, [sp, #276]	@ 0x114
 80091ee:	e753      	b.n	8009098 <__ssvfiscanf_r+0x50>
 80091f0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80091f2:	4621      	mov	r1, r4
 80091f4:	4630      	mov	r0, r6
 80091f6:	4798      	blx	r3
 80091f8:	2800      	cmp	r0, #0
 80091fa:	d0eb      	beq.n	80091d4 <__ssvfiscanf_r+0x18c>
 80091fc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80091fe:	2800      	cmp	r0, #0
 8009200:	f040 808b 	bne.w	800931a <__ssvfiscanf_r+0x2d2>
 8009204:	f04f 30ff 	mov.w	r0, #4294967295
 8009208:	e08b      	b.n	8009322 <__ssvfiscanf_r+0x2da>
 800920a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800920c:	f042 0220 	orr.w	r2, r2, #32
 8009210:	9241      	str	r2, [sp, #260]	@ 0x104
 8009212:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009214:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009218:	9241      	str	r2, [sp, #260]	@ 0x104
 800921a:	2210      	movs	r2, #16
 800921c:	2b6e      	cmp	r3, #110	@ 0x6e
 800921e:	9242      	str	r2, [sp, #264]	@ 0x108
 8009220:	d902      	bls.n	8009228 <__ssvfiscanf_r+0x1e0>
 8009222:	e005      	b.n	8009230 <__ssvfiscanf_r+0x1e8>
 8009224:	2300      	movs	r3, #0
 8009226:	9342      	str	r3, [sp, #264]	@ 0x108
 8009228:	2303      	movs	r3, #3
 800922a:	e002      	b.n	8009232 <__ssvfiscanf_r+0x1ea>
 800922c:	2308      	movs	r3, #8
 800922e:	9342      	str	r3, [sp, #264]	@ 0x108
 8009230:	2304      	movs	r3, #4
 8009232:	9347      	str	r3, [sp, #284]	@ 0x11c
 8009234:	6863      	ldr	r3, [r4, #4]
 8009236:	2b00      	cmp	r3, #0
 8009238:	dd39      	ble.n	80092ae <__ssvfiscanf_r+0x266>
 800923a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800923c:	0659      	lsls	r1, r3, #25
 800923e:	d404      	bmi.n	800924a <__ssvfiscanf_r+0x202>
 8009240:	6823      	ldr	r3, [r4, #0]
 8009242:	781a      	ldrb	r2, [r3, #0]
 8009244:	5cba      	ldrb	r2, [r7, r2]
 8009246:	0712      	lsls	r2, r2, #28
 8009248:	d438      	bmi.n	80092bc <__ssvfiscanf_r+0x274>
 800924a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800924c:	2b02      	cmp	r3, #2
 800924e:	dc47      	bgt.n	80092e0 <__ssvfiscanf_r+0x298>
 8009250:	466b      	mov	r3, sp
 8009252:	4622      	mov	r2, r4
 8009254:	a941      	add	r1, sp, #260	@ 0x104
 8009256:	4630      	mov	r0, r6
 8009258:	f000 f9ae 	bl	80095b8 <_scanf_chars>
 800925c:	2801      	cmp	r0, #1
 800925e:	d064      	beq.n	800932a <__ssvfiscanf_r+0x2e2>
 8009260:	2802      	cmp	r0, #2
 8009262:	f47f af19 	bne.w	8009098 <__ssvfiscanf_r+0x50>
 8009266:	e7c9      	b.n	80091fc <__ssvfiscanf_r+0x1b4>
 8009268:	220a      	movs	r2, #10
 800926a:	e7d7      	b.n	800921c <__ssvfiscanf_r+0x1d4>
 800926c:	4629      	mov	r1, r5
 800926e:	4640      	mov	r0, r8
 8009270:	f000 fb9c 	bl	80099ac <__sccl>
 8009274:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009276:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800927a:	9341      	str	r3, [sp, #260]	@ 0x104
 800927c:	4605      	mov	r5, r0
 800927e:	2301      	movs	r3, #1
 8009280:	e7d7      	b.n	8009232 <__ssvfiscanf_r+0x1ea>
 8009282:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009284:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009288:	9341      	str	r3, [sp, #260]	@ 0x104
 800928a:	2300      	movs	r3, #0
 800928c:	e7d1      	b.n	8009232 <__ssvfiscanf_r+0x1ea>
 800928e:	2302      	movs	r3, #2
 8009290:	e7cf      	b.n	8009232 <__ssvfiscanf_r+0x1ea>
 8009292:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8009294:	06c3      	lsls	r3, r0, #27
 8009296:	f53f aeff 	bmi.w	8009098 <__ssvfiscanf_r+0x50>
 800929a:	9b00      	ldr	r3, [sp, #0]
 800929c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800929e:	1d19      	adds	r1, r3, #4
 80092a0:	9100      	str	r1, [sp, #0]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	07c0      	lsls	r0, r0, #31
 80092a6:	bf4c      	ite	mi
 80092a8:	801a      	strhmi	r2, [r3, #0]
 80092aa:	601a      	strpl	r2, [r3, #0]
 80092ac:	e6f4      	b.n	8009098 <__ssvfiscanf_r+0x50>
 80092ae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80092b0:	4621      	mov	r1, r4
 80092b2:	4630      	mov	r0, r6
 80092b4:	4798      	blx	r3
 80092b6:	2800      	cmp	r0, #0
 80092b8:	d0bf      	beq.n	800923a <__ssvfiscanf_r+0x1f2>
 80092ba:	e79f      	b.n	80091fc <__ssvfiscanf_r+0x1b4>
 80092bc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80092be:	3201      	adds	r2, #1
 80092c0:	9245      	str	r2, [sp, #276]	@ 0x114
 80092c2:	6862      	ldr	r2, [r4, #4]
 80092c4:	3a01      	subs	r2, #1
 80092c6:	2a00      	cmp	r2, #0
 80092c8:	6062      	str	r2, [r4, #4]
 80092ca:	dd02      	ble.n	80092d2 <__ssvfiscanf_r+0x28a>
 80092cc:	3301      	adds	r3, #1
 80092ce:	6023      	str	r3, [r4, #0]
 80092d0:	e7b6      	b.n	8009240 <__ssvfiscanf_r+0x1f8>
 80092d2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80092d4:	4621      	mov	r1, r4
 80092d6:	4630      	mov	r0, r6
 80092d8:	4798      	blx	r3
 80092da:	2800      	cmp	r0, #0
 80092dc:	d0b0      	beq.n	8009240 <__ssvfiscanf_r+0x1f8>
 80092de:	e78d      	b.n	80091fc <__ssvfiscanf_r+0x1b4>
 80092e0:	2b04      	cmp	r3, #4
 80092e2:	dc0f      	bgt.n	8009304 <__ssvfiscanf_r+0x2bc>
 80092e4:	466b      	mov	r3, sp
 80092e6:	4622      	mov	r2, r4
 80092e8:	a941      	add	r1, sp, #260	@ 0x104
 80092ea:	4630      	mov	r0, r6
 80092ec:	f000 f9be 	bl	800966c <_scanf_i>
 80092f0:	e7b4      	b.n	800925c <__ssvfiscanf_r+0x214>
 80092f2:	bf00      	nop
 80092f4:	08008f95 	.word	0x08008f95
 80092f8:	0800900f 	.word	0x0800900f
 80092fc:	0800a829 	.word	0x0800a829
 8009300:	0800a6ba 	.word	0x0800a6ba
 8009304:	4b0a      	ldr	r3, [pc, #40]	@ (8009330 <__ssvfiscanf_r+0x2e8>)
 8009306:	2b00      	cmp	r3, #0
 8009308:	f43f aec6 	beq.w	8009098 <__ssvfiscanf_r+0x50>
 800930c:	466b      	mov	r3, sp
 800930e:	4622      	mov	r2, r4
 8009310:	a941      	add	r1, sp, #260	@ 0x104
 8009312:	4630      	mov	r0, r6
 8009314:	f3af 8000 	nop.w
 8009318:	e7a0      	b.n	800925c <__ssvfiscanf_r+0x214>
 800931a:	89a3      	ldrh	r3, [r4, #12]
 800931c:	065b      	lsls	r3, r3, #25
 800931e:	f53f af71 	bmi.w	8009204 <__ssvfiscanf_r+0x1bc>
 8009322:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8009326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800932a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800932c:	e7f9      	b.n	8009322 <__ssvfiscanf_r+0x2da>
 800932e:	bf00      	nop
 8009330:	00000000 	.word	0x00000000

08009334 <__sfputc_r>:
 8009334:	6893      	ldr	r3, [r2, #8]
 8009336:	3b01      	subs	r3, #1
 8009338:	2b00      	cmp	r3, #0
 800933a:	b410      	push	{r4}
 800933c:	6093      	str	r3, [r2, #8]
 800933e:	da08      	bge.n	8009352 <__sfputc_r+0x1e>
 8009340:	6994      	ldr	r4, [r2, #24]
 8009342:	42a3      	cmp	r3, r4
 8009344:	db01      	blt.n	800934a <__sfputc_r+0x16>
 8009346:	290a      	cmp	r1, #10
 8009348:	d103      	bne.n	8009352 <__sfputc_r+0x1e>
 800934a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800934e:	f000 bba0 	b.w	8009a92 <__swbuf_r>
 8009352:	6813      	ldr	r3, [r2, #0]
 8009354:	1c58      	adds	r0, r3, #1
 8009356:	6010      	str	r0, [r2, #0]
 8009358:	7019      	strb	r1, [r3, #0]
 800935a:	4608      	mov	r0, r1
 800935c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009360:	4770      	bx	lr

08009362 <__sfputs_r>:
 8009362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009364:	4606      	mov	r6, r0
 8009366:	460f      	mov	r7, r1
 8009368:	4614      	mov	r4, r2
 800936a:	18d5      	adds	r5, r2, r3
 800936c:	42ac      	cmp	r4, r5
 800936e:	d101      	bne.n	8009374 <__sfputs_r+0x12>
 8009370:	2000      	movs	r0, #0
 8009372:	e007      	b.n	8009384 <__sfputs_r+0x22>
 8009374:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009378:	463a      	mov	r2, r7
 800937a:	4630      	mov	r0, r6
 800937c:	f7ff ffda 	bl	8009334 <__sfputc_r>
 8009380:	1c43      	adds	r3, r0, #1
 8009382:	d1f3      	bne.n	800936c <__sfputs_r+0xa>
 8009384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009388 <_vfiprintf_r>:
 8009388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800938c:	460d      	mov	r5, r1
 800938e:	b09d      	sub	sp, #116	@ 0x74
 8009390:	4614      	mov	r4, r2
 8009392:	4698      	mov	r8, r3
 8009394:	4606      	mov	r6, r0
 8009396:	b118      	cbz	r0, 80093a0 <_vfiprintf_r+0x18>
 8009398:	6a03      	ldr	r3, [r0, #32]
 800939a:	b90b      	cbnz	r3, 80093a0 <_vfiprintf_r+0x18>
 800939c:	f7fe f860 	bl	8007460 <__sinit>
 80093a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093a2:	07d9      	lsls	r1, r3, #31
 80093a4:	d405      	bmi.n	80093b2 <_vfiprintf_r+0x2a>
 80093a6:	89ab      	ldrh	r3, [r5, #12]
 80093a8:	059a      	lsls	r2, r3, #22
 80093aa:	d402      	bmi.n	80093b2 <_vfiprintf_r+0x2a>
 80093ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093ae:	f7fe f9c2 	bl	8007736 <__retarget_lock_acquire_recursive>
 80093b2:	89ab      	ldrh	r3, [r5, #12]
 80093b4:	071b      	lsls	r3, r3, #28
 80093b6:	d501      	bpl.n	80093bc <_vfiprintf_r+0x34>
 80093b8:	692b      	ldr	r3, [r5, #16]
 80093ba:	b99b      	cbnz	r3, 80093e4 <_vfiprintf_r+0x5c>
 80093bc:	4629      	mov	r1, r5
 80093be:	4630      	mov	r0, r6
 80093c0:	f000 fba6 	bl	8009b10 <__swsetup_r>
 80093c4:	b170      	cbz	r0, 80093e4 <_vfiprintf_r+0x5c>
 80093c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093c8:	07dc      	lsls	r4, r3, #31
 80093ca:	d504      	bpl.n	80093d6 <_vfiprintf_r+0x4e>
 80093cc:	f04f 30ff 	mov.w	r0, #4294967295
 80093d0:	b01d      	add	sp, #116	@ 0x74
 80093d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093d6:	89ab      	ldrh	r3, [r5, #12]
 80093d8:	0598      	lsls	r0, r3, #22
 80093da:	d4f7      	bmi.n	80093cc <_vfiprintf_r+0x44>
 80093dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093de:	f7fe f9ab 	bl	8007738 <__retarget_lock_release_recursive>
 80093e2:	e7f3      	b.n	80093cc <_vfiprintf_r+0x44>
 80093e4:	2300      	movs	r3, #0
 80093e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80093e8:	2320      	movs	r3, #32
 80093ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80093f2:	2330      	movs	r3, #48	@ 0x30
 80093f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80095a4 <_vfiprintf_r+0x21c>
 80093f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093fc:	f04f 0901 	mov.w	r9, #1
 8009400:	4623      	mov	r3, r4
 8009402:	469a      	mov	sl, r3
 8009404:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009408:	b10a      	cbz	r2, 800940e <_vfiprintf_r+0x86>
 800940a:	2a25      	cmp	r2, #37	@ 0x25
 800940c:	d1f9      	bne.n	8009402 <_vfiprintf_r+0x7a>
 800940e:	ebba 0b04 	subs.w	fp, sl, r4
 8009412:	d00b      	beq.n	800942c <_vfiprintf_r+0xa4>
 8009414:	465b      	mov	r3, fp
 8009416:	4622      	mov	r2, r4
 8009418:	4629      	mov	r1, r5
 800941a:	4630      	mov	r0, r6
 800941c:	f7ff ffa1 	bl	8009362 <__sfputs_r>
 8009420:	3001      	adds	r0, #1
 8009422:	f000 80a7 	beq.w	8009574 <_vfiprintf_r+0x1ec>
 8009426:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009428:	445a      	add	r2, fp
 800942a:	9209      	str	r2, [sp, #36]	@ 0x24
 800942c:	f89a 3000 	ldrb.w	r3, [sl]
 8009430:	2b00      	cmp	r3, #0
 8009432:	f000 809f 	beq.w	8009574 <_vfiprintf_r+0x1ec>
 8009436:	2300      	movs	r3, #0
 8009438:	f04f 32ff 	mov.w	r2, #4294967295
 800943c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009440:	f10a 0a01 	add.w	sl, sl, #1
 8009444:	9304      	str	r3, [sp, #16]
 8009446:	9307      	str	r3, [sp, #28]
 8009448:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800944c:	931a      	str	r3, [sp, #104]	@ 0x68
 800944e:	4654      	mov	r4, sl
 8009450:	2205      	movs	r2, #5
 8009452:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009456:	4853      	ldr	r0, [pc, #332]	@ (80095a4 <_vfiprintf_r+0x21c>)
 8009458:	f7f6 feea 	bl	8000230 <memchr>
 800945c:	9a04      	ldr	r2, [sp, #16]
 800945e:	b9d8      	cbnz	r0, 8009498 <_vfiprintf_r+0x110>
 8009460:	06d1      	lsls	r1, r2, #27
 8009462:	bf44      	itt	mi
 8009464:	2320      	movmi	r3, #32
 8009466:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800946a:	0713      	lsls	r3, r2, #28
 800946c:	bf44      	itt	mi
 800946e:	232b      	movmi	r3, #43	@ 0x2b
 8009470:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009474:	f89a 3000 	ldrb.w	r3, [sl]
 8009478:	2b2a      	cmp	r3, #42	@ 0x2a
 800947a:	d015      	beq.n	80094a8 <_vfiprintf_r+0x120>
 800947c:	9a07      	ldr	r2, [sp, #28]
 800947e:	4654      	mov	r4, sl
 8009480:	2000      	movs	r0, #0
 8009482:	f04f 0c0a 	mov.w	ip, #10
 8009486:	4621      	mov	r1, r4
 8009488:	f811 3b01 	ldrb.w	r3, [r1], #1
 800948c:	3b30      	subs	r3, #48	@ 0x30
 800948e:	2b09      	cmp	r3, #9
 8009490:	d94b      	bls.n	800952a <_vfiprintf_r+0x1a2>
 8009492:	b1b0      	cbz	r0, 80094c2 <_vfiprintf_r+0x13a>
 8009494:	9207      	str	r2, [sp, #28]
 8009496:	e014      	b.n	80094c2 <_vfiprintf_r+0x13a>
 8009498:	eba0 0308 	sub.w	r3, r0, r8
 800949c:	fa09 f303 	lsl.w	r3, r9, r3
 80094a0:	4313      	orrs	r3, r2
 80094a2:	9304      	str	r3, [sp, #16]
 80094a4:	46a2      	mov	sl, r4
 80094a6:	e7d2      	b.n	800944e <_vfiprintf_r+0xc6>
 80094a8:	9b03      	ldr	r3, [sp, #12]
 80094aa:	1d19      	adds	r1, r3, #4
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	9103      	str	r1, [sp, #12]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	bfbb      	ittet	lt
 80094b4:	425b      	neglt	r3, r3
 80094b6:	f042 0202 	orrlt.w	r2, r2, #2
 80094ba:	9307      	strge	r3, [sp, #28]
 80094bc:	9307      	strlt	r3, [sp, #28]
 80094be:	bfb8      	it	lt
 80094c0:	9204      	strlt	r2, [sp, #16]
 80094c2:	7823      	ldrb	r3, [r4, #0]
 80094c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80094c6:	d10a      	bne.n	80094de <_vfiprintf_r+0x156>
 80094c8:	7863      	ldrb	r3, [r4, #1]
 80094ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80094cc:	d132      	bne.n	8009534 <_vfiprintf_r+0x1ac>
 80094ce:	9b03      	ldr	r3, [sp, #12]
 80094d0:	1d1a      	adds	r2, r3, #4
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	9203      	str	r2, [sp, #12]
 80094d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094da:	3402      	adds	r4, #2
 80094dc:	9305      	str	r3, [sp, #20]
 80094de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80095b4 <_vfiprintf_r+0x22c>
 80094e2:	7821      	ldrb	r1, [r4, #0]
 80094e4:	2203      	movs	r2, #3
 80094e6:	4650      	mov	r0, sl
 80094e8:	f7f6 fea2 	bl	8000230 <memchr>
 80094ec:	b138      	cbz	r0, 80094fe <_vfiprintf_r+0x176>
 80094ee:	9b04      	ldr	r3, [sp, #16]
 80094f0:	eba0 000a 	sub.w	r0, r0, sl
 80094f4:	2240      	movs	r2, #64	@ 0x40
 80094f6:	4082      	lsls	r2, r0
 80094f8:	4313      	orrs	r3, r2
 80094fa:	3401      	adds	r4, #1
 80094fc:	9304      	str	r3, [sp, #16]
 80094fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009502:	4829      	ldr	r0, [pc, #164]	@ (80095a8 <_vfiprintf_r+0x220>)
 8009504:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009508:	2206      	movs	r2, #6
 800950a:	f7f6 fe91 	bl	8000230 <memchr>
 800950e:	2800      	cmp	r0, #0
 8009510:	d03f      	beq.n	8009592 <_vfiprintf_r+0x20a>
 8009512:	4b26      	ldr	r3, [pc, #152]	@ (80095ac <_vfiprintf_r+0x224>)
 8009514:	bb1b      	cbnz	r3, 800955e <_vfiprintf_r+0x1d6>
 8009516:	9b03      	ldr	r3, [sp, #12]
 8009518:	3307      	adds	r3, #7
 800951a:	f023 0307 	bic.w	r3, r3, #7
 800951e:	3308      	adds	r3, #8
 8009520:	9303      	str	r3, [sp, #12]
 8009522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009524:	443b      	add	r3, r7
 8009526:	9309      	str	r3, [sp, #36]	@ 0x24
 8009528:	e76a      	b.n	8009400 <_vfiprintf_r+0x78>
 800952a:	fb0c 3202 	mla	r2, ip, r2, r3
 800952e:	460c      	mov	r4, r1
 8009530:	2001      	movs	r0, #1
 8009532:	e7a8      	b.n	8009486 <_vfiprintf_r+0xfe>
 8009534:	2300      	movs	r3, #0
 8009536:	3401      	adds	r4, #1
 8009538:	9305      	str	r3, [sp, #20]
 800953a:	4619      	mov	r1, r3
 800953c:	f04f 0c0a 	mov.w	ip, #10
 8009540:	4620      	mov	r0, r4
 8009542:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009546:	3a30      	subs	r2, #48	@ 0x30
 8009548:	2a09      	cmp	r2, #9
 800954a:	d903      	bls.n	8009554 <_vfiprintf_r+0x1cc>
 800954c:	2b00      	cmp	r3, #0
 800954e:	d0c6      	beq.n	80094de <_vfiprintf_r+0x156>
 8009550:	9105      	str	r1, [sp, #20]
 8009552:	e7c4      	b.n	80094de <_vfiprintf_r+0x156>
 8009554:	fb0c 2101 	mla	r1, ip, r1, r2
 8009558:	4604      	mov	r4, r0
 800955a:	2301      	movs	r3, #1
 800955c:	e7f0      	b.n	8009540 <_vfiprintf_r+0x1b8>
 800955e:	ab03      	add	r3, sp, #12
 8009560:	9300      	str	r3, [sp, #0]
 8009562:	462a      	mov	r2, r5
 8009564:	4b12      	ldr	r3, [pc, #72]	@ (80095b0 <_vfiprintf_r+0x228>)
 8009566:	a904      	add	r1, sp, #16
 8009568:	4630      	mov	r0, r6
 800956a:	f7fd fb37 	bl	8006bdc <_printf_float>
 800956e:	4607      	mov	r7, r0
 8009570:	1c78      	adds	r0, r7, #1
 8009572:	d1d6      	bne.n	8009522 <_vfiprintf_r+0x19a>
 8009574:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009576:	07d9      	lsls	r1, r3, #31
 8009578:	d405      	bmi.n	8009586 <_vfiprintf_r+0x1fe>
 800957a:	89ab      	ldrh	r3, [r5, #12]
 800957c:	059a      	lsls	r2, r3, #22
 800957e:	d402      	bmi.n	8009586 <_vfiprintf_r+0x1fe>
 8009580:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009582:	f7fe f8d9 	bl	8007738 <__retarget_lock_release_recursive>
 8009586:	89ab      	ldrh	r3, [r5, #12]
 8009588:	065b      	lsls	r3, r3, #25
 800958a:	f53f af1f 	bmi.w	80093cc <_vfiprintf_r+0x44>
 800958e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009590:	e71e      	b.n	80093d0 <_vfiprintf_r+0x48>
 8009592:	ab03      	add	r3, sp, #12
 8009594:	9300      	str	r3, [sp, #0]
 8009596:	462a      	mov	r2, r5
 8009598:	4b05      	ldr	r3, [pc, #20]	@ (80095b0 <_vfiprintf_r+0x228>)
 800959a:	a904      	add	r1, sp, #16
 800959c:	4630      	mov	r0, r6
 800959e:	f7fd fdb5 	bl	800710c <_printf_i>
 80095a2:	e7e4      	b.n	800956e <_vfiprintf_r+0x1e6>
 80095a4:	0800a6b4 	.word	0x0800a6b4
 80095a8:	0800a6be 	.word	0x0800a6be
 80095ac:	08006bdd 	.word	0x08006bdd
 80095b0:	08009363 	.word	0x08009363
 80095b4:	0800a6ba 	.word	0x0800a6ba

080095b8 <_scanf_chars>:
 80095b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095bc:	4615      	mov	r5, r2
 80095be:	688a      	ldr	r2, [r1, #8]
 80095c0:	4680      	mov	r8, r0
 80095c2:	460c      	mov	r4, r1
 80095c4:	b932      	cbnz	r2, 80095d4 <_scanf_chars+0x1c>
 80095c6:	698a      	ldr	r2, [r1, #24]
 80095c8:	2a00      	cmp	r2, #0
 80095ca:	bf14      	ite	ne
 80095cc:	f04f 32ff 	movne.w	r2, #4294967295
 80095d0:	2201      	moveq	r2, #1
 80095d2:	608a      	str	r2, [r1, #8]
 80095d4:	6822      	ldr	r2, [r4, #0]
 80095d6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8009668 <_scanf_chars+0xb0>
 80095da:	06d1      	lsls	r1, r2, #27
 80095dc:	bf5f      	itttt	pl
 80095de:	681a      	ldrpl	r2, [r3, #0]
 80095e0:	1d11      	addpl	r1, r2, #4
 80095e2:	6019      	strpl	r1, [r3, #0]
 80095e4:	6816      	ldrpl	r6, [r2, #0]
 80095e6:	2700      	movs	r7, #0
 80095e8:	69a0      	ldr	r0, [r4, #24]
 80095ea:	b188      	cbz	r0, 8009610 <_scanf_chars+0x58>
 80095ec:	2801      	cmp	r0, #1
 80095ee:	d107      	bne.n	8009600 <_scanf_chars+0x48>
 80095f0:	682b      	ldr	r3, [r5, #0]
 80095f2:	781a      	ldrb	r2, [r3, #0]
 80095f4:	6963      	ldr	r3, [r4, #20]
 80095f6:	5c9b      	ldrb	r3, [r3, r2]
 80095f8:	b953      	cbnz	r3, 8009610 <_scanf_chars+0x58>
 80095fa:	2f00      	cmp	r7, #0
 80095fc:	d031      	beq.n	8009662 <_scanf_chars+0xaa>
 80095fe:	e022      	b.n	8009646 <_scanf_chars+0x8e>
 8009600:	2802      	cmp	r0, #2
 8009602:	d120      	bne.n	8009646 <_scanf_chars+0x8e>
 8009604:	682b      	ldr	r3, [r5, #0]
 8009606:	781b      	ldrb	r3, [r3, #0]
 8009608:	f819 3003 	ldrb.w	r3, [r9, r3]
 800960c:	071b      	lsls	r3, r3, #28
 800960e:	d41a      	bmi.n	8009646 <_scanf_chars+0x8e>
 8009610:	6823      	ldr	r3, [r4, #0]
 8009612:	06da      	lsls	r2, r3, #27
 8009614:	bf5e      	ittt	pl
 8009616:	682b      	ldrpl	r3, [r5, #0]
 8009618:	781b      	ldrbpl	r3, [r3, #0]
 800961a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800961e:	682a      	ldr	r2, [r5, #0]
 8009620:	686b      	ldr	r3, [r5, #4]
 8009622:	3201      	adds	r2, #1
 8009624:	602a      	str	r2, [r5, #0]
 8009626:	68a2      	ldr	r2, [r4, #8]
 8009628:	3b01      	subs	r3, #1
 800962a:	3a01      	subs	r2, #1
 800962c:	606b      	str	r3, [r5, #4]
 800962e:	3701      	adds	r7, #1
 8009630:	60a2      	str	r2, [r4, #8]
 8009632:	b142      	cbz	r2, 8009646 <_scanf_chars+0x8e>
 8009634:	2b00      	cmp	r3, #0
 8009636:	dcd7      	bgt.n	80095e8 <_scanf_chars+0x30>
 8009638:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800963c:	4629      	mov	r1, r5
 800963e:	4640      	mov	r0, r8
 8009640:	4798      	blx	r3
 8009642:	2800      	cmp	r0, #0
 8009644:	d0d0      	beq.n	80095e8 <_scanf_chars+0x30>
 8009646:	6823      	ldr	r3, [r4, #0]
 8009648:	f013 0310 	ands.w	r3, r3, #16
 800964c:	d105      	bne.n	800965a <_scanf_chars+0xa2>
 800964e:	68e2      	ldr	r2, [r4, #12]
 8009650:	3201      	adds	r2, #1
 8009652:	60e2      	str	r2, [r4, #12]
 8009654:	69a2      	ldr	r2, [r4, #24]
 8009656:	b102      	cbz	r2, 800965a <_scanf_chars+0xa2>
 8009658:	7033      	strb	r3, [r6, #0]
 800965a:	6923      	ldr	r3, [r4, #16]
 800965c:	443b      	add	r3, r7
 800965e:	6123      	str	r3, [r4, #16]
 8009660:	2000      	movs	r0, #0
 8009662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009666:	bf00      	nop
 8009668:	0800a829 	.word	0x0800a829

0800966c <_scanf_i>:
 800966c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009670:	4698      	mov	r8, r3
 8009672:	4b74      	ldr	r3, [pc, #464]	@ (8009844 <_scanf_i+0x1d8>)
 8009674:	460c      	mov	r4, r1
 8009676:	4682      	mov	sl, r0
 8009678:	4616      	mov	r6, r2
 800967a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800967e:	b087      	sub	sp, #28
 8009680:	ab03      	add	r3, sp, #12
 8009682:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009686:	4b70      	ldr	r3, [pc, #448]	@ (8009848 <_scanf_i+0x1dc>)
 8009688:	69a1      	ldr	r1, [r4, #24]
 800968a:	4a70      	ldr	r2, [pc, #448]	@ (800984c <_scanf_i+0x1e0>)
 800968c:	2903      	cmp	r1, #3
 800968e:	bf08      	it	eq
 8009690:	461a      	moveq	r2, r3
 8009692:	68a3      	ldr	r3, [r4, #8]
 8009694:	9201      	str	r2, [sp, #4]
 8009696:	1e5a      	subs	r2, r3, #1
 8009698:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800969c:	bf88      	it	hi
 800969e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80096a2:	4627      	mov	r7, r4
 80096a4:	bf82      	ittt	hi
 80096a6:	eb03 0905 	addhi.w	r9, r3, r5
 80096aa:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80096ae:	60a3      	strhi	r3, [r4, #8]
 80096b0:	f857 3b1c 	ldr.w	r3, [r7], #28
 80096b4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80096b8:	bf98      	it	ls
 80096ba:	f04f 0900 	movls.w	r9, #0
 80096be:	6023      	str	r3, [r4, #0]
 80096c0:	463d      	mov	r5, r7
 80096c2:	f04f 0b00 	mov.w	fp, #0
 80096c6:	6831      	ldr	r1, [r6, #0]
 80096c8:	ab03      	add	r3, sp, #12
 80096ca:	7809      	ldrb	r1, [r1, #0]
 80096cc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80096d0:	2202      	movs	r2, #2
 80096d2:	f7f6 fdad 	bl	8000230 <memchr>
 80096d6:	b328      	cbz	r0, 8009724 <_scanf_i+0xb8>
 80096d8:	f1bb 0f01 	cmp.w	fp, #1
 80096dc:	d159      	bne.n	8009792 <_scanf_i+0x126>
 80096de:	6862      	ldr	r2, [r4, #4]
 80096e0:	b92a      	cbnz	r2, 80096ee <_scanf_i+0x82>
 80096e2:	6822      	ldr	r2, [r4, #0]
 80096e4:	2108      	movs	r1, #8
 80096e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80096ea:	6061      	str	r1, [r4, #4]
 80096ec:	6022      	str	r2, [r4, #0]
 80096ee:	6822      	ldr	r2, [r4, #0]
 80096f0:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80096f4:	6022      	str	r2, [r4, #0]
 80096f6:	68a2      	ldr	r2, [r4, #8]
 80096f8:	1e51      	subs	r1, r2, #1
 80096fa:	60a1      	str	r1, [r4, #8]
 80096fc:	b192      	cbz	r2, 8009724 <_scanf_i+0xb8>
 80096fe:	6832      	ldr	r2, [r6, #0]
 8009700:	1c51      	adds	r1, r2, #1
 8009702:	6031      	str	r1, [r6, #0]
 8009704:	7812      	ldrb	r2, [r2, #0]
 8009706:	f805 2b01 	strb.w	r2, [r5], #1
 800970a:	6872      	ldr	r2, [r6, #4]
 800970c:	3a01      	subs	r2, #1
 800970e:	2a00      	cmp	r2, #0
 8009710:	6072      	str	r2, [r6, #4]
 8009712:	dc07      	bgt.n	8009724 <_scanf_i+0xb8>
 8009714:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8009718:	4631      	mov	r1, r6
 800971a:	4650      	mov	r0, sl
 800971c:	4790      	blx	r2
 800971e:	2800      	cmp	r0, #0
 8009720:	f040 8085 	bne.w	800982e <_scanf_i+0x1c2>
 8009724:	f10b 0b01 	add.w	fp, fp, #1
 8009728:	f1bb 0f03 	cmp.w	fp, #3
 800972c:	d1cb      	bne.n	80096c6 <_scanf_i+0x5a>
 800972e:	6863      	ldr	r3, [r4, #4]
 8009730:	b90b      	cbnz	r3, 8009736 <_scanf_i+0xca>
 8009732:	230a      	movs	r3, #10
 8009734:	6063      	str	r3, [r4, #4]
 8009736:	6863      	ldr	r3, [r4, #4]
 8009738:	4945      	ldr	r1, [pc, #276]	@ (8009850 <_scanf_i+0x1e4>)
 800973a:	6960      	ldr	r0, [r4, #20]
 800973c:	1ac9      	subs	r1, r1, r3
 800973e:	f000 f935 	bl	80099ac <__sccl>
 8009742:	f04f 0b00 	mov.w	fp, #0
 8009746:	68a3      	ldr	r3, [r4, #8]
 8009748:	6822      	ldr	r2, [r4, #0]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d03d      	beq.n	80097ca <_scanf_i+0x15e>
 800974e:	6831      	ldr	r1, [r6, #0]
 8009750:	6960      	ldr	r0, [r4, #20]
 8009752:	f891 c000 	ldrb.w	ip, [r1]
 8009756:	f810 000c 	ldrb.w	r0, [r0, ip]
 800975a:	2800      	cmp	r0, #0
 800975c:	d035      	beq.n	80097ca <_scanf_i+0x15e>
 800975e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8009762:	d124      	bne.n	80097ae <_scanf_i+0x142>
 8009764:	0510      	lsls	r0, r2, #20
 8009766:	d522      	bpl.n	80097ae <_scanf_i+0x142>
 8009768:	f10b 0b01 	add.w	fp, fp, #1
 800976c:	f1b9 0f00 	cmp.w	r9, #0
 8009770:	d003      	beq.n	800977a <_scanf_i+0x10e>
 8009772:	3301      	adds	r3, #1
 8009774:	f109 39ff 	add.w	r9, r9, #4294967295
 8009778:	60a3      	str	r3, [r4, #8]
 800977a:	6873      	ldr	r3, [r6, #4]
 800977c:	3b01      	subs	r3, #1
 800977e:	2b00      	cmp	r3, #0
 8009780:	6073      	str	r3, [r6, #4]
 8009782:	dd1b      	ble.n	80097bc <_scanf_i+0x150>
 8009784:	6833      	ldr	r3, [r6, #0]
 8009786:	3301      	adds	r3, #1
 8009788:	6033      	str	r3, [r6, #0]
 800978a:	68a3      	ldr	r3, [r4, #8]
 800978c:	3b01      	subs	r3, #1
 800978e:	60a3      	str	r3, [r4, #8]
 8009790:	e7d9      	b.n	8009746 <_scanf_i+0xda>
 8009792:	f1bb 0f02 	cmp.w	fp, #2
 8009796:	d1ae      	bne.n	80096f6 <_scanf_i+0x8a>
 8009798:	6822      	ldr	r2, [r4, #0]
 800979a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800979e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80097a2:	d1c4      	bne.n	800972e <_scanf_i+0xc2>
 80097a4:	2110      	movs	r1, #16
 80097a6:	6061      	str	r1, [r4, #4]
 80097a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80097ac:	e7a2      	b.n	80096f4 <_scanf_i+0x88>
 80097ae:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80097b2:	6022      	str	r2, [r4, #0]
 80097b4:	780b      	ldrb	r3, [r1, #0]
 80097b6:	f805 3b01 	strb.w	r3, [r5], #1
 80097ba:	e7de      	b.n	800977a <_scanf_i+0x10e>
 80097bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80097c0:	4631      	mov	r1, r6
 80097c2:	4650      	mov	r0, sl
 80097c4:	4798      	blx	r3
 80097c6:	2800      	cmp	r0, #0
 80097c8:	d0df      	beq.n	800978a <_scanf_i+0x11e>
 80097ca:	6823      	ldr	r3, [r4, #0]
 80097cc:	05d9      	lsls	r1, r3, #23
 80097ce:	d50d      	bpl.n	80097ec <_scanf_i+0x180>
 80097d0:	42bd      	cmp	r5, r7
 80097d2:	d909      	bls.n	80097e8 <_scanf_i+0x17c>
 80097d4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80097d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80097dc:	4632      	mov	r2, r6
 80097de:	4650      	mov	r0, sl
 80097e0:	4798      	blx	r3
 80097e2:	f105 39ff 	add.w	r9, r5, #4294967295
 80097e6:	464d      	mov	r5, r9
 80097e8:	42bd      	cmp	r5, r7
 80097ea:	d028      	beq.n	800983e <_scanf_i+0x1d2>
 80097ec:	6822      	ldr	r2, [r4, #0]
 80097ee:	f012 0210 	ands.w	r2, r2, #16
 80097f2:	d113      	bne.n	800981c <_scanf_i+0x1b0>
 80097f4:	702a      	strb	r2, [r5, #0]
 80097f6:	6863      	ldr	r3, [r4, #4]
 80097f8:	9e01      	ldr	r6, [sp, #4]
 80097fa:	4639      	mov	r1, r7
 80097fc:	4650      	mov	r0, sl
 80097fe:	47b0      	blx	r6
 8009800:	f8d8 3000 	ldr.w	r3, [r8]
 8009804:	6821      	ldr	r1, [r4, #0]
 8009806:	1d1a      	adds	r2, r3, #4
 8009808:	f8c8 2000 	str.w	r2, [r8]
 800980c:	f011 0f20 	tst.w	r1, #32
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	d00f      	beq.n	8009834 <_scanf_i+0x1c8>
 8009814:	6018      	str	r0, [r3, #0]
 8009816:	68e3      	ldr	r3, [r4, #12]
 8009818:	3301      	adds	r3, #1
 800981a:	60e3      	str	r3, [r4, #12]
 800981c:	6923      	ldr	r3, [r4, #16]
 800981e:	1bed      	subs	r5, r5, r7
 8009820:	445d      	add	r5, fp
 8009822:	442b      	add	r3, r5
 8009824:	6123      	str	r3, [r4, #16]
 8009826:	2000      	movs	r0, #0
 8009828:	b007      	add	sp, #28
 800982a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800982e:	f04f 0b00 	mov.w	fp, #0
 8009832:	e7ca      	b.n	80097ca <_scanf_i+0x15e>
 8009834:	07ca      	lsls	r2, r1, #31
 8009836:	bf4c      	ite	mi
 8009838:	8018      	strhmi	r0, [r3, #0]
 800983a:	6018      	strpl	r0, [r3, #0]
 800983c:	e7eb      	b.n	8009816 <_scanf_i+0x1aa>
 800983e:	2001      	movs	r0, #1
 8009840:	e7f2      	b.n	8009828 <_scanf_i+0x1bc>
 8009842:	bf00      	nop
 8009844:	0800a578 	.word	0x0800a578
 8009848:	08009e05 	.word	0x08009e05
 800984c:	08009ee5 	.word	0x08009ee5
 8009850:	0800a6d5 	.word	0x0800a6d5

08009854 <__sflush_r>:
 8009854:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800985c:	0716      	lsls	r6, r2, #28
 800985e:	4605      	mov	r5, r0
 8009860:	460c      	mov	r4, r1
 8009862:	d454      	bmi.n	800990e <__sflush_r+0xba>
 8009864:	684b      	ldr	r3, [r1, #4]
 8009866:	2b00      	cmp	r3, #0
 8009868:	dc02      	bgt.n	8009870 <__sflush_r+0x1c>
 800986a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800986c:	2b00      	cmp	r3, #0
 800986e:	dd48      	ble.n	8009902 <__sflush_r+0xae>
 8009870:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009872:	2e00      	cmp	r6, #0
 8009874:	d045      	beq.n	8009902 <__sflush_r+0xae>
 8009876:	2300      	movs	r3, #0
 8009878:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800987c:	682f      	ldr	r7, [r5, #0]
 800987e:	6a21      	ldr	r1, [r4, #32]
 8009880:	602b      	str	r3, [r5, #0]
 8009882:	d030      	beq.n	80098e6 <__sflush_r+0x92>
 8009884:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009886:	89a3      	ldrh	r3, [r4, #12]
 8009888:	0759      	lsls	r1, r3, #29
 800988a:	d505      	bpl.n	8009898 <__sflush_r+0x44>
 800988c:	6863      	ldr	r3, [r4, #4]
 800988e:	1ad2      	subs	r2, r2, r3
 8009890:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009892:	b10b      	cbz	r3, 8009898 <__sflush_r+0x44>
 8009894:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009896:	1ad2      	subs	r2, r2, r3
 8009898:	2300      	movs	r3, #0
 800989a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800989c:	6a21      	ldr	r1, [r4, #32]
 800989e:	4628      	mov	r0, r5
 80098a0:	47b0      	blx	r6
 80098a2:	1c43      	adds	r3, r0, #1
 80098a4:	89a3      	ldrh	r3, [r4, #12]
 80098a6:	d106      	bne.n	80098b6 <__sflush_r+0x62>
 80098a8:	6829      	ldr	r1, [r5, #0]
 80098aa:	291d      	cmp	r1, #29
 80098ac:	d82b      	bhi.n	8009906 <__sflush_r+0xb2>
 80098ae:	4a2a      	ldr	r2, [pc, #168]	@ (8009958 <__sflush_r+0x104>)
 80098b0:	40ca      	lsrs	r2, r1
 80098b2:	07d6      	lsls	r6, r2, #31
 80098b4:	d527      	bpl.n	8009906 <__sflush_r+0xb2>
 80098b6:	2200      	movs	r2, #0
 80098b8:	6062      	str	r2, [r4, #4]
 80098ba:	04d9      	lsls	r1, r3, #19
 80098bc:	6922      	ldr	r2, [r4, #16]
 80098be:	6022      	str	r2, [r4, #0]
 80098c0:	d504      	bpl.n	80098cc <__sflush_r+0x78>
 80098c2:	1c42      	adds	r2, r0, #1
 80098c4:	d101      	bne.n	80098ca <__sflush_r+0x76>
 80098c6:	682b      	ldr	r3, [r5, #0]
 80098c8:	b903      	cbnz	r3, 80098cc <__sflush_r+0x78>
 80098ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80098cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098ce:	602f      	str	r7, [r5, #0]
 80098d0:	b1b9      	cbz	r1, 8009902 <__sflush_r+0xae>
 80098d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098d6:	4299      	cmp	r1, r3
 80098d8:	d002      	beq.n	80098e0 <__sflush_r+0x8c>
 80098da:	4628      	mov	r0, r5
 80098dc:	f7fe fd88 	bl	80083f0 <_free_r>
 80098e0:	2300      	movs	r3, #0
 80098e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80098e4:	e00d      	b.n	8009902 <__sflush_r+0xae>
 80098e6:	2301      	movs	r3, #1
 80098e8:	4628      	mov	r0, r5
 80098ea:	47b0      	blx	r6
 80098ec:	4602      	mov	r2, r0
 80098ee:	1c50      	adds	r0, r2, #1
 80098f0:	d1c9      	bne.n	8009886 <__sflush_r+0x32>
 80098f2:	682b      	ldr	r3, [r5, #0]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d0c6      	beq.n	8009886 <__sflush_r+0x32>
 80098f8:	2b1d      	cmp	r3, #29
 80098fa:	d001      	beq.n	8009900 <__sflush_r+0xac>
 80098fc:	2b16      	cmp	r3, #22
 80098fe:	d11e      	bne.n	800993e <__sflush_r+0xea>
 8009900:	602f      	str	r7, [r5, #0]
 8009902:	2000      	movs	r0, #0
 8009904:	e022      	b.n	800994c <__sflush_r+0xf8>
 8009906:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800990a:	b21b      	sxth	r3, r3
 800990c:	e01b      	b.n	8009946 <__sflush_r+0xf2>
 800990e:	690f      	ldr	r7, [r1, #16]
 8009910:	2f00      	cmp	r7, #0
 8009912:	d0f6      	beq.n	8009902 <__sflush_r+0xae>
 8009914:	0793      	lsls	r3, r2, #30
 8009916:	680e      	ldr	r6, [r1, #0]
 8009918:	bf08      	it	eq
 800991a:	694b      	ldreq	r3, [r1, #20]
 800991c:	600f      	str	r7, [r1, #0]
 800991e:	bf18      	it	ne
 8009920:	2300      	movne	r3, #0
 8009922:	eba6 0807 	sub.w	r8, r6, r7
 8009926:	608b      	str	r3, [r1, #8]
 8009928:	f1b8 0f00 	cmp.w	r8, #0
 800992c:	dde9      	ble.n	8009902 <__sflush_r+0xae>
 800992e:	6a21      	ldr	r1, [r4, #32]
 8009930:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009932:	4643      	mov	r3, r8
 8009934:	463a      	mov	r2, r7
 8009936:	4628      	mov	r0, r5
 8009938:	47b0      	blx	r6
 800993a:	2800      	cmp	r0, #0
 800993c:	dc08      	bgt.n	8009950 <__sflush_r+0xfc>
 800993e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009942:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009946:	81a3      	strh	r3, [r4, #12]
 8009948:	f04f 30ff 	mov.w	r0, #4294967295
 800994c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009950:	4407      	add	r7, r0
 8009952:	eba8 0800 	sub.w	r8, r8, r0
 8009956:	e7e7      	b.n	8009928 <__sflush_r+0xd4>
 8009958:	20400001 	.word	0x20400001

0800995c <_fflush_r>:
 800995c:	b538      	push	{r3, r4, r5, lr}
 800995e:	690b      	ldr	r3, [r1, #16]
 8009960:	4605      	mov	r5, r0
 8009962:	460c      	mov	r4, r1
 8009964:	b913      	cbnz	r3, 800996c <_fflush_r+0x10>
 8009966:	2500      	movs	r5, #0
 8009968:	4628      	mov	r0, r5
 800996a:	bd38      	pop	{r3, r4, r5, pc}
 800996c:	b118      	cbz	r0, 8009976 <_fflush_r+0x1a>
 800996e:	6a03      	ldr	r3, [r0, #32]
 8009970:	b90b      	cbnz	r3, 8009976 <_fflush_r+0x1a>
 8009972:	f7fd fd75 	bl	8007460 <__sinit>
 8009976:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d0f3      	beq.n	8009966 <_fflush_r+0xa>
 800997e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009980:	07d0      	lsls	r0, r2, #31
 8009982:	d404      	bmi.n	800998e <_fflush_r+0x32>
 8009984:	0599      	lsls	r1, r3, #22
 8009986:	d402      	bmi.n	800998e <_fflush_r+0x32>
 8009988:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800998a:	f7fd fed4 	bl	8007736 <__retarget_lock_acquire_recursive>
 800998e:	4628      	mov	r0, r5
 8009990:	4621      	mov	r1, r4
 8009992:	f7ff ff5f 	bl	8009854 <__sflush_r>
 8009996:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009998:	07da      	lsls	r2, r3, #31
 800999a:	4605      	mov	r5, r0
 800999c:	d4e4      	bmi.n	8009968 <_fflush_r+0xc>
 800999e:	89a3      	ldrh	r3, [r4, #12]
 80099a0:	059b      	lsls	r3, r3, #22
 80099a2:	d4e1      	bmi.n	8009968 <_fflush_r+0xc>
 80099a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099a6:	f7fd fec7 	bl	8007738 <__retarget_lock_release_recursive>
 80099aa:	e7dd      	b.n	8009968 <_fflush_r+0xc>

080099ac <__sccl>:
 80099ac:	b570      	push	{r4, r5, r6, lr}
 80099ae:	780b      	ldrb	r3, [r1, #0]
 80099b0:	4604      	mov	r4, r0
 80099b2:	2b5e      	cmp	r3, #94	@ 0x5e
 80099b4:	bf0b      	itete	eq
 80099b6:	784b      	ldrbeq	r3, [r1, #1]
 80099b8:	1c4a      	addne	r2, r1, #1
 80099ba:	1c8a      	addeq	r2, r1, #2
 80099bc:	2100      	movne	r1, #0
 80099be:	bf08      	it	eq
 80099c0:	2101      	moveq	r1, #1
 80099c2:	3801      	subs	r0, #1
 80099c4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80099c8:	f800 1f01 	strb.w	r1, [r0, #1]!
 80099cc:	42a8      	cmp	r0, r5
 80099ce:	d1fb      	bne.n	80099c8 <__sccl+0x1c>
 80099d0:	b90b      	cbnz	r3, 80099d6 <__sccl+0x2a>
 80099d2:	1e50      	subs	r0, r2, #1
 80099d4:	bd70      	pop	{r4, r5, r6, pc}
 80099d6:	f081 0101 	eor.w	r1, r1, #1
 80099da:	54e1      	strb	r1, [r4, r3]
 80099dc:	4610      	mov	r0, r2
 80099de:	4602      	mov	r2, r0
 80099e0:	f812 5b01 	ldrb.w	r5, [r2], #1
 80099e4:	2d2d      	cmp	r5, #45	@ 0x2d
 80099e6:	d005      	beq.n	80099f4 <__sccl+0x48>
 80099e8:	2d5d      	cmp	r5, #93	@ 0x5d
 80099ea:	d016      	beq.n	8009a1a <__sccl+0x6e>
 80099ec:	2d00      	cmp	r5, #0
 80099ee:	d0f1      	beq.n	80099d4 <__sccl+0x28>
 80099f0:	462b      	mov	r3, r5
 80099f2:	e7f2      	b.n	80099da <__sccl+0x2e>
 80099f4:	7846      	ldrb	r6, [r0, #1]
 80099f6:	2e5d      	cmp	r6, #93	@ 0x5d
 80099f8:	d0fa      	beq.n	80099f0 <__sccl+0x44>
 80099fa:	42b3      	cmp	r3, r6
 80099fc:	dcf8      	bgt.n	80099f0 <__sccl+0x44>
 80099fe:	3002      	adds	r0, #2
 8009a00:	461a      	mov	r2, r3
 8009a02:	3201      	adds	r2, #1
 8009a04:	4296      	cmp	r6, r2
 8009a06:	54a1      	strb	r1, [r4, r2]
 8009a08:	dcfb      	bgt.n	8009a02 <__sccl+0x56>
 8009a0a:	1af2      	subs	r2, r6, r3
 8009a0c:	3a01      	subs	r2, #1
 8009a0e:	1c5d      	adds	r5, r3, #1
 8009a10:	42b3      	cmp	r3, r6
 8009a12:	bfa8      	it	ge
 8009a14:	2200      	movge	r2, #0
 8009a16:	18ab      	adds	r3, r5, r2
 8009a18:	e7e1      	b.n	80099de <__sccl+0x32>
 8009a1a:	4610      	mov	r0, r2
 8009a1c:	e7da      	b.n	80099d4 <__sccl+0x28>

08009a1e <__submore>:
 8009a1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a22:	460c      	mov	r4, r1
 8009a24:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009a26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a2a:	4299      	cmp	r1, r3
 8009a2c:	d11d      	bne.n	8009a6a <__submore+0x4c>
 8009a2e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009a32:	f7fe fd51 	bl	80084d8 <_malloc_r>
 8009a36:	b918      	cbnz	r0, 8009a40 <__submore+0x22>
 8009a38:	f04f 30ff 	mov.w	r0, #4294967295
 8009a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a44:	63a3      	str	r3, [r4, #56]	@ 0x38
 8009a46:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8009a4a:	6360      	str	r0, [r4, #52]	@ 0x34
 8009a4c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8009a50:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8009a54:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8009a58:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8009a5c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8009a60:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8009a64:	6020      	str	r0, [r4, #0]
 8009a66:	2000      	movs	r0, #0
 8009a68:	e7e8      	b.n	8009a3c <__submore+0x1e>
 8009a6a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8009a6c:	0077      	lsls	r7, r6, #1
 8009a6e:	463a      	mov	r2, r7
 8009a70:	f000 f920 	bl	8009cb4 <_realloc_r>
 8009a74:	4605      	mov	r5, r0
 8009a76:	2800      	cmp	r0, #0
 8009a78:	d0de      	beq.n	8009a38 <__submore+0x1a>
 8009a7a:	eb00 0806 	add.w	r8, r0, r6
 8009a7e:	4601      	mov	r1, r0
 8009a80:	4632      	mov	r2, r6
 8009a82:	4640      	mov	r0, r8
 8009a84:	f000 f8c4 	bl	8009c10 <memcpy>
 8009a88:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8009a8c:	f8c4 8000 	str.w	r8, [r4]
 8009a90:	e7e9      	b.n	8009a66 <__submore+0x48>

08009a92 <__swbuf_r>:
 8009a92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a94:	460e      	mov	r6, r1
 8009a96:	4614      	mov	r4, r2
 8009a98:	4605      	mov	r5, r0
 8009a9a:	b118      	cbz	r0, 8009aa4 <__swbuf_r+0x12>
 8009a9c:	6a03      	ldr	r3, [r0, #32]
 8009a9e:	b90b      	cbnz	r3, 8009aa4 <__swbuf_r+0x12>
 8009aa0:	f7fd fcde 	bl	8007460 <__sinit>
 8009aa4:	69a3      	ldr	r3, [r4, #24]
 8009aa6:	60a3      	str	r3, [r4, #8]
 8009aa8:	89a3      	ldrh	r3, [r4, #12]
 8009aaa:	071a      	lsls	r2, r3, #28
 8009aac:	d501      	bpl.n	8009ab2 <__swbuf_r+0x20>
 8009aae:	6923      	ldr	r3, [r4, #16]
 8009ab0:	b943      	cbnz	r3, 8009ac4 <__swbuf_r+0x32>
 8009ab2:	4621      	mov	r1, r4
 8009ab4:	4628      	mov	r0, r5
 8009ab6:	f000 f82b 	bl	8009b10 <__swsetup_r>
 8009aba:	b118      	cbz	r0, 8009ac4 <__swbuf_r+0x32>
 8009abc:	f04f 37ff 	mov.w	r7, #4294967295
 8009ac0:	4638      	mov	r0, r7
 8009ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ac4:	6823      	ldr	r3, [r4, #0]
 8009ac6:	6922      	ldr	r2, [r4, #16]
 8009ac8:	1a98      	subs	r0, r3, r2
 8009aca:	6963      	ldr	r3, [r4, #20]
 8009acc:	b2f6      	uxtb	r6, r6
 8009ace:	4283      	cmp	r3, r0
 8009ad0:	4637      	mov	r7, r6
 8009ad2:	dc05      	bgt.n	8009ae0 <__swbuf_r+0x4e>
 8009ad4:	4621      	mov	r1, r4
 8009ad6:	4628      	mov	r0, r5
 8009ad8:	f7ff ff40 	bl	800995c <_fflush_r>
 8009adc:	2800      	cmp	r0, #0
 8009ade:	d1ed      	bne.n	8009abc <__swbuf_r+0x2a>
 8009ae0:	68a3      	ldr	r3, [r4, #8]
 8009ae2:	3b01      	subs	r3, #1
 8009ae4:	60a3      	str	r3, [r4, #8]
 8009ae6:	6823      	ldr	r3, [r4, #0]
 8009ae8:	1c5a      	adds	r2, r3, #1
 8009aea:	6022      	str	r2, [r4, #0]
 8009aec:	701e      	strb	r6, [r3, #0]
 8009aee:	6962      	ldr	r2, [r4, #20]
 8009af0:	1c43      	adds	r3, r0, #1
 8009af2:	429a      	cmp	r2, r3
 8009af4:	d004      	beq.n	8009b00 <__swbuf_r+0x6e>
 8009af6:	89a3      	ldrh	r3, [r4, #12]
 8009af8:	07db      	lsls	r3, r3, #31
 8009afa:	d5e1      	bpl.n	8009ac0 <__swbuf_r+0x2e>
 8009afc:	2e0a      	cmp	r6, #10
 8009afe:	d1df      	bne.n	8009ac0 <__swbuf_r+0x2e>
 8009b00:	4621      	mov	r1, r4
 8009b02:	4628      	mov	r0, r5
 8009b04:	f7ff ff2a 	bl	800995c <_fflush_r>
 8009b08:	2800      	cmp	r0, #0
 8009b0a:	d0d9      	beq.n	8009ac0 <__swbuf_r+0x2e>
 8009b0c:	e7d6      	b.n	8009abc <__swbuf_r+0x2a>
	...

08009b10 <__swsetup_r>:
 8009b10:	b538      	push	{r3, r4, r5, lr}
 8009b12:	4b29      	ldr	r3, [pc, #164]	@ (8009bb8 <__swsetup_r+0xa8>)
 8009b14:	4605      	mov	r5, r0
 8009b16:	6818      	ldr	r0, [r3, #0]
 8009b18:	460c      	mov	r4, r1
 8009b1a:	b118      	cbz	r0, 8009b24 <__swsetup_r+0x14>
 8009b1c:	6a03      	ldr	r3, [r0, #32]
 8009b1e:	b90b      	cbnz	r3, 8009b24 <__swsetup_r+0x14>
 8009b20:	f7fd fc9e 	bl	8007460 <__sinit>
 8009b24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b28:	0719      	lsls	r1, r3, #28
 8009b2a:	d422      	bmi.n	8009b72 <__swsetup_r+0x62>
 8009b2c:	06da      	lsls	r2, r3, #27
 8009b2e:	d407      	bmi.n	8009b40 <__swsetup_r+0x30>
 8009b30:	2209      	movs	r2, #9
 8009b32:	602a      	str	r2, [r5, #0]
 8009b34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b38:	81a3      	strh	r3, [r4, #12]
 8009b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b3e:	e033      	b.n	8009ba8 <__swsetup_r+0x98>
 8009b40:	0758      	lsls	r0, r3, #29
 8009b42:	d512      	bpl.n	8009b6a <__swsetup_r+0x5a>
 8009b44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b46:	b141      	cbz	r1, 8009b5a <__swsetup_r+0x4a>
 8009b48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b4c:	4299      	cmp	r1, r3
 8009b4e:	d002      	beq.n	8009b56 <__swsetup_r+0x46>
 8009b50:	4628      	mov	r0, r5
 8009b52:	f7fe fc4d 	bl	80083f0 <_free_r>
 8009b56:	2300      	movs	r3, #0
 8009b58:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b5a:	89a3      	ldrh	r3, [r4, #12]
 8009b5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009b60:	81a3      	strh	r3, [r4, #12]
 8009b62:	2300      	movs	r3, #0
 8009b64:	6063      	str	r3, [r4, #4]
 8009b66:	6923      	ldr	r3, [r4, #16]
 8009b68:	6023      	str	r3, [r4, #0]
 8009b6a:	89a3      	ldrh	r3, [r4, #12]
 8009b6c:	f043 0308 	orr.w	r3, r3, #8
 8009b70:	81a3      	strh	r3, [r4, #12]
 8009b72:	6923      	ldr	r3, [r4, #16]
 8009b74:	b94b      	cbnz	r3, 8009b8a <__swsetup_r+0x7a>
 8009b76:	89a3      	ldrh	r3, [r4, #12]
 8009b78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009b7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b80:	d003      	beq.n	8009b8a <__swsetup_r+0x7a>
 8009b82:	4621      	mov	r1, r4
 8009b84:	4628      	mov	r0, r5
 8009b86:	f000 f9f5 	bl	8009f74 <__smakebuf_r>
 8009b8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b8e:	f013 0201 	ands.w	r2, r3, #1
 8009b92:	d00a      	beq.n	8009baa <__swsetup_r+0x9a>
 8009b94:	2200      	movs	r2, #0
 8009b96:	60a2      	str	r2, [r4, #8]
 8009b98:	6962      	ldr	r2, [r4, #20]
 8009b9a:	4252      	negs	r2, r2
 8009b9c:	61a2      	str	r2, [r4, #24]
 8009b9e:	6922      	ldr	r2, [r4, #16]
 8009ba0:	b942      	cbnz	r2, 8009bb4 <__swsetup_r+0xa4>
 8009ba2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009ba6:	d1c5      	bne.n	8009b34 <__swsetup_r+0x24>
 8009ba8:	bd38      	pop	{r3, r4, r5, pc}
 8009baa:	0799      	lsls	r1, r3, #30
 8009bac:	bf58      	it	pl
 8009bae:	6962      	ldrpl	r2, [r4, #20]
 8009bb0:	60a2      	str	r2, [r4, #8]
 8009bb2:	e7f4      	b.n	8009b9e <__swsetup_r+0x8e>
 8009bb4:	2000      	movs	r0, #0
 8009bb6:	e7f7      	b.n	8009ba8 <__swsetup_r+0x98>
 8009bb8:	2000001c 	.word	0x2000001c

08009bbc <memmove>:
 8009bbc:	4288      	cmp	r0, r1
 8009bbe:	b510      	push	{r4, lr}
 8009bc0:	eb01 0402 	add.w	r4, r1, r2
 8009bc4:	d902      	bls.n	8009bcc <memmove+0x10>
 8009bc6:	4284      	cmp	r4, r0
 8009bc8:	4623      	mov	r3, r4
 8009bca:	d807      	bhi.n	8009bdc <memmove+0x20>
 8009bcc:	1e43      	subs	r3, r0, #1
 8009bce:	42a1      	cmp	r1, r4
 8009bd0:	d008      	beq.n	8009be4 <memmove+0x28>
 8009bd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009bd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009bda:	e7f8      	b.n	8009bce <memmove+0x12>
 8009bdc:	4402      	add	r2, r0
 8009bde:	4601      	mov	r1, r0
 8009be0:	428a      	cmp	r2, r1
 8009be2:	d100      	bne.n	8009be6 <memmove+0x2a>
 8009be4:	bd10      	pop	{r4, pc}
 8009be6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009bea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009bee:	e7f7      	b.n	8009be0 <memmove+0x24>

08009bf0 <_sbrk_r>:
 8009bf0:	b538      	push	{r3, r4, r5, lr}
 8009bf2:	4d06      	ldr	r5, [pc, #24]	@ (8009c0c <_sbrk_r+0x1c>)
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	4604      	mov	r4, r0
 8009bf8:	4608      	mov	r0, r1
 8009bfa:	602b      	str	r3, [r5, #0]
 8009bfc:	f7f8 fd14 	bl	8002628 <_sbrk>
 8009c00:	1c43      	adds	r3, r0, #1
 8009c02:	d102      	bne.n	8009c0a <_sbrk_r+0x1a>
 8009c04:	682b      	ldr	r3, [r5, #0]
 8009c06:	b103      	cbz	r3, 8009c0a <_sbrk_r+0x1a>
 8009c08:	6023      	str	r3, [r4, #0]
 8009c0a:	bd38      	pop	{r3, r4, r5, pc}
 8009c0c:	20000490 	.word	0x20000490

08009c10 <memcpy>:
 8009c10:	440a      	add	r2, r1
 8009c12:	4291      	cmp	r1, r2
 8009c14:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c18:	d100      	bne.n	8009c1c <memcpy+0xc>
 8009c1a:	4770      	bx	lr
 8009c1c:	b510      	push	{r4, lr}
 8009c1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c26:	4291      	cmp	r1, r2
 8009c28:	d1f9      	bne.n	8009c1e <memcpy+0xe>
 8009c2a:	bd10      	pop	{r4, pc}

08009c2c <__assert_func>:
 8009c2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c2e:	4614      	mov	r4, r2
 8009c30:	461a      	mov	r2, r3
 8009c32:	4b09      	ldr	r3, [pc, #36]	@ (8009c58 <__assert_func+0x2c>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4605      	mov	r5, r0
 8009c38:	68d8      	ldr	r0, [r3, #12]
 8009c3a:	b14c      	cbz	r4, 8009c50 <__assert_func+0x24>
 8009c3c:	4b07      	ldr	r3, [pc, #28]	@ (8009c5c <__assert_func+0x30>)
 8009c3e:	9100      	str	r1, [sp, #0]
 8009c40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c44:	4906      	ldr	r1, [pc, #24]	@ (8009c60 <__assert_func+0x34>)
 8009c46:	462b      	mov	r3, r5
 8009c48:	f000 f95c 	bl	8009f04 <fiprintf>
 8009c4c:	f000 f9f0 	bl	800a030 <abort>
 8009c50:	4b04      	ldr	r3, [pc, #16]	@ (8009c64 <__assert_func+0x38>)
 8009c52:	461c      	mov	r4, r3
 8009c54:	e7f3      	b.n	8009c3e <__assert_func+0x12>
 8009c56:	bf00      	nop
 8009c58:	2000001c 	.word	0x2000001c
 8009c5c:	0800a6ea 	.word	0x0800a6ea
 8009c60:	0800a6f7 	.word	0x0800a6f7
 8009c64:	0800a725 	.word	0x0800a725

08009c68 <_calloc_r>:
 8009c68:	b570      	push	{r4, r5, r6, lr}
 8009c6a:	fba1 5402 	umull	r5, r4, r1, r2
 8009c6e:	b934      	cbnz	r4, 8009c7e <_calloc_r+0x16>
 8009c70:	4629      	mov	r1, r5
 8009c72:	f7fe fc31 	bl	80084d8 <_malloc_r>
 8009c76:	4606      	mov	r6, r0
 8009c78:	b928      	cbnz	r0, 8009c86 <_calloc_r+0x1e>
 8009c7a:	4630      	mov	r0, r6
 8009c7c:	bd70      	pop	{r4, r5, r6, pc}
 8009c7e:	220c      	movs	r2, #12
 8009c80:	6002      	str	r2, [r0, #0]
 8009c82:	2600      	movs	r6, #0
 8009c84:	e7f9      	b.n	8009c7a <_calloc_r+0x12>
 8009c86:	462a      	mov	r2, r5
 8009c88:	4621      	mov	r1, r4
 8009c8a:	f7fd fcc4 	bl	8007616 <memset>
 8009c8e:	e7f4      	b.n	8009c7a <_calloc_r+0x12>

08009c90 <__ascii_mbtowc>:
 8009c90:	b082      	sub	sp, #8
 8009c92:	b901      	cbnz	r1, 8009c96 <__ascii_mbtowc+0x6>
 8009c94:	a901      	add	r1, sp, #4
 8009c96:	b142      	cbz	r2, 8009caa <__ascii_mbtowc+0x1a>
 8009c98:	b14b      	cbz	r3, 8009cae <__ascii_mbtowc+0x1e>
 8009c9a:	7813      	ldrb	r3, [r2, #0]
 8009c9c:	600b      	str	r3, [r1, #0]
 8009c9e:	7812      	ldrb	r2, [r2, #0]
 8009ca0:	1e10      	subs	r0, r2, #0
 8009ca2:	bf18      	it	ne
 8009ca4:	2001      	movne	r0, #1
 8009ca6:	b002      	add	sp, #8
 8009ca8:	4770      	bx	lr
 8009caa:	4610      	mov	r0, r2
 8009cac:	e7fb      	b.n	8009ca6 <__ascii_mbtowc+0x16>
 8009cae:	f06f 0001 	mvn.w	r0, #1
 8009cb2:	e7f8      	b.n	8009ca6 <__ascii_mbtowc+0x16>

08009cb4 <_realloc_r>:
 8009cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cb8:	4607      	mov	r7, r0
 8009cba:	4614      	mov	r4, r2
 8009cbc:	460d      	mov	r5, r1
 8009cbe:	b921      	cbnz	r1, 8009cca <_realloc_r+0x16>
 8009cc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cc4:	4611      	mov	r1, r2
 8009cc6:	f7fe bc07 	b.w	80084d8 <_malloc_r>
 8009cca:	b92a      	cbnz	r2, 8009cd8 <_realloc_r+0x24>
 8009ccc:	f7fe fb90 	bl	80083f0 <_free_r>
 8009cd0:	4625      	mov	r5, r4
 8009cd2:	4628      	mov	r0, r5
 8009cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cd8:	f000 f9b1 	bl	800a03e <_malloc_usable_size_r>
 8009cdc:	4284      	cmp	r4, r0
 8009cde:	4606      	mov	r6, r0
 8009ce0:	d802      	bhi.n	8009ce8 <_realloc_r+0x34>
 8009ce2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009ce6:	d8f4      	bhi.n	8009cd2 <_realloc_r+0x1e>
 8009ce8:	4621      	mov	r1, r4
 8009cea:	4638      	mov	r0, r7
 8009cec:	f7fe fbf4 	bl	80084d8 <_malloc_r>
 8009cf0:	4680      	mov	r8, r0
 8009cf2:	b908      	cbnz	r0, 8009cf8 <_realloc_r+0x44>
 8009cf4:	4645      	mov	r5, r8
 8009cf6:	e7ec      	b.n	8009cd2 <_realloc_r+0x1e>
 8009cf8:	42b4      	cmp	r4, r6
 8009cfa:	4622      	mov	r2, r4
 8009cfc:	4629      	mov	r1, r5
 8009cfe:	bf28      	it	cs
 8009d00:	4632      	movcs	r2, r6
 8009d02:	f7ff ff85 	bl	8009c10 <memcpy>
 8009d06:	4629      	mov	r1, r5
 8009d08:	4638      	mov	r0, r7
 8009d0a:	f7fe fb71 	bl	80083f0 <_free_r>
 8009d0e:	e7f1      	b.n	8009cf4 <_realloc_r+0x40>

08009d10 <_strtol_l.isra.0>:
 8009d10:	2b24      	cmp	r3, #36	@ 0x24
 8009d12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d16:	4686      	mov	lr, r0
 8009d18:	4690      	mov	r8, r2
 8009d1a:	d801      	bhi.n	8009d20 <_strtol_l.isra.0+0x10>
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d106      	bne.n	8009d2e <_strtol_l.isra.0+0x1e>
 8009d20:	f7fd fcde 	bl	80076e0 <__errno>
 8009d24:	2316      	movs	r3, #22
 8009d26:	6003      	str	r3, [r0, #0]
 8009d28:	2000      	movs	r0, #0
 8009d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d2e:	4834      	ldr	r0, [pc, #208]	@ (8009e00 <_strtol_l.isra.0+0xf0>)
 8009d30:	460d      	mov	r5, r1
 8009d32:	462a      	mov	r2, r5
 8009d34:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009d38:	5d06      	ldrb	r6, [r0, r4]
 8009d3a:	f016 0608 	ands.w	r6, r6, #8
 8009d3e:	d1f8      	bne.n	8009d32 <_strtol_l.isra.0+0x22>
 8009d40:	2c2d      	cmp	r4, #45	@ 0x2d
 8009d42:	d110      	bne.n	8009d66 <_strtol_l.isra.0+0x56>
 8009d44:	782c      	ldrb	r4, [r5, #0]
 8009d46:	2601      	movs	r6, #1
 8009d48:	1c95      	adds	r5, r2, #2
 8009d4a:	f033 0210 	bics.w	r2, r3, #16
 8009d4e:	d115      	bne.n	8009d7c <_strtol_l.isra.0+0x6c>
 8009d50:	2c30      	cmp	r4, #48	@ 0x30
 8009d52:	d10d      	bne.n	8009d70 <_strtol_l.isra.0+0x60>
 8009d54:	782a      	ldrb	r2, [r5, #0]
 8009d56:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009d5a:	2a58      	cmp	r2, #88	@ 0x58
 8009d5c:	d108      	bne.n	8009d70 <_strtol_l.isra.0+0x60>
 8009d5e:	786c      	ldrb	r4, [r5, #1]
 8009d60:	3502      	adds	r5, #2
 8009d62:	2310      	movs	r3, #16
 8009d64:	e00a      	b.n	8009d7c <_strtol_l.isra.0+0x6c>
 8009d66:	2c2b      	cmp	r4, #43	@ 0x2b
 8009d68:	bf04      	itt	eq
 8009d6a:	782c      	ldrbeq	r4, [r5, #0]
 8009d6c:	1c95      	addeq	r5, r2, #2
 8009d6e:	e7ec      	b.n	8009d4a <_strtol_l.isra.0+0x3a>
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1f6      	bne.n	8009d62 <_strtol_l.isra.0+0x52>
 8009d74:	2c30      	cmp	r4, #48	@ 0x30
 8009d76:	bf14      	ite	ne
 8009d78:	230a      	movne	r3, #10
 8009d7a:	2308      	moveq	r3, #8
 8009d7c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009d80:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009d84:	2200      	movs	r2, #0
 8009d86:	fbbc f9f3 	udiv	r9, ip, r3
 8009d8a:	4610      	mov	r0, r2
 8009d8c:	fb03 ca19 	mls	sl, r3, r9, ip
 8009d90:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009d94:	2f09      	cmp	r7, #9
 8009d96:	d80f      	bhi.n	8009db8 <_strtol_l.isra.0+0xa8>
 8009d98:	463c      	mov	r4, r7
 8009d9a:	42a3      	cmp	r3, r4
 8009d9c:	dd1b      	ble.n	8009dd6 <_strtol_l.isra.0+0xc6>
 8009d9e:	1c57      	adds	r7, r2, #1
 8009da0:	d007      	beq.n	8009db2 <_strtol_l.isra.0+0xa2>
 8009da2:	4581      	cmp	r9, r0
 8009da4:	d314      	bcc.n	8009dd0 <_strtol_l.isra.0+0xc0>
 8009da6:	d101      	bne.n	8009dac <_strtol_l.isra.0+0x9c>
 8009da8:	45a2      	cmp	sl, r4
 8009daa:	db11      	blt.n	8009dd0 <_strtol_l.isra.0+0xc0>
 8009dac:	fb00 4003 	mla	r0, r0, r3, r4
 8009db0:	2201      	movs	r2, #1
 8009db2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009db6:	e7eb      	b.n	8009d90 <_strtol_l.isra.0+0x80>
 8009db8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009dbc:	2f19      	cmp	r7, #25
 8009dbe:	d801      	bhi.n	8009dc4 <_strtol_l.isra.0+0xb4>
 8009dc0:	3c37      	subs	r4, #55	@ 0x37
 8009dc2:	e7ea      	b.n	8009d9a <_strtol_l.isra.0+0x8a>
 8009dc4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009dc8:	2f19      	cmp	r7, #25
 8009dca:	d804      	bhi.n	8009dd6 <_strtol_l.isra.0+0xc6>
 8009dcc:	3c57      	subs	r4, #87	@ 0x57
 8009dce:	e7e4      	b.n	8009d9a <_strtol_l.isra.0+0x8a>
 8009dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8009dd4:	e7ed      	b.n	8009db2 <_strtol_l.isra.0+0xa2>
 8009dd6:	1c53      	adds	r3, r2, #1
 8009dd8:	d108      	bne.n	8009dec <_strtol_l.isra.0+0xdc>
 8009dda:	2322      	movs	r3, #34	@ 0x22
 8009ddc:	f8ce 3000 	str.w	r3, [lr]
 8009de0:	4660      	mov	r0, ip
 8009de2:	f1b8 0f00 	cmp.w	r8, #0
 8009de6:	d0a0      	beq.n	8009d2a <_strtol_l.isra.0+0x1a>
 8009de8:	1e69      	subs	r1, r5, #1
 8009dea:	e006      	b.n	8009dfa <_strtol_l.isra.0+0xea>
 8009dec:	b106      	cbz	r6, 8009df0 <_strtol_l.isra.0+0xe0>
 8009dee:	4240      	negs	r0, r0
 8009df0:	f1b8 0f00 	cmp.w	r8, #0
 8009df4:	d099      	beq.n	8009d2a <_strtol_l.isra.0+0x1a>
 8009df6:	2a00      	cmp	r2, #0
 8009df8:	d1f6      	bne.n	8009de8 <_strtol_l.isra.0+0xd8>
 8009dfa:	f8c8 1000 	str.w	r1, [r8]
 8009dfe:	e794      	b.n	8009d2a <_strtol_l.isra.0+0x1a>
 8009e00:	0800a829 	.word	0x0800a829

08009e04 <_strtol_r>:
 8009e04:	f7ff bf84 	b.w	8009d10 <_strtol_l.isra.0>

08009e08 <_strtoul_l.isra.0>:
 8009e08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e0c:	4e34      	ldr	r6, [pc, #208]	@ (8009ee0 <_strtoul_l.isra.0+0xd8>)
 8009e0e:	4686      	mov	lr, r0
 8009e10:	460d      	mov	r5, r1
 8009e12:	4628      	mov	r0, r5
 8009e14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e18:	5d37      	ldrb	r7, [r6, r4]
 8009e1a:	f017 0708 	ands.w	r7, r7, #8
 8009e1e:	d1f8      	bne.n	8009e12 <_strtoul_l.isra.0+0xa>
 8009e20:	2c2d      	cmp	r4, #45	@ 0x2d
 8009e22:	d110      	bne.n	8009e46 <_strtoul_l.isra.0+0x3e>
 8009e24:	782c      	ldrb	r4, [r5, #0]
 8009e26:	2701      	movs	r7, #1
 8009e28:	1c85      	adds	r5, r0, #2
 8009e2a:	f033 0010 	bics.w	r0, r3, #16
 8009e2e:	d115      	bne.n	8009e5c <_strtoul_l.isra.0+0x54>
 8009e30:	2c30      	cmp	r4, #48	@ 0x30
 8009e32:	d10d      	bne.n	8009e50 <_strtoul_l.isra.0+0x48>
 8009e34:	7828      	ldrb	r0, [r5, #0]
 8009e36:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8009e3a:	2858      	cmp	r0, #88	@ 0x58
 8009e3c:	d108      	bne.n	8009e50 <_strtoul_l.isra.0+0x48>
 8009e3e:	786c      	ldrb	r4, [r5, #1]
 8009e40:	3502      	adds	r5, #2
 8009e42:	2310      	movs	r3, #16
 8009e44:	e00a      	b.n	8009e5c <_strtoul_l.isra.0+0x54>
 8009e46:	2c2b      	cmp	r4, #43	@ 0x2b
 8009e48:	bf04      	itt	eq
 8009e4a:	782c      	ldrbeq	r4, [r5, #0]
 8009e4c:	1c85      	addeq	r5, r0, #2
 8009e4e:	e7ec      	b.n	8009e2a <_strtoul_l.isra.0+0x22>
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d1f6      	bne.n	8009e42 <_strtoul_l.isra.0+0x3a>
 8009e54:	2c30      	cmp	r4, #48	@ 0x30
 8009e56:	bf14      	ite	ne
 8009e58:	230a      	movne	r3, #10
 8009e5a:	2308      	moveq	r3, #8
 8009e5c:	f04f 38ff 	mov.w	r8, #4294967295
 8009e60:	2600      	movs	r6, #0
 8009e62:	fbb8 f8f3 	udiv	r8, r8, r3
 8009e66:	fb03 f908 	mul.w	r9, r3, r8
 8009e6a:	ea6f 0909 	mvn.w	r9, r9
 8009e6e:	4630      	mov	r0, r6
 8009e70:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8009e74:	f1bc 0f09 	cmp.w	ip, #9
 8009e78:	d810      	bhi.n	8009e9c <_strtoul_l.isra.0+0x94>
 8009e7a:	4664      	mov	r4, ip
 8009e7c:	42a3      	cmp	r3, r4
 8009e7e:	dd1e      	ble.n	8009ebe <_strtoul_l.isra.0+0xb6>
 8009e80:	f1b6 3fff 	cmp.w	r6, #4294967295
 8009e84:	d007      	beq.n	8009e96 <_strtoul_l.isra.0+0x8e>
 8009e86:	4580      	cmp	r8, r0
 8009e88:	d316      	bcc.n	8009eb8 <_strtoul_l.isra.0+0xb0>
 8009e8a:	d101      	bne.n	8009e90 <_strtoul_l.isra.0+0x88>
 8009e8c:	45a1      	cmp	r9, r4
 8009e8e:	db13      	blt.n	8009eb8 <_strtoul_l.isra.0+0xb0>
 8009e90:	fb00 4003 	mla	r0, r0, r3, r4
 8009e94:	2601      	movs	r6, #1
 8009e96:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e9a:	e7e9      	b.n	8009e70 <_strtoul_l.isra.0+0x68>
 8009e9c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8009ea0:	f1bc 0f19 	cmp.w	ip, #25
 8009ea4:	d801      	bhi.n	8009eaa <_strtoul_l.isra.0+0xa2>
 8009ea6:	3c37      	subs	r4, #55	@ 0x37
 8009ea8:	e7e8      	b.n	8009e7c <_strtoul_l.isra.0+0x74>
 8009eaa:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8009eae:	f1bc 0f19 	cmp.w	ip, #25
 8009eb2:	d804      	bhi.n	8009ebe <_strtoul_l.isra.0+0xb6>
 8009eb4:	3c57      	subs	r4, #87	@ 0x57
 8009eb6:	e7e1      	b.n	8009e7c <_strtoul_l.isra.0+0x74>
 8009eb8:	f04f 36ff 	mov.w	r6, #4294967295
 8009ebc:	e7eb      	b.n	8009e96 <_strtoul_l.isra.0+0x8e>
 8009ebe:	1c73      	adds	r3, r6, #1
 8009ec0:	d106      	bne.n	8009ed0 <_strtoul_l.isra.0+0xc8>
 8009ec2:	2322      	movs	r3, #34	@ 0x22
 8009ec4:	f8ce 3000 	str.w	r3, [lr]
 8009ec8:	4630      	mov	r0, r6
 8009eca:	b932      	cbnz	r2, 8009eda <_strtoul_l.isra.0+0xd2>
 8009ecc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ed0:	b107      	cbz	r7, 8009ed4 <_strtoul_l.isra.0+0xcc>
 8009ed2:	4240      	negs	r0, r0
 8009ed4:	2a00      	cmp	r2, #0
 8009ed6:	d0f9      	beq.n	8009ecc <_strtoul_l.isra.0+0xc4>
 8009ed8:	b106      	cbz	r6, 8009edc <_strtoul_l.isra.0+0xd4>
 8009eda:	1e69      	subs	r1, r5, #1
 8009edc:	6011      	str	r1, [r2, #0]
 8009ede:	e7f5      	b.n	8009ecc <_strtoul_l.isra.0+0xc4>
 8009ee0:	0800a829 	.word	0x0800a829

08009ee4 <_strtoul_r>:
 8009ee4:	f7ff bf90 	b.w	8009e08 <_strtoul_l.isra.0>

08009ee8 <__ascii_wctomb>:
 8009ee8:	4603      	mov	r3, r0
 8009eea:	4608      	mov	r0, r1
 8009eec:	b141      	cbz	r1, 8009f00 <__ascii_wctomb+0x18>
 8009eee:	2aff      	cmp	r2, #255	@ 0xff
 8009ef0:	d904      	bls.n	8009efc <__ascii_wctomb+0x14>
 8009ef2:	228a      	movs	r2, #138	@ 0x8a
 8009ef4:	601a      	str	r2, [r3, #0]
 8009ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8009efa:	4770      	bx	lr
 8009efc:	700a      	strb	r2, [r1, #0]
 8009efe:	2001      	movs	r0, #1
 8009f00:	4770      	bx	lr
	...

08009f04 <fiprintf>:
 8009f04:	b40e      	push	{r1, r2, r3}
 8009f06:	b503      	push	{r0, r1, lr}
 8009f08:	4601      	mov	r1, r0
 8009f0a:	ab03      	add	r3, sp, #12
 8009f0c:	4805      	ldr	r0, [pc, #20]	@ (8009f24 <fiprintf+0x20>)
 8009f0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f12:	6800      	ldr	r0, [r0, #0]
 8009f14:	9301      	str	r3, [sp, #4]
 8009f16:	f7ff fa37 	bl	8009388 <_vfiprintf_r>
 8009f1a:	b002      	add	sp, #8
 8009f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f20:	b003      	add	sp, #12
 8009f22:	4770      	bx	lr
 8009f24:	2000001c 	.word	0x2000001c

08009f28 <__swhatbuf_r>:
 8009f28:	b570      	push	{r4, r5, r6, lr}
 8009f2a:	460c      	mov	r4, r1
 8009f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f30:	2900      	cmp	r1, #0
 8009f32:	b096      	sub	sp, #88	@ 0x58
 8009f34:	4615      	mov	r5, r2
 8009f36:	461e      	mov	r6, r3
 8009f38:	da0d      	bge.n	8009f56 <__swhatbuf_r+0x2e>
 8009f3a:	89a3      	ldrh	r3, [r4, #12]
 8009f3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f40:	f04f 0100 	mov.w	r1, #0
 8009f44:	bf14      	ite	ne
 8009f46:	2340      	movne	r3, #64	@ 0x40
 8009f48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f4c:	2000      	movs	r0, #0
 8009f4e:	6031      	str	r1, [r6, #0]
 8009f50:	602b      	str	r3, [r5, #0]
 8009f52:	b016      	add	sp, #88	@ 0x58
 8009f54:	bd70      	pop	{r4, r5, r6, pc}
 8009f56:	466a      	mov	r2, sp
 8009f58:	f000 f848 	bl	8009fec <_fstat_r>
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	dbec      	blt.n	8009f3a <__swhatbuf_r+0x12>
 8009f60:	9901      	ldr	r1, [sp, #4]
 8009f62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009f66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009f6a:	4259      	negs	r1, r3
 8009f6c:	4159      	adcs	r1, r3
 8009f6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f72:	e7eb      	b.n	8009f4c <__swhatbuf_r+0x24>

08009f74 <__smakebuf_r>:
 8009f74:	898b      	ldrh	r3, [r1, #12]
 8009f76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f78:	079d      	lsls	r5, r3, #30
 8009f7a:	4606      	mov	r6, r0
 8009f7c:	460c      	mov	r4, r1
 8009f7e:	d507      	bpl.n	8009f90 <__smakebuf_r+0x1c>
 8009f80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009f84:	6023      	str	r3, [r4, #0]
 8009f86:	6123      	str	r3, [r4, #16]
 8009f88:	2301      	movs	r3, #1
 8009f8a:	6163      	str	r3, [r4, #20]
 8009f8c:	b003      	add	sp, #12
 8009f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f90:	ab01      	add	r3, sp, #4
 8009f92:	466a      	mov	r2, sp
 8009f94:	f7ff ffc8 	bl	8009f28 <__swhatbuf_r>
 8009f98:	9f00      	ldr	r7, [sp, #0]
 8009f9a:	4605      	mov	r5, r0
 8009f9c:	4639      	mov	r1, r7
 8009f9e:	4630      	mov	r0, r6
 8009fa0:	f7fe fa9a 	bl	80084d8 <_malloc_r>
 8009fa4:	b948      	cbnz	r0, 8009fba <__smakebuf_r+0x46>
 8009fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009faa:	059a      	lsls	r2, r3, #22
 8009fac:	d4ee      	bmi.n	8009f8c <__smakebuf_r+0x18>
 8009fae:	f023 0303 	bic.w	r3, r3, #3
 8009fb2:	f043 0302 	orr.w	r3, r3, #2
 8009fb6:	81a3      	strh	r3, [r4, #12]
 8009fb8:	e7e2      	b.n	8009f80 <__smakebuf_r+0xc>
 8009fba:	89a3      	ldrh	r3, [r4, #12]
 8009fbc:	6020      	str	r0, [r4, #0]
 8009fbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009fc2:	81a3      	strh	r3, [r4, #12]
 8009fc4:	9b01      	ldr	r3, [sp, #4]
 8009fc6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009fca:	b15b      	cbz	r3, 8009fe4 <__smakebuf_r+0x70>
 8009fcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fd0:	4630      	mov	r0, r6
 8009fd2:	f000 f81d 	bl	800a010 <_isatty_r>
 8009fd6:	b128      	cbz	r0, 8009fe4 <__smakebuf_r+0x70>
 8009fd8:	89a3      	ldrh	r3, [r4, #12]
 8009fda:	f023 0303 	bic.w	r3, r3, #3
 8009fde:	f043 0301 	orr.w	r3, r3, #1
 8009fe2:	81a3      	strh	r3, [r4, #12]
 8009fe4:	89a3      	ldrh	r3, [r4, #12]
 8009fe6:	431d      	orrs	r5, r3
 8009fe8:	81a5      	strh	r5, [r4, #12]
 8009fea:	e7cf      	b.n	8009f8c <__smakebuf_r+0x18>

08009fec <_fstat_r>:
 8009fec:	b538      	push	{r3, r4, r5, lr}
 8009fee:	4d07      	ldr	r5, [pc, #28]	@ (800a00c <_fstat_r+0x20>)
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	4604      	mov	r4, r0
 8009ff4:	4608      	mov	r0, r1
 8009ff6:	4611      	mov	r1, r2
 8009ff8:	602b      	str	r3, [r5, #0]
 8009ffa:	f7f8 faed 	bl	80025d8 <_fstat>
 8009ffe:	1c43      	adds	r3, r0, #1
 800a000:	d102      	bne.n	800a008 <_fstat_r+0x1c>
 800a002:	682b      	ldr	r3, [r5, #0]
 800a004:	b103      	cbz	r3, 800a008 <_fstat_r+0x1c>
 800a006:	6023      	str	r3, [r4, #0]
 800a008:	bd38      	pop	{r3, r4, r5, pc}
 800a00a:	bf00      	nop
 800a00c:	20000490 	.word	0x20000490

0800a010 <_isatty_r>:
 800a010:	b538      	push	{r3, r4, r5, lr}
 800a012:	4d06      	ldr	r5, [pc, #24]	@ (800a02c <_isatty_r+0x1c>)
 800a014:	2300      	movs	r3, #0
 800a016:	4604      	mov	r4, r0
 800a018:	4608      	mov	r0, r1
 800a01a:	602b      	str	r3, [r5, #0]
 800a01c:	f7f8 faec 	bl	80025f8 <_isatty>
 800a020:	1c43      	adds	r3, r0, #1
 800a022:	d102      	bne.n	800a02a <_isatty_r+0x1a>
 800a024:	682b      	ldr	r3, [r5, #0]
 800a026:	b103      	cbz	r3, 800a02a <_isatty_r+0x1a>
 800a028:	6023      	str	r3, [r4, #0]
 800a02a:	bd38      	pop	{r3, r4, r5, pc}
 800a02c:	20000490 	.word	0x20000490

0800a030 <abort>:
 800a030:	b508      	push	{r3, lr}
 800a032:	2006      	movs	r0, #6
 800a034:	f000 f834 	bl	800a0a0 <raise>
 800a038:	2001      	movs	r0, #1
 800a03a:	f7f8 fa7d 	bl	8002538 <_exit>

0800a03e <_malloc_usable_size_r>:
 800a03e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a042:	1f18      	subs	r0, r3, #4
 800a044:	2b00      	cmp	r3, #0
 800a046:	bfbc      	itt	lt
 800a048:	580b      	ldrlt	r3, [r1, r0]
 800a04a:	18c0      	addlt	r0, r0, r3
 800a04c:	4770      	bx	lr

0800a04e <_raise_r>:
 800a04e:	291f      	cmp	r1, #31
 800a050:	b538      	push	{r3, r4, r5, lr}
 800a052:	4605      	mov	r5, r0
 800a054:	460c      	mov	r4, r1
 800a056:	d904      	bls.n	800a062 <_raise_r+0x14>
 800a058:	2316      	movs	r3, #22
 800a05a:	6003      	str	r3, [r0, #0]
 800a05c:	f04f 30ff 	mov.w	r0, #4294967295
 800a060:	bd38      	pop	{r3, r4, r5, pc}
 800a062:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a064:	b112      	cbz	r2, 800a06c <_raise_r+0x1e>
 800a066:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a06a:	b94b      	cbnz	r3, 800a080 <_raise_r+0x32>
 800a06c:	4628      	mov	r0, r5
 800a06e:	f000 f831 	bl	800a0d4 <_getpid_r>
 800a072:	4622      	mov	r2, r4
 800a074:	4601      	mov	r1, r0
 800a076:	4628      	mov	r0, r5
 800a078:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a07c:	f000 b818 	b.w	800a0b0 <_kill_r>
 800a080:	2b01      	cmp	r3, #1
 800a082:	d00a      	beq.n	800a09a <_raise_r+0x4c>
 800a084:	1c59      	adds	r1, r3, #1
 800a086:	d103      	bne.n	800a090 <_raise_r+0x42>
 800a088:	2316      	movs	r3, #22
 800a08a:	6003      	str	r3, [r0, #0]
 800a08c:	2001      	movs	r0, #1
 800a08e:	e7e7      	b.n	800a060 <_raise_r+0x12>
 800a090:	2100      	movs	r1, #0
 800a092:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a096:	4620      	mov	r0, r4
 800a098:	4798      	blx	r3
 800a09a:	2000      	movs	r0, #0
 800a09c:	e7e0      	b.n	800a060 <_raise_r+0x12>
	...

0800a0a0 <raise>:
 800a0a0:	4b02      	ldr	r3, [pc, #8]	@ (800a0ac <raise+0xc>)
 800a0a2:	4601      	mov	r1, r0
 800a0a4:	6818      	ldr	r0, [r3, #0]
 800a0a6:	f7ff bfd2 	b.w	800a04e <_raise_r>
 800a0aa:	bf00      	nop
 800a0ac:	2000001c 	.word	0x2000001c

0800a0b0 <_kill_r>:
 800a0b0:	b538      	push	{r3, r4, r5, lr}
 800a0b2:	4d07      	ldr	r5, [pc, #28]	@ (800a0d0 <_kill_r+0x20>)
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	4604      	mov	r4, r0
 800a0b8:	4608      	mov	r0, r1
 800a0ba:	4611      	mov	r1, r2
 800a0bc:	602b      	str	r3, [r5, #0]
 800a0be:	f7f8 fa2b 	bl	8002518 <_kill>
 800a0c2:	1c43      	adds	r3, r0, #1
 800a0c4:	d102      	bne.n	800a0cc <_kill_r+0x1c>
 800a0c6:	682b      	ldr	r3, [r5, #0]
 800a0c8:	b103      	cbz	r3, 800a0cc <_kill_r+0x1c>
 800a0ca:	6023      	str	r3, [r4, #0]
 800a0cc:	bd38      	pop	{r3, r4, r5, pc}
 800a0ce:	bf00      	nop
 800a0d0:	20000490 	.word	0x20000490

0800a0d4 <_getpid_r>:
 800a0d4:	f7f8 ba18 	b.w	8002508 <_getpid>

0800a0d8 <atan2f>:
 800a0d8:	f000 b822 	b.w	800a120 <__ieee754_atan2f>

0800a0dc <sqrtf>:
 800a0dc:	b508      	push	{r3, lr}
 800a0de:	ed2d 8b02 	vpush	{d8}
 800a0e2:	eeb0 8a40 	vmov.f32	s16, s0
 800a0e6:	f000 f817 	bl	800a118 <__ieee754_sqrtf>
 800a0ea:	eeb4 8a48 	vcmp.f32	s16, s16
 800a0ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0f2:	d60c      	bvs.n	800a10e <sqrtf+0x32>
 800a0f4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a114 <sqrtf+0x38>
 800a0f8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a0fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a100:	d505      	bpl.n	800a10e <sqrtf+0x32>
 800a102:	f7fd faed 	bl	80076e0 <__errno>
 800a106:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a10a:	2321      	movs	r3, #33	@ 0x21
 800a10c:	6003      	str	r3, [r0, #0]
 800a10e:	ecbd 8b02 	vpop	{d8}
 800a112:	bd08      	pop	{r3, pc}
 800a114:	00000000 	.word	0x00000000

0800a118 <__ieee754_sqrtf>:
 800a118:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a11c:	4770      	bx	lr
	...

0800a120 <__ieee754_atan2f>:
 800a120:	ee10 2a90 	vmov	r2, s1
 800a124:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800a128:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a12c:	b510      	push	{r4, lr}
 800a12e:	eef0 7a40 	vmov.f32	s15, s0
 800a132:	d806      	bhi.n	800a142 <__ieee754_atan2f+0x22>
 800a134:	ee10 0a10 	vmov	r0, s0
 800a138:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800a13c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a140:	d904      	bls.n	800a14c <__ieee754_atan2f+0x2c>
 800a142:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a146:	eeb0 0a67 	vmov.f32	s0, s15
 800a14a:	bd10      	pop	{r4, pc}
 800a14c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800a150:	d103      	bne.n	800a15a <__ieee754_atan2f+0x3a>
 800a152:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a156:	f000 b883 	b.w	800a260 <atanf>
 800a15a:	1794      	asrs	r4, r2, #30
 800a15c:	f004 0402 	and.w	r4, r4, #2
 800a160:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800a164:	b943      	cbnz	r3, 800a178 <__ieee754_atan2f+0x58>
 800a166:	2c02      	cmp	r4, #2
 800a168:	d05e      	beq.n	800a228 <__ieee754_atan2f+0x108>
 800a16a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a23c <__ieee754_atan2f+0x11c>
 800a16e:	2c03      	cmp	r4, #3
 800a170:	bf08      	it	eq
 800a172:	eef0 7a47 	vmoveq.f32	s15, s14
 800a176:	e7e6      	b.n	800a146 <__ieee754_atan2f+0x26>
 800a178:	b941      	cbnz	r1, 800a18c <__ieee754_atan2f+0x6c>
 800a17a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800a240 <__ieee754_atan2f+0x120>
 800a17e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a244 <__ieee754_atan2f+0x124>
 800a182:	2800      	cmp	r0, #0
 800a184:	bfa8      	it	ge
 800a186:	eef0 7a47 	vmovge.f32	s15, s14
 800a18a:	e7dc      	b.n	800a146 <__ieee754_atan2f+0x26>
 800a18c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a190:	d110      	bne.n	800a1b4 <__ieee754_atan2f+0x94>
 800a192:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a196:	f104 34ff 	add.w	r4, r4, #4294967295
 800a19a:	d107      	bne.n	800a1ac <__ieee754_atan2f+0x8c>
 800a19c:	2c02      	cmp	r4, #2
 800a19e:	d846      	bhi.n	800a22e <__ieee754_atan2f+0x10e>
 800a1a0:	4b29      	ldr	r3, [pc, #164]	@ (800a248 <__ieee754_atan2f+0x128>)
 800a1a2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a1a6:	edd3 7a00 	vldr	s15, [r3]
 800a1aa:	e7cc      	b.n	800a146 <__ieee754_atan2f+0x26>
 800a1ac:	2c02      	cmp	r4, #2
 800a1ae:	d841      	bhi.n	800a234 <__ieee754_atan2f+0x114>
 800a1b0:	4b26      	ldr	r3, [pc, #152]	@ (800a24c <__ieee754_atan2f+0x12c>)
 800a1b2:	e7f6      	b.n	800a1a2 <__ieee754_atan2f+0x82>
 800a1b4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a1b8:	d0df      	beq.n	800a17a <__ieee754_atan2f+0x5a>
 800a1ba:	1a5b      	subs	r3, r3, r1
 800a1bc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800a1c0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800a1c4:	da1a      	bge.n	800a1fc <__ieee754_atan2f+0xdc>
 800a1c6:	2a00      	cmp	r2, #0
 800a1c8:	da01      	bge.n	800a1ce <__ieee754_atan2f+0xae>
 800a1ca:	313c      	adds	r1, #60	@ 0x3c
 800a1cc:	db19      	blt.n	800a202 <__ieee754_atan2f+0xe2>
 800a1ce:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800a1d2:	f000 f919 	bl	800a408 <fabsf>
 800a1d6:	f000 f843 	bl	800a260 <atanf>
 800a1da:	eef0 7a40 	vmov.f32	s15, s0
 800a1de:	2c01      	cmp	r4, #1
 800a1e0:	d012      	beq.n	800a208 <__ieee754_atan2f+0xe8>
 800a1e2:	2c02      	cmp	r4, #2
 800a1e4:	d017      	beq.n	800a216 <__ieee754_atan2f+0xf6>
 800a1e6:	2c00      	cmp	r4, #0
 800a1e8:	d0ad      	beq.n	800a146 <__ieee754_atan2f+0x26>
 800a1ea:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800a250 <__ieee754_atan2f+0x130>
 800a1ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a1f2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800a254 <__ieee754_atan2f+0x134>
 800a1f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a1fa:	e7a4      	b.n	800a146 <__ieee754_atan2f+0x26>
 800a1fc:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800a244 <__ieee754_atan2f+0x124>
 800a200:	e7ed      	b.n	800a1de <__ieee754_atan2f+0xbe>
 800a202:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800a258 <__ieee754_atan2f+0x138>
 800a206:	e7ea      	b.n	800a1de <__ieee754_atan2f+0xbe>
 800a208:	ee17 3a90 	vmov	r3, s15
 800a20c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a210:	ee07 3a90 	vmov	s15, r3
 800a214:	e797      	b.n	800a146 <__ieee754_atan2f+0x26>
 800a216:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800a250 <__ieee754_atan2f+0x130>
 800a21a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a21e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800a254 <__ieee754_atan2f+0x134>
 800a222:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a226:	e78e      	b.n	800a146 <__ieee754_atan2f+0x26>
 800a228:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800a254 <__ieee754_atan2f+0x134>
 800a22c:	e78b      	b.n	800a146 <__ieee754_atan2f+0x26>
 800a22e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800a25c <__ieee754_atan2f+0x13c>
 800a232:	e788      	b.n	800a146 <__ieee754_atan2f+0x26>
 800a234:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800a258 <__ieee754_atan2f+0x138>
 800a238:	e785      	b.n	800a146 <__ieee754_atan2f+0x26>
 800a23a:	bf00      	nop
 800a23c:	c0490fdb 	.word	0xc0490fdb
 800a240:	bfc90fdb 	.word	0xbfc90fdb
 800a244:	3fc90fdb 	.word	0x3fc90fdb
 800a248:	0800a938 	.word	0x0800a938
 800a24c:	0800a92c 	.word	0x0800a92c
 800a250:	33bbbd2e 	.word	0x33bbbd2e
 800a254:	40490fdb 	.word	0x40490fdb
 800a258:	00000000 	.word	0x00000000
 800a25c:	3f490fdb 	.word	0x3f490fdb

0800a260 <atanf>:
 800a260:	b538      	push	{r3, r4, r5, lr}
 800a262:	ee10 5a10 	vmov	r5, s0
 800a266:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800a26a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800a26e:	eef0 7a40 	vmov.f32	s15, s0
 800a272:	d310      	bcc.n	800a296 <atanf+0x36>
 800a274:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800a278:	d904      	bls.n	800a284 <atanf+0x24>
 800a27a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800a27e:	eeb0 0a67 	vmov.f32	s0, s15
 800a282:	bd38      	pop	{r3, r4, r5, pc}
 800a284:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800a3bc <atanf+0x15c>
 800a288:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800a3c0 <atanf+0x160>
 800a28c:	2d00      	cmp	r5, #0
 800a28e:	bfc8      	it	gt
 800a290:	eef0 7a47 	vmovgt.f32	s15, s14
 800a294:	e7f3      	b.n	800a27e <atanf+0x1e>
 800a296:	4b4b      	ldr	r3, [pc, #300]	@ (800a3c4 <atanf+0x164>)
 800a298:	429c      	cmp	r4, r3
 800a29a:	d810      	bhi.n	800a2be <atanf+0x5e>
 800a29c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800a2a0:	d20a      	bcs.n	800a2b8 <atanf+0x58>
 800a2a2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800a3c8 <atanf+0x168>
 800a2a6:	ee30 7a07 	vadd.f32	s14, s0, s14
 800a2aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a2ae:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800a2b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2b6:	dce2      	bgt.n	800a27e <atanf+0x1e>
 800a2b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a2bc:	e013      	b.n	800a2e6 <atanf+0x86>
 800a2be:	f000 f8a3 	bl	800a408 <fabsf>
 800a2c2:	4b42      	ldr	r3, [pc, #264]	@ (800a3cc <atanf+0x16c>)
 800a2c4:	429c      	cmp	r4, r3
 800a2c6:	d84f      	bhi.n	800a368 <atanf+0x108>
 800a2c8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800a2cc:	429c      	cmp	r4, r3
 800a2ce:	d841      	bhi.n	800a354 <atanf+0xf4>
 800a2d0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800a2d4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a2d8:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a2dc:	2300      	movs	r3, #0
 800a2de:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a2e2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a2e6:	1c5a      	adds	r2, r3, #1
 800a2e8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800a2ec:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800a3d0 <atanf+0x170>
 800a2f0:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800a3d4 <atanf+0x174>
 800a2f4:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800a3d8 <atanf+0x178>
 800a2f8:	ee66 6a06 	vmul.f32	s13, s12, s12
 800a2fc:	eee6 5a87 	vfma.f32	s11, s13, s14
 800a300:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800a3dc <atanf+0x17c>
 800a304:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a308:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800a3e0 <atanf+0x180>
 800a30c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a310:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a3e4 <atanf+0x184>
 800a314:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a318:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a3e8 <atanf+0x188>
 800a31c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a320:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800a3ec <atanf+0x18c>
 800a324:	eea6 5a87 	vfma.f32	s10, s13, s14
 800a328:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a3f0 <atanf+0x190>
 800a32c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a330:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800a3f4 <atanf+0x194>
 800a334:	eea7 5a26 	vfma.f32	s10, s14, s13
 800a338:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800a3f8 <atanf+0x198>
 800a33c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a340:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a344:	eea5 7a86 	vfma.f32	s14, s11, s12
 800a348:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a34c:	d121      	bne.n	800a392 <atanf+0x132>
 800a34e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a352:	e794      	b.n	800a27e <atanf+0x1e>
 800a354:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a358:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a35c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a360:	2301      	movs	r3, #1
 800a362:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a366:	e7be      	b.n	800a2e6 <atanf+0x86>
 800a368:	4b24      	ldr	r3, [pc, #144]	@ (800a3fc <atanf+0x19c>)
 800a36a:	429c      	cmp	r4, r3
 800a36c:	d80b      	bhi.n	800a386 <atanf+0x126>
 800a36e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800a372:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a376:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a37a:	2302      	movs	r3, #2
 800a37c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a380:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a384:	e7af      	b.n	800a2e6 <atanf+0x86>
 800a386:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a38a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a38e:	2303      	movs	r3, #3
 800a390:	e7a9      	b.n	800a2e6 <atanf+0x86>
 800a392:	4a1b      	ldr	r2, [pc, #108]	@ (800a400 <atanf+0x1a0>)
 800a394:	491b      	ldr	r1, [pc, #108]	@ (800a404 <atanf+0x1a4>)
 800a396:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a39a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a39e:	edd3 6a00 	vldr	s13, [r3]
 800a3a2:	ee37 7a66 	vsub.f32	s14, s14, s13
 800a3a6:	2d00      	cmp	r5, #0
 800a3a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a3ac:	edd2 7a00 	vldr	s15, [r2]
 800a3b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a3b4:	bfb8      	it	lt
 800a3b6:	eef1 7a67 	vneglt.f32	s15, s15
 800a3ba:	e760      	b.n	800a27e <atanf+0x1e>
 800a3bc:	bfc90fdb 	.word	0xbfc90fdb
 800a3c0:	3fc90fdb 	.word	0x3fc90fdb
 800a3c4:	3edfffff 	.word	0x3edfffff
 800a3c8:	7149f2ca 	.word	0x7149f2ca
 800a3cc:	3f97ffff 	.word	0x3f97ffff
 800a3d0:	3c8569d7 	.word	0x3c8569d7
 800a3d4:	3d4bda59 	.word	0x3d4bda59
 800a3d8:	bd6ef16b 	.word	0xbd6ef16b
 800a3dc:	3d886b35 	.word	0x3d886b35
 800a3e0:	3dba2e6e 	.word	0x3dba2e6e
 800a3e4:	3e124925 	.word	0x3e124925
 800a3e8:	3eaaaaab 	.word	0x3eaaaaab
 800a3ec:	bd15a221 	.word	0xbd15a221
 800a3f0:	bd9d8795 	.word	0xbd9d8795
 800a3f4:	bde38e38 	.word	0xbde38e38
 800a3f8:	be4ccccd 	.word	0xbe4ccccd
 800a3fc:	401bffff 	.word	0x401bffff
 800a400:	0800a954 	.word	0x0800a954
 800a404:	0800a944 	.word	0x0800a944

0800a408 <fabsf>:
 800a408:	ee10 3a10 	vmov	r3, s0
 800a40c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a410:	ee00 3a10 	vmov	s0, r3
 800a414:	4770      	bx	lr
	...

0800a418 <_init>:
 800a418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a41a:	bf00      	nop
 800a41c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a41e:	bc08      	pop	{r3}
 800a420:	469e      	mov	lr, r3
 800a422:	4770      	bx	lr

0800a424 <_fini>:
 800a424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a426:	bf00      	nop
 800a428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a42a:	bc08      	pop	{r3}
 800a42c:	469e      	mov	lr, r3
 800a42e:	4770      	bx	lr
