

================================================================
== Vivado HLS Report for 'parta1_5'
================================================================
* Date:           Thu Oct  4 23:38:26 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartA
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.060|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_c_row              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + for_c_col_for_common  |    ?|    ?|         6|          2|          1|     ?|    yes   |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      6|       0|    503|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    123|
|Register         |        0|      -|     742|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      7|     742|    658|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |parta1_5_mul_mul_bkb_U1  |parta1_5_mul_mul_bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_204_p2                |     *    |      3|  0|  20|          32|          32|
    |tmp_7_fu_327_p2                |     *    |      3|  0|  20|          32|          32|
    |C_d0                           |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_235_p2                  |     +    |      0|  0|  38|           1|          31|
    |indvar_flatten_next_fu_255_p2  |     +    |      0|  0|  71|          64|           1|
    |j_1_fu_261_p2                  |     +    |      0|  0|  38|           1|          31|
    |k_1_fu_300_p2                  |     +    |      0|  0|  38|           1|          31|
    |next_mul_fu_220_p2             |     +    |      0|  0|  45|           7|          38|
    |tmp_10_fu_309_p2               |     +    |      0|  0|  21|          15|          15|
    |tmp_11_fu_318_p2               |     +    |      0|  0|  21|          15|          15|
    |tmp_9_fu_291_p2                |     +    |      0|  0|  21|          15|          15|
    |exitcond_flatten_fu_250_p2     |   icmp   |      0|  0|  29|          64|          64|
    |tmp_5_fu_245_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_230_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |k_mid2_fu_267_p3               |  select  |      0|  0|  31|           1|          31|
    |tmp_3_mid2_v_fu_275_p3         |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      6|  0| 503|         348|         466|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_167_p4  |   9|          2|   64|        128|
    |ap_phi_mux_j_phi_fu_178_p4               |   9|          2|   31|         62|
    |ap_phi_mux_k_phi_fu_189_p4               |   9|          2|   31|         62|
    |i_reg_141                                |   9|          2|   31|         62|
    |indvar_flatten_reg_163                   |   9|          2|   64|        128|
    |j_reg_174                                |   9|          2|   31|         62|
    |k_reg_185                                |   9|          2|   31|         62|
    |phi_mul_reg_152                          |   9|          2|   38|         76|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 123|         26|  324|        652|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |A_load_reg_434                  |  32|   0|   32|          0|
    |B_load_reg_439                  |  32|   0|   32|          0|
    |C_addr_1_reg_414                |  14|   0|   14|          0|
    |C_addr_1_reg_414_pp0_iter1_reg  |  14|   0|   14|          0|
    |ap_CS_fsm                       |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |bound_reg_352                   |  64|   0|   64|          0|
    |exitcond_flatten_reg_377        |   1|   0|    1|          0|
    |i_1_reg_372                     |  31|   0|   31|          0|
    |i_reg_141                       |  31|   0|   31|          0|
    |indvar_flatten_next_reg_381     |  64|   0|   64|          0|
    |indvar_flatten_reg_163          |  64|   0|   64|          0|
    |j_reg_174                       |  31|   0|   31|          0|
    |k_1_reg_419                     |  31|   0|   31|          0|
    |k_mid2_reg_386                  |  31|   0|   31|          0|
    |k_reg_185                       |  31|   0|   31|          0|
    |next_mul_reg_363                |  38|   0|   38|          0|
    |phi_mul_reg_152                 |  38|   0|   38|          0|
    |tmp_1_reg_357                   |  15|   0|   15|          0|
    |tmp_2_reg_396                   |  15|   0|   15|          0|
    |tmp_3_mid2_v_reg_391            |  31|   0|   31|          0|
    |tmp_3_reg_408                   |  15|   0|   15|          0|
    |tmp_6_reg_402                   |  15|   0|   15|          0|
    |tmp_7_reg_444                   |  32|   0|   32|          0|
    |exitcond_flatten_reg_377        |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 742|  32|  679|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   parta1_5   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   parta1_5   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   parta1_5   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   parta1_5   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   parta1_5   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   parta1_5   | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	9  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @parta1_5_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind"   --->   Operation 20 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind"   --->   Operation 21 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind"   --->   Operation 22 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cast = zext i32 %nC_read to i64"   --->   Operation 23 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cast4 = zext i32 %nA_read to i64"   --->   Operation 24 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast4, %cast"   --->   Operation 25 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [PartA/parta1_5.cpp:7]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_1, %4 ]"   --->   Operation 27 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 [ 0, %0 ], [ %next_mul, %4 ]"   --->   Operation 28 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i38 %phi_mul to i15"   --->   Operation 29 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i38 %phi_mul to i64"   --->   Operation 30 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.79ns)   --->   "%next_mul = add i38 100, %phi_mul"   --->   Operation 31 'add' 'next_mul' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [PartA/parta1_5.cpp:7]   --->   Operation 32 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %i_cast, %mC_read" [PartA/parta1_5.cpp:7]   --->   Operation 33 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.52ns)   --->   "%i_1 = add i31 1, %i" [PartA/parta1_5.cpp:7]   --->   Operation 34 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %5" [PartA/parta1_5.cpp:7]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind" [PartA/parta1_5.cpp:8]   --->   Operation 36 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str7) nounwind" [PartA/parta1_5.cpp:8]   --->   Operation 37 'specregionbegin' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %phi_mul_cast" [PartA/parta1_5.cpp:10]   --->   Operation 38 'getelementptr' 'A_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %phi_mul_cast" [PartA/parta1_5.cpp:9]   --->   Operation 39 'getelementptr' 'C_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_addr, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:9]   --->   Operation 40 'specinterface' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_addr, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:10]   --->   Operation 41 'specinterface' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %3" [PartA/parta1_5.cpp:11]   --->   Operation 42 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [PartA/parta1_5.cpp:21]   --->   Operation 43 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %2 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 44 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %2 ], [ %tmp_3_mid2_v, %.reset ]" [PartA/parta1_5.cpp:16]   --->   Operation 45 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%k = phi i31 [ 0, %2 ], [ %k_1, %.reset ]"   --->   Operation 46 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:13]   --->   Operation 47 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [PartA/parta1_5.cpp:14]   --->   Operation 48 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.47ns)   --->   "%tmp_5 = icmp slt i32 %k_cast, %nA_read" [PartA/parta1_5.cpp:14]   --->   Operation 49 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 50 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 51 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %4, label %.reset"   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.52ns)   --->   "%j_1 = add i31 1, %j" [PartA/parta1_5.cpp:11]   --->   Operation 53 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.73ns)   --->   "%k_mid2 = select i1 %tmp_5, i31 %k, i31 0" [PartA/parta1_5.cpp:14]   --->   Operation 54 'select' 'k_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.73ns)   --->   "%tmp_3_mid2_v = select i1 %tmp_5, i31 %j, i31 %j_1" [PartA/parta1_5.cpp:16]   --->   Operation 55 'select' 'tmp_3_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i31 %tmp_3_mid2_v to i15" [PartA/parta1_5.cpp:16]   --->   Operation 56 'trunc' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i31 %k_mid2 to i15" [PartA/parta1_5.cpp:17]   --->   Operation 57 'trunc' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 58 [1/1] (6.38ns)   --->   "%tmp_3 = mul i15 100, %tmp_2" [PartA/parta1_5.cpp:16]   --->   Operation 58 'mul' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (1.94ns)   --->   "%tmp_9 = add i15 %tmp_1, %tmp_2" [PartA/parta1_5.cpp:17]   --->   Operation 59 'add' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i15 %tmp_9 to i64" [PartA/parta1_5.cpp:17]   --->   Operation 60 'zext' 'tmp_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_9_cast" [PartA/parta1_5.cpp:17]   --->   Operation 61 'getelementptr' 'C_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.52ns)   --->   "%k_1 = add i31 1, %k_mid2" [PartA/parta1_5.cpp:14]   --->   Operation 62 'add' 'k_1' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i15 %tmp_3 to i64" [PartA/parta1_5.cpp:16]   --->   Operation 63 'sext' 'tmp_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_3_cast" [PartA/parta1_5.cpp:16]   --->   Operation 64 'getelementptr' 'B_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_addr, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:16]   --->   Operation 65 'specinterface' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.94ns)   --->   "%tmp_10 = add i15 %tmp_1, %tmp_6" [PartA/parta1_5.cpp:17]   --->   Operation 66 'add' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i15 %tmp_10 to i64" [PartA/parta1_5.cpp:17]   --->   Operation 67 'zext' 'tmp_10_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_10_cast" [PartA/parta1_5.cpp:17]   --->   Operation 68 'getelementptr' 'A_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.94ns)   --->   "%tmp_11 = add i15 %tmp_3, %tmp_6" [PartA/parta1_5.cpp:17]   --->   Operation 69 'add' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i15 %tmp_11 to i64" [PartA/parta1_5.cpp:17]   --->   Operation 70 'sext' 'tmp_11_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_11_cast" [PartA/parta1_5.cpp:17]   --->   Operation 71 'getelementptr' 'B_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 72 'load' 'A_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 73 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 74 'load' 'A_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 75 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 76 [1/1] (8.51ns)   --->   "%tmp_7 = mul nsw i32 %B_load, %A_load" [PartA/parta1_5.cpp:17]   --->   Operation 76 'mul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 77 'load' 'C_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 9.06>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:13]   --->   Operation 78 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @for_c_col_for_common)"   --->   Operation 79 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:13]   --->   Operation 80 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str411) nounwind" [PartA/parta1_5.cpp:15]   --->   Operation 81 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str411) nounwind" [PartA/parta1_5.cpp:15]   --->   Operation 82 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 83 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 83 'load' 'C_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 84 [1/1] (2.55ns)   --->   "%tmp_8 = add nsw i32 %tmp_7, %C_load" [PartA/parta1_5.cpp:17]   --->   Operation 84 'add' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (3.25ns)   --->   "store i32 %tmp_8, i32* %C_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 85 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str411, i32 %tmp_s) nounwind" [PartA/parta1_5.cpp:18]   --->   Operation 86 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %3" [PartA/parta1_5.cpp:14]   --->   Operation 87 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str7, i32 %tmp_4) nounwind" [PartA/parta1_5.cpp:20]   --->   Operation 88 'specregionend' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "br label %1" [PartA/parta1_5.cpp:7]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10         (specbitsmap    ) [ 0000000000]
StgValue_11         (specbitsmap    ) [ 0000000000]
StgValue_12         (specbitsmap    ) [ 0000000000]
StgValue_13         (specbitsmap    ) [ 0000000000]
StgValue_14         (specbitsmap    ) [ 0000000000]
StgValue_15         (specbitsmap    ) [ 0000000000]
StgValue_16         (specbitsmap    ) [ 0000000000]
StgValue_17         (specbitsmap    ) [ 0000000000]
StgValue_18         (specbitsmap    ) [ 0000000000]
StgValue_19         (spectopmodule  ) [ 0000000000]
nC_read             (read           ) [ 0000000000]
mC_read             (read           ) [ 0011111111]
nA_read             (read           ) [ 0011111111]
cast                (zext           ) [ 0000000000]
cast4               (zext           ) [ 0000000000]
bound               (mul            ) [ 0011111111]
StgValue_26         (br             ) [ 0111111111]
i                   (phi            ) [ 0010000000]
phi_mul             (phi            ) [ 0010000000]
tmp_1               (trunc          ) [ 0001111110]
phi_mul_cast        (zext           ) [ 0000000000]
next_mul            (add            ) [ 0111111111]
i_cast              (zext           ) [ 0000000000]
tmp                 (icmp           ) [ 0011111111]
i_1                 (add            ) [ 0111111111]
StgValue_35         (br             ) [ 0000000000]
StgValue_36         (specloopname   ) [ 0000000000]
tmp_4               (specregionbegin) [ 0001111111]
A_addr              (getelementptr  ) [ 0000000000]
C_addr              (getelementptr  ) [ 0000000000]
StgValue_40         (specinterface  ) [ 0000000000]
StgValue_41         (specinterface  ) [ 0000000000]
StgValue_42         (br             ) [ 0011111111]
StgValue_43         (ret            ) [ 0000000000]
indvar_flatten      (phi            ) [ 0001000000]
j                   (phi            ) [ 0001000000]
k                   (phi            ) [ 0001000000]
StgValue_47         (specpipeline   ) [ 0000000000]
k_cast              (zext           ) [ 0000000000]
tmp_5               (icmp           ) [ 0000000000]
exitcond_flatten    (icmp           ) [ 0011111111]
indvar_flatten_next (add            ) [ 0011111111]
StgValue_52         (br             ) [ 0000000000]
j_1                 (add            ) [ 0000000000]
k_mid2              (select         ) [ 0000100000]
tmp_3_mid2_v        (select         ) [ 0011111111]
tmp_2               (trunc          ) [ 0000100000]
tmp_6               (trunc          ) [ 0001110000]
tmp_3               (mul            ) [ 0001010000]
tmp_9               (add            ) [ 0000000000]
tmp_9_cast          (zext           ) [ 0000000000]
C_addr_1            (getelementptr  ) [ 0001111110]
k_1                 (add            ) [ 0011111111]
tmp_3_cast          (sext           ) [ 0000000000]
B_addr              (getelementptr  ) [ 0000000000]
StgValue_65         (specinterface  ) [ 0000000000]
tmp_10              (add            ) [ 0000000000]
tmp_10_cast         (zext           ) [ 0000000000]
A_addr_1            (getelementptr  ) [ 0000101000]
tmp_11              (add            ) [ 0000000000]
tmp_11_cast         (sext           ) [ 0000000000]
B_addr_1            (getelementptr  ) [ 0000101000]
A_load              (load           ) [ 0001000100]
B_load              (load           ) [ 0001000100]
tmp_7               (mul            ) [ 0000100010]
StgValue_78         (specpipeline   ) [ 0000000000]
StgValue_79         (specloopname   ) [ 0000000000]
StgValue_80         (specpipeline   ) [ 0000000000]
StgValue_81         (specloopname   ) [ 0000000000]
tmp_s               (specregionbegin) [ 0000000000]
C_load              (load           ) [ 0000000000]
tmp_8               (add            ) [ 0000000000]
StgValue_85         (store          ) [ 0000000000]
empty               (specregionend  ) [ 0000000000]
StgValue_87         (br             ) [ 0011111111]
empty_2             (specregionend  ) [ 0000000000]
StgValue_89         (br             ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="parta1_5_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_c_col_for_common"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str411"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="nC_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mC_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="nA_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="A_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="38" slack="0"/>
<pin id="86" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="C_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="38" slack="0"/>
<pin id="93" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="C_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="15" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="B_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="15" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="A_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="15" slack="0"/>
<pin id="114" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="B_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="15" slack="0"/>
<pin id="121" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="3"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_load/7 StgValue_85/8 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="31" slack="1"/>
<pin id="143" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="31" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="phi_mul_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="38" slack="1"/>
<pin id="154" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="phi_mul_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="38" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="indvar_flatten_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="indvar_flatten_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="64" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="174" class="1005" name="j_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="31" slack="1"/>
<pin id="176" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="j_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="31" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="k_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="1"/>
<pin id="187" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="k_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="31" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="cast4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast4/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="bound_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="38" slack="0"/>
<pin id="212" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="phi_mul_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="38" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul_cast/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="next_mul_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="38" slack="0"/>
<pin id="223" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="31" slack="0"/>
<pin id="238" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="k_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="31" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="exitcond_flatten_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="2"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="indvar_flatten_next_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="j_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="31" slack="0"/>
<pin id="264" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="k_mid2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="31" slack="0"/>
<pin id="270" dir="0" index="2" bw="31" slack="0"/>
<pin id="271" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_3_mid2_v_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="31" slack="0"/>
<pin id="278" dir="0" index="2" bw="31" slack="0"/>
<pin id="279" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2_v/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="31" slack="0"/>
<pin id="285" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_6_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="31" slack="0"/>
<pin id="289" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_9_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="15" slack="2"/>
<pin id="293" dir="0" index="1" bw="15" slack="1"/>
<pin id="294" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_9_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="15" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="k_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="31" slack="1"/>
<pin id="303" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_3_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="15" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_10_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="15" slack="3"/>
<pin id="311" dir="0" index="1" bw="15" slack="2"/>
<pin id="312" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_10_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="15" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_11_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="15" slack="1"/>
<pin id="320" dir="0" index="1" bw="15" slack="2"/>
<pin id="321" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_11_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="15" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_7_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_8_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="337" class="1007" name="tmp_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="0"/>
<pin id="339" dir="0" index="1" bw="15" slack="1"/>
<pin id="340" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="342" class="1005" name="mC_read_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="347" class="1005" name="nA_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="2"/>
<pin id="349" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nA_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="bound_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="2"/>
<pin id="354" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="15" slack="2"/>
<pin id="359" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="next_mul_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="38" slack="0"/>
<pin id="365" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="372" class="1005" name="i_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="31" slack="0"/>
<pin id="374" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="exitcond_flatten_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="381" class="1005" name="indvar_flatten_next_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="386" class="1005" name="k_mid2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="31" slack="1"/>
<pin id="388" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_3_mid2_v_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="31" slack="0"/>
<pin id="393" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_mid2_v "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="15" slack="1"/>
<pin id="398" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_6_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="2"/>
<pin id="404" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_3_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="1"/>
<pin id="410" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="414" class="1005" name="C_addr_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="14" slack="3"/>
<pin id="416" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="k_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="31" slack="1"/>
<pin id="421" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="424" class="1005" name="A_addr_1_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="14" slack="1"/>
<pin id="426" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="B_addr_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="14" slack="1"/>
<pin id="431" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="A_load_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="B_load_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_7_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="110" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="117" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="64" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="76" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="196" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="156" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="156" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="156" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="145" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="145" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="189" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="167" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="167" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="178" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="245" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="189" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="245" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="178" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="261" pin="2"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="267" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="291" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="316"><net_src comp="309" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="325"><net_src comp="318" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="335"><net_src comp="136" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="336"><net_src comp="331" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="70" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="350"><net_src comp="76" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="355"><net_src comp="204" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="360"><net_src comp="210" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="366"><net_src comp="220" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="371"><net_src comp="230" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="235" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="380"><net_src comp="250" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="255" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="389"><net_src comp="267" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="394"><net_src comp="275" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="399"><net_src comp="283" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="405"><net_src comp="287" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="411"><net_src comp="337" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="417"><net_src comp="96" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="422"><net_src comp="300" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="427"><net_src comp="110" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="432"><net_src comp="117" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="437"><net_src comp="124" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="442"><net_src comp="130" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="447"><net_src comp="327" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="331" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {8 }
 - Input state : 
	Port: parta1_5 : A | {5 6 }
	Port: parta1_5 : B | {5 6 }
	Port: parta1_5 : C | {7 8 }
	Port: parta1_5 : nA | {1 }
	Port: parta1_5 : mC | {1 }
	Port: parta1_5 : nC | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
		tmp_1 : 1
		phi_mul_cast : 1
		next_mul : 1
		i_cast : 1
		tmp : 2
		i_1 : 1
		StgValue_35 : 3
		A_addr : 2
		C_addr : 2
		StgValue_40 : 3
		StgValue_41 : 3
	State 3
		k_cast : 1
		tmp_5 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_52 : 2
		j_1 : 1
		k_mid2 : 3
		tmp_3_mid2_v : 3
		tmp_2 : 4
		tmp_6 : 4
	State 4
		tmp_9_cast : 1
		C_addr_1 : 2
	State 5
		B_addr : 1
		StgValue_65 : 2
		tmp_10_cast : 1
		A_addr_1 : 2
		tmp_11_cast : 1
		B_addr_1 : 2
		A_load : 3
		B_load : 3
	State 6
	State 7
	State 8
		tmp_8 : 1
		StgValue_85 : 2
		empty : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       next_mul_fu_220      |    0    |    0    |    45   |
|          |         i_1_fu_235         |    0    |    0    |    38   |
|          | indvar_flatten_next_fu_255 |    0    |    0    |    71   |
|          |         j_1_fu_261         |    0    |    0    |    38   |
|    add   |        tmp_9_fu_291        |    0    |    0    |    21   |
|          |         k_1_fu_300         |    0    |    0    |    38   |
|          |        tmp_10_fu_309       |    0    |    0    |    21   |
|          |        tmp_11_fu_318       |    0    |    0    |    21   |
|          |        tmp_8_fu_331        |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_230         |    0    |    0    |    18   |
|   icmp   |        tmp_5_fu_245        |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_250  |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|  select  |        k_mid2_fu_267       |    0    |    0    |    31   |
|          |     tmp_3_mid2_v_fu_275    |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
|          |        bound_fu_204        |    3    |    0    |    20   |
|    mul   |        tmp_7_fu_327        |    3    |    0    |    20   |
|          |        tmp_3_fu_337        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     nC_read_read_fu_64     |    0    |    0    |    0    |
|   read   |     mC_read_read_fu_70     |    0    |    0    |    0    |
|          |     nA_read_read_fu_76     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         cast_fu_196        |    0    |    0    |    0    |
|          |        cast4_fu_200        |    0    |    0    |    0    |
|          |     phi_mul_cast_fu_214    |    0    |    0    |    0    |
|   zext   |        i_cast_fu_226       |    0    |    0    |    0    |
|          |        k_cast_fu_241       |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_295     |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_313     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_210        |    0    |    0    |    0    |
|   trunc  |        tmp_2_fu_283        |    0    |    0    |    0    |
|          |        tmp_6_fu_287        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      tmp_3_cast_fu_305     |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_322     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    7    |    0    |   499   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      A_addr_1_reg_424     |   14   |
|       A_load_reg_434      |   32   |
|      B_addr_1_reg_429     |   14   |
|       B_load_reg_439      |   32   |
|      C_addr_1_reg_414     |   14   |
|       bound_reg_352       |   64   |
|  exitcond_flatten_reg_377 |    1   |
|        i_1_reg_372        |   31   |
|         i_reg_141         |   31   |
|indvar_flatten_next_reg_381|   64   |
|   indvar_flatten_reg_163  |   64   |
|         j_reg_174         |   31   |
|        k_1_reg_419        |   31   |
|       k_mid2_reg_386      |   31   |
|         k_reg_185         |   31   |
|      mC_read_reg_342      |   32   |
|      nA_read_reg_347      |   32   |
|      next_mul_reg_363     |   38   |
|      phi_mul_reg_152      |   38   |
|       tmp_1_reg_357       |   15   |
|       tmp_2_reg_396       |   15   |
|    tmp_3_mid2_v_reg_391   |   31   |
|       tmp_3_reg_408       |   15   |
|       tmp_6_reg_402       |   15   |
|       tmp_7_reg_444       |   32   |
|        tmp_reg_368        |    1   |
+---------------------------+--------+
|           Total           |   749  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_130 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   499  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   749  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    3   |   749  |   517  |
+-----------+--------+--------+--------+--------+
