[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of REF5025AIDGKR production of TEXAS INSTRUMENTS from the text:REF50xx\nLow-Noise, Very Low Drift, Precision Voltage Reference\n1 Features\n•Low temperature drift:\n–High-grade: 3 ppm/°C (maximum)\n–Standard-grade: 8 ppm/°C (maximum)\n•High accuracy:\n–High-grade: 0.05% (maximum)\n–Standard-grade: 0.1% (maximum)\n•Low noise: 3 μV PP/V\n•Excellent long-term stability:\n–22 ppm after first 1000 hours (SOIC-8)\n–50 ppm after first 1000 hours (VSSOP-8)\n•High-output current: ±10 mA\n•Temperature range: –40°C to 125°C\n2 Applications\n•Precision data acquisition systems\n•Semiconductor test equipment\n•Industrial process controls\n•Medical instrumentation\n•Pressure and  temperature transmitters\n•Lab and field instrumentation3 Description\nThe REF50xx is a family of low-noise, low-drift, very \nhigh precision voltage references. These references \nare capable of both sinking and sourcing current, and \nhave excellent line and load regulation.\nExcellent temperature drift (3 ppm/°C) and high \naccuracy (0.05%) are achieved using proprietary \ndesign techniques. These features, combined with \nvery low noise, make the REF50xx family an excellent \nchoice for use in high-precision data acquisition \nsystems.\nEach reference voltage is available in both high grade \n(REF50xxIDGK and REF50xxID) and standard grade \n(REF50xxAIDGK and REF50xxAID). The reference \nvoltages are offered in 8-pin VSSOP and SOIC \npackages, and are specified from –40°C to 125°C.\nDevice Information\nPART NUMBER PACKAGE (1)BODY SIZE (NOM)\nREF50xxSOIC (8) 4.90 mm × 3.91 mm\nVSSOP (8) 3.00 mm × 3.00 mm\n(1) For all available packages, see the orderable addendum at \nthe end of the data sheet.\n OPA365\nADS8326\nREF5040Input Signal,\n0 V to 4 V5 V\nR1\n124 \x9f\nC1\n1 nFIN\nINVDD\nGND REF\nVIN VOUT\nGND+5V\nCBYPASS\n1 µF C2\n22 µF5 V\nCopyright © 2016, Texas Instruments Incorporated\nSimplified SchematicREF5010 , REF5020 , REF5025 , REF5030 , REF5040 , REF5045 , REF5050\nSBOS410K  – JUNE 2007 – REVISED JUNE 2023\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, \nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Device Comparison Table ............................................... 3\n6 Pin Configuration and Functions ................................... 3\n7 Specifications .................................................................. 4\n7.1 Absolute Maximum Ratings ........................................ 4\n7.2 ESD Ratings ............................................................... 4\n7.3 Recommended Operating Conditions ......................... 4\n7.4 Thermal Information .................................................... 4\n7.5 Electrical Characteristics ............................................. 5\n7.6 Typical Characteristics ................................................ 7\n8 Parameter Measurement Information .......................... 12\n9 Detailed Description ...................................................... 14\n9.1 Overview ................................................................... 14\n9.2 Functional Block Diagram ......................................... 14\n9.3 Feature Description ................................................... 159.4 Device Functional Modes .......................................... 18\n10 Applications and Implementation .............................. 19\n10.1 Application Information ........................................... 19\n10.2 Typical Applications ................................................ 19\n11 Power Supply Recommendations .............................. 20\n12 Layout ........................................................................... 21\n12.1 Layout Guidelines ................................................... 21\n12.2 Layout Example ...................................................... 21\n12.3 Power Dissipation ................................................... 21\n13 Device and Documentation Support .......................... 22\n13.1 Documentation Support .......................................... 22\n13.2 Receiving Notification of Documentation Updates ..22\n13.3 Support Resources ................................................. 22\n13.4 Trademarks ............................................................. 22\n13.5 Glossary .................................................................. 22\n14 Mechanical, Packaging, and Orderable \nInformation .................................................................... 22\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision J (July 2022) to Revision K (June 2023) Page\n•Changed VSSOP 2000 hours LTD infromation line to SOIC -8 1000 hours LTD information. ........................... 1\n•Changed Long-Term Stability  parameters and specifications for SOIC-8 package ............................................ 5\n•Changed output voltage noise to low frequency noise to Electrical Characteristics  .......................................... 5\n•Added 10 Hz to 1 Khz noise information Electrical Characteristics  ................................................................... 5\n•Changed Long term stability spec for SOIC-8 Package Electrical Characteristics  ............................................ 5\n•Changed Figure 7-28  ......................................................................................................................................... 7\n•Changed Figure 7-29  ......................................................................................................................................... 7\n•Changed Figure 7-30  ......................................................................................................................................... 7\n•Added noise density plot Figure 7-14  ................................................................................................................ 7\n•Changed title of flicker noise plot Figure 7-13  ................................................................................................... 7\n•Changed all the load transient plot Figure 7-17  Figure 7-18  Figure 7-19  Figure 7-20  ....................................... 7\n•Changed the plot Figure 9-3  ............................................................................................................................ 17\nChanges from Revision I (February 2020) to Revision J (July 2022) Page\n•Updated the numbering format for tables, figures, and cross-references throughout the document. ................ 1\nChanges from Revision H (June 2016) to Revision I (February 2020) Page\n•Added REF5045  to table .................................................................................................................................... 5\n•Changed Long-Term Stability  parameters .......................................................................................................... 5\n•Changed Long-Term Stability  Graphs for VSSOP ............................................................................................. 7\n•Added section on Long-Term Stability  ............................................................................................................. 16REF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\n www.ti.com\n2 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n5 Device Comparison Table\nMODEL OUTPUT VOLTAGE\nREF5020 2.048 V\nREF5025 2.5 V\nREF5030 3 V\nREF5040 4.096 V\nREF5045 4.5 V\nREF5050 5 V\nREF5010 10 V\n6 Pin Configuration and Functions\n1 8\n532\n47\n6REF50xx\nTEMP\nGNDNC(2)\nVOUT\nTRIM/NRVINDNC(1)DNC(1)\nNOTES: (1) DNC = Do not connect.\n(2) NC = No internal connection.\nFigure 6-1. D, DGK Packages\n8-Pin SOIC, VSSOP\nTop View \nTable 6-1. Pin Functions\nPIN\nDESCRIPTION\nNAME NO.\nDNC 1 Do not connect\nVIN 2 Input supply voltage\nTEMP 3 Temperature monitoring pin. Provides a temperature-dependent output voltage\nGND 4 Ground\nTRIM/NR 5 Output adjustment and noise reduction pin\nVOUT 6 Reference voltage output\nNC 7 No internal connection\nDNC 8 Do not connect\nwww.ti.comREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n7 Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltage –0.2 18 V\nOutput short circuit –30 30 mA\nOperating temperature –55 125 °C\nJunction temperature (T J max) 150 °C\nStorage temperature, T stg –65 150 °C\n(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may \ndegrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond \nthose specified is not implied.\n7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)±3000\nV\nCharged device model (CDM), per JEDEC specification JESD22-C101(2)±1000\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN VOUT + 0.2 V(1)18 V\nIOUT –10 10 mA\n(1) Except for the REF5020, where V IN (minimum) = 2.7 V\n7.4 Thermal Information\nTHERMAL METRIC(1)REF50xx\nUNIT D (SOIC) DGK (VSSOP)\n8 PINS 8 PINS\nRθJA Junction-to-ambient thermal resistance 115 160.9 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 63.4 53.9 °C/W\nRθJB Junction-to-board thermal resistance 57.1 82.3 °C/W\nψJT Junction-to-top characterization parameter 15.4 5.1 °C/W\nψJB Junction-to-board characterization parameter 56.2 80.7 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A N/A °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application \nreport, SPRA953 .REF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\n www.ti.com\n4 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n7.5 Electrical Characteristics\nAt T A = 25°C, I LOAD = 0, C L = 1 μF, and V IN = (V OUT + 0.2 V) to 18 V, unless otherwise noted\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOUTPUT VOLTAGE\nVOUT Output voltageREF5020 (V OUT = 2.048 V)(1),\n2.7 V < V IN < 18 V2.048\nVREF5025 2.5\nREF5030 3.0\nREF5040 4.096\nREF5045 4.5\nREF5050 5.0\nREF5010 10.0\nInitial accuracy: high grade All voltage options(1)–0.05% 0.05%\nInitial accuracy: standard grade All voltage options(1)–0.1% 0.1%\nNOISE\nenpp Low Frequency noise f = 0.1 Hz to 10 Hz 3 µVPP/V\nen Output Voltage Noise f = 10 Hz to 1 kHz 0.9 µVRMS/V\nOUTPUT VOLTAGE TEMPERATURE DRIFT\ndVOUT/dT Output voltage temperature drift\nHigh grade 2.5 3 ppm/°C\nStandard grade 3 8 ppm/°C\nLINE REGULATION\nΔVO(ΔVI) Line regulationVIN = (V OUT + 0.2) to 18 V(4)0.1 1 ppm/V\nVIN = V OUT + 0.2 V,\nTA = –40°C to 125°C(4) 0.2 1 ppm/V\nLOAD REGULATION\nΔVO(ΔIL) Load regulation–10 mA < I LOAD < 10 mA,\nVIN = V OUT + 0.75 V(5) 20 30 ppm/mA\n–10 mA < I LOAD < 10 mA,\nVIN = V OUT + 0.75 V\nTA = –40°C to 125°C(5)50 ppm/mA\nSHORT-CIRCUIT CURRENT\nISC Short circuit current VOUT = 0 25 mA\nTHERMAL HYSTERESIS(2) (3)\nHigh grade VSSOP-8 Cycle 1 50 ppm\nStandard grade VSSOP-8 Cycle 1 70 ppm\nHigh grade SOIC-8 Cycle 1 70 ppm\nStandard grade SOIC-8 Cycle 1 90 ppm\nHigh grade VSSOP-8 Cycle 2 40 ppm\nStandard grade VSSOP-8 Cycle 2 40 ppm\nHigh grade SOIC-8 Cycle 2 50 ppm\nStandard grade SOIC-8 Cycle 2 50 ppm\nLONG-TERM STABILITY(3)\nVSSOP-8 0 to 1000 hours 50 ppm/1000 hr\nVSSOP-8 1000 to 2000 hours 25 ppm/1000 hr\nSOIC-8 0 to 1000 hours 22 ppm/1000 hr\nSOIC-8 1000 to 2000 hours 18 ppm/1000 hr\nTEMP PIN\nVoltage output At T A = 25°C 575 mV\nTemperature sensitivity TA = -40°C to 125°C 2.64 mV/°C\nTURN-ON SETTLING TIME\nTurn-on settling time To 0.1% with C L = 1 μF 200 μs\nwww.ti.comREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n7.5 Electrical Characteristics (continued)\nAt T A = 25°C, I LOAD = 0, C L = 1 μF, and V IN = (V OUT + 0.2 V) to 18 V, unless otherwise noted\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLY\nVS Supply voltage See note (1) VOUT + \n0.2(1) 18 V\nQuiescent current0.8 1 mA\nTA = –40°C to 125°C 1.2 mA\nTEMPERATURE RANGE\nSpecified range –40 125 °C\nOperating range –55 125 °C\n(1) For V OUT ≤ 2.5 V, the minimum supply voltage is 2.7 V.\n(2) The thermal hysteresis procedure is explained in more detail in Section 9.3.3 .\n(3) Data collected using devices soldered onto the test board.\n(4) Except for REF5020, where V IN = 2.7 V to 18 V\n(5) Except for REF5020, where V IN = 3 VREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\n www.ti.com\n6 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n7.6 Typical Characteristics\nAt T A = 25°C, I LOAD = 0, and V S = V OUT + 0.2 V, unless otherwise noted. For V OUT ≤ 2.5 V, the minimum supply voltage is \n2.7 V.\n0\n0.250.500.751.001.251.501.752.002.252.502.753.003.253.503.754.004.254.504.755.00\nDrift□(ppm/ C) /c176Population□(%)\n0°C to 85°C\nFigure 7-1. Temperature Drift\n0\n0.50\n1.00\n1.50\n2.00\n2.50\n3.00\n3.50\n4.00\n4.50\n5.00\n5.50\n6.00\n6.50\n7.00\n7.50\n8.00Drift□(ppm/ C) /c176Population□(%)–40°C to 125°C\nFigure 7-2. Temperature Drift\n/c450.05/c450.04/c450.03/c450.02/c450.010\n0.01 0.02 0.03 0.04 0.05\nOutput□Initial□Accuracy□(%)Population□(%)\nFigure 7-3. Output Voltage Initial Accuracy\n-0.02-0.015-0.01-0.00500.0050.010.0150.02\n±50 ±25 0 25 50 75 100 125Output Voltage Accuracy (%) \nTemperature (ºC) C001 Figure 7-4. Output Voltage Accuracy vs Temperature\n10\nFrequency□(Hz)160\n140\n120\n100\n80\n60\n40\n20\n0PSRR□(dB)\n100k 100 1k 10k\nFigure 7-5. Power-Supply Rejection Ratio vs Frequency\n/c4515 /c4510 /c455\nLoad□Current□(mA)0.8\n0.7\n0.6\n0.5\n0.4\n0.3\n0.2\n0.1\n0Dropout□Voltage□(V)\n15 0 5 10+125 C /c176\n+25 C/c176\n/c45 /c17640 C Figure 7-6. Dropout Voltage vs Load Current\nwww.ti.comREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n7.6 Typical Characteristics (continued)\nAt T A = 25°C, I LOAD = 0, and V S = V OUT + 0.2 V, unless otherwise noted. For V OUT ≤ 2.5 V, the minimum supply voltage is \n2.7 V.\n/c4510 /c455\nLoad□Current□(mA)2.50125\n2.50100\n2.50075\n2.50050\n2.50025\n2.50000\n2.49975\n2.49950\n2.49925\n2.49900\n2.49875Output□Voltage□(V)\n10 0 5+125 C /c176+25 C/c176\n/c45 /c17640 C\nFigure 7-7. REF5025 Output Voltage vs Load Current\n/c4550 /c4525\nT emperature□( C) /c1760.9\n0.8\n0.7\n0.6\n0.5\n0.4\n0.3TEMP□Pin□Output□Voltage□(V)\n125 0 25 50 75 100Figure 7-8. Temp Pin Output Voltage vs Temperature\n/c4550 /c4525\nT emperature□( C) /c1761050\n1000\n950\n900\n850\n800\n750\n700\n650\n600Quiescent□Current□(/c109A)\n125 0 25 50 75 100\nFigure 7-9. Quiescent Current vs Temperature\n2 3 4 5 678 9 10 11 12 13 14 15 16 17 18\nV (V)IN1000\n950\n900\n850\n800\n750\n700\n650\n600I ( A)/c109\nQ+125 C /c63\n+25 C/c63\n/c4540 C/c63 Figure 7-10. Quiescent Current vs Input Voltage\n/c4550 /c4525\nT emperature□( C) /c1760.5\n0.4\n0.3\n0.2\n0.1\n0\n/c450.1\n/c450.2\n/c450.3\n/c450.4\n/c450.5Line□Regulation□(ppm/V)\n125 0 25 50 75 100\nFigure 7-11. Line Regulation vs Temperature\n/c4550 /c4525\nT emperature□( C) /c17635\n30\n25\n20\n15\n10\n5\n0Short-Circuit□Current□(mA)\n125 0 25 50 75 100Sourcing\nSinking Figure 7-12. Short Circuit Current vs TemperatureREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\n www.ti.com\n8 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n7.6 Typical Characteristics (continued)\nAt T A = 25°C, I LOAD = 0, and V S = V OUT + 0.2 V, unless otherwise noted. For V OUT ≤ 2.5 V, the minimum supply voltage is \n2.7 V.\n1s/div1 V/div/c109\nFigure 7-13. 0.1 Hz to 10 Hz NoiseFrequency(Hz)Noise Density (nV/V / \uf0d6Hz)\n10 203050 100 200 500 1000 2000 10000 3000030000020406080100\nFigure 7-14. Noise Spectral Density\n40 s/div/c1092V/div\n1V/divVOUTVIN\nREF5025, C L = 1 μF\nFigure 7-15. Start-Up\n400 s/div/c1095V/div\n1V/divVOUTVINREF5025, C L = 10 μF\nFigure 7-16. Start-Up\nTime (200 us/Div)ILOAD+1mA\n-1mA\n5mV/div1mA.div\nCL = 1 μF, I OUT = 1 mA\nFigure 7-17. Load Transient200\uf06ds/divILOAD+10mA\n-10mA\n10mV/div10mA/div\nCL = 1 μF, I OUT = 10 mA\nFigure 7-18. Load Transient\nwww.ti.comREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n7.6 Typical Characteristics (continued)\nAt T A = 25°C, I LOAD = 0, and V S = V OUT + 0.2 V, unless otherwise noted. For V OUT ≤ 2.5 V, the minimum supply voltage is \n2.7 V.\nCL = 10 μF, I OUT = 1 mA\nFigure 7-19. Load Transient200\uf06ds/divILOAD\n-10mA+10mA\n10mA/div\n10mV/div\nCL = 10 μF, I OUT = 10 mA\nFigure 7-20. Load Transient\n20/c109s/divVOUTVIN\n5mV/div500mV/div\nCL = 1 μF\nFigure 7-21. Line Transient\n100 s/div/c109VOUTVIN\n5mV/div500mV/divCL = 10 μF\nFigure 7-22. Line Transient\nHoursOutput Voltage Stability (ppm)\n0 100 200 300 400 500 600 700 800 900 1000-100-50050100150200250\nVSSOP-8\nFigure 7-23. REF50xx Long-Term Stability (First 1000 Hours)\nHoursOutput Voltage Stability (ppm)\n1000 1100 1200 1300 1400 1500 1600 1700 1800 1900 2000-100-50050100150200250VSSOP-8\nFigure 7-24. REF50xx Long-Term Stability (Second 1000 Hours)REF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\n www.ti.com\n10 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n7.6 Typical Characteristics (continued)\nAt T A = 25°C, I LOAD = 0, and V S = V OUT + 0.2 V, unless otherwise noted. For V OUT ≤ 2.5 V, the minimum supply voltage is \n2.7 V.\nHoursOutput Voltage Stability (ppm)\n0 200 400 600 800 1000 1200 1400 1600 1800 2000-100-50050100150200250\nVSSOP-8\nFigure 7-25. REF50xx Long-Term Stability (First 2000 Hours)\nHoursOutput Voltage Stability (ppm)\n2000 2200 2400 2600 2800 3000 3200 3400 3600 3800 4000-100-50050100150200250VSSOP-8\nFigure 7-26. REF50xx Long-Term Stability (Second 2000 Hours)\nHoursOutput Voltage Stability (ppm)\n0 400 800 1200 1600 2000 2400 2800 3200 3600 4000-100-50050100150200250\nVSSOP-8\nFigure 7-27. REF50xx Long-Term Stability (4000 Hours)SOIC-8\nFigure 7-28. REF50xx Long-Term Stability (First 1000 Hours)\nSOIC-8\nFigure 7-29. REF50xx Long-Term Stability (Second 1000 Hours)HoursOutput Voltage Stability (ppm)\n0 200 400 600 800 1000 1200 1400 1600 1800 2000-150-100-50050100150200250\nSOIC-8\nFigure 7-30. REF50xx Long-Term Stability (2000 Hours)\nwww.ti.comREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n8 Parameter Measurement Information\nSolder Heat Shift : The materials used in the manufacture of the REF50xx have differing coefficients of thermal \nexpansion, resulting in stress on the device die when the part is heated. Mechanical and thermal stress on \nthe device can cause the output voltages to shift, degrading the initial accuracy and drift specifications of the \nproduct. Reflow soldering is a common cause of this error.\nTo illustrate this effect, a total of 36 devices were soldered on printed-circuit-boards using lead-free solder \npaste and the paste manufacturer suggested reflow profile. The reflow profile is as shown in Figure 8-1 . The \nprinted-circuit-board is comprised of FR4 material. The board thickness is 0.8 mm and the area is 13 mm × 13 \nmm.\nThe reference voltage is measured before and after the reflow process across temperature; the typical shift of \naccuracy and drift is displayed in Figure 8-2  through Figure 8-9 . Although all tested units exhibit very low shifts, \nhigher shifts are also possible depending on the size, thickness, and material of the printed-circuit-board. An \nimportant note is that the histograms display the typical shift for exposure to a single reflow profile. Exposure to \nmultiple reflows, as is common on printed circuit boards (PCBs) with surface-mount components on both sides, \ncauses additional shifts in the output bias voltage. If the PCB is exposed to multiple reflows, then solder the \ndevice in the last pass to minimize device exposure to thermal stress.\n0 50 100 150 200 250 300 \n0 50 100 150 200 250 300 350 400 Temperature ( \x83C) \nTime (seconds) C01\nFigure 8-1. Reflow Profile\n020406080100\n-0.02 -0.01 0 0.01 0.02Population (%) \nSolder Heat Shift Distribution (%)  -  SOIC \nC005 \nFigure 8-2. Solder Heat Shift Distribution (%), SOIC \nPackage\n020406080100\n-0.02 -0.01 0 0.01 0.02Population (%) \nSolder Heat Shift Distribution (%) - MSOP \nC004 Figure 8-3. Solder Heat Shift Distribution (%), \nVSSOP PackageREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\n www.ti.com\n12 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n0102030405060\n0 1 2 3 4 5 6 7 8Population (%) \nDrift Pre-Soldering (ppm/ \x83C) -  SOIC Package \nC006 Figure 8-4. Drift Pre-Soldering Distribution, SOIC \nPackage\n0102030405060\n0 1 2 3 4 5 6 7 8Population (%) \nDrift Post Soldering (ppm/ \x83C) -  SOIC package \nC007 Figure 8-5. Drift Post Soldering Distribution, SOIC \nPackage\n01020304050\n0 1 2 3 4 5 6 7 8Population (%)  \nDrift Distribution Pre-Soldering (ppm/ \x83C) -  MSOP Package \nC002 \nFigure 8-6. Drift Distribution Pre-Soldering, VSSOP \nPackage\n01020304050\n0 1 2 3 4 5 6 7 8Population (%) \nDrift Distribution Post-Soldering (ppm/ \x83C) - MSOP Package \nC003 Figure 8-7. Drift Distribution Post-Soldering, \nVSSOP Package\n010203040506070\n-3 -2 -1 0 1 2 3Population (%) \nDrift Shift Distribution (ppm/ \x83C) - SOIC Package \nC008 \nFigure 8-8. Drift Shift Distribution, SOIC Package\n010203040506070\n-3 -2 -1 0 1 2 3Population (%) \nDrift Shift Distribution due to Soldering (ppm/ \x83C) - MSOP Package \nC001 Figure 8-9. Drift Shift Distribution, VSSOP Package\nwww.ti.comREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n9 Detailed Description\n9.1 Overview\nThe REF50xx is family of low-noise, precision band-gap voltage references that are specifically designed for \nexcellent initial voltage accuracy and drift. See Section 9.2 for a simplified block diagram of the REF50xx.\n9.2 Functional Block Diagram\nR5\n60k/c87REF50xx\nTEMPVOUT\nGNDTRIM/NRVIN\n/c97T/c97T\n(10 A/c109\nat□+25 C) /c176R2 R1\nR3R4\n10k/c87\n1k/c87 1.2VREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\n www.ti.com\n14 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n9.3 Feature Description\n9.3.1 Temperature Monitoring\nThe temperature output terminal (TEMP, pin 3) provides a temperature-dependent voltage output with \napproximately 60-k Ω source impedance. As illustrated in Figure 7-8 , the output voltage follows the nominal \nrelationship:\nVTEMP PIN  = 509 mV + 2.64 × T(°C) (1)\nThis pin indicates general chip temperature, accurate to approximately ±15°C. Although not generally suitable for \naccurate temperature measurements, this pin can be used to indicate temperature changes or for temperature \ncompensation of analog circuitry. A temperature change of 30°C corresponds to an approximate 79-mV change \nin voltage at the TEMP pin.\nThe TEMP pin has high-output impedance (see Section 9.2). Loading this pin with a low-impedance circuit \ninduces a measurement error; however, this pin does not have any effect on V OUT accuracy.\nTo avoid errors caused by low-impedance loading, buffer the TEMP pin output with a suitable low-temperature \ndrift op amp, such as the OPA333 , OPA335 , or OPA376 , as shown in Figure 9-1 .\nDNC\nTEMP VOUTVIN\nGNDDNC\nNC\nTRIM/NRREF50xx\nVTEMP\n2.6mV/ C /c176OPA(1)\nNOTE:□(1)□Low□drift□op□amp,□such□as□the□OPA333,□OPA335,□or□OPA376.+V\nFigure 9-1. Buffering the TEMP Pin Output\n9.3.2 Temperature Drift\nThe REF50xx is designed for minimal drift error, which is defined as the change in output voltage over \ntemperature. The drift is calculated using the box method, as described in Equation 2 .\nDriftVOUTMAX VOUTMIN\nVOUT Temp Range106(ppm) =(–\n× )×\n(2)\nThe REF50xx features a maximum drift coefficient of 3 ppm/°C for the high-grade version, and 8 ppm/°C for the \nstandard-grade.\nwww.ti.comREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n9.3.3 Thermal Hysteresis\nThermal hysteresis for the REF50xx is defined as the change in output voltage after operating the device at \n25°C, cycling the device through the specified temperature range, and returning to 25°C. Thermal hysteresis can \nbe expressed as Equation 3 :\nPRE POST 6\nHYST\nNOMV VV 10 (ppm)V/c230 /c246 /c45/c61 /c215/c231 /c247/c231 /c247/c232 /c248\n(3)\nwhere\n•VHYST = thermal hysteresis (in units of ppm)\n•VNOM = the specified output voltage\n•VPRE = output voltage measured at 25°C pre-temperature cycling\n•VPOST = output voltage measured after the device has been cycled from 25°C through the specified \ntemperature range of –40°C to 125°C and returned to 25°C\n9.3.4 Noise Performance\nTypical 0.1-Hz to 10-Hz voltage noise for each member of the REF50xx family is specified in Section 7.5 table. \nThe noise voltage increases with output voltage and operating temperature. Additional filtering can be used to \nimprove output noise levels, although take care to ensure the output impedance does not degrade performance.\nFor additional information about how to minimize noise and maximize performance in mixed-signal applications \nsuch as data converters, refer to the How a Voltage Reference Affects ADC Performance Part 1 , How a Voltage \nReference Affects ADC Performance Part 2 , and How a Voltage Reference Affects ADC Performance Part 3 \nanalog design journals.\nDNC\nTEMP VOUTVIN\nGNDDNC\nNC\nTRIM/NRREF50xx\nC1\n1 F/c109+VSUPPL Y\nFigure 9-2. Noise Reduction Using the TRIM/NR Pin\n9.3.5 Long-Term Stability\nDue to aging and environmental effects, all semiconductor devices experience physical changes of the \nsemiconductor die and the packaging material over time. These changes and the associated package stress \non the die cause the output voltage in precision voltage references to deviate over time. The value of such \nchange is specified in the data sheet by a parameter called the long-term stability (also known as the long-term \ndrift (LTD)). Equation 4  shows how LTD is calculated. Note that the LTD value is positive if the output voltage \ndrifts higher over time and negative if the voltage drifts lower over time. Figure 7-23  through Figure 7-30  show \nthe drift of the output voltage for REF50xx over the first 4000 operating hours.\nOUT OUT 6 t 0 t n\nt n \nOUT t 0 (V V )\nLTD(ppm) 10V  \n \n \x10\n u \n(4)\nwhere\n•LTD(ppm)| t=n = long-term stability (in units of ppm)\n•VOUT|t=0 = output voltage at time = 0 hr\n•VOUT|t=n = output voltage at time = n hrREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\n www.ti.com\n16 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n9.3.6 Output Adjustment Using the TRIM/NR Pin\nThe REF50xx provides a very accurate, factory-trimmed voltage output. However, V OUT can be adjusted using \nthe trim and noise reduction pin (TRIM/NR, pin 5). Figure 9-3  shows a typical circuit that allows an output \nadjustment of ±15 mV.\nGND TRIM/NRTEMP VOUTVIN NCDNC DNCREF50XX\n1M R1 = 10k \nR2 = 2k VSUPPLY\nFigure 9-3. VOUT Adjustment Using the TRIM/NR Pin\nThe REF50xx allows access to the band-gap through the TRIM/NR pin. Placing a capacitor from the TRIM/NR \npin to GND ( Figure 9-2 ) in combination with the internal R 3 and R 4 resistors creates a low-pass filter. A \ncapacitance of 1 μF creates a low-pass filter with the corner frequency from 10 Hz to 20 Hz. Such a filter \ndecreases the overall noise measured on the V OUT pin by half. Higher capacitance results in a lower filter cutoff \nfrequency, further reducing output noise. Using this capacitor increases start-up time.\nwww.ti.comREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n9.4 Device Functional Modes\n9.4.1 Basic Connections\nFigure 9-4  shows the typical connections for the REF50xx. TI recommends a supply bypass capacitor ranging \nfrom 1 μF to 10 μF. A 1- μF to 50- μF output capacitor (C L) must be connected from V OUT to GND. The equivalent \nseries resistance (ESR) value of C L must be less than or equal to 1.5 Ω to ensure output stability. To minimize \nnoise, the recommended ESR of C L is from 1 Ω and 1.5 Ω.\nDNC\nTEMP VOUTVIN\nGNDDNC\nNC\nTRIM/NRREF50xx\nCBYPASS\n1 F□to□10 F/c109 /c109\nCL\n1 F□to□50 F/c109 /c109+VSUPPL Y\nVOUT\nFigure 9-4. Basic Connections\n9.4.2 Supply Voltage\nThe REF50xx family of voltage references features extremely low dropout voltage. With the exception of the \nREF5020, which has a minimum supply requirement of 2.7 V, these references can be operated with a supply of \n200 mV more than the output voltage in an unloaded condition. For loaded conditions, a typical dropout voltage \nversus load plot is provided in Figure 7-6 .\n9.4.3 Negative Reference Voltage\nFor applications requiring a negative and positive reference voltage, the REF50xx and OPA735  can be used \nto provide a dual-supply reference from a 5-V supply. Figure 9-5  shows the REF5025 used to provide a 2.5-V \nsupply reference voltage. The low-drift performance of the REF50xx complements the low offset voltage and \nzero drift of the OPA735 to provide an accurate solution for split-supply applications. Take care to match the \ntemperature coefficients of R 1 and R 2.\n/c452.5V+2.5V\n+5V\nNOTE:□Bypass□capacitors□not□shown.R1\n10k/c87R2\n10k/c87\n/c455VOPA735+5V\nDNC\nTEMP VOUTVIN\nGNDDNC\nNC\nTRIM/NRREF5025\n1 F/c109\nFigure 9-5. The REF5025 and OPA735 Create Positive and Negative Reference VoltagesREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\n www.ti.com\n18 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n10 Applications and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, \nand TI does not warrant its accuracy or completeness. TI’s customers are responsible for \ndetermining suitability of components for their purposes, as well as validating and testing their design \nimplementation to confirm system functionality.\n10.1 Application Information\nData acquisition systems often require stable voltage references to maintain accuracy. The REF50xx family \nfeatures low noise, very low drift, and high initial accuracy for high-performance data converters. Figure 10-1 \nshows the REF5040 in a basic data acquisition system.\n10.2 Typical Applications\n10.2.1 16-Bit, 250-KSPS Data Acquisition System\nADS8326REF5040\nOPA365ESR\n47µF10µF\nREFIN\nCS\nCLK\nSDO\n1nF0-4V124\x9f\x03\nFigure 10-1. Complete Data Acquisition System Using the REF50xx\n10.2.1.1 Design Requirements\nWhen using the REF50xx in the design, select a proper output capacitor that does not create gain peaking, \nthereby increasing total system noise. At the same time, the capacitor must be selected to provide required \nfiltering performance for the system. In addition, input bypass capacitor and noise reduction capacitors must be \nadded for optimum performances. During the design of the data acquisition system, equal consideration must \nbe given to the buffering analog input signal as well as the reference voltage. Having a properly designed input \nbuffer with an associated RC filter is a necessary requirement for good performance of the data acquisition \nsystem.\n10.2.1.2 Detailed Design Procedure\nThe OPA365 is used to drive the 16-bit analog-to-digital converter (ADS8326). The RC filter at the output of the \nOPA365 is used to reduce the charge kick-back created by the opening and closing of the sampling switch inside \nthe ADC. Design the RC filter such that the voltage at the sampling capacitor settles to 16-bit accuracy within the \nacquisition time of the ADC. The bandwidth of the driving amplifier must at least be four times the bandwidth of \nthe RC filter.\nwww.ti.comREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 19\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\nThe REF5040 is used to drive the REF pin of the ADS8326. Proper selection of voltage reference output \ncapacitor is very important for this design. Very low equivalent series resistance (ESR) creates gain-peaking, \nwhich degrades SNR of the total system. If the ESR of the capacitor is not enough, then an additional resistor \nmust be added in series with the output capacitor. A capacitance of 1 μF can be connected to the NR pin to \nreduce band-gap noise of the REF50xx.\nSNR measurements using different RC filters at the output of the OPA365, different values of output capacitor for \nthe REF50xx and different values of capacitors at the TRIM/NR pin are shown in Table 10-1 .\nTable 10-1. Data Acquisition Measurement Results for Different Conditions\nTEST CONDITION 1 TEST CONDITION 2\nOPA365 RC filter 124 Ω, 1 nF 124 Ω, 1 nF\nREF5040 output capacitor 10 μF 10 μF + 47 μF\nTRIM/NR pin capacitor 0 μF 1 μF\nSNR 86.7 dB 92.8 dB\n10.2.1.3 Application Curve\nFigure 10-2. FFT Plot-Noise Floor of Data Acquisition System\n11 Power Supply Recommendations\nThe REF50xx family of voltage references features extremely low dropout voltage. With the exception of the \nREF5020, which has a minimum supply requirement of 2.7 V, these references can be operated with a supply of \n200 mV more than the output voltage in an unloaded condition. For loaded conditions, a typical dropout voltage \nversus load plot is provided in Figure 7-6 . TI recommends a supply bypass capacitor ranging from 1 μF to 50 μF.REF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\n www.ti.com\n20 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n12 Layout\n12.1 Layout Guidelines\n•Place the power-supply bypass capacitor as closely as possible to the supply and ground pins. The \nrecommended value of this bypass capacitor is from 1 μF to 10 μF. If necessary, additional decoupling \ncapacitance can be added to compensate for noisy or high-impedance power supplies.\n•Place a 1-μF noise filtering capacitor between the NR pin and ground.\n•The output must be decoupled with a 1-μF to 50-μF capacitor. A resistor in series with the output capacitor is \noptional. For better noise performance, the recommended ESR on the output capacitor is from 1 Ω to 1.5 Ω.\n•A high-frequency, 1-μF capacitor can be added in parallel between the output and ground to filter noise and \nhelp with switching loads as data converters.\n12.2 Layout Example\nREF50xxDNC\nVIN\nTEMP\nGNDDNC\nNC\nVOUT\nTRIM/NRCC\nR\nC C\nFigure 12-1. Layout Example\n12.3 Power Dissipation\nThe REF50xx family is specified to deliver current loads of ±10 mA over the specified input voltage range. The \ntemperature of the device increases according to Equation 5 :\nTJ = T A + P D × θ JA (5)\nwhere\n•TJ = junction temperature (°C)\n•TA = ambient temperature (°C)\n•PD = power dissipated (W)\n•θJA = junction-to-ambient thermal resistance (°C/W)\nThe REF50xx junction temperature must not exceed the absolute maximum rating of 150°C.\nwww.ti.comREF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 21\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\n13 Device and Documentation Support\n13.1 Documentation Support\n13.1.1 Related Documentation\nFor related documentation see the following:\n•Texas Instruments, 0.05 μV/°C (Maximum), Single-Supply CMOS Zero-Drift Series Operational Amplifier  data \nsheet\n•REF5020 PSpice Model .\n•REF5020 TINA-TI Reference Design\n•REF5020 TINA-TI Spice Model\n•INA270 PSpice Model\n•INA270 TINA-TI Reference Design\n•INA270 TINA-TI Spice Model\n13.2 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com . Click on \nSubscribe to updates  to register and receive a weekly digest of any product information that has changed. For \nchange details, review the revision history included in any revised document.\n13.3 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight \nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do \nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n13.4 Trademarks\nTI E2E™ is a trademark of Texas Instruments.\nAll trademarks are the property of their respective owners.\n13.5 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n14 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most \ncurrent data available for the designated devices. This data is subject to change without notice and revision of \nthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.REF5010, REF5020, REF5025, REF5030, REF5040, REF5045, REF5050\nSBOS410K – JUNE 2007 – REVISED JUNE 2023\n www.ti.com\n22 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: REF5010  REF5020  REF5025  REF5030  REF5040  REF5045  REF5050\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Mar-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nREF5010AID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5010\nASamples\nREF5010AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 R50GSamples\nREF5010AIDGKT ACTIVE VSSOP DGK 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 R50GSamples\nREF5010AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 REF\n5010\nASamples\nREF5010ID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5010Samples\nREF5010IDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50GSamples\nREF5010IDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50GSamples\nREF5020AID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5020\nASamples\nREF5020AIDG4 ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5020\nASamples\nREF5020AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 R50ASamples\nREF5020AIDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50ASamples\nREF5020AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 REF\n5020\nASamples\nREF5020AIDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 REF\n5020\nASamples\nREF5020ID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5020Samples\nREF5020IDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50ASamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Mar-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nREF5020IDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50ASamples\nREF5020IDR ACTIVE SOIC D82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5020Samples\nREF5020IDRG4 ACTIVE SOIC D82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5020Samples\nREF5025AID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5025\nASamples\nREF5025AIDG4 ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5025\nASamples\nREF5025AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 R50BSamples\nREF5025AIDGKT ACTIVE VSSOP DGK 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 R50BSamples\nREF5025AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 REF\n5025\nASamples\nREF5025AIDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 REF\n5025\nASamples\nREF5025ID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5025Samples\nREF5025IDG4 ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5025Samples\nREF5025IDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50BSamples\nREF5025IDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50BSamples\nREF5025IDR ACTIVE SOIC D82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5025Samples\nREF5025IDRG4 ACTIVE SOIC D82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5025Samples\nREF5030AID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5030\nASamples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Mar-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nREF5030AIDG4 ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5030\nASamples\nREF5030AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 R50CSamples\nREF5030AIDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50CSamples\nREF5030AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 REF\n5030\nASamples\nREF5030ID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5030Samples\nREF5030IDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50CSamples\nREF5030IDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50CSamples\nREF5030IDR ACTIVE SOIC D82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5030Samples\nREF5040AID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5040\nASamples\nREF5040AIDG4 ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5040\nASamples\nREF5040AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 R50DSamples\nREF5040AIDGKT ACTIVE VSSOP DGK 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 R50DSamples\nREF5040AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 REF\n5040\nASamples\nREF5040ID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5040Samples\nREF5040IDG4 ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5040Samples\nREF5040IDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50DSamples\nREF5040IDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50DSamples\nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Mar-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nREF5040IDR ACTIVE SOIC D82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5040Samples\nREF5040IDRG4 ACTIVE SOIC D82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5040Samples\nREF5045AID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5045\nASamples\nREF5045AIDG4 ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5045\nASamples\nREF5045AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 R50ESamples\nREF5045AIDGKT ACTIVE VSSOP DGK 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 R50ESamples\nREF5045AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 REF\n5045\nASamples\nREF5045ID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5045Samples\nREF5045IDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50ESamples\nREF5045IDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50ESamples\nREF5045IDR ACTIVE SOIC D82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5045Samples\nREF5050AID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5050\nASamples\nREF5050AIDG4 ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5050\nASamples\nREF5050AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI | NIPDAU Level-2-260C-1 YEAR -40 to 125 R50FSamples\nREF5050AIDGKT ACTIVE VSSOP DGK 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 R50FSamples\nREF5050AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 REF\n5050\nASamples\nAddendum-Page 4\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Mar-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nREF5050ID ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5050Samples\nREF5050IDG4 ACTIVE SOIC D875RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5050Samples\nREF5050IDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50FSamples\nREF5050IDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 R50FSamples\nREF5050IDR ACTIVE SOIC D82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5050Samples\nREF5050IDRG4 ACTIVE SOIC D82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 REF\n5050Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nAddendum-Page 5\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Mar-2023\nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF REF5020, REF5025, REF5040, REF5050 :\n•Enhanced Product : REF5020-EP , REF5025-EP , REF5040-EP , REF5050-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nAddendum-Page 6\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 15-Mar-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nREF5010AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5010AIDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5010AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5010IDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5010IDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5020AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5020AIDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5020AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5020IDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5020IDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5020IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5025AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5025AIDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5025AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5025IDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5025IDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 15-Mar-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nREF5025IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5030AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5030AIDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5030AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5030IDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5030IDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5030IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5040AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5040AIDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5040AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5040IDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5040IDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5040IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5045AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5045AIDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5045AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5045IDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5045IDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5045IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5050AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5050AIDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5050AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nREF5050IDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nREF5050IDGKT VSSOP DGK 8250 180.0 12.4 5.33.41.48.012.0 Q1\nREF5050IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 15-Mar-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nREF5010AIDGKR VSSOP DGK 82500 367.0 367.0 35.0\nREF5010AIDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5010AIDR SOIC D 82500 367.0 367.0 35.0\nREF5010IDGKR VSSOP DGK 82500 356.0 356.0 35.0\nREF5010IDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5020AIDGKR VSSOP DGK 82500 367.0 367.0 35.0\nREF5020AIDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5020AIDR SOIC D 82500 367.0 367.0 35.0\nREF5020IDGKR VSSOP DGK 82500 367.0 367.0 35.0\nREF5020IDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5020IDR SOIC D 82500 367.0 367.0 35.0\nREF5025AIDGKR VSSOP DGK 82500 367.0 367.0 35.0\nREF5025AIDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5025AIDR SOIC D 82500 367.0 367.0 35.0\nREF5025IDGKR VSSOP DGK 82500 367.0 367.0 35.0\nREF5025IDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5025IDR SOIC D 82500 367.0 367.0 35.0\nREF5030AIDGKR VSSOP DGK 82500 367.0 367.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 15-Mar-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nREF5030AIDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5030AIDR SOIC D 82500 367.0 367.0 35.0\nREF5030IDGKR VSSOP DGK 82500 367.0 367.0 35.0\nREF5030IDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5030IDR SOIC D 82500 367.0 367.0 35.0\nREF5040AIDGKR VSSOP DGK 82500 367.0 367.0 35.0\nREF5040AIDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5040AIDR SOIC D 82500 367.0 367.0 35.0\nREF5040IDGKR VSSOP DGK 82500 367.0 367.0 35.0\nREF5040IDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5040IDR SOIC D 82500 367.0 367.0 35.0\nREF5045AIDGKR VSSOP DGK 82500 367.0 367.0 35.0\nREF5045AIDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5045AIDR SOIC D 82500 367.0 367.0 35.0\nREF5045IDGKR VSSOP DGK 82500 367.0 367.0 35.0\nREF5045IDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5045IDR SOIC D 82500 356.0 356.0 35.0\nREF5050AIDGKR VSSOP DGK 82500 356.0 356.0 35.0\nREF5050AIDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5050AIDR SOIC D 82500 356.0 356.0 35.0\nREF5050IDGKR VSSOP DGK 82500 356.0 356.0 35.0\nREF5050IDGKT VSSOP DGK 8250 210.0 185.0 35.0\nREF5050IDR SOIC D 82500 367.0 367.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 15-Mar-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nREF5010AID D SOIC 8 75 506.6 8 3940 4.32\nREF5010ID D SOIC 8 75 506.6 8 3940 4.32\nREF5020AID D SOIC 8 75 506.6 8 3940 4.32\nREF5020AIDG4 D SOIC 8 75 506.6 8 3940 4.32\nREF5020ID D SOIC 8 75 506.6 8 3940 4.32\nREF5025AID D SOIC 8 75 506.6 8 3940 4.32\nREF5025AIDG4 D SOIC 8 75 506.6 8 3940 4.32\nREF5025ID D SOIC 8 75 506.6 8 3940 4.32\nREF5025IDG4 D SOIC 8 75 506.6 8 3940 4.32\nREF5030AID D SOIC 8 75 506.6 8 3940 4.32\nREF5030AIDG4 D SOIC 8 75 506.6 8 3940 4.32\nREF5030ID D SOIC 8 75 506.6 8 3940 4.32\nREF5040AID D SOIC 8 75 506.6 8 3940 4.32\nREF5040AIDG4 D SOIC 8 75 506.6 8 3940 4.32\nREF5040ID D SOIC 8 75 506.6 8 3940 4.32\nREF5040IDG4 D SOIC 8 75 506.6 8 3940 4.32\nREF5045AID D SOIC 8 75 506.6 8 3940 4.32\nREF5045AIDG4 D SOIC 8 75 506.6 8 3940 4.32\nREF5045ID D SOIC 8 75 506.6 8 3940 4.32\nREF5050AID D SOIC 8 75 506.6 8 3940 4.32\nREF5050AIDG4 D SOIC 8 75 506.6 8 3940 4.32\nREF5050ID D SOIC 8 75 506.6 8 3940 4.32\nREF5050IDG4 D SOIC 8 75 506.6 8 3940 4.32\nPack Materials-Page 5\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: REF5025AIDGKR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Output Voltage: 2.5 V
  - Input Voltage Range: 2.7 V to 18 V (minimum supply voltage is 2.7 V for REF5020)
  
- **Current Ratings**: 
  - Output Current: ±10 mA
  - Short Circuit Current: 25 mA

- **Power Consumption**: 
  - Quiescent Current: 0.8 mA (typical), 1.2 mA (over temperature range -40°C to 125°C)

- **Operating Temperature Range**: 
  - Specified: -40°C to 125°C
  - Absolute Maximum: -55°C to 125°C

- **Package Type**: 
  - Available in SOIC-8 and VSSOP-8 packages

- **Special Features or Notes**: 
  - Low temperature drift: 3 ppm/°C (high-grade), 8 ppm/°C (standard-grade)
  - High accuracy: 0.05% (high-grade), 0.1% (standard-grade)
  - Low noise: 3 μV PP/V
  - Excellent long-term stability: 22 ppm after first 1000 hours (SOIC-8), 50 ppm after first 1000 hours (VSSOP-8)
  - TRIM/NR pin for output adjustment and noise reduction

- **Moisture Sensitive Level (MSL)**: 
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The REF5025 is a precision voltage reference from Texas Instruments, part of the REF50xx family. It is designed to provide a stable output voltage of 2.5 V with very low noise and drift characteristics. This component is capable of sourcing and sinking current, making it suitable for various applications requiring high precision and stability.

#### Typical Applications:
- **Precision Data Acquisition Systems**: The REF5025 is ideal for applications where accurate voltage references are critical for maintaining the integrity of data conversion processes.
- **Semiconductor Test Equipment**: It can be used in testing environments where precise voltage levels are necessary for accurate measurements.
- **Industrial Process Controls**: The device is suitable for controlling processes that require stable voltage references to ensure consistent operation.
- **Medical Instrumentation**: Its low noise and high accuracy make it suitable for sensitive medical devices that require reliable voltage references.
- **Pressure and Temperature Transmitters**: The REF5025 can be utilized in sensors that need stable reference voltages for accurate readings.

This summary encapsulates the essential specifications and applications of the REF5025AIDGKR, providing a clear understanding of its capabilities and use cases in electronic designs.