// Seed: 2207472922
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    output uwire id_3,
    input wor id_4
);
  assign {id_4} = 1;
  wire id_6;
  module_2(); id_7(
      1, ""
  );
endmodule
module module_1 (
    output tri1  id_0,
    input  wand  id_1,
    input  uwire id_2
    , id_5,
    output tri0  id_3
);
  module_0(
      id_3, id_3, id_2, id_3, id_2
  );
endmodule
module module_2 ();
  wire id_1;
  wire id_2;
  logic [7:0][1 'b0 &  1 'h0] id_3 (""), id_4;
  id_5(
      1
  );
endmodule
