@I [HLS-0] Workspace /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1 opened at Thu Jan 09 23:42:28 CST 2020
@I [HLS-100] Execute     config_clock -quiet -name default -period 10 -default=false 
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command     config_clock returned 0; 0 sec.
@I [HLS-100] Execute     config_clock -quiet -name default -uncertainty 4 
@I [SYN-201] Setting up clock 'default' with an uncertainty of 4ns.
@I [HLS-100] Command     config_clock returned 0; 0 sec.
@I [HLS-100] Execute     open_platform DefaultPlatform 
@I [HLS-100] Command     open_platform returned 0; 0 sec.
@I [HLS-100] Execute     import_lib /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq 
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.lib 
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.lib 
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_old.lib 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_vivado.lib 
@I [HLS-100] Command       ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/zynq/dsp48e1.hlp 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -speed medium 
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Command     import_lib returned 0; 0.01 sec.
@I [HLS-100] Execute     source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq.gen 
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/virtex.gen 
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.gen 
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/nativeAXI4.gen 
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
@I [HLS-100] Command           ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/ip/util.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.gen 
@I [HLS-100] Command           ap_source returned 0; 0.08 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.1 sec.
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.gen 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0.11 sec.
@I [HLS-100] Command     ap_source returned 0; 0.11 sec.
@I [HLS-100] Execute     open_platform DefaultPlatform 
@I [HLS-100] Command     open_platform returned 0; 0 sec.
@I [HLS-100] Execute     import_lib /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq_fpv6 
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv7.lib 
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_hp.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv.hlp 
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command           ap_source returned 0; 0.01 sec.
@I [HLS-100] Command         ap_source returned 0; 0.01 sec.
@I [HLS-100] Command       ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq_hp.hlp 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Command     import_lib returned 0; 0.01 sec.
@I [HLS-100] Execute     source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Command     ap_source returned 0; 0 sec.
@I [HLS-100] Execute     set_part xc7z020clg484-1 
@I [HLS-100] Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         license_isbetapart xc7z020 
@I [HLS-100] Command         license_isbetapart returned 1; 0 sec.
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -speed slow 
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Command       add_library returned 0; 0 sec.
@I [HLS-100] Execute       add_library xilinx/zynq/zynq_fpv6 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Command       add_library returned 0; 0 sec.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-100] Command     set_part returned 0; 0.01 sec.
@I [HLS-100] Execute     get_default_platform 
@I [HLS-100] Command     get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
@I [HLS-100] Command     config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute     config_chip_info -quiet -speed slow 
@I [HLS-100] Command     config_chip_info returned 0; 0 sec.
@I [HLS-100] Command   open_solution returned 0; 0.15 sec.
@I [HLS-100] Execute   set_part xc7z020clg484-1 -tool vivado 
@I [HLS-100] Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       license_isbetapart xc7z020 
@I [HLS-100] Command       license_isbetapart returned 1; 0 sec.
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -speed slow 
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Command     add_library returned 0; 0.01 sec.
@I [HLS-100] Execute     add_library xilinx/zynq/zynq_fpv6 
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Command     add_library returned 0; 0 sec.
@I [HLS-100] Command   set_part returned 0; 0.01 sec.
@I [HLS-100] Execute   create_clock -period 10 -name default 
@I [HLS-100] Execute     config_clock -quiet -name default -period 10 -default=false 
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command     config_clock returned 0; 0 sec.
@I [HLS-100] Command   create_clock returned 0; 0 sec.
@I [HLS-100] Execute   set_clock_uncertainty 4 
@I [HLS-100] Command   set_clock_uncertainty returned 0; 0 sec.
@I [HLS-100] Execute   csynth_design 
@I [HLS-100] Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 
@I [HLS-10] Analyzing design file 'modules/calc/calc.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] Handling modules/calc/calc.cpp as C++
@I [HLS-0] Syntax Checking before pre-processing...
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat   -I "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/systemc/include" -I "/opt/vivado/Vivado_HLS/2016.4/include" -I "/opt/vivado/Vivado_HLS/2016.4/include/ap_sysc" -fexceptions -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "modules/calc/calc.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pp.00.o" 
@I [HLS-100] Command       clang returned 0; 0.64 sec.
@I [HLS-100] Execute       is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pp.00.o 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "modules/calc/calc.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pp.0.cpp" 
@W [HLS-40] In file included from modules/calc/calc.cpp:1:
In file included from modules/calc/../../Stream.h:8:
/opt/vivado/Vivado_HLS/2016.4/include/gmp.h:51:9: warning: '__need_size_t' macro redefined
#define __need_size_t  /* tell gcc stddef.h we only want size_t */
        ^
/usr/include/_G_config.h:10:9: note: previous definition is here
#define __need_size_t
        ^
1 warning generated.

@I [HLS-100] Command       clang returned 0; 0.14 sec.
@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Execute       list_core -type functional_unit 
@I [HLS-100] Command       list_core returned 0; 0 sec.
@I [HLS-0] CDT Preprocessing...
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pp.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pp.0.cpp.ap-line.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] Converting Markers to Pragmas...
@I [HLS-100] Execute       cdt  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pp.0.cpp.ap-line.cpp"  -m "GapJunctionIP" -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/solution1.directive --source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/modules/calc/calc.cpp --error /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --sd --scff /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/.systemc_flag --ad 
@I [HLS-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
@I [HLS-100] Command       cdt returned 0; 7.49 sec.
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pp.0.cpp.ap-cdt.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pragma.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pragma.0.cpp.ap-line.CXX 0
@I [HLS-0] Converting Pragmas to Markers...
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Pragma Handling...
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pragma.2.cpp" 
@I [HLS-100] Command       clang returned 0; 0.14 sec.
@I [HLS-0] Processing labels
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain /opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.g.bc" 
@I [HLS-100] Command       clang returned 0; 0.71 sec.
@I [HLS-10] Analyzing design file 'modules/blockControl/blockControl.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] Handling modules/blockControl/blockControl.cpp as C++
@I [HLS-0] Syntax Checking before pre-processing...
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat   -I "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/systemc/include" -I "/opt/vivado/Vivado_HLS/2016.4/include" -I "/opt/vivado/Vivado_HLS/2016.4/include/ap_sysc" -fexceptions -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "modules/blockControl/blockControl.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pp.00.o" 
@I [HLS-100] Command       clang returned 0; 0.6 sec.
@I [HLS-100] Execute       is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pp.00.o 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "modules/blockControl/blockControl.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pp.0.cpp" 
@W [HLS-40] In file included from modules/blockControl/blockControl.cpp:1:
In file included from modules/blockControl/blockControl.hpp:1:
In file included from modules/blockControl/../../Stream.h:8:
/opt/vivado/Vivado_HLS/2016.4/include/gmp.h:51:9: warning: '__need_size_t' macro redefined
#define __need_size_t  /* tell gcc stddef.h we only want size_t */
        ^
/usr/include/_G_config.h:10:9: note: previous definition is here
#define __need_size_t
        ^
1 warning generated.

@I [HLS-100] Command       clang returned 0; 0.12 sec.
@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Execute       list_core -type functional_unit 
@I [HLS-100] Command       list_core returned 0; 0 sec.
@I [HLS-0] CDT Preprocessing...
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pp.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pp.0.cpp.ap-line.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] Converting Markers to Pragmas...
@I [HLS-100] Execute       cdt  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pp.0.cpp.ap-line.cpp"  -m "GapJunctionIP" -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/solution1.directive --source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/modules/blockControl/blockControl.cpp --error /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --sd --scff /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/.systemc_flag --ad 
@I [HLS-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
@I [HLS-100] Command       cdt returned 0; 7.13 sec.
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pp.0.cpp.ap-cdt.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pragma.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pragma.0.cpp.ap-line.CXX 0
@I [HLS-0] Converting Pragmas to Markers...
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Pragma Handling...
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pragma.2.cpp" 
@I [HLS-100] Command       clang returned 0; 0.11 sec.
@I [HLS-0] Processing labels
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain /opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.g.bc" 
@I [HLS-100] Command       clang returned 0; 0.71 sec.
@I [HLS-10] Analyzing design file 'test/accTest.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] Handling test/accTest.cpp as C++
@I [HLS-0] Syntax Checking before pre-processing...
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat   -I "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/systemc/include" -I "/opt/vivado/Vivado_HLS/2016.4/include" -I "/opt/vivado/Vivado_HLS/2016.4/include/ap_sysc" -fexceptions -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "test/accTest.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pp.00.o" 
@I [HLS-100] Command       clang returned 0; 0.81 sec.
@I [HLS-100] Execute       is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pp.00.o 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "test/accTest.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pp.0.cpp" 
@W [HLS-40] In file included from test/accTest.cpp:1:
In file included from test/../modules/acc/acc.hpp:1:
In file included from test/../modules/acc/../../Stream.h:8:
/opt/vivado/Vivado_HLS/2016.4/include/gmp.h:51:9: warning: '__need_size_t' macro redefined
#define __need_size_t  /* tell gcc stddef.h we only want size_t */
        ^
/usr/include/_G_config.h:10:9: note: previous definition is here
#define __need_size_t
        ^
1 warning generated.

@I [HLS-100] Command       clang returned 0; 0.14 sec.
@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Execute       list_core -type functional_unit 
@I [HLS-100] Command       list_core returned 0; 0 sec.
@I [HLS-0] CDT Preprocessing...
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pp.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pp.0.cpp.ap-line.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] Converting Markers to Pragmas...
@I [HLS-100] Execute       cdt  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pp.0.cpp.ap-line.cpp"  -m "GapJunctionIP" -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/solution1.directive --source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/test/accTest.cpp --error /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --sd --scff /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/.systemc_flag --ad 
@I [HLS-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
@I [HLS-100] Command       cdt returned 0; 7 sec.
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pp.0.cpp.ap-cdt.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pragma.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pragma.0.cpp.ap-line.CXX 0
@I [HLS-0] Converting Pragmas to Markers...
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Pragma Handling...
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pragma.2.cpp" 
@I [HLS-100] Command       clang returned 0; 0.14 sec.
@I [HLS-0] Processing labels
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain /opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.g.bc" 
@I [HLS-100] Command       clang returned 0; 0.65 sec.
@I [HLS-10] Analyzing design file 'modules/acc/acc.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] Handling modules/acc/acc.cpp as C++
@I [HLS-0] Syntax Checking before pre-processing...
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat   -I "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/systemc/include" -I "/opt/vivado/Vivado_HLS/2016.4/include" -I "/opt/vivado/Vivado_HLS/2016.4/include/ap_sysc" -fexceptions -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "modules/acc/acc.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pp.00.o" 
@I [HLS-100] Command       clang returned 0; 0.59 sec.
@I [HLS-100] Execute       is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pp.00.o 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "modules/acc/acc.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pp.0.cpp" 
@W [HLS-40] In file included from modules/acc/acc.cpp:1:
In file included from modules/acc/acc.hpp:1:
In file included from modules/acc/../../Stream.h:8:
/opt/vivado/Vivado_HLS/2016.4/include/gmp.h:51:9: warning: '__need_size_t' macro redefined
#define __need_size_t  /* tell gcc stddef.h we only want size_t */
        ^
/usr/include/_G_config.h:10:9: note: previous definition is here
#define __need_size_t
        ^
1 warning generated.

@I [HLS-100] Command       clang returned 0; 0.13 sec.
@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Execute       list_core -type functional_unit 
@I [HLS-100] Command       list_core returned 0; 0 sec.
@I [HLS-0] CDT Preprocessing...
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pp.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pp.0.cpp.ap-line.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] Converting Markers to Pragmas...
@I [HLS-100] Execute       cdt  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pp.0.cpp.ap-line.cpp"  -m "GapJunctionIP" -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/solution1.directive --source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/modules/acc/acc.cpp --error /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --sd --scff /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/.systemc_flag --ad 
@I [HLS-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
@I [HLS-100] Command       cdt returned 0; 8.15 sec.
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pp.0.cpp.ap-cdt.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pragma.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pragma.0.cpp.ap-line.CXX 0
@I [HLS-0] Converting Pragmas to Markers...
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Pragma Handling...
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pragma.2.cpp" 
@I [HLS-100] Command       clang returned 0; 0.11 sec.
@I [HLS-0] Processing labels
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain /opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.g.bc" 
@I [HLS-100] Command       clang returned 0; 0.67 sec.
@I [HLS-10] Analyzing design file 'modules/V_read/V_read.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] Handling modules/V_read/V_read.cpp as C++
@I [HLS-0] Syntax Checking before pre-processing...
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat   -I "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/systemc/include" -I "/opt/vivado/Vivado_HLS/2016.4/include" -I "/opt/vivado/Vivado_HLS/2016.4/include/ap_sysc" -fexceptions -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "modules/V_read/V_read.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pp.00.o" 
@I [HLS-100] Command       clang returned 0; 0.78 sec.
@I [HLS-100] Execute       is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pp.00.o 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "modules/V_read/V_read.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pp.0.cpp" 
@W [HLS-40] In file included from modules/V_read/V_read.cpp:1:
In file included from modules/V_read/V_read.hpp:1:
In file included from modules/V_read/../../Stream.h:8:
/opt/vivado/Vivado_HLS/2016.4/include/gmp.h:51:9: warning: '__need_size_t' macro redefined
#define __need_size_t  /* tell gcc stddef.h we only want size_t */
        ^
/usr/include/_G_config.h:10:9: note: previous definition is here
#define __need_size_t
        ^
1 warning generated.

@I [HLS-100] Command       clang returned 0; 0.18 sec.
@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Execute       list_core -type functional_unit 
@I [HLS-100] Command       list_core returned 0; 0 sec.
@I [HLS-0] CDT Preprocessing...
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pp.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pp.0.cpp.ap-line.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] Converting Markers to Pragmas...
@I [HLS-100] Execute       cdt  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pp.0.cpp.ap-line.cpp"  -m "GapJunctionIP" -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/solution1.directive --source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/modules/V_read/V_read.cpp --error /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --sd --scff /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/.systemc_flag --ad 
@I [HLS-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
@I [HLS-100] Command       cdt returned 0; 9.16 sec.
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pp.0.cpp.ap-cdt.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pragma.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pragma.0.cpp.ap-line.CXX 0
@I [HLS-0] Converting Pragmas to Markers...
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Pragma Handling...
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pragma.2.cpp" 
@I [HLS-100] Command       clang returned 0; 0.11 sec.
@I [HLS-0] Processing labels
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain /opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.g.bc" 
@I [HLS-100] Command       clang returned 0; 0.71 sec.
@I [HLS-10] Analyzing design file 'Stream.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] Handling Stream.cpp as C++
@I [HLS-0] Syntax Checking before pre-processing...
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat   -I "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/systemc/include" -I "/opt/vivado/Vivado_HLS/2016.4/include" -I "/opt/vivado/Vivado_HLS/2016.4/include/ap_sysc" -fexceptions -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "Stream.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pp.00.o" 
@I [HLS-100] Command       clang returned 0; 0.72 sec.
@I [HLS-100] Execute       is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pp.00.o 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "Stream.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pp.0.cpp" 
@W [HLS-40] In file included from Stream.cpp:1:
In file included from ./Stream.h:8:
/opt/vivado/Vivado_HLS/2016.4/include/gmp.h:51:9: warning: '__need_size_t' macro redefined
#define __need_size_t  /* tell gcc stddef.h we only want size_t */
        ^
/usr/include/_G_config.h:10:9: note: previous definition is here
#define __need_size_t
        ^
1 warning generated.

@I [HLS-100] Command       clang returned 0; 0.16 sec.
@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Execute       list_core -type functional_unit 
@I [HLS-100] Command       list_core returned 0; 0 sec.
@I [HLS-0] CDT Preprocessing...
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pp.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pp.0.cpp.ap-line.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] Converting Markers to Pragmas...
@I [HLS-100] Execute       cdt  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pp.0.cpp.ap-line.cpp"  -m "GapJunctionIP" -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/solution1.directive --source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/Stream.cpp --error /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --sd --scff /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/.systemc_flag --ad 
@I [HLS-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
@I [HLS-100] Command       cdt returned 0; 8.11 sec.
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pp.0.cpp.ap-cdt.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pragma.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pragma.0.cpp.ap-line.CXX 0
@I [HLS-0] Converting Pragmas to Markers...
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Pragma Handling...
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pragma.2.cpp" 
@I [HLS-100] Command       clang returned 0; 0.1 sec.
@I [HLS-0] Processing labels
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain /opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.g.bc" 
@I [HLS-100] Command       clang returned 0; 0.5 sec.
@I [HLS-10] Analyzing design file 'modules/I_calc/I_calc.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] Handling modules/I_calc/I_calc.cpp as C++
@I [HLS-0] Syntax Checking before pre-processing...
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat   -I "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/systemc/include" -I "/opt/vivado/Vivado_HLS/2016.4/include" -I "/opt/vivado/Vivado_HLS/2016.4/include/ap_sysc" -fexceptions -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "modules/I_calc/I_calc.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pp.00.o" 
@I [HLS-100] Command       clang returned 0; 0.56 sec.
@I [HLS-100] Execute       is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pp.00.o 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "modules/I_calc/I_calc.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pp.0.cpp" 
@W [HLS-40] In file included from modules/I_calc/I_calc.cpp:1:
In file included from modules/I_calc/I_calc.hpp:1:
In file included from modules/I_calc/../../Stream.h:8:
/opt/vivado/Vivado_HLS/2016.4/include/gmp.h:51:9: warning: '__need_size_t' macro redefined
#define __need_size_t  /* tell gcc stddef.h we only want size_t */
        ^
/usr/include/_G_config.h:10:9: note: previous definition is here
#define __need_size_t
        ^
1 warning generated.

@I [HLS-100] Command       clang returned 0; 0.16 sec.
@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Execute       list_core -type functional_unit 
@I [HLS-100] Command       list_core returned 0; 0 sec.
@I [HLS-0] CDT Preprocessing...
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pp.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pp.0.cpp.ap-line.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] Converting Markers to Pragmas...
@I [HLS-100] Execute       cdt  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pp.0.cpp.ap-line.cpp"  -m "GapJunctionIP" -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/solution1.directive --source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/modules/I_calc/I_calc.cpp --error /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db --sd --scff /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/.systemc_flag --ad 
@I [HLS-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
@I [HLS-100] Command       cdt returned 0; 7.51 sec.
@I [HLS-0] Marker-Pragma convertor: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pp.0.cpp.ap-cdt.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pragma.0.cpp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pragma.0.cpp.ap-line.CXX 0
@I [HLS-0] Converting Pragmas to Markers...
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Pragma Handling...
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pragma.2.cpp" 
@I [HLS-100] Command       clang returned 0; 0.1 sec.
@I [HLS-0] Processing labels
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain /opt/vivado/Vivado_HLS/2016.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/vivado/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.g.bc" 
@I [HLS-100] Command       clang returned 0; 0.67 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/ve_warning.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:02:36 ; elapsed = 00:01:15 . Memory (MB): peak = 331.758 ; gain = 12.586 ; free physical = 5762 ; free virtual = 11740
@I [HLS-0] Linking Release ...
@I [HLS-100] Execute       llvm-ld /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.bc -disable-opt -L/opt/vivado/Vivado_HLS/2016.4/lnx64/lib -lm_basic -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o 
@I [HLS-100] Command       llvm-ld returned 0; 2.23 sec.
@I [HLS-100] Execute       disassemble /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o 
@I [HLS-100] Execute         is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.bc 
@I [HLS-100] Command         is_encrypted returned 0; 0 sec.
@I [HLS-100] Command       disassemble returned 0; 1.31 sec.
@I [HLS-0] Disassemble time: 1 seconds per iteration
@I [HLS-0] Linking Debug ...
@I [HLS-100] Execute       llvm-ld /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.g.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.g.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/accTest.g.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.g.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.g.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/Stream.g.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.g.bc -disable-opt -L/opt/vivado/Vivado_HLS/2016.4/lnx64/lib -lm_basic -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g 
@I [HLS-100] Command       llvm-ld returned 0; 2.25 sec.
@I [HLS-100] Execute       disassemble /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g 
@I [HLS-100] Execute         is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.bc 
@I [HLS-100] Command         is_encrypted returned 0; 0 sec.
@I [HLS-100] Command       disassemble returned 0; 1.14 sec.
@I [HLS-0] Disassemble time: 1 seconds per iteration
@I [HLS-111] Finished Linking Time (s): cpu = 00:02:42 ; elapsed = 00:01:22 . Memory (MB): peak = 331.758 ; gain = 12.586 ; free physical = 5612 ; free virtual = 11729
@I [HLS-100] Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
@I [HLS-100] Execute         cleanup_all_models 
@I [HLS-100] Command         cleanup_all_models returned 0; 0 sec.
@I [HLS-10] Starting code transformations ...
@I [HLS-100] Execute         transform -promote-dbg-pointer /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.pp.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.pp.0.bc -f 
@I [HLS-100] Command         transform returned 0; 0.8 sec.
@I [HLS-100] Execute         llvm-ld /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/vivado/Vivado_HLS/2016.4/lnx64/lib -lfloatconversion -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.0 
@I [HLS-100] Command         llvm-ld returned 0; 3.35 sec.
@I [HLS-0] Running Standard Transforms...
@I [HLS-100] Execute         transform -hls -share-std-xform -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GapJunctionIP -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -promote-dbg-pointer -norm-name /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.0.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
@I [XFORM-603] Inlining function 'simulationConfig<config<27> >' into 'GapJunctionIP' (Stream.cpp:58).
@I [XFORM-603] Inlining function 'dataToProcess<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, idxArray<4u>, hls::stream<idxArray<4u> > >' into 'writeV2calc' (modules/V_read/V_read.cpp:84).
@I [XFORM-603] Inlining function 'accBlockCurrents<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 14, 4>' into 'I_calc' (modules/I_calc/I_calc.cpp:68).
@I [HLS-100] Command         transform returned 0; 3.59 sec.
@I [HLS-100] Execute         disassemble /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.1 /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.1 
@I [HLS-100] Execute           is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.1.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 1.15 sec.
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:02:51 ; elapsed = 00:01:31 . Memory (MB): peak = 666.730 ; gain = 347.559 ; free physical = 5266 ; free virtual = 11468
@I [HLS-10] Checking synthesizability ...
@I [HLS-0] Checking Synthesizability 1/2..
@I [HLS-100] Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.1.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.2.prechk.bc -f 
@I [XFORM-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
@I [XFORM-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
@I [XFORM-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
@I [XFORM-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
@I [XFORM-602] Inlining function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:82) automatically.
@I [XFORM-602] Inlining function 'readConductance<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:83) automatically.
@I [XFORM-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:88) automatically.
@I [XFORM-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
@I [XFORM-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
@I [HLS-100] Command         transform returned 0; 1.25 sec.
@I [HLS-0] Checking Synthesizability 2/2..
@I [HLS-100] Execute         transform -syn-check /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
@I [HLS-100] Command         transform returned 0; 0.12 sec.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:02:52 ; elapsed = 00:01:32 . Memory (MB): peak = 725.828 ; gain = 406.656 ; free physical = 5230 ; free virtual = 11431
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.g.1.bc to /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.1.bc
@I [HLS-0] Presyn 1...
@I [HLS-100] Execute         transform -hls -tmp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.1.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.1.tmp.bc -f 
@I [XFORM-1101] Packing variable 'input.V.data' (Stream.cpp:47) into a 64-bit variable.
@W [XFORM-152] Cannot apply array mapping directives with instance name 'input.V.data' (Stream.cpp:47): cannot find another array to be merged with.
@W [XFORM-152] Cannot apply array mapping directives with instance name 'tmp.data': cannot find another array to be merged with.
@W [XFORM-152] Cannot apply array mapping directives with instance name 'tmp.data.11': cannot find another array to be merged with.
@W [XFORM-152] Cannot apply array mapping directives with instance name 'tmp.data': cannot find another array to be merged with.
@W [XFORM-152] Cannot apply array mapping directives with instance name 'tmp.data.9': cannot find another array to be merged with.
@I [XFORM-502] Unrolling all loops for pipelining in function 'accumulation<dataPackage<float, 4>, float, 4>' (modules/acc/acc.cpp:18).
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/acc/acc.cpp:78) in function 'acc' for pipelining.
@I [XFORM-502] Unrolling all loops for pipelining in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:14).
@I [XFORM-502] Unrolling all sub-loops inside loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:65) in function 'I_calc' for pipelining.
@I [XFORM-502] Unrolling all loops for pipelining in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:22).
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/V_read/V_read.cpp:78) in function 'writeV2calc' for pipelining.
@I [XFORM-502] Unrolling all loops for pipelining in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' (modules/V_read/V_read.cpp:32:53).
@W [XFORM-561] Updating loop upper bound from 2500 to 2499 for loop 'Loop-0-0' (modules/V_read/V_read.cpp:18:1) in function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'.
@W [XFORM-561] Updating loop upper bound from 2500 to 2499 for loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:66:1) in function 'I_calc'.
@W [XFORM-561] Updating loop upper bound from 2500 to 2499 for loop 'Loop-0' (modules/blockControl/blockControl.cpp:43:1) in function 'getConductances<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>'.
@I [XFORM-501] Unrolling loop 'init_Loop' (modules/I_calc/I_calc.cpp:5) in function 'initIacc<dataPackage<float, 4> >' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (modules/acc/acc.cpp:25) in function 'accumulation<dataPackage<float, 4>, float, 4>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (modules/acc/acc.cpp:81) in function 'acc' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:15) in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (modules/I_calc/I_calc.cpp:21) in function 'I_calc' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:23) in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (modules/V_read/V_read.hpp:25) in function 'writeV2calc' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' (modules/V_read/V_read.cpp:49) in function 'writeV2calc' completely.
@W [XFORM-503] Cannot unroll loop 'Loop-1' (modules/V_read/V_read.cpp:34) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely: variable loop bound.
@I [XFORM-501] Unrolling loop 'Loop-1.1' (modules/V_read/V_read.cpp:37) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely.
@I [XFORM-102] Partitioning array 'newData.data' (modules/V_read/V_read.cpp:46) automatically.
@I [XFORM-102] Partitioning array 'idx.data.V' (modules/V_read/V_read.cpp:47) automatically.
@I [XFORM-102] Partitioning array 'rowData.tlast.V' (modules/V_read/V_read.cpp:72) automatically.
@I [XFORM-102] Partitioning array 'Vj.data' (modules/calc/calc.cpp:32) automatically.
@I [XFORM-102] Partitioning array 'V_calc.data' (modules/calc/calc.cpp:33) automatically.
@I [XFORM-102] Partitioning array 'F_calc.data' (modules/calc/calc.cpp:34) automatically.
@I [XFORM-102] Partitioning array 'accArray.data' (modules/acc/acc.cpp:21) automatically.
@I [XFORM-102] Partitioning array 'F_vector.data' (modules/acc/acc.cpp:59) automatically.
@I [XFORM-102] Partitioning array 'V_vector.data' (modules/acc/acc.cpp:60) automatically.
@I [XFORM-102] Partitioning array 'Conductance.data' (modules/acc/acc.cpp:61) automatically.
@I [XFORM-102] Partitioning array 'f_acc' (modules/acc/acc.cpp:65) automatically.
@I [XFORM-102] Partitioning array 'v_acc' (modules/acc/acc.cpp:66) automatically.
@I [XFORM-102] Partitioning array 'newFdata.data' (modules/acc/acc.cpp:71) automatically.
@I [XFORM-102] Partitioning array 'newVdata.data' (modules/acc/acc.cpp:72) automatically.
@I [XFORM-102] Partitioning array 'F_acc_read.data' (modules/I_calc/I_calc.cpp:51) automatically.
@I [XFORM-102] Partitioning array 'V_acc_read.data' (modules/I_calc/I_calc.cpp:52) automatically.
@I [XFORM-102] Automatically partitioning streamed array 'F_acc.V.data' .
@I [XFORM-102] Automatically partitioning streamed array 'V_acc.V.data' .
@I [XFORM-102] Automatically partitioning streamed array 'Vj_idx.V.data.V' .
@I [XFORM-102] Automatically partitioning streamed array 'Vi_idx.V.data.V' .
@I [XFORM-102] Automatically partitioning streamed array 'C_data.V.data' .
@I [XFORM-102] Automatically partitioning streamed array 'F.V.data' .
@I [XFORM-102] Automatically partitioning streamed array 'V.V.data' .
@I [XFORM-102] Automatically partitioning streamed array 'V_data.V.data' .
@I [XFORM-102] Automatically partitioning streamed array 'processedData.V.data' .
@I [XFORM-101] Partitioning array 'F_acc.V.data' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'V_acc.V.data' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Vj_idx.V.data.V' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Vi_idx.V.data.V' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'C_data.V.data' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'F.V.data' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'V.V.data' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'V_data.V.data' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'processedData.V.data' in dimension 1 completely.
@I [XFORM-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
@I [XFORM-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
@I [XFORM-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
@I [XFORM-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
@I [XFORM-602] Inlining function 'readConductance<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:83) automatically.
@I [XFORM-602] Inlining function 'accumulation<dataPackage<float, 4>, float, 4>' into 'acc' (modules/acc/acc.cpp:84) automatically.
@I [XFORM-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:88) automatically.
@I [XFORM-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
@I [XFORM-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
@W [XFORM-713] All the elements of global array 'voltagesBackup.i.i' (modules/V_read/V_read.cpp:93) should be updated in process function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' (modules/V_read/V_read.cpp:32:42), otherwise it may not be synthesized correctly.
@I [XFORM-712] Applying dataflow to function 'V_read' (modules/V_read/V_read.cpp:90), detected/extracted 4 process function(s):
	 'V_read.entry201214'
	 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>'
	 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'
	 'writeV2calc'.
@I [XFORM-712] Applying dataflow to function 'execute' (Stream.cpp:17), detected/extracted 7 process function(s):
	 'execute.entry206'
	 'execute_Block_codeRepl2_proc'
	 'blockControl'
	 'V_read'
	 'calc'
	 'acc'
	 'I_calc'.
@I [HLS-100] Command         transform returned 0; 5.79 sec.
@I [HLS-0] Presyn 2...
@I [HLS-100] Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
@I [XFORM-401] Performing if-conversion on hyperblock in function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>'... converting 3 basic blocks.
@I [HLS-100] Command         transform returned 0; 4.63 sec.
@I [HLS-100] Execute         disassemble /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.2 /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.2 
@I [HLS-100] Execute           is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.2.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.49 sec.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:03:03 ; elapsed = 00:01:43 . Memory (MB): peak = 1003.758 ; gain = 684.586 ; free physical = 4955 ; free virtual = 11223
@I [HLS-0] Building ssdm...
@I [HLS-100] Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -interface-gen -deadargelim -directive-preproc -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -norm-name -legalize -cdfg-build /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.2.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
@W [XFORM-542] Cannot flatten a loop nest 'Loop-1' (modules/V_read/V_read.cpp:70:34) in function 'writeV2calc' : 
               the outer loop is not a perfect loop.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (modules/calc/calc.cpp:37:39) in function 'calc'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (modules/acc/acc.cpp:75:32) in function 'acc'.
@W [XFORM-542] Cannot flatten a loop nest 'RowOfBlocks_Loop' (modules/I_calc/I_calc.cpp:58:102) in function 'I_calc' : 
               more than one sub loop.
@W [XFORM-631] Renaming function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' (modules/V_read/V_read.cpp:32:42) into readVoltages.
@W [XFORM-631] Renaming function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' (modules/acc/acc.cpp:7:1) into readCalcData.
@W [XFORM-631] Renaming function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>' (modules/V_read/V_read.cpp:6:9) into indexGeneration.
@W [XFORM-631] Renaming function 'getVoltages<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>' (modules/blockControl/blockControl.cpp:17:49) into getVoltages.
@W [XFORM-631] Renaming function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:34:9) into getTotalCurrent.
@W [XFORM-631] Renaming function 'getConductances<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>' (modules/blockControl/blockControl.cpp:42:82) into getConductances.
@W [XFORM-631] Renaming function 'execute_Block_codeRepl2_proc' into execute_Block_codeRe.
@I [HLS-100] Command         transform returned 0; 8.42 sec.
@I [HLS-100] Execute         disassemble /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.3 /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.3 
@I [HLS-100] Execute           is_encrypted /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.o.3.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.33 sec.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:03:11 ; elapsed = 00:01:52 . Memory (MB): peak = 1131.758 ; gain = 812.586 ; free physical = 4758 ; free virtual = 11054
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command       opt_and_import_c returned 0; 29.98 sec.
@I [HLS-100] Command     elaborate returned 0; 111.72 sec.
@I [HLS-100] Execute     autosyn 
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'GapJunctionIP' ...
@I [HLS-100] Execute       ap_set_top_model GapJunctionIP 
@W [SYN-103] Legalizing function name 'execute.entry206' to 'execute_entry206'.
@W [SYN-103] Legalizing function name 'V_read.entry201214' to 'V_read_entry201214'.
@I [HLS-100] Command       ap_set_top_model returned 0; 0 sec.
@I [HLS-100] Execute       get_model_list GapJunctionIP -filter all-wo-channel -topdown 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model GapJunctionIP 
@I [HLS-100] Command       preproc_iomode returned 0; 0.01 sec.
@I [HLS-100] Execute       preproc_iomode -model execute 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model I_calc 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model getTotalCurrent 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model acc 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model readCalcData 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model calc 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model V_read 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model writeV2calc 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model indexGeneration 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model readVoltages 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model V_read.entry201214 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model blockControl 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model getConductances 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model getVoltages 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model execute_Block_codeRe 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model execute.entry206 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       get_model_list GapJunctionIP -filter all-wo-channel 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-0] Model list for configure: execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
@I [HLS-0] Configuring Module : execute.entry206 ...
@I [HLS-100] Execute       set_default_model execute.entry206 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit execute.entry206 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : execute_Block_codeRe ...
@I [HLS-100] Execute       set_default_model execute_Block_codeRe 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit execute_Block_codeRe 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : getVoltages ...
@I [HLS-100] Execute       set_default_model getVoltages 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit getVoltages 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : getConductances ...
@I [HLS-100] Execute       set_default_model getConductances 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit getConductances 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : blockControl ...
@I [HLS-100] Execute       set_default_model blockControl 
@I [HLS-100] Command       set_default_model returned 0; 0.01 sec.
@I [HLS-100] Execute       apply_spec_resource_limit blockControl 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : V_read.entry201214 ...
@I [HLS-100] Execute       set_default_model V_read.entry201214 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit V_read.entry201214 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : readVoltages ...
@I [HLS-100] Execute       set_default_model readVoltages 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit readVoltages 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : indexGeneration ...
@I [HLS-100] Execute       set_default_model indexGeneration 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit indexGeneration 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : writeV2calc ...
@I [HLS-100] Execute       set_default_model writeV2calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit writeV2calc 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : V_read ...
@I [HLS-100] Execute       set_default_model V_read 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit V_read 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : calc ...
@I [HLS-100] Execute       set_default_model calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit calc 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : readCalcData ...
@I [HLS-100] Execute       set_default_model readCalcData 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit readCalcData 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : acc ...
@I [HLS-100] Execute       set_default_model acc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit acc 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : getTotalCurrent ...
@I [HLS-100] Execute       set_default_model getTotalCurrent 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit getTotalCurrent 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : I_calc ...
@I [HLS-100] Execute       set_default_model I_calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit I_calc 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : execute ...
@I [HLS-100] Execute       set_default_model execute 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit execute 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : GapJunctionIP ...
@I [HLS-100] Execute       set_default_model GapJunctionIP 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit GapJunctionIP 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Model list for preprocess: execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
@I [HLS-0] Preprocessing Module: execute.entry206 ...
@I [HLS-100] Execute       set_default_model execute.entry206 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model execute.entry206 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess execute.entry206 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: execute_Block_codeRe ...
@I [HLS-100] Execute       set_default_model execute_Block_codeRe 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model execute_Block_codeRe 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess execute_Block_codeRe 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: getVoltages ...
@I [HLS-100] Execute       set_default_model getVoltages 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model getVoltages 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess getVoltages 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: getConductances ...
@I [HLS-100] Execute       set_default_model getConductances 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model getConductances 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess getConductances 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: blockControl ...
@I [HLS-100] Execute       set_default_model blockControl 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model blockControl 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess blockControl 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: V_read.entry201214 ...
@I [HLS-100] Execute       set_default_model V_read.entry201214 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model V_read.entry201214 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess V_read.entry201214 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: readVoltages ...
@I [HLS-100] Execute       set_default_model readVoltages 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model readVoltages 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess readVoltages 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: indexGeneration ...
@I [HLS-100] Execute       set_default_model indexGeneration 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model indexGeneration 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess indexGeneration 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0.01 sec.
@I [HLS-0] Preprocessing Module: writeV2calc ...
@I [HLS-100] Execute       set_default_model writeV2calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model writeV2calc 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess writeV2calc 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: V_read ...
@I [HLS-100] Execute       set_default_model V_read 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model V_read 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess V_read 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: calc ...
@I [HLS-100] Execute       set_default_model calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model calc 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess calc 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: readCalcData ...
@I [HLS-100] Execute       set_default_model readCalcData 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model readCalcData 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess readCalcData 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: acc ...
@I [HLS-100] Execute       set_default_model acc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model acc 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0.01 sec.
@I [HLS-100] Execute       rtl_gen_preprocess acc 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: getTotalCurrent ...
@I [HLS-100] Execute       set_default_model getTotalCurrent 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model getTotalCurrent 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess getTotalCurrent 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: I_calc ...
@I [HLS-100] Execute       set_default_model I_calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model I_calc 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess I_calc 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: execute ...
@I [HLS-100] Execute       set_default_model execute 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model execute 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess execute 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: GapJunctionIP ...
@I [HLS-100] Execute       set_default_model GapJunctionIP 
@I [HLS-100] Command       set_default_model returned 0; 0.01 sec.
@I [HLS-100] Execute       cdfg_preprocess -model GapJunctionIP 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess GapJunctionIP 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Model list for synthesis: execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'execute_entry206' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model execute.entry206 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model execute.entry206 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.13 sec.
@I [HLS-111]  Elapsed time: 112.31 seconds; current allocated memory: 745.763 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_entry206.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_entry206.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0 sec.
@I [HLS-0] Finish scheduling execute.entry206.
@I [HLS-100] Execute       set_default_model execute.entry206 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model execute.entry206 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=execute.entry206
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0 sec.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 745.911 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_entry206.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_entry206.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0 sec.
@I [HLS-0] Finish binding execute.entry206.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'execute_Block_codeRe' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model execute_Block_codeRe 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model execute_Block_codeRe 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.02 sec.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 745.974 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_Block_codeRe.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_Block_codeRe.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0 sec.
@I [HLS-0] Finish scheduling execute_Block_codeRe.
@I [HLS-100] Execute       set_default_model execute_Block_codeRe 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model execute_Block_codeRe 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=execute_Block_codeRe
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0 sec.
@I [HLS-111]  Elapsed time: 0.01 seconds; current allocated memory: 746.008 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_Block_codeRe.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_Block_codeRe.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0 sec.
@I [HLS-0] Finish binding execute_Block_codeRe.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'getVoltages' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model getVoltages 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model getVoltages 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.03 sec.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 746.192 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getVoltages.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getVoltages.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish scheduling getVoltages.
@I [HLS-100] Execute       set_default_model getVoltages 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model getVoltages 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=getVoltages
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0 sec.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 746.330 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getVoltages.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getVoltages.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0 sec.
@I [HLS-0] Finish binding getVoltages.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'getConductances' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model getConductances 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model getConductances 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.03 sec.
@I [HLS-111]  Elapsed time: 0.06 seconds; current allocated memory: 746.504 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getConductances.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getConductances.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish scheduling getConductances.
@I [HLS-100] Execute       set_default_model getConductances 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model getConductances 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=getConductances
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.01 sec.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 746.678 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getConductances.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getConductances.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish binding getConductances.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'blockControl' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model blockControl 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model blockControl 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.09 sec.
@I [HLS-111]  Elapsed time: 0.12 seconds; current allocated memory: 746.805 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.02 sec.
@I [HLS-0] Finish scheduling blockControl.
@I [HLS-100] Execute       set_default_model blockControl 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model blockControl 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=blockControl
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0 sec.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 747.043 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish binding blockControl.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'V_read_entry201214' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model V_read.entry201214 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model V_read.entry201214 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.2 sec.
@I [HLS-111]  Elapsed time: 0.23 seconds; current allocated memory: 747.162 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read_entry201214.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read_entry201214.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish scheduling V_read.entry201214.
@I [HLS-100] Execute       set_default_model V_read.entry201214 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model V_read.entry201214 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=V_read.entry201214
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0 sec.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 747.484 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read_entry201214.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read_entry201214.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish binding V_read.entry201214.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'readVoltages' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model readVoltages 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model readVoltages 
@I [SCHED-11] Starting scheduling ...
@W [SCHED-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.05 sec.
@I [HLS-111]  Elapsed time: 0.08 seconds; current allocated memory: 747.639 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readVoltages.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readVoltages.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.02 sec.
@I [HLS-0] Finish scheduling readVoltages.
@I [HLS-100] Execute       set_default_model readVoltages 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model readVoltages 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=readVoltages
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0 sec.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 747.839 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readVoltages.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readVoltages.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish binding readVoltages.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'indexGeneration' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model indexGeneration 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model indexGeneration 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.1 sec.
@I [HLS-111]  Elapsed time: 0.14 seconds; current allocated memory: 748.046 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/indexGeneration.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/indexGeneration.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish scheduling indexGeneration.
@I [HLS-100] Execute       set_default_model indexGeneration 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model indexGeneration 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=indexGeneration
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.01 sec.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 748.333 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/indexGeneration.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.03 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/indexGeneration.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish binding indexGeneration.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'writeV2calc' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model writeV2calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model writeV2calc 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:81) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:82) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:83) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.23 sec.
@I [HLS-111]  Elapsed time: 0.28 seconds; current allocated memory: 748.819 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/writeV2calc.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.05 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/writeV2calc.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.03 sec.
@I [HLS-0] Finish scheduling writeV2calc.
@I [HLS-100] Execute       set_default_model writeV2calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model writeV2calc 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=writeV2calc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.02 sec.
@I [HLS-111]  Elapsed time: 0.1 seconds; current allocated memory: 749.307 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/writeV2calc.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.04 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/writeV2calc.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.03 sec.
@I [HLS-0] Finish binding writeV2calc.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'V_read' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model V_read 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model V_read 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.01 sec.
@I [HLS-111]  Elapsed time: 0.09 seconds; current allocated memory: 749.477 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.02 sec.
@I [HLS-0] Finish scheduling V_read.
@I [HLS-100] Execute       set_default_model V_read 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model V_read 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=V_read
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.03 sec.
@I [HLS-111]  Elapsed time: 0.08 seconds; current allocated memory: 749.948 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.04 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.02 sec.
@I [HLS-0] Finish binding V_read.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'calc' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model calc 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 2, Final II: 2, Depth: 37.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.29 sec.
@I [HLS-111]  Elapsed time: 0.36 seconds; current allocated memory: 750.786 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.1 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.06 sec.
@I [HLS-0] Finish scheduling calc.
@I [HLS-100] Execute       set_default_model calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model calc 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=calc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.06 sec.
@I [HLS-111]  Elapsed time: 0.22 seconds; current allocated memory: 751.557 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.15 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.07 sec.
@I [HLS-0] Finish binding calc.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'readCalcData' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model readCalcData 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model readCalcData 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'readCalcData'.
@I [SCHED-61] Pipelining result: Target II: 2, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.05 sec.
@I [HLS-111]  Elapsed time: 0.27 seconds; current allocated memory: 751.691 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readCalcData.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readCalcData.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish scheduling readCalcData.
@I [HLS-100] Execute       set_default_model readCalcData 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model readCalcData 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=readCalcData
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0 sec.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 751.822 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readCalcData.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readCalcData.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish binding readCalcData.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'acc' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model acc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model acc 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 8, Final II: 8, Depth: 30.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.43 sec.
@I [HLS-111]  Elapsed time: 0.46 seconds; current allocated memory: 752.808 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.18 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.14 sec.
@I [HLS-0] Finish scheduling acc.
@I [HLS-100] Execute       set_default_model acc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model acc 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=acc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.05 sec.
@I [HLS-111]  Elapsed time: 0.38 seconds; current allocated memory: 754.281 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.17 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.12 sec.
@I [HLS-0] Finish binding acc.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'getTotalCurrent' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model getTotalCurrent 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model getTotalCurrent 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.02 sec.
@I [HLS-111]  Elapsed time: 0.32 seconds; current allocated memory: 754.619 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getTotalCurrent.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getTotalCurrent.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.02 sec.
@I [HLS-0] Finish scheduling getTotalCurrent.
@I [HLS-100] Execute       set_default_model getTotalCurrent 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model getTotalCurrent 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=getTotalCurrent
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.01 sec.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 754.849 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getTotalCurrent.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.04 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getTotalCurrent.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish binding getTotalCurrent.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'I_calc' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model I_calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model I_calc 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Blocks_Loop'.
@W [SCHED-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
@W [SCHED-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
@W [SCHED-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
@W [SCHED-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
@W [SCHED-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 8, Depth: 18.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.15 sec.
@I [HLS-111]  Elapsed time: 0.2 seconds; current allocated memory: 755.557 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.09 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.05 sec.
@I [HLS-0] Finish scheduling I_calc.
@I [HLS-100] Execute       set_default_model I_calc 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model I_calc 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=I_calc
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.04 sec.
@I [HLS-111]  Elapsed time: 0.2 seconds; current allocated memory: 756.200 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.09 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.05 sec.
@I [HLS-0] Finish binding I_calc.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'execute' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model execute 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model execute 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.02 sec.
@I [HLS-111]  Elapsed time: 0.18 seconds; current allocated memory: 756.473 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.03 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.03 sec.
@I [HLS-0] Finish scheduling execute.
@I [HLS-100] Execute       set_default_model execute 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model execute 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=execute
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.25 sec.
@I [HLS-111]  Elapsed time: 0.32 seconds; current allocated memory: 757.298 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.21 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.03 sec.
@I [HLS-0] Finish binding execute.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'GapJunctionIP' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model GapJunctionIP 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model GapJunctionIP 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.02 sec.
@I [HLS-111]  Elapsed time: 0.26 seconds; current allocated memory: 757.486 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.03 sec.
@I [HLS-0] Finish scheduling GapJunctionIP.
@I [HLS-100] Execute       set_default_model GapJunctionIP 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model GapJunctionIP 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=GapJunctionIP
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.08 sec.
@I [HLS-111]  Elapsed time: 0.14 seconds; current allocated memory: 758.014 MB.
@I [HLS-100] Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.27 sec.
@I [HLS-100] Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.03 sec.
@I [HLS-0] Finish binding GapJunctionIP.
@I [HLS-100] Execute       get_model_list GapJunctionIP -filter all-wo-channel 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Execute       rtl_gen_preprocess execute.entry206 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess execute_Block_codeRe 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess getVoltages 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess getConductances 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess blockControl 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess V_read.entry201214 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess readVoltages 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess indexGeneration 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess writeV2calc 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess V_read 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0.01 sec.
@I [HLS-100] Execute       rtl_gen_preprocess calc 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess readCalcData 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess acc 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess getTotalCurrent 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess I_calc 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess execute 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess GapJunctionIP 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Model list for RTL generation: execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'execute_entry206' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model execute.entry206 -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_entry206.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'execute_entry206'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.02 sec.
@I [HLS-111]  Elapsed time: 0.33 seconds; current allocated memory: 758.248 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl execute.entry206 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/execute_entry206 -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl execute.entry206 -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/execute_entry206 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl execute.entry206 -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/execute_entry206 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info execute.entry206 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_entry206 -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model execute.entry206 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/execute_entry206_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       report -model execute.entry206 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/execute_entry206_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model execute.entry206 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_entry206.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       db_write -model execute.entry206 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_entry206.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'execute_Block_codeRe' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model execute_Block_codeRe -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'execute_Block_codeRe'.
@I [HLS-100] Command       create_rtl_model returned 0; 0 sec.
@I [HLS-111]  Elapsed time: 0.05 seconds; current allocated memory: 758.626 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute       gen_rtl execute_Block_codeRe -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/execute_Block_codeRe -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl execute_Block_codeRe -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/execute_Block_codeRe 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl execute_Block_codeRe -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/execute_Block_codeRe 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info execute_Block_codeRe -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_Block_codeRe -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0 sec.
@I [HLS-100] Execute       report -model execute_Block_codeRe -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/execute_Block_codeRe_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       report -model execute_Block_codeRe -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/execute_Block_codeRe_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model execute_Block_codeRe -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_Block_codeRe.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       db_write -model execute_Block_codeRe -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_Block_codeRe.adb -f 
@I [HLS-100] Command       db_write returned 0; 0 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'getVoltages' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model getVoltages -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getVoltages.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'getVoltages'.
@I [HLS-100] Command       create_rtl_model returned 0; 0 sec.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 758.969 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl getVoltages -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/getVoltages -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl getVoltages -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/getVoltages 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl getVoltages -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/getVoltages 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info getVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getVoltages -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model getVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/getVoltages_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       report -model getVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/getVoltages_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       report -model getVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getVoltages.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -model getVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getVoltages.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.02 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'getConductances' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model getConductances -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getConductances.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'getConductances'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.02 sec.
@I [HLS-111]  Elapsed time: 0.07 seconds; current allocated memory: 759.517 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl getConductances -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/getConductances -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl getConductances -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/getConductances 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl getConductances -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/getConductances 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info getConductances -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getConductances -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model getConductances -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/getConductances_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       report -model getConductances -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/getConductances_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model getConductances -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getConductances.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       db_write -model getConductances -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getConductances.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.03 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'blockControl' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model blockControl -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'blockControl'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.04 sec.
@I [HLS-111]  Elapsed time: 0.12 seconds; current allocated memory: 760.451 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl blockControl -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/blockControl -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl blockControl -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/blockControl 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl blockControl -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/blockControl 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info blockControl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model blockControl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/blockControl_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model blockControl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/blockControl_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model blockControl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.03 sec.
@I [HLS-100] Execute       db_write -model blockControl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.02 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'V_read_entry201214' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model V_read.entry201214 -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read_entry201214.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'V_read_entry201214'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.02 sec.
@I [HLS-111]  Elapsed time: 0.11 seconds; current allocated memory: 761.003 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl V_read.entry201214 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/V_read_entry201214 -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0.01 sec.
@I [HLS-100] Execute       gen_rtl V_read.entry201214 -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/V_read_entry201214 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl V_read.entry201214 -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/V_read_entry201214 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info V_read.entry201214 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read_entry201214 -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0 sec.
@I [HLS-100] Execute       report -model V_read.entry201214 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/V_read_entry201214_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model V_read.entry201214 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/V_read_entry201214_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       report -model V_read.entry201214 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read_entry201214.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.03 sec.
@I [HLS-100] Execute       db_write -model V_read.entry201214 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read_entry201214.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.02 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'readVoltages' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model readVoltages -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readVoltages.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'readVoltages'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.01 sec.
@I [HLS-111]  Elapsed time: 0.09 seconds; current allocated memory: 761.628 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl readVoltages -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/readVoltages -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl readVoltages -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/readVoltages 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl readVoltages -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/readVoltages 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info readVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readVoltages -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model readVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/readVoltages_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model readVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/readVoltages_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       report -model readVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readVoltages.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.04 sec.
@I [HLS-100] Execute       db_write -model readVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readVoltages.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.02 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'indexGeneration' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model indexGeneration -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/indexGeneration.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'indexGeneration'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.02 sec.
@I [HLS-111]  Elapsed time: 0.11 seconds; current allocated memory: 762.445 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl indexGeneration -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/indexGeneration -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl indexGeneration -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/indexGeneration 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl indexGeneration -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/indexGeneration 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info indexGeneration -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/indexGeneration -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0 sec.
@I [HLS-100] Execute       report -model indexGeneration -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/indexGeneration_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model indexGeneration -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/indexGeneration_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model indexGeneration -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/indexGeneration.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.05 sec.
@I [HLS-100] Execute       db_write -model indexGeneration -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/indexGeneration.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.03 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'writeV2calc' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model writeV2calc -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/writeV2calc.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'writeV2calc'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.03 sec.
@I [HLS-111]  Elapsed time: 0.15 seconds; current allocated memory: 763.766 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl writeV2calc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/writeV2calc -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl writeV2calc -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/writeV2calc 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl writeV2calc -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/writeV2calc 
@I [HLS-100] Command       gen_rtl returned 0; 0.01 sec.
@I [HLS-100] Execute       gen_tb_info writeV2calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/writeV2calc -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0 sec.
@I [HLS-100] Execute       report -model writeV2calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/writeV2calc_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       report -model writeV2calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/writeV2calc_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model writeV2calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/writeV2calc.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.07 sec.
@I [HLS-100] Execute       db_write -model writeV2calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/writeV2calc.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.05 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'V_read' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model V_read -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.compgen.tcl 
@I [SYN-210] Renamed object name 'V_read_voltagesBackup' to 'V_read_voltagesBabkb' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_simConfig_rowBegin_V_3' to 'V_read_simConfig_cud' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_simConfig_rowEnd_V_c' to 'V_read_simConfig_dEe' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_simConfig_rowsToSimu' to 'V_read_simConfig_eOg' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_simConfig_BLOCK_NUMB_6' to 'V_read_simConfig_fYi' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_simConfig_BLOCK_NUMB' to 'V_read_simConfig_g8j' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_V_SIZE_channel_i' to 'V_read_V_SIZE_chahbi' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_Vi_idx_V_data_V_0' to 'V_read_Vi_idx_V_dibs' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_Vi_idx_V_data_V_1' to 'V_read_Vi_idx_V_djbC' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_Vi_idx_V_data_V_2' to 'V_read_Vi_idx_V_dkbM' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_Vi_idx_V_data_V_3' to 'V_read_Vi_idx_V_dlbW' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_Vj_idx_V_data_V_0' to 'V_read_Vj_idx_V_dmb6' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_Vj_idx_V_data_V_1' to 'V_read_Vj_idx_V_dncg' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_Vj_idx_V_data_V_2' to 'V_read_Vj_idx_V_docq' due to the length limit 20
@I [SYN-210] Renamed object name 'V_read_Vj_idx_V_data_V_3' to 'V_read_Vj_idx_V_dpcA' due to the length limit 20
@I [SYN-210] Renamed object name 'start_for_indexGeneration_U0' to 'start_for_indexGeqcK' due to the length limit 20
@I [RTGEN-100] Finished creating RTL model for 'V_read'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.05 sec.
@I [HLS-111]  Elapsed time: 0.24 seconds; current allocated memory: 766.022 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl V_read -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/V_read -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl V_read -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/V_read 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl V_read -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/V_read 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info V_read -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.04 sec.
@I [HLS-100] Execute       report -model V_read -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/V_read_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.05 sec.
@I [HLS-100] Execute       report -model V_read -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/V_read_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.03 sec.
@I [HLS-100] Execute       report -model V_read -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.09 sec.
@I [HLS-100] Execute       db_write -model V_read -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.06 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'calc' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model calc -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.compgen.tcl 
@I [SYN-210] Renamed object name 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp' to 'GapJunctionIP_fsurcU' due to the length limit 20
@I [SYN-210] Renamed object name 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp' to 'GapJunctionIP_fmusc4' due to the length limit 20
@I [SYN-210] Renamed object name 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp' to 'GapJunctionIP_fextde' due to the length limit 20
@I [SYN-210] Renamed object name 'GapJunctionIP_mul_27ns_29ns_56_7' to 'GapJunctionIP_muludo' due to the length limit 20
@I [RTGEN-100] Generating core module 'GapJunctionIP_fextde': 2 instance(s).
@I [RTGEN-100] Generating core module 'GapJunctionIP_fmusc4': 6 instance(s).
@I [RTGEN-100] Generating core module 'GapJunctionIP_fsurcU': 2 instance(s).
@I [RTGEN-100] Generating core module 'GapJunctionIP_muludo': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'calc'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.05 sec.
@I [HLS-111]  Elapsed time: 0.34 seconds; current allocated memory: 767.775 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl calc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/calc -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl calc -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/calc 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl calc -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/calc 
@I [HLS-100] Command       gen_rtl returned 0; 0.01 sec.
@I [HLS-100] Execute       gen_tb_info calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.02 sec.
@I [HLS-100] Execute       report -model calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/calc_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.03 sec.
@I [HLS-100] Execute       report -model calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/calc_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.03 sec.
@I [HLS-100] Execute       report -model calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.14 sec.
@I [HLS-100] Execute       db_write -model calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.07 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'readCalcData' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model readCalcData -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readCalcData.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'readCalcData'.
@I [HLS-100] Command       create_rtl_model returned 0; 0 sec.
@I [HLS-111]  Elapsed time: 0.32 seconds; current allocated memory: 769.415 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl readCalcData -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/readCalcData -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl readCalcData -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/readCalcData 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl readCalcData -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/readCalcData 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info readCalcData -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readCalcData -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0 sec.
@I [HLS-100] Execute       report -model readCalcData -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/readCalcData_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model readCalcData -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/readCalcData_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       report -model readCalcData -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readCalcData.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       db_write -model readCalcData -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readCalcData.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'acc' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model acc -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.compgen.tcl 
@I [SYN-210] Renamed object name 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp' to 'GapJunctionIP_fadvdy' due to the length limit 20
@W [RTGEN-101] RTL name 'GapJunctionIP_fmusc4' is changed to 'GapJunctionIP_fmusc4_x' due to conflict.
@I [SYN-210] Renamed object name 'GapJunctionIP_mul_27ns_27ns_54_7' to 'GapJunctionIP_mulwdI' due to the length limit 20
@I [RTGEN-100] Generating core module 'GapJunctionIP_fadvdy': 3 instance(s).
@I [RTGEN-100] Generating core module 'GapJunctionIP_fmusc4': 4 instance(s).
@I [RTGEN-100] Generating core module 'GapJunctionIP_mulwdI': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'acc'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.24 sec.
@I [HLS-111]  Elapsed time: 0.27 seconds; current allocated memory: 771.053 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute       gen_rtl acc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/acc -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl acc -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/acc 
@I [HLS-100] Command       gen_rtl returned 0; 0.01 sec.
@I [HLS-100] Execute       gen_rtl acc -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/acc 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info acc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.02 sec.
@I [HLS-100] Execute       report -model acc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/acc_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.03 sec.
@I [HLS-100] Execute       report -model acc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/acc_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.03 sec.
@I [HLS-100] Execute       report -model acc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.19 sec.
@I [HLS-100] Execute       db_write -model acc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.13 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'getTotalCurrent' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model getTotalCurrent -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
@I [SYN-210] Renamed object name 'GapJunctionIP_fptrunc_64ns_32_2' to 'GapJunctionIP_fptxdS' due to the length limit 20
@I [SYN-210] Renamed object name 'GapJunctionIP_fpext_32ns_64_1' to 'GapJunctionIP_fpeyd2' due to the length limit 20
@I [SYN-210] Renamed object name 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp' to 'GapJunctionIP_dadzec' due to the length limit 20
@I [SYN-210] Renamed object name 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp' to 'GapJunctionIP_dmuAem' due to the length limit 20
@I [RTGEN-100] Generating core module 'GapJunctionIP_dadzec': 1 instance(s).
@I [RTGEN-100] Generating core module 'GapJunctionIP_dmuAem': 2 instance(s).
@I [RTGEN-100] Generating core module 'GapJunctionIP_fpeyd2': 2 instance(s).
@I [RTGEN-100] Generating core module 'GapJunctionIP_fptxdS': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'getTotalCurrent'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.01 sec.
@I [HLS-111]  Elapsed time: 0.46 seconds; current allocated memory: 773.877 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl getTotalCurrent -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/getTotalCurrent -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl getTotalCurrent -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/getTotalCurrent 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl getTotalCurrent -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/getTotalCurrent 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info getTotalCurrent -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getTotalCurrent -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model getTotalCurrent -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/getTotalCurrent_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model getTotalCurrent -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/getTotalCurrent_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model getTotalCurrent -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getTotalCurrent.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.05 sec.
@I [HLS-100] Execute       db_write -model getTotalCurrent -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getTotalCurrent.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.02 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'I_calc' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model I_calc -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.compgen.tcl 
@W [RTGEN-101] RTL name 'GapJunctionIP_fadvdy' is changed to 'GapJunctionIP_fadvdy_x' due to conflict.
@I [RTGEN-100] Generating core module 'GapJunctionIP_fadvdy': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'I_calc'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.03 sec.
@I [HLS-111]  Elapsed time: 0.14 seconds; current allocated memory: 775.137 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl I_calc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/I_calc -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl I_calc -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/I_calc 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl I_calc -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/I_calc 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info I_calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.02 sec.
@I [HLS-100] Execute       report -model I_calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/I_calc_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       report -model I_calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/I_calc_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model I_calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.14 sec.
@I [HLS-100] Execute       db_write -model I_calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.11 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'execute' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model execute -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute.compgen.tcl 
@I [SYN-210] Renamed object name 'execute_simConfig_rowBegin_V_1' to 'execute_simConfigBew' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_simConfig_rowEnd_V_c' to 'execute_simConfigCeG' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_simConfig_rowsToSimu_6' to 'execute_simConfigDeQ' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_simConfig_BLOCK_NUMB_5' to 'execute_simConfigEe0' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_size_channel' to 'execute_size_chanFfa' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_size_channel15' to 'execute_size_chanGfk' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_size_assign_channel' to 'execute_size_assiHfu' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_simConfig_rowsToSimu_5' to 'execute_simConfigIfE' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_simConfig_BLOCK_NUMB_4' to 'execute_simConfigJfO' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_V_data_V_data_0' to 'execute_V_data_V_KfY' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_V_data_V_data_1' to 'execute_V_data_V_Lf8' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_V_data_V_data_2' to 'execute_V_data_V_Mgi' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_V_data_V_data_3' to 'execute_V_data_V_Ngs' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_C_data_V_data_0' to 'execute_C_data_V_OgC' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_C_data_V_data_1' to 'execute_C_data_V_PgM' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_C_data_V_data_2' to 'execute_C_data_V_QgW' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_C_data_V_data_3' to 'execute_C_data_V_Rg6' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_simConfig_rowsToSimu_4' to 'execute_simConfigShg' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_simConfig_BLOCK_NUMB_3' to 'execute_simConfigThq' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_fixedData_V_data' to 'execute_fixedDataUhA' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_fixedData_V_tlast_V' to 'execute_fixedDataVhK' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_processedData_V_data' to 'execute_processedWhU' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_processedData_V_data_1' to 'execute_processedXh4' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_processedData_V_data_2' to 'execute_processedYie' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_processedData_V_data_3' to 'execute_processedZio' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_simConfig_rowsToSimu_3' to 'execute_simConfig0iy' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_simConfig_BLOCK_NUMB_2' to 'execute_simConfig1iI' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_simConfig_rowsToSimu_2' to 'execute_simConfig2iS' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_simConfig_BLOCK_NUMB_1' to 'execute_simConfig3i2' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_F_acc_V_data_0' to 'execute_F_acc_V_d4jc' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_F_acc_V_data_1' to 'execute_F_acc_V_d5jm' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_F_acc_V_data_2' to 'execute_F_acc_V_d6jw' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_F_acc_V_data_3' to 'execute_F_acc_V_d7jG' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_V_acc_V_data_0' to 'execute_V_acc_V_d8jQ' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_V_acc_V_data_1' to 'execute_V_acc_V_d9j0' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_V_acc_V_data_2' to 'execute_V_acc_V_dbak' due to the length limit 20
@I [SYN-210] Renamed object name 'execute_V_acc_V_data_3' to 'execute_V_acc_V_dbbk' due to the length limit 20
@I [SYN-210] Renamed object name 'start_for_execute_Block_codeRe_U0' to 'start_for_executebck' due to the length limit 20
@I [RTGEN-100] Finished creating RTL model for 'execute'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.1 sec.
@I [HLS-111]  Elapsed time: 0.46 seconds; current allocated memory: 778.858 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl execute -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/execute -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl execute -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/execute 
@I [HLS-100] Command       gen_rtl returned 0; 0.01 sec.
@I [HLS-100] Execute       gen_rtl execute -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/execute 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info execute -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.11 sec.
@I [HLS-100] Execute       report -model execute -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/execute_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.1 sec.
@I [HLS-100] Execute       report -model execute -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/execute_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.1 sec.
@I [HLS-100] Execute       report -model execute -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.4 sec.
@I [HLS-100] Execute       db_write -model execute -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.16 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'GapJunctionIP' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model GapJunctionIP -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
@I [RTGEN-500] Setting interface mode on port 'GapJunctionIP/input_V_data' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'GapJunctionIP/output_V_data' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'GapJunctionIP/output_V_tlast_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'GapJunctionIP/size' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'GapJunctionIP/FirstRow' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'GapJunctionIP/LastRow' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on function 'GapJunctionIP' to 's_axilite & ap_ctrl_hs' (register).
@I [RTGEN-100] Bundling port 'return', 'size', 'FirstRow' and 'LastRow' to AXI-Lite port AXILiteS.
@I [RTGEN-100] Finished creating RTL model for 'GapJunctionIP'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.07 sec.
@I [HLS-111]  Elapsed time: 0.97 seconds; current allocated memory: 781.385 MB.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl GapJunctionIP -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/systemc/GapJunctionIP -synmodules execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0.01 sec.
@I [HLS-100] Execute       gen_rtl GapJunctionIP -istop -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/vhdl/GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0.02 sec.
@I [HLS-100] Execute       gen_rtl GapJunctionIP -istop -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/verilog/GapJunctionIP 
@I [HLS-100] Command       gen_rtl returned 0; 0.01 sec.
@I [HLS-100] Execute       export_constraint_db -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.constraint.tcl -f -tool general 
@I [HLS-100] Command       export_constraint_db returned 0; 0 sec.
@I [HLS-100] Execute       report -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.design.xml -verbose -f -dv 
@I [HLS-100] Command       report returned 0; 0.46 sec.
@I [HLS-100] Execute       report -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.sdaccel.xml -verbose -f -sdaccel 
@I [HLS-100] Command       report returned 0; 0.03 sec.
@I [HLS-100] Execute       gen_tb_info GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0 sec.
@I [HLS-100] Execute       report -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/GapJunctionIP_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.02 sec.
@I [HLS-100] Execute       report -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/syn/report/GapJunctionIP_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       report -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.24 sec.
@I [HLS-100] Execute       db_write -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.04 sec.
@I [HLS-100] Execute       sc_get_clocks GapJunctionIP 
@I [HLS-100] Command       sc_get_clocks returned 0; 0 sec.
@I [HLS-100] Execute       sc_get_portdomain GapJunctionIP 
@I [HLS-100] Command       sc_get_portdomain returned 0; 0 sec.
@I [HLS-0] Model list for RTL component generation: execute.entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
@I [HLS-0] Handling components in module [execute_entry206] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_entry206.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [execute_Block_codeRe] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [getVoltages] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getVoltages.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [getConductances] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getConductances.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [blockControl] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [V_read_entry201214] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read_entry201214.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [readVoltages] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readVoltages.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [indexGeneration] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/indexGeneration.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [writeV2calc] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/writeV2calc.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [V_read] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.compgen.tcl 
@I [HLS-0] Found component V_read_simConfig_cud.
@I [HLS-0] Append model V_read_simConfig_cud
@I [HLS-0] Found component V_read_simConfig_dEe.
@I [HLS-0] Append model V_read_simConfig_dEe
@I [HLS-0] Found component V_read_simConfig_eOg.
@I [HLS-0] Append model V_read_simConfig_eOg
@I [HLS-0] Found component V_read_simConfig_fYi.
@I [HLS-0] Append model V_read_simConfig_fYi
@I [HLS-0] Found component V_read_simConfig_g8j.
@I [HLS-0] Append model V_read_simConfig_g8j
@I [HLS-0] Found component V_read_V_SIZE_chahbi.
@I [HLS-0] Append model V_read_V_SIZE_chahbi
@I [HLS-0] Found component V_read_Vi_idx_V_dibs.
@I [HLS-0] Append model V_read_Vi_idx_V_dibs
@I [HLS-0] Found component V_read_Vi_idx_V_djbC.
@I [HLS-0] Append model V_read_Vi_idx_V_djbC
@I [HLS-0] Found component V_read_Vi_idx_V_dkbM.
@I [HLS-0] Append model V_read_Vi_idx_V_dkbM
@I [HLS-0] Found component V_read_Vi_idx_V_dlbW.
@I [HLS-0] Append model V_read_Vi_idx_V_dlbW
@I [HLS-0] Found component V_read_Vj_idx_V_dmb6.
@I [HLS-0] Append model V_read_Vj_idx_V_dmb6
@I [HLS-0] Found component V_read_Vj_idx_V_dncg.
@I [HLS-0] Append model V_read_Vj_idx_V_dncg
@I [HLS-0] Found component V_read_Vj_idx_V_docq.
@I [HLS-0] Append model V_read_Vj_idx_V_docq
@I [HLS-0] Found component V_read_Vj_idx_V_dpcA.
@I [HLS-0] Append model V_read_Vj_idx_V_dpcA
@I [HLS-0] Found component start_for_indexGeqcK.
@I [HLS-0] Append model start_for_indexGeqcK
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [calc] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.compgen.tcl 
@I [HLS-0] Found component GapJunctionIP_fsurcU.
@I [HLS-0] Append model GapJunctionIP_fsurcU
@I [HLS-0] Found component GapJunctionIP_fmusc4.
@I [HLS-0] Append model GapJunctionIP_fmusc4
@I [HLS-0] Found component GapJunctionIP_fextde.
@I [HLS-0] Append model GapJunctionIP_fextde
@I [HLS-0] Found component GapJunctionIP_muludo.
@I [HLS-0] Append model GapJunctionIP_muludo
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [readCalcData] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readCalcData.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [acc] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.compgen.tcl 
@I [HLS-0] Found component GapJunctionIP_fadvdy.
@I [HLS-0] Append model GapJunctionIP_fadvdy
@I [HLS-0] Found component GapJunctionIP_mulwdI.
@I [HLS-0] Append model GapJunctionIP_mulwdI
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [getTotalCurrent] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
@I [HLS-0] Found component GapJunctionIP_fptxdS.
@I [HLS-0] Append model GapJunctionIP_fptxdS
@I [HLS-0] Found component GapJunctionIP_fpeyd2.
@I [HLS-0] Append model GapJunctionIP_fpeyd2
@I [HLS-0] Found component GapJunctionIP_dadzec.
@I [HLS-0] Append model GapJunctionIP_dadzec
@I [HLS-0] Found component GapJunctionIP_dmuAem.
@I [HLS-0] Append model GapJunctionIP_dmuAem
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [I_calc] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.compgen.tcl 
@I [HLS-0] Found component I_calc_F_temp_data.
@I [HLS-0] Append model I_calc_F_temp_data
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [execute] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute.compgen.tcl 
@I [HLS-0] Found component execute_simConfigBew.
@I [HLS-0] Append model execute_simConfigBew
@I [HLS-0] Found component execute_simConfigCeG.
@I [HLS-0] Append model execute_simConfigCeG
@I [HLS-0] Found component execute_simConfigDeQ.
@I [HLS-0] Append model execute_simConfigDeQ
@I [HLS-0] Found component execute_simConfigEe0.
@I [HLS-0] Append model execute_simConfigEe0
@I [HLS-0] Found component execute_size_chanFfa.
@I [HLS-0] Append model execute_size_chanFfa
@I [HLS-0] Found component execute_size_chanGfk.
@I [HLS-0] Append model execute_size_chanGfk
@I [HLS-0] Found component execute_size_assiHfu.
@I [HLS-0] Append model execute_size_assiHfu
@I [HLS-0] Found component execute_simConfigIfE.
@I [HLS-0] Append model execute_simConfigIfE
@I [HLS-0] Found component execute_simConfigJfO.
@I [HLS-0] Append model execute_simConfigJfO
@I [HLS-0] Found component execute_V_data_V_KfY.
@I [HLS-0] Append model execute_V_data_V_KfY
@I [HLS-0] Found component execute_V_data_V_Lf8.
@I [HLS-0] Append model execute_V_data_V_Lf8
@I [HLS-0] Found component execute_V_data_V_Mgi.
@I [HLS-0] Append model execute_V_data_V_Mgi
@I [HLS-0] Found component execute_V_data_V_Ngs.
@I [HLS-0] Append model execute_V_data_V_Ngs
@I [HLS-0] Found component execute_C_data_V_OgC.
@I [HLS-0] Append model execute_C_data_V_OgC
@I [HLS-0] Found component execute_C_data_V_PgM.
@I [HLS-0] Append model execute_C_data_V_PgM
@I [HLS-0] Found component execute_C_data_V_QgW.
@I [HLS-0] Append model execute_C_data_V_QgW
@I [HLS-0] Found component execute_C_data_V_Rg6.
@I [HLS-0] Append model execute_C_data_V_Rg6
@I [HLS-0] Found component execute_simConfigShg.
@I [HLS-0] Append model execute_simConfigShg
@I [HLS-0] Found component execute_simConfigThq.
@I [HLS-0] Append model execute_simConfigThq
@I [HLS-0] Found component execute_fixedDataUhA.
@I [HLS-0] Append model execute_fixedDataUhA
@I [HLS-0] Found component execute_fixedDataVhK.
@I [HLS-0] Append model execute_fixedDataVhK
@I [HLS-0] Found component execute_processedWhU.
@I [HLS-0] Append model execute_processedWhU
@I [HLS-0] Found component execute_processedXh4.
@I [HLS-0] Append model execute_processedXh4
@I [HLS-0] Found component execute_processedYie.
@I [HLS-0] Append model execute_processedYie
@I [HLS-0] Found component execute_processedZio.
@I [HLS-0] Append model execute_processedZio
@I [HLS-0] Found component execute_simConfig0iy.
@I [HLS-0] Append model execute_simConfig0iy
@I [HLS-0] Found component execute_simConfig1iI.
@I [HLS-0] Append model execute_simConfig1iI
@I [HLS-0] Found component execute_V_V_data_0.
@I [HLS-0] Append model execute_V_V_data_0
@I [HLS-0] Found component execute_V_V_data_1.
@I [HLS-0] Append model execute_V_V_data_1
@I [HLS-0] Found component execute_V_V_data_2.
@I [HLS-0] Append model execute_V_V_data_2
@I [HLS-0] Found component execute_V_V_data_3.
@I [HLS-0] Append model execute_V_V_data_3
@I [HLS-0] Found component execute_F_V_data_0.
@I [HLS-0] Append model execute_F_V_data_0
@I [HLS-0] Found component execute_F_V_data_1.
@I [HLS-0] Append model execute_F_V_data_1
@I [HLS-0] Found component execute_F_V_data_2.
@I [HLS-0] Append model execute_F_V_data_2
@I [HLS-0] Found component execute_F_V_data_3.
@I [HLS-0] Append model execute_F_V_data_3
@I [HLS-0] Found component execute_simConfig2iS.
@I [HLS-0] Append model execute_simConfig2iS
@I [HLS-0] Found component execute_simConfig3i2.
@I [HLS-0] Append model execute_simConfig3i2
@I [HLS-0] Found component execute_F_acc_V_d4jc.
@I [HLS-0] Append model execute_F_acc_V_d4jc
@I [HLS-0] Found component execute_F_acc_V_d5jm.
@I [HLS-0] Append model execute_F_acc_V_d5jm
@I [HLS-0] Found component execute_F_acc_V_d6jw.
@I [HLS-0] Append model execute_F_acc_V_d6jw
@I [HLS-0] Found component execute_F_acc_V_d7jG.
@I [HLS-0] Append model execute_F_acc_V_d7jG
@I [HLS-0] Found component execute_V_acc_V_d8jQ.
@I [HLS-0] Append model execute_V_acc_V_d8jQ
@I [HLS-0] Found component execute_V_acc_V_d9j0.
@I [HLS-0] Append model execute_V_acc_V_d9j0
@I [HLS-0] Found component execute_V_acc_V_dbak.
@I [HLS-0] Append model execute_V_acc_V_dbak
@I [HLS-0] Found component execute_V_acc_V_dbbk.
@I [HLS-0] Append model execute_V_acc_V_dbbk
@I [HLS-0] Found component start_for_executebck.
@I [HLS-0] Append model start_for_executebck
@I [HLS-0] Found component start_for_acc_U0.
@I [HLS-0] Append model start_for_acc_U0
@I [HLS-0] Found component start_for_calc_U0.
@I [HLS-0] Append model start_for_calc_U0
@I [HLS-0] Found component start_for_I_calc_U0.
@I [HLS-0] Append model start_for_I_calc_U0
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Handling components in module [GapJunctionIP] ... 
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
@I [HLS-0] Found component GapJunctionIP_AXILiteS_s_axi.
@I [HLS-0] Append model GapJunctionIP_AXILiteS_s_axi
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Append model execute_entry206
@I [HLS-0] Append model execute_Block_codeRe
@I [HLS-0] Append model getVoltages
@I [HLS-0] Append model getConductances
@I [HLS-0] Append model blockControl
@I [HLS-0] Append model V_read_entry201214
@I [HLS-0] Append model readVoltages
@I [HLS-0] Append model indexGeneration
@I [HLS-0] Append model writeV2calc
@I [HLS-0] Append model V_read
@I [HLS-0] Append model calc
@I [HLS-0] Append model readCalcData
@I [HLS-0] Append model acc
@I [HLS-0] Append model getTotalCurrent
@I [HLS-0] Append model I_calc
@I [HLS-0] Append model execute
@I [HLS-0] Append model GapJunctionIP
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: V_read_simConfig_cud V_read_simConfig_dEe V_read_simConfig_eOg V_read_simConfig_fYi V_read_simConfig_g8j V_read_V_SIZE_chahbi V_read_Vi_idx_V_dibs V_read_Vi_idx_V_djbC V_read_Vi_idx_V_dkbM V_read_Vi_idx_V_dlbW V_read_Vj_idx_V_dmb6 V_read_Vj_idx_V_dncg V_read_Vj_idx_V_docq V_read_Vj_idx_V_dpcA start_for_indexGeqcK GapJunctionIP_fsurcU GapJunctionIP_fmusc4 GapJunctionIP_fextde GapJunctionIP_muludo GapJunctionIP_fadvdy GapJunctionIP_mulwdI GapJunctionIP_fptxdS GapJunctionIP_fpeyd2 GapJunctionIP_dadzec GapJunctionIP_dmuAem I_calc_F_temp_data execute_simConfigBew execute_simConfigCeG execute_simConfigDeQ execute_simConfigEe0 execute_size_chanFfa execute_size_chanGfk execute_size_assiHfu execute_simConfigIfE execute_simConfigJfO execute_V_data_V_KfY execute_V_data_V_Lf8 execute_V_data_V_Mgi execute_V_data_V_Ngs execute_C_data_V_OgC execute_C_data_V_PgM execute_C_data_V_QgW execute_C_data_V_Rg6 execute_simConfigShg execute_simConfigThq execute_fixedDataUhA execute_fixedDataVhK execute_processedWhU execute_processedXh4 execute_processedYie execute_processedZio execute_simConfig0iy execute_simConfig1iI execute_V_V_data_0 execute_V_V_data_1 execute_V_V_data_2 execute_V_V_data_3 execute_F_V_data_0 execute_F_V_data_1 execute_F_V_data_2 execute_F_V_data_3 execute_simConfig2iS execute_simConfig3i2 execute_F_acc_V_d4jc execute_F_acc_V_d5jm execute_F_acc_V_d6jw execute_F_acc_V_d7jG execute_V_acc_V_d8jQ execute_V_acc_V_d9j0 execute_V_acc_V_dbak execute_V_acc_V_dbbk start_for_executebck start_for_acc_U0 start_for_calc_U0 start_for_I_calc_U0 GapJunctionIP_AXILiteS_s_axi execute_entry206 execute_Block_codeRe getVoltages getConductances blockControl V_read_entry201214 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
@I [HLS-0] To file: write model V_read_simConfig_cud
@I [HLS-0] To file: write model V_read_simConfig_dEe
@I [HLS-0] To file: write model V_read_simConfig_eOg
@I [HLS-0] To file: write model V_read_simConfig_fYi
@I [HLS-0] To file: write model V_read_simConfig_g8j
@I [HLS-0] To file: write model V_read_V_SIZE_chahbi
@I [HLS-0] To file: write model V_read_Vi_idx_V_dibs
@I [HLS-0] To file: write model V_read_Vi_idx_V_djbC
@I [HLS-0] To file: write model V_read_Vi_idx_V_dkbM
@I [HLS-0] To file: write model V_read_Vi_idx_V_dlbW
@I [HLS-0] To file: write model V_read_Vj_idx_V_dmb6
@I [HLS-0] To file: write model V_read_Vj_idx_V_dncg
@I [HLS-0] To file: write model V_read_Vj_idx_V_docq
@I [HLS-0] To file: write model V_read_Vj_idx_V_dpcA
@I [HLS-0] To file: write model start_for_indexGeqcK
@I [HLS-0] To file: write model GapJunctionIP_fsurcU
@I [HLS-0] To file: write model GapJunctionIP_fmusc4
@I [HLS-0] To file: write model GapJunctionIP_fextde
@I [HLS-0] To file: write model GapJunctionIP_muludo
@I [HLS-0] To file: write model GapJunctionIP_fadvdy
@I [HLS-0] To file: write model GapJunctionIP_mulwdI
@I [HLS-0] To file: write model GapJunctionIP_fptxdS
@I [HLS-0] To file: write model GapJunctionIP_fpeyd2
@I [HLS-0] To file: write model GapJunctionIP_dadzec
@I [HLS-0] To file: write model GapJunctionIP_dmuAem
@I [HLS-0] To file: write model I_calc_F_temp_data
@I [HLS-0] To file: write model execute_simConfigBew
@I [HLS-0] To file: write model execute_simConfigCeG
@I [HLS-0] To file: write model execute_simConfigDeQ
@I [HLS-0] To file: write model execute_simConfigEe0
@I [HLS-0] To file: write model execute_size_chanFfa
@I [HLS-0] To file: write model execute_size_chanGfk
@I [HLS-0] To file: write model execute_size_assiHfu
@I [HLS-0] To file: write model execute_simConfigIfE
@I [HLS-0] To file: write model execute_simConfigJfO
@I [HLS-0] To file: write model execute_V_data_V_KfY
@I [HLS-0] To file: write model execute_V_data_V_Lf8
@I [HLS-0] To file: write model execute_V_data_V_Mgi
@I [HLS-0] To file: write model execute_V_data_V_Ngs
@I [HLS-0] To file: write model execute_C_data_V_OgC
@I [HLS-0] To file: write model execute_C_data_V_PgM
@I [HLS-0] To file: write model execute_C_data_V_QgW
@I [HLS-0] To file: write model execute_C_data_V_Rg6
@I [HLS-0] To file: write model execute_simConfigShg
@I [HLS-0] To file: write model execute_simConfigThq
@I [HLS-0] To file: write model execute_fixedDataUhA
@I [HLS-0] To file: write model execute_fixedDataVhK
@I [HLS-0] To file: write model execute_processedWhU
@I [HLS-0] To file: write model execute_processedXh4
@I [HLS-0] To file: write model execute_processedYie
@I [HLS-0] To file: write model execute_processedZio
@I [HLS-0] To file: write model execute_simConfig0iy
@I [HLS-0] To file: write model execute_simConfig1iI
@I [HLS-0] To file: write model execute_V_V_data_0
@I [HLS-0] To file: write model execute_V_V_data_1
@I [HLS-0] To file: write model execute_V_V_data_2
@I [HLS-0] To file: write model execute_V_V_data_3
@I [HLS-0] To file: write model execute_F_V_data_0
@I [HLS-0] To file: write model execute_F_V_data_1
@I [HLS-0] To file: write model execute_F_V_data_2
@I [HLS-0] To file: write model execute_F_V_data_3
@I [HLS-0] To file: write model execute_simConfig2iS
@I [HLS-0] To file: write model execute_simConfig3i2
@I [HLS-0] To file: write model execute_F_acc_V_d4jc
@I [HLS-0] To file: write model execute_F_acc_V_d5jm
@I [HLS-0] To file: write model execute_F_acc_V_d6jw
@I [HLS-0] To file: write model execute_F_acc_V_d7jG
@I [HLS-0] To file: write model execute_V_acc_V_d8jQ
@I [HLS-0] To file: write model execute_V_acc_V_d9j0
@I [HLS-0] To file: write model execute_V_acc_V_dbak
@I [HLS-0] To file: write model execute_V_acc_V_dbbk
@I [HLS-0] To file: write model start_for_executebck
@I [HLS-0] To file: write model start_for_acc_U0
@I [HLS-0] To file: write model start_for_calc_U0
@I [HLS-0] To file: write model start_for_I_calc_U0
@I [HLS-0] To file: write model GapJunctionIP_AXILiteS_s_axi
@I [HLS-0] To file: write model execute_entry206
@I [HLS-0] To file: write model execute_Block_codeRe
@I [HLS-0] To file: write model getVoltages
@I [HLS-0] To file: write model getConductances
@I [HLS-0] To file: write model blockControl
@I [HLS-0] To file: write model V_read_entry201214
@I [HLS-0] To file: write model readVoltages
@I [HLS-0] To file: write model indexGeneration
@I [HLS-0] To file: write model writeV2calc
@I [HLS-0] To file: write model V_read
@I [HLS-0] To file: write model calc
@I [HLS-0] To file: write model readCalcData
@I [HLS-0] To file: write model acc
@I [HLS-0] To file: write model getTotalCurrent
@I [HLS-0] To file: write model I_calc
@I [HLS-0] To file: write model execute
@I [HLS-0] To file: write model GapJunctionIP
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Execute       export_ssdm /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/a.export.ll 
@I [HLS-100] Command       export_ssdm returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/generic/autopilot/common.gen 
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/generic/autopilot/APCoreGen.gen 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/generic/autopilot/op.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/generic/autopilot/op_simcore.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/generic/autopilot/interface.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq.gen 
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/virtex.gen 
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.gen 
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/nativeAXI4.gen 
@I [HLS-100] Execute               source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.gen 
@I [HLS-100] Command               ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute               source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.gen 
@I [HLS-100] Command               ap_source returned 0; 0 sec.
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/ip/util.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.gen 
@I [HLS-100] Command             ap_source returned 0; 0.07 sec.
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0.1 sec.
@I [HLS-100] Execute           source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.11 sec.
@I [HLS-100] Command       ap_source returned 0; 0.11 sec.
@I [HLS-100] Execute       source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
@I [HLS-100] Execute         source /opt/vivado/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_entry206.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getVoltages.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getConductances.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/blockControl.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read_entry201214.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readVoltages.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/indexGeneration.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/writeV2calc.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/V_read.compgen.tcl 
@I [RTMG-278] Implementing memory 'V_read_voltagesBabkb_memcore_ram' using block RAMs.
@I [RTMG-285] Implementing FIFO 'V_read_simConfig_eOg' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'V_read_simConfig_fYi' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'V_read_Vi_idx_V_dibs' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'V_read_Vi_idx_V_djbC' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'V_read_Vi_idx_V_dkbM' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'V_read_Vi_idx_V_dlbW' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'V_read_Vj_idx_V_dmb6' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'V_read_Vj_idx_V_dncg' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'V_read_Vj_idx_V_docq' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'V_read_Vj_idx_V_dpcA' using Block RAMs.
@I [HLS-100] Command       ap_source returned 0; 0.1 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/calc.compgen.tcl 
@I [RTMG-282] Generating pipelined core: 'GapJunctionIP_muludo_MulnS_0'
@I [HLS-100] Command       ap_source returned 0; 0.04 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/readCalcData.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/acc.compgen.tcl 
@I [RTMG-282] Generating pipelined core: 'GapJunctionIP_mulwdI_MulnS_1'
@I [HLS-100] Command       ap_source returned 0; 0.02 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.04 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/I_calc.compgen.tcl 
@I [RTMG-278] Implementing memory 'I_calc_F_temp_data_ram' using block RAMs.
@I [HLS-100] Command       ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/execute.compgen.tcl 
@I [RTMG-285] Implementing FIFO 'execute_simConfigBew' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_simConfigCeG' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_size_assiHfu' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_data_V_KfY' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_data_V_Lf8' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_data_V_Mgi' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_data_V_Ngs' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_C_data_V_OgC' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_C_data_V_PgM' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_C_data_V_QgW' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_C_data_V_Rg6' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_fixedDataUhA' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_fixedDataVhK' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_processedWhU' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_processedXh4' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_processedYie' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_processedZio' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_V_data_0' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_V_data_1' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_V_data_2' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_V_data_3' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_F_V_data_0' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_F_V_data_1' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_F_V_data_2' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_F_V_data_3' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_F_acc_V_d4jc' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_F_acc_V_d5jm' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_F_acc_V_d6jw' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_F_acc_V_d7jG' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_acc_V_d8jQ' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_acc_V_d9j0' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_acc_V_dbak' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'execute_V_acc_V_dbbk' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'start_for_acc_U0' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'start_for_calc_U0' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'start_for_I_calc_U0' using Shift Registers.
@I [HLS-100] Command       ap_source returned 0; 0.38 sec.
@I [HLS-100] Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/solution/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
@I [HLS-100] Execute         source ./AXILiteS.slave.tcl 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0.01 sec.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:03:21 ; elapsed = 00:02:03 . Memory (MB): peak = 1195.758 ; gain = 876.586 ; free physical = 4673 ; free virtual = 11021
@I [SYSC-301] Generating SystemC RTL for GapJunctionIP.
@I [VHDL-304] Generating VHDL RTL for GapJunctionIP.
@I [VLOG-307] Generating Verilog RTL for GapJunctionIP.
@I [HLS-100] Command     autosyn returned 0; 11.03 sec.
@I [HLS-100] Command   csynth_design returned 0; 122.75 sec.
@I [HLS-100] Command ap_source returned 0; 122.94 sec.
@I [HLS-100] Execute cleanup_all 
@I [HLS-100] Command cleanup_all returned 0; 0.1 sec.
