# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../and_gate.srcs/sources_1/new/and_gate.vhd" \
"../../../../and_gate.srcs/sim_1/new/TB_AND_GATE.vhd" \

# Do not sort compile order
nosort
