$date
	Fri Mar 15 16:15:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var reg 1 ! D $end
$upscope $end
$scope module tb $end
$var wire 1 " Q $end
$upscope $end
$scope module tb $end
$var reg 1 # clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20000
1#
#50000
1!
#70000
1"
0#
#100000
0!
#120000
0"
1#
#150000
1!
#170000
1"
0#
#200000
0!
#220000
0"
1#
#250000
1!
#270000
1"
0#
#300000
0!
#320000
0"
1#
#350000
1!
#370000
1"
0#
#400000
0!
#420000
0"
1#
#450000
1!
#470000
1"
0#
#500000
0!
#520000
0"
1#
#550000
1!
#570000
1"
0#
#600000
0!
#620000
0"
1#
#650000
1!
#670000
1"
0#
#700000
0!
#720000
0"
1#
#750000
1!
#770000
1"
0#
#800000
0!
#820000
0"
1#
#850000
1!
#870000
1"
0#
#900000
0!
#920000
0"
1#
#950000
1!
#970000
1"
0#
#1000000
0!
#1020000
0"
1#
#1050000
1!
#1070000
1"
0#
#1100000
0!
#1120000
0"
1#
#1150000
1!
#1170000
1"
0#
#1200000
0!
#1220000
0"
1#
#1250000
1!
#1270000
1"
0#
#1300000
0!
#1320000
0"
1#
#1350000
1!
#1370000
1"
0#
#1400000
0!
#1420000
0"
1#
#1450000
1!
#1470000
1"
0#
#1500000
0!
