# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do md5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/16.1/PROJECT5_MD5 {C:/intelFPGA_lite/16.1/PROJECT5_MD5/md5.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:27 on Mar 06,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/16.1/PROJECT5_MD5" C:/intelFPGA_lite/16.1/PROJECT5_MD5/md5.sv 
# -- Compiling module md5
# 
# Top level modules:
# 	md5
# End time: 13:47:27 on Mar 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/intelFPGA_lite/16.1/PROJECT5_MD5/md5.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:49 on Mar 06,2017
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/16.1/PROJECT5_MD5/md5.sv 
# -- Compiling module md5
# 
# Top level modules:
# 	md5
# End time: 13:47:49 on Mar 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/16.1/PROJECT5_MD5/tb_md5.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:49 on Mar 06,2017
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/16.1/PROJECT5_MD5/tb_md5.sv 
# -- Compiling module tb_md5
# 
# Top level modules:
# 	tb_md5
# End time: 13:47:49 on Mar 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_md5
# vsim work.tb_md5 
# Start time: 13:47:58 on Mar 06,2017
# Loading sv_std.std
# Loading work.tb_md5
# Loading work.md5
add wave sim:/tb_md5/*
run
# -----------
# 
# Messagetext
# 
# -----------
# 
# 01234567
# 
# 02468ace
# 
# 048d159c
# 
# 091a2b38
# 
# 12345670
# 
# 2468ace0
# 
# 48d159c0
# 
# 91a2b380
# 
# 23456701
# 
# 468ace02
# 
# 8d159c04
# 
# 1a2b3809
# 
# 34567012
# 
# 68ace024
# 
# d159c048
# 
# a2b38091
# 
# 45670123
# 
# 8ace0246
# 
# 159c048d
# 
# 2b38091a
# 
# 56701234
# 
# ace02468
# 
# 59c048d1
# 
# b38091a2
# 
# 67012345
# 
# ce02468a
# 
# 9c048d15
# 
# 38091a2b
# 
# 70123456
# 
# e02468ac
# 
# -----------------------
# 
# correct hash result is:
# 
# -----------------------
# 
# d0146791bc3aa730f3215ef355ab3ba7
# 
# -----------------------
# 
# Your result is:        
# 
# -----------------------
# 
# d0146791bc3aa730f3215ef355ab3ba7
# 
# ***************************
# 
# Congratulations! You have the correct hash result!
# 
# Total number of cycles:         453
# 
# 
# ***************************
# 
# ** Note: $stop    : C:/intelFPGA_lite/16.1/PROJECT5_MD5/tb_md5.sv(260)
#    Time: 9110 ps  Iteration: 2  Instance: /tb_md5
# Break in Module tb_md5 at C:/intelFPGA_lite/16.1/PROJECT5_MD5/tb_md5.sv line 260
