<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1926" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1926{left:371px;bottom:68px;letter-spacing:0.11px;}
#t2_1926{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1926{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1926{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1926{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:-0.01px;}
#t6_1926{left:359px;bottom:855px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1926{left:69px;bottom:771px;letter-spacing:-0.12px;}
#t8_1926{left:69px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t9_1926{left:69px;bottom:732px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#ta_1926{left:69px;bottom:715px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tb_1926{left:69px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tc_1926{left:69px;bottom:675px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#td_1926{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_1926{left:69px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tf_1926{left:69px;bottom:619px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tg_1926{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#th_1926{left:69px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#ti_1926{left:69px;bottom:562px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tj_1926{left:69px;bottom:539px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tk_1926{left:69px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tl_1926{left:69px;bottom:499px;letter-spacing:-0.2px;word-spacing:-0.37px;}
#tm_1926{left:69px;bottom:464px;letter-spacing:-0.13px;}
#tn_1926{left:69px;bottom:441px;letter-spacing:-0.14px;}
#to_1926{left:69px;bottom:423px;letter-spacing:-0.1px;}
#tp_1926{left:69px;bottom:405px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_1926{left:69px;bottom:386px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tr_1926{left:69px;bottom:368px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_1926{left:90px;bottom:350px;letter-spacing:-0.09px;}
#tt_1926{left:90px;bottom:331px;letter-spacing:-0.12px;}
#tu_1926{left:117px;bottom:313px;letter-spacing:-0.11px;}
#tv_1926{left:145px;bottom:295px;letter-spacing:-0.12px;}
#tw_1926{left:145px;bottom:276px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tx_1926{left:90px;bottom:258px;letter-spacing:-0.07px;}
#ty_1926{left:69px;bottom:235px;letter-spacing:-0.18px;}
#tz_1926{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t10_1926{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t11_1926{left:350px;bottom:1065px;letter-spacing:-0.13px;}
#t12_1926{left:350px;bottom:1050px;letter-spacing:-0.18px;}
#t13_1926{left:396px;bottom:1065px;letter-spacing:-0.12px;}
#t14_1926{left:396px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-1.51px;}
#t15_1926{left:396px;bottom:1034px;letter-spacing:-0.12px;}
#t16_1926{left:469px;bottom:1065px;letter-spacing:-0.12px;}
#t17_1926{left:469px;bottom:1050px;letter-spacing:-0.12px;}
#t18_1926{left:469px;bottom:1034px;letter-spacing:-0.12px;}
#t19_1926{left:553px;bottom:1065px;letter-spacing:-0.13px;}
#t1a_1926{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t1b_1926{left:78px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_1926{left:350px;bottom:1011px;}
#t1d_1926{left:396px;bottom:1011px;letter-spacing:-0.12px;}
#t1e_1926{left:469px;bottom:1011px;letter-spacing:-0.17px;}
#t1f_1926{left:469px;bottom:995px;letter-spacing:-0.16px;}
#t1g_1926{left:553px;bottom:1011px;letter-spacing:-0.12px;}
#t1h_1926{left:553px;bottom:995px;letter-spacing:-0.13px;}
#t1i_1926{left:78px;bottom:972px;letter-spacing:-0.13px;}
#t1j_1926{left:78px;bottom:955px;letter-spacing:-0.14px;}
#t1k_1926{left:350px;bottom:972px;}
#t1l_1926{left:396px;bottom:972px;letter-spacing:-0.12px;}
#t1m_1926{left:469px;bottom:972px;letter-spacing:-0.17px;}
#t1n_1926{left:469px;bottom:955px;letter-spacing:-0.16px;}
#t1o_1926{left:553px;bottom:972px;letter-spacing:-0.12px;}
#t1p_1926{left:553px;bottom:955px;letter-spacing:-0.13px;}
#t1q_1926{left:78px;bottom:932px;letter-spacing:-0.13px;}
#t1r_1926{left:78px;bottom:915px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_1926{left:350px;bottom:932px;}
#t1t_1926{left:396px;bottom:932px;letter-spacing:-0.13px;}
#t1u_1926{left:469px;bottom:932px;letter-spacing:-0.16px;}
#t1v_1926{left:553px;bottom:932px;letter-spacing:-0.12px;}
#t1w_1926{left:553px;bottom:915px;letter-spacing:-0.12px;}
#t1x_1926{left:85px;bottom:834px;letter-spacing:-0.16px;}
#t1y_1926{left:156px;bottom:834px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1z_1926{left:282px;bottom:834px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t20_1926{left:434px;bottom:834px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t21_1926{left:589px;bottom:834px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t22_1926{left:739px;bottom:834px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t23_1926{left:99px;bottom:810px;}
#t24_1926{left:151px;bottom:810px;letter-spacing:-0.11px;}
#t25_1926{left:271px;bottom:810px;letter-spacing:-0.13px;}
#t26_1926{left:426px;bottom:810px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_1926{left:610px;bottom:810px;letter-spacing:-0.15px;}
#t28_1926{left:760px;bottom:810px;letter-spacing:-0.12px;}

.s1_1926{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1926{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1926{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1926{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1926{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1926{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1926{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_1926{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1926" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1926Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1926" style="-webkit-user-select: none;"><object width="935" height="1210" data="1926/1926.svg" type="image/svg+xml" id="pdf1926" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1926" class="t s1_1926">VPCOMPRESSQ—Store Sparse Packed Quadword Integer Values Into Dense Memory/Register </span>
<span id="t2_1926" class="t s2_1926">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1926" class="t s1_1926">5-450 </span><span id="t4_1926" class="t s1_1926">Vol. 2C </span>
<span id="t5_1926" class="t s3_1926">VPCOMPRESSQ—Store Sparse Packed Quadword Integer Values Into Dense Memory/Register </span>
<span id="t6_1926" class="t s4_1926">Instruction Operand Encoding </span>
<span id="t7_1926" class="t s5_1926">Description </span>
<span id="t8_1926" class="t s6_1926">Compress (stores) up to 8/4/2 quadword integer values from the source operand (second operand) to the destina- </span>
<span id="t9_1926" class="t s6_1926">tion operand (first operand). The source operand is a ZMM/YMM/XMM register, the destination operand can be a </span>
<span id="ta_1926" class="t s6_1926">ZMM/YMM/XMM register or a 512/256/128-bit memory location. </span>
<span id="tb_1926" class="t s6_1926">The opmask register k1 selects the active elements (partial vector or possibly non-contiguous if less than 8 active </span>
<span id="tc_1926" class="t s6_1926">elements) from the source operand to compress into a contiguous vector. The contiguous vector is written to the </span>
<span id="td_1926" class="t s6_1926">destination starting from the low element of the destination operand. </span>
<span id="te_1926" class="t s6_1926">Memory destination version: Only the contiguous vector is written to the destination memory location. EVEX.z </span>
<span id="tf_1926" class="t s6_1926">must be zero. </span>
<span id="tg_1926" class="t s6_1926">Register destination version: If the vector length of the contiguous vector is less than that of the input vector in the </span>
<span id="th_1926" class="t s6_1926">source operand, the upper bits of the destination register are unmodified if EVEX.z is not set, otherwise the upper </span>
<span id="ti_1926" class="t s6_1926">bits are zeroed. </span>
<span id="tj_1926" class="t s6_1926">Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tk_1926" class="t s6_1926">Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element </span>
<span id="tl_1926" class="t s6_1926">instead of the size of the full vector. </span>
<span id="tm_1926" class="t s5_1926">Operation </span>
<span id="tn_1926" class="t s7_1926">VPCOMPRESSQ (EVEX encoded versions) store form </span>
<span id="to_1926" class="t s8_1926">(KL, VL) = (2, 128), (4, 256), (8, 512) </span>
<span id="tp_1926" class="t s8_1926">SIZE := 64 </span>
<span id="tq_1926" class="t s8_1926">k := 0 </span>
<span id="tr_1926" class="t s8_1926">FOR j := 0 TO KL-1 </span>
<span id="ts_1926" class="t s8_1926">i := j * 64 </span>
<span id="tt_1926" class="t s8_1926">IF k1[j] OR *no controlmask* </span>
<span id="tu_1926" class="t s8_1926">THEN </span>
<span id="tv_1926" class="t s8_1926">DEST[k+SIZE-1:k] := SRC[i+63:i] </span>
<span id="tw_1926" class="t s8_1926">k := k + SIZE </span>
<span id="tx_1926" class="t s8_1926">FI; </span>
<span id="ty_1926" class="t s6_1926">ENFOR </span>
<span id="tz_1926" class="t s7_1926">Opcode/ </span>
<span id="t10_1926" class="t s7_1926">Instruction </span>
<span id="t11_1926" class="t s7_1926">Op/ </span>
<span id="t12_1926" class="t s7_1926">En </span>
<span id="t13_1926" class="t s7_1926">64/32 </span>
<span id="t14_1926" class="t s7_1926">bit Mode </span>
<span id="t15_1926" class="t s7_1926">Support </span>
<span id="t16_1926" class="t s7_1926">CPUID </span>
<span id="t17_1926" class="t s7_1926">Feature </span>
<span id="t18_1926" class="t s7_1926">Flag </span>
<span id="t19_1926" class="t s7_1926">Description </span>
<span id="t1a_1926" class="t s8_1926">EVEX.128.66.0F38.W1 8B /r </span>
<span id="t1b_1926" class="t s8_1926">VPCOMPRESSQ xmm1/m128 {k1}{z}, xmm2 </span>
<span id="t1c_1926" class="t s8_1926">A </span><span id="t1d_1926" class="t s8_1926">V/V </span><span id="t1e_1926" class="t s8_1926">AVX512VL </span>
<span id="t1f_1926" class="t s8_1926">AVX512F </span>
<span id="t1g_1926" class="t s8_1926">Compress packed quadword integer values from </span>
<span id="t1h_1926" class="t s8_1926">xmm2 to xmm1/m128 using control mask k1. </span>
<span id="t1i_1926" class="t s8_1926">EVEX.256.66.0F38.W1 8B /r </span>
<span id="t1j_1926" class="t s8_1926">VPCOMPRESSQ ymm1/m256 {k1}{z}, ymm2 </span>
<span id="t1k_1926" class="t s8_1926">A </span><span id="t1l_1926" class="t s8_1926">V/V </span><span id="t1m_1926" class="t s8_1926">AVX512VL </span>
<span id="t1n_1926" class="t s8_1926">AVX512F </span>
<span id="t1o_1926" class="t s8_1926">Compress packed quadword integer values from </span>
<span id="t1p_1926" class="t s8_1926">ymm2 to ymm1/m256 using control mask k1. </span>
<span id="t1q_1926" class="t s8_1926">EVEX.512.66.0F38.W1 8B /r </span>
<span id="t1r_1926" class="t s8_1926">VPCOMPRESSQ zmm1/m512 {k1}{z}, zmm2 </span>
<span id="t1s_1926" class="t s8_1926">A </span><span id="t1t_1926" class="t s8_1926">V/V </span><span id="t1u_1926" class="t s8_1926">AVX512F </span><span id="t1v_1926" class="t s8_1926">Compress packed quadword integer values from </span>
<span id="t1w_1926" class="t s8_1926">zmm2 to zmm1/m512 using control mask k1. </span>
<span id="t1x_1926" class="t s7_1926">Op/En </span><span id="t1y_1926" class="t s7_1926">Tuple Type </span><span id="t1z_1926" class="t s7_1926">Operand 1 </span><span id="t20_1926" class="t s7_1926">Operand 2 </span><span id="t21_1926" class="t s7_1926">Operand 3 </span><span id="t22_1926" class="t s7_1926">Operand 4 </span>
<span id="t23_1926" class="t s8_1926">A </span><span id="t24_1926" class="t s8_1926">Tuple1 Scalar </span><span id="t25_1926" class="t s8_1926">ModRM:r/m (w) </span><span id="t26_1926" class="t s8_1926">ModRM:reg (r) </span><span id="t27_1926" class="t s8_1926">N/A </span><span id="t28_1926" class="t s8_1926">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
