Input values: 

allow_unknown                                               true
cpu0.bpred_perfect                                          false
cpu0.branch_mispred_penalty                                 8
cpu0.commit_cpi                                             1.0
cpu0.dcache.fudge                                           1.0
cpu0.icache.fudge                                           1.0
cpu0.twolev.hlength                                         14
cpu0.twolev.l1_size                                         1
cpu0.twolev.l2_size                                         16kB
cpu0.twolev.use_xor                                         1
cpu0.type                                                   timer0
dcache.latency                                              0
dcache.line_size                                            16
dcache.next                                                 l2cache
dcache.num_sets                                             2
dcache.size                                                 16kB
dcache.timing                                               basic
dcache.type                                                 cache
dcache.write_allocate                                       false
dcache.write_policy                                         WT
debug_messages                                              0
disk0.avg_seek_lat                                          2
disk0.blocks_per_track                                      994
disk0.blocksize                                             512
disk0.controller_overhead                                   0
disk0.cylinders                                             72170
disk0.dma_thruput                                           425M
disk0.functional_disk_parameters                            0
disk0.heads                                                 4
disk0.pio_thruput                                           16.6M
disk0.rpm                                                   15000
disk0.tracks                                                288680
disk0.type                                                  simple_disk
disk1.avg_seek_lat                                          2
disk1.blocks_per_track                                      994
disk1.blocksize                                             512
disk1.controller_overhead                                   0
disk1.cylinders                                             72170
disk1.dma_thruput                                           425M
disk1.functional_disk_parameters                            0
disk1.heads                                                 4
disk1.pio_thruput                                           16.6M
disk1.rpm                                                   15000
disk1.tracks                                                288680
disk1.type                                                  simple_disk
disk2.avg_seek_lat                                          2
disk2.blocks_per_track                                      994
disk2.blocksize                                             512
disk2.controller_overhead                                   0
disk2.cylinders                                             72170
disk2.dma_thruput                                           425M
disk2.functional_disk_parameters                            0
disk2.heads                                                 4
disk2.pio_thruput                                           16.6M
disk2.rpm                                                   15000
disk2.tracks                                                288680
disk2.type                                                  simple_disk
disk3.avg_seek_lat                                          2
disk3.blocks_per_track                                      994
disk3.blocksize                                             512
disk3.controller_overhead                                   0
disk3.cylinders                                             72170
disk3.dma_thruput                                           425M
disk3.functional_disk_parameters                            0
disk3.heads                                                 4
disk3.pio_thruput                                           16.6M
disk3.rpm                                                   15000
disk3.tracks                                                288680
disk3.type                                                  simple_disk
dtlb.entries                                                40
dtlb.latency                                                0
dtlb.next                                                   l2tlb
dtlb.num_sets                                               40
dtlb.page_size                                              4kB
dtlb.timing                                                 basic
dtlb.type                                                   tlb
dtlb.write_allocate                                         false
dtlb.write_policy                                           WT
exit_trigger                                                
fastforward                                                 0
heartbeat.logfile                                           ../data/abaeterno.out
heartbeat.type                                              file_last
icache.latency                                              0
icache.line_size                                            16
icache.next                                                 l2cache
icache.num_sets                                             2
icache.size                                                 16kB
icache.timing                                               basic
icache.type                                                 cache
icache.write_allocate                                       false
icache.write_policy                                         WT
init_wait                                                   1M
itlb.entries                                                40
itlb.latency                                                0
itlb.next                                                   l2tlb
itlb.num_sets                                               40
itlb.page_size                                              4kB
itlb.timing                                                 basic
itlb.type                                                   tlb
itlb.write_allocate                                         false
itlb.write_policy                                           WT
l2cache.clock_multiplier                                    2
l2cache.latency                                             0
l2cache.line_size                                           64
l2cache.miss_penalty                                        27
l2cache.nbanks                                              8
l2cache.next                                                mem
l2cache.nsubbanks_per_bank                                  1
l2cache.num_sets                                            16
l2cache.page_size                                           64
l2cache.size                                                16MB
l2cache.t_RAS                                               2
l2cache.t_RC                                                2
l2cache.t_additional_hit_latency                            3
l2cache.timing                                              l2
l2cache.type                                                cache
l2cache.write_allocate                                      true
l2cache.write_policy                                        WB
l2tlb.entries                                               512
l2tlb.latency                                               80
l2tlb.next                                                  mem
l2tlb.num_sets                                              4
l2tlb.page_size                                             4kB
l2tlb.timing                                                basic
l2tlb.type                                                  tlb
l2tlb.write_allocate                                        true
l2tlb.write_policy                                          WB
log_options                                                 false
log_sim_time                                                false
max_nanos                                                   1M
max_samples                                                 0
mem.bank_clk_multiplier                                     2
mem.cmd_clk_multiplier                                      2
mem.latency                                                 0
mem.line_size                                               64
mem.nbanks_per_device                                       1
mem.nchannels                                               8
mem.ndevices_per_dimm                                       16
mem.ndimms_per_channel                                      1
mem.page_size                                               1024
mem.t_RAS                                                   69
mem.t_RC                                                    109
mem.t_data_transfer                                         1
mem.timing                                                  mainmem
mem.type                                                    memory
mp_sync_quantum                                             10000
nic0.min_delay                                              0
nic0.setup                                                  0.0
nic0.thruput                                                1000M
nic0.type                                                   simple_nic
print_unknown                                               false
sampler.quantum                                             100k
sampler.type                                                simple
slirp                                                       false
time_feedback                                               true

Output values: 

cpu0.cycles                                                 3200000
cpu0.haltcount                                              274215
cpu0.hb_ATC_flush                                           0
cpu0.hb_CR3_different                                       0
cpu0.hb_CR3_equal                                           0
cpu0.hb_ev_Exception                                        7
cpu0.hb_ev_HW_interrupt                                     63
cpu0.hb_ev_SW_interrupt                                     0
cpu0.idlecount                                              926088
cpu0.instcount                                              766696
cpu0.invalid_translation_bytes                              17249
cpu0.iocount                                                635279
cpu0.metadata_bytes                                         655752
cpu0.other_exceptions                                       8370
cpu0.plain_invalidations                                    7
cpu0.range_invalidations                                    0
cpu0.read_mmios                                             91
cpu0.read_pios                                              267
cpu0.segv_exceptions                                        0
cpu0.timer.cycles                                           2565648
cpu0.timer.dcache.data_invalidation                         0
cpu0.timer.dcache.inclusion_invalidation                    0
cpu0.timer.dcache.l2cache.data_invalidation                 0
cpu0.timer.dcache.l2cache.inclusion_invalidation            0
cpu0.timer.dcache.l2cache.lookup_EXCLUSIVE                  58271
cpu0.timer.dcache.l2cache.lookup_INVALID                    0
cpu0.timer.dcache.l2cache.lookup_MODIFIED                   4919
cpu0.timer.dcache.l2cache.lookup_NOT_FOUND                  3643
cpu0.timer.dcache.l2cache.lookup_OWNER                      0
cpu0.timer.dcache.l2cache.lookup_SHARED                     0
cpu0.timer.dcache.l2cache.mem.access                        4952
cpu0.timer.dcache.l2cache.mem.read                          4952
cpu0.timer.dcache.l2cache.mem.timertotal_latency            411695
cpu0.timer.dcache.l2cache.mem.write                         0
cpu0.timer.dcache.l2cache.read                              66833
cpu0.timer.dcache.l2cache.read_half_miss                    33
cpu0.timer.dcache.l2cache.read_miss                         3643
cpu0.timer.dcache.l2cache.snoop                             0
cpu0.timer.dcache.l2cache.timertotal_contention_cycle       77118
cpu0.timer.dcache.l2cache.timertotal_latency                1173490
cpu0.timer.dcache.l2cache.update_EXCLUSIVE                  586
cpu0.timer.dcache.l2cache.update_INVALID                    0
cpu0.timer.dcache.l2cache.update_MODIFIED                   130895
cpu0.timer.dcache.l2cache.update_NOT_FOUND                  3922
cpu0.timer.dcache.l2cache.update_OWNER                      0
cpu0.timer.dcache.l2cache.update_SHARED                     0
cpu0.timer.dcache.l2cache.write                             131760
cpu0.timer.dcache.l2cache.write_half_miss                   662
cpu0.timer.dcache.l2cache.write_miss                        279
cpu0.timer.dcache.l2cache.writeback                         0
cpu0.timer.dcache.lookup_EXCLUSIVE                          45254
cpu0.timer.dcache.lookup_INVALID                            0
cpu0.timer.dcache.lookup_MODIFIED                           169115
cpu0.timer.dcache.lookup_NOT_FOUND                          9103
cpu0.timer.dcache.lookup_OWNER                              0
cpu0.timer.dcache.lookup_SHARED                             0
cpu0.timer.dcache.read                                      223472
cpu0.timer.dcache.read_half_miss                            32
cpu0.timer.dcache.read_miss                                 9103
cpu0.timer.dcache.snoop                                     0
cpu0.timer.dcache.update_EXCLUSIVE                          435
cpu0.timer.dcache.update_INVALID                            0
cpu0.timer.dcache.update_MODIFIED                           119271
cpu0.timer.dcache.update_NOT_FOUND                          21157
cpu0.timer.dcache.update_OWNER                              0
cpu0.timer.dcache.update_SHARED                             0
cpu0.timer.dcache.write                                     131760
cpu0.timer.dcache.write_half_miss                           0
cpu0.timer.dcache.write_miss                                12054
cpu0.timer.dcache.writeback                                 0
cpu0.timer.dtlb.data_invalidation                           0
cpu0.timer.dtlb.inclusion_invalidation                      17
cpu0.timer.dtlb.l2tlb.data_invalidation                     0
cpu0.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu0.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      11596
cpu0.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu0.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu0.timer.dtlb.l2tlb.lookup_NOT_FOUND                      1030
cpu0.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu0.timer.dtlb.l2tlb.lookup_SHARED                         0
cpu0.timer.dtlb.l2tlb.mem.access                            4952
cpu0.timer.dtlb.l2tlb.mem.read                              4952
cpu0.timer.dtlb.l2tlb.mem.timertotal_latency                411695
cpu0.timer.dtlb.l2tlb.mem.write                             0
cpu0.timer.dtlb.l2tlb.read                                  12626
cpu0.timer.dtlb.l2tlb.read_half_miss                        0
cpu0.timer.dtlb.l2tlb.read_miss                             1030
cpu0.timer.dtlb.l2tlb.snoop                                 0
cpu0.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu0.timer.dtlb.l2tlb.update_INVALID                        0
cpu0.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu0.timer.dtlb.l2tlb.update_NOT_FOUND                      1030
cpu0.timer.dtlb.l2tlb.update_OWNER                          0
cpu0.timer.dtlb.l2tlb.update_SHARED                         0
cpu0.timer.dtlb.l2tlb.write                                 0
cpu0.timer.dtlb.l2tlb.write_half_miss                       0
cpu0.timer.dtlb.l2tlb.write_miss                            0
cpu0.timer.dtlb.l2tlb.writeback                             0
cpu0.timer.dtlb.lookup_EXCLUSIVE                            348044
cpu0.timer.dtlb.lookup_INVALID                              1
cpu0.timer.dtlb.lookup_MODIFIED                             0
cpu0.timer.dtlb.lookup_NOT_FOUND                            7187
cpu0.timer.dtlb.lookup_OWNER                                0
cpu0.timer.dtlb.lookup_SHARED                               0
cpu0.timer.dtlb.read                                        355232
cpu0.timer.dtlb.read_half_miss                              138
cpu0.timer.dtlb.read_miss                                   7188
cpu0.timer.dtlb.snoop                                       0
cpu0.timer.dtlb.update_EXCLUSIVE                            0
cpu0.timer.dtlb.update_INVALID                              1
cpu0.timer.dtlb.update_MODIFIED                             0
cpu0.timer.dtlb.update_NOT_FOUND                            7187
cpu0.timer.dtlb.update_OWNER                                0
cpu0.timer.dtlb.update_SHARED                               0
cpu0.timer.dtlb.write                                       0
cpu0.timer.dtlb.write_half_miss                             0
cpu0.timer.dtlb.write_miss                                  0
cpu0.timer.dtlb.writeback                                   0
cpu0.timer.icache.data_invalidation                         0
cpu0.timer.icache.inclusion_invalidation                    0
cpu0.timer.icache.l2cache.data_invalidation                 0
cpu0.timer.icache.l2cache.inclusion_invalidation            0
cpu0.timer.icache.l2cache.lookup_EXCLUSIVE                  58271
cpu0.timer.icache.l2cache.lookup_INVALID                    0
cpu0.timer.icache.l2cache.lookup_MODIFIED                   4919
cpu0.timer.icache.l2cache.lookup_NOT_FOUND                  3643
cpu0.timer.icache.l2cache.lookup_OWNER                      0
cpu0.timer.icache.l2cache.lookup_SHARED                     0
cpu0.timer.icache.l2cache.mem.access                        4952
cpu0.timer.icache.l2cache.mem.read                          4952
cpu0.timer.icache.l2cache.mem.timertotal_latency            411695
cpu0.timer.icache.l2cache.mem.write                         0
cpu0.timer.icache.l2cache.read                              66833
cpu0.timer.icache.l2cache.read_half_miss                    33
cpu0.timer.icache.l2cache.read_miss                         3643
cpu0.timer.icache.l2cache.snoop                             0
cpu0.timer.icache.l2cache.timertotal_contention_cycle       77118
cpu0.timer.icache.l2cache.timertotal_latency                1173490
cpu0.timer.icache.l2cache.update_EXCLUSIVE                  586
cpu0.timer.icache.l2cache.update_INVALID                    0
cpu0.timer.icache.l2cache.update_MODIFIED                   130895
cpu0.timer.icache.l2cache.update_NOT_FOUND                  3922
cpu0.timer.icache.l2cache.update_OWNER                      0
cpu0.timer.icache.l2cache.update_SHARED                     0
cpu0.timer.icache.l2cache.write                             131760
cpu0.timer.icache.l2cache.write_half_miss                   662
cpu0.timer.icache.l2cache.write_miss                        279
cpu0.timer.icache.l2cache.writeback                         0
cpu0.timer.icache.lookup_EXCLUSIVE                          707578
cpu0.timer.icache.lookup_INVALID                            0
cpu0.timer.icache.lookup_MODIFIED                           0
cpu0.timer.icache.lookup_NOT_FOUND                          57730
cpu0.timer.icache.lookup_OWNER                              0
cpu0.timer.icache.lookup_SHARED                             0
cpu0.timer.icache.read                                      765308
cpu0.timer.icache.read_half_miss                            0
cpu0.timer.icache.read_miss                                 57730
cpu0.timer.icache.snoop                                     0
cpu0.timer.icache.update_EXCLUSIVE                          0
cpu0.timer.icache.update_INVALID                            0
cpu0.timer.icache.update_MODIFIED                           0
cpu0.timer.icache.update_NOT_FOUND                          57730
cpu0.timer.icache.update_OWNER                              0
cpu0.timer.icache.update_SHARED                             0
cpu0.timer.icache.write                                     0
cpu0.timer.icache.write_half_miss                           0
cpu0.timer.icache.write_miss                                0
cpu0.timer.icache.writeback                                 0
cpu0.timer.instructions                                     765308
cpu0.timer.itlb.data_invalidation                           0
cpu0.timer.itlb.inclusion_invalidation                      19
cpu0.timer.itlb.l2tlb.data_invalidation                     0
cpu0.timer.itlb.l2tlb.inclusion_invalidation                0
cpu0.timer.itlb.l2tlb.lookup_EXCLUSIVE                      11596
cpu0.timer.itlb.l2tlb.lookup_INVALID                        0
cpu0.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu0.timer.itlb.l2tlb.lookup_NOT_FOUND                      1030
cpu0.timer.itlb.l2tlb.lookup_OWNER                          0
cpu0.timer.itlb.l2tlb.lookup_SHARED                         0
cpu0.timer.itlb.l2tlb.mem.access                            4952
cpu0.timer.itlb.l2tlb.mem.read                              4952
cpu0.timer.itlb.l2tlb.mem.timertotal_latency                411695
cpu0.timer.itlb.l2tlb.mem.write                             0
cpu0.timer.itlb.l2tlb.read                                  12626
cpu0.timer.itlb.l2tlb.read_half_miss                        0
cpu0.timer.itlb.l2tlb.read_miss                             1030
cpu0.timer.itlb.l2tlb.snoop                                 0
cpu0.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu0.timer.itlb.l2tlb.update_INVALID                        0
cpu0.timer.itlb.l2tlb.update_MODIFIED                       0
cpu0.timer.itlb.l2tlb.update_NOT_FOUND                      1030
cpu0.timer.itlb.l2tlb.update_OWNER                          0
cpu0.timer.itlb.l2tlb.update_SHARED                         0
cpu0.timer.itlb.l2tlb.write                                 0
cpu0.timer.itlb.l2tlb.write_half_miss                       0
cpu0.timer.itlb.l2tlb.write_miss                            0
cpu0.timer.itlb.l2tlb.writeback                             0
cpu0.timer.itlb.lookup_EXCLUSIVE                            759870
cpu0.timer.itlb.lookup_INVALID                              0
cpu0.timer.itlb.lookup_MODIFIED                             0
cpu0.timer.itlb.lookup_NOT_FOUND                            5438
cpu0.timer.itlb.lookup_OWNER                                0
cpu0.timer.itlb.lookup_SHARED                               0
cpu0.timer.itlb.read                                        765308
cpu0.timer.itlb.read_half_miss                              0
cpu0.timer.itlb.read_miss                                   5438
cpu0.timer.itlb.snoop                                       0
cpu0.timer.itlb.update_EXCLUSIVE                            0
cpu0.timer.itlb.update_INVALID                              0
cpu0.timer.itlb.update_MODIFIED                             0
cpu0.timer.itlb.update_NOT_FOUND                            5438
cpu0.timer.itlb.update_OWNER                                0
cpu0.timer.itlb.update_SHARED                               0
cpu0.timer.itlb.write                                       0
cpu0.timer.itlb.write_half_miss                             0
cpu0.timer.itlb.write_miss                                  0
cpu0.timer.itlb.writeback                                   0
cpu0.timer.twolev.lookup                                    36241
cpu0.timer.twolev.misses                                    3662
cpu0.timer.twolev.reset                                     0
cpu0.timer.twolev.update                                    36241
cpu0.trace_cache_size                                       0
cpu0.valid_translation_bytes                                5970708
cpu0.write_mmios                                            111
cpu0.write_pios                                             1185
cycles                                                      3200000
cycles_per_usec                                             3200
disk0.timer.bytes_read                                      4096
disk0.timer.bytes_written                                   0
disk0.timer.num_reads                                       1
disk0.timer.num_writes                                      0
disk0.timer.tot_rdelay                                      4
disk0.timer.tot_wdelay                                      0
disk1.timer.bytes_read                                      0
disk1.timer.bytes_written                                   0
disk1.timer.num_reads                                       0
disk1.timer.num_writes                                      0
disk1.timer.tot_rdelay                                      0
disk1.timer.tot_wdelay                                      0
disk2.timer.bytes_read                                      0
disk2.timer.bytes_written                                   0
disk2.timer.num_reads                                       0
disk2.timer.num_writes                                      0
disk2.timer.tot_rdelay                                      0
disk2.timer.tot_wdelay                                      0
disk3.timer.bytes_read                                      0
disk3.timer.bytes_written                                   0
disk3.timer.num_reads                                       0
disk3.timer.num_writes                                      0
disk3.timer.tot_rdelay                                      0
disk3.timer.tot_wdelay                                      0
nFullWarming                                                0
nFunctional                                                 0
nSimpleWarming                                              0
nSimulation                                                 1000000
nanos                                                       1000000
nic16.timer.bytes_read                                      0
nic16.timer.bytes_written                                   0
nic16.timer.pack_read                                       0
nic16.timer.pack_written                                    0
nic16.timer.tot_rdelay                                      0
nic16.timer.tot_wdelay                                      0
cpu0.timer.dcache.l2cache.read_miss_rate                    0.054509
cpu0.timer.dcache.l2cache.write_miss_rate                   0.00211749
cpu0.timer.dcache.read_miss_rate                            0.0407344
cpu0.timer.dcache.write_miss_rate                           0.0914845
cpu0.timer.dtlb.l2tlb.read_miss_rate                        0.0815777
cpu0.timer.dtlb.l2tlb.write_miss_rate                       nan
cpu0.timer.dtlb.read_miss_rate                              0.0202347
cpu0.timer.dtlb.write_miss_rate                             nan
cpu0.timer.icache.l2cache.read_miss_rate                    0.054509
cpu0.timer.icache.l2cache.write_miss_rate                   0.00211749
cpu0.timer.icache.read_miss_rate                            0.0754337
cpu0.timer.icache.write_miss_rate                           nan
cpu0.timer.ipc                                              0.29829
cpu0.timer.itlb.l2tlb.read_miss_rate                        0.0815777
cpu0.timer.itlb.l2tlb.write_miss_rate                       nan
cpu0.timer.itlb.read_miss_rate                              0.00710564
cpu0.timer.itlb.write_miss_rate                             nan
cpu0.timer.twolev.miss_rate                                 0.101046
END__DATA
