# Performance Analysis of a Low-Power High-Speed Hybrid Full Adder Circuit and Full Subtractor Circuit

This project focuses on the design and simulation of low-power, high-speed 1-bit full adder and full subtractor circuits using CMOS and pass-transistor logic.

## ğŸ“„ Project Description

The hybrid full adder combines EXNOR, CMOS, and transmission gate logic to achieve better power-delay performance.

Simulations were carried out using DSCH2 and Microwind tools.

## ğŸ”§ Tools Used
- DSCH2
- Microwind

## ğŸ“Š Performance Results


![image](https://github.com/user-attachments/assets/66c0cd21-3105-4351-9904-7bf03b4cfc3c)



## ğŸ“ Files Included
- `Project_Report.docx`: Complete report with theory, design, results
- `Timing_Diagram.png`: Visual representation of simulation

## ğŸ‘¤ Authors
- M. Naga Gowtham
- P.S Hari Krishna Reddy
- Riya Sarah Angel K
- K Hari Kishore

## ğŸ“¬ Contact
Email: nagagowtham.mosali@gmail.com
