|MU0CPU
MUXX <= DECODER_CHECK:inst.MUX1
CLK => 3_bit_register:register3.CLK
CLK => top:REGFILE.clock
CLK => LPM_FF:IR.clock
CLK => lab5ram1port:lab5ram.clock
CLK => LPM_COUNTER:inst4.clock
EXEC1 <= cpu_statemachine:inst3.EXEC1
ACC_OUT[0] <= top:REGFILE.r0q[0]
ACC_OUT[1] <= top:REGFILE.r0q[1]
ACC_OUT[2] <= top:REGFILE.r0q[2]
ACC_OUT[3] <= top:REGFILE.r0q[3]
ACC_OUT[4] <= top:REGFILE.r0q[4]
ACC_OUT[5] <= top:REGFILE.r0q[5]
ACC_OUT[6] <= top:REGFILE.r0q[6]
ACC_OUT[7] <= top:REGFILE.r0q[7]
ACC_OUT[8] <= top:REGFILE.r0q[8]
ACC_OUT[9] <= top:REGFILE.r0q[9]
ACC_OUT[10] <= top:REGFILE.r0q[10]
ACC_OUT[11] <= top:REGFILE.r0q[11]
ACC_OUT[12] <= top:REGFILE.r0q[12]
ACC_OUT[13] <= top:REGFILE.r0q[13]
ACC_OUT[14] <= top:REGFILE.r0q[14]
ACC_OUT[15] <= top:REGFILE.r0q[15]
k[0] <= BUSMUX:MUX.result[0]
k[1] <= BUSMUX:MUX.result[1]
k[2] <= BUSMUX:MUX.result[2]
k[3] <= BUSMUX:MUX.result[3]
k[4] <= BUSMUX:MUX.result[4]
k[5] <= BUSMUX:MUX.result[5]
k[6] <= BUSMUX:MUX.result[6]
k[7] <= BUSMUX:MUX.result[7]
k[8] <= BUSMUX:MUX.result[8]
k[9] <= BUSMUX:MUX.result[9]
k[10] <= BUSMUX:MUX.result[10]
k[11] <= BUSMUX:MUX.result[11]
k[12] <= BUSMUX:MUX.result[12]
k[13] <= BUSMUX:MUX.result[13]
k[14] <= BUSMUX:MUX.result[14]
k[15] <= BUSMUX:MUX.result[15]
RAM_OUT[0] <= lab5ram1port:lab5ram.q[0]
RAM_OUT[1] <= lab5ram1port:lab5ram.q[1]
RAM_OUT[2] <= lab5ram1port:lab5ram.q[2]
RAM_OUT[3] <= lab5ram1port:lab5ram.q[3]
RAM_OUT[4] <= lab5ram1port:lab5ram.q[4]
RAM_OUT[5] <= lab5ram1port:lab5ram.q[5]
RAM_OUT[6] <= lab5ram1port:lab5ram.q[6]
RAM_OUT[7] <= lab5ram1port:lab5ram.q[7]
RAM_OUT[8] <= lab5ram1port:lab5ram.q[8]
RAM_OUT[9] <= lab5ram1port:lab5ram.q[9]
RAM_OUT[10] <= lab5ram1port:lab5ram.q[10]
RAM_OUT[11] <= lab5ram1port:lab5ram.q[11]
RAM_OUT[12] <= lab5ram1port:lab5ram.q[12]
RAM_OUT[13] <= lab5ram1port:lab5ram.q[13]
RAM_OUT[14] <= lab5ram1port:lab5ram.q[14]
RAM_OUT[15] <= lab5ram1port:lab5ram.q[15]
RAM_ADDRESS_IN[0] <= BUSMUX:MUX1.result[0]
RAM_ADDRESS_IN[1] <= BUSMUX:MUX1.result[1]
RAM_ADDRESS_IN[2] <= BUSMUX:MUX1.result[2]
RAM_ADDRESS_IN[3] <= BUSMUX:MUX1.result[3]
RAM_ADDRESS_IN[4] <= BUSMUX:MUX1.result[4]
RAM_ADDRESS_IN[5] <= BUSMUX:MUX1.result[5]
RAM_ADDRESS_IN[6] <= BUSMUX:MUX1.result[6]
RAM_ADDRESS_IN[7] <= BUSMUX:MUX1.result[7]
RAM_ADDRESS_IN[8] <= BUSMUX:MUX1.result[8]
RAM_ADDRESS_IN[9] <= BUSMUX:MUX1.result[9]
RAM_ADDRESS_IN[10] <= BUSMUX:MUX1.result[10]
RAM_ADDRESS_IN[11] <= BUSMUX:MUX1.result[11]
PC_OUT[0] <= LPM_COUNTER:inst4.q[0]
PC_OUT[1] <= LPM_COUNTER:inst4.q[1]
PC_OUT[2] <= LPM_COUNTER:inst4.q[2]
PC_OUT[3] <= LPM_COUNTER:inst4.q[3]
PC_OUT[4] <= LPM_COUNTER:inst4.q[4]
PC_OUT[5] <= LPM_COUNTER:inst4.q[5]
PC_OUT[6] <= LPM_COUNTER:inst4.q[6]
PC_OUT[7] <= LPM_COUNTER:inst4.q[7]
PC_OUT[8] <= LPM_COUNTER:inst4.q[8]
PC_OUT[9] <= LPM_COUNTER:inst4.q[9]
PC_OUT[10] <= LPM_COUNTER:inst4.q[10]
PC_OUT[11] <= LPM_COUNTER:inst4.q[11]
ctrl_mux3 <= DECODER_CHECK:inst.MUX3
FETCH <= cpu_statemachine:inst3.FETCH
EXEC2 <= cpu_statemachine:inst3.EXEC2
pin_name1 <= ctrl_enable_acc.DB_MAX_OUTPUT_PORT_TYPE
ARMISHCARRY <= ARMish_carry.DB_MAX_OUTPUT_PORT_TYPE
RESULT[0] <= LPM_ADD_SUB:ALU2.result[0]
RESULT[1] <= LPM_ADD_SUB:ALU2.result[1]
RESULT[2] <= LPM_ADD_SUB:ALU2.result[2]
RESULT[3] <= LPM_ADD_SUB:ALU2.result[3]
RESULT[4] <= LPM_ADD_SUB:ALU2.result[4]
RESULT[5] <= LPM_ADD_SUB:ALU2.result[5]
RESULT[6] <= LPM_ADD_SUB:ALU2.result[6]
RESULT[7] <= LPM_ADD_SUB:ALU2.result[7]
RESULT[8] <= LPM_ADD_SUB:ALU2.result[8]
RESULT[9] <= LPM_ADD_SUB:ALU2.result[9]
RESULT[10] <= LPM_ADD_SUB:ALU2.result[10]
RESULT[11] <= LPM_ADD_SUB:ALU2.result[11]
RESULT[12] <= LPM_ADD_SUB:ALU2.result[12]
RESULT[13] <= LPM_ADD_SUB:ALU2.result[13]
RESULT[14] <= LPM_ADD_SUB:ALU2.result[14]
RESULT[15] <= LPM_ADD_SUB:ALU2.result[15]


|MU0CPU|DECODER_CHECK:inst
FETCH => ~NO_FANOUT~
EXEC1 => EXTRA.IN1
EXEC1 => MUX1.IN1
EXEC1 => MUX3.IN1
EXEC1 => SLOAD.IN1
EXEC1 => CNT_EN.IN1
EXEC1 => WREN.IN1
EXEC1 => SLOAD_ACC.IN1
EXEC1 => mux4.IN1
EXEC2 => MUX1.IN1
EXEC2 => CNT_EN.IN1
OP[12] => STA.IN1
OP[12] => SUB.IN1
OP[12] => JMI.IN1
OP[12] => STP.IN1
OP[12] => ADD.IN1
OP[12] => LDA.IN1
OP[12] => JMP.IN1
OP[12] => JEQ.IN1
OP[12] => LDI.IN1
OP[12] => LSR.IN1
OP[13] => SUB.IN1
OP[13] => JEQ.IN1
OP[13] => LSR.IN1
OP[13] => LDA.IN1
OP[13] => JMP.IN1
OP[13] => LDI.IN1
OP[14] => JMP.IN0
OP[14] => SUB.IN0
OP[14] => LDI.IN0
OP[15] => LDI.IN1
OP[15] => SUB.IN1
OP[15] => JMP.IN1
ACC_OUT[0] => EQ.IN1
ACC_OUT[1] => EQ.IN1
ACC_OUT[2] => EQ.IN1
ACC_OUT[3] => EQ.IN1
ACC_OUT[4] => EQ.IN1
ACC_OUT[5] => EQ.IN1
ACC_OUT[6] => EQ.IN1
ACC_OUT[7] => EQ.IN1
ACC_OUT[8] => EQ.IN1
ACC_OUT[9] => EQ.IN1
ACC_OUT[10] => EQ.IN1
ACC_OUT[11] => EQ.IN1
ACC_OUT[12] => EQ.IN1
ACC_OUT[13] => EQ.IN1
ACC_OUT[14] => EQ.IN0
ACC_OUT[15] => MUX1.IN1
ACC_OUT[15] => EQ.IN1
EXTRA <= EXTRA.DB_MAX_OUTPUT_PORT_TYPE
MUX1 <= MUX1.DB_MAX_OUTPUT_PORT_TYPE
MUX3 <= MUX3.DB_MAX_OUTPUT_PORT_TYPE
SLOAD <= SLOAD.DB_MAX_OUTPUT_PORT_TYPE
CNT_EN <= CNT_EN.DB_MAX_OUTPUT_PORT_TYPE
WREN <= WREN.DB_MAX_OUTPUT_PORT_TYPE
SLOAD_ACC <= SLOAD_ACC.DB_MAX_OUTPUT_PORT_TYPE
shift <= <GND>
enable_acc <= enable_acc.DB_MAX_OUTPUT_PORT_TYPE
add_sub <= ADD.DB_MAX_OUTPUT_PORT_TYPE
mux4 <= mux4.DB_MAX_OUTPUT_PORT_TYPE
forcingzero <= LDI.DB_MAX_OUTPUT_PORT_TYPE


|MU0CPU|cpu_statemachine:inst3
cs[0] => EXEC1.IN1
cs[0] => EXEC2.IN1
cs[0] => FETCH.IN1
cs[0] => NS.IN0
cs[1] => EXEC2.IN0
cs[1] => EXEC1.IN0
cs[1] => NS.IN1
cs[2] => EXEC1.IN1
cs[2] => EXEC2.IN1
cs[2] => NS.IN1
extra => NS.IN1
EXEC1 <= EXEC1.DB_MAX_OUTPUT_PORT_TYPE
EXEC2 <= EXEC2.DB_MAX_OUTPUT_PORT_TYPE
FETCH <= FETCH.DB_MAX_OUTPUT_PORT_TYPE
NS[0] <= NS.DB_MAX_OUTPUT_PORT_TYPE
NS[1] <= NS.DB_MAX_OUTPUT_PORT_TYPE
NS[2] <= <GND>


|MU0CPU|3_bit_register:register3
b[0] <= stupid_dff.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst1.CLK
CLK => stupid_dff.CLK
a[0] => stupid_dff.DATAIN
a[1] => inst1.DATAIN
a[2] => inst.DATAIN


|MU0CPU|top:REGFILE
skipff <= skipstatus.DB_MAX_OUTPUT_PORT_TYPE
clock => LPM_FF:SKIP.clock
clock => LPM_FF:CARRY.clock
clock => regfile:REGFILE.clock
EXEC1 => alu:ALU.exec1
instr[0] => alu:ALU.instruction[0]
instr[0] => regfile:REGFILE.port2addr[0]
instr[1] => alu:ALU.instruction[1]
instr[1] => regfile:REGFILE.port2addr[1]
instr[2] => alu:ALU.instruction[2]
instr[2] => regfile:REGFILE.port1addr[0]
instr[3] => alu:ALU.instruction[3]
instr[3] => regfile:REGFILE.port1addr[1]
instr[4] => alu:ALU.instruction[4]
instr[5] => alu:ALU.instruction[5]
instr[6] => alu:ALU.instruction[6]
instr[7] => alu:ALU.instruction[7]
instr[8] => alu:ALU.instruction[8]
instr[9] => alu:ALU.instruction[9]
instr[10] => alu:ALU.instruction[10]
instr[11] => alu:ALU.instruction[11]
instr[12] => alu:ALU.instruction[12]
instr[13] => alu:ALU.instruction[13]
instr[14] => alu:ALU.instruction[14]
instr[15] => alu:ALU.instruction[15]
r0wen => regfile:REGFILE.r0wen
r0din[0] => regfile:REGFILE.r0din[0]
r0din[1] => regfile:REGFILE.r0din[1]
r0din[2] => regfile:REGFILE.r0din[2]
r0din[3] => regfile:REGFILE.r0din[3]
r0din[4] => regfile:REGFILE.r0din[4]
r0din[5] => regfile:REGFILE.r0din[5]
r0din[6] => regfile:REGFILE.r0din[6]
r0din[7] => regfile:REGFILE.r0din[7]
r0din[8] => regfile:REGFILE.r0din[8]
r0din[9] => regfile:REGFILE.r0din[9]
r0din[10] => regfile:REGFILE.r0din[10]
r0din[11] => regfile:REGFILE.r0din[11]
r0din[12] => regfile:REGFILE.r0din[12]
r0din[13] => regfile:REGFILE.r0din[13]
r0din[14] => regfile:REGFILE.r0din[14]
r0din[15] => regfile:REGFILE.r0din[15]
carryff <= LPM_FF:CARRY.q[0]
r0q[0] <= regfile:REGFILE.r0q[0]
r0q[1] <= regfile:REGFILE.r0q[1]
r0q[2] <= regfile:REGFILE.r0q[2]
r0q[3] <= regfile:REGFILE.r0q[3]
r0q[4] <= regfile:REGFILE.r0q[4]
r0q[5] <= regfile:REGFILE.r0q[5]
r0q[6] <= regfile:REGFILE.r0q[6]
r0q[7] <= regfile:REGFILE.r0q[7]
r0q[8] <= regfile:REGFILE.r0q[8]
r0q[9] <= regfile:REGFILE.r0q[9]
r0q[10] <= regfile:REGFILE.r0q[10]
r0q[11] <= regfile:REGFILE.r0q[11]
r0q[12] <= regfile:REGFILE.r0q[12]
r0q[13] <= regfile:REGFILE.r0q[13]
r0q[14] <= regfile:REGFILE.r0q[14]
r0q[15] <= regfile:REGFILE.r0q[15]
testr1q[0] <= regfile:REGFILE.testr1q[0]
testr1q[1] <= regfile:REGFILE.testr1q[1]
testr1q[2] <= regfile:REGFILE.testr1q[2]
testr1q[3] <= regfile:REGFILE.testr1q[3]
testr1q[4] <= regfile:REGFILE.testr1q[4]
testr1q[5] <= regfile:REGFILE.testr1q[5]
testr1q[6] <= regfile:REGFILE.testr1q[6]
testr1q[7] <= regfile:REGFILE.testr1q[7]
testr1q[8] <= regfile:REGFILE.testr1q[8]
testr1q[9] <= regfile:REGFILE.testr1q[9]
testr1q[10] <= regfile:REGFILE.testr1q[10]
testr1q[11] <= regfile:REGFILE.testr1q[11]
testr1q[12] <= regfile:REGFILE.testr1q[12]
testr1q[13] <= regfile:REGFILE.testr1q[13]
testr1q[14] <= regfile:REGFILE.testr1q[14]
testr1q[15] <= regfile:REGFILE.testr1q[15]
testr2q[0] <= regfile:REGFILE.testr2q[0]
testr2q[1] <= regfile:REGFILE.testr2q[1]
testr2q[2] <= regfile:REGFILE.testr2q[2]
testr2q[3] <= regfile:REGFILE.testr2q[3]
testr2q[4] <= regfile:REGFILE.testr2q[4]
testr2q[5] <= regfile:REGFILE.testr2q[5]
testr2q[6] <= regfile:REGFILE.testr2q[6]
testr2q[7] <= regfile:REGFILE.testr2q[7]
testr2q[8] <= regfile:REGFILE.testr2q[8]
testr2q[9] <= regfile:REGFILE.testr2q[9]
testr2q[10] <= regfile:REGFILE.testr2q[10]
testr2q[11] <= regfile:REGFILE.testr2q[11]
testr2q[12] <= regfile:REGFILE.testr2q[12]
testr2q[13] <= regfile:REGFILE.testr2q[13]
testr2q[14] <= regfile:REGFILE.testr2q[14]
testr2q[15] <= regfile:REGFILE.testr2q[15]
testr3q[0] <= regfile:REGFILE.testr3q[0]
testr3q[1] <= regfile:REGFILE.testr3q[1]
testr3q[2] <= regfile:REGFILE.testr3q[2]
testr3q[3] <= regfile:REGFILE.testr3q[3]
testr3q[4] <= regfile:REGFILE.testr3q[4]
testr3q[5] <= regfile:REGFILE.testr3q[5]
testr3q[6] <= regfile:REGFILE.testr3q[6]
testr3q[7] <= regfile:REGFILE.testr3q[7]
testr3q[8] <= regfile:REGFILE.testr3q[8]
testr3q[9] <= regfile:REGFILE.testr3q[9]
testr3q[10] <= regfile:REGFILE.testr3q[10]
testr3q[11] <= regfile:REGFILE.testr3q[11]
testr3q[12] <= regfile:REGFILE.testr3q[12]
testr3q[13] <= regfile:REGFILE.testr3q[13]
testr3q[14] <= regfile:REGFILE.testr3q[14]
testr3q[15] <= regfile:REGFILE.testr3q[15]


|MU0CPU|top:REGFILE|LPM_FF:SKIP
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|MU0CPU|top:REGFILE|alu:ALU
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => Mux0.IN10
instruction[4] => Mux1.IN9
instruction[4] => Mux2.IN10
instruction[4] => Mux3.IN10
instruction[4] => Mux4.IN10
instruction[4] => Mux5.IN10
instruction[4] => Mux6.IN10
instruction[4] => Mux7.IN10
instruction[4] => Mux8.IN10
instruction[4] => Mux9.IN10
instruction[4] => Mux10.IN10
instruction[4] => Mux11.IN10
instruction[4] => Mux12.IN10
instruction[4] => Mux13.IN10
instruction[4] => Mux14.IN10
instruction[4] => Mux15.IN10
instruction[4] => Mux16.IN10
instruction[4] => carryout.IN0
instruction[4] => shiftin.IN1
instruction[5] => Mux0.IN9
instruction[5] => Mux1.IN8
instruction[5] => Mux2.IN9
instruction[5] => Mux3.IN9
instruction[5] => Mux4.IN9
instruction[5] => Mux5.IN9
instruction[5] => Mux6.IN9
instruction[5] => Mux7.IN9
instruction[5] => Mux8.IN9
instruction[5] => Mux9.IN9
instruction[5] => Mux10.IN9
instruction[5] => Mux11.IN9
instruction[5] => Mux12.IN9
instruction[5] => Mux13.IN9
instruction[5] => Mux14.IN9
instruction[5] => Mux15.IN9
instruction[5] => Mux16.IN9
instruction[5] => carryout.IN1
instruction[5] => shiftin.IN1
instruction[6] => Mux0.IN8
instruction[6] => Mux1.IN7
instruction[6] => Mux2.IN8
instruction[6] => Mux3.IN8
instruction[6] => Mux4.IN8
instruction[6] => Mux5.IN8
instruction[6] => Mux6.IN8
instruction[6] => Mux7.IN8
instruction[6] => Mux8.IN8
instruction[6] => Mux9.IN8
instruction[6] => Mux10.IN8
instruction[6] => Mux11.IN8
instruction[6] => Mux12.IN8
instruction[6] => Mux13.IN8
instruction[6] => Mux14.IN8
instruction[6] => Mux15.IN8
instruction[6] => Mux16.IN8
instruction[6] => shiftin.IN1
instruction[6] => carryout.IN1
instruction[7] => carryen.IN0
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => STA.IN1
instruction[12] => SUB.IN1
instruction[12] => JMI.IN1
instruction[12] => STP.IN1
instruction[12] => LSL.IN1
instruction[12] => cin.IN1
instruction[12] => cin.IN1
instruction[12] => cin.IN1
instruction[12] => LSR.IN1
instruction[12] => LDI.IN1
instruction[12] => JEQ.IN1
instruction[12] => JMP.IN1
instruction[12] => ADD.IN1
instruction[12] => LDA.IN1
instruction[13] => SUB.IN1
instruction[13] => STP.IN1
instruction[13] => LSR.IN1
instruction[13] => cin.IN1
instruction[13] => cin.IN1
instruction[13] => cin.IN1
instruction[13] => LSL.IN1
instruction[13] => JMI.IN1
instruction[13] => STA.IN1
instruction[14] => STP.IN0
instruction[14] => cin.IN0
instruction[14] => cin.IN1
instruction[14] => cin.IN1
instruction[14] => LSR.IN0
instruction[14] => SUB.IN0
instruction[15] => LSR.IN1
instruction[15] => cin.IN1
instruction[15] => cin.IN0
instruction[15] => cin.IN0
instruction[15] => STP.IN1
instruction[15] => SUB.IN1
rddata[0] => Add0.IN16
rddata[0] => Add2.IN32
rddata[1] => Add0.IN15
rddata[1] => Add2.IN31
rddata[2] => Add0.IN14
rddata[2] => Add2.IN30
rddata[3] => Add0.IN13
rddata[3] => Add2.IN29
rddata[4] => Add0.IN12
rddata[4] => Add2.IN28
rddata[5] => Add0.IN11
rddata[5] => Add2.IN27
rddata[6] => Add0.IN10
rddata[6] => Add2.IN26
rddata[7] => Add0.IN9
rddata[7] => Add2.IN25
rddata[8] => Add0.IN8
rddata[8] => Add2.IN24
rddata[9] => Add0.IN7
rddata[9] => Add2.IN23
rddata[10] => Add0.IN6
rddata[10] => Add2.IN22
rddata[11] => Add0.IN5
rddata[11] => Add2.IN21
rddata[12] => Add0.IN4
rddata[12] => Add2.IN20
rddata[13] => Add0.IN3
rddata[13] => Add2.IN19
rddata[14] => Add0.IN2
rddata[14] => Add2.IN18
rddata[15] => Add0.IN1
rddata[15] => Add2.IN17
rsdata[0] => carryout.IN1
rsdata[0] => Add0.IN32
rsdata[0] => Add4.IN31
rsdata[0] => Mux0.IN7
rsdata[0] => Add2.IN16
rsdata[1] => Add0.IN31
rsdata[1] => Add4.IN30
rsdata[1] => Mux16.IN7
rsdata[1] => Add2.IN15
rsdata[2] => Add0.IN30
rsdata[2] => Add4.IN29
rsdata[2] => Mux15.IN7
rsdata[2] => Add2.IN14
rsdata[3] => Add0.IN29
rsdata[3] => Add4.IN28
rsdata[3] => Mux14.IN7
rsdata[3] => Add2.IN13
rsdata[4] => Add0.IN28
rsdata[4] => Add4.IN27
rsdata[4] => Mux13.IN7
rsdata[4] => Add2.IN12
rsdata[5] => Add0.IN27
rsdata[5] => Add4.IN26
rsdata[5] => Mux12.IN7
rsdata[5] => Add2.IN11
rsdata[6] => Add0.IN26
rsdata[6] => Add4.IN25
rsdata[6] => Mux11.IN7
rsdata[6] => Add2.IN10
rsdata[7] => Add0.IN25
rsdata[7] => Add4.IN24
rsdata[7] => Mux10.IN7
rsdata[7] => Add2.IN9
rsdata[8] => Add0.IN24
rsdata[8] => Add4.IN23
rsdata[8] => Mux9.IN7
rsdata[8] => Add2.IN8
rsdata[9] => Add0.IN23
rsdata[9] => Add4.IN22
rsdata[9] => Mux8.IN7
rsdata[9] => Add2.IN7
rsdata[10] => Add0.IN22
rsdata[10] => Add4.IN21
rsdata[10] => Mux7.IN7
rsdata[10] => Add2.IN6
rsdata[11] => Add0.IN21
rsdata[11] => Add4.IN20
rsdata[11] => Mux6.IN7
rsdata[11] => Add2.IN5
rsdata[12] => Add0.IN20
rsdata[12] => Add4.IN19
rsdata[12] => Mux5.IN7
rsdata[12] => Add2.IN4
rsdata[13] => Add0.IN19
rsdata[13] => Add4.IN18
rsdata[13] => Mux4.IN7
rsdata[13] => Add2.IN3
rsdata[14] => Add0.IN18
rsdata[14] => Add4.IN17
rsdata[14] => Mux3.IN7
rsdata[14] => Add2.IN2
rsdata[15] => cin.IN1
rsdata[15] => Add0.IN17
rsdata[15] => Add4.IN16
rsdata[15] => Mux2.IN7
rsdata[15] => Add2.IN1
carrystatus => cin.IN1
skipstatus => ~NO_FANOUT~
exec1 => wenout.IN1
exec1 => carryen.IN1
exec1 => skipen.DATAIN
aluout[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
carryout <= carryout.DB_MAX_OUTPUT_PORT_TYPE
skipout <= <GND>
carryen <= carryen.DB_MAX_OUTPUT_PORT_TYPE
skipen <= exec1.DB_MAX_OUTPUT_PORT_TYPE
wenout <= wenout.DB_MAX_OUTPUT_PORT_TYPE


|MU0CPU|top:REGFILE|LPM_FF:CARRY
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|MU0CPU|top:REGFILE|regfile:REGFILE
q1[0] <= LPM_MUX:MUX4A.result[0]
q1[1] <= LPM_MUX:MUX4A.result[1]
q1[2] <= LPM_MUX:MUX4A.result[2]
q1[3] <= LPM_MUX:MUX4A.result[3]
q1[4] <= LPM_MUX:MUX4A.result[4]
q1[5] <= LPM_MUX:MUX4A.result[5]
q1[6] <= LPM_MUX:MUX4A.result[6]
q1[7] <= LPM_MUX:MUX4A.result[7]
q1[8] <= LPM_MUX:MUX4A.result[8]
q1[9] <= LPM_MUX:MUX4A.result[9]
q1[10] <= LPM_MUX:MUX4A.result[10]
q1[11] <= LPM_MUX:MUX4A.result[11]
q1[12] <= LPM_MUX:MUX4A.result[12]
q1[13] <= LPM_MUX:MUX4A.result[13]
q1[14] <= LPM_MUX:MUX4A.result[14]
q1[15] <= LPM_MUX:MUX4A.result[15]
clock => LPM_FF:R1.clock
clock => LPM_FF:R2.clock
clock => LPM_FF:R3.clock
clock => LPM_FF:R0.clock
wen => LPM_DECODE:DEMUX4.enable
port1addr[0] => LPM_DECODE:DEMUX4.data[0]
port1addr[0] => LPM_MUX:MUX4A.sel[0]
port1addr[1] => LPM_DECODE:DEMUX4.data[1]
port1addr[1] => LPM_MUX:MUX4A.sel[1]
din[0] => LPM_FF:R1.data[0]
din[0] => LPM_FF:R2.data[0]
din[0] => LPM_FF:R3.data[0]
din[0] => BUSMUX:MUX2.dataa[0]
din[1] => LPM_FF:R1.data[1]
din[1] => LPM_FF:R2.data[1]
din[1] => LPM_FF:R3.data[1]
din[1] => BUSMUX:MUX2.dataa[1]
din[2] => LPM_FF:R1.data[2]
din[2] => LPM_FF:R2.data[2]
din[2] => LPM_FF:R3.data[2]
din[2] => BUSMUX:MUX2.dataa[2]
din[3] => LPM_FF:R1.data[3]
din[3] => LPM_FF:R2.data[3]
din[3] => LPM_FF:R3.data[3]
din[3] => BUSMUX:MUX2.dataa[3]
din[4] => LPM_FF:R1.data[4]
din[4] => LPM_FF:R2.data[4]
din[4] => LPM_FF:R3.data[4]
din[4] => BUSMUX:MUX2.dataa[4]
din[5] => LPM_FF:R1.data[5]
din[5] => LPM_FF:R2.data[5]
din[5] => LPM_FF:R3.data[5]
din[5] => BUSMUX:MUX2.dataa[5]
din[6] => LPM_FF:R1.data[6]
din[6] => LPM_FF:R2.data[6]
din[6] => LPM_FF:R3.data[6]
din[6] => BUSMUX:MUX2.dataa[6]
din[7] => LPM_FF:R1.data[7]
din[7] => LPM_FF:R2.data[7]
din[7] => LPM_FF:R3.data[7]
din[7] => BUSMUX:MUX2.dataa[7]
din[8] => LPM_FF:R1.data[8]
din[8] => LPM_FF:R2.data[8]
din[8] => LPM_FF:R3.data[8]
din[8] => BUSMUX:MUX2.dataa[8]
din[9] => LPM_FF:R1.data[9]
din[9] => LPM_FF:R2.data[9]
din[9] => LPM_FF:R3.data[9]
din[9] => BUSMUX:MUX2.dataa[9]
din[10] => LPM_FF:R1.data[10]
din[10] => LPM_FF:R2.data[10]
din[10] => LPM_FF:R3.data[10]
din[10] => BUSMUX:MUX2.dataa[10]
din[11] => LPM_FF:R1.data[11]
din[11] => LPM_FF:R2.data[11]
din[11] => LPM_FF:R3.data[11]
din[11] => BUSMUX:MUX2.dataa[11]
din[12] => LPM_FF:R1.data[12]
din[12] => LPM_FF:R2.data[12]
din[12] => LPM_FF:R3.data[12]
din[12] => BUSMUX:MUX2.dataa[12]
din[13] => LPM_FF:R1.data[13]
din[13] => LPM_FF:R2.data[13]
din[13] => LPM_FF:R3.data[13]
din[13] => BUSMUX:MUX2.dataa[13]
din[14] => LPM_FF:R1.data[14]
din[14] => LPM_FF:R2.data[14]
din[14] => LPM_FF:R3.data[14]
din[14] => BUSMUX:MUX2.dataa[14]
din[15] => LPM_FF:R1.data[15]
din[15] => LPM_FF:R2.data[15]
din[15] => LPM_FF:R3.data[15]
din[15] => BUSMUX:MUX2.dataa[15]
r0wen => G1.IN1
r0wen => BUSMUX:MUX2.sel
r0din[0] => BUSMUX:MUX2.datab[0]
r0din[1] => BUSMUX:MUX2.datab[1]
r0din[2] => BUSMUX:MUX2.datab[2]
r0din[3] => BUSMUX:MUX2.datab[3]
r0din[4] => BUSMUX:MUX2.datab[4]
r0din[5] => BUSMUX:MUX2.datab[5]
r0din[6] => BUSMUX:MUX2.datab[6]
r0din[7] => BUSMUX:MUX2.datab[7]
r0din[8] => BUSMUX:MUX2.datab[8]
r0din[9] => BUSMUX:MUX2.datab[9]
r0din[10] => BUSMUX:MUX2.datab[10]
r0din[11] => BUSMUX:MUX2.datab[11]
r0din[12] => BUSMUX:MUX2.datab[12]
r0din[13] => BUSMUX:MUX2.datab[13]
r0din[14] => BUSMUX:MUX2.datab[14]
r0din[15] => BUSMUX:MUX2.datab[15]
q2[0] <= LPM_MUX:MUX4B.result[0]
q2[1] <= LPM_MUX:MUX4B.result[1]
q2[2] <= LPM_MUX:MUX4B.result[2]
q2[3] <= LPM_MUX:MUX4B.result[3]
q2[4] <= LPM_MUX:MUX4B.result[4]
q2[5] <= LPM_MUX:MUX4B.result[5]
q2[6] <= LPM_MUX:MUX4B.result[6]
q2[7] <= LPM_MUX:MUX4B.result[7]
q2[8] <= LPM_MUX:MUX4B.result[8]
q2[9] <= LPM_MUX:MUX4B.result[9]
q2[10] <= LPM_MUX:MUX4B.result[10]
q2[11] <= LPM_MUX:MUX4B.result[11]
q2[12] <= LPM_MUX:MUX4B.result[12]
q2[13] <= LPM_MUX:MUX4B.result[13]
q2[14] <= LPM_MUX:MUX4B.result[14]
q2[15] <= LPM_MUX:MUX4B.result[15]
port2addr[0] => LPM_MUX:MUX4B.sel[0]
port2addr[1] => LPM_MUX:MUX4B.sel[1]
r0q[0] <= muxin[0][0].DB_MAX_OUTPUT_PORT_TYPE
r0q[1] <= muxin[0][1].DB_MAX_OUTPUT_PORT_TYPE
r0q[2] <= muxin[0][2].DB_MAX_OUTPUT_PORT_TYPE
r0q[3] <= muxin[0][3].DB_MAX_OUTPUT_PORT_TYPE
r0q[4] <= muxin[0][4].DB_MAX_OUTPUT_PORT_TYPE
r0q[5] <= muxin[0][5].DB_MAX_OUTPUT_PORT_TYPE
r0q[6] <= muxin[0][6].DB_MAX_OUTPUT_PORT_TYPE
r0q[7] <= muxin[0][7].DB_MAX_OUTPUT_PORT_TYPE
r0q[8] <= muxin[0][8].DB_MAX_OUTPUT_PORT_TYPE
r0q[9] <= muxin[0][9].DB_MAX_OUTPUT_PORT_TYPE
r0q[10] <= muxin[0][10].DB_MAX_OUTPUT_PORT_TYPE
r0q[11] <= muxin[0][11].DB_MAX_OUTPUT_PORT_TYPE
r0q[12] <= muxin[0][12].DB_MAX_OUTPUT_PORT_TYPE
r0q[13] <= muxin[0][13].DB_MAX_OUTPUT_PORT_TYPE
r0q[14] <= muxin[0][14].DB_MAX_OUTPUT_PORT_TYPE
r0q[15] <= muxin[0][15].DB_MAX_OUTPUT_PORT_TYPE
testr1q[0] <= muxin[1][0].DB_MAX_OUTPUT_PORT_TYPE
testr1q[1] <= muxin[1][1].DB_MAX_OUTPUT_PORT_TYPE
testr1q[2] <= muxin[1][2].DB_MAX_OUTPUT_PORT_TYPE
testr1q[3] <= muxin[1][3].DB_MAX_OUTPUT_PORT_TYPE
testr1q[4] <= muxin[1][4].DB_MAX_OUTPUT_PORT_TYPE
testr1q[5] <= muxin[1][5].DB_MAX_OUTPUT_PORT_TYPE
testr1q[6] <= muxin[1][6].DB_MAX_OUTPUT_PORT_TYPE
testr1q[7] <= muxin[1][7].DB_MAX_OUTPUT_PORT_TYPE
testr1q[8] <= muxin[1][8].DB_MAX_OUTPUT_PORT_TYPE
testr1q[9] <= muxin[1][9].DB_MAX_OUTPUT_PORT_TYPE
testr1q[10] <= muxin[1][10].DB_MAX_OUTPUT_PORT_TYPE
testr1q[11] <= muxin[1][11].DB_MAX_OUTPUT_PORT_TYPE
testr1q[12] <= muxin[1][12].DB_MAX_OUTPUT_PORT_TYPE
testr1q[13] <= muxin[1][13].DB_MAX_OUTPUT_PORT_TYPE
testr1q[14] <= muxin[1][14].DB_MAX_OUTPUT_PORT_TYPE
testr1q[15] <= muxin[1][15].DB_MAX_OUTPUT_PORT_TYPE
testr2q[0] <= muxin[2][0].DB_MAX_OUTPUT_PORT_TYPE
testr2q[1] <= muxin[2][1].DB_MAX_OUTPUT_PORT_TYPE
testr2q[2] <= muxin[2][2].DB_MAX_OUTPUT_PORT_TYPE
testr2q[3] <= muxin[2][3].DB_MAX_OUTPUT_PORT_TYPE
testr2q[4] <= muxin[2][4].DB_MAX_OUTPUT_PORT_TYPE
testr2q[5] <= muxin[2][5].DB_MAX_OUTPUT_PORT_TYPE
testr2q[6] <= muxin[2][6].DB_MAX_OUTPUT_PORT_TYPE
testr2q[7] <= muxin[2][7].DB_MAX_OUTPUT_PORT_TYPE
testr2q[8] <= muxin[2][8].DB_MAX_OUTPUT_PORT_TYPE
testr2q[9] <= muxin[2][9].DB_MAX_OUTPUT_PORT_TYPE
testr2q[10] <= muxin[2][10].DB_MAX_OUTPUT_PORT_TYPE
testr2q[11] <= muxin[2][11].DB_MAX_OUTPUT_PORT_TYPE
testr2q[12] <= muxin[2][12].DB_MAX_OUTPUT_PORT_TYPE
testr2q[13] <= muxin[2][13].DB_MAX_OUTPUT_PORT_TYPE
testr2q[14] <= muxin[2][14].DB_MAX_OUTPUT_PORT_TYPE
testr2q[15] <= muxin[2][15].DB_MAX_OUTPUT_PORT_TYPE
testr3q[0] <= muxin[3][0].DB_MAX_OUTPUT_PORT_TYPE
testr3q[1] <= muxin[3][1].DB_MAX_OUTPUT_PORT_TYPE
testr3q[2] <= muxin[3][2].DB_MAX_OUTPUT_PORT_TYPE
testr3q[3] <= muxin[3][3].DB_MAX_OUTPUT_PORT_TYPE
testr3q[4] <= muxin[3][4].DB_MAX_OUTPUT_PORT_TYPE
testr3q[5] <= muxin[3][5].DB_MAX_OUTPUT_PORT_TYPE
testr3q[6] <= muxin[3][6].DB_MAX_OUTPUT_PORT_TYPE
testr3q[7] <= muxin[3][7].DB_MAX_OUTPUT_PORT_TYPE
testr3q[8] <= muxin[3][8].DB_MAX_OUTPUT_PORT_TYPE
testr3q[9] <= muxin[3][9].DB_MAX_OUTPUT_PORT_TYPE
testr3q[10] <= muxin[3][10].DB_MAX_OUTPUT_PORT_TYPE
testr3q[11] <= muxin[3][11].DB_MAX_OUTPUT_PORT_TYPE
testr3q[12] <= muxin[3][12].DB_MAX_OUTPUT_PORT_TYPE
testr3q[13] <= muxin[3][13].DB_MAX_OUTPUT_PORT_TYPE
testr3q[14] <= muxin[3][14].DB_MAX_OUTPUT_PORT_TYPE
testr3q[15] <= muxin[3][15].DB_MAX_OUTPUT_PORT_TYPE


|MU0CPU|top:REGFILE|regfile:REGFILE|LPM_MUX:MUX4A
data[0][0] => mux_ilc:auto_generated.data[0]
data[0][1] => mux_ilc:auto_generated.data[1]
data[0][2] => mux_ilc:auto_generated.data[2]
data[0][3] => mux_ilc:auto_generated.data[3]
data[0][4] => mux_ilc:auto_generated.data[4]
data[0][5] => mux_ilc:auto_generated.data[5]
data[0][6] => mux_ilc:auto_generated.data[6]
data[0][7] => mux_ilc:auto_generated.data[7]
data[0][8] => mux_ilc:auto_generated.data[8]
data[0][9] => mux_ilc:auto_generated.data[9]
data[0][10] => mux_ilc:auto_generated.data[10]
data[0][11] => mux_ilc:auto_generated.data[11]
data[0][12] => mux_ilc:auto_generated.data[12]
data[0][13] => mux_ilc:auto_generated.data[13]
data[0][14] => mux_ilc:auto_generated.data[14]
data[0][15] => mux_ilc:auto_generated.data[15]
data[1][0] => mux_ilc:auto_generated.data[16]
data[1][1] => mux_ilc:auto_generated.data[17]
data[1][2] => mux_ilc:auto_generated.data[18]
data[1][3] => mux_ilc:auto_generated.data[19]
data[1][4] => mux_ilc:auto_generated.data[20]
data[1][5] => mux_ilc:auto_generated.data[21]
data[1][6] => mux_ilc:auto_generated.data[22]
data[1][7] => mux_ilc:auto_generated.data[23]
data[1][8] => mux_ilc:auto_generated.data[24]
data[1][9] => mux_ilc:auto_generated.data[25]
data[1][10] => mux_ilc:auto_generated.data[26]
data[1][11] => mux_ilc:auto_generated.data[27]
data[1][12] => mux_ilc:auto_generated.data[28]
data[1][13] => mux_ilc:auto_generated.data[29]
data[1][14] => mux_ilc:auto_generated.data[30]
data[1][15] => mux_ilc:auto_generated.data[31]
data[2][0] => mux_ilc:auto_generated.data[32]
data[2][1] => mux_ilc:auto_generated.data[33]
data[2][2] => mux_ilc:auto_generated.data[34]
data[2][3] => mux_ilc:auto_generated.data[35]
data[2][4] => mux_ilc:auto_generated.data[36]
data[2][5] => mux_ilc:auto_generated.data[37]
data[2][6] => mux_ilc:auto_generated.data[38]
data[2][7] => mux_ilc:auto_generated.data[39]
data[2][8] => mux_ilc:auto_generated.data[40]
data[2][9] => mux_ilc:auto_generated.data[41]
data[2][10] => mux_ilc:auto_generated.data[42]
data[2][11] => mux_ilc:auto_generated.data[43]
data[2][12] => mux_ilc:auto_generated.data[44]
data[2][13] => mux_ilc:auto_generated.data[45]
data[2][14] => mux_ilc:auto_generated.data[46]
data[2][15] => mux_ilc:auto_generated.data[47]
data[3][0] => mux_ilc:auto_generated.data[48]
data[3][1] => mux_ilc:auto_generated.data[49]
data[3][2] => mux_ilc:auto_generated.data[50]
data[3][3] => mux_ilc:auto_generated.data[51]
data[3][4] => mux_ilc:auto_generated.data[52]
data[3][5] => mux_ilc:auto_generated.data[53]
data[3][6] => mux_ilc:auto_generated.data[54]
data[3][7] => mux_ilc:auto_generated.data[55]
data[3][8] => mux_ilc:auto_generated.data[56]
data[3][9] => mux_ilc:auto_generated.data[57]
data[3][10] => mux_ilc:auto_generated.data[58]
data[3][11] => mux_ilc:auto_generated.data[59]
data[3][12] => mux_ilc:auto_generated.data[60]
data[3][13] => mux_ilc:auto_generated.data[61]
data[3][14] => mux_ilc:auto_generated.data[62]
data[3][15] => mux_ilc:auto_generated.data[63]
sel[0] => mux_ilc:auto_generated.sel[0]
sel[1] => mux_ilc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ilc:auto_generated.result[0]
result[1] <= mux_ilc:auto_generated.result[1]
result[2] <= mux_ilc:auto_generated.result[2]
result[3] <= mux_ilc:auto_generated.result[3]
result[4] <= mux_ilc:auto_generated.result[4]
result[5] <= mux_ilc:auto_generated.result[5]
result[6] <= mux_ilc:auto_generated.result[6]
result[7] <= mux_ilc:auto_generated.result[7]
result[8] <= mux_ilc:auto_generated.result[8]
result[9] <= mux_ilc:auto_generated.result[9]
result[10] <= mux_ilc:auto_generated.result[10]
result[11] <= mux_ilc:auto_generated.result[11]
result[12] <= mux_ilc:auto_generated.result[12]
result[13] <= mux_ilc:auto_generated.result[13]
result[14] <= mux_ilc:auto_generated.result[14]
result[15] <= mux_ilc:auto_generated.result[15]


|MU0CPU|top:REGFILE|regfile:REGFILE|LPM_MUX:MUX4A|mux_ilc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|MU0CPU|top:REGFILE|regfile:REGFILE|LPM_FF:R1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|MU0CPU|top:REGFILE|regfile:REGFILE|LPM_DECODE:DEMUX4
data[0] => decode_2of:auto_generated.data[0]
data[1] => decode_2of:auto_generated.data[1]
enable => decode_2of:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_2of:auto_generated.eq[0]
eq[1] <= decode_2of:auto_generated.eq[1]
eq[2] <= decode_2of:auto_generated.eq[2]
eq[3] <= decode_2of:auto_generated.eq[3]


|MU0CPU|top:REGFILE|regfile:REGFILE|LPM_DECODE:DEMUX4|decode_2of:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode22w[1].IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|MU0CPU|top:REGFILE|regfile:REGFILE|LPM_FF:R2
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|MU0CPU|top:REGFILE|regfile:REGFILE|LPM_FF:R3
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|MU0CPU|top:REGFILE|regfile:REGFILE|LPM_FF:R0
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|MU0CPU|top:REGFILE|regfile:REGFILE|BUSMUX:MUX2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|MU0CPU|top:REGFILE|regfile:REGFILE|BUSMUX:MUX2|LPM_MUX:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|MU0CPU|top:REGFILE|regfile:REGFILE|BUSMUX:MUX2|LPM_MUX:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MU0CPU|top:REGFILE|regfile:REGFILE|LPM_MUX:MUX4B
data[0][0] => mux_ilc:auto_generated.data[0]
data[0][1] => mux_ilc:auto_generated.data[1]
data[0][2] => mux_ilc:auto_generated.data[2]
data[0][3] => mux_ilc:auto_generated.data[3]
data[0][4] => mux_ilc:auto_generated.data[4]
data[0][5] => mux_ilc:auto_generated.data[5]
data[0][6] => mux_ilc:auto_generated.data[6]
data[0][7] => mux_ilc:auto_generated.data[7]
data[0][8] => mux_ilc:auto_generated.data[8]
data[0][9] => mux_ilc:auto_generated.data[9]
data[0][10] => mux_ilc:auto_generated.data[10]
data[0][11] => mux_ilc:auto_generated.data[11]
data[0][12] => mux_ilc:auto_generated.data[12]
data[0][13] => mux_ilc:auto_generated.data[13]
data[0][14] => mux_ilc:auto_generated.data[14]
data[0][15] => mux_ilc:auto_generated.data[15]
data[1][0] => mux_ilc:auto_generated.data[16]
data[1][1] => mux_ilc:auto_generated.data[17]
data[1][2] => mux_ilc:auto_generated.data[18]
data[1][3] => mux_ilc:auto_generated.data[19]
data[1][4] => mux_ilc:auto_generated.data[20]
data[1][5] => mux_ilc:auto_generated.data[21]
data[1][6] => mux_ilc:auto_generated.data[22]
data[1][7] => mux_ilc:auto_generated.data[23]
data[1][8] => mux_ilc:auto_generated.data[24]
data[1][9] => mux_ilc:auto_generated.data[25]
data[1][10] => mux_ilc:auto_generated.data[26]
data[1][11] => mux_ilc:auto_generated.data[27]
data[1][12] => mux_ilc:auto_generated.data[28]
data[1][13] => mux_ilc:auto_generated.data[29]
data[1][14] => mux_ilc:auto_generated.data[30]
data[1][15] => mux_ilc:auto_generated.data[31]
data[2][0] => mux_ilc:auto_generated.data[32]
data[2][1] => mux_ilc:auto_generated.data[33]
data[2][2] => mux_ilc:auto_generated.data[34]
data[2][3] => mux_ilc:auto_generated.data[35]
data[2][4] => mux_ilc:auto_generated.data[36]
data[2][5] => mux_ilc:auto_generated.data[37]
data[2][6] => mux_ilc:auto_generated.data[38]
data[2][7] => mux_ilc:auto_generated.data[39]
data[2][8] => mux_ilc:auto_generated.data[40]
data[2][9] => mux_ilc:auto_generated.data[41]
data[2][10] => mux_ilc:auto_generated.data[42]
data[2][11] => mux_ilc:auto_generated.data[43]
data[2][12] => mux_ilc:auto_generated.data[44]
data[2][13] => mux_ilc:auto_generated.data[45]
data[2][14] => mux_ilc:auto_generated.data[46]
data[2][15] => mux_ilc:auto_generated.data[47]
data[3][0] => mux_ilc:auto_generated.data[48]
data[3][1] => mux_ilc:auto_generated.data[49]
data[3][2] => mux_ilc:auto_generated.data[50]
data[3][3] => mux_ilc:auto_generated.data[51]
data[3][4] => mux_ilc:auto_generated.data[52]
data[3][5] => mux_ilc:auto_generated.data[53]
data[3][6] => mux_ilc:auto_generated.data[54]
data[3][7] => mux_ilc:auto_generated.data[55]
data[3][8] => mux_ilc:auto_generated.data[56]
data[3][9] => mux_ilc:auto_generated.data[57]
data[3][10] => mux_ilc:auto_generated.data[58]
data[3][11] => mux_ilc:auto_generated.data[59]
data[3][12] => mux_ilc:auto_generated.data[60]
data[3][13] => mux_ilc:auto_generated.data[61]
data[3][14] => mux_ilc:auto_generated.data[62]
data[3][15] => mux_ilc:auto_generated.data[63]
sel[0] => mux_ilc:auto_generated.sel[0]
sel[1] => mux_ilc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ilc:auto_generated.result[0]
result[1] <= mux_ilc:auto_generated.result[1]
result[2] <= mux_ilc:auto_generated.result[2]
result[3] <= mux_ilc:auto_generated.result[3]
result[4] <= mux_ilc:auto_generated.result[4]
result[5] <= mux_ilc:auto_generated.result[5]
result[6] <= mux_ilc:auto_generated.result[6]
result[7] <= mux_ilc:auto_generated.result[7]
result[8] <= mux_ilc:auto_generated.result[8]
result[9] <= mux_ilc:auto_generated.result[9]
result[10] <= mux_ilc:auto_generated.result[10]
result[11] <= mux_ilc:auto_generated.result[11]
result[12] <= mux_ilc:auto_generated.result[12]
result[13] <= mux_ilc:auto_generated.result[13]
result[14] <= mux_ilc:auto_generated.result[14]
result[15] <= mux_ilc:auto_generated.result[15]


|MU0CPU|top:REGFILE|regfile:REGFILE|LPM_MUX:MUX4B|mux_ilc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|MU0CPU|BUSMUX:MUX
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|MU0CPU|BUSMUX:MUX|LPM_MUX:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|MU0CPU|BUSMUX:MUX|LPM_MUX:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MU0CPU|LPM_FF:IR
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
data[15] => dffs[15].DATAIN
data[15] => dffs[15].ADATA
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => dffs[15].SLOAD
sload => dffs[14].SLOAD
sload => dffs[13].SLOAD
sload => dffs[12].SLOAD
sload => dffs[11].SLOAD
sload => dffs[10].SLOAD
sload => dffs[9].SLOAD
sload => dffs[8].SLOAD
sload => dffs[7].SLOAD
sload => dffs[6].SLOAD
sload => dffs[5].SLOAD
sload => dffs[4].SLOAD
sload => dffs[3].SLOAD
sload => dffs[2].SLOAD
sload => dffs[1].SLOAD
sload => dffs[0].SLOAD
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|MU0CPU|lab5ram1port:lab5ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|MU0CPU|lab5ram1port:lab5ram|altsyncram:altsyncram_component
wren_a => altsyncram_99o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_99o1:auto_generated.data_a[0]
data_a[1] => altsyncram_99o1:auto_generated.data_a[1]
data_a[2] => altsyncram_99o1:auto_generated.data_a[2]
data_a[3] => altsyncram_99o1:auto_generated.data_a[3]
data_a[4] => altsyncram_99o1:auto_generated.data_a[4]
data_a[5] => altsyncram_99o1:auto_generated.data_a[5]
data_a[6] => altsyncram_99o1:auto_generated.data_a[6]
data_a[7] => altsyncram_99o1:auto_generated.data_a[7]
data_a[8] => altsyncram_99o1:auto_generated.data_a[8]
data_a[9] => altsyncram_99o1:auto_generated.data_a[9]
data_a[10] => altsyncram_99o1:auto_generated.data_a[10]
data_a[11] => altsyncram_99o1:auto_generated.data_a[11]
data_a[12] => altsyncram_99o1:auto_generated.data_a[12]
data_a[13] => altsyncram_99o1:auto_generated.data_a[13]
data_a[14] => altsyncram_99o1:auto_generated.data_a[14]
data_a[15] => altsyncram_99o1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_99o1:auto_generated.address_a[0]
address_a[1] => altsyncram_99o1:auto_generated.address_a[1]
address_a[2] => altsyncram_99o1:auto_generated.address_a[2]
address_a[3] => altsyncram_99o1:auto_generated.address_a[3]
address_a[4] => altsyncram_99o1:auto_generated.address_a[4]
address_a[5] => altsyncram_99o1:auto_generated.address_a[5]
address_a[6] => altsyncram_99o1:auto_generated.address_a[6]
address_a[7] => altsyncram_99o1:auto_generated.address_a[7]
address_a[8] => altsyncram_99o1:auto_generated.address_a[8]
address_a[9] => altsyncram_99o1:auto_generated.address_a[9]
address_a[10] => altsyncram_99o1:auto_generated.address_a[10]
address_a[11] => altsyncram_99o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_99o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_99o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_99o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_99o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_99o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_99o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_99o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_99o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_99o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_99o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_99o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_99o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_99o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_99o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_99o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_99o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_99o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MU0CPU|lab5ram1port:lab5ram|altsyncram:altsyncram_component|altsyncram_99o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|MU0CPU|BUSMUX:MUX1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]


|MU0CPU|BUSMUX:MUX1|LPM_MUX:$00000
data[0][0] => mux_blc:auto_generated.data[0]
data[0][1] => mux_blc:auto_generated.data[1]
data[0][2] => mux_blc:auto_generated.data[2]
data[0][3] => mux_blc:auto_generated.data[3]
data[0][4] => mux_blc:auto_generated.data[4]
data[0][5] => mux_blc:auto_generated.data[5]
data[0][6] => mux_blc:auto_generated.data[6]
data[0][7] => mux_blc:auto_generated.data[7]
data[0][8] => mux_blc:auto_generated.data[8]
data[0][9] => mux_blc:auto_generated.data[9]
data[0][10] => mux_blc:auto_generated.data[10]
data[0][11] => mux_blc:auto_generated.data[11]
data[1][0] => mux_blc:auto_generated.data[12]
data[1][1] => mux_blc:auto_generated.data[13]
data[1][2] => mux_blc:auto_generated.data[14]
data[1][3] => mux_blc:auto_generated.data[15]
data[1][4] => mux_blc:auto_generated.data[16]
data[1][5] => mux_blc:auto_generated.data[17]
data[1][6] => mux_blc:auto_generated.data[18]
data[1][7] => mux_blc:auto_generated.data[19]
data[1][8] => mux_blc:auto_generated.data[20]
data[1][9] => mux_blc:auto_generated.data[21]
data[1][10] => mux_blc:auto_generated.data[22]
data[1][11] => mux_blc:auto_generated.data[23]
sel[0] => mux_blc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_blc:auto_generated.result[0]
result[1] <= mux_blc:auto_generated.result[1]
result[2] <= mux_blc:auto_generated.result[2]
result[3] <= mux_blc:auto_generated.result[3]
result[4] <= mux_blc:auto_generated.result[4]
result[5] <= mux_blc:auto_generated.result[5]
result[6] <= mux_blc:auto_generated.result[6]
result[7] <= mux_blc:auto_generated.result[7]
result[8] <= mux_blc:auto_generated.result[8]
result[9] <= mux_blc:auto_generated.result[9]
result[10] <= mux_blc:auto_generated.result[10]
result[11] <= mux_blc:auto_generated.result[11]


|MU0CPU|BUSMUX:MUX1|LPM_MUX:$00000|mux_blc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w0_n0_mux_dataout.IN1
data[13] => l1_w1_n0_mux_dataout.IN1
data[14] => l1_w2_n0_mux_dataout.IN1
data[15] => l1_w3_n0_mux_dataout.IN1
data[16] => l1_w4_n0_mux_dataout.IN1
data[17] => l1_w5_n0_mux_dataout.IN1
data[18] => l1_w6_n0_mux_dataout.IN1
data[19] => l1_w7_n0_mux_dataout.IN1
data[20] => l1_w8_n0_mux_dataout.IN1
data[21] => l1_w9_n0_mux_dataout.IN1
data[22] => l1_w10_n0_mux_dataout.IN1
data[23] => l1_w11_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MU0CPU|LPM_COUNTER:inst4
clock => cntr_0gh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_0gh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_0gh:auto_generated.sload
data[0] => cntr_0gh:auto_generated.data[0]
data[1] => cntr_0gh:auto_generated.data[1]
data[2] => cntr_0gh:auto_generated.data[2]
data[3] => cntr_0gh:auto_generated.data[3]
data[4] => cntr_0gh:auto_generated.data[4]
data[5] => cntr_0gh:auto_generated.data[5]
data[6] => cntr_0gh:auto_generated.data[6]
data[7] => cntr_0gh:auto_generated.data[7]
data[8] => cntr_0gh:auto_generated.data[8]
data[9] => cntr_0gh:auto_generated.data[9]
data[10] => cntr_0gh:auto_generated.data[10]
data[11] => cntr_0gh:auto_generated.data[11]
cin => ~NO_FANOUT~
q[0] <= cntr_0gh:auto_generated.q[0]
q[1] <= cntr_0gh:auto_generated.q[1]
q[2] <= cntr_0gh:auto_generated.q[2]
q[3] <= cntr_0gh:auto_generated.q[3]
q[4] <= cntr_0gh:auto_generated.q[4]
q[5] <= cntr_0gh:auto_generated.q[5]
q[6] <= cntr_0gh:auto_generated.q[6]
q[7] <= cntr_0gh:auto_generated.q[7]
q[8] <= cntr_0gh:auto_generated.q[8]
q[9] <= cntr_0gh:auto_generated.q[9]
q[10] <= cntr_0gh:auto_generated.q[10]
q[11] <= cntr_0gh:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|MU0CPU|LPM_COUNTER:inst4|cntr_0gh:auto_generated
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[11].IN1


|MU0CPU|BUSMUX:MUX3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|MU0CPU|BUSMUX:MUX3|LPM_MUX:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|MU0CPU|BUSMUX:MUX3|LPM_MUX:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MU0CPU|LPM_ADD_SUB:ALU2
dataa[0] => add_sub_i1b:auto_generated.dataa[0]
dataa[1] => add_sub_i1b:auto_generated.dataa[1]
dataa[2] => add_sub_i1b:auto_generated.dataa[2]
dataa[3] => add_sub_i1b:auto_generated.dataa[3]
dataa[4] => add_sub_i1b:auto_generated.dataa[4]
dataa[5] => add_sub_i1b:auto_generated.dataa[5]
dataa[6] => add_sub_i1b:auto_generated.dataa[6]
dataa[7] => add_sub_i1b:auto_generated.dataa[7]
dataa[8] => add_sub_i1b:auto_generated.dataa[8]
dataa[9] => add_sub_i1b:auto_generated.dataa[9]
dataa[10] => add_sub_i1b:auto_generated.dataa[10]
dataa[11] => add_sub_i1b:auto_generated.dataa[11]
dataa[12] => add_sub_i1b:auto_generated.dataa[12]
dataa[13] => add_sub_i1b:auto_generated.dataa[13]
dataa[14] => add_sub_i1b:auto_generated.dataa[14]
dataa[15] => add_sub_i1b:auto_generated.dataa[15]
datab[0] => add_sub_i1b:auto_generated.datab[0]
datab[1] => add_sub_i1b:auto_generated.datab[1]
datab[2] => add_sub_i1b:auto_generated.datab[2]
datab[3] => add_sub_i1b:auto_generated.datab[3]
datab[4] => add_sub_i1b:auto_generated.datab[4]
datab[5] => add_sub_i1b:auto_generated.datab[5]
datab[6] => add_sub_i1b:auto_generated.datab[6]
datab[7] => add_sub_i1b:auto_generated.datab[7]
datab[8] => add_sub_i1b:auto_generated.datab[8]
datab[9] => add_sub_i1b:auto_generated.datab[9]
datab[10] => add_sub_i1b:auto_generated.datab[10]
datab[11] => add_sub_i1b:auto_generated.datab[11]
datab[12] => add_sub_i1b:auto_generated.datab[12]
datab[13] => add_sub_i1b:auto_generated.datab[13]
datab[14] => add_sub_i1b:auto_generated.datab[14]
datab[15] => add_sub_i1b:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_i1b:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i1b:auto_generated.result[0]
result[1] <= add_sub_i1b:auto_generated.result[1]
result[2] <= add_sub_i1b:auto_generated.result[2]
result[3] <= add_sub_i1b:auto_generated.result[3]
result[4] <= add_sub_i1b:auto_generated.result[4]
result[5] <= add_sub_i1b:auto_generated.result[5]
result[6] <= add_sub_i1b:auto_generated.result[6]
result[7] <= add_sub_i1b:auto_generated.result[7]
result[8] <= add_sub_i1b:auto_generated.result[8]
result[9] <= add_sub_i1b:auto_generated.result[9]
result[10] <= add_sub_i1b:auto_generated.result[10]
result[11] <= add_sub_i1b:auto_generated.result[11]
result[12] <= add_sub_i1b:auto_generated.result[12]
result[13] <= add_sub_i1b:auto_generated.result[13]
result[14] <= add_sub_i1b:auto_generated.result[14]
result[15] <= add_sub_i1b:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|MU0CPU|LPM_ADD_SUB:ALU2|add_sub_i1b:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= add_sub_cella[0].SUM_OUT
result[1] <= add_sub_cella[1].SUM_OUT
result[2] <= add_sub_cella[2].SUM_OUT
result[3] <= add_sub_cella[3].SUM_OUT
result[4] <= add_sub_cella[4].SUM_OUT
result[5] <= add_sub_cella[5].SUM_OUT
result[6] <= add_sub_cella[6].SUM_OUT
result[7] <= add_sub_cella[7].SUM_OUT
result[8] <= add_sub_cella[8].SUM_OUT
result[9] <= add_sub_cella[9].SUM_OUT
result[10] <= add_sub_cella[10].SUM_OUT
result[11] <= add_sub_cella[11].SUM_OUT
result[12] <= add_sub_cella[12].SUM_OUT
result[13] <= add_sub_cella[13].SUM_OUT
result[14] <= add_sub_cella[14].SUM_OUT
result[15] <= add_sub_cella[15].SUM_OUT


|MU0CPU|BUSMUX:MUX4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|MU0CPU|BUSMUX:MUX4|LPM_MUX:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|MU0CPU|BUSMUX:MUX4|LPM_MUX:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MU0CPU|LPM_CONSTANT:inst7
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>


