
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chpasswd_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401dc0 <.init>:
  401dc0:	stp	x29, x30, [sp, #-16]!
  401dc4:	mov	x29, sp
  401dc8:	bl	402450 <ferror@plt+0x60>
  401dcc:	ldp	x29, x30, [sp], #16
  401dd0:	ret

Disassembly of section .plt:

0000000000401de0 <l64a@plt-0x20>:
  401de0:	stp	x16, x30, [sp, #-16]!
  401de4:	adrp	x16, 41b000 <ferror@plt+0x18c10>
  401de8:	ldr	x17, [x16, #4088]
  401dec:	add	x16, x16, #0xff8
  401df0:	br	x17
  401df4:	nop
  401df8:	nop
  401dfc:	nop

0000000000401e00 <l64a@plt>:
  401e00:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401e04:	ldr	x17, [x16]
  401e08:	add	x16, x16, #0x0
  401e0c:	br	x17

0000000000401e10 <strtoul@plt>:
  401e10:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401e14:	ldr	x17, [x16, #8]
  401e18:	add	x16, x16, #0x8
  401e1c:	br	x17

0000000000401e20 <strlen@plt>:
  401e20:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401e24:	ldr	x17, [x16, #16]
  401e28:	add	x16, x16, #0x10
  401e2c:	br	x17

0000000000401e30 <fputs@plt>:
  401e30:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401e34:	ldr	x17, [x16, #24]
  401e38:	add	x16, x16, #0x18
  401e3c:	br	x17

0000000000401e40 <syslog@plt>:
  401e40:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401e44:	ldr	x17, [x16, #32]
  401e48:	add	x16, x16, #0x20
  401e4c:	br	x17

0000000000401e50 <putpwent@plt>:
  401e50:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401e54:	ldr	x17, [x16, #40]
  401e58:	add	x16, x16, #0x28
  401e5c:	br	x17

0000000000401e60 <exit@plt>:
  401e60:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401e64:	ldr	x17, [x16, #48]
  401e68:	add	x16, x16, #0x30
  401e6c:	br	x17

0000000000401e70 <perror@plt>:
  401e70:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401e74:	ldr	x17, [x16, #56]
  401e78:	add	x16, x16, #0x38
  401e7c:	br	x17

0000000000401e80 <ulckpwdf@plt>:
  401e80:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401e84:	ldr	x17, [x16, #64]
  401e88:	add	x16, x16, #0x40
  401e8c:	br	x17

0000000000401e90 <strtoll@plt>:
  401e90:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401e94:	ldr	x17, [x16, #72]
  401e98:	add	x16, x16, #0x48
  401e9c:	br	x17

0000000000401ea0 <geteuid@plt>:
  401ea0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401ea4:	ldr	x17, [x16, #80]
  401ea8:	add	x16, x16, #0x50
  401eac:	br	x17

0000000000401eb0 <getuid@plt>:
  401eb0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401eb4:	ldr	x17, [x16, #88]
  401eb8:	add	x16, x16, #0x58
  401ebc:	br	x17

0000000000401ec0 <putc@plt>:
  401ec0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401ec4:	ldr	x17, [x16, #96]
  401ec8:	add	x16, x16, #0x60
  401ecc:	br	x17

0000000000401ed0 <fputc@plt>:
  401ed0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401ed4:	ldr	x17, [x16, #104]
  401ed8:	add	x16, x16, #0x68
  401edc:	br	x17

0000000000401ee0 <qsort@plt>:
  401ee0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401ee4:	ldr	x17, [x16, #112]
  401ee8:	add	x16, x16, #0x70
  401eec:	br	x17

0000000000401ef0 <kill@plt>:
  401ef0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401ef4:	ldr	x17, [x16, #120]
  401ef8:	add	x16, x16, #0x78
  401efc:	br	x17

0000000000401f00 <fork@plt>:
  401f00:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401f04:	ldr	x17, [x16, #128]
  401f08:	add	x16, x16, #0x80
  401f0c:	br	x17

0000000000401f10 <snprintf@plt>:
  401f10:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401f14:	ldr	x17, [x16, #136]
  401f18:	add	x16, x16, #0x88
  401f1c:	br	x17

0000000000401f20 <fileno@plt>:
  401f20:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401f24:	ldr	x17, [x16, #144]
  401f28:	add	x16, x16, #0x90
  401f2c:	br	x17

0000000000401f30 <fclose@plt>:
  401f30:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401f34:	ldr	x17, [x16, #152]
  401f38:	add	x16, x16, #0x98
  401f3c:	br	x17

0000000000401f40 <fsync@plt>:
  401f40:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401f44:	ldr	x17, [x16, #160]
  401f48:	add	x16, x16, #0xa0
  401f4c:	br	x17

0000000000401f50 <getpid@plt>:
  401f50:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401f54:	ldr	x17, [x16, #168]
  401f58:	add	x16, x16, #0xa8
  401f5c:	br	x17

0000000000401f60 <fopen@plt>:
  401f60:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401f64:	ldr	x17, [x16, #176]
  401f68:	add	x16, x16, #0xb0
  401f6c:	br	x17

0000000000401f70 <time@plt>:
  401f70:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401f74:	ldr	x17, [x16, #184]
  401f78:	add	x16, x16, #0xb8
  401f7c:	br	x17

0000000000401f80 <malloc@plt>:
  401f80:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401f84:	ldr	x17, [x16, #192]
  401f88:	add	x16, x16, #0xc0
  401f8c:	br	x17

0000000000401f90 <open@plt>:
  401f90:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401f94:	ldr	x17, [x16, #200]
  401f98:	add	x16, x16, #0xc8
  401f9c:	br	x17

0000000000401fa0 <bindtextdomain@plt>:
  401fa0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401fa4:	ldr	x17, [x16, #208]
  401fa8:	add	x16, x16, #0xd0
  401fac:	br	x17

0000000000401fb0 <__libc_start_main@plt>:
  401fb0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401fb4:	ldr	x17, [x16, #216]
  401fb8:	add	x16, x16, #0xd8
  401fbc:	br	x17

0000000000401fc0 <strcat@plt>:
  401fc0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401fc4:	ldr	x17, [x16, #224]
  401fc8:	add	x16, x16, #0xe0
  401fcc:	br	x17

0000000000401fd0 <memset@plt>:
  401fd0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401fd4:	ldr	x17, [x16, #232]
  401fd8:	add	x16, x16, #0xe8
  401fdc:	br	x17

0000000000401fe0 <fdopen@plt>:
  401fe0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401fe4:	ldr	x17, [x16, #240]
  401fe8:	add	x16, x16, #0xf0
  401fec:	br	x17

0000000000401ff0 <gettimeofday@plt>:
  401ff0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  401ff4:	ldr	x17, [x16, #248]
  401ff8:	add	x16, x16, #0xf8
  401ffc:	br	x17

0000000000402000 <sleep@plt>:
  402000:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402004:	ldr	x17, [x16, #256]
  402008:	add	x16, x16, #0x100
  40200c:	br	x17

0000000000402010 <fchmod@plt>:
  402010:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402014:	ldr	x17, [x16, #264]
  402018:	add	x16, x16, #0x108
  40201c:	br	x17

0000000000402020 <random@plt>:
  402020:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402024:	ldr	x17, [x16, #272]
  402028:	add	x16, x16, #0x110
  40202c:	br	x17

0000000000402030 <strcasecmp@plt>:
  402030:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402034:	ldr	x17, [x16, #280]
  402038:	add	x16, x16, #0x118
  40203c:	br	x17

0000000000402040 <realloc@plt>:
  402040:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402044:	ldr	x17, [x16, #288]
  402048:	add	x16, x16, #0x120
  40204c:	br	x17

0000000000402050 <putspent@plt>:
  402050:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402054:	ldr	x17, [x16, #296]
  402058:	add	x16, x16, #0x128
  40205c:	br	x17

0000000000402060 <getc@plt>:
  402060:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402064:	ldr	x17, [x16, #304]
  402068:	add	x16, x16, #0x130
  40206c:	br	x17

0000000000402070 <lckpwdf@plt>:
  402070:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402074:	ldr	x17, [x16, #312]
  402078:	add	x16, x16, #0x138
  40207c:	br	x17

0000000000402080 <strdup@plt>:
  402080:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402084:	ldr	x17, [x16, #320]
  402088:	add	x16, x16, #0x140
  40208c:	br	x17

0000000000402090 <strerror@plt>:
  402090:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402094:	ldr	x17, [x16, #328]
  402098:	add	x16, x16, #0x148
  40209c:	br	x17

00000000004020a0 <close@plt>:
  4020a0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4020a4:	ldr	x17, [x16, #336]
  4020a8:	add	x16, x16, #0x150
  4020ac:	br	x17

00000000004020b0 <strrchr@plt>:
  4020b0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4020b4:	ldr	x17, [x16, #344]
  4020b8:	add	x16, x16, #0x158
  4020bc:	br	x17

00000000004020c0 <__gmon_start__@plt>:
  4020c0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4020c4:	ldr	x17, [x16, #352]
  4020c8:	add	x16, x16, #0x160
  4020cc:	br	x17

00000000004020d0 <write@plt>:
  4020d0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4020d4:	ldr	x17, [x16, #360]
  4020d8:	add	x16, x16, #0x168
  4020dc:	br	x17

00000000004020e0 <fseek@plt>:
  4020e0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4020e4:	ldr	x17, [x16, #368]
  4020e8:	add	x16, x16, #0x170
  4020ec:	br	x17

00000000004020f0 <abort@plt>:
  4020f0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4020f4:	ldr	x17, [x16, #376]
  4020f8:	add	x16, x16, #0x178
  4020fc:	br	x17

0000000000402100 <openlog@plt>:
  402100:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402104:	ldr	x17, [x16, #384]
  402108:	add	x16, x16, #0x180
  40210c:	br	x17

0000000000402110 <access@plt>:
  402110:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402114:	ldr	x17, [x16, #392]
  402118:	add	x16, x16, #0x188
  40211c:	br	x17

0000000000402120 <feof@plt>:
  402120:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402124:	ldr	x17, [x16, #400]
  402128:	add	x16, x16, #0x190
  40212c:	br	x17

0000000000402130 <textdomain@plt>:
  402130:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402134:	ldr	x17, [x16, #408]
  402138:	add	x16, x16, #0x198
  40213c:	br	x17

0000000000402140 <getopt_long@plt>:
  402140:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402144:	ldr	x17, [x16, #416]
  402148:	add	x16, x16, #0x1a0
  40214c:	br	x17

0000000000402150 <strcmp@plt>:
  402150:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402154:	ldr	x17, [x16, #424]
  402158:	add	x16, x16, #0x1a8
  40215c:	br	x17

0000000000402160 <__ctype_b_loc@plt>:
  402160:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402164:	ldr	x17, [x16, #432]
  402168:	add	x16, x16, #0x1b0
  40216c:	br	x17

0000000000402170 <strtol@plt>:
  402170:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402174:	ldr	x17, [x16, #440]
  402178:	add	x16, x16, #0x1b8
  40217c:	br	x17

0000000000402180 <setreuid@plt>:
  402180:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402184:	ldr	x17, [x16, #448]
  402188:	add	x16, x16, #0x1c0
  40218c:	br	x17

0000000000402190 <chdir@plt>:
  402190:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402194:	ldr	x17, [x16, #456]
  402198:	add	x16, x16, #0x1c8
  40219c:	br	x17

00000000004021a0 <free@plt>:
  4021a0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4021a4:	ldr	x17, [x16, #464]
  4021a8:	add	x16, x16, #0x1d0
  4021ac:	br	x17

00000000004021b0 <getgid@plt>:
  4021b0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4021b4:	ldr	x17, [x16, #472]
  4021b8:	add	x16, x16, #0x1d8
  4021bc:	br	x17

00000000004021c0 <setregid@plt>:
  4021c0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4021c4:	ldr	x17, [x16, #480]
  4021c8:	add	x16, x16, #0x1e0
  4021cc:	br	x17

00000000004021d0 <strspn@plt>:
  4021d0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4021d4:	ldr	x17, [x16, #488]
  4021d8:	add	x16, x16, #0x1e8
  4021dc:	br	x17

00000000004021e0 <strchr@plt>:
  4021e0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4021e4:	ldr	x17, [x16, #496]
  4021e8:	add	x16, x16, #0x1f0
  4021ec:	br	x17

00000000004021f0 <strtoull@plt>:
  4021f0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4021f4:	ldr	x17, [x16, #504]
  4021f8:	add	x16, x16, #0x1f8
  4021fc:	br	x17

0000000000402200 <execve@plt>:
  402200:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402204:	ldr	x17, [x16, #512]
  402208:	add	x16, x16, #0x200
  40220c:	br	x17

0000000000402210 <rename@plt>:
  402210:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402214:	ldr	x17, [x16, #520]
  402218:	add	x16, x16, #0x208
  40221c:	br	x17

0000000000402220 <utime@plt>:
  402220:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402224:	ldr	x17, [x16, #528]
  402228:	add	x16, x16, #0x210
  40222c:	br	x17

0000000000402230 <sgetspent@plt>:
  402230:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402234:	ldr	x17, [x16, #536]
  402238:	add	x16, x16, #0x218
  40223c:	br	x17

0000000000402240 <fcntl@plt>:
  402240:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402244:	ldr	x17, [x16, #544]
  402248:	add	x16, x16, #0x220
  40224c:	br	x17

0000000000402250 <fflush@plt>:
  402250:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402254:	ldr	x17, [x16, #552]
  402258:	add	x16, x16, #0x228
  40225c:	br	x17

0000000000402260 <strcpy@plt>:
  402260:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402264:	ldr	x17, [x16, #560]
  402268:	add	x16, x16, #0x230
  40226c:	br	x17

0000000000402270 <chroot@plt>:
  402270:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402274:	ldr	x17, [x16, #568]
  402278:	add	x16, x16, #0x238
  40227c:	br	x17

0000000000402280 <strncat@plt>:
  402280:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402284:	ldr	x17, [x16, #576]
  402288:	add	x16, x16, #0x240
  40228c:	br	x17

0000000000402290 <crypt@plt>:
  402290:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402294:	ldr	x17, [x16, #584]
  402298:	add	x16, x16, #0x248
  40229c:	br	x17

00000000004022a0 <__lxstat@plt>:
  4022a0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4022a4:	ldr	x17, [x16, #592]
  4022a8:	add	x16, x16, #0x250
  4022ac:	br	x17

00000000004022b0 <read@plt>:
  4022b0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4022b4:	ldr	x17, [x16, #600]
  4022b8:	add	x16, x16, #0x258
  4022bc:	br	x17

00000000004022c0 <__fxstat@plt>:
  4022c0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4022c4:	ldr	x17, [x16, #608]
  4022c8:	add	x16, x16, #0x260
  4022cc:	br	x17

00000000004022d0 <link@plt>:
  4022d0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4022d4:	ldr	x17, [x16, #616]
  4022d8:	add	x16, x16, #0x268
  4022dc:	br	x17

00000000004022e0 <srandom@plt>:
  4022e0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4022e4:	ldr	x17, [x16, #624]
  4022e8:	add	x16, x16, #0x270
  4022ec:	br	x17

00000000004022f0 <realpath@plt>:
  4022f0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4022f4:	ldr	x17, [x16, #632]
  4022f8:	add	x16, x16, #0x278
  4022fc:	br	x17

0000000000402300 <strncpy@plt>:
  402300:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402304:	ldr	x17, [x16, #640]
  402308:	add	x16, x16, #0x280
  40230c:	br	x17

0000000000402310 <umask@plt>:
  402310:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402314:	ldr	x17, [x16, #648]
  402318:	add	x16, x16, #0x288
  40231c:	br	x17

0000000000402320 <strcspn@plt>:
  402320:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402324:	ldr	x17, [x16, #656]
  402328:	add	x16, x16, #0x290
  40232c:	br	x17

0000000000402330 <printf@plt>:
  402330:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402334:	ldr	x17, [x16, #664]
  402338:	add	x16, x16, #0x298
  40233c:	br	x17

0000000000402340 <__assert_fail@plt>:
  402340:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402344:	ldr	x17, [x16, #672]
  402348:	add	x16, x16, #0x2a0
  40234c:	br	x17

0000000000402350 <__errno_location@plt>:
  402350:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402354:	ldr	x17, [x16, #680]
  402358:	add	x16, x16, #0x2a8
  40235c:	br	x17

0000000000402360 <getenv@plt>:
  402360:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402364:	ldr	x17, [x16, #688]
  402368:	add	x16, x16, #0x2b0
  40236c:	br	x17

0000000000402370 <__xstat@plt>:
  402370:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402374:	ldr	x17, [x16, #696]
  402378:	add	x16, x16, #0x2b8
  40237c:	br	x17

0000000000402380 <waitpid@plt>:
  402380:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402384:	ldr	x17, [x16, #704]
  402388:	add	x16, x16, #0x2c0
  40238c:	br	x17

0000000000402390 <unlink@plt>:
  402390:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  402394:	ldr	x17, [x16, #712]
  402398:	add	x16, x16, #0x2c8
  40239c:	br	x17

00000000004023a0 <gettext@plt>:
  4023a0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4023a4:	ldr	x17, [x16, #720]
  4023a8:	add	x16, x16, #0x2d0
  4023ac:	br	x17

00000000004023b0 <fchown@plt>:
  4023b0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4023b4:	ldr	x17, [x16, #728]
  4023b8:	add	x16, x16, #0x2d8
  4023bc:	br	x17

00000000004023c0 <fprintf@plt>:
  4023c0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4023c4:	ldr	x17, [x16, #736]
  4023c8:	add	x16, x16, #0x2e0
  4023cc:	br	x17

00000000004023d0 <fgets@plt>:
  4023d0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4023d4:	ldr	x17, [x16, #744]
  4023d8:	add	x16, x16, #0x2e8
  4023dc:	br	x17

00000000004023e0 <setlocale@plt>:
  4023e0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4023e4:	ldr	x17, [x16, #752]
  4023e8:	add	x16, x16, #0x2f0
  4023ec:	br	x17

00000000004023f0 <ferror@plt>:
  4023f0:	adrp	x16, 41c000 <ferror@plt+0x19c10>
  4023f4:	ldr	x17, [x16, #760]
  4023f8:	add	x16, x16, #0x2f8
  4023fc:	br	x17

Disassembly of section .text:

0000000000402400 <.text>:
  402400:	mov	x29, #0x0                   	// #0
  402404:	mov	x30, #0x0                   	// #0
  402408:	mov	x5, x0
  40240c:	ldr	x1, [sp]
  402410:	add	x2, sp, #0x8
  402414:	mov	x6, sp
  402418:	movz	x0, #0x0, lsl #48
  40241c:	movk	x0, #0x0, lsl #32
  402420:	movk	x0, #0x40, lsl #16
  402424:	movk	x0, #0x312c
  402428:	movz	x3, #0x0, lsl #48
  40242c:	movk	x3, #0x0, lsl #32
  402430:	movk	x3, #0x40, lsl #16
  402434:	movk	x3, #0x8dd0
  402438:	movz	x4, #0x0, lsl #48
  40243c:	movk	x4, #0x0, lsl #32
  402440:	movk	x4, #0x40, lsl #16
  402444:	movk	x4, #0x8e50
  402448:	bl	401fb0 <__libc_start_main@plt>
  40244c:	bl	4020f0 <abort@plt>
  402450:	adrp	x0, 41b000 <ferror@plt+0x18c10>
  402454:	ldr	x0, [x0, #4064]
  402458:	cbz	x0, 402460 <ferror@plt+0x70>
  40245c:	b	4020c0 <__gmon_start__@plt>
  402460:	ret
  402464:	nop
  402468:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40246c:	add	x0, x0, #0x1e8
  402470:	adrp	x1, 41d000 <ferror@plt+0x1ac10>
  402474:	add	x1, x1, #0x1e8
  402478:	cmp	x1, x0
  40247c:	b.eq	402494 <ferror@plt+0xa4>  // b.none
  402480:	adrp	x1, 408000 <ferror@plt+0x5c10>
  402484:	ldr	x1, [x1, #3744]
  402488:	cbz	x1, 402494 <ferror@plt+0xa4>
  40248c:	mov	x16, x1
  402490:	br	x16
  402494:	ret
  402498:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40249c:	add	x0, x0, #0x1e8
  4024a0:	adrp	x1, 41d000 <ferror@plt+0x1ac10>
  4024a4:	add	x1, x1, #0x1e8
  4024a8:	sub	x1, x1, x0
  4024ac:	lsr	x2, x1, #63
  4024b0:	add	x1, x2, x1, asr #3
  4024b4:	cmp	xzr, x1, asr #1
  4024b8:	asr	x1, x1, #1
  4024bc:	b.eq	4024d4 <ferror@plt+0xe4>  // b.none
  4024c0:	adrp	x2, 408000 <ferror@plt+0x5c10>
  4024c4:	ldr	x2, [x2, #3752]
  4024c8:	cbz	x2, 4024d4 <ferror@plt+0xe4>
  4024cc:	mov	x16, x2
  4024d0:	br	x16
  4024d4:	ret
  4024d8:	stp	x29, x30, [sp, #-32]!
  4024dc:	mov	x29, sp
  4024e0:	str	x19, [sp, #16]
  4024e4:	adrp	x19, 41d000 <ferror@plt+0x1ac10>
  4024e8:	ldrb	w0, [x19, #528]
  4024ec:	cbnz	w0, 4024fc <ferror@plt+0x10c>
  4024f0:	bl	402468 <ferror@plt+0x78>
  4024f4:	mov	w0, #0x1                   	// #1
  4024f8:	strb	w0, [x19, #528]
  4024fc:	ldr	x19, [sp, #16]
  402500:	ldp	x29, x30, [sp], #32
  402504:	ret
  402508:	b	402498 <ferror@plt+0xa8>
  40250c:	stp	x29, x30, [sp, #-96]!
  402510:	mov	x29, sp
  402514:	stp	x19, x20, [sp, #16]
  402518:	str	x21, [sp, #32]
  40251c:	str	w0, [sp, #60]
  402520:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402524:	add	x0, x0, #0x229
  402528:	ldrb	w0, [x0]
  40252c:	cmp	w0, #0x0
  402530:	b.eq	402600 <ferror@plt+0x210>  // b.none
  402534:	bl	40581c <ferror@plt+0x342c>
  402538:	cmp	w0, #0x0
  40253c:	b.ne	402600 <ferror@plt+0x210>  // b.any
  402540:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402544:	add	x0, x0, #0x1e8
  402548:	ldr	x19, [x0]
  40254c:	adrp	x0, 408000 <ferror@plt+0x5c10>
  402550:	add	x0, x0, #0xeb0
  402554:	bl	4023a0 <gettext@plt>
  402558:	mov	x21, x0
  40255c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402560:	add	x0, x0, #0x768
  402564:	ldr	x20, [x0]
  402568:	bl	4056c8 <ferror@plt+0x32d8>
  40256c:	mov	x3, x0
  402570:	mov	x2, x20
  402574:	mov	x1, x21
  402578:	mov	x0, x19
  40257c:	bl	4023c0 <fprintf@plt>
  402580:	mov	x1, #0x0                   	// #0
  402584:	mov	w0, #0x6                   	// #6
  402588:	bl	4023e0 <setlocale@plt>
  40258c:	str	x0, [sp, #72]
  402590:	str	xzr, [sp, #88]
  402594:	ldr	x0, [sp, #72]
  402598:	cmp	x0, #0x0
  40259c:	b.eq	4025ac <ferror@plt+0x1bc>  // b.none
  4025a0:	ldr	x0, [sp, #72]
  4025a4:	bl	402080 <strdup@plt>
  4025a8:	str	x0, [sp, #88]
  4025ac:	ldr	x0, [sp, #88]
  4025b0:	cmp	x0, #0x0
  4025b4:	b.eq	4025c8 <ferror@plt+0x1d8>  // b.none
  4025b8:	adrp	x0, 408000 <ferror@plt+0x5c10>
  4025bc:	add	x1, x0, #0xed0
  4025c0:	mov	w0, #0x6                   	// #6
  4025c4:	bl	4023e0 <setlocale@plt>
  4025c8:	bl	4056c8 <ferror@plt+0x32d8>
  4025cc:	mov	x2, x0
  4025d0:	adrp	x0, 408000 <ferror@plt+0x5c10>
  4025d4:	add	x1, x0, #0xed8
  4025d8:	mov	w0, #0x3                   	// #3
  4025dc:	bl	401e40 <syslog@plt>
  4025e0:	ldr	x0, [sp, #88]
  4025e4:	cmp	x0, #0x0
  4025e8:	b.eq	402600 <ferror@plt+0x210>  // b.none
  4025ec:	ldr	x1, [sp, #88]
  4025f0:	mov	w0, #0x6                   	// #6
  4025f4:	bl	4023e0 <setlocale@plt>
  4025f8:	ldr	x0, [sp, #88]
  4025fc:	bl	4021a0 <free@plt>
  402600:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402604:	add	x0, x0, #0x22a
  402608:	ldrb	w0, [x0]
  40260c:	cmp	w0, #0x0
  402610:	b.eq	4026e0 <ferror@plt+0x2f0>  // b.none
  402614:	bl	405f98 <ferror@plt+0x3ba8>
  402618:	cmp	w0, #0x0
  40261c:	b.ne	4026e0 <ferror@plt+0x2f0>  // b.any
  402620:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402624:	add	x0, x0, #0x1e8
  402628:	ldr	x19, [x0]
  40262c:	adrp	x0, 408000 <ferror@plt+0x5c10>
  402630:	add	x0, x0, #0xeb0
  402634:	bl	4023a0 <gettext@plt>
  402638:	mov	x21, x0
  40263c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402640:	add	x0, x0, #0x768
  402644:	ldr	x20, [x0]
  402648:	bl	405e34 <ferror@plt+0x3a44>
  40264c:	mov	x3, x0
  402650:	mov	x2, x20
  402654:	mov	x1, x21
  402658:	mov	x0, x19
  40265c:	bl	4023c0 <fprintf@plt>
  402660:	mov	x1, #0x0                   	// #0
  402664:	mov	w0, #0x6                   	// #6
  402668:	bl	4023e0 <setlocale@plt>
  40266c:	str	x0, [sp, #64]
  402670:	str	xzr, [sp, #80]
  402674:	ldr	x0, [sp, #64]
  402678:	cmp	x0, #0x0
  40267c:	b.eq	40268c <ferror@plt+0x29c>  // b.none
  402680:	ldr	x0, [sp, #64]
  402684:	bl	402080 <strdup@plt>
  402688:	str	x0, [sp, #80]
  40268c:	ldr	x0, [sp, #80]
  402690:	cmp	x0, #0x0
  402694:	b.eq	4026a8 <ferror@plt+0x2b8>  // b.none
  402698:	adrp	x0, 408000 <ferror@plt+0x5c10>
  40269c:	add	x1, x0, #0xed0
  4026a0:	mov	w0, #0x6                   	// #6
  4026a4:	bl	4023e0 <setlocale@plt>
  4026a8:	bl	405e34 <ferror@plt+0x3a44>
  4026ac:	mov	x2, x0
  4026b0:	adrp	x0, 408000 <ferror@plt+0x5c10>
  4026b4:	add	x1, x0, #0xed8
  4026b8:	mov	w0, #0x3                   	// #3
  4026bc:	bl	401e40 <syslog@plt>
  4026c0:	ldr	x0, [sp, #80]
  4026c4:	cmp	x0, #0x0
  4026c8:	b.eq	4026e0 <ferror@plt+0x2f0>  // b.none
  4026cc:	ldr	x1, [sp, #80]
  4026d0:	mov	w0, #0x6                   	// #6
  4026d4:	bl	4023e0 <setlocale@plt>
  4026d8:	ldr	x0, [sp, #80]
  4026dc:	bl	4021a0 <free@plt>
  4026e0:	ldr	w0, [sp, #60]
  4026e4:	bl	401e60 <exit@plt>
  4026e8:	stp	x29, x30, [sp, #-48]!
  4026ec:	mov	x29, sp
  4026f0:	str	w0, [sp, #28]
  4026f4:	ldr	w0, [sp, #28]
  4026f8:	cmp	w0, #0x0
  4026fc:	b.eq	402710 <ferror@plt+0x320>  // b.none
  402700:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402704:	add	x0, x0, #0x1e8
  402708:	ldr	x0, [x0]
  40270c:	b	40271c <ferror@plt+0x32c>
  402710:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402714:	add	x0, x0, #0x1f8
  402718:	ldr	x0, [x0]
  40271c:	str	x0, [sp, #40]
  402720:	adrp	x0, 408000 <ferror@plt+0x5c10>
  402724:	add	x0, x0, #0xef0
  402728:	bl	4023a0 <gettext@plt>
  40272c:	mov	x1, x0
  402730:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402734:	add	x0, x0, #0x768
  402738:	ldr	x0, [x0]
  40273c:	mov	x2, x0
  402740:	ldr	x0, [sp, #40]
  402744:	bl	4023c0 <fprintf@plt>
  402748:	adrp	x0, 408000 <ferror@plt+0x5c10>
  40274c:	add	x0, x0, #0xf10
  402750:	bl	4023a0 <gettext@plt>
  402754:	mov	x1, x0
  402758:	adrp	x0, 408000 <ferror@plt+0x5c10>
  40275c:	add	x2, x0, #0xf50
  402760:	ldr	x0, [sp, #40]
  402764:	bl	4023c0 <fprintf@plt>
  402768:	adrp	x0, 408000 <ferror@plt+0x5c10>
  40276c:	add	x0, x0, #0xf70
  402770:	bl	4023a0 <gettext@plt>
  402774:	ldr	x1, [sp, #40]
  402778:	bl	401e30 <fputs@plt>
  40277c:	adrp	x0, 408000 <ferror@plt+0x5c10>
  402780:	add	x0, x0, #0xfb8
  402784:	bl	4023a0 <gettext@plt>
  402788:	ldr	x1, [sp, #40]
  40278c:	bl	401e30 <fputs@plt>
  402790:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402794:	add	x0, x0, #0x0
  402798:	bl	4023a0 <gettext@plt>
  40279c:	ldr	x1, [sp, #40]
  4027a0:	bl	401e30 <fputs@plt>
  4027a4:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4027a8:	add	x0, x0, #0x80
  4027ac:	bl	4023a0 <gettext@plt>
  4027b0:	ldr	x1, [sp, #40]
  4027b4:	bl	401e30 <fputs@plt>
  4027b8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4027bc:	add	x0, x0, #0xc0
  4027c0:	bl	4023a0 <gettext@plt>
  4027c4:	ldr	x1, [sp, #40]
  4027c8:	bl	401e30 <fputs@plt>
  4027cc:	ldr	x1, [sp, #40]
  4027d0:	mov	w0, #0xa                   	// #10
  4027d4:	bl	401ed0 <fputc@plt>
  4027d8:	ldr	w0, [sp, #28]
  4027dc:	bl	401e60 <exit@plt>
  4027e0:	stp	x29, x30, [sp, #-64]!
  4027e4:	mov	x29, sp
  4027e8:	str	x19, [sp, #16]
  4027ec:	str	w0, [sp, #44]
  4027f0:	str	x1, [sp, #32]
  4027f4:	b	402954 <ferror@plt+0x564>
  4027f8:	ldr	w0, [sp, #60]
  4027fc:	cmp	w0, #0x73
  402800:	b.eq	4028c0 <ferror@plt+0x4d0>  // b.none
  402804:	ldr	w0, [sp, #60]
  402808:	cmp	w0, #0x73
  40280c:	b.gt	402948 <ferror@plt+0x558>
  402810:	ldr	w0, [sp, #60]
  402814:	cmp	w0, #0x6d
  402818:	b.eq	4028ac <ferror@plt+0x4bc>  // b.none
  40281c:	ldr	w0, [sp, #60]
  402820:	cmp	w0, #0x6d
  402824:	b.gt	402948 <ferror@plt+0x558>
  402828:	ldr	w0, [sp, #60]
  40282c:	cmp	w0, #0x68
  402830:	b.eq	4028a0 <ferror@plt+0x4b0>  // b.none
  402834:	ldr	w0, [sp, #60]
  402838:	cmp	w0, #0x68
  40283c:	b.gt	402948 <ferror@plt+0x558>
  402840:	ldr	w0, [sp, #60]
  402844:	cmp	w0, #0x65
  402848:	b.eq	40288c <ferror@plt+0x49c>  // b.none
  40284c:	ldr	w0, [sp, #60]
  402850:	cmp	w0, #0x65
  402854:	b.gt	402948 <ferror@plt+0x558>
  402858:	ldr	w0, [sp, #60]
  40285c:	cmp	w0, #0x52
  402860:	b.eq	402954 <ferror@plt+0x564>  // b.none
  402864:	ldr	w0, [sp, #60]
  402868:	cmp	w0, #0x63
  40286c:	b.ne	402948 <ferror@plt+0x558>  // b.any
  402870:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402874:	add	x0, x0, #0x1f0
  402878:	ldr	x1, [x0]
  40287c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402880:	add	x0, x0, #0x220
  402884:	str	x1, [x0]
  402888:	b	402954 <ferror@plt+0x564>
  40288c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402890:	add	x0, x0, #0x218
  402894:	mov	w1, #0x1                   	// #1
  402898:	strb	w1, [x0]
  40289c:	b	402954 <ferror@plt+0x564>
  4028a0:	mov	w0, #0x0                   	// #0
  4028a4:	bl	4026e8 <ferror@plt+0x2f8>
  4028a8:	b	402954 <ferror@plt+0x564>
  4028ac:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4028b0:	add	x0, x0, #0x219
  4028b4:	mov	w1, #0x1                   	// #1
  4028b8:	strb	w1, [x0]
  4028bc:	b	402954 <ferror@plt+0x564>
  4028c0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4028c4:	add	x0, x0, #0x21a
  4028c8:	mov	w1, #0x1                   	// #1
  4028cc:	strb	w1, [x0]
  4028d0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4028d4:	add	x0, x0, #0x1f0
  4028d8:	ldr	x2, [x0]
  4028dc:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  4028e0:	add	x1, x0, #0x310
  4028e4:	mov	x0, x2
  4028e8:	bl	404f8c <ferror@plt+0x2b9c>
  4028ec:	cmp	w0, #0x0
  4028f0:	b.ne	402954 <ferror@plt+0x564>  // b.any
  4028f4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4028f8:	add	x0, x0, #0x1e8
  4028fc:	ldr	x19, [x0]
  402900:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402904:	add	x0, x0, #0x140
  402908:	bl	4023a0 <gettext@plt>
  40290c:	mov	x4, x0
  402910:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402914:	add	x0, x0, #0x768
  402918:	ldr	x1, [x0]
  40291c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402920:	add	x0, x0, #0x1f0
  402924:	ldr	x0, [x0]
  402928:	mov	x3, x0
  40292c:	mov	x2, x1
  402930:	mov	x1, x4
  402934:	mov	x0, x19
  402938:	bl	4023c0 <fprintf@plt>
  40293c:	mov	w0, #0x2                   	// #2
  402940:	bl	4026e8 <ferror@plt+0x2f8>
  402944:	b	402954 <ferror@plt+0x564>
  402948:	mov	w0, #0x2                   	// #2
  40294c:	bl	4026e8 <ferror@plt+0x2f8>
  402950:	nop
  402954:	mov	x4, #0x0                   	// #0
  402958:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  40295c:	add	x3, x0, #0x318
  402960:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402964:	add	x2, x0, #0x168
  402968:	ldr	x1, [sp, #32]
  40296c:	ldr	w0, [sp, #44]
  402970:	bl	402140 <getopt_long@plt>
  402974:	str	w0, [sp, #60]
  402978:	ldr	w0, [sp, #60]
  40297c:	cmn	w0, #0x1
  402980:	b.ne	4027f8 <ferror@plt+0x408>  // b.any
  402984:	bl	402998 <ferror@plt+0x5a8>
  402988:	nop
  40298c:	ldr	x19, [sp, #16]
  402990:	ldp	x29, x30, [sp], #64
  402994:	ret
  402998:	stp	x29, x30, [sp, #-32]!
  40299c:	mov	x29, sp
  4029a0:	str	x19, [sp, #16]
  4029a4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4029a8:	add	x0, x0, #0x21a
  4029ac:	ldrb	w0, [x0]
  4029b0:	cmp	w0, #0x0
  4029b4:	b.eq	402a1c <ferror@plt+0x62c>  // b.none
  4029b8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4029bc:	add	x0, x0, #0x220
  4029c0:	ldr	x0, [x0]
  4029c4:	cmp	x0, #0x0
  4029c8:	b.ne	402a1c <ferror@plt+0x62c>  // b.any
  4029cc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4029d0:	add	x0, x0, #0x1e8
  4029d4:	ldr	x19, [x0]
  4029d8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4029dc:	add	x0, x0, #0x178
  4029e0:	bl	4023a0 <gettext@plt>
  4029e4:	mov	x5, x0
  4029e8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4029ec:	add	x0, x0, #0x768
  4029f0:	ldr	x1, [x0]
  4029f4:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4029f8:	add	x4, x0, #0x1a8
  4029fc:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402a00:	add	x3, x0, #0x1b0
  402a04:	mov	x2, x1
  402a08:	mov	x1, x5
  402a0c:	mov	x0, x19
  402a10:	bl	4023c0 <fprintf@plt>
  402a14:	mov	w0, #0x2                   	// #2
  402a18:	bl	4026e8 <ferror@plt+0x2f8>
  402a1c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402a20:	add	x0, x0, #0x218
  402a24:	ldrb	w0, [x0]
  402a28:	cmp	w0, #0x0
  402a2c:	b.eq	402a58 <ferror@plt+0x668>  // b.none
  402a30:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402a34:	add	x0, x0, #0x219
  402a38:	ldrb	w0, [x0]
  402a3c:	cmp	w0, #0x0
  402a40:	b.ne	402a80 <ferror@plt+0x690>  // b.any
  402a44:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402a48:	add	x0, x0, #0x220
  402a4c:	ldr	x0, [x0]
  402a50:	cmp	x0, #0x0
  402a54:	b.ne	402a80 <ferror@plt+0x690>  // b.any
  402a58:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402a5c:	add	x0, x0, #0x219
  402a60:	ldrb	w0, [x0]
  402a64:	cmp	w0, #0x0
  402a68:	b.eq	402abc <ferror@plt+0x6cc>  // b.none
  402a6c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402a70:	add	x0, x0, #0x220
  402a74:	ldr	x0, [x0]
  402a78:	cmp	x0, #0x0
  402a7c:	b.eq	402abc <ferror@plt+0x6cc>  // b.none
  402a80:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402a84:	add	x0, x0, #0x1e8
  402a88:	ldr	x19, [x0]
  402a8c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402a90:	add	x0, x0, #0x1b8
  402a94:	bl	4023a0 <gettext@plt>
  402a98:	mov	x1, x0
  402a9c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402aa0:	add	x0, x0, #0x768
  402aa4:	ldr	x0, [x0]
  402aa8:	mov	x2, x0
  402aac:	mov	x0, x19
  402ab0:	bl	4023c0 <fprintf@plt>
  402ab4:	mov	w0, #0x2                   	// #2
  402ab8:	bl	4026e8 <ferror@plt+0x2f8>
  402abc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402ac0:	add	x0, x0, #0x220
  402ac4:	ldr	x0, [x0]
  402ac8:	cmp	x0, #0x0
  402acc:	b.eq	402bd4 <ferror@plt+0x7e4>  // b.none
  402ad0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402ad4:	add	x0, x0, #0x220
  402ad8:	ldr	x2, [x0]
  402adc:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402ae0:	add	x1, x0, #0x1e8
  402ae4:	mov	x0, x2
  402ae8:	bl	402150 <strcmp@plt>
  402aec:	cmp	w0, #0x0
  402af0:	b.eq	402bd4 <ferror@plt+0x7e4>  // b.none
  402af4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402af8:	add	x0, x0, #0x220
  402afc:	ldr	x2, [x0]
  402b00:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402b04:	add	x1, x0, #0x1f0
  402b08:	mov	x0, x2
  402b0c:	bl	402150 <strcmp@plt>
  402b10:	cmp	w0, #0x0
  402b14:	b.eq	402bd4 <ferror@plt+0x7e4>  // b.none
  402b18:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402b1c:	add	x0, x0, #0x220
  402b20:	ldr	x2, [x0]
  402b24:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402b28:	add	x1, x0, #0x1f8
  402b2c:	mov	x0, x2
  402b30:	bl	402150 <strcmp@plt>
  402b34:	cmp	w0, #0x0
  402b38:	b.eq	402bd4 <ferror@plt+0x7e4>  // b.none
  402b3c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402b40:	add	x0, x0, #0x220
  402b44:	ldr	x2, [x0]
  402b48:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402b4c:	add	x1, x0, #0x200
  402b50:	mov	x0, x2
  402b54:	bl	402150 <strcmp@plt>
  402b58:	cmp	w0, #0x0
  402b5c:	b.eq	402bd4 <ferror@plt+0x7e4>  // b.none
  402b60:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402b64:	add	x0, x0, #0x220
  402b68:	ldr	x2, [x0]
  402b6c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402b70:	add	x1, x0, #0x208
  402b74:	mov	x0, x2
  402b78:	bl	402150 <strcmp@plt>
  402b7c:	cmp	w0, #0x0
  402b80:	b.eq	402bd4 <ferror@plt+0x7e4>  // b.none
  402b84:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402b88:	add	x0, x0, #0x1e8
  402b8c:	ldr	x19, [x0]
  402b90:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402b94:	add	x0, x0, #0x210
  402b98:	bl	4023a0 <gettext@plt>
  402b9c:	mov	x4, x0
  402ba0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402ba4:	add	x0, x0, #0x768
  402ba8:	ldr	x1, [x0]
  402bac:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402bb0:	add	x0, x0, #0x220
  402bb4:	ldr	x0, [x0]
  402bb8:	mov	x3, x0
  402bbc:	mov	x2, x1
  402bc0:	mov	x1, x4
  402bc4:	mov	x0, x19
  402bc8:	bl	4023c0 <fprintf@plt>
  402bcc:	mov	w0, #0x2                   	// #2
  402bd0:	bl	4026e8 <ferror@plt+0x2f8>
  402bd4:	nop
  402bd8:	ldr	x19, [sp, #16]
  402bdc:	ldp	x29, x30, [sp], #32
  402be0:	ret
  402be4:	nop
  402be8:	ret
  402bec:	stp	x29, x30, [sp, #-48]!
  402bf0:	mov	x29, sp
  402bf4:	stp	x19, x20, [sp, #16]
  402bf8:	str	x21, [sp, #32]
  402bfc:	bl	4056d4 <ferror@plt+0x32e4>
  402c00:	cmp	w0, #0x0
  402c04:	b.ne	402c50 <ferror@plt+0x860>  // b.any
  402c08:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402c0c:	add	x0, x0, #0x1e8
  402c10:	ldr	x19, [x0]
  402c14:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402c18:	add	x0, x0, #0x238
  402c1c:	bl	4023a0 <gettext@plt>
  402c20:	mov	x21, x0
  402c24:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402c28:	add	x0, x0, #0x768
  402c2c:	ldr	x20, [x0]
  402c30:	bl	4056c8 <ferror@plt+0x32d8>
  402c34:	mov	x3, x0
  402c38:	mov	x2, x20
  402c3c:	mov	x1, x21
  402c40:	mov	x0, x19
  402c44:	bl	4023c0 <fprintf@plt>
  402c48:	mov	w0, #0x1                   	// #1
  402c4c:	bl	40250c <ferror@plt+0x11c>
  402c50:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402c54:	add	x0, x0, #0x229
  402c58:	mov	w1, #0x1                   	// #1
  402c5c:	strb	w1, [x0]
  402c60:	mov	w0, #0x42                  	// #66
  402c64:	bl	4056f0 <ferror@plt+0x3300>
  402c68:	cmp	w0, #0x0
  402c6c:	b.ne	402cb8 <ferror@plt+0x8c8>  // b.any
  402c70:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402c74:	add	x0, x0, #0x1e8
  402c78:	ldr	x19, [x0]
  402c7c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402c80:	add	x0, x0, #0x260
  402c84:	bl	4023a0 <gettext@plt>
  402c88:	mov	x21, x0
  402c8c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402c90:	add	x0, x0, #0x768
  402c94:	ldr	x20, [x0]
  402c98:	bl	4056c8 <ferror@plt+0x32d8>
  402c9c:	mov	x3, x0
  402ca0:	mov	x2, x20
  402ca4:	mov	x1, x21
  402ca8:	mov	x0, x19
  402cac:	bl	4023c0 <fprintf@plt>
  402cb0:	mov	w0, #0x1                   	// #1
  402cb4:	bl	40250c <ferror@plt+0x11c>
  402cb8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402cbc:	add	x0, x0, #0x228
  402cc0:	ldrb	w0, [x0]
  402cc4:	cmp	w0, #0x0
  402cc8:	b.eq	402d88 <ferror@plt+0x998>  // b.none
  402ccc:	bl	405e80 <ferror@plt+0x3a90>
  402cd0:	cmp	w0, #0x0
  402cd4:	b.ne	402d20 <ferror@plt+0x930>  // b.any
  402cd8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402cdc:	add	x0, x0, #0x1e8
  402ce0:	ldr	x19, [x0]
  402ce4:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402ce8:	add	x0, x0, #0x238
  402cec:	bl	4023a0 <gettext@plt>
  402cf0:	mov	x21, x0
  402cf4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402cf8:	add	x0, x0, #0x768
  402cfc:	ldr	x20, [x0]
  402d00:	bl	405e34 <ferror@plt+0x3a44>
  402d04:	mov	x3, x0
  402d08:	mov	x2, x20
  402d0c:	mov	x1, x21
  402d10:	mov	x0, x19
  402d14:	bl	4023c0 <fprintf@plt>
  402d18:	mov	w0, #0x1                   	// #1
  402d1c:	bl	40250c <ferror@plt+0x11c>
  402d20:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402d24:	add	x0, x0, #0x22a
  402d28:	mov	w1, #0x1                   	// #1
  402d2c:	strb	w1, [x0]
  402d30:	mov	w0, #0x42                  	// #66
  402d34:	bl	405e9c <ferror@plt+0x3aac>
  402d38:	cmp	w0, #0x0
  402d3c:	b.ne	402d88 <ferror@plt+0x998>  // b.any
  402d40:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402d44:	add	x0, x0, #0x1e8
  402d48:	ldr	x19, [x0]
  402d4c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402d50:	add	x0, x0, #0x260
  402d54:	bl	4023a0 <gettext@plt>
  402d58:	mov	x21, x0
  402d5c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402d60:	add	x0, x0, #0x768
  402d64:	ldr	x20, [x0]
  402d68:	bl	405e34 <ferror@plt+0x3a44>
  402d6c:	mov	x3, x0
  402d70:	mov	x2, x20
  402d74:	mov	x1, x21
  402d78:	mov	x0, x19
  402d7c:	bl	4023c0 <fprintf@plt>
  402d80:	mov	w0, #0x1                   	// #1
  402d84:	bl	40250c <ferror@plt+0x11c>
  402d88:	nop
  402d8c:	ldp	x19, x20, [sp, #16]
  402d90:	ldr	x21, [sp, #32]
  402d94:	ldp	x29, x30, [sp], #48
  402d98:	ret
  402d9c:	stp	x29, x30, [sp, #-112]!
  402da0:	mov	x29, sp
  402da4:	stp	x19, x20, [sp, #16]
  402da8:	str	x21, [sp, #32]
  402dac:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402db0:	add	x0, x0, #0x228
  402db4:	ldrb	w0, [x0]
  402db8:	cmp	w0, #0x0
  402dbc:	b.eq	402f6c <ferror@plt+0xb7c>  // b.none
  402dc0:	bl	405f70 <ferror@plt+0x3b80>
  402dc4:	cmp	w0, #0x0
  402dc8:	b.ne	402e94 <ferror@plt+0xaa4>  // b.any
  402dcc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402dd0:	add	x0, x0, #0x1e8
  402dd4:	ldr	x19, [x0]
  402dd8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402ddc:	add	x0, x0, #0x278
  402de0:	bl	4023a0 <gettext@plt>
  402de4:	mov	x21, x0
  402de8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402dec:	add	x0, x0, #0x768
  402df0:	ldr	x20, [x0]
  402df4:	bl	405e34 <ferror@plt+0x3a44>
  402df8:	mov	x3, x0
  402dfc:	mov	x2, x20
  402e00:	mov	x1, x21
  402e04:	mov	x0, x19
  402e08:	bl	4023c0 <fprintf@plt>
  402e0c:	mov	x1, #0x0                   	// #0
  402e10:	mov	w0, #0x6                   	// #6
  402e14:	bl	4023e0 <setlocale@plt>
  402e18:	str	x0, [sp, #72]
  402e1c:	str	xzr, [sp, #104]
  402e20:	ldr	x0, [sp, #72]
  402e24:	cmp	x0, #0x0
  402e28:	b.eq	402e38 <ferror@plt+0xa48>  // b.none
  402e2c:	ldr	x0, [sp, #72]
  402e30:	bl	402080 <strdup@plt>
  402e34:	str	x0, [sp, #104]
  402e38:	ldr	x0, [sp, #104]
  402e3c:	cmp	x0, #0x0
  402e40:	b.eq	402e54 <ferror@plt+0xa64>  // b.none
  402e44:	adrp	x0, 408000 <ferror@plt+0x5c10>
  402e48:	add	x1, x0, #0xed0
  402e4c:	mov	w0, #0x6                   	// #6
  402e50:	bl	4023e0 <setlocale@plt>
  402e54:	bl	405e34 <ferror@plt+0x3a44>
  402e58:	mov	x2, x0
  402e5c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402e60:	add	x1, x0, #0x2a8
  402e64:	mov	w0, #0x3                   	// #3
  402e68:	bl	401e40 <syslog@plt>
  402e6c:	ldr	x0, [sp, #104]
  402e70:	cmp	x0, #0x0
  402e74:	b.eq	402e8c <ferror@plt+0xa9c>  // b.none
  402e78:	ldr	x1, [sp, #104]
  402e7c:	mov	w0, #0x6                   	// #6
  402e80:	bl	4023e0 <setlocale@plt>
  402e84:	ldr	x0, [sp, #104]
  402e88:	bl	4021a0 <free@plt>
  402e8c:	mov	w0, #0x1                   	// #1
  402e90:	bl	40250c <ferror@plt+0x11c>
  402e94:	bl	405f98 <ferror@plt+0x3ba8>
  402e98:	cmp	w0, #0x0
  402e9c:	b.ne	402f60 <ferror@plt+0xb70>  // b.any
  402ea0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402ea4:	add	x0, x0, #0x1e8
  402ea8:	ldr	x19, [x0]
  402eac:	adrp	x0, 408000 <ferror@plt+0x5c10>
  402eb0:	add	x0, x0, #0xeb0
  402eb4:	bl	4023a0 <gettext@plt>
  402eb8:	mov	x21, x0
  402ebc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402ec0:	add	x0, x0, #0x768
  402ec4:	ldr	x20, [x0]
  402ec8:	bl	405e34 <ferror@plt+0x3a44>
  402ecc:	mov	x3, x0
  402ed0:	mov	x2, x20
  402ed4:	mov	x1, x21
  402ed8:	mov	x0, x19
  402edc:	bl	4023c0 <fprintf@plt>
  402ee0:	mov	x1, #0x0                   	// #0
  402ee4:	mov	w0, #0x6                   	// #6
  402ee8:	bl	4023e0 <setlocale@plt>
  402eec:	str	x0, [sp, #64]
  402ef0:	str	xzr, [sp, #96]
  402ef4:	ldr	x0, [sp, #64]
  402ef8:	cmp	x0, #0x0
  402efc:	b.eq	402f0c <ferror@plt+0xb1c>  // b.none
  402f00:	ldr	x0, [sp, #64]
  402f04:	bl	402080 <strdup@plt>
  402f08:	str	x0, [sp, #96]
  402f0c:	ldr	x0, [sp, #96]
  402f10:	cmp	x0, #0x0
  402f14:	b.eq	402f28 <ferror@plt+0xb38>  // b.none
  402f18:	adrp	x0, 408000 <ferror@plt+0x5c10>
  402f1c:	add	x1, x0, #0xed0
  402f20:	mov	w0, #0x6                   	// #6
  402f24:	bl	4023e0 <setlocale@plt>
  402f28:	bl	405e34 <ferror@plt+0x3a44>
  402f2c:	mov	x2, x0
  402f30:	adrp	x0, 408000 <ferror@plt+0x5c10>
  402f34:	add	x1, x0, #0xed8
  402f38:	mov	w0, #0x3                   	// #3
  402f3c:	bl	401e40 <syslog@plt>
  402f40:	ldr	x0, [sp, #96]
  402f44:	cmp	x0, #0x0
  402f48:	b.eq	402f60 <ferror@plt+0xb70>  // b.none
  402f4c:	ldr	x1, [sp, #96]
  402f50:	mov	w0, #0x6                   	// #6
  402f54:	bl	4023e0 <setlocale@plt>
  402f58:	ldr	x0, [sp, #96]
  402f5c:	bl	4021a0 <free@plt>
  402f60:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402f64:	add	x0, x0, #0x22a
  402f68:	strb	wzr, [x0]
  402f6c:	bl	405800 <ferror@plt+0x3410>
  402f70:	cmp	w0, #0x0
  402f74:	b.ne	403040 <ferror@plt+0xc50>  // b.any
  402f78:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402f7c:	add	x0, x0, #0x1e8
  402f80:	ldr	x19, [x0]
  402f84:	adrp	x0, 409000 <ferror@plt+0x6c10>
  402f88:	add	x0, x0, #0x278
  402f8c:	bl	4023a0 <gettext@plt>
  402f90:	mov	x21, x0
  402f94:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  402f98:	add	x0, x0, #0x768
  402f9c:	ldr	x20, [x0]
  402fa0:	bl	4056c8 <ferror@plt+0x32d8>
  402fa4:	mov	x3, x0
  402fa8:	mov	x2, x20
  402fac:	mov	x1, x21
  402fb0:	mov	x0, x19
  402fb4:	bl	4023c0 <fprintf@plt>
  402fb8:	mov	x1, #0x0                   	// #0
  402fbc:	mov	w0, #0x6                   	// #6
  402fc0:	bl	4023e0 <setlocale@plt>
  402fc4:	str	x0, [sp, #56]
  402fc8:	str	xzr, [sp, #88]
  402fcc:	ldr	x0, [sp, #56]
  402fd0:	cmp	x0, #0x0
  402fd4:	b.eq	402fe4 <ferror@plt+0xbf4>  // b.none
  402fd8:	ldr	x0, [sp, #56]
  402fdc:	bl	402080 <strdup@plt>
  402fe0:	str	x0, [sp, #88]
  402fe4:	ldr	x0, [sp, #88]
  402fe8:	cmp	x0, #0x0
  402fec:	b.eq	403000 <ferror@plt+0xc10>  // b.none
  402ff0:	adrp	x0, 408000 <ferror@plt+0x5c10>
  402ff4:	add	x1, x0, #0xed0
  402ff8:	mov	w0, #0x6                   	// #6
  402ffc:	bl	4023e0 <setlocale@plt>
  403000:	bl	4056c8 <ferror@plt+0x32d8>
  403004:	mov	x2, x0
  403008:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40300c:	add	x1, x0, #0x2a8
  403010:	mov	w0, #0x3                   	// #3
  403014:	bl	401e40 <syslog@plt>
  403018:	ldr	x0, [sp, #88]
  40301c:	cmp	x0, #0x0
  403020:	b.eq	403038 <ferror@plt+0xc48>  // b.none
  403024:	ldr	x1, [sp, #88]
  403028:	mov	w0, #0x6                   	// #6
  40302c:	bl	4023e0 <setlocale@plt>
  403030:	ldr	x0, [sp, #88]
  403034:	bl	4021a0 <free@plt>
  403038:	mov	w0, #0x1                   	// #1
  40303c:	bl	40250c <ferror@plt+0x11c>
  403040:	bl	40581c <ferror@plt+0x342c>
  403044:	cmp	w0, #0x0
  403048:	b.ne	40310c <ferror@plt+0xd1c>  // b.any
  40304c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403050:	add	x0, x0, #0x1e8
  403054:	ldr	x19, [x0]
  403058:	adrp	x0, 408000 <ferror@plt+0x5c10>
  40305c:	add	x0, x0, #0xeb0
  403060:	bl	4023a0 <gettext@plt>
  403064:	mov	x21, x0
  403068:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40306c:	add	x0, x0, #0x768
  403070:	ldr	x20, [x0]
  403074:	bl	4056c8 <ferror@plt+0x32d8>
  403078:	mov	x3, x0
  40307c:	mov	x2, x20
  403080:	mov	x1, x21
  403084:	mov	x0, x19
  403088:	bl	4023c0 <fprintf@plt>
  40308c:	mov	x1, #0x0                   	// #0
  403090:	mov	w0, #0x6                   	// #6
  403094:	bl	4023e0 <setlocale@plt>
  403098:	str	x0, [sp, #48]
  40309c:	str	xzr, [sp, #80]
  4030a0:	ldr	x0, [sp, #48]
  4030a4:	cmp	x0, #0x0
  4030a8:	b.eq	4030b8 <ferror@plt+0xcc8>  // b.none
  4030ac:	ldr	x0, [sp, #48]
  4030b0:	bl	402080 <strdup@plt>
  4030b4:	str	x0, [sp, #80]
  4030b8:	ldr	x0, [sp, #80]
  4030bc:	cmp	x0, #0x0
  4030c0:	b.eq	4030d4 <ferror@plt+0xce4>  // b.none
  4030c4:	adrp	x0, 408000 <ferror@plt+0x5c10>
  4030c8:	add	x1, x0, #0xed0
  4030cc:	mov	w0, #0x6                   	// #6
  4030d0:	bl	4023e0 <setlocale@plt>
  4030d4:	bl	4056c8 <ferror@plt+0x32d8>
  4030d8:	mov	x2, x0
  4030dc:	adrp	x0, 408000 <ferror@plt+0x5c10>
  4030e0:	add	x1, x0, #0xed8
  4030e4:	mov	w0, #0x3                   	// #3
  4030e8:	bl	401e40 <syslog@plt>
  4030ec:	ldr	x0, [sp, #80]
  4030f0:	cmp	x0, #0x0
  4030f4:	b.eq	40310c <ferror@plt+0xd1c>  // b.none
  4030f8:	ldr	x1, [sp, #80]
  4030fc:	mov	w0, #0x6                   	// #6
  403100:	bl	4023e0 <setlocale@plt>
  403104:	ldr	x0, [sp, #80]
  403108:	bl	4021a0 <free@plt>
  40310c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403110:	add	x0, x0, #0x229
  403114:	strb	wzr, [x0]
  403118:	nop
  40311c:	ldp	x19, x20, [sp, #16]
  403120:	ldr	x21, [sp, #32]
  403124:	ldp	x29, x30, [sp], #112
  403128:	ret
  40312c:	mov	x12, #0x2100                	// #8448
  403130:	sub	sp, sp, x12
  403134:	stp	x29, x30, [sp]
  403138:	mov	x29, sp
  40313c:	stp	x19, x20, [sp, #16]
  403140:	str	x21, [sp, #32]
  403144:	str	w0, [sp, #60]
  403148:	str	x1, [sp, #48]
  40314c:	str	wzr, [sp, #8436]
  403150:	str	wzr, [sp, #8432]
  403154:	ldr	x0, [sp, #48]
  403158:	ldr	x0, [x0]
  40315c:	bl	403838 <ferror@plt+0x1448>
  403160:	mov	x1, x0
  403164:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403168:	add	x0, x0, #0x768
  40316c:	str	x1, [x0]
  403170:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403174:	add	x1, x0, #0x2d0
  403178:	mov	w0, #0x6                   	// #6
  40317c:	bl	4023e0 <setlocale@plt>
  403180:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403184:	add	x1, x0, #0x2d8
  403188:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40318c:	add	x0, x0, #0x2f0
  403190:	bl	401fa0 <bindtextdomain@plt>
  403194:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403198:	add	x0, x0, #0x2f0
  40319c:	bl	402130 <textdomain@plt>
  4031a0:	ldr	x2, [sp, #48]
  4031a4:	ldr	w1, [sp, #60]
  4031a8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4031ac:	add	x0, x0, #0x2f8
  4031b0:	bl	403a2c <ferror@plt+0x163c>
  4031b4:	ldr	x1, [sp, #48]
  4031b8:	ldr	w0, [sp, #60]
  4031bc:	bl	4027e0 <ferror@plt+0x3f0>
  4031c0:	mov	w2, #0x50                  	// #80
  4031c4:	mov	w1, #0x1                   	// #1
  4031c8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4031cc:	add	x0, x0, #0x300
  4031d0:	bl	402100 <openlog@plt>
  4031d4:	bl	402be4 <ferror@plt+0x7f4>
  4031d8:	bl	405e40 <ferror@plt+0x3a50>
  4031dc:	and	w1, w0, #0xff
  4031e0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4031e4:	add	x0, x0, #0x228
  4031e8:	strb	w1, [x0]
  4031ec:	bl	402bec <ferror@plt+0x7fc>
  4031f0:	b	403798 <ferror@plt+0x13a8>
  4031f4:	ldr	w0, [sp, #8432]
  4031f8:	add	w0, w0, #0x1
  4031fc:	str	w0, [sp, #8432]
  403200:	add	x0, sp, #0xc0
  403204:	mov	w1, #0xa                   	// #10
  403208:	bl	4020b0 <strrchr@plt>
  40320c:	str	x0, [sp, #8440]
  403210:	ldr	x0, [sp, #8440]
  403214:	cmp	x0, #0x0
  403218:	b.eq	403228 <ferror@plt+0xe38>  // b.none
  40321c:	ldr	x0, [sp, #8440]
  403220:	strb	wzr, [x0]
  403224:	b	4032d4 <ferror@plt+0xee4>
  403228:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40322c:	add	x0, x0, #0x200
  403230:	ldr	x0, [x0]
  403234:	bl	402120 <feof@plt>
  403238:	cmp	w0, #0x0
  40323c:	b.ne	4032d4 <ferror@plt+0xee4>  // b.any
  403240:	b	403260 <ferror@plt+0xe70>
  403244:	add	x0, sp, #0xc0
  403248:	mov	w1, #0xa                   	// #10
  40324c:	bl	4021e0 <strchr@plt>
  403250:	str	x0, [sp, #8440]
  403254:	ldr	x0, [sp, #8440]
  403258:	cmp	x0, #0x0
  40325c:	b.ne	403288 <ferror@plt+0xe98>  // b.any
  403260:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403264:	add	x0, x0, #0x200
  403268:	ldr	x1, [x0]
  40326c:	add	x0, sp, #0xc0
  403270:	mov	x2, x1
  403274:	mov	w1, #0x2000                	// #8192
  403278:	bl	4023d0 <fgets@plt>
  40327c:	cmp	x0, #0x0
  403280:	b.ne	403244 <ferror@plt+0xe54>  // b.any
  403284:	b	40328c <ferror@plt+0xe9c>
  403288:	nop
  40328c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403290:	add	x0, x0, #0x1e8
  403294:	ldr	x19, [x0]
  403298:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40329c:	add	x0, x0, #0x310
  4032a0:	bl	4023a0 <gettext@plt>
  4032a4:	mov	x1, x0
  4032a8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4032ac:	add	x0, x0, #0x768
  4032b0:	ldr	x0, [x0]
  4032b4:	ldr	w3, [sp, #8432]
  4032b8:	mov	x2, x0
  4032bc:	mov	x0, x19
  4032c0:	bl	4023c0 <fprintf@plt>
  4032c4:	ldr	w0, [sp, #8436]
  4032c8:	add	w0, w0, #0x1
  4032cc:	str	w0, [sp, #8436]
  4032d0:	b	403798 <ferror@plt+0x13a8>
  4032d4:	add	x0, sp, #0xc0
  4032d8:	str	x0, [sp, #8408]
  4032dc:	mov	w1, #0x3a                  	// #58
  4032e0:	ldr	x0, [sp, #8408]
  4032e4:	bl	4021e0 <strchr@plt>
  4032e8:	str	x0, [sp, #8440]
  4032ec:	ldr	x0, [sp, #8440]
  4032f0:	cmp	x0, #0x0
  4032f4:	b.eq	403334 <ferror@plt+0xf44>  // b.none
  4032f8:	ldr	x0, [sp, #8440]
  4032fc:	strb	wzr, [x0]
  403300:	ldr	x0, [sp, #8440]
  403304:	add	x0, x0, #0x1
  403308:	str	x0, [sp, #8440]
  40330c:	ldr	x0, [sp, #8440]
  403310:	str	x0, [sp, #8400]
  403314:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403318:	add	x0, x0, #0x218
  40331c:	ldrb	w0, [x0]
  403320:	eor	w0, w0, #0x1
  403324:	and	w0, w0, #0xff
  403328:	cmp	w0, #0x0
  40332c:	b.eq	403488 <ferror@plt+0x1098>  // b.none
  403330:	b	40337c <ferror@plt+0xf8c>
  403334:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403338:	add	x0, x0, #0x1e8
  40333c:	ldr	x19, [x0]
  403340:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403344:	add	x0, x0, #0x330
  403348:	bl	4023a0 <gettext@plt>
  40334c:	mov	x1, x0
  403350:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403354:	add	x0, x0, #0x768
  403358:	ldr	x0, [x0]
  40335c:	ldr	w3, [sp, #8432]
  403360:	mov	x2, x0
  403364:	mov	x0, x19
  403368:	bl	4023c0 <fprintf@plt>
  40336c:	ldr	w0, [sp, #8436]
  403370:	add	w0, w0, #0x1
  403374:	str	w0, [sp, #8436]
  403378:	b	403798 <ferror@plt+0x13a8>
  40337c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403380:	add	x0, x0, #0x220
  403384:	ldr	x0, [x0]
  403388:	cmp	x0, #0x0
  40338c:	b.eq	4033b4 <ferror@plt+0xfc4>  // b.none
  403390:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403394:	add	x0, x0, #0x220
  403398:	ldr	x2, [x0]
  40339c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4033a0:	add	x1, x0, #0x1f8
  4033a4:	mov	x0, x2
  4033a8:	bl	402150 <strcmp@plt>
  4033ac:	cmp	w0, #0x0
  4033b0:	b.eq	403488 <ferror@plt+0x1098>  // b.none
  4033b4:	str	xzr, [sp, #8416]
  4033b8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4033bc:	add	x0, x0, #0x219
  4033c0:	ldrb	w0, [x0]
  4033c4:	cmp	w0, #0x0
  4033c8:	b.eq	4033e0 <ferror@plt+0xff0>  // b.none
  4033cc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4033d0:	add	x0, x0, #0x220
  4033d4:	adrp	x1, 409000 <ferror@plt+0x6c10>
  4033d8:	add	x1, x1, #0x1f0
  4033dc:	str	x1, [x0]
  4033e0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4033e4:	add	x0, x0, #0x21a
  4033e8:	ldrb	w0, [x0]
  4033ec:	cmp	w0, #0x0
  4033f0:	b.eq	403400 <ferror@plt+0x1010>  // b.none
  4033f4:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  4033f8:	add	x0, x0, #0x310
  4033fc:	str	x0, [sp, #8416]
  403400:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403404:	add	x0, x0, #0x220
  403408:	ldr	x0, [x0]
  40340c:	ldr	x1, [sp, #8416]
  403410:	bl	4040f4 <ferror@plt+0x1d04>
  403414:	str	x0, [sp, #8392]
  403418:	ldr	x1, [sp, #8392]
  40341c:	ldr	x0, [sp, #8400]
  403420:	bl	4043c8 <ferror@plt+0x1fd8>
  403424:	str	x0, [sp, #8440]
  403428:	ldr	x0, [sp, #8440]
  40342c:	cmp	x0, #0x0
  403430:	b.ne	403488 <ferror@plt+0x1098>  // b.any
  403434:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403438:	add	x0, x0, #0x1e8
  40343c:	ldr	x19, [x0]
  403440:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403444:	add	x0, x0, #0x358
  403448:	bl	4023a0 <gettext@plt>
  40344c:	mov	x21, x0
  403450:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403454:	add	x0, x0, #0x768
  403458:	ldr	x20, [x0]
  40345c:	bl	402350 <__errno_location@plt>
  403460:	ldr	w0, [x0]
  403464:	bl	402090 <strerror@plt>
  403468:	mov	x4, x0
  40346c:	ldr	x3, [sp, #8392]
  403470:	mov	x2, x20
  403474:	mov	x1, x21
  403478:	mov	x0, x19
  40347c:	bl	4023c0 <fprintf@plt>
  403480:	mov	w0, #0x1                   	// #1
  403484:	bl	40250c <ferror@plt+0x11c>
  403488:	ldr	x0, [sp, #8408]
  40348c:	bl	405714 <ferror@plt+0x3324>
  403490:	str	x0, [sp, #8384]
  403494:	ldr	x0, [sp, #8384]
  403498:	cmp	x0, #0x0
  40349c:	b.ne	4034ec <ferror@plt+0x10fc>  // b.any
  4034a0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4034a4:	add	x0, x0, #0x1e8
  4034a8:	ldr	x19, [x0]
  4034ac:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4034b0:	add	x0, x0, #0x390
  4034b4:	bl	4023a0 <gettext@plt>
  4034b8:	mov	x1, x0
  4034bc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4034c0:	add	x0, x0, #0x768
  4034c4:	ldr	x0, [x0]
  4034c8:	ldr	x4, [sp, #8408]
  4034cc:	ldr	w3, [sp, #8432]
  4034d0:	mov	x2, x0
  4034d4:	mov	x0, x19
  4034d8:	bl	4023c0 <fprintf@plt>
  4034dc:	ldr	w0, [sp, #8436]
  4034e0:	add	w0, w0, #0x1
  4034e4:	str	w0, [sp, #8436]
  4034e8:	b	403798 <ferror@plt+0x13a8>
  4034ec:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4034f0:	add	x0, x0, #0x228
  4034f4:	ldrb	w0, [x0]
  4034f8:	cmp	w0, #0x0
  4034fc:	b.eq	4035ac <ferror@plt+0x11bc>  // b.none
  403500:	ldr	x0, [sp, #8408]
  403504:	bl	405ecc <ferror@plt+0x3adc>
  403508:	str	x0, [sp, #8424]
  40350c:	ldr	x0, [sp, #8424]
  403510:	cmp	x0, #0x0
  403514:	b.ne	4035b0 <ferror@plt+0x11c0>  // b.any
  403518:	ldr	x0, [sp, #8384]
  40351c:	ldr	x2, [x0, #8]
  403520:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403524:	add	x1, x0, #0x3b8
  403528:	mov	x0, x2
  40352c:	bl	402150 <strcmp@plt>
  403530:	cmp	w0, #0x0
  403534:	b.ne	4035b0 <ferror@plt+0x11c0>  // b.any
  403538:	ldr	x0, [sp, #8408]
  40353c:	str	x0, [sp, #120]
  403540:	mov	w1, #0xffffffff            	// #-1
  403544:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403548:	add	x0, x0, #0x3c0
  40354c:	bl	40461c <ferror@plt+0x222c>
  403550:	sxtw	x0, w0
  403554:	str	x0, [sp, #144]
  403558:	mov	w1, #0xffffffff            	// #-1
  40355c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403560:	add	x0, x0, #0x3d0
  403564:	bl	40461c <ferror@plt+0x222c>
  403568:	sxtw	x0, w0
  40356c:	str	x0, [sp, #152]
  403570:	mov	w1, #0xffffffff            	// #-1
  403574:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403578:	add	x0, x0, #0x3e0
  40357c:	bl	40461c <ferror@plt+0x222c>
  403580:	sxtw	x0, w0
  403584:	str	x0, [sp, #160]
  403588:	mov	x0, #0xffffffffffffffff    	// #-1
  40358c:	str	x0, [sp, #168]
  403590:	mov	x0, #0xffffffffffffffff    	// #-1
  403594:	str	x0, [sp, #176]
  403598:	mov	x0, #0xffffffffffffffff    	// #-1
  40359c:	str	x0, [sp, #184]
  4035a0:	add	x0, sp, #0x78
  4035a4:	str	x0, [sp, #8424]
  4035a8:	b	4035b0 <ferror@plt+0x11c0>
  4035ac:	str	xzr, [sp, #8424]
  4035b0:	ldr	x0, [sp, #8424]
  4035b4:	cmp	x0, #0x0
  4035b8:	b.eq	403630 <ferror@plt+0x1240>  // b.none
  4035bc:	ldr	x1, [sp, #8424]
  4035c0:	add	x0, sp, #0x78
  4035c4:	ldp	x2, x3, [x1]
  4035c8:	stp	x2, x3, [x0]
  4035cc:	ldp	x2, x3, [x1, #16]
  4035d0:	stp	x2, x3, [x0, #16]
  4035d4:	ldp	x2, x3, [x1, #32]
  4035d8:	stp	x2, x3, [x0, #32]
  4035dc:	ldp	x2, x3, [x1, #48]
  4035e0:	stp	x2, x3, [x0, #48]
  4035e4:	ldr	x1, [x1, #64]
  4035e8:	str	x1, [x0, #64]
  4035ec:	ldr	x0, [sp, #8440]
  4035f0:	str	x0, [sp, #128]
  4035f4:	bl	403878 <ferror@plt+0x1488>
  4035f8:	mov	x1, #0x2957                	// #10583
  4035fc:	movk	x1, #0xce51, lsl #16
  403600:	movk	x1, #0xc8a0, lsl #32
  403604:	movk	x1, #0x1845, lsl #48
  403608:	smulh	x1, x0, x1
  40360c:	asr	x1, x1, #13
  403610:	asr	x0, x0, #63
  403614:	sub	x0, x1, x0
  403618:	str	x0, [sp, #136]
  40361c:	ldr	x0, [sp, #136]
  403620:	cmp	x0, #0x0
  403624:	b.ne	403630 <ferror@plt+0x1240>  // b.any
  403628:	mov	x0, #0xffffffffffffffff    	// #-1
  40362c:	str	x0, [sp, #136]
  403630:	ldr	x0, [sp, #8424]
  403634:	cmp	x0, #0x0
  403638:	b.eq	40365c <ferror@plt+0x126c>  // b.none
  40363c:	ldr	x0, [sp, #8384]
  403640:	ldr	x2, [x0, #8]
  403644:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403648:	add	x1, x0, #0x3b8
  40364c:	mov	x0, x2
  403650:	bl	402150 <strcmp@plt>
  403654:	cmp	w0, #0x0
  403658:	b.eq	403684 <ferror@plt+0x1294>  // b.none
  40365c:	ldr	x1, [sp, #8384]
  403660:	add	x0, sp, #0x48
  403664:	ldp	x2, x3, [x1]
  403668:	stp	x2, x3, [x0]
  40366c:	ldp	x2, x3, [x1, #16]
  403670:	stp	x2, x3, [x0, #16]
  403674:	ldp	x2, x3, [x1, #32]
  403678:	stp	x2, x3, [x0, #32]
  40367c:	ldr	x0, [sp, #8440]
  403680:	str	x0, [sp, #80]
  403684:	ldr	x0, [sp, #8424]
  403688:	cmp	x0, #0x0
  40368c:	b.eq	403700 <ferror@plt+0x1310>  // b.none
  403690:	add	x0, sp, #0x78
  403694:	bl	405ef0 <ferror@plt+0x3b00>
  403698:	cmp	w0, #0x0
  40369c:	b.ne	403700 <ferror@plt+0x1310>  // b.any
  4036a0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4036a4:	add	x0, x0, #0x1e8
  4036a8:	ldr	x19, [x0]
  4036ac:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4036b0:	add	x0, x0, #0x3f0
  4036b4:	bl	4023a0 <gettext@plt>
  4036b8:	mov	x21, x0
  4036bc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4036c0:	add	x0, x0, #0x768
  4036c4:	ldr	x20, [x0]
  4036c8:	bl	405e34 <ferror@plt+0x3a44>
  4036cc:	mov	x1, x0
  4036d0:	ldr	x0, [sp, #120]
  4036d4:	mov	x5, x0
  4036d8:	mov	x4, x1
  4036dc:	ldr	w3, [sp, #8432]
  4036e0:	mov	x2, x20
  4036e4:	mov	x1, x21
  4036e8:	mov	x0, x19
  4036ec:	bl	4023c0 <fprintf@plt>
  4036f0:	ldr	w0, [sp, #8436]
  4036f4:	add	w0, w0, #0x1
  4036f8:	str	w0, [sp, #8436]
  4036fc:	b	403798 <ferror@plt+0x13a8>
  403700:	ldr	x0, [sp, #8424]
  403704:	cmp	x0, #0x0
  403708:	b.eq	40372c <ferror@plt+0x133c>  // b.none
  40370c:	ldr	x0, [sp, #8384]
  403710:	ldr	x2, [x0, #8]
  403714:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403718:	add	x1, x0, #0x3b8
  40371c:	mov	x0, x2
  403720:	bl	402150 <strcmp@plt>
  403724:	cmp	w0, #0x0
  403728:	b.eq	403798 <ferror@plt+0x13a8>  // b.none
  40372c:	add	x0, sp, #0x48
  403730:	bl	405780 <ferror@plt+0x3390>
  403734:	cmp	w0, #0x0
  403738:	b.ne	403798 <ferror@plt+0x13a8>  // b.any
  40373c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403740:	add	x0, x0, #0x1e8
  403744:	ldr	x19, [x0]
  403748:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40374c:	add	x0, x0, #0x3f0
  403750:	bl	4023a0 <gettext@plt>
  403754:	mov	x21, x0
  403758:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40375c:	add	x0, x0, #0x768
  403760:	ldr	x20, [x0]
  403764:	bl	4056c8 <ferror@plt+0x32d8>
  403768:	mov	x1, x0
  40376c:	ldr	x0, [sp, #72]
  403770:	mov	x5, x0
  403774:	mov	x4, x1
  403778:	ldr	w3, [sp, #8432]
  40377c:	mov	x2, x20
  403780:	mov	x1, x21
  403784:	mov	x0, x19
  403788:	bl	4023c0 <fprintf@plt>
  40378c:	ldr	w0, [sp, #8436]
  403790:	add	w0, w0, #0x1
  403794:	str	w0, [sp, #8436]
  403798:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40379c:	add	x0, x0, #0x200
  4037a0:	ldr	x1, [x0]
  4037a4:	add	x0, sp, #0xc0
  4037a8:	mov	x2, x1
  4037ac:	mov	w1, #0x2000                	// #8192
  4037b0:	bl	4023d0 <fgets@plt>
  4037b4:	cmp	x0, #0x0
  4037b8:	b.ne	4031f4 <ferror@plt+0xe04>  // b.any
  4037bc:	ldr	w0, [sp, #8436]
  4037c0:	cmp	w0, #0x0
  4037c4:	b.eq	403804 <ferror@plt+0x1414>  // b.none
  4037c8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4037cc:	add	x0, x0, #0x1e8
  4037d0:	ldr	x19, [x0]
  4037d4:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4037d8:	add	x0, x0, #0x428
  4037dc:	bl	4023a0 <gettext@plt>
  4037e0:	mov	x1, x0
  4037e4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4037e8:	add	x0, x0, #0x768
  4037ec:	ldr	x0, [x0]
  4037f0:	mov	x2, x0
  4037f4:	mov	x0, x19
  4037f8:	bl	4023c0 <fprintf@plt>
  4037fc:	mov	w0, #0x1                   	// #1
  403800:	bl	40250c <ferror@plt+0x11c>
  403804:	bl	402d9c <ferror@plt+0x9ac>
  403808:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40380c:	add	x0, x0, #0x450
  403810:	bl	40508c <ferror@plt+0x2c9c>
  403814:	mov	w0, #0x1                   	// #1
  403818:	bl	405268 <ferror@plt+0x2e78>
  40381c:	mov	w0, #0x0                   	// #0
  403820:	ldp	x19, x20, [sp, #16]
  403824:	ldr	x21, [sp, #32]
  403828:	ldp	x29, x30, [sp]
  40382c:	mov	x12, #0x2100                	// #8448
  403830:	add	sp, sp, x12
  403834:	ret
  403838:	stp	x29, x30, [sp, #-48]!
  40383c:	mov	x29, sp
  403840:	str	x0, [sp, #24]
  403844:	mov	w1, #0x2f                  	// #47
  403848:	ldr	x0, [sp, #24]
  40384c:	bl	4020b0 <strrchr@plt>
  403850:	str	x0, [sp, #40]
  403854:	ldr	x0, [sp, #40]
  403858:	cmp	x0, #0x0
  40385c:	b.eq	40386c <ferror@plt+0x147c>  // b.none
  403860:	ldr	x0, [sp, #40]
  403864:	add	x0, x0, #0x1
  403868:	b	403870 <ferror@plt+0x1480>
  40386c:	ldr	x0, [sp, #24]
  403870:	ldp	x29, x30, [sp], #48
  403874:	ret
  403878:	stp	x29, x30, [sp, #-64]!
  40387c:	mov	x29, sp
  403880:	stp	x19, x20, [sp, #16]
  403884:	mov	x0, #0x0                   	// #0
  403888:	bl	401f70 <time@plt>
  40388c:	str	x0, [sp, #56]
  403890:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403894:	add	x0, x0, #0x4a0
  403898:	bl	402360 <getenv@plt>
  40389c:	str	x0, [sp, #48]
  4038a0:	ldr	x0, [sp, #48]
  4038a4:	cmp	x0, #0x0
  4038a8:	b.ne	4038b4 <ferror@plt+0x14c4>  // b.any
  4038ac:	ldr	x0, [sp, #56]
  4038b0:	b	403a20 <ferror@plt+0x1630>
  4038b4:	bl	402350 <__errno_location@plt>
  4038b8:	str	wzr, [x0]
  4038bc:	add	x0, sp, #0x20
  4038c0:	mov	w2, #0xa                   	// #10
  4038c4:	mov	x1, x0
  4038c8:	ldr	x0, [sp, #48]
  4038cc:	bl	4021f0 <strtoull@plt>
  4038d0:	str	x0, [sp, #40]
  4038d4:	bl	402350 <__errno_location@plt>
  4038d8:	ldr	w0, [x0]
  4038dc:	cmp	w0, #0x22
  4038e0:	b.ne	4038fc <ferror@plt+0x150c>  // b.any
  4038e4:	ldr	x0, [sp, #40]
  4038e8:	cmn	x0, #0x1
  4038ec:	b.eq	403918 <ferror@plt+0x1528>  // b.none
  4038f0:	ldr	x0, [sp, #40]
  4038f4:	cmp	x0, #0x0
  4038f8:	b.eq	403918 <ferror@plt+0x1528>  // b.none
  4038fc:	bl	402350 <__errno_location@plt>
  403900:	ldr	w0, [x0]
  403904:	cmp	w0, #0x0
  403908:	b.eq	403954 <ferror@plt+0x1564>  // b.none
  40390c:	ldr	x0, [sp, #40]
  403910:	cmp	x0, #0x0
  403914:	b.ne	403954 <ferror@plt+0x1564>  // b.any
  403918:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40391c:	add	x0, x0, #0x1e8
  403920:	ldr	x19, [x0]
  403924:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403928:	add	x0, x0, #0x4b8
  40392c:	bl	4023a0 <gettext@plt>
  403930:	mov	x20, x0
  403934:	bl	402350 <__errno_location@plt>
  403938:	ldr	w0, [x0]
  40393c:	bl	402090 <strerror@plt>
  403940:	mov	x2, x0
  403944:	mov	x1, x20
  403948:	mov	x0, x19
  40394c:	bl	4023c0 <fprintf@plt>
  403950:	b	403a1c <ferror@plt+0x162c>
  403954:	ldr	x0, [sp, #32]
  403958:	ldr	x1, [sp, #48]
  40395c:	cmp	x1, x0
  403960:	b.ne	403994 <ferror@plt+0x15a4>  // b.any
  403964:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403968:	add	x0, x0, #0x1e8
  40396c:	ldr	x19, [x0]
  403970:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403974:	add	x0, x0, #0x4f0
  403978:	bl	4023a0 <gettext@plt>
  40397c:	mov	x1, x0
  403980:	ldr	x0, [sp, #32]
  403984:	mov	x2, x0
  403988:	mov	x0, x19
  40398c:	bl	4023c0 <fprintf@plt>
  403990:	b	403a1c <ferror@plt+0x162c>
  403994:	ldr	x0, [sp, #32]
  403998:	ldrb	w0, [x0]
  40399c:	cmp	w0, #0x0
  4039a0:	b.eq	4039d4 <ferror@plt+0x15e4>  // b.none
  4039a4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4039a8:	add	x0, x0, #0x1e8
  4039ac:	ldr	x19, [x0]
  4039b0:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4039b4:	add	x0, x0, #0x538
  4039b8:	bl	4023a0 <gettext@plt>
  4039bc:	mov	x1, x0
  4039c0:	ldr	x0, [sp, #32]
  4039c4:	mov	x2, x0
  4039c8:	mov	x0, x19
  4039cc:	bl	4023c0 <fprintf@plt>
  4039d0:	b	403a1c <ferror@plt+0x162c>
  4039d4:	ldr	x0, [sp, #56]
  4039d8:	ldr	x1, [sp, #40]
  4039dc:	cmp	x1, x0
  4039e0:	b.ls	403a14 <ferror@plt+0x1624>  // b.plast
  4039e4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4039e8:	add	x0, x0, #0x1e8
  4039ec:	ldr	x19, [x0]
  4039f0:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4039f4:	add	x0, x0, #0x578
  4039f8:	bl	4023a0 <gettext@plt>
  4039fc:	ldr	x3, [sp, #40]
  403a00:	ldr	x2, [sp, #56]
  403a04:	mov	x1, x0
  403a08:	mov	x0, x19
  403a0c:	bl	4023c0 <fprintf@plt>
  403a10:	b	403a1c <ferror@plt+0x162c>
  403a14:	ldr	x0, [sp, #40]
  403a18:	b	403a20 <ferror@plt+0x1630>
  403a1c:	ldr	x0, [sp, #56]
  403a20:	ldp	x19, x20, [sp, #16]
  403a24:	ldp	x29, x30, [sp], #64
  403a28:	ret
  403a2c:	stp	x29, x30, [sp, #-80]!
  403a30:	mov	x29, sp
  403a34:	str	x19, [sp, #16]
  403a38:	str	x0, [sp, #56]
  403a3c:	str	w1, [sp, #52]
  403a40:	str	x2, [sp, #40]
  403a44:	str	xzr, [sp, #64]
  403a48:	str	wzr, [sp, #76]
  403a4c:	b	403b78 <ferror@plt+0x1788>
  403a50:	ldrsw	x0, [sp, #76]
  403a54:	lsl	x0, x0, #3
  403a58:	ldr	x1, [sp, #40]
  403a5c:	add	x0, x1, x0
  403a60:	ldr	x2, [x0]
  403a64:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403a68:	add	x1, x0, #0x600
  403a6c:	mov	x0, x2
  403a70:	bl	402150 <strcmp@plt>
  403a74:	cmp	w0, #0x0
  403a78:	b.eq	403aa0 <ferror@plt+0x16b0>  // b.none
  403a7c:	ldrsw	x0, [sp, #76]
  403a80:	lsl	x0, x0, #3
  403a84:	ldr	x1, [sp, #40]
  403a88:	add	x0, x1, x0
  403a8c:	ldr	x0, [x0]
  403a90:	ldr	x1, [sp, #56]
  403a94:	bl	402150 <strcmp@plt>
  403a98:	cmp	w0, #0x0
  403a9c:	b.ne	403b6c <ferror@plt+0x177c>  // b.any
  403aa0:	ldr	x0, [sp, #64]
  403aa4:	cmp	x0, #0x0
  403aa8:	b.eq	403ae8 <ferror@plt+0x16f8>  // b.none
  403aac:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403ab0:	add	x0, x0, #0x1e8
  403ab4:	ldr	x19, [x0]
  403ab8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403abc:	add	x0, x0, #0x608
  403ac0:	bl	4023a0 <gettext@plt>
  403ac4:	mov	x1, x0
  403ac8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403acc:	add	x0, x0, #0x768
  403ad0:	ldr	x0, [x0]
  403ad4:	mov	x2, x0
  403ad8:	mov	x0, x19
  403adc:	bl	4023c0 <fprintf@plt>
  403ae0:	mov	w0, #0x3                   	// #3
  403ae4:	bl	401e60 <exit@plt>
  403ae8:	ldr	w0, [sp, #76]
  403aec:	add	w0, w0, #0x1
  403af0:	ldr	w1, [sp, #52]
  403af4:	cmp	w1, w0
  403af8:	b.ne	403b50 <ferror@plt+0x1760>  // b.any
  403afc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403b00:	add	x0, x0, #0x1e8
  403b04:	ldr	x19, [x0]
  403b08:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403b0c:	add	x0, x0, #0x628
  403b10:	bl	4023a0 <gettext@plt>
  403b14:	mov	x4, x0
  403b18:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403b1c:	add	x0, x0, #0x768
  403b20:	ldr	x2, [x0]
  403b24:	ldrsw	x0, [sp, #76]
  403b28:	lsl	x0, x0, #3
  403b2c:	ldr	x1, [sp, #40]
  403b30:	add	x0, x1, x0
  403b34:	ldr	x0, [x0]
  403b38:	mov	x3, x0
  403b3c:	mov	x1, x4
  403b40:	mov	x0, x19
  403b44:	bl	4023c0 <fprintf@plt>
  403b48:	mov	w0, #0x3                   	// #3
  403b4c:	bl	401e60 <exit@plt>
  403b50:	ldrsw	x0, [sp, #76]
  403b54:	add	x0, x0, #0x1
  403b58:	lsl	x0, x0, #3
  403b5c:	ldr	x1, [sp, #40]
  403b60:	add	x0, x1, x0
  403b64:	ldr	x0, [x0]
  403b68:	str	x0, [sp, #64]
  403b6c:	ldr	w0, [sp, #76]
  403b70:	add	w0, w0, #0x1
  403b74:	str	w0, [sp, #76]
  403b78:	ldr	w1, [sp, #76]
  403b7c:	ldr	w0, [sp, #52]
  403b80:	cmp	w1, w0
  403b84:	b.lt	403a50 <ferror@plt+0x1660>  // b.tstop
  403b88:	ldr	x0, [sp, #64]
  403b8c:	cmp	x0, #0x0
  403b90:	b.eq	403b9c <ferror@plt+0x17ac>  // b.none
  403b94:	ldr	x0, [sp, #64]
  403b98:	bl	403bac <ferror@plt+0x17bc>
  403b9c:	nop
  403ba0:	ldr	x19, [sp, #16]
  403ba4:	ldp	x29, x30, [sp], #80
  403ba8:	ret
  403bac:	stp	x29, x30, [sp, #-64]!
  403bb0:	mov	x29, sp
  403bb4:	stp	x19, x20, [sp, #16]
  403bb8:	str	x21, [sp, #32]
  403bbc:	str	x0, [sp, #56]
  403bc0:	bl	4021b0 <getgid@plt>
  403bc4:	mov	w19, w0
  403bc8:	bl	4021b0 <getgid@plt>
  403bcc:	mov	w1, w0
  403bd0:	mov	w0, w19
  403bd4:	bl	4021c0 <setregid@plt>
  403bd8:	cmp	w0, #0x0
  403bdc:	b.ne	403c00 <ferror@plt+0x1810>  // b.any
  403be0:	bl	401eb0 <getuid@plt>
  403be4:	mov	w19, w0
  403be8:	bl	401eb0 <getuid@plt>
  403bec:	mov	w1, w0
  403bf0:	mov	w0, w19
  403bf4:	bl	402180 <setreuid@plt>
  403bf8:	cmp	w0, #0x0
  403bfc:	b.eq	403c50 <ferror@plt+0x1860>  // b.none
  403c00:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403c04:	add	x0, x0, #0x1e8
  403c08:	ldr	x19, [x0]
  403c0c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403c10:	add	x0, x0, #0x650
  403c14:	bl	4023a0 <gettext@plt>
  403c18:	mov	x21, x0
  403c1c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403c20:	add	x0, x0, #0x768
  403c24:	ldr	x20, [x0]
  403c28:	bl	402350 <__errno_location@plt>
  403c2c:	ldr	w0, [x0]
  403c30:	bl	402090 <strerror@plt>
  403c34:	mov	x3, x0
  403c38:	mov	x2, x20
  403c3c:	mov	x1, x21
  403c40:	mov	x0, x19
  403c44:	bl	4023c0 <fprintf@plt>
  403c48:	mov	w0, #0x1                   	// #1
  403c4c:	bl	401e60 <exit@plt>
  403c50:	ldr	x0, [sp, #56]
  403c54:	ldrb	w0, [x0]
  403c58:	cmp	w0, #0x2f
  403c5c:	b.eq	403ca0 <ferror@plt+0x18b0>  // b.none
  403c60:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403c64:	add	x0, x0, #0x1e8
  403c68:	ldr	x19, [x0]
  403c6c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403c70:	add	x0, x0, #0x678
  403c74:	bl	4023a0 <gettext@plt>
  403c78:	mov	x1, x0
  403c7c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403c80:	add	x0, x0, #0x768
  403c84:	ldr	x0, [x0]
  403c88:	ldr	x3, [sp, #56]
  403c8c:	mov	x2, x0
  403c90:	mov	x0, x19
  403c94:	bl	4023c0 <fprintf@plt>
  403c98:	mov	w0, #0x3                   	// #3
  403c9c:	bl	401e60 <exit@plt>
  403ca0:	mov	w1, #0x0                   	// #0
  403ca4:	ldr	x0, [sp, #56]
  403ca8:	bl	402110 <access@plt>
  403cac:	cmp	w0, #0x0
  403cb0:	b.eq	403d08 <ferror@plt+0x1918>  // b.none
  403cb4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403cb8:	add	x0, x0, #0x1e8
  403cbc:	ldr	x19, [x0]
  403cc0:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403cc4:	add	x0, x0, #0x698
  403cc8:	bl	4023a0 <gettext@plt>
  403ccc:	mov	x21, x0
  403cd0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403cd4:	add	x0, x0, #0x768
  403cd8:	ldr	x20, [x0]
  403cdc:	bl	402350 <__errno_location@plt>
  403ce0:	ldr	w0, [x0]
  403ce4:	bl	402090 <strerror@plt>
  403ce8:	mov	x4, x0
  403cec:	ldr	x3, [sp, #56]
  403cf0:	mov	x2, x20
  403cf4:	mov	x1, x21
  403cf8:	mov	x0, x19
  403cfc:	bl	4023c0 <fprintf@plt>
  403d00:	mov	w0, #0x3                   	// #3
  403d04:	bl	401e60 <exit@plt>
  403d08:	ldr	x0, [sp, #56]
  403d0c:	bl	402190 <chdir@plt>
  403d10:	cmp	w0, #0x0
  403d14:	b.eq	403d6c <ferror@plt+0x197c>  // b.none
  403d18:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403d1c:	add	x0, x0, #0x1e8
  403d20:	ldr	x19, [x0]
  403d24:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403d28:	add	x0, x0, #0x6c8
  403d2c:	bl	4023a0 <gettext@plt>
  403d30:	mov	x21, x0
  403d34:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403d38:	add	x0, x0, #0x768
  403d3c:	ldr	x20, [x0]
  403d40:	bl	402350 <__errno_location@plt>
  403d44:	ldr	w0, [x0]
  403d48:	bl	402090 <strerror@plt>
  403d4c:	mov	x4, x0
  403d50:	ldr	x3, [sp, #56]
  403d54:	mov	x2, x20
  403d58:	mov	x1, x21
  403d5c:	mov	x0, x19
  403d60:	bl	4023c0 <fprintf@plt>
  403d64:	mov	w0, #0x3                   	// #3
  403d68:	bl	401e60 <exit@plt>
  403d6c:	ldr	x0, [sp, #56]
  403d70:	bl	402270 <chroot@plt>
  403d74:	cmp	w0, #0x0
  403d78:	b.eq	403dd0 <ferror@plt+0x19e0>  // b.none
  403d7c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403d80:	add	x0, x0, #0x1e8
  403d84:	ldr	x19, [x0]
  403d88:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403d8c:	add	x0, x0, #0x6f8
  403d90:	bl	4023a0 <gettext@plt>
  403d94:	mov	x21, x0
  403d98:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403d9c:	add	x0, x0, #0x768
  403da0:	ldr	x20, [x0]
  403da4:	bl	402350 <__errno_location@plt>
  403da8:	ldr	w0, [x0]
  403dac:	bl	402090 <strerror@plt>
  403db0:	mov	x4, x0
  403db4:	ldr	x3, [sp, #56]
  403db8:	mov	x2, x20
  403dbc:	mov	x1, x21
  403dc0:	mov	x0, x19
  403dc4:	bl	4023c0 <fprintf@plt>
  403dc8:	mov	w0, #0x3                   	// #3
  403dcc:	bl	401e60 <exit@plt>
  403dd0:	nop
  403dd4:	ldp	x19, x20, [sp, #16]
  403dd8:	ldr	x21, [sp, #32]
  403ddc:	ldp	x29, x30, [sp], #64
  403de0:	ret
  403de4:	stp	x29, x30, [sp, #-48]!
  403de8:	mov	x29, sp
  403dec:	str	x19, [sp, #16]
  403df0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403df4:	add	x0, x0, #0x230
  403df8:	ldr	w0, [x0]
  403dfc:	cmp	w0, #0x0
  403e00:	b.ne	403e3c <ferror@plt+0x1a4c>  // b.any
  403e04:	add	x0, sp, #0x20
  403e08:	mov	x1, #0x0                   	// #0
  403e0c:	bl	401ff0 <gettimeofday@plt>
  403e10:	ldr	x0, [sp, #32]
  403e14:	mov	w1, w0
  403e18:	ldr	x0, [sp, #40]
  403e1c:	eor	w19, w1, w0
  403e20:	bl	401f50 <getpid@plt>
  403e24:	eor	w0, w19, w0
  403e28:	bl	4022e0 <srandom@plt>
  403e2c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  403e30:	add	x0, x0, #0x230
  403e34:	mov	w1, #0x1                   	// #1
  403e38:	str	w1, [x0]
  403e3c:	nop
  403e40:	ldr	x19, [sp, #16]
  403e44:	ldp	x29, x30, [sp], #48
  403e48:	ret
  403e4c:	stp	x29, x30, [sp, #-64]!
  403e50:	mov	x29, sp
  403e54:	str	d8, [sp, #16]
  403e58:	str	x0, [sp, #40]
  403e5c:	str	x1, [sp, #32]
  403e60:	bl	403de4 <ferror@plt+0x19f4>
  403e64:	ldr	x1, [sp, #32]
  403e68:	ldr	x0, [sp, #40]
  403e6c:	sub	x0, x1, x0
  403e70:	add	x0, x0, #0x1
  403e74:	scvtf	d8, x0
  403e78:	bl	402020 <random@plt>
  403e7c:	scvtf	d0, x0
  403e80:	fmul	d0, d8, d0
  403e84:	mov	x0, #0xffffffc00000        	// #281474972516352
  403e88:	movk	x0, #0x41df, lsl #48
  403e8c:	fmov	d1, x0
  403e90:	fdiv	d0, d0, d1
  403e94:	str	d0, [sp, #48]
  403e98:	ldr	x0, [sp, #32]
  403e9c:	add	x0, x0, #0x1
  403ea0:	scvtf	d1, x0
  403ea4:	ldr	d0, [sp, #48]
  403ea8:	fsub	d0, d1, d0
  403eac:	fcvtzs	d0, d0
  403eb0:	str	d0, [sp, #56]
  403eb4:	ldr	x1, [sp, #56]
  403eb8:	ldr	x0, [sp, #40]
  403ebc:	cmp	x1, x0
  403ec0:	b.lt	403ed4 <ferror@plt+0x1ae4>  // b.tstop
  403ec4:	ldr	x1, [sp, #56]
  403ec8:	ldr	x0, [sp, #32]
  403ecc:	cmp	x1, x0
  403ed0:	b.le	403edc <ferror@plt+0x1aec>
  403ed4:	ldr	x0, [sp, #32]
  403ed8:	str	x0, [sp, #56]
  403edc:	ldr	x0, [sp, #56]
  403ee0:	ldr	d8, [sp, #16]
  403ee4:	ldp	x29, x30, [sp], #64
  403ee8:	ret
  403eec:	stp	x29, x30, [sp, #-64]!
  403ef0:	mov	x29, sp
  403ef4:	str	x0, [sp, #24]
  403ef8:	ldr	x0, [sp, #24]
  403efc:	cmp	x0, #0x0
  403f00:	b.ne	403fa4 <ferror@plt+0x1bb4>  // b.any
  403f04:	mov	x1, #0xffffffffffffffff    	// #-1
  403f08:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403f0c:	add	x0, x0, #0x728
  403f10:	bl	4047e8 <ferror@plt+0x23f8>
  403f14:	str	x0, [sp, #48]
  403f18:	mov	x1, #0xffffffffffffffff    	// #-1
  403f1c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403f20:	add	x0, x0, #0x740
  403f24:	bl	4047e8 <ferror@plt+0x23f8>
  403f28:	str	x0, [sp, #40]
  403f2c:	ldr	x0, [sp, #48]
  403f30:	cmn	x0, #0x1
  403f34:	b.ne	403f50 <ferror@plt+0x1b60>  // b.any
  403f38:	ldr	x0, [sp, #40]
  403f3c:	cmn	x0, #0x1
  403f40:	b.ne	403f50 <ferror@plt+0x1b60>  // b.any
  403f44:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403f48:	add	x0, x0, #0x758
  403f4c:	b	404028 <ferror@plt+0x1c38>
  403f50:	ldr	x0, [sp, #48]
  403f54:	cmn	x0, #0x1
  403f58:	b.ne	403f64 <ferror@plt+0x1b74>  // b.any
  403f5c:	ldr	x0, [sp, #40]
  403f60:	str	x0, [sp, #48]
  403f64:	ldr	x0, [sp, #40]
  403f68:	cmn	x0, #0x1
  403f6c:	b.ne	403f78 <ferror@plt+0x1b88>  // b.any
  403f70:	ldr	x0, [sp, #48]
  403f74:	str	x0, [sp, #40]
  403f78:	ldr	x1, [sp, #48]
  403f7c:	ldr	x0, [sp, #40]
  403f80:	cmp	x1, x0
  403f84:	b.le	403f90 <ferror@plt+0x1ba0>
  403f88:	ldr	x0, [sp, #48]
  403f8c:	str	x0, [sp, #40]
  403f90:	ldr	x1, [sp, #40]
  403f94:	ldr	x0, [sp, #48]
  403f98:	bl	403e4c <ferror@plt+0x1a5c>
  403f9c:	str	x0, [sp, #56]
  403fa0:	b	403fd0 <ferror@plt+0x1be0>
  403fa4:	ldr	x0, [sp, #24]
  403fa8:	ldr	w0, [x0]
  403fac:	cmp	w0, #0x0
  403fb0:	b.ne	403fc0 <ferror@plt+0x1bd0>  // b.any
  403fb4:	adrp	x0, 409000 <ferror@plt+0x6c10>
  403fb8:	add	x0, x0, #0x758
  403fbc:	b	404028 <ferror@plt+0x1c38>
  403fc0:	ldr	x0, [sp, #24]
  403fc4:	ldr	w0, [x0]
  403fc8:	sxtw	x0, w0
  403fcc:	str	x0, [sp, #56]
  403fd0:	ldr	x0, [sp, #56]
  403fd4:	cmp	x0, #0x3e7
  403fd8:	b.gt	403fe4 <ferror@plt+0x1bf4>
  403fdc:	mov	x0, #0x3e8                 	// #1000
  403fe0:	str	x0, [sp, #56]
  403fe4:	ldr	x1, [sp, #56]
  403fe8:	mov	x0, #0xc9ff                	// #51711
  403fec:	movk	x0, #0x3b9a, lsl #16
  403ff0:	cmp	x1, x0
  403ff4:	b.le	404004 <ferror@plt+0x1c14>
  403ff8:	mov	x0, #0xc9ff                	// #51711
  403ffc:	movk	x0, #0x3b9a, lsl #16
  404000:	str	x0, [sp, #56]
  404004:	ldr	x3, [sp, #56]
  404008:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40400c:	add	x2, x0, #0x760
  404010:	mov	x1, #0x12                  	// #18
  404014:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404018:	add	x0, x0, #0x238
  40401c:	bl	401f10 <snprintf@plt>
  404020:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404024:	add	x0, x0, #0x238
  404028:	ldp	x29, x30, [sp], #64
  40402c:	ret
  404030:	stp	x29, x30, [sp, #-32]!
  404034:	mov	x29, sp
  404038:	str	x0, [sp, #24]
  40403c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404040:	add	x0, x0, #0x250
  404044:	strb	wzr, [x0]
  404048:	ldr	x0, [sp, #24]
  40404c:	cmp	x0, #0x7
  404050:	b.ls	404060 <ferror@plt+0x1c70>  // b.plast
  404054:	ldr	x0, [sp, #24]
  404058:	cmp	x0, #0x10
  40405c:	b.ls	404080 <ferror@plt+0x1c90>  // b.plast
  404060:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404064:	add	x3, x0, #0x860
  404068:	mov	w2, #0x116                 	// #278
  40406c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404070:	add	x1, x0, #0x770
  404074:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404078:	add	x0, x0, #0x778
  40407c:	bl	402340 <__assert_fail@plt>
  404080:	bl	403de4 <ferror@plt+0x19f4>
  404084:	bl	402020 <random@plt>
  404088:	bl	401e00 <l64a@plt>
  40408c:	mov	x1, x0
  404090:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404094:	add	x0, x0, #0x250
  404098:	bl	401fc0 <strcat@plt>
  40409c:	bl	402020 <random@plt>
  4040a0:	bl	401e00 <l64a@plt>
  4040a4:	mov	x1, x0
  4040a8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4040ac:	add	x0, x0, #0x250
  4040b0:	bl	401fc0 <strcat@plt>
  4040b4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4040b8:	add	x0, x0, #0x250
  4040bc:	bl	401e20 <strlen@plt>
  4040c0:	mov	x1, x0
  4040c4:	ldr	x0, [sp, #24]
  4040c8:	cmp	x0, x1
  4040cc:	b.hi	40409c <ferror@plt+0x1cac>  // b.pmore
  4040d0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4040d4:	add	x1, x0, #0x250
  4040d8:	ldr	x0, [sp, #24]
  4040dc:	add	x0, x1, x0
  4040e0:	strb	wzr, [x0]
  4040e4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4040e8:	add	x0, x0, #0x250
  4040ec:	ldp	x29, x30, [sp], #32
  4040f0:	ret
  4040f4:	stp	x29, x30, [sp, #-64]!
  4040f8:	mov	x29, sp
  4040fc:	str	x19, [sp, #16]
  404100:	str	x0, [sp, #40]
  404104:	str	x1, [sp, #32]
  404108:	mov	x0, #0x8                   	// #8
  40410c:	str	x0, [sp, #56]
  404110:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404114:	add	x0, x0, #0x270
  404118:	strb	wzr, [x0]
  40411c:	ldr	x0, [sp, #40]
  404120:	cmp	x0, #0x0
  404124:	b.eq	404134 <ferror@plt+0x1d44>  // b.none
  404128:	ldr	x0, [sp, #40]
  40412c:	str	x0, [sp, #48]
  404130:	b	404180 <ferror@plt+0x1d90>
  404134:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404138:	add	x0, x0, #0x7b8
  40413c:	bl	404538 <ferror@plt+0x2148>
  404140:	str	x0, [sp, #48]
  404144:	ldr	x0, [sp, #48]
  404148:	cmp	x0, #0x0
  40414c:	b.ne	404180 <ferror@plt+0x1d90>  // b.any
  404150:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404154:	add	x0, x0, #0x7c8
  404158:	bl	404594 <ferror@plt+0x21a4>
  40415c:	and	w0, w0, #0xff
  404160:	cmp	w0, #0x0
  404164:	b.eq	404174 <ferror@plt+0x1d84>  // b.none
  404168:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40416c:	add	x0, x0, #0x7d8
  404170:	b	40417c <ferror@plt+0x1d8c>
  404174:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404178:	add	x0, x0, #0x7e0
  40417c:	str	x0, [sp, #48]
  404180:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404184:	add	x1, x0, #0x7d8
  404188:	ldr	x0, [sp, #48]
  40418c:	bl	402150 <strcmp@plt>
  404190:	cmp	w0, #0x0
  404194:	b.ne	4041e0 <ferror@plt+0x1df0>  // b.any
  404198:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40419c:	add	x0, x0, #0x270
  4041a0:	mov	w1, #0x24                  	// #36
  4041a4:	strb	w1, [x0, #2]
  4041a8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4041ac:	add	x0, x0, #0x270
  4041b0:	ldrb	w1, [x0, #2]
  4041b4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4041b8:	add	x0, x0, #0x270
  4041bc:	strb	w1, [x0]
  4041c0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4041c4:	add	x0, x0, #0x270
  4041c8:	mov	w1, #0x31                  	// #49
  4041cc:	strb	w1, [x0, #1]
  4041d0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4041d4:	add	x0, x0, #0x270
  4041d8:	strb	wzr, [x0, #3]
  4041dc:	b	40433c <ferror@plt+0x1f4c>
  4041e0:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4041e4:	add	x1, x0, #0x7e8
  4041e8:	ldr	x0, [sp, #48]
  4041ec:	bl	402150 <strcmp@plt>
  4041f0:	cmp	w0, #0x0
  4041f4:	b.ne	404268 <ferror@plt+0x1e78>  // b.any
  4041f8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4041fc:	add	x0, x0, #0x270
  404200:	mov	w1, #0x24                  	// #36
  404204:	strb	w1, [x0, #2]
  404208:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40420c:	add	x0, x0, #0x270
  404210:	ldrb	w1, [x0, #2]
  404214:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404218:	add	x0, x0, #0x270
  40421c:	strb	w1, [x0]
  404220:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404224:	add	x0, x0, #0x270
  404228:	mov	w1, #0x35                  	// #53
  40422c:	strb	w1, [x0, #1]
  404230:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404234:	add	x0, x0, #0x270
  404238:	strb	wzr, [x0, #3]
  40423c:	ldr	x0, [sp, #32]
  404240:	bl	403eec <ferror@plt+0x1afc>
  404244:	mov	x1, x0
  404248:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40424c:	add	x0, x0, #0x270
  404250:	bl	401fc0 <strcat@plt>
  404254:	mov	x1, #0x10                  	// #16
  404258:	mov	x0, #0x8                   	// #8
  40425c:	bl	403e4c <ferror@plt+0x1a5c>
  404260:	str	x0, [sp, #56]
  404264:	b	40433c <ferror@plt+0x1f4c>
  404268:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40426c:	add	x1, x0, #0x7f0
  404270:	ldr	x0, [sp, #48]
  404274:	bl	402150 <strcmp@plt>
  404278:	cmp	w0, #0x0
  40427c:	b.ne	4042f0 <ferror@plt+0x1f00>  // b.any
  404280:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404284:	add	x0, x0, #0x270
  404288:	mov	w1, #0x24                  	// #36
  40428c:	strb	w1, [x0, #2]
  404290:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404294:	add	x0, x0, #0x270
  404298:	ldrb	w1, [x0, #2]
  40429c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4042a0:	add	x0, x0, #0x270
  4042a4:	strb	w1, [x0]
  4042a8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4042ac:	add	x0, x0, #0x270
  4042b0:	mov	w1, #0x36                  	// #54
  4042b4:	strb	w1, [x0, #1]
  4042b8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4042bc:	add	x0, x0, #0x270
  4042c0:	strb	wzr, [x0, #3]
  4042c4:	ldr	x0, [sp, #32]
  4042c8:	bl	403eec <ferror@plt+0x1afc>
  4042cc:	mov	x1, x0
  4042d0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4042d4:	add	x0, x0, #0x270
  4042d8:	bl	401fc0 <strcat@plt>
  4042dc:	mov	x1, #0x10                  	// #16
  4042e0:	mov	x0, #0x8                   	// #8
  4042e4:	bl	403e4c <ferror@plt+0x1a5c>
  4042e8:	str	x0, [sp, #56]
  4042ec:	b	40433c <ferror@plt+0x1f4c>
  4042f0:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4042f4:	add	x1, x0, #0x7e0
  4042f8:	ldr	x0, [sp, #48]
  4042fc:	bl	402150 <strcmp@plt>
  404300:	cmp	w0, #0x0
  404304:	b.eq	40433c <ferror@plt+0x1f4c>  // b.none
  404308:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40430c:	add	x0, x0, #0x1e8
  404310:	ldr	x19, [x0]
  404314:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404318:	add	x0, x0, #0x7f8
  40431c:	bl	4023a0 <gettext@plt>
  404320:	ldr	x2, [sp, #48]
  404324:	mov	x1, x0
  404328:	mov	x0, x19
  40432c:	bl	4023c0 <fprintf@plt>
  404330:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404334:	add	x0, x0, #0x270
  404338:	strb	wzr, [x0]
  40433c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404340:	add	x0, x0, #0x270
  404344:	bl	401e20 <strlen@plt>
  404348:	mov	x1, x0
  40434c:	ldr	x0, [sp, #56]
  404350:	add	x0, x1, x0
  404354:	cmp	x0, #0x27
  404358:	b.ls	40437c <ferror@plt+0x1f8c>  // b.plast
  40435c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404360:	add	x3, x0, #0x868
  404364:	mov	w2, #0x165                 	// #357
  404368:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40436c:	add	x1, x0, #0x770
  404370:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404374:	add	x0, x0, #0x830
  404378:	bl	402340 <__assert_fail@plt>
  40437c:	ldr	x0, [sp, #56]
  404380:	bl	404030 <ferror@plt+0x1c40>
  404384:	mov	x19, x0
  404388:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40438c:	add	x0, x0, #0x270
  404390:	bl	401e20 <strlen@plt>
  404394:	mov	x1, x0
  404398:	mov	x0, #0x27                  	// #39
  40439c:	sub	x0, x0, x1
  4043a0:	mov	x2, x0
  4043a4:	mov	x1, x19
  4043a8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4043ac:	add	x0, x0, #0x270
  4043b0:	bl	402280 <strncat@plt>
  4043b4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4043b8:	add	x0, x0, #0x270
  4043bc:	ldr	x19, [sp, #16]
  4043c0:	ldp	x29, x30, [sp], #64
  4043c4:	ret
  4043c8:	stp	x29, x30, [sp, #-64]!
  4043cc:	mov	x29, sp
  4043d0:	str	x19, [sp, #16]
  4043d4:	str	x0, [sp, #40]
  4043d8:	str	x1, [sp, #32]
  4043dc:	ldr	x1, [sp, #32]
  4043e0:	ldr	x0, [sp, #40]
  4043e4:	bl	402290 <crypt@plt>
  4043e8:	str	x0, [sp, #48]
  4043ec:	ldr	x0, [sp, #48]
  4043f0:	cmp	x0, #0x0
  4043f4:	b.ne	404400 <ferror@plt+0x2010>  // b.any
  4043f8:	mov	x0, #0x0                   	// #0
  4043fc:	b	40452c <ferror@plt+0x213c>
  404400:	ldr	x0, [sp, #32]
  404404:	cmp	x0, #0x0
  404408:	b.eq	4044fc <ferror@plt+0x210c>  // b.none
  40440c:	ldr	x0, [sp, #32]
  404410:	ldrb	w0, [x0]
  404414:	cmp	w0, #0x24
  404418:	b.ne	4044fc <ferror@plt+0x210c>  // b.any
  40441c:	ldr	x0, [sp, #48]
  404420:	bl	401e20 <strlen@plt>
  404424:	cmp	x0, #0xd
  404428:	b.hi	4044fc <ferror@plt+0x210c>  // b.pmore
  40442c:	ldr	x0, [sp, #32]
  404430:	add	x0, x0, #0x1
  404434:	ldrb	w0, [x0]
  404438:	cmp	w0, #0x36
  40443c:	b.eq	40449c <ferror@plt+0x20ac>  // b.none
  404440:	cmp	w0, #0x36
  404444:	b.gt	4044ac <ferror@plt+0x20bc>
  404448:	cmp	w0, #0x35
  40444c:	b.eq	40448c <ferror@plt+0x209c>  // b.none
  404450:	cmp	w0, #0x35
  404454:	b.gt	4044ac <ferror@plt+0x20bc>
  404458:	cmp	w0, #0x31
  40445c:	b.eq	40446c <ferror@plt+0x207c>  // b.none
  404460:	cmp	w0, #0x32
  404464:	b.eq	40447c <ferror@plt+0x208c>  // b.none
  404468:	b	4044ac <ferror@plt+0x20bc>
  40446c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404470:	add	x0, x0, #0x878
  404474:	str	x0, [sp, #56]
  404478:	b	4044cc <ferror@plt+0x20dc>
  40447c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404480:	add	x0, x0, #0x880
  404484:	str	x0, [sp, #56]
  404488:	b	4044cc <ferror@plt+0x20dc>
  40448c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404490:	add	x0, x0, #0x888
  404494:	str	x0, [sp, #56]
  404498:	b	4044cc <ferror@plt+0x20dc>
  40449c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4044a0:	add	x0, x0, #0x890
  4044a4:	str	x0, [sp, #56]
  4044a8:	b	4044cc <ferror@plt+0x20dc>
  4044ac:	ldr	x0, [sp, #32]
  4044b0:	ldrb	w1, [x0, #1]
  4044b4:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  4044b8:	add	x0, x0, #0x3f8
  4044bc:	strb	w1, [x0, #1]
  4044c0:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  4044c4:	add	x0, x0, #0x3f8
  4044c8:	str	x0, [sp, #56]
  4044cc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4044d0:	add	x0, x0, #0x1e8
  4044d4:	ldr	x19, [x0]
  4044d8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4044dc:	add	x0, x0, #0x898
  4044e0:	bl	4023a0 <gettext@plt>
  4044e4:	ldr	x2, [sp, #56]
  4044e8:	mov	x1, x0
  4044ec:	mov	x0, x19
  4044f0:	bl	4023c0 <fprintf@plt>
  4044f4:	mov	w0, #0x1                   	// #1
  4044f8:	bl	401e60 <exit@plt>
  4044fc:	ldr	x0, [sp, #48]
  404500:	bl	401e20 <strlen@plt>
  404504:	cmp	x0, #0xd
  404508:	b.eq	404514 <ferror@plt+0x2124>  // b.none
  40450c:	ldr	x0, [sp, #48]
  404510:	b	40452c <ferror@plt+0x213c>
  404514:	ldr	x1, [sp, #48]
  404518:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40451c:	add	x0, x0, #0x298
  404520:	bl	402260 <strcpy@plt>
  404524:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404528:	add	x0, x0, #0x298
  40452c:	ldr	x19, [sp, #16]
  404530:	ldp	x29, x30, [sp], #64
  404534:	ret
  404538:	stp	x29, x30, [sp, #-48]!
  40453c:	mov	x29, sp
  404540:	str	x0, [sp, #24]
  404544:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404548:	add	x0, x0, #0x328
  40454c:	ldrb	w0, [x0]
  404550:	eor	w0, w0, #0x1
  404554:	and	w0, w0, #0xff
  404558:	cmp	w0, #0x0
  40455c:	b.eq	404564 <ferror@plt+0x2174>  // b.none
  404560:	bl	404c44 <ferror@plt+0x2854>
  404564:	ldr	x0, [sp, #24]
  404568:	bl	404abc <ferror@plt+0x26cc>
  40456c:	str	x0, [sp, #40]
  404570:	ldr	x0, [sp, #40]
  404574:	cmp	x0, #0x0
  404578:	b.eq	404588 <ferror@plt+0x2198>  // b.none
  40457c:	ldr	x0, [sp, #40]
  404580:	ldr	x0, [x0, #8]
  404584:	b	40458c <ferror@plt+0x219c>
  404588:	mov	x0, #0x0                   	// #0
  40458c:	ldp	x29, x30, [sp], #48
  404590:	ret
  404594:	stp	x29, x30, [sp, #-48]!
  404598:	mov	x29, sp
  40459c:	str	x0, [sp, #24]
  4045a0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4045a4:	add	x0, x0, #0x328
  4045a8:	ldrb	w0, [x0]
  4045ac:	eor	w0, w0, #0x1
  4045b0:	and	w0, w0, #0xff
  4045b4:	cmp	w0, #0x0
  4045b8:	b.eq	4045c0 <ferror@plt+0x21d0>  // b.none
  4045bc:	bl	404c44 <ferror@plt+0x2854>
  4045c0:	ldr	x0, [sp, #24]
  4045c4:	bl	404abc <ferror@plt+0x26cc>
  4045c8:	str	x0, [sp, #40]
  4045cc:	ldr	x0, [sp, #40]
  4045d0:	cmp	x0, #0x0
  4045d4:	b.eq	4045e8 <ferror@plt+0x21f8>  // b.none
  4045d8:	ldr	x0, [sp, #40]
  4045dc:	ldr	x0, [x0, #8]
  4045e0:	cmp	x0, #0x0
  4045e4:	b.ne	4045f0 <ferror@plt+0x2200>  // b.any
  4045e8:	mov	w0, #0x0                   	// #0
  4045ec:	b	404614 <ferror@plt+0x2224>
  4045f0:	ldr	x0, [sp, #40]
  4045f4:	ldr	x2, [x0, #8]
  4045f8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4045fc:	add	x1, x0, #0xd88
  404600:	mov	x0, x2
  404604:	bl	402030 <strcasecmp@plt>
  404608:	cmp	w0, #0x0
  40460c:	cset	w0, eq  // eq = none
  404610:	and	w0, w0, #0xff
  404614:	ldp	x29, x30, [sp], #48
  404618:	ret
  40461c:	stp	x29, x30, [sp, #-64]!
  404620:	mov	x29, sp
  404624:	str	x19, [sp, #16]
  404628:	str	x0, [sp, #40]
  40462c:	str	w1, [sp, #36]
  404630:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404634:	add	x0, x0, #0x328
  404638:	ldrb	w0, [x0]
  40463c:	eor	w0, w0, #0x1
  404640:	and	w0, w0, #0xff
  404644:	cmp	w0, #0x0
  404648:	b.eq	404650 <ferror@plt+0x2260>  // b.none
  40464c:	bl	404c44 <ferror@plt+0x2854>
  404650:	ldr	x0, [sp, #40]
  404654:	bl	404abc <ferror@plt+0x26cc>
  404658:	str	x0, [sp, #56]
  40465c:	ldr	x0, [sp, #56]
  404660:	cmp	x0, #0x0
  404664:	b.eq	404678 <ferror@plt+0x2288>  // b.none
  404668:	ldr	x0, [sp, #56]
  40466c:	ldr	x0, [x0, #8]
  404670:	cmp	x0, #0x0
  404674:	b.ne	404680 <ferror@plt+0x2290>  // b.any
  404678:	ldr	w0, [sp, #36]
  40467c:	b	4046f8 <ferror@plt+0x2308>
  404680:	ldr	x0, [sp, #56]
  404684:	ldr	x0, [x0, #8]
  404688:	add	x1, sp, #0x30
  40468c:	bl	404f8c <ferror@plt+0x2b9c>
  404690:	cmp	w0, #0x0
  404694:	b.eq	4046b8 <ferror@plt+0x22c8>  // b.none
  404698:	ldr	x1, [sp, #48]
  40469c:	mov	x0, #0x7fffffff            	// #2147483647
  4046a0:	cmp	x1, x0
  4046a4:	b.gt	4046b8 <ferror@plt+0x22c8>
  4046a8:	ldr	x1, [sp, #48]
  4046ac:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4046b0:	cmp	x1, x0
  4046b4:	b.ge	4046f4 <ferror@plt+0x2304>  // b.tcont
  4046b8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4046bc:	add	x0, x0, #0x1e8
  4046c0:	ldr	x19, [x0]
  4046c4:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4046c8:	add	x0, x0, #0xd90
  4046cc:	bl	4023a0 <gettext@plt>
  4046d0:	mov	x1, x0
  4046d4:	ldr	x0, [sp, #56]
  4046d8:	ldr	x0, [x0, #8]
  4046dc:	mov	x3, x0
  4046e0:	ldr	x2, [sp, #40]
  4046e4:	mov	x0, x19
  4046e8:	bl	4023c0 <fprintf@plt>
  4046ec:	ldr	w0, [sp, #36]
  4046f0:	b	4046f8 <ferror@plt+0x2308>
  4046f4:	ldr	x0, [sp, #48]
  4046f8:	ldr	x19, [sp, #16]
  4046fc:	ldp	x29, x30, [sp], #64
  404700:	ret
  404704:	stp	x29, x30, [sp, #-64]!
  404708:	mov	x29, sp
  40470c:	str	x19, [sp, #16]
  404710:	str	x0, [sp, #40]
  404714:	str	w1, [sp, #36]
  404718:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40471c:	add	x0, x0, #0x328
  404720:	ldrb	w0, [x0]
  404724:	eor	w0, w0, #0x1
  404728:	and	w0, w0, #0xff
  40472c:	cmp	w0, #0x0
  404730:	b.eq	404738 <ferror@plt+0x2348>  // b.none
  404734:	bl	404c44 <ferror@plt+0x2854>
  404738:	ldr	x0, [sp, #40]
  40473c:	bl	404abc <ferror@plt+0x26cc>
  404740:	str	x0, [sp, #56]
  404744:	ldr	x0, [sp, #56]
  404748:	cmp	x0, #0x0
  40474c:	b.eq	404760 <ferror@plt+0x2370>  // b.none
  404750:	ldr	x0, [sp, #56]
  404754:	ldr	x0, [x0, #8]
  404758:	cmp	x0, #0x0
  40475c:	b.ne	404768 <ferror@plt+0x2378>  // b.any
  404760:	ldr	w0, [sp, #36]
  404764:	b	4047dc <ferror@plt+0x23ec>
  404768:	ldr	x0, [sp, #56]
  40476c:	ldr	x0, [x0, #8]
  404770:	add	x1, sp, #0x30
  404774:	bl	404f8c <ferror@plt+0x2b9c>
  404778:	cmp	w0, #0x0
  40477c:	b.eq	40479c <ferror@plt+0x23ac>  // b.none
  404780:	ldr	x0, [sp, #48]
  404784:	cmp	x0, #0x0
  404788:	b.lt	40479c <ferror@plt+0x23ac>  // b.tstop
  40478c:	ldr	x1, [sp, #48]
  404790:	mov	x0, #0x7fffffff            	// #2147483647
  404794:	cmp	x1, x0
  404798:	b.le	4047d8 <ferror@plt+0x23e8>
  40479c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4047a0:	add	x0, x0, #0x1e8
  4047a4:	ldr	x19, [x0]
  4047a8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4047ac:	add	x0, x0, #0xd90
  4047b0:	bl	4023a0 <gettext@plt>
  4047b4:	mov	x1, x0
  4047b8:	ldr	x0, [sp, #56]
  4047bc:	ldr	x0, [x0, #8]
  4047c0:	mov	x3, x0
  4047c4:	ldr	x2, [sp, #40]
  4047c8:	mov	x0, x19
  4047cc:	bl	4023c0 <fprintf@plt>
  4047d0:	ldr	w0, [sp, #36]
  4047d4:	b	4047dc <ferror@plt+0x23ec>
  4047d8:	ldr	x0, [sp, #48]
  4047dc:	ldr	x19, [sp, #16]
  4047e0:	ldp	x29, x30, [sp], #64
  4047e4:	ret
  4047e8:	stp	x29, x30, [sp, #-64]!
  4047ec:	mov	x29, sp
  4047f0:	str	x19, [sp, #16]
  4047f4:	str	x0, [sp, #40]
  4047f8:	str	x1, [sp, #32]
  4047fc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404800:	add	x0, x0, #0x328
  404804:	ldrb	w0, [x0]
  404808:	eor	w0, w0, #0x1
  40480c:	and	w0, w0, #0xff
  404810:	cmp	w0, #0x0
  404814:	b.eq	40481c <ferror@plt+0x242c>  // b.none
  404818:	bl	404c44 <ferror@plt+0x2854>
  40481c:	ldr	x0, [sp, #40]
  404820:	bl	404abc <ferror@plt+0x26cc>
  404824:	str	x0, [sp, #56]
  404828:	ldr	x0, [sp, #56]
  40482c:	cmp	x0, #0x0
  404830:	b.eq	404844 <ferror@plt+0x2454>  // b.none
  404834:	ldr	x0, [sp, #56]
  404838:	ldr	x0, [x0, #8]
  40483c:	cmp	x0, #0x0
  404840:	b.ne	40484c <ferror@plt+0x245c>  // b.any
  404844:	ldr	x0, [sp, #32]
  404848:	b	4048a4 <ferror@plt+0x24b4>
  40484c:	ldr	x0, [sp, #56]
  404850:	ldr	x0, [x0, #8]
  404854:	add	x1, sp, #0x30
  404858:	bl	404f8c <ferror@plt+0x2b9c>
  40485c:	cmp	w0, #0x0
  404860:	b.ne	4048a0 <ferror@plt+0x24b0>  // b.any
  404864:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404868:	add	x0, x0, #0x1e8
  40486c:	ldr	x19, [x0]
  404870:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404874:	add	x0, x0, #0xd90
  404878:	bl	4023a0 <gettext@plt>
  40487c:	mov	x1, x0
  404880:	ldr	x0, [sp, #56]
  404884:	ldr	x0, [x0, #8]
  404888:	mov	x3, x0
  40488c:	ldr	x2, [sp, #40]
  404890:	mov	x0, x19
  404894:	bl	4023c0 <fprintf@plt>
  404898:	ldr	x0, [sp, #32]
  40489c:	b	4048a4 <ferror@plt+0x24b4>
  4048a0:	ldr	x0, [sp, #48]
  4048a4:	ldr	x19, [sp, #16]
  4048a8:	ldp	x29, x30, [sp], #64
  4048ac:	ret
  4048b0:	stp	x29, x30, [sp, #-64]!
  4048b4:	mov	x29, sp
  4048b8:	str	x19, [sp, #16]
  4048bc:	str	x0, [sp, #40]
  4048c0:	str	x1, [sp, #32]
  4048c4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4048c8:	add	x0, x0, #0x328
  4048cc:	ldrb	w0, [x0]
  4048d0:	eor	w0, w0, #0x1
  4048d4:	and	w0, w0, #0xff
  4048d8:	cmp	w0, #0x0
  4048dc:	b.eq	4048e4 <ferror@plt+0x24f4>  // b.none
  4048e0:	bl	404c44 <ferror@plt+0x2854>
  4048e4:	ldr	x0, [sp, #40]
  4048e8:	bl	404abc <ferror@plt+0x26cc>
  4048ec:	str	x0, [sp, #56]
  4048f0:	ldr	x0, [sp, #56]
  4048f4:	cmp	x0, #0x0
  4048f8:	b.eq	40490c <ferror@plt+0x251c>  // b.none
  4048fc:	ldr	x0, [sp, #56]
  404900:	ldr	x0, [x0, #8]
  404904:	cmp	x0, #0x0
  404908:	b.ne	404914 <ferror@plt+0x2524>  // b.any
  40490c:	ldr	x0, [sp, #32]
  404910:	b	40496c <ferror@plt+0x257c>
  404914:	ldr	x0, [sp, #56]
  404918:	ldr	x0, [x0, #8]
  40491c:	add	x1, sp, #0x30
  404920:	bl	40500c <ferror@plt+0x2c1c>
  404924:	cmp	w0, #0x0
  404928:	b.ne	404968 <ferror@plt+0x2578>  // b.any
  40492c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404930:	add	x0, x0, #0x1e8
  404934:	ldr	x19, [x0]
  404938:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40493c:	add	x0, x0, #0xd90
  404940:	bl	4023a0 <gettext@plt>
  404944:	mov	x1, x0
  404948:	ldr	x0, [sp, #56]
  40494c:	ldr	x0, [x0, #8]
  404950:	mov	x3, x0
  404954:	ldr	x2, [sp, #40]
  404958:	mov	x0, x19
  40495c:	bl	4023c0 <fprintf@plt>
  404960:	ldr	x0, [sp, #32]
  404964:	b	40496c <ferror@plt+0x257c>
  404968:	ldr	x0, [sp, #48]
  40496c:	ldr	x19, [sp, #16]
  404970:	ldp	x29, x30, [sp], #64
  404974:	ret
  404978:	stp	x29, x30, [sp, #-64]!
  40497c:	mov	x29, sp
  404980:	str	x0, [sp, #24]
  404984:	str	x1, [sp, #16]
  404988:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40498c:	add	x0, x0, #0x328
  404990:	ldrb	w0, [x0]
  404994:	eor	w0, w0, #0x1
  404998:	and	w0, w0, #0xff
  40499c:	cmp	w0, #0x0
  4049a0:	b.eq	4049a8 <ferror@plt+0x25b8>  // b.none
  4049a4:	bl	404c44 <ferror@plt+0x2854>
  4049a8:	ldr	x0, [sp, #24]
  4049ac:	bl	404abc <ferror@plt+0x26cc>
  4049b0:	str	x0, [sp, #48]
  4049b4:	ldr	x0, [sp, #48]
  4049b8:	cmp	x0, #0x0
  4049bc:	b.ne	4049c8 <ferror@plt+0x25d8>  // b.any
  4049c0:	mov	w0, #0xffffffff            	// #-1
  4049c4:	b	404ab4 <ferror@plt+0x26c4>
  4049c8:	ldr	x0, [sp, #16]
  4049cc:	bl	402080 <strdup@plt>
  4049d0:	str	x0, [sp, #40]
  4049d4:	ldr	x0, [sp, #40]
  4049d8:	cmp	x0, #0x0
  4049dc:	b.ne	404a88 <ferror@plt+0x2698>  // b.any
  4049e0:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4049e4:	add	x0, x0, #0xdc8
  4049e8:	bl	4023a0 <gettext@plt>
  4049ec:	mov	x2, x0
  4049f0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4049f4:	add	x0, x0, #0x1e8
  4049f8:	ldr	x0, [x0]
  4049fc:	mov	x1, x0
  404a00:	mov	x0, x2
  404a04:	bl	401e30 <fputs@plt>
  404a08:	mov	x1, #0x0                   	// #0
  404a0c:	mov	w0, #0x6                   	// #6
  404a10:	bl	4023e0 <setlocale@plt>
  404a14:	str	x0, [sp, #32]
  404a18:	str	xzr, [sp, #56]
  404a1c:	ldr	x0, [sp, #32]
  404a20:	cmp	x0, #0x0
  404a24:	b.eq	404a34 <ferror@plt+0x2644>  // b.none
  404a28:	ldr	x0, [sp, #32]
  404a2c:	bl	402080 <strdup@plt>
  404a30:	str	x0, [sp, #56]
  404a34:	ldr	x0, [sp, #56]
  404a38:	cmp	x0, #0x0
  404a3c:	b.eq	404a50 <ferror@plt+0x2660>  // b.none
  404a40:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404a44:	add	x1, x0, #0xdf8
  404a48:	mov	w0, #0x6                   	// #6
  404a4c:	bl	4023e0 <setlocale@plt>
  404a50:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404a54:	add	x1, x0, #0xe00
  404a58:	mov	w0, #0x3                   	// #3
  404a5c:	bl	401e40 <syslog@plt>
  404a60:	ldr	x0, [sp, #56]
  404a64:	cmp	x0, #0x0
  404a68:	b.eq	404a80 <ferror@plt+0x2690>  // b.none
  404a6c:	ldr	x1, [sp, #56]
  404a70:	mov	w0, #0x6                   	// #6
  404a74:	bl	4023e0 <setlocale@plt>
  404a78:	ldr	x0, [sp, #56]
  404a7c:	bl	4021a0 <free@plt>
  404a80:	mov	w0, #0xffffffff            	// #-1
  404a84:	b	404ab4 <ferror@plt+0x26c4>
  404a88:	ldr	x0, [sp, #48]
  404a8c:	ldr	x0, [x0, #8]
  404a90:	cmp	x0, #0x0
  404a94:	b.eq	404aa4 <ferror@plt+0x26b4>  // b.none
  404a98:	ldr	x0, [sp, #48]
  404a9c:	ldr	x0, [x0, #8]
  404aa0:	bl	4021a0 <free@plt>
  404aa4:	ldr	x0, [sp, #48]
  404aa8:	ldr	x1, [sp, #40]
  404aac:	str	x1, [x0, #8]
  404ab0:	mov	w0, #0x0                   	// #0
  404ab4:	ldp	x29, x30, [sp], #64
  404ab8:	ret
  404abc:	stp	x29, x30, [sp, #-80]!
  404ac0:	mov	x29, sp
  404ac4:	str	x19, [sp, #16]
  404ac8:	str	x0, [sp, #40]
  404acc:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  404ad0:	add	x0, x0, #0x400
  404ad4:	str	x0, [sp, #72]
  404ad8:	b	404b08 <ferror@plt+0x2718>
  404adc:	ldr	x0, [sp, #72]
  404ae0:	ldr	x0, [x0]
  404ae4:	ldr	x1, [sp, #40]
  404ae8:	bl	402150 <strcmp@plt>
  404aec:	cmp	w0, #0x0
  404af0:	b.ne	404afc <ferror@plt+0x270c>  // b.any
  404af4:	ldr	x0, [sp, #72]
  404af8:	b	404c14 <ferror@plt+0x2824>
  404afc:	ldr	x0, [sp, #72]
  404b00:	add	x0, x0, #0x10
  404b04:	str	x0, [sp, #72]
  404b08:	ldr	x0, [sp, #72]
  404b0c:	ldr	x0, [x0]
  404b10:	cmp	x0, #0x0
  404b14:	b.ne	404adc <ferror@plt+0x26ec>  // b.any
  404b18:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404b1c:	add	x0, x0, #0x318
  404b20:	str	x0, [sp, #72]
  404b24:	b	404b4c <ferror@plt+0x275c>
  404b28:	ldr	x0, [sp, #72]
  404b2c:	ldr	x0, [x0]
  404b30:	ldr	x1, [sp, #40]
  404b34:	bl	402150 <strcmp@plt>
  404b38:	cmp	w0, #0x0
  404b3c:	b.eq	404c04 <ferror@plt+0x2814>  // b.none
  404b40:	ldr	x0, [sp, #72]
  404b44:	add	x0, x0, #0x10
  404b48:	str	x0, [sp, #72]
  404b4c:	ldr	x0, [sp, #72]
  404b50:	ldr	x0, [x0]
  404b54:	cmp	x0, #0x0
  404b58:	b.ne	404b28 <ferror@plt+0x2738>  // b.any
  404b5c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404b60:	add	x0, x0, #0x1e8
  404b64:	ldr	x19, [x0]
  404b68:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404b6c:	add	x0, x0, #0xe30
  404b70:	bl	4023a0 <gettext@plt>
  404b74:	ldr	x2, [sp, #40]
  404b78:	mov	x1, x0
  404b7c:	mov	x0, x19
  404b80:	bl	4023c0 <fprintf@plt>
  404b84:	mov	x1, #0x0                   	// #0
  404b88:	mov	w0, #0x6                   	// #6
  404b8c:	bl	4023e0 <setlocale@plt>
  404b90:	str	x0, [sp, #56]
  404b94:	str	xzr, [sp, #64]
  404b98:	ldr	x0, [sp, #56]
  404b9c:	cmp	x0, #0x0
  404ba0:	b.eq	404bb0 <ferror@plt+0x27c0>  // b.none
  404ba4:	ldr	x0, [sp, #56]
  404ba8:	bl	402080 <strdup@plt>
  404bac:	str	x0, [sp, #64]
  404bb0:	ldr	x0, [sp, #64]
  404bb4:	cmp	x0, #0x0
  404bb8:	b.eq	404bcc <ferror@plt+0x27dc>  // b.none
  404bbc:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404bc0:	add	x1, x0, #0xdf8
  404bc4:	mov	w0, #0x6                   	// #6
  404bc8:	bl	4023e0 <setlocale@plt>
  404bcc:	ldr	x2, [sp, #40]
  404bd0:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404bd4:	add	x1, x0, #0xe70
  404bd8:	mov	w0, #0x2                   	// #2
  404bdc:	bl	401e40 <syslog@plt>
  404be0:	ldr	x0, [sp, #64]
  404be4:	cmp	x0, #0x0
  404be8:	b.eq	404c0c <ferror@plt+0x281c>  // b.none
  404bec:	ldr	x1, [sp, #64]
  404bf0:	mov	w0, #0x6                   	// #6
  404bf4:	bl	4023e0 <setlocale@plt>
  404bf8:	ldr	x0, [sp, #64]
  404bfc:	bl	4021a0 <free@plt>
  404c00:	b	404c10 <ferror@plt+0x2820>
  404c04:	nop
  404c08:	b	404c10 <ferror@plt+0x2820>
  404c0c:	nop
  404c10:	mov	x0, #0x0                   	// #0
  404c14:	ldr	x19, [sp, #16]
  404c18:	ldp	x29, x30, [sp], #80
  404c1c:	ret
  404c20:	sub	sp, sp, #0x10
  404c24:	str	x0, [sp, #8]
  404c28:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  404c2c:	add	x0, x0, #0x8d0
  404c30:	ldr	x1, [sp, #8]
  404c34:	str	x1, [x0]
  404c38:	nop
  404c3c:	add	sp, sp, #0x10
  404c40:	ret
  404c44:	sub	sp, sp, #0x480
  404c48:	stp	x29, x30, [sp]
  404c4c:	mov	x29, sp
  404c50:	str	x19, [sp, #16]
  404c54:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  404c58:	add	x0, x0, #0x328
  404c5c:	mov	w1, #0x1                   	// #1
  404c60:	strb	w1, [x0]
  404c64:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  404c68:	add	x0, x0, #0x8d0
  404c6c:	ldr	x2, [x0]
  404c70:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404c74:	add	x1, x0, #0xe90
  404c78:	mov	x0, x2
  404c7c:	bl	401f60 <fopen@plt>
  404c80:	str	x0, [sp, #1120]
  404c84:	ldr	x0, [sp, #1120]
  404c88:	cmp	x0, #0x0
  404c8c:	b.ne	404e9c <ferror@plt+0x2aac>  // b.any
  404c90:	bl	402350 <__errno_location@plt>
  404c94:	ldr	w0, [x0]
  404c98:	cmp	w0, #0x2
  404c9c:	b.eq	404f78 <ferror@plt+0x2b88>  // b.none
  404ca0:	bl	402350 <__errno_location@plt>
  404ca4:	ldr	w0, [x0]
  404ca8:	str	w0, [sp, #1076]
  404cac:	mov	x1, #0x0                   	// #0
  404cb0:	mov	w0, #0x6                   	// #6
  404cb4:	bl	4023e0 <setlocale@plt>
  404cb8:	str	x0, [sp, #1064]
  404cbc:	str	xzr, [sp, #1136]
  404cc0:	ldr	x0, [sp, #1064]
  404cc4:	cmp	x0, #0x0
  404cc8:	b.eq	404cd8 <ferror@plt+0x28e8>  // b.none
  404ccc:	ldr	x0, [sp, #1064]
  404cd0:	bl	402080 <strdup@plt>
  404cd4:	str	x0, [sp, #1136]
  404cd8:	ldr	x0, [sp, #1136]
  404cdc:	cmp	x0, #0x0
  404ce0:	b.eq	404cf4 <ferror@plt+0x2904>  // b.none
  404ce4:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404ce8:	add	x1, x0, #0xdf8
  404cec:	mov	w0, #0x6                   	// #6
  404cf0:	bl	4023e0 <setlocale@plt>
  404cf4:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  404cf8:	add	x0, x0, #0x8d0
  404cfc:	ldr	x19, [x0]
  404d00:	ldr	w0, [sp, #1076]
  404d04:	bl	402090 <strerror@plt>
  404d08:	mov	x3, x0
  404d0c:	mov	x2, x19
  404d10:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404d14:	add	x1, x0, #0xe98
  404d18:	mov	w0, #0x2                   	// #2
  404d1c:	bl	401e40 <syslog@plt>
  404d20:	ldr	x0, [sp, #1136]
  404d24:	cmp	x0, #0x0
  404d28:	b.eq	404d40 <ferror@plt+0x2950>  // b.none
  404d2c:	ldr	x1, [sp, #1136]
  404d30:	mov	w0, #0x6                   	// #6
  404d34:	bl	4023e0 <setlocale@plt>
  404d38:	ldr	x0, [sp, #1136]
  404d3c:	bl	4021a0 <free@plt>
  404d40:	mov	w0, #0x1                   	// #1
  404d44:	bl	401e60 <exit@plt>
  404d48:	add	x0, sp, #0x28
  404d4c:	bl	401e20 <strlen@plt>
  404d50:	sub	w0, w0, #0x1
  404d54:	str	w0, [sp, #1148]
  404d58:	b	404d98 <ferror@plt+0x29a8>
  404d5c:	bl	402160 <__ctype_b_loc@plt>
  404d60:	ldr	x1, [x0]
  404d64:	ldrsw	x0, [sp, #1148]
  404d68:	add	x2, sp, #0x28
  404d6c:	ldrb	w0, [x2, x0]
  404d70:	and	x0, x0, #0xff
  404d74:	lsl	x0, x0, #1
  404d78:	add	x0, x1, x0
  404d7c:	ldrh	w0, [x0]
  404d80:	and	w0, w0, #0x2000
  404d84:	cmp	w0, #0x0
  404d88:	b.eq	404da8 <ferror@plt+0x29b8>  // b.none
  404d8c:	ldr	w0, [sp, #1148]
  404d90:	sub	w0, w0, #0x1
  404d94:	str	w0, [sp, #1148]
  404d98:	ldr	w0, [sp, #1148]
  404d9c:	cmp	w0, #0x0
  404da0:	b.ge	404d5c <ferror@plt+0x296c>  // b.tcont
  404da4:	b	404dac <ferror@plt+0x29bc>
  404da8:	nop
  404dac:	ldr	w0, [sp, #1148]
  404db0:	add	w0, w0, #0x1
  404db4:	str	w0, [sp, #1148]
  404db8:	ldrsw	x0, [sp, #1148]
  404dbc:	add	x1, sp, #0x28
  404dc0:	strb	wzr, [x1, x0]
  404dc4:	add	x2, sp, #0x28
  404dc8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404dcc:	add	x1, x0, #0xec0
  404dd0:	mov	x0, x2
  404dd4:	bl	4021d0 <strspn@plt>
  404dd8:	mov	x1, x0
  404ddc:	add	x0, sp, #0x28
  404de0:	add	x0, x0, x1
  404de4:	str	x0, [sp, #1096]
  404de8:	ldr	x0, [sp, #1096]
  404dec:	ldrb	w0, [x0]
  404df0:	cmp	w0, #0x0
  404df4:	b.eq	404e9c <ferror@plt+0x2aac>  // b.none
  404df8:	ldr	x0, [sp, #1096]
  404dfc:	ldrb	w0, [x0]
  404e00:	cmp	w0, #0x23
  404e04:	b.ne	404e0c <ferror@plt+0x2a1c>  // b.any
  404e08:	b	404e9c <ferror@plt+0x2aac>
  404e0c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404e10:	add	x1, x0, #0xec0
  404e14:	ldr	x0, [sp, #1096]
  404e18:	bl	402320 <strcspn@plt>
  404e1c:	mov	x1, x0
  404e20:	ldr	x0, [sp, #1096]
  404e24:	add	x0, x0, x1
  404e28:	str	x0, [sp, #1088]
  404e2c:	ldr	x0, [sp, #1088]
  404e30:	ldrb	w0, [x0]
  404e34:	cmp	w0, #0x0
  404e38:	b.ne	404e40 <ferror@plt+0x2a50>  // b.any
  404e3c:	b	404e9c <ferror@plt+0x2aac>
  404e40:	ldr	x0, [sp, #1088]
  404e44:	add	x1, x0, #0x1
  404e48:	str	x1, [sp, #1088]
  404e4c:	strb	wzr, [x0]
  404e50:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404e54:	add	x1, x0, #0xec8
  404e58:	ldr	x0, [sp, #1088]
  404e5c:	bl	4021d0 <strspn@plt>
  404e60:	mov	x1, x0
  404e64:	ldr	x0, [sp, #1088]
  404e68:	add	x0, x0, x1
  404e6c:	str	x0, [sp, #1080]
  404e70:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404e74:	add	x1, x0, #0xed0
  404e78:	ldr	x0, [sp, #1080]
  404e7c:	bl	402320 <strcspn@plt>
  404e80:	mov	x1, x0
  404e84:	ldr	x0, [sp, #1080]
  404e88:	add	x0, x0, x1
  404e8c:	strb	wzr, [x0]
  404e90:	ldr	x1, [sp, #1080]
  404e94:	ldr	x0, [sp, #1096]
  404e98:	bl	404978 <ferror@plt+0x2588>
  404e9c:	add	x0, sp, #0x28
  404ea0:	ldr	x2, [sp, #1120]
  404ea4:	mov	w1, #0x400                 	// #1024
  404ea8:	bl	4023d0 <fgets@plt>
  404eac:	cmp	x0, #0x0
  404eb0:	b.ne	404d48 <ferror@plt+0x2958>  // b.any
  404eb4:	ldr	x0, [sp, #1120]
  404eb8:	bl	4023f0 <ferror@plt>
  404ebc:	cmp	w0, #0x0
  404ec0:	b.eq	404f6c <ferror@plt+0x2b7c>  // b.none
  404ec4:	bl	402350 <__errno_location@plt>
  404ec8:	ldr	w0, [x0]
  404ecc:	str	w0, [sp, #1116]
  404ed0:	mov	x1, #0x0                   	// #0
  404ed4:	mov	w0, #0x6                   	// #6
  404ed8:	bl	4023e0 <setlocale@plt>
  404edc:	str	x0, [sp, #1104]
  404ee0:	str	xzr, [sp, #1128]
  404ee4:	ldr	x0, [sp, #1104]
  404ee8:	cmp	x0, #0x0
  404eec:	b.eq	404efc <ferror@plt+0x2b0c>  // b.none
  404ef0:	ldr	x0, [sp, #1104]
  404ef4:	bl	402080 <strdup@plt>
  404ef8:	str	x0, [sp, #1128]
  404efc:	ldr	x0, [sp, #1128]
  404f00:	cmp	x0, #0x0
  404f04:	b.eq	404f18 <ferror@plt+0x2b28>  // b.none
  404f08:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404f0c:	add	x1, x0, #0xdf8
  404f10:	mov	w0, #0x6                   	// #6
  404f14:	bl	4023e0 <setlocale@plt>
  404f18:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  404f1c:	add	x0, x0, #0x8d0
  404f20:	ldr	x19, [x0]
  404f24:	ldr	w0, [sp, #1116]
  404f28:	bl	402090 <strerror@plt>
  404f2c:	mov	x3, x0
  404f30:	mov	x2, x19
  404f34:	adrp	x0, 409000 <ferror@plt+0x6c10>
  404f38:	add	x1, x0, #0xed8
  404f3c:	mov	w0, #0x2                   	// #2
  404f40:	bl	401e40 <syslog@plt>
  404f44:	ldr	x0, [sp, #1128]
  404f48:	cmp	x0, #0x0
  404f4c:	b.eq	404f64 <ferror@plt+0x2b74>  // b.none
  404f50:	ldr	x1, [sp, #1128]
  404f54:	mov	w0, #0x6                   	// #6
  404f58:	bl	4023e0 <setlocale@plt>
  404f5c:	ldr	x0, [sp, #1128]
  404f60:	bl	4021a0 <free@plt>
  404f64:	mov	w0, #0x1                   	// #1
  404f68:	bl	401e60 <exit@plt>
  404f6c:	ldr	x0, [sp, #1120]
  404f70:	bl	401f30 <fclose@plt>
  404f74:	b	404f7c <ferror@plt+0x2b8c>
  404f78:	nop
  404f7c:	ldr	x19, [sp, #16]
  404f80:	ldp	x29, x30, [sp]
  404f84:	add	sp, sp, #0x480
  404f88:	ret
  404f8c:	stp	x29, x30, [sp, #-48]!
  404f90:	mov	x29, sp
  404f94:	str	x0, [sp, #24]
  404f98:	str	x1, [sp, #16]
  404f9c:	bl	402350 <__errno_location@plt>
  404fa0:	str	wzr, [x0]
  404fa4:	add	x0, sp, #0x20
  404fa8:	mov	w2, #0x0                   	// #0
  404fac:	mov	x1, x0
  404fb0:	ldr	x0, [sp, #24]
  404fb4:	bl	402170 <strtol@plt>
  404fb8:	str	x0, [sp, #40]
  404fbc:	ldr	x0, [sp, #24]
  404fc0:	ldrb	w0, [x0]
  404fc4:	cmp	w0, #0x0
  404fc8:	b.eq	404fec <ferror@plt+0x2bfc>  // b.none
  404fcc:	ldr	x0, [sp, #32]
  404fd0:	ldrb	w0, [x0]
  404fd4:	cmp	w0, #0x0
  404fd8:	b.ne	404fec <ferror@plt+0x2bfc>  // b.any
  404fdc:	bl	402350 <__errno_location@plt>
  404fe0:	ldr	w0, [x0]
  404fe4:	cmp	w0, #0x22
  404fe8:	b.ne	404ff4 <ferror@plt+0x2c04>  // b.any
  404fec:	mov	w0, #0x0                   	// #0
  404ff0:	b	405004 <ferror@plt+0x2c14>
  404ff4:	ldr	x0, [sp, #16]
  404ff8:	ldr	x1, [sp, #40]
  404ffc:	str	x1, [x0]
  405000:	mov	w0, #0x1                   	// #1
  405004:	ldp	x29, x30, [sp], #48
  405008:	ret
  40500c:	stp	x29, x30, [sp, #-48]!
  405010:	mov	x29, sp
  405014:	str	x0, [sp, #24]
  405018:	str	x1, [sp, #16]
  40501c:	bl	402350 <__errno_location@plt>
  405020:	str	wzr, [x0]
  405024:	add	x0, sp, #0x20
  405028:	mov	w2, #0x0                   	// #0
  40502c:	mov	x1, x0
  405030:	ldr	x0, [sp, #24]
  405034:	bl	401e10 <strtoul@plt>
  405038:	str	x0, [sp, #40]
  40503c:	ldr	x0, [sp, #24]
  405040:	ldrb	w0, [x0]
  405044:	cmp	w0, #0x0
  405048:	b.eq	40506c <ferror@plt+0x2c7c>  // b.none
  40504c:	ldr	x0, [sp, #32]
  405050:	ldrb	w0, [x0]
  405054:	cmp	w0, #0x0
  405058:	b.ne	40506c <ferror@plt+0x2c7c>  // b.any
  40505c:	bl	402350 <__errno_location@plt>
  405060:	ldr	w0, [x0]
  405064:	cmp	w0, #0x22
  405068:	b.ne	405074 <ferror@plt+0x2c84>  // b.any
  40506c:	mov	w0, #0x0                   	// #0
  405070:	b	405084 <ferror@plt+0x2c94>
  405074:	ldr	x0, [sp, #16]
  405078:	ldr	x1, [sp, #40]
  40507c:	str	x1, [x0]
  405080:	mov	w0, #0x1                   	// #1
  405084:	ldp	x29, x30, [sp], #48
  405088:	ret
  40508c:	stp	x29, x30, [sp, #-112]!
  405090:	mov	x29, sp
  405094:	str	x19, [sp, #16]
  405098:	str	x0, [sp, #40]
  40509c:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4050a0:	add	x0, x0, #0xf00
  4050a4:	str	x0, [sp, #104]
  4050a8:	add	x0, sp, #0x40
  4050ac:	adrp	x1, 409000 <ferror@plt+0x6c10>
  4050b0:	add	x1, x1, #0xf10
  4050b4:	str	x1, [x0]
  4050b8:	add	x0, sp, #0x40
  4050bc:	adrp	x1, 409000 <ferror@plt+0x6c10>
  4050c0:	add	x1, x1, #0xf18
  4050c4:	str	x1, [x0, #8]
  4050c8:	add	x0, sp, #0x40
  4050cc:	ldr	x1, [sp, #40]
  4050d0:	str	x1, [x0, #16]
  4050d4:	add	x0, sp, #0x40
  4050d8:	str	xzr, [x0, #24]
  4050dc:	str	xzr, [sp, #56]
  4050e0:	add	x2, sp, #0x60
  4050e4:	add	x1, sp, #0x38
  4050e8:	add	x0, sp, #0x40
  4050ec:	mov	x3, x2
  4050f0:	mov	x2, x1
  4050f4:	mov	x1, x0
  4050f8:	ldr	x0, [sp, #104]
  4050fc:	bl	4061b8 <ferror@plt+0x3dc8>
  405100:	cmp	w0, #0x0
  405104:	b.eq	405144 <ferror@plt+0x2d54>  // b.none
  405108:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40510c:	add	x0, x0, #0x1e8
  405110:	ldr	x19, [x0]
  405114:	adrp	x0, 409000 <ferror@plt+0x6c10>
  405118:	add	x0, x0, #0xf20
  40511c:	bl	4023a0 <gettext@plt>
  405120:	mov	x1, x0
  405124:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405128:	add	x0, x0, #0x768
  40512c:	ldr	x0, [x0]
  405130:	mov	x2, x0
  405134:	mov	x0, x19
  405138:	bl	4023c0 <fprintf@plt>
  40513c:	mov	w0, #0xffffffff            	// #-1
  405140:	b	40525c <ferror@plt+0x2e6c>
  405144:	ldr	w0, [sp, #96]
  405148:	asr	w0, w0, #8
  40514c:	and	w0, w0, #0xff
  405150:	str	w0, [sp, #100]
  405154:	ldr	w0, [sp, #96]
  405158:	and	w0, w0, #0x7f
  40515c:	cmp	w0, #0x0
  405160:	b.eq	4051b0 <ferror@plt+0x2dc0>  // b.none
  405164:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405168:	add	x0, x0, #0x1e8
  40516c:	ldr	x19, [x0]
  405170:	adrp	x0, 409000 <ferror@plt+0x6c10>
  405174:	add	x0, x0, #0xf48
  405178:	bl	4023a0 <gettext@plt>
  40517c:	mov	x4, x0
  405180:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405184:	add	x0, x0, #0x768
  405188:	ldr	x1, [x0]
  40518c:	ldr	w0, [sp, #96]
  405190:	and	w0, w0, #0x7f
  405194:	mov	w3, w0
  405198:	mov	x2, x1
  40519c:	mov	x1, x4
  4051a0:	mov	x0, x19
  4051a4:	bl	4023c0 <fprintf@plt>
  4051a8:	mov	w0, #0xffffffff            	// #-1
  4051ac:	b	40525c <ferror@plt+0x2e6c>
  4051b0:	ldr	w0, [sp, #100]
  4051b4:	cmp	w0, #0x7f
  4051b8:	b.ne	4051c4 <ferror@plt+0x2dd4>  // b.any
  4051bc:	mov	w0, #0x0                   	// #0
  4051c0:	b	40525c <ferror@plt+0x2e6c>
  4051c4:	ldr	w0, [sp, #100]
  4051c8:	cmp	w0, #0x1
  4051cc:	b.ne	4051d8 <ferror@plt+0x2de8>  // b.any
  4051d0:	mov	w0, #0x0                   	// #0
  4051d4:	b	40525c <ferror@plt+0x2e6c>
  4051d8:	ldr	w0, [sp, #100]
  4051dc:	cmp	w0, #0x0
  4051e0:	b.eq	405258 <ferror@plt+0x2e68>  // b.none
  4051e4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4051e8:	add	x0, x0, #0x1e8
  4051ec:	ldr	x19, [x0]
  4051f0:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4051f4:	add	x0, x0, #0xf80
  4051f8:	bl	4023a0 <gettext@plt>
  4051fc:	mov	x1, x0
  405200:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405204:	add	x0, x0, #0x768
  405208:	ldr	x0, [x0]
  40520c:	ldr	w3, [sp, #100]
  405210:	mov	x2, x0
  405214:	mov	x0, x19
  405218:	bl	4023c0 <fprintf@plt>
  40521c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405220:	add	x0, x0, #0x1e8
  405224:	ldr	x19, [x0]
  405228:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40522c:	add	x0, x0, #0xf20
  405230:	bl	4023a0 <gettext@plt>
  405234:	mov	x1, x0
  405238:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40523c:	add	x0, x0, #0x768
  405240:	ldr	x0, [x0]
  405244:	mov	x2, x0
  405248:	mov	x0, x19
  40524c:	bl	4023c0 <fprintf@plt>
  405250:	mov	w0, #0xffffffff            	// #-1
  405254:	b	40525c <ferror@plt+0x2e6c>
  405258:	mov	w0, #0x0                   	// #0
  40525c:	ldr	x19, [sp, #16]
  405260:	ldp	x29, x30, [sp], #112
  405264:	ret
  405268:	stp	x29, x30, [sp, #-128]!
  40526c:	mov	x29, sp
  405270:	str	x19, [sp, #16]
  405274:	str	w0, [sp, #44]
  405278:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40527c:	add	x0, x0, #0xfa0
  405280:	str	x0, [sp, #112]
  405284:	str	xzr, [sp, #104]
  405288:	adrp	x0, 409000 <ferror@plt+0x6c10>
  40528c:	add	x0, x0, #0xfb8
  405290:	str	x0, [sp, #64]
  405294:	str	xzr, [sp, #72]
  405298:	str	xzr, [sp, #80]
  40529c:	str	xzr, [sp, #56]
  4052a0:	str	wzr, [sp, #124]
  4052a4:	mov	x0, #0x4                   	// #4
  4052a8:	bl	401f80 <malloc@plt>
  4052ac:	str	x0, [sp, #104]
  4052b0:	ldr	x0, [sp, #104]
  4052b4:	cmp	x0, #0x0
  4052b8:	b.ne	4052c4 <ferror@plt+0x2ed4>  // b.any
  4052bc:	mov	w0, #0xffffffff            	// #-1
  4052c0:	b	4054fc <ferror@plt+0x310c>
  4052c4:	ldr	w0, [sp, #124]
  4052c8:	add	w1, w0, #0x1
  4052cc:	str	w1, [sp, #124]
  4052d0:	sxtw	x0, w0
  4052d4:	ldr	x1, [sp, #104]
  4052d8:	add	x0, x1, x0
  4052dc:	mov	w1, #0x2d                  	// #45
  4052e0:	strb	w1, [x0]
  4052e4:	ldr	w0, [sp, #44]
  4052e8:	and	w0, w0, #0x1
  4052ec:	cmp	w0, #0x0
  4052f0:	b.eq	405314 <ferror@plt+0x2f24>  // b.none
  4052f4:	ldr	w0, [sp, #124]
  4052f8:	add	w1, w0, #0x1
  4052fc:	str	w1, [sp, #124]
  405300:	sxtw	x0, w0
  405304:	ldr	x1, [sp, #104]
  405308:	add	x0, x1, x0
  40530c:	mov	w1, #0x55                  	// #85
  405310:	strb	w1, [x0]
  405314:	ldr	w0, [sp, #44]
  405318:	and	w0, w0, #0x2
  40531c:	cmp	w0, #0x0
  405320:	b.eq	405344 <ferror@plt+0x2f54>  // b.none
  405324:	ldr	w0, [sp, #124]
  405328:	add	w1, w0, #0x1
  40532c:	str	w1, [sp, #124]
  405330:	sxtw	x0, w0
  405334:	ldr	x1, [sp, #104]
  405338:	add	x0, x1, x0
  40533c:	mov	w1, #0x47                  	// #71
  405340:	strb	w1, [x0]
  405344:	ldr	w0, [sp, #124]
  405348:	add	w1, w0, #0x1
  40534c:	str	w1, [sp, #124]
  405350:	sxtw	x0, w0
  405354:	ldr	x1, [sp, #104]
  405358:	add	x0, x1, x0
  40535c:	strb	wzr, [x0]
  405360:	ldr	w0, [sp, #124]
  405364:	cmp	w0, #0x2
  405368:	b.ne	40537c <ferror@plt+0x2f8c>  // b.any
  40536c:	ldr	x0, [sp, #104]
  405370:	bl	4021a0 <free@plt>
  405374:	mov	w0, #0x0                   	// #0
  405378:	b	4054fc <ferror@plt+0x310c>
  40537c:	ldr	x0, [sp, #104]
  405380:	str	x0, [sp, #72]
  405384:	add	x2, sp, #0x5c
  405388:	add	x1, sp, #0x38
  40538c:	add	x0, sp, #0x40
  405390:	mov	x3, x2
  405394:	mov	x2, x1
  405398:	mov	x1, x0
  40539c:	ldr	x0, [sp, #112]
  4053a0:	bl	4061b8 <ferror@plt+0x3dc8>
  4053a4:	str	w0, [sp, #100]
  4053a8:	ldr	x0, [sp, #104]
  4053ac:	bl	4021a0 <free@plt>
  4053b0:	ldr	w0, [sp, #100]
  4053b4:	cmp	w0, #0x0
  4053b8:	b.eq	4053f8 <ferror@plt+0x3008>  // b.none
  4053bc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4053c0:	add	x0, x0, #0x1e8
  4053c4:	ldr	x19, [x0]
  4053c8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4053cc:	add	x0, x0, #0xfc8
  4053d0:	bl	4023a0 <gettext@plt>
  4053d4:	mov	x1, x0
  4053d8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4053dc:	add	x0, x0, #0x768
  4053e0:	ldr	x0, [x0]
  4053e4:	mov	x2, x0
  4053e8:	mov	x0, x19
  4053ec:	bl	4023c0 <fprintf@plt>
  4053f0:	mov	w0, #0xffffffff            	// #-1
  4053f4:	b	4054fc <ferror@plt+0x310c>
  4053f8:	ldr	w0, [sp, #92]
  4053fc:	asr	w0, w0, #8
  405400:	and	w0, w0, #0xff
  405404:	str	w0, [sp, #96]
  405408:	ldr	w0, [sp, #92]
  40540c:	and	w0, w0, #0x7f
  405410:	cmp	w0, #0x0
  405414:	b.eq	405464 <ferror@plt+0x3074>  // b.none
  405418:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40541c:	add	x0, x0, #0x1e8
  405420:	ldr	x19, [x0]
  405424:	adrp	x0, 409000 <ferror@plt+0x6c10>
  405428:	add	x0, x0, #0xff0
  40542c:	bl	4023a0 <gettext@plt>
  405430:	mov	x4, x0
  405434:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405438:	add	x0, x0, #0x768
  40543c:	ldr	x1, [x0]
  405440:	ldr	w0, [sp, #92]
  405444:	and	w0, w0, #0x7f
  405448:	mov	w3, w0
  40544c:	mov	x2, x1
  405450:	mov	x1, x4
  405454:	mov	x0, x19
  405458:	bl	4023c0 <fprintf@plt>
  40545c:	mov	w0, #0xffffffff            	// #-1
  405460:	b	4054fc <ferror@plt+0x310c>
  405464:	ldr	w0, [sp, #96]
  405468:	cmp	w0, #0x7f
  40546c:	b.ne	405478 <ferror@plt+0x3088>  // b.any
  405470:	mov	w0, #0x0                   	// #0
  405474:	b	4054fc <ferror@plt+0x310c>
  405478:	ldr	w0, [sp, #96]
  40547c:	cmp	w0, #0x0
  405480:	b.eq	4054f8 <ferror@plt+0x3108>  // b.none
  405484:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405488:	add	x0, x0, #0x1e8
  40548c:	ldr	x19, [x0]
  405490:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  405494:	add	x0, x0, #0x28
  405498:	bl	4023a0 <gettext@plt>
  40549c:	mov	x1, x0
  4054a0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4054a4:	add	x0, x0, #0x768
  4054a8:	ldr	x0, [x0]
  4054ac:	ldr	w3, [sp, #96]
  4054b0:	mov	x2, x0
  4054b4:	mov	x0, x19
  4054b8:	bl	4023c0 <fprintf@plt>
  4054bc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4054c0:	add	x0, x0, #0x1e8
  4054c4:	ldr	x19, [x0]
  4054c8:	adrp	x0, 409000 <ferror@plt+0x6c10>
  4054cc:	add	x0, x0, #0xfc8
  4054d0:	bl	4023a0 <gettext@plt>
  4054d4:	mov	x1, x0
  4054d8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4054dc:	add	x0, x0, #0x768
  4054e0:	ldr	x0, [x0]
  4054e4:	mov	x2, x0
  4054e8:	mov	x0, x19
  4054ec:	bl	4023c0 <fprintf@plt>
  4054f0:	mov	w0, #0xffffffff            	// #-1
  4054f4:	b	4054fc <ferror@plt+0x310c>
  4054f8:	mov	w0, #0x0                   	// #0
  4054fc:	ldr	x19, [sp, #16]
  405500:	ldp	x29, x30, [sp], #128
  405504:	ret
  405508:	stp	x29, x30, [sp, #-48]!
  40550c:	mov	x29, sp
  405510:	str	x0, [sp, #24]
  405514:	ldr	x0, [sp, #24]
  405518:	str	x0, [sp, #40]
  40551c:	ldr	x0, [sp, #40]
  405520:	bl	405948 <ferror@plt+0x3558>
  405524:	ldp	x29, x30, [sp], #48
  405528:	ret
  40552c:	stp	x29, x30, [sp, #-48]!
  405530:	mov	x29, sp
  405534:	str	x0, [sp, #24]
  405538:	ldr	x0, [sp, #24]
  40553c:	str	x0, [sp, #40]
  405540:	ldr	x0, [sp, #40]
  405544:	bl	405ac8 <ferror@plt+0x36d8>
  405548:	nop
  40554c:	ldp	x29, x30, [sp], #48
  405550:	ret
  405554:	sub	sp, sp, #0x20
  405558:	str	x0, [sp, #8]
  40555c:	ldr	x0, [sp, #8]
  405560:	str	x0, [sp, #24]
  405564:	ldr	x0, [sp, #24]
  405568:	ldr	x0, [x0]
  40556c:	add	sp, sp, #0x20
  405570:	ret
  405574:	stp	x29, x30, [sp, #-32]!
  405578:	mov	x29, sp
  40557c:	str	x0, [sp, #24]
  405580:	ldr	x0, [sp, #24]
  405584:	bl	405b60 <ferror@plt+0x3770>
  405588:	ldp	x29, x30, [sp], #32
  40558c:	ret
  405590:	stp	x29, x30, [sp, #-48]!
  405594:	mov	x29, sp
  405598:	str	x0, [sp, #24]
  40559c:	str	x1, [sp, #16]
  4055a0:	ldr	x0, [sp, #24]
  4055a4:	str	x0, [sp, #40]
  4055a8:	ldr	x0, [sp, #40]
  4055ac:	cmp	x0, #0x0
  4055b0:	b.eq	405674 <ferror@plt+0x3284>  // b.none
  4055b4:	ldr	x0, [sp, #40]
  4055b8:	ldr	x2, [x0]
  4055bc:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  4055c0:	add	x1, x0, #0x50
  4055c4:	mov	x0, x2
  4055c8:	bl	408974 <ferror@plt+0x6584>
  4055cc:	cmn	w0, #0x1
  4055d0:	b.eq	405674 <ferror@plt+0x3284>  // b.none
  4055d4:	ldr	x0, [sp, #40]
  4055d8:	ldr	x2, [x0, #8]
  4055dc:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  4055e0:	add	x1, x0, #0x50
  4055e4:	mov	x0, x2
  4055e8:	bl	408974 <ferror@plt+0x6584>
  4055ec:	cmn	w0, #0x1
  4055f0:	b.eq	405674 <ferror@plt+0x3284>  // b.none
  4055f4:	ldr	x0, [sp, #40]
  4055f8:	ldr	w0, [x0, #16]
  4055fc:	cmn	w0, #0x1
  405600:	b.eq	405674 <ferror@plt+0x3284>  // b.none
  405604:	ldr	x0, [sp, #40]
  405608:	ldr	w0, [x0, #20]
  40560c:	cmn	w0, #0x1
  405610:	b.eq	405674 <ferror@plt+0x3284>  // b.none
  405614:	ldr	x0, [sp, #40]
  405618:	ldr	x2, [x0, #24]
  40561c:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  405620:	add	x1, x0, #0x50
  405624:	mov	x0, x2
  405628:	bl	408974 <ferror@plt+0x6584>
  40562c:	cmn	w0, #0x1
  405630:	b.eq	405674 <ferror@plt+0x3284>  // b.none
  405634:	ldr	x0, [sp, #40]
  405638:	ldr	x2, [x0, #32]
  40563c:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  405640:	add	x1, x0, #0x50
  405644:	mov	x0, x2
  405648:	bl	408974 <ferror@plt+0x6584>
  40564c:	cmn	w0, #0x1
  405650:	b.eq	405674 <ferror@plt+0x3284>  // b.none
  405654:	ldr	x0, [sp, #40]
  405658:	ldr	x2, [x0, #40]
  40565c:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  405660:	add	x1, x0, #0x50
  405664:	mov	x0, x2
  405668:	bl	408974 <ferror@plt+0x6584>
  40566c:	cmn	w0, #0x1
  405670:	b.ne	40567c <ferror@plt+0x328c>  // b.any
  405674:	mov	w0, #0xffffffff            	// #-1
  405678:	b	40569c <ferror@plt+0x32ac>
  40567c:	ldr	x1, [sp, #16]
  405680:	ldr	x0, [sp, #40]
  405684:	bl	401e50 <putpwent@plt>
  405688:	cmn	w0, #0x1
  40568c:	b.ne	405698 <ferror@plt+0x32a8>  // b.any
  405690:	mov	w0, #0xffffffff            	// #-1
  405694:	b	40569c <ferror@plt+0x32ac>
  405698:	mov	w0, #0x0                   	// #0
  40569c:	ldp	x29, x30, [sp], #48
  4056a0:	ret
  4056a4:	stp	x29, x30, [sp, #-32]!
  4056a8:	mov	x29, sp
  4056ac:	str	x0, [sp, #24]
  4056b0:	ldr	x1, [sp, #24]
  4056b4:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  4056b8:	add	x0, x0, #0x920
  4056bc:	bl	406ca8 <ferror@plt+0x48b8>
  4056c0:	ldp	x29, x30, [sp], #32
  4056c4:	ret
  4056c8:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  4056cc:	add	x0, x0, #0x920
  4056d0:	ret
  4056d4:	stp	x29, x30, [sp, #-16]!
  4056d8:	mov	x29, sp
  4056dc:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  4056e0:	add	x0, x0, #0x920
  4056e4:	bl	406e8c <ferror@plt+0x4a9c>
  4056e8:	ldp	x29, x30, [sp], #16
  4056ec:	ret
  4056f0:	stp	x29, x30, [sp, #-32]!
  4056f4:	mov	x29, sp
  4056f8:	str	w0, [sp, #28]
  4056fc:	ldr	w1, [sp, #28]
  405700:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405704:	add	x0, x0, #0x920
  405708:	bl	407308 <ferror@plt+0x4f18>
  40570c:	ldp	x29, x30, [sp], #32
  405710:	ret
  405714:	stp	x29, x30, [sp, #-32]!
  405718:	mov	x29, sp
  40571c:	str	x0, [sp, #24]
  405720:	ldr	x1, [sp, #24]
  405724:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405728:	add	x0, x0, #0x920
  40572c:	bl	4087b0 <ferror@plt+0x63c0>
  405730:	ldp	x29, x30, [sp], #32
  405734:	ret
  405738:	stp	x29, x30, [sp, #-48]!
  40573c:	mov	x29, sp
  405740:	str	w0, [sp, #28]
  405744:	bl	4057c8 <ferror@plt+0x33d8>
  405748:	nop
  40574c:	bl	4057e4 <ferror@plt+0x33f4>
  405750:	str	x0, [sp, #40]
  405754:	ldr	x0, [sp, #40]
  405758:	cmp	x0, #0x0
  40575c:	b.eq	405774 <ferror@plt+0x3384>  // b.none
  405760:	ldr	x0, [sp, #40]
  405764:	ldr	w0, [x0, #16]
  405768:	ldr	w1, [sp, #28]
  40576c:	cmp	w1, w0
  405770:	b.ne	40574c <ferror@plt+0x335c>  // b.any
  405774:	ldr	x0, [sp, #40]
  405778:	ldp	x29, x30, [sp], #48
  40577c:	ret
  405780:	stp	x29, x30, [sp, #-32]!
  405784:	mov	x29, sp
  405788:	str	x0, [sp, #24]
  40578c:	ldr	x1, [sp, #24]
  405790:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405794:	add	x0, x0, #0x920
  405798:	bl	408220 <ferror@plt+0x5e30>
  40579c:	ldp	x29, x30, [sp], #32
  4057a0:	ret
  4057a4:	stp	x29, x30, [sp, #-32]!
  4057a8:	mov	x29, sp
  4057ac:	str	x0, [sp, #24]
  4057b0:	ldr	x1, [sp, #24]
  4057b4:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  4057b8:	add	x0, x0, #0x920
  4057bc:	bl	408660 <ferror@plt+0x6270>
  4057c0:	ldp	x29, x30, [sp], #32
  4057c4:	ret
  4057c8:	stp	x29, x30, [sp, #-16]!
  4057cc:	mov	x29, sp
  4057d0:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  4057d4:	add	x0, x0, #0x920
  4057d8:	bl	408848 <ferror@plt+0x6458>
  4057dc:	ldp	x29, x30, [sp], #16
  4057e0:	ret
  4057e4:	stp	x29, x30, [sp, #-16]!
  4057e8:	mov	x29, sp
  4057ec:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  4057f0:	add	x0, x0, #0x920
  4057f4:	bl	4088a0 <ferror@plt+0x64b0>
  4057f8:	ldp	x29, x30, [sp], #16
  4057fc:	ret
  405800:	stp	x29, x30, [sp, #-16]!
  405804:	mov	x29, sp
  405808:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  40580c:	add	x0, x0, #0x920
  405810:	bl	407e00 <ferror@plt+0x5a10>
  405814:	ldp	x29, x30, [sp], #16
  405818:	ret
  40581c:	stp	x29, x30, [sp, #-16]!
  405820:	mov	x29, sp
  405824:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405828:	add	x0, x0, #0x920
  40582c:	bl	407088 <ferror@plt+0x4c98>
  405830:	ldp	x29, x30, [sp], #16
  405834:	ret
  405838:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  40583c:	add	x0, x0, #0x920
  405840:	ldr	x0, [x0, #1056]
  405844:	ret
  405848:	stp	x29, x30, [sp, #-32]!
  40584c:	mov	x29, sp
  405850:	str	x0, [sp, #24]
  405854:	ldr	x1, [sp, #24]
  405858:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  40585c:	add	x0, x0, #0x920
  405860:	bl	4085a4 <ferror@plt+0x61b4>
  405864:	nop
  405868:	ldp	x29, x30, [sp], #32
  40586c:	ret
  405870:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405874:	add	x0, x0, #0x920
  405878:	ret
  40587c:	sub	sp, sp, #0x20
  405880:	str	x0, [sp, #8]
  405884:	str	x1, [sp]
  405888:	ldr	x0, [sp, #8]
  40588c:	ldr	x0, [x0]
  405890:	ldr	x0, [x0, #8]
  405894:	cmp	x0, #0x0
  405898:	b.ne	4058a4 <ferror@plt+0x34b4>  // b.any
  40589c:	mov	w0, #0x1                   	// #1
  4058a0:	b	40591c <ferror@plt+0x352c>
  4058a4:	ldr	x0, [sp]
  4058a8:	ldr	x0, [x0]
  4058ac:	ldr	x0, [x0, #8]
  4058b0:	cmp	x0, #0x0
  4058b4:	b.ne	4058c0 <ferror@plt+0x34d0>  // b.any
  4058b8:	mov	w0, #0xffffffff            	// #-1
  4058bc:	b	40591c <ferror@plt+0x352c>
  4058c0:	ldr	x0, [sp, #8]
  4058c4:	ldr	x0, [x0]
  4058c8:	ldr	x0, [x0, #8]
  4058cc:	ldr	w0, [x0, #16]
  4058d0:	str	w0, [sp, #28]
  4058d4:	ldr	x0, [sp]
  4058d8:	ldr	x0, [x0]
  4058dc:	ldr	x0, [x0, #8]
  4058e0:	ldr	w0, [x0, #16]
  4058e4:	str	w0, [sp, #24]
  4058e8:	ldr	w1, [sp, #28]
  4058ec:	ldr	w0, [sp, #24]
  4058f0:	cmp	w1, w0
  4058f4:	b.cs	405900 <ferror@plt+0x3510>  // b.hs, b.nlast
  4058f8:	mov	w0, #0xffffffff            	// #-1
  4058fc:	b	40591c <ferror@plt+0x352c>
  405900:	ldr	w1, [sp, #28]
  405904:	ldr	w0, [sp, #24]
  405908:	cmp	w1, w0
  40590c:	b.ls	405918 <ferror@plt+0x3528>  // b.plast
  405910:	mov	w0, #0x1                   	// #1
  405914:	b	40591c <ferror@plt+0x352c>
  405918:	mov	w0, #0x0                   	// #0
  40591c:	add	sp, sp, #0x20
  405920:	ret
  405924:	stp	x29, x30, [sp, #-16]!
  405928:	mov	x29, sp
  40592c:	adrp	x0, 405000 <ferror@plt+0x2c10>
  405930:	add	x1, x0, #0x87c
  405934:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405938:	add	x0, x0, #0x920
  40593c:	bl	407874 <ferror@plt+0x5484>
  405940:	ldp	x29, x30, [sp], #16
  405944:	ret
  405948:	stp	x29, x30, [sp, #-48]!
  40594c:	mov	x29, sp
  405950:	str	x0, [sp, #24]
  405954:	mov	x0, #0x30                  	// #48
  405958:	bl	401f80 <malloc@plt>
  40595c:	str	x0, [sp, #40]
  405960:	ldr	x0, [sp, #40]
  405964:	cmp	x0, #0x0
  405968:	b.ne	405974 <ferror@plt+0x3584>  // b.any
  40596c:	mov	x0, #0x0                   	// #0
  405970:	b	405ac0 <ferror@plt+0x36d0>
  405974:	mov	x2, #0x30                  	// #48
  405978:	mov	w1, #0x0                   	// #0
  40597c:	ldr	x0, [sp, #40]
  405980:	bl	401fd0 <memset@plt>
  405984:	ldr	x0, [sp, #24]
  405988:	ldr	w1, [x0, #16]
  40598c:	ldr	x0, [sp, #40]
  405990:	str	w1, [x0, #16]
  405994:	ldr	x0, [sp, #24]
  405998:	ldr	w1, [x0, #20]
  40599c:	ldr	x0, [sp, #40]
  4059a0:	str	w1, [x0, #20]
  4059a4:	ldr	x0, [sp, #24]
  4059a8:	ldr	x0, [x0]
  4059ac:	bl	402080 <strdup@plt>
  4059b0:	mov	x1, x0
  4059b4:	ldr	x0, [sp, #40]
  4059b8:	str	x1, [x0]
  4059bc:	ldr	x0, [sp, #40]
  4059c0:	ldr	x0, [x0]
  4059c4:	cmp	x0, #0x0
  4059c8:	b.ne	4059dc <ferror@plt+0x35ec>  // b.any
  4059cc:	ldr	x0, [sp, #40]
  4059d0:	bl	405ac8 <ferror@plt+0x36d8>
  4059d4:	mov	x0, #0x0                   	// #0
  4059d8:	b	405ac0 <ferror@plt+0x36d0>
  4059dc:	ldr	x0, [sp, #24]
  4059e0:	ldr	x0, [x0, #8]
  4059e4:	bl	402080 <strdup@plt>
  4059e8:	mov	x1, x0
  4059ec:	ldr	x0, [sp, #40]
  4059f0:	str	x1, [x0, #8]
  4059f4:	ldr	x0, [sp, #40]
  4059f8:	ldr	x0, [x0, #8]
  4059fc:	cmp	x0, #0x0
  405a00:	b.ne	405a14 <ferror@plt+0x3624>  // b.any
  405a04:	ldr	x0, [sp, #40]
  405a08:	bl	405ac8 <ferror@plt+0x36d8>
  405a0c:	mov	x0, #0x0                   	// #0
  405a10:	b	405ac0 <ferror@plt+0x36d0>
  405a14:	ldr	x0, [sp, #24]
  405a18:	ldr	x0, [x0, #24]
  405a1c:	bl	402080 <strdup@plt>
  405a20:	mov	x1, x0
  405a24:	ldr	x0, [sp, #40]
  405a28:	str	x1, [x0, #24]
  405a2c:	ldr	x0, [sp, #40]
  405a30:	ldr	x0, [x0, #24]
  405a34:	cmp	x0, #0x0
  405a38:	b.ne	405a4c <ferror@plt+0x365c>  // b.any
  405a3c:	ldr	x0, [sp, #40]
  405a40:	bl	405ac8 <ferror@plt+0x36d8>
  405a44:	mov	x0, #0x0                   	// #0
  405a48:	b	405ac0 <ferror@plt+0x36d0>
  405a4c:	ldr	x0, [sp, #24]
  405a50:	ldr	x0, [x0, #32]
  405a54:	bl	402080 <strdup@plt>
  405a58:	mov	x1, x0
  405a5c:	ldr	x0, [sp, #40]
  405a60:	str	x1, [x0, #32]
  405a64:	ldr	x0, [sp, #40]
  405a68:	ldr	x0, [x0, #32]
  405a6c:	cmp	x0, #0x0
  405a70:	b.ne	405a84 <ferror@plt+0x3694>  // b.any
  405a74:	ldr	x0, [sp, #40]
  405a78:	bl	405ac8 <ferror@plt+0x36d8>
  405a7c:	mov	x0, #0x0                   	// #0
  405a80:	b	405ac0 <ferror@plt+0x36d0>
  405a84:	ldr	x0, [sp, #24]
  405a88:	ldr	x0, [x0, #40]
  405a8c:	bl	402080 <strdup@plt>
  405a90:	mov	x1, x0
  405a94:	ldr	x0, [sp, #40]
  405a98:	str	x1, [x0, #40]
  405a9c:	ldr	x0, [sp, #40]
  405aa0:	ldr	x0, [x0, #40]
  405aa4:	cmp	x0, #0x0
  405aa8:	b.ne	405abc <ferror@plt+0x36cc>  // b.any
  405aac:	ldr	x0, [sp, #40]
  405ab0:	bl	405ac8 <ferror@plt+0x36d8>
  405ab4:	mov	x0, #0x0                   	// #0
  405ab8:	b	405ac0 <ferror@plt+0x36d0>
  405abc:	ldr	x0, [sp, #40]
  405ac0:	ldp	x29, x30, [sp], #48
  405ac4:	ret
  405ac8:	stp	x29, x30, [sp, #-48]!
  405acc:	mov	x29, sp
  405ad0:	str	x19, [sp, #16]
  405ad4:	str	x0, [sp, #40]
  405ad8:	ldr	x0, [sp, #40]
  405adc:	ldr	x0, [x0]
  405ae0:	bl	4021a0 <free@plt>
  405ae4:	ldr	x0, [sp, #40]
  405ae8:	ldr	x0, [x0, #8]
  405aec:	cmp	x0, #0x0
  405af0:	b.eq	405b24 <ferror@plt+0x3734>  // b.none
  405af4:	ldr	x0, [sp, #40]
  405af8:	ldr	x19, [x0, #8]
  405afc:	ldr	x0, [sp, #40]
  405b00:	ldr	x0, [x0, #8]
  405b04:	bl	401e20 <strlen@plt>
  405b08:	mov	x2, x0
  405b0c:	mov	w1, #0x0                   	// #0
  405b10:	mov	x0, x19
  405b14:	bl	401fd0 <memset@plt>
  405b18:	ldr	x0, [sp, #40]
  405b1c:	ldr	x0, [x0, #8]
  405b20:	bl	4021a0 <free@plt>
  405b24:	ldr	x0, [sp, #40]
  405b28:	ldr	x0, [x0, #24]
  405b2c:	bl	4021a0 <free@plt>
  405b30:	ldr	x0, [sp, #40]
  405b34:	ldr	x0, [x0, #32]
  405b38:	bl	4021a0 <free@plt>
  405b3c:	ldr	x0, [sp, #40]
  405b40:	ldr	x0, [x0, #40]
  405b44:	bl	4021a0 <free@plt>
  405b48:	ldr	x0, [sp, #40]
  405b4c:	bl	4021a0 <free@plt>
  405b50:	nop
  405b54:	ldr	x19, [sp, #16]
  405b58:	ldp	x29, x30, [sp], #48
  405b5c:	ret
  405b60:	stp	x29, x30, [sp, #-112]!
  405b64:	mov	x29, sp
  405b68:	stp	x19, x20, [sp, #16]
  405b6c:	str	x0, [sp, #40]
  405b70:	ldr	x0, [sp, #40]
  405b74:	bl	401e20 <strlen@plt>
  405b78:	cmp	x0, #0x3ff
  405b7c:	b.ls	405b88 <ferror@plt+0x3798>  // b.plast
  405b80:	mov	x0, #0x0                   	// #0
  405b84:	b	405ce8 <ferror@plt+0x38f8>
  405b88:	ldr	x1, [sp, #40]
  405b8c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405b90:	add	x0, x0, #0x330
  405b94:	bl	402260 <strcpy@plt>
  405b98:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405b9c:	add	x19, x0, #0x330
  405ba0:	mov	w20, #0x0                   	// #0
  405ba4:	b	405bf8 <ferror@plt+0x3808>
  405ba8:	sxtw	x0, w20
  405bac:	lsl	x0, x0, #3
  405bb0:	add	x1, sp, #0x38
  405bb4:	str	x19, [x1, x0]
  405bb8:	b	405bc0 <ferror@plt+0x37d0>
  405bbc:	add	x19, x19, #0x1
  405bc0:	ldrb	w0, [x19]
  405bc4:	cmp	w0, #0x0
  405bc8:	b.eq	405bd8 <ferror@plt+0x37e8>  // b.none
  405bcc:	ldrb	w0, [x19]
  405bd0:	cmp	w0, #0x3a
  405bd4:	b.ne	405bbc <ferror@plt+0x37cc>  // b.any
  405bd8:	ldrb	w0, [x19]
  405bdc:	cmp	w0, #0x0
  405be0:	b.eq	405bf0 <ferror@plt+0x3800>  // b.none
  405be4:	strb	wzr, [x19]
  405be8:	add	x19, x19, #0x1
  405bec:	b	405bf4 <ferror@plt+0x3804>
  405bf0:	mov	x19, #0x0                   	// #0
  405bf4:	add	w20, w20, #0x1
  405bf8:	cmp	w20, #0x6
  405bfc:	b.gt	405c08 <ferror@plt+0x3818>
  405c00:	cmp	x19, #0x0
  405c04:	b.ne	405ba8 <ferror@plt+0x37b8>  // b.any
  405c08:	cmp	x19, #0x0
  405c0c:	b.eq	405c18 <ferror@plt+0x3828>  // b.none
  405c10:	mov	x0, #0x0                   	// #0
  405c14:	b	405ce8 <ferror@plt+0x38f8>
  405c18:	cmp	w20, #0x7
  405c1c:	b.ne	405c40 <ferror@plt+0x3850>  // b.any
  405c20:	ldr	x0, [sp, #72]
  405c24:	ldrb	w0, [x0]
  405c28:	cmp	w0, #0x0
  405c2c:	b.eq	405c40 <ferror@plt+0x3850>  // b.none
  405c30:	ldr	x0, [sp, #80]
  405c34:	ldrb	w0, [x0]
  405c38:	cmp	w0, #0x0
  405c3c:	b.ne	405c48 <ferror@plt+0x3858>  // b.any
  405c40:	mov	x0, #0x0                   	// #0
  405c44:	b	405ce8 <ferror@plt+0x38f8>
  405c48:	ldr	x1, [sp, #56]
  405c4c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405c50:	add	x0, x0, #0x730
  405c54:	str	x1, [x0]
  405c58:	ldr	x1, [sp, #64]
  405c5c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405c60:	add	x0, x0, #0x730
  405c64:	str	x1, [x0, #8]
  405c68:	ldr	x2, [sp, #72]
  405c6c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405c70:	add	x1, x0, #0x740
  405c74:	mov	x0, x2
  405c78:	bl	408d38 <ferror@plt+0x6948>
  405c7c:	cmp	w0, #0x0
  405c80:	b.ne	405c8c <ferror@plt+0x389c>  // b.any
  405c84:	mov	x0, #0x0                   	// #0
  405c88:	b	405ce8 <ferror@plt+0x38f8>
  405c8c:	ldr	x2, [sp, #80]
  405c90:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405c94:	add	x1, x0, #0x744
  405c98:	mov	x0, x2
  405c9c:	bl	408c08 <ferror@plt+0x6818>
  405ca0:	cmp	w0, #0x0
  405ca4:	b.ne	405cb0 <ferror@plt+0x38c0>  // b.any
  405ca8:	mov	x0, #0x0                   	// #0
  405cac:	b	405ce8 <ferror@plt+0x38f8>
  405cb0:	ldr	x1, [sp, #88]
  405cb4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405cb8:	add	x0, x0, #0x730
  405cbc:	str	x1, [x0, #24]
  405cc0:	ldr	x1, [sp, #96]
  405cc4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405cc8:	add	x0, x0, #0x730
  405ccc:	str	x1, [x0, #32]
  405cd0:	ldr	x1, [sp, #104]
  405cd4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405cd8:	add	x0, x0, #0x730
  405cdc:	str	x1, [x0, #40]
  405ce0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  405ce4:	add	x0, x0, #0x730
  405ce8:	ldp	x19, x20, [sp, #16]
  405cec:	ldp	x29, x30, [sp], #112
  405cf0:	ret
  405cf4:	stp	x29, x30, [sp, #-48]!
  405cf8:	mov	x29, sp
  405cfc:	str	x0, [sp, #24]
  405d00:	ldr	x0, [sp, #24]
  405d04:	str	x0, [sp, #40]
  405d08:	ldr	x0, [sp, #40]
  405d0c:	bl	406010 <ferror@plt+0x3c20>
  405d10:	ldp	x29, x30, [sp], #48
  405d14:	ret
  405d18:	stp	x29, x30, [sp, #-48]!
  405d1c:	mov	x29, sp
  405d20:	str	x0, [sp, #24]
  405d24:	ldr	x0, [sp, #24]
  405d28:	str	x0, [sp, #40]
  405d2c:	ldr	x0, [sp, #40]
  405d30:	bl	406144 <ferror@plt+0x3d54>
  405d34:	nop
  405d38:	ldp	x29, x30, [sp], #48
  405d3c:	ret
  405d40:	sub	sp, sp, #0x20
  405d44:	str	x0, [sp, #8]
  405d48:	ldr	x0, [sp, #8]
  405d4c:	str	x0, [sp, #24]
  405d50:	ldr	x0, [sp, #24]
  405d54:	ldr	x0, [x0]
  405d58:	add	sp, sp, #0x20
  405d5c:	ret
  405d60:	stp	x29, x30, [sp, #-32]!
  405d64:	mov	x29, sp
  405d68:	str	x0, [sp, #24]
  405d6c:	ldr	x0, [sp, #24]
  405d70:	bl	402230 <sgetspent@plt>
  405d74:	ldp	x29, x30, [sp], #32
  405d78:	ret
  405d7c:	stp	x29, x30, [sp, #-48]!
  405d80:	mov	x29, sp
  405d84:	str	x0, [sp, #24]
  405d88:	str	x1, [sp, #16]
  405d8c:	ldr	x0, [sp, #24]
  405d90:	str	x0, [sp, #40]
  405d94:	ldr	x0, [sp, #40]
  405d98:	cmp	x0, #0x0
  405d9c:	b.eq	405de0 <ferror@plt+0x39f0>  // b.none
  405da0:	ldr	x0, [sp, #40]
  405da4:	ldr	x2, [x0]
  405da8:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  405dac:	add	x1, x0, #0x58
  405db0:	mov	x0, x2
  405db4:	bl	408974 <ferror@plt+0x6584>
  405db8:	cmn	w0, #0x1
  405dbc:	b.eq	405de0 <ferror@plt+0x39f0>  // b.none
  405dc0:	ldr	x0, [sp, #40]
  405dc4:	ldr	x2, [x0, #8]
  405dc8:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  405dcc:	add	x1, x0, #0x58
  405dd0:	mov	x0, x2
  405dd4:	bl	408974 <ferror@plt+0x6584>
  405dd8:	cmn	w0, #0x1
  405ddc:	b.ne	405de8 <ferror@plt+0x39f8>  // b.any
  405de0:	mov	w0, #0xffffffff            	// #-1
  405de4:	b	405e08 <ferror@plt+0x3a18>
  405de8:	ldr	x1, [sp, #16]
  405dec:	ldr	x0, [sp, #40]
  405df0:	bl	402050 <putspent@plt>
  405df4:	cmn	w0, #0x1
  405df8:	b.ne	405e04 <ferror@plt+0x3a14>  // b.any
  405dfc:	mov	w0, #0xffffffff            	// #-1
  405e00:	b	405e08 <ferror@plt+0x3a18>
  405e04:	mov	w0, #0x0                   	// #0
  405e08:	ldp	x29, x30, [sp], #48
  405e0c:	ret
  405e10:	stp	x29, x30, [sp, #-32]!
  405e14:	mov	x29, sp
  405e18:	str	x0, [sp, #24]
  405e1c:	ldr	x1, [sp, #24]
  405e20:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405e24:	add	x0, x0, #0xda8
  405e28:	bl	406ca8 <ferror@plt+0x48b8>
  405e2c:	ldp	x29, x30, [sp], #32
  405e30:	ret
  405e34:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405e38:	add	x0, x0, #0xda8
  405e3c:	ret
  405e40:	stp	x29, x30, [sp, #-16]!
  405e44:	mov	x29, sp
  405e48:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  405e4c:	add	x0, x0, #0x60
  405e50:	bl	404594 <ferror@plt+0x21a4>
  405e54:	and	w0, w0, #0xff
  405e58:	cmp	w0, #0x0
  405e5c:	b.eq	405e68 <ferror@plt+0x3a78>  // b.none
  405e60:	mov	w0, #0x1                   	// #1
  405e64:	b	405e78 <ferror@plt+0x3a88>
  405e68:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405e6c:	add	x0, x0, #0xda8
  405e70:	bl	406cf0 <ferror@plt+0x4900>
  405e74:	and	w0, w0, #0xff
  405e78:	ldp	x29, x30, [sp], #16
  405e7c:	ret
  405e80:	stp	x29, x30, [sp, #-16]!
  405e84:	mov	x29, sp
  405e88:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405e8c:	add	x0, x0, #0xda8
  405e90:	bl	406e8c <ferror@plt+0x4a9c>
  405e94:	ldp	x29, x30, [sp], #16
  405e98:	ret
  405e9c:	stp	x29, x30, [sp, #-48]!
  405ea0:	mov	x29, sp
  405ea4:	str	w0, [sp, #28]
  405ea8:	str	wzr, [sp, #44]
  405eac:	ldr	w1, [sp, #28]
  405eb0:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405eb4:	add	x0, x0, #0xda8
  405eb8:	bl	407308 <ferror@plt+0x4f18>
  405ebc:	str	w0, [sp, #44]
  405ec0:	ldr	w0, [sp, #44]
  405ec4:	ldp	x29, x30, [sp], #48
  405ec8:	ret
  405ecc:	stp	x29, x30, [sp, #-32]!
  405ed0:	mov	x29, sp
  405ed4:	str	x0, [sp, #24]
  405ed8:	ldr	x1, [sp, #24]
  405edc:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405ee0:	add	x0, x0, #0xda8
  405ee4:	bl	4087b0 <ferror@plt+0x63c0>
  405ee8:	ldp	x29, x30, [sp], #32
  405eec:	ret
  405ef0:	stp	x29, x30, [sp, #-32]!
  405ef4:	mov	x29, sp
  405ef8:	str	x0, [sp, #24]
  405efc:	ldr	x1, [sp, #24]
  405f00:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405f04:	add	x0, x0, #0xda8
  405f08:	bl	408220 <ferror@plt+0x5e30>
  405f0c:	ldp	x29, x30, [sp], #32
  405f10:	ret
  405f14:	stp	x29, x30, [sp, #-32]!
  405f18:	mov	x29, sp
  405f1c:	str	x0, [sp, #24]
  405f20:	ldr	x1, [sp, #24]
  405f24:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405f28:	add	x0, x0, #0xda8
  405f2c:	bl	408660 <ferror@plt+0x6270>
  405f30:	ldp	x29, x30, [sp], #32
  405f34:	ret
  405f38:	stp	x29, x30, [sp, #-16]!
  405f3c:	mov	x29, sp
  405f40:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405f44:	add	x0, x0, #0xda8
  405f48:	bl	408848 <ferror@plt+0x6458>
  405f4c:	ldp	x29, x30, [sp], #16
  405f50:	ret
  405f54:	stp	x29, x30, [sp, #-16]!
  405f58:	mov	x29, sp
  405f5c:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405f60:	add	x0, x0, #0xda8
  405f64:	bl	4088a0 <ferror@plt+0x64b0>
  405f68:	ldp	x29, x30, [sp], #16
  405f6c:	ret
  405f70:	stp	x29, x30, [sp, #-32]!
  405f74:	mov	x29, sp
  405f78:	str	wzr, [sp, #28]
  405f7c:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405f80:	add	x0, x0, #0xda8
  405f84:	bl	407e00 <ferror@plt+0x5a10>
  405f88:	str	w0, [sp, #28]
  405f8c:	ldr	w0, [sp, #28]
  405f90:	ldp	x29, x30, [sp], #32
  405f94:	ret
  405f98:	stp	x29, x30, [sp, #-16]!
  405f9c:	mov	x29, sp
  405fa0:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405fa4:	add	x0, x0, #0xda8
  405fa8:	bl	407088 <ferror@plt+0x4c98>
  405fac:	ldp	x29, x30, [sp], #16
  405fb0:	ret
  405fb4:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405fb8:	add	x0, x0, #0xda8
  405fbc:	ldr	x0, [x0, #1056]
  405fc0:	ret
  405fc4:	stp	x29, x30, [sp, #-32]!
  405fc8:	mov	x29, sp
  405fcc:	str	x0, [sp, #24]
  405fd0:	ldr	x1, [sp, #24]
  405fd4:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  405fd8:	add	x0, x0, #0xda8
  405fdc:	bl	4085a4 <ferror@plt+0x61b4>
  405fe0:	nop
  405fe4:	ldp	x29, x30, [sp], #32
  405fe8:	ret
  405fec:	stp	x29, x30, [sp, #-16]!
  405ff0:	mov	x29, sp
  405ff4:	bl	405870 <ferror@plt+0x3480>
  405ff8:	mov	x1, x0
  405ffc:	adrp	x0, 41c000 <ferror@plt+0x19c10>
  406000:	add	x0, x0, #0xda8
  406004:	bl	407b08 <ferror@plt+0x5718>
  406008:	ldp	x29, x30, [sp], #16
  40600c:	ret
  406010:	stp	x29, x30, [sp, #-48]!
  406014:	mov	x29, sp
  406018:	str	x0, [sp, #24]
  40601c:	mov	x0, #0x48                  	// #72
  406020:	bl	401f80 <malloc@plt>
  406024:	str	x0, [sp, #40]
  406028:	ldr	x0, [sp, #40]
  40602c:	cmp	x0, #0x0
  406030:	b.ne	40603c <ferror@plt+0x3c4c>  // b.any
  406034:	mov	x0, #0x0                   	// #0
  406038:	b	40613c <ferror@plt+0x3d4c>
  40603c:	mov	x2, #0x48                  	// #72
  406040:	mov	w1, #0x0                   	// #0
  406044:	ldr	x0, [sp, #40]
  406048:	bl	401fd0 <memset@plt>
  40604c:	ldr	x0, [sp, #24]
  406050:	ldr	x1, [x0, #16]
  406054:	ldr	x0, [sp, #40]
  406058:	str	x1, [x0, #16]
  40605c:	ldr	x0, [sp, #24]
  406060:	ldr	x1, [x0, #24]
  406064:	ldr	x0, [sp, #40]
  406068:	str	x1, [x0, #24]
  40606c:	ldr	x0, [sp, #24]
  406070:	ldr	x1, [x0, #32]
  406074:	ldr	x0, [sp, #40]
  406078:	str	x1, [x0, #32]
  40607c:	ldr	x0, [sp, #24]
  406080:	ldr	x1, [x0, #40]
  406084:	ldr	x0, [sp, #40]
  406088:	str	x1, [x0, #40]
  40608c:	ldr	x0, [sp, #24]
  406090:	ldr	x1, [x0, #48]
  406094:	ldr	x0, [sp, #40]
  406098:	str	x1, [x0, #48]
  40609c:	ldr	x0, [sp, #24]
  4060a0:	ldr	x1, [x0, #56]
  4060a4:	ldr	x0, [sp, #40]
  4060a8:	str	x1, [x0, #56]
  4060ac:	ldr	x0, [sp, #24]
  4060b0:	ldr	x1, [x0, #64]
  4060b4:	ldr	x0, [sp, #40]
  4060b8:	str	x1, [x0, #64]
  4060bc:	ldr	x0, [sp, #24]
  4060c0:	ldr	x0, [x0]
  4060c4:	bl	402080 <strdup@plt>
  4060c8:	mov	x1, x0
  4060cc:	ldr	x0, [sp, #40]
  4060d0:	str	x1, [x0]
  4060d4:	ldr	x0, [sp, #40]
  4060d8:	ldr	x0, [x0]
  4060dc:	cmp	x0, #0x0
  4060e0:	b.ne	4060f4 <ferror@plt+0x3d04>  // b.any
  4060e4:	ldr	x0, [sp, #40]
  4060e8:	bl	4021a0 <free@plt>
  4060ec:	mov	x0, #0x0                   	// #0
  4060f0:	b	40613c <ferror@plt+0x3d4c>
  4060f4:	ldr	x0, [sp, #24]
  4060f8:	ldr	x0, [x0, #8]
  4060fc:	bl	402080 <strdup@plt>
  406100:	mov	x1, x0
  406104:	ldr	x0, [sp, #40]
  406108:	str	x1, [x0, #8]
  40610c:	ldr	x0, [sp, #40]
  406110:	ldr	x0, [x0, #8]
  406114:	cmp	x0, #0x0
  406118:	b.ne	406138 <ferror@plt+0x3d48>  // b.any
  40611c:	ldr	x0, [sp, #40]
  406120:	ldr	x0, [x0]
  406124:	bl	4021a0 <free@plt>
  406128:	ldr	x0, [sp, #40]
  40612c:	bl	4021a0 <free@plt>
  406130:	mov	x0, #0x0                   	// #0
  406134:	b	40613c <ferror@plt+0x3d4c>
  406138:	ldr	x0, [sp, #40]
  40613c:	ldp	x29, x30, [sp], #48
  406140:	ret
  406144:	stp	x29, x30, [sp, #-48]!
  406148:	mov	x29, sp
  40614c:	str	x19, [sp, #16]
  406150:	str	x0, [sp, #40]
  406154:	ldr	x0, [sp, #40]
  406158:	ldr	x0, [x0]
  40615c:	bl	4021a0 <free@plt>
  406160:	ldr	x0, [sp, #40]
  406164:	ldr	x0, [x0, #8]
  406168:	cmp	x0, #0x0
  40616c:	b.eq	4061a0 <ferror@plt+0x3db0>  // b.none
  406170:	ldr	x0, [sp, #40]
  406174:	ldr	x19, [x0, #8]
  406178:	ldr	x0, [sp, #40]
  40617c:	ldr	x0, [x0, #8]
  406180:	bl	401e20 <strlen@plt>
  406184:	mov	x2, x0
  406188:	mov	w1, #0x0                   	// #0
  40618c:	mov	x0, x19
  406190:	bl	401fd0 <memset@plt>
  406194:	ldr	x0, [sp, #40]
  406198:	ldr	x0, [x0, #8]
  40619c:	bl	4021a0 <free@plt>
  4061a0:	ldr	x0, [sp, #40]
  4061a4:	bl	4021a0 <free@plt>
  4061a8:	nop
  4061ac:	ldr	x19, [sp, #16]
  4061b0:	ldp	x29, x30, [sp], #48
  4061b4:	ret
  4061b8:	stp	x29, x30, [sp, #-96]!
  4061bc:	mov	x29, sp
  4061c0:	stp	x19, x20, [sp, #16]
  4061c4:	str	x21, [sp, #32]
  4061c8:	str	x0, [sp, #72]
  4061cc:	str	x1, [sp, #64]
  4061d0:	str	x2, [sp, #56]
  4061d4:	str	x3, [sp, #48]
  4061d8:	ldr	x0, [sp, #56]
  4061dc:	cmp	x0, #0x0
  4061e0:	b.ne	4061f4 <ferror@plt+0x3e04>  // b.any
  4061e4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4061e8:	add	x0, x0, #0x208
  4061ec:	ldr	x0, [x0]
  4061f0:	str	x0, [sp, #56]
  4061f4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4061f8:	add	x0, x0, #0x1f8
  4061fc:	ldr	x0, [x0]
  406200:	bl	402250 <fflush@plt>
  406204:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406208:	add	x0, x0, #0x1e8
  40620c:	ldr	x0, [x0]
  406210:	bl	402250 <fflush@plt>
  406214:	bl	401f00 <fork@plt>
  406218:	str	w0, [sp, #92]
  40621c:	ldr	w0, [sp, #92]
  406220:	cmp	w0, #0x0
  406224:	b.ne	406298 <ferror@plt+0x3ea8>  // b.any
  406228:	ldr	x2, [sp, #56]
  40622c:	ldr	x1, [sp, #64]
  406230:	ldr	x0, [sp, #72]
  406234:	bl	402200 <execve@plt>
  406238:	bl	402350 <__errno_location@plt>
  40623c:	ldr	w0, [x0]
  406240:	cmp	w0, #0x2
  406244:	b.ne	406250 <ferror@plt+0x3e60>  // b.any
  406248:	mov	w0, #0x7f                  	// #127
  40624c:	bl	401e60 <exit@plt>
  406250:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406254:	add	x0, x0, #0x1e8
  406258:	ldr	x19, [x0]
  40625c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406260:	add	x0, x0, #0x768
  406264:	ldr	x20, [x0]
  406268:	bl	402350 <__errno_location@plt>
  40626c:	ldr	w0, [x0]
  406270:	bl	402090 <strerror@plt>
  406274:	mov	x4, x0
  406278:	ldr	x3, [sp, #72]
  40627c:	mov	x2, x20
  406280:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406284:	add	x1, x0, #0x70
  406288:	mov	x0, x19
  40628c:	bl	4023c0 <fprintf@plt>
  406290:	mov	w0, #0x7e                  	// #126
  406294:	bl	401e60 <exit@plt>
  406298:	ldr	w0, [sp, #92]
  40629c:	cmn	w0, #0x1
  4062a0:	b.ne	4062ec <ferror@plt+0x3efc>  // b.any
  4062a4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4062a8:	add	x0, x0, #0x1e8
  4062ac:	ldr	x19, [x0]
  4062b0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4062b4:	add	x0, x0, #0x768
  4062b8:	ldr	x20, [x0]
  4062bc:	bl	402350 <__errno_location@plt>
  4062c0:	ldr	w0, [x0]
  4062c4:	bl	402090 <strerror@plt>
  4062c8:	mov	x4, x0
  4062cc:	ldr	x3, [sp, #72]
  4062d0:	mov	x2, x20
  4062d4:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  4062d8:	add	x1, x0, #0x70
  4062dc:	mov	x0, x19
  4062e0:	bl	4023c0 <fprintf@plt>
  4062e4:	mov	w0, #0xffffffff            	// #-1
  4062e8:	b	4063bc <ferror@plt+0x3fcc>
  4062ec:	mov	w2, #0x0                   	// #0
  4062f0:	ldr	x1, [sp, #48]
  4062f4:	ldr	w0, [sp, #92]
  4062f8:	bl	402380 <waitpid@plt>
  4062fc:	str	w0, [sp, #88]
  406300:	ldr	w0, [sp, #88]
  406304:	cmn	w0, #0x1
  406308:	b.ne	40631c <ferror@plt+0x3f2c>  // b.any
  40630c:	bl	402350 <__errno_location@plt>
  406310:	ldr	w0, [x0]
  406314:	cmp	w0, #0xa
  406318:	b.eq	406358 <ferror@plt+0x3f68>  // b.none
  40631c:	ldr	w0, [sp, #88]
  406320:	cmn	w0, #0x1
  406324:	b.ne	406338 <ferror@plt+0x3f48>  // b.any
  406328:	bl	402350 <__errno_location@plt>
  40632c:	ldr	w0, [x0]
  406330:	cmp	w0, #0x4
  406334:	b.eq	4062ec <ferror@plt+0x3efc>  // b.none
  406338:	ldr	w0, [sp, #88]
  40633c:	cmn	w0, #0x1
  406340:	b.eq	40635c <ferror@plt+0x3f6c>  // b.none
  406344:	ldr	w1, [sp, #88]
  406348:	ldr	w0, [sp, #92]
  40634c:	cmp	w1, w0
  406350:	b.ne	4062ec <ferror@plt+0x3efc>  // b.any
  406354:	b	40635c <ferror@plt+0x3f6c>
  406358:	nop
  40635c:	ldr	w0, [sp, #88]
  406360:	cmn	w0, #0x1
  406364:	b.ne	4063b8 <ferror@plt+0x3fc8>  // b.any
  406368:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40636c:	add	x0, x0, #0x1e8
  406370:	ldr	x19, [x0]
  406374:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406378:	add	x0, x0, #0x768
  40637c:	ldr	x20, [x0]
  406380:	ldr	x0, [sp, #48]
  406384:	ldr	w21, [x0]
  406388:	bl	402350 <__errno_location@plt>
  40638c:	ldr	w0, [x0]
  406390:	bl	402090 <strerror@plt>
  406394:	mov	x4, x0
  406398:	mov	w3, w21
  40639c:	mov	x2, x20
  4063a0:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  4063a4:	add	x1, x0, #0x90
  4063a8:	mov	x0, x19
  4063ac:	bl	4023c0 <fprintf@plt>
  4063b0:	mov	w0, #0xffffffff            	// #-1
  4063b4:	b	4063bc <ferror@plt+0x3fcc>
  4063b8:	mov	w0, #0x0                   	// #0
  4063bc:	ldp	x19, x20, [sp, #16]
  4063c0:	ldr	x21, [sp, #32]
  4063c4:	ldp	x29, x30, [sp], #96
  4063c8:	ret
  4063cc:	stp	x29, x30, [sp, #-176]!
  4063d0:	mov	x29, sp
  4063d4:	str	x0, [sp, #24]
  4063d8:	str	x1, [sp, #16]
  4063dc:	str	xzr, [sp, #168]
  4063e0:	add	x0, sp, #0x20
  4063e4:	mov	x1, x0
  4063e8:	ldr	x0, [sp, #16]
  4063ec:	bl	408e78 <ferror@plt+0x6a88>
  4063f0:	cmp	w0, #0x0
  4063f4:	b.ne	40643c <ferror@plt+0x404c>  // b.any
  4063f8:	ldr	w0, [sp, #48]
  4063fc:	and	w0, w0, #0xf000
  406400:	cmp	w0, #0xa, lsl #12
  406404:	b.ne	40643c <ferror@plt+0x404c>  // b.any
  406408:	mov	x1, #0x0                   	// #0
  40640c:	ldr	x0, [sp, #16]
  406410:	bl	4022f0 <realpath@plt>
  406414:	str	x0, [sp, #168]
  406418:	ldr	x0, [sp, #168]
  40641c:	cmp	x0, #0x0
  406420:	b.ne	406434 <ferror@plt+0x4044>  // b.any
  406424:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406428:	add	x0, x0, #0xb0
  40642c:	bl	401e70 <perror@plt>
  406430:	b	40643c <ferror@plt+0x404c>
  406434:	ldr	x0, [sp, #168]
  406438:	str	x0, [sp, #16]
  40643c:	ldr	x1, [sp, #16]
  406440:	ldr	x0, [sp, #24]
  406444:	bl	402210 <rename@plt>
  406448:	str	w0, [sp, #164]
  40644c:	ldr	x0, [sp, #168]
  406450:	cmp	x0, #0x0
  406454:	b.eq	406460 <ferror@plt+0x4070>  // b.none
  406458:	ldr	x0, [sp, #168]
  40645c:	bl	4021a0 <free@plt>
  406460:	ldr	w0, [sp, #164]
  406464:	ldp	x29, x30, [sp], #176
  406468:	ret
  40646c:	stp	x29, x30, [sp, #-160]!
  406470:	mov	x29, sp
  406474:	str	x0, [sp, #24]
  406478:	add	x0, sp, #0x20
  40647c:	mov	x1, x0
  406480:	ldr	x0, [sp, #24]
  406484:	bl	408e58 <ferror@plt+0x6a68>
  406488:	cmp	w0, #0x0
  40648c:	b.eq	406498 <ferror@plt+0x40a8>  // b.none
  406490:	mov	w0, #0x0                   	// #0
  406494:	b	4064b0 <ferror@plt+0x40c0>
  406498:	ldr	w0, [sp, #52]
  40649c:	cmp	w0, #0x2
  4064a0:	b.eq	4064ac <ferror@plt+0x40bc>  // b.none
  4064a4:	mov	w0, #0x0                   	// #0
  4064a8:	b	4064b0 <ferror@plt+0x40c0>
  4064ac:	mov	w0, #0x1                   	// #1
  4064b0:	ldp	x29, x30, [sp], #160
  4064b4:	ret
  4064b8:	stp	x29, x30, [sp, #-128]!
  4064bc:	mov	x29, sp
  4064c0:	stp	x19, x20, [sp, #16]
  4064c4:	str	x0, [sp, #56]
  4064c8:	str	x1, [sp, #48]
  4064cc:	strb	w2, [sp, #47]
  4064d0:	mov	w2, #0x180                 	// #384
  4064d4:	mov	w1, #0x241                 	// #577
  4064d8:	ldr	x0, [sp, #56]
  4064dc:	bl	401f90 <open@plt>
  4064e0:	str	w0, [sp, #120]
  4064e4:	ldr	w0, [sp, #120]
  4064e8:	cmn	w0, #0x1
  4064ec:	b.ne	406544 <ferror@plt+0x4154>  // b.any
  4064f0:	ldrb	w0, [sp, #47]
  4064f4:	cmp	w0, #0x0
  4064f8:	b.eq	40653c <ferror@plt+0x414c>  // b.none
  4064fc:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406500:	add	x0, x0, #0x1e8
  406504:	ldr	x19, [x0]
  406508:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40650c:	add	x0, x0, #0x768
  406510:	ldr	x20, [x0]
  406514:	bl	402350 <__errno_location@plt>
  406518:	ldr	w0, [x0]
  40651c:	bl	402090 <strerror@plt>
  406520:	mov	x4, x0
  406524:	ldr	x3, [sp, #56]
  406528:	mov	x2, x20
  40652c:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406530:	add	x1, x0, #0xc8
  406534:	mov	x0, x19
  406538:	bl	4023c0 <fprintf@plt>
  40653c:	mov	w0, #0x0                   	// #0
  406540:	b	4069d0 <ferror@plt+0x45e0>
  406544:	bl	401f50 <getpid@plt>
  406548:	str	w0, [sp, #108]
  40654c:	ldr	w0, [sp, #108]
  406550:	sxtw	x0, w0
  406554:	add	x4, sp, #0x48
  406558:	mov	x3, x0
  40655c:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406560:	add	x2, x0, #0xd8
  406564:	mov	x1, #0x20                  	// #32
  406568:	mov	x0, x4
  40656c:	bl	401f10 <snprintf@plt>
  406570:	add	x0, sp, #0x48
  406574:	bl	401e20 <strlen@plt>
  406578:	add	x0, x0, #0x1
  40657c:	str	x0, [sp, #112]
  406580:	ldr	x1, [sp, #112]
  406584:	add	x0, sp, #0x48
  406588:	mov	x2, x1
  40658c:	mov	x1, x0
  406590:	ldr	w0, [sp, #120]
  406594:	bl	4020d0 <write@plt>
  406598:	mov	x1, x0
  40659c:	ldr	x0, [sp, #112]
  4065a0:	cmp	x0, x1
  4065a4:	b.eq	40660c <ferror@plt+0x421c>  // b.none
  4065a8:	ldrb	w0, [sp, #47]
  4065ac:	cmp	w0, #0x0
  4065b0:	b.eq	4065f4 <ferror@plt+0x4204>  // b.none
  4065b4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4065b8:	add	x0, x0, #0x1e8
  4065bc:	ldr	x19, [x0]
  4065c0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4065c4:	add	x0, x0, #0x768
  4065c8:	ldr	x20, [x0]
  4065cc:	bl	402350 <__errno_location@plt>
  4065d0:	ldr	w0, [x0]
  4065d4:	bl	402090 <strerror@plt>
  4065d8:	mov	x4, x0
  4065dc:	ldr	x3, [sp, #56]
  4065e0:	mov	x2, x20
  4065e4:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  4065e8:	add	x1, x0, #0xc8
  4065ec:	mov	x0, x19
  4065f0:	bl	4023c0 <fprintf@plt>
  4065f4:	ldr	w0, [sp, #120]
  4065f8:	bl	4020a0 <close@plt>
  4065fc:	ldr	x0, [sp, #56]
  406600:	bl	402390 <unlink@plt>
  406604:	mov	w0, #0x0                   	// #0
  406608:	b	4069d0 <ferror@plt+0x45e0>
  40660c:	ldr	w0, [sp, #120]
  406610:	bl	4020a0 <close@plt>
  406614:	ldr	x1, [sp, #48]
  406618:	ldr	x0, [sp, #56]
  40661c:	bl	4022d0 <link@plt>
  406620:	cmp	w0, #0x0
  406624:	b.ne	40668c <ferror@plt+0x429c>  // b.any
  406628:	ldr	x0, [sp, #56]
  40662c:	bl	40646c <ferror@plt+0x407c>
  406630:	str	w0, [sp, #124]
  406634:	ldr	w0, [sp, #124]
  406638:	cmp	w0, #0x0
  40663c:	b.ne	40667c <ferror@plt+0x428c>  // b.any
  406640:	ldrb	w0, [sp, #47]
  406644:	cmp	w0, #0x0
  406648:	b.eq	40667c <ferror@plt+0x428c>  // b.none
  40664c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406650:	add	x0, x0, #0x1e8
  406654:	ldr	x4, [x0]
  406658:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40665c:	add	x0, x0, #0x768
  406660:	ldr	x0, [x0]
  406664:	ldr	x3, [sp, #56]
  406668:	mov	x2, x0
  40666c:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406670:	add	x1, x0, #0xe0
  406674:	mov	x0, x4
  406678:	bl	4023c0 <fprintf@plt>
  40667c:	ldr	x0, [sp, #56]
  406680:	bl	402390 <unlink@plt>
  406684:	ldr	w0, [sp, #124]
  406688:	b	4069d0 <ferror@plt+0x45e0>
  40668c:	mov	w1, #0x2                   	// #2
  406690:	ldr	x0, [sp, #48]
  406694:	bl	401f90 <open@plt>
  406698:	str	w0, [sp, #120]
  40669c:	ldr	w0, [sp, #120]
  4066a0:	cmn	w0, #0x1
  4066a4:	b.ne	406714 <ferror@plt+0x4324>  // b.any
  4066a8:	ldrb	w0, [sp, #47]
  4066ac:	cmp	w0, #0x0
  4066b0:	b.eq	4066f4 <ferror@plt+0x4304>  // b.none
  4066b4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4066b8:	add	x0, x0, #0x1e8
  4066bc:	ldr	x19, [x0]
  4066c0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4066c4:	add	x0, x0, #0x768
  4066c8:	ldr	x20, [x0]
  4066cc:	bl	402350 <__errno_location@plt>
  4066d0:	ldr	w0, [x0]
  4066d4:	bl	402090 <strerror@plt>
  4066d8:	mov	x4, x0
  4066dc:	ldr	x3, [sp, #48]
  4066e0:	mov	x2, x20
  4066e4:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  4066e8:	add	x1, x0, #0xc8
  4066ec:	mov	x0, x19
  4066f0:	bl	4023c0 <fprintf@plt>
  4066f4:	ldr	x0, [sp, #56]
  4066f8:	bl	402390 <unlink@plt>
  4066fc:	bl	402350 <__errno_location@plt>
  406700:	mov	x1, x0
  406704:	mov	w0, #0x16                  	// #22
  406708:	str	w0, [x1]
  40670c:	mov	w0, #0x0                   	// #0
  406710:	b	4069d0 <ferror@plt+0x45e0>
  406714:	add	x0, sp, #0x48
  406718:	mov	x2, #0x1f                  	// #31
  40671c:	mov	x1, x0
  406720:	ldr	w0, [sp, #120]
  406724:	bl	4022b0 <read@plt>
  406728:	str	x0, [sp, #112]
  40672c:	ldr	w0, [sp, #120]
  406730:	bl	4020a0 <close@plt>
  406734:	ldr	x0, [sp, #112]
  406738:	cmp	x0, #0x0
  40673c:	b.gt	40679c <ferror@plt+0x43ac>
  406740:	ldrb	w0, [sp, #47]
  406744:	cmp	w0, #0x0
  406748:	b.eq	40677c <ferror@plt+0x438c>  // b.none
  40674c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406750:	add	x0, x0, #0x1e8
  406754:	ldr	x4, [x0]
  406758:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40675c:	add	x0, x0, #0x768
  406760:	ldr	x0, [x0]
  406764:	ldr	x3, [sp, #48]
  406768:	mov	x2, x0
  40676c:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406770:	add	x1, x0, #0x100
  406774:	mov	x0, x4
  406778:	bl	4023c0 <fprintf@plt>
  40677c:	ldr	x0, [sp, #56]
  406780:	bl	402390 <unlink@plt>
  406784:	bl	402350 <__errno_location@plt>
  406788:	mov	x1, x0
  40678c:	mov	w0, #0x16                  	// #22
  406790:	str	w0, [x1]
  406794:	mov	w0, #0x0                   	// #0
  406798:	b	4069d0 <ferror@plt+0x45e0>
  40679c:	ldr	x0, [sp, #112]
  4067a0:	add	x1, sp, #0x48
  4067a4:	strb	wzr, [x1, x0]
  4067a8:	add	x1, sp, #0x6c
  4067ac:	add	x0, sp, #0x48
  4067b0:	bl	408ca0 <ferror@plt+0x68b0>
  4067b4:	cmp	w0, #0x0
  4067b8:	b.ne	406820 <ferror@plt+0x4430>  // b.any
  4067bc:	ldrb	w0, [sp, #47]
  4067c0:	cmp	w0, #0x0
  4067c4:	b.eq	406800 <ferror@plt+0x4410>  // b.none
  4067c8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4067cc:	add	x0, x0, #0x1e8
  4067d0:	ldr	x5, [x0]
  4067d4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4067d8:	add	x0, x0, #0x768
  4067dc:	ldr	x0, [x0]
  4067e0:	add	x1, sp, #0x48
  4067e4:	mov	x4, x1
  4067e8:	ldr	x3, [sp, #48]
  4067ec:	mov	x2, x0
  4067f0:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  4067f4:	add	x1, x0, #0x130
  4067f8:	mov	x0, x5
  4067fc:	bl	4023c0 <fprintf@plt>
  406800:	ldr	x0, [sp, #56]
  406804:	bl	402390 <unlink@plt>
  406808:	bl	402350 <__errno_location@plt>
  40680c:	mov	x1, x0
  406810:	mov	w0, #0x16                  	// #22
  406814:	str	w0, [x1]
  406818:	mov	w0, #0x0                   	// #0
  40681c:	b	4069d0 <ferror@plt+0x45e0>
  406820:	ldr	w0, [sp, #108]
  406824:	mov	w1, #0x0                   	// #0
  406828:	bl	401ef0 <kill@plt>
  40682c:	cmp	w0, #0x0
  406830:	b.ne	40689c <ferror@plt+0x44ac>  // b.any
  406834:	ldrb	w0, [sp, #47]
  406838:	cmp	w0, #0x0
  40683c:	b.eq	40687c <ferror@plt+0x448c>  // b.none
  406840:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406844:	add	x0, x0, #0x1e8
  406848:	ldr	x5, [x0]
  40684c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406850:	add	x0, x0, #0x768
  406854:	ldr	x0, [x0]
  406858:	ldr	w1, [sp, #108]
  40685c:	sxtw	x1, w1
  406860:	mov	x4, x1
  406864:	ldr	x3, [sp, #48]
  406868:	mov	x2, x0
  40686c:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406870:	add	x1, x0, #0x168
  406874:	mov	x0, x5
  406878:	bl	4023c0 <fprintf@plt>
  40687c:	ldr	x0, [sp, #56]
  406880:	bl	402390 <unlink@plt>
  406884:	bl	402350 <__errno_location@plt>
  406888:	mov	x1, x0
  40688c:	mov	w0, #0x11                  	// #17
  406890:	str	w0, [x1]
  406894:	mov	w0, #0x0                   	// #0
  406898:	b	4069d0 <ferror@plt+0x45e0>
  40689c:	ldr	x0, [sp, #48]
  4068a0:	bl	402390 <unlink@plt>
  4068a4:	cmp	w0, #0x0
  4068a8:	b.eq	406908 <ferror@plt+0x4518>  // b.none
  4068ac:	ldrb	w0, [sp, #47]
  4068b0:	cmp	w0, #0x0
  4068b4:	b.eq	4068f8 <ferror@plt+0x4508>  // b.none
  4068b8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4068bc:	add	x0, x0, #0x1e8
  4068c0:	ldr	x19, [x0]
  4068c4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4068c8:	add	x0, x0, #0x768
  4068cc:	ldr	x20, [x0]
  4068d0:	bl	402350 <__errno_location@plt>
  4068d4:	ldr	w0, [x0]
  4068d8:	bl	402090 <strerror@plt>
  4068dc:	mov	x4, x0
  4068e0:	ldr	x3, [sp, #48]
  4068e4:	mov	x2, x20
  4068e8:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  4068ec:	add	x1, x0, #0x190
  4068f0:	mov	x0, x19
  4068f4:	bl	4023c0 <fprintf@plt>
  4068f8:	ldr	x0, [sp, #56]
  4068fc:	bl	402390 <unlink@plt>
  406900:	mov	w0, #0x0                   	// #0
  406904:	b	4069d0 <ferror@plt+0x45e0>
  406908:	str	wzr, [sp, #124]
  40690c:	ldr	x1, [sp, #48]
  406910:	ldr	x0, [sp, #56]
  406914:	bl	4022d0 <link@plt>
  406918:	cmp	w0, #0x0
  40691c:	b.ne	406978 <ferror@plt+0x4588>  // b.any
  406920:	ldr	x0, [sp, #56]
  406924:	bl	40646c <ferror@plt+0x407c>
  406928:	str	w0, [sp, #124]
  40692c:	ldr	w0, [sp, #124]
  406930:	cmp	w0, #0x0
  406934:	b.ne	4069c4 <ferror@plt+0x45d4>  // b.any
  406938:	ldrb	w0, [sp, #47]
  40693c:	cmp	w0, #0x0
  406940:	b.eq	4069c4 <ferror@plt+0x45d4>  // b.none
  406944:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406948:	add	x0, x0, #0x1e8
  40694c:	ldr	x4, [x0]
  406950:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406954:	add	x0, x0, #0x768
  406958:	ldr	x0, [x0]
  40695c:	ldr	x3, [sp, #56]
  406960:	mov	x2, x0
  406964:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406968:	add	x1, x0, #0xe0
  40696c:	mov	x0, x4
  406970:	bl	4023c0 <fprintf@plt>
  406974:	b	4069c4 <ferror@plt+0x45d4>
  406978:	ldrb	w0, [sp, #47]
  40697c:	cmp	w0, #0x0
  406980:	b.eq	4069c4 <ferror@plt+0x45d4>  // b.none
  406984:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406988:	add	x0, x0, #0x1e8
  40698c:	ldr	x19, [x0]
  406990:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406994:	add	x0, x0, #0x768
  406998:	ldr	x20, [x0]
  40699c:	bl	402350 <__errno_location@plt>
  4069a0:	ldr	w0, [x0]
  4069a4:	bl	402090 <strerror@plt>
  4069a8:	mov	x4, x0
  4069ac:	ldr	x3, [sp, #48]
  4069b0:	mov	x2, x20
  4069b4:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  4069b8:	add	x1, x0, #0x190
  4069bc:	mov	x0, x19
  4069c0:	bl	4023c0 <fprintf@plt>
  4069c4:	ldr	x0, [sp, #56]
  4069c8:	bl	402390 <unlink@plt>
  4069cc:	ldr	w0, [sp, #124]
  4069d0:	ldp	x19, x20, [sp, #16]
  4069d4:	ldp	x29, x30, [sp], #128
  4069d8:	ret
  4069dc:	stp	x29, x30, [sp, #-64]!
  4069e0:	mov	x29, sp
  4069e4:	str	x0, [sp, #40]
  4069e8:	str	x1, [sp, #32]
  4069ec:	str	x2, [sp, #24]
  4069f0:	mov	w0, #0x1ff                 	// #511
  4069f4:	bl	402310 <umask@plt>
  4069f8:	str	w0, [sp, #60]
  4069fc:	ldr	x1, [sp, #32]
  406a00:	ldr	x0, [sp, #40]
  406a04:	bl	401f60 <fopen@plt>
  406a08:	str	x0, [sp, #48]
  406a0c:	ldr	w0, [sp, #60]
  406a10:	bl	402310 <umask@plt>
  406a14:	ldr	x0, [sp, #48]
  406a18:	cmp	x0, #0x0
  406a1c:	b.ne	406a28 <ferror@plt+0x4638>  // b.any
  406a20:	mov	x0, #0x0                   	// #0
  406a24:	b	406ab0 <ferror@plt+0x46c0>
  406a28:	ldr	x0, [sp, #48]
  406a2c:	bl	401f20 <fileno@plt>
  406a30:	mov	w3, w0
  406a34:	ldr	x0, [sp, #24]
  406a38:	ldr	w1, [x0, #24]
  406a3c:	ldr	x0, [sp, #24]
  406a40:	ldr	w0, [x0, #28]
  406a44:	mov	w2, w0
  406a48:	mov	w0, w3
  406a4c:	bl	4023b0 <fchown@plt>
  406a50:	cmp	w0, #0x0
  406a54:	b.ne	406a90 <ferror@plt+0x46a0>  // b.any
  406a58:	ldr	x0, [sp, #48]
  406a5c:	bl	401f20 <fileno@plt>
  406a60:	mov	w2, w0
  406a64:	ldr	x0, [sp, #24]
  406a68:	ldr	w1, [x0, #16]
  406a6c:	mov	w0, #0x1b4                 	// #436
  406a70:	and	w0, w1, w0
  406a74:	mov	w1, w0
  406a78:	mov	w0, w2
  406a7c:	bl	402010 <fchmod@plt>
  406a80:	cmp	w0, #0x0
  406a84:	b.ne	406a98 <ferror@plt+0x46a8>  // b.any
  406a88:	ldr	x0, [sp, #48]
  406a8c:	b	406ab0 <ferror@plt+0x46c0>
  406a90:	nop
  406a94:	b	406a9c <ferror@plt+0x46ac>
  406a98:	nop
  406a9c:	ldr	x0, [sp, #48]
  406aa0:	bl	401f30 <fclose@plt>
  406aa4:	ldr	x0, [sp, #40]
  406aa8:	bl	402390 <unlink@plt>
  406aac:	mov	x0, #0x0                   	// #0
  406ab0:	ldp	x29, x30, [sp], #64
  406ab4:	ret
  406ab8:	stp	x29, x30, [sp, #-192]!
  406abc:	mov	x29, sp
  406ac0:	str	x0, [sp, #24]
  406ac4:	str	x1, [sp, #16]
  406ac8:	ldr	x0, [sp, #16]
  406acc:	bl	401f20 <fileno@plt>
  406ad0:	mov	w2, w0
  406ad4:	add	x0, sp, #0x30
  406ad8:	mov	x1, x0
  406adc:	mov	w0, w2
  406ae0:	bl	408e68 <ferror@plt+0x6a78>
  406ae4:	cmp	w0, #0x0
  406ae8:	b.eq	406af4 <ferror@plt+0x4704>  // b.none
  406aec:	mov	w0, #0xffffffff            	// #-1
  406af0:	b	406c04 <ferror@plt+0x4814>
  406af4:	add	x0, sp, #0x30
  406af8:	mov	x2, x0
  406afc:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406b00:	add	x1, x0, #0x1b0
  406b04:	ldr	x0, [sp, #24]
  406b08:	bl	4069dc <ferror@plt+0x45ec>
  406b0c:	str	x0, [sp, #176]
  406b10:	ldr	x0, [sp, #176]
  406b14:	cmp	x0, #0x0
  406b18:	b.ne	406b24 <ferror@plt+0x4734>  // b.any
  406b1c:	mov	w0, #0xffffffff            	// #-1
  406b20:	b	406c04 <ferror@plt+0x4814>
  406b24:	str	wzr, [sp, #188]
  406b28:	mov	w2, #0x0                   	// #0
  406b2c:	mov	x1, #0x0                   	// #0
  406b30:	ldr	x0, [sp, #16]
  406b34:	bl	4020e0 <fseek@plt>
  406b38:	cmp	w0, #0x0
  406b3c:	b.ne	406b78 <ferror@plt+0x4788>  // b.any
  406b40:	b	406b58 <ferror@plt+0x4768>
  406b44:	ldr	x1, [sp, #176]
  406b48:	ldr	w0, [sp, #188]
  406b4c:	bl	401ec0 <putc@plt>
  406b50:	cmn	w0, #0x1
  406b54:	b.eq	406b74 <ferror@plt+0x4784>  // b.none
  406b58:	ldr	x0, [sp, #16]
  406b5c:	bl	402060 <getc@plt>
  406b60:	str	w0, [sp, #188]
  406b64:	ldr	w0, [sp, #188]
  406b68:	cmn	w0, #0x1
  406b6c:	b.ne	406b44 <ferror@plt+0x4754>  // b.any
  406b70:	b	406b78 <ferror@plt+0x4788>
  406b74:	nop
  406b78:	ldr	w0, [sp, #188]
  406b7c:	cmn	w0, #0x1
  406b80:	b.ne	406ba4 <ferror@plt+0x47b4>  // b.any
  406b84:	ldr	x0, [sp, #16]
  406b88:	bl	4023f0 <ferror@plt>
  406b8c:	cmp	w0, #0x0
  406b90:	b.ne	406ba4 <ferror@plt+0x47b4>  // b.any
  406b94:	ldr	x0, [sp, #176]
  406b98:	bl	402250 <fflush@plt>
  406b9c:	cmp	w0, #0x0
  406ba0:	b.eq	406bb4 <ferror@plt+0x47c4>  // b.none
  406ba4:	ldr	x0, [sp, #176]
  406ba8:	bl	401f30 <fclose@plt>
  406bac:	mov	w0, #0xffffffff            	// #-1
  406bb0:	b	406c04 <ferror@plt+0x4814>
  406bb4:	ldr	x0, [sp, #176]
  406bb8:	bl	401f20 <fileno@plt>
  406bbc:	bl	401f40 <fsync@plt>
  406bc0:	cmp	w0, #0x0
  406bc4:	b.ne	406bd8 <ferror@plt+0x47e8>  // b.any
  406bc8:	ldr	x0, [sp, #176]
  406bcc:	bl	401f30 <fclose@plt>
  406bd0:	cmp	w0, #0x0
  406bd4:	b.eq	406be0 <ferror@plt+0x47f0>  // b.none
  406bd8:	mov	w0, #0xffffffff            	// #-1
  406bdc:	b	406c04 <ferror@plt+0x4814>
  406be0:	ldr	x0, [sp, #120]
  406be4:	str	x0, [sp, #32]
  406be8:	ldr	x0, [sp, #136]
  406bec:	str	x0, [sp, #40]
  406bf0:	add	x0, sp, #0x20
  406bf4:	mov	x1, x0
  406bf8:	ldr	x0, [sp, #24]
  406bfc:	bl	402220 <utime@plt>
  406c00:	mov	w0, #0x0                   	// #0
  406c04:	ldp	x29, x30, [sp], #192
  406c08:	ret
  406c0c:	stp	x29, x30, [sp, #-48]!
  406c10:	mov	x29, sp
  406c14:	str	x0, [sp, #24]
  406c18:	b	406c84 <ferror@plt+0x4894>
  406c1c:	ldr	x0, [sp, #24]
  406c20:	ldr	x0, [x0, #1056]
  406c24:	str	x0, [sp, #40]
  406c28:	ldr	x0, [sp, #40]
  406c2c:	ldr	x1, [x0, #24]
  406c30:	ldr	x0, [sp, #24]
  406c34:	str	x1, [x0, #1056]
  406c38:	ldr	x0, [sp, #40]
  406c3c:	ldr	x0, [x0]
  406c40:	cmp	x0, #0x0
  406c44:	b.eq	406c54 <ferror@plt+0x4864>  // b.none
  406c48:	ldr	x0, [sp, #40]
  406c4c:	ldr	x0, [x0]
  406c50:	bl	4021a0 <free@plt>
  406c54:	ldr	x0, [sp, #40]
  406c58:	ldr	x0, [x0, #8]
  406c5c:	cmp	x0, #0x0
  406c60:	b.eq	406c7c <ferror@plt+0x488c>  // b.none
  406c64:	ldr	x0, [sp, #24]
  406c68:	ldr	x0, [x0, #1024]
  406c6c:	ldr	x1, [x0, #8]
  406c70:	ldr	x0, [sp, #40]
  406c74:	ldr	x0, [x0, #8]
  406c78:	blr	x1
  406c7c:	ldr	x0, [sp, #40]
  406c80:	bl	4021a0 <free@plt>
  406c84:	ldr	x0, [sp, #24]
  406c88:	ldr	x0, [x0, #1056]
  406c8c:	cmp	x0, #0x0
  406c90:	b.ne	406c1c <ferror@plt+0x482c>  // b.any
  406c94:	ldr	x0, [sp, #24]
  406c98:	str	xzr, [x0, #1064]
  406c9c:	nop
  406ca0:	ldp	x29, x30, [sp], #48
  406ca4:	ret
  406ca8:	stp	x29, x30, [sp, #-32]!
  406cac:	mov	x29, sp
  406cb0:	str	x0, [sp, #24]
  406cb4:	str	x1, [sp, #16]
  406cb8:	ldr	x4, [sp, #24]
  406cbc:	ldr	x3, [sp, #16]
  406cc0:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406cc4:	add	x2, x0, #0x1b8
  406cc8:	mov	x1, #0x400                 	// #1024
  406ccc:	mov	x0, x4
  406cd0:	bl	401f10 <snprintf@plt>
  406cd4:	ldr	x0, [sp, #24]
  406cd8:	ldrb	w1, [x0, #1080]
  406cdc:	orr	w1, w1, #0x10
  406ce0:	strb	w1, [x0, #1080]
  406ce4:	mov	w0, #0x1                   	// #1
  406ce8:	ldp	x29, x30, [sp], #32
  406cec:	ret
  406cf0:	stp	x29, x30, [sp, #-32]!
  406cf4:	mov	x29, sp
  406cf8:	str	x0, [sp, #24]
  406cfc:	ldr	x0, [sp, #24]
  406d00:	mov	w1, #0x0                   	// #0
  406d04:	bl	402110 <access@plt>
  406d08:	cmp	w0, #0x0
  406d0c:	cset	w0, eq  // eq = none
  406d10:	and	w0, w0, #0xff
  406d14:	ldp	x29, x30, [sp], #32
  406d18:	ret
  406d1c:	stp	x29, x30, [sp, #-96]!
  406d20:	mov	x29, sp
  406d24:	str	x19, [sp, #16]
  406d28:	str	x0, [sp, #40]
  406d2c:	strb	w1, [sp, #39]
  406d30:	str	xzr, [sp, #72]
  406d34:	str	xzr, [sp, #88]
  406d38:	str	wzr, [sp, #84]
  406d3c:	ldr	x0, [sp, #40]
  406d40:	ldrb	w0, [x0, #1080]
  406d44:	and	w0, w0, #0x4
  406d48:	and	w0, w0, #0xff
  406d4c:	cmp	w0, #0x0
  406d50:	b.eq	406d5c <ferror@plt+0x496c>  // b.none
  406d54:	mov	w0, #0x1                   	// #1
  406d58:	b	406e80 <ferror@plt+0x4a90>
  406d5c:	ldr	x0, [sp, #40]
  406d60:	bl	401e20 <strlen@plt>
  406d64:	add	x0, x0, #0xb
  406d68:	str	x0, [sp, #64]
  406d6c:	ldr	x0, [sp, #40]
  406d70:	bl	401e20 <strlen@plt>
  406d74:	add	x0, x0, #0x6
  406d78:	str	x0, [sp, #56]
  406d7c:	ldr	x0, [sp, #64]
  406d80:	bl	401f80 <malloc@plt>
  406d84:	str	x0, [sp, #72]
  406d88:	ldr	x0, [sp, #72]
  406d8c:	cmp	x0, #0x0
  406d90:	b.eq	406e40 <ferror@plt+0x4a50>  // b.none
  406d94:	ldr	x0, [sp, #56]
  406d98:	bl	401f80 <malloc@plt>
  406d9c:	str	x0, [sp, #88]
  406da0:	ldr	x0, [sp, #88]
  406da4:	cmp	x0, #0x0
  406da8:	b.eq	406e48 <ferror@plt+0x4a58>  // b.none
  406dac:	ldr	x19, [sp, #40]
  406db0:	bl	401f50 <getpid@plt>
  406db4:	sxtw	x0, w0
  406db8:	mov	x4, x0
  406dbc:	mov	x3, x19
  406dc0:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406dc4:	add	x2, x0, #0x1c0
  406dc8:	ldr	x1, [sp, #64]
  406dcc:	ldr	x0, [sp, #72]
  406dd0:	bl	401f10 <snprintf@plt>
  406dd4:	ldr	x0, [sp, #40]
  406dd8:	mov	x3, x0
  406ddc:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406de0:	add	x2, x0, #0x1c8
  406de4:	ldr	x1, [sp, #56]
  406de8:	ldr	x0, [sp, #88]
  406dec:	bl	401f10 <snprintf@plt>
  406df0:	ldrb	w2, [sp, #39]
  406df4:	ldr	x1, [sp, #88]
  406df8:	ldr	x0, [sp, #72]
  406dfc:	bl	4064b8 <ferror@plt+0x40c8>
  406e00:	cmp	w0, #0x0
  406e04:	b.eq	406e50 <ferror@plt+0x4a60>  // b.none
  406e08:	ldr	x0, [sp, #40]
  406e0c:	ldrb	w1, [x0, #1080]
  406e10:	orr	w1, w1, #0x4
  406e14:	strb	w1, [x0, #1080]
  406e18:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406e1c:	add	x0, x0, #0x760
  406e20:	ldr	w0, [x0]
  406e24:	add	w1, w0, #0x1
  406e28:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406e2c:	add	x0, x0, #0x760
  406e30:	str	w1, [x0]
  406e34:	mov	w0, #0x1                   	// #1
  406e38:	str	w0, [sp, #84]
  406e3c:	b	406e54 <ferror@plt+0x4a64>
  406e40:	nop
  406e44:	b	406e54 <ferror@plt+0x4a64>
  406e48:	nop
  406e4c:	b	406e54 <ferror@plt+0x4a64>
  406e50:	nop
  406e54:	ldr	x0, [sp, #72]
  406e58:	cmp	x0, #0x0
  406e5c:	b.eq	406e68 <ferror@plt+0x4a78>  // b.none
  406e60:	ldr	x0, [sp, #72]
  406e64:	bl	4021a0 <free@plt>
  406e68:	ldr	x0, [sp, #88]
  406e6c:	cmp	x0, #0x0
  406e70:	b.eq	406e7c <ferror@plt+0x4a8c>  // b.none
  406e74:	ldr	x0, [sp, #88]
  406e78:	bl	4021a0 <free@plt>
  406e7c:	ldr	w0, [sp, #84]
  406e80:	ldr	x19, [sp, #16]
  406e84:	ldp	x29, x30, [sp], #96
  406e88:	ret
  406e8c:	stp	x29, x30, [sp, #-48]!
  406e90:	mov	x29, sp
  406e94:	str	x0, [sp, #24]
  406e98:	ldr	x0, [sp, #24]
  406e9c:	ldrb	w0, [x0, #1080]
  406ea0:	ubfx	x0, x0, #4, #1
  406ea4:	and	w0, w0, #0xff
  406ea8:	eor	w0, w0, #0x1
  406eac:	and	w0, w0, #0xff
  406eb0:	cmp	w0, #0x0
  406eb4:	b.eq	406f40 <ferror@plt+0x4b50>  // b.none
  406eb8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406ebc:	add	x0, x0, #0x760
  406ec0:	ldr	w0, [x0]
  406ec4:	cmp	w0, #0x0
  406ec8:	b.ne	406f18 <ferror@plt+0x4b28>  // b.any
  406ecc:	bl	402070 <lckpwdf@plt>
  406ed0:	cmn	w0, #0x1
  406ed4:	b.ne	406f18 <ferror@plt+0x4b28>  // b.any
  406ed8:	bl	401ea0 <geteuid@plt>
  406edc:	cmp	w0, #0x0
  406ee0:	b.eq	406f10 <ferror@plt+0x4b20>  // b.none
  406ee4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406ee8:	add	x0, x0, #0x1e8
  406eec:	ldr	x3, [x0]
  406ef0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406ef4:	add	x0, x0, #0x768
  406ef8:	ldr	x0, [x0]
  406efc:	mov	x2, x0
  406f00:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406f04:	add	x1, x0, #0x1d0
  406f08:	mov	x0, x3
  406f0c:	bl	4023c0 <fprintf@plt>
  406f10:	mov	w0, #0x0                   	// #0
  406f14:	b	406fe4 <ferror@plt+0x4bf4>
  406f18:	mov	w1, #0x1                   	// #1
  406f1c:	ldr	x0, [sp, #24]
  406f20:	bl	406d1c <ferror@plt+0x492c>
  406f24:	cmp	w0, #0x0
  406f28:	b.eq	406f34 <ferror@plt+0x4b44>  // b.none
  406f2c:	mov	w0, #0x1                   	// #1
  406f30:	b	406fe4 <ferror@plt+0x4bf4>
  406f34:	bl	401e80 <ulckpwdf@plt>
  406f38:	mov	w0, #0x0                   	// #0
  406f3c:	b	406fe4 <ferror@plt+0x4bf4>
  406f40:	str	wzr, [sp, #44]
  406f44:	b	406fd4 <ferror@plt+0x4be4>
  406f48:	ldr	w0, [sp, #44]
  406f4c:	cmp	w0, #0x0
  406f50:	b.le	406f5c <ferror@plt+0x4b6c>
  406f54:	mov	w0, #0x1                   	// #1
  406f58:	bl	402000 <sleep@plt>
  406f5c:	ldr	w0, [sp, #44]
  406f60:	cmp	w0, #0xe
  406f64:	cset	w0, eq  // eq = none
  406f68:	and	w0, w0, #0xff
  406f6c:	mov	w1, w0
  406f70:	ldr	x0, [sp, #24]
  406f74:	bl	406d1c <ferror@plt+0x492c>
  406f78:	cmp	w0, #0x0
  406f7c:	b.eq	406f88 <ferror@plt+0x4b98>  // b.none
  406f80:	mov	w0, #0x1                   	// #1
  406f84:	b	406fe4 <ferror@plt+0x4bf4>
  406f88:	bl	401ea0 <geteuid@plt>
  406f8c:	cmp	w0, #0x0
  406f90:	b.eq	406fc8 <ferror@plt+0x4bd8>  // b.none
  406f94:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406f98:	add	x0, x0, #0x1e8
  406f9c:	ldr	x3, [x0]
  406fa0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406fa4:	add	x0, x0, #0x768
  406fa8:	ldr	x0, [x0]
  406fac:	mov	x2, x0
  406fb0:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  406fb4:	add	x1, x0, #0x1d0
  406fb8:	mov	x0, x3
  406fbc:	bl	4023c0 <fprintf@plt>
  406fc0:	mov	w0, #0x0                   	// #0
  406fc4:	b	406fe4 <ferror@plt+0x4bf4>
  406fc8:	ldr	w0, [sp, #44]
  406fcc:	add	w0, w0, #0x1
  406fd0:	str	w0, [sp, #44]
  406fd4:	ldr	w0, [sp, #44]
  406fd8:	cmp	w0, #0xe
  406fdc:	b.le	406f48 <ferror@plt+0x4b58>
  406fe0:	mov	w0, #0x0                   	// #0
  406fe4:	ldp	x29, x30, [sp], #48
  406fe8:	ret
  406fec:	stp	x29, x30, [sp, #-16]!
  406ff0:	mov	x29, sp
  406ff4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  406ff8:	add	x0, x0, #0x760
  406ffc:	ldr	w0, [x0]
  407000:	cmp	w0, #0x0
  407004:	b.le	40707c <ferror@plt+0x4c8c>
  407008:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40700c:	add	x0, x0, #0x760
  407010:	ldr	w0, [x0]
  407014:	sub	w1, w0, #0x1
  407018:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40701c:	add	x0, x0, #0x760
  407020:	str	w1, [x0]
  407024:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  407028:	add	x0, x0, #0x760
  40702c:	ldr	w0, [x0]
  407030:	cmp	w0, #0x0
  407034:	b.ne	40707c <ferror@plt+0x4c8c>  // b.any
  407038:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40703c:	add	x0, x0, #0x764
  407040:	ldrb	w0, [x0]
  407044:	cmp	w0, #0x0
  407048:	b.eq	407078 <ferror@plt+0x4c88>  // b.none
  40704c:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  407050:	add	x0, x0, #0x1e8
  407054:	bl	40508c <ferror@plt+0x2c9c>
  407058:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  40705c:	add	x0, x0, #0x1f0
  407060:	bl	40508c <ferror@plt+0x2c9c>
  407064:	mov	w0, #0x3                   	// #3
  407068:	bl	405268 <ferror@plt+0x2e78>
  40706c:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  407070:	add	x0, x0, #0x764
  407074:	strb	wzr, [x0]
  407078:	bl	401e80 <ulckpwdf@plt>
  40707c:	nop
  407080:	ldp	x29, x30, [sp], #16
  407084:	ret
  407088:	sub	sp, sp, #0x420
  40708c:	stp	x29, x30, [sp]
  407090:	mov	x29, sp
  407094:	str	x0, [sp, #24]
  407098:	ldr	x0, [sp, #24]
  40709c:	ldrb	w0, [x0, #1080]
  4070a0:	and	w0, w0, #0x2
  4070a4:	and	w0, w0, #0xff
  4070a8:	cmp	w0, #0x0
  4070ac:	b.eq	4070f4 <ferror@plt+0x4d04>  // b.none
  4070b0:	ldr	x0, [sp, #24]
  4070b4:	ldrb	w1, [x0, #1080]
  4070b8:	orr	w1, w1, #0x8
  4070bc:	strb	w1, [x0, #1080]
  4070c0:	ldr	x0, [sp, #24]
  4070c4:	bl	407e00 <ferror@plt+0x5a10>
  4070c8:	cmp	w0, #0x0
  4070cc:	b.ne	4070f4 <ferror@plt+0x4d04>  // b.any
  4070d0:	ldr	x0, [sp, #24]
  4070d4:	ldrb	w0, [x0, #1080]
  4070d8:	and	w0, w0, #0x4
  4070dc:	and	w0, w0, #0xff
  4070e0:	cmp	w0, #0x0
  4070e4:	b.eq	4070ec <ferror@plt+0x4cfc>  // b.none
  4070e8:	bl	406fec <ferror@plt+0x4bfc>
  4070ec:	mov	w0, #0x0                   	// #0
  4070f0:	b	407154 <ferror@plt+0x4d64>
  4070f4:	ldr	x0, [sp, #24]
  4070f8:	ldrb	w0, [x0, #1080]
  4070fc:	and	w0, w0, #0x4
  407100:	and	w0, w0, #0xff
  407104:	cmp	w0, #0x0
  407108:	b.eq	407150 <ferror@plt+0x4d60>  // b.none
  40710c:	ldr	x0, [sp, #24]
  407110:	ldrb	w1, [x0, #1080]
  407114:	and	w1, w1, #0xfffffffb
  407118:	strb	w1, [x0, #1080]
  40711c:	ldr	x0, [sp, #24]
  407120:	add	x4, sp, #0x20
  407124:	mov	x3, x0
  407128:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  40712c:	add	x2, x0, #0x1c8
  407130:	mov	x1, #0x400                 	// #1024
  407134:	mov	x0, x4
  407138:	bl	401f10 <snprintf@plt>
  40713c:	add	x0, sp, #0x20
  407140:	bl	402390 <unlink@plt>
  407144:	bl	406fec <ferror@plt+0x4bfc>
  407148:	mov	w0, #0x1                   	// #1
  40714c:	b	407154 <ferror@plt+0x4d64>
  407150:	mov	w0, #0x0                   	// #0
  407154:	ldp	x29, x30, [sp]
  407158:	add	sp, sp, #0x420
  40715c:	ret
  407160:	sub	sp, sp, #0x10
  407164:	str	x0, [sp, #8]
  407168:	str	x1, [sp]
  40716c:	ldr	x0, [sp]
  407170:	str	xzr, [x0, #24]
  407174:	ldr	x0, [sp, #8]
  407178:	ldr	x1, [x0, #1064]
  40717c:	ldr	x0, [sp]
  407180:	str	x1, [x0, #16]
  407184:	ldr	x0, [sp, #8]
  407188:	ldr	x0, [x0, #1056]
  40718c:	cmp	x0, #0x0
  407190:	b.ne	4071a0 <ferror@plt+0x4db0>  // b.any
  407194:	ldr	x0, [sp, #8]
  407198:	ldr	x1, [sp]
  40719c:	str	x1, [x0, #1056]
  4071a0:	ldr	x0, [sp, #8]
  4071a4:	ldr	x0, [x0, #1064]
  4071a8:	cmp	x0, #0x0
  4071ac:	b.eq	4071c0 <ferror@plt+0x4dd0>  // b.none
  4071b0:	ldr	x0, [sp, #8]
  4071b4:	ldr	x0, [x0, #1064]
  4071b8:	ldr	x1, [sp]
  4071bc:	str	x1, [x0, #24]
  4071c0:	ldr	x0, [sp, #8]
  4071c4:	ldr	x1, [sp]
  4071c8:	str	x1, [x0, #1064]
  4071cc:	nop
  4071d0:	add	sp, sp, #0x10
  4071d4:	ret
  4071d8:	sub	sp, sp, #0x10
  4071dc:	str	x0, [sp, #8]
  4071e0:	ldr	x0, [sp, #8]
  4071e4:	ldrb	w0, [x0]
  4071e8:	cmp	w0, #0x2b
  4071ec:	b.eq	407200 <ferror@plt+0x4e10>  // b.none
  4071f0:	ldr	x0, [sp, #8]
  4071f4:	ldrb	w0, [x0]
  4071f8:	cmp	w0, #0x2d
  4071fc:	b.ne	407208 <ferror@plt+0x4e18>  // b.any
  407200:	mov	w0, #0x1                   	// #1
  407204:	b	40720c <ferror@plt+0x4e1c>
  407208:	mov	w0, #0x0                   	// #0
  40720c:	and	w0, w0, #0x1
  407210:	and	w0, w0, #0xff
  407214:	add	sp, sp, #0x10
  407218:	ret
  40721c:	stp	x29, x30, [sp, #-48]!
  407220:	mov	x29, sp
  407224:	str	x0, [sp, #24]
  407228:	str	x1, [sp, #16]
  40722c:	ldr	x0, [sp, #24]
  407230:	ldr	x0, [x0, #1056]
  407234:	str	x0, [sp, #40]
  407238:	b	4072e8 <ferror@plt+0x4ef8>
  40723c:	ldr	x0, [sp, #40]
  407240:	ldr	x0, [x0, #8]
  407244:	cmp	x0, #0x0
  407248:	b.eq	407268 <ferror@plt+0x4e78>  // b.none
  40724c:	ldr	x0, [sp, #24]
  407250:	ldr	x0, [x0, #1024]
  407254:	ldr	x1, [x0, #16]
  407258:	ldr	x0, [sp, #40]
  40725c:	ldr	x0, [x0, #8]
  407260:	blr	x1
  407264:	b	407270 <ferror@plt+0x4e80>
  407268:	ldr	x0, [sp, #40]
  40726c:	ldr	x0, [x0]
  407270:	bl	4071d8 <ferror@plt+0x4de8>
  407274:	and	w0, w0, #0xff
  407278:	cmp	w0, #0x0
  40727c:	b.eq	4072dc <ferror@plt+0x4eec>  // b.none
  407280:	ldr	x0, [sp, #16]
  407284:	ldr	x1, [sp, #40]
  407288:	str	x1, [x0, #24]
  40728c:	ldr	x0, [sp, #40]
  407290:	ldr	x1, [x0, #16]
  407294:	ldr	x0, [sp, #16]
  407298:	str	x1, [x0, #16]
  40729c:	ldr	x0, [sp, #40]
  4072a0:	ldr	x0, [x0, #16]
  4072a4:	cmp	x0, #0x0
  4072a8:	b.eq	4072c0 <ferror@plt+0x4ed0>  // b.none
  4072ac:	ldr	x0, [sp, #40]
  4072b0:	ldr	x0, [x0, #16]
  4072b4:	ldr	x1, [sp, #16]
  4072b8:	str	x1, [x0, #24]
  4072bc:	b	4072cc <ferror@plt+0x4edc>
  4072c0:	ldr	x0, [sp, #24]
  4072c4:	ldr	x1, [sp, #16]
  4072c8:	str	x1, [x0, #1056]
  4072cc:	ldr	x0, [sp, #40]
  4072d0:	ldr	x1, [sp, #16]
  4072d4:	str	x1, [x0, #16]
  4072d8:	b	407300 <ferror@plt+0x4f10>
  4072dc:	ldr	x0, [sp, #40]
  4072e0:	ldr	x0, [x0, #24]
  4072e4:	str	x0, [sp, #40]
  4072e8:	ldr	x0, [sp, #40]
  4072ec:	cmp	x0, #0x0
  4072f0:	b.ne	40723c <ferror@plt+0x4e4c>  // b.any
  4072f4:	ldr	x1, [sp, #16]
  4072f8:	ldr	x0, [sp, #24]
  4072fc:	bl	407160 <ferror@plt+0x4d70>
  407300:	ldp	x29, x30, [sp], #48
  407304:	ret
  407308:	stp	x29, x30, [sp, #-112]!
  40730c:	mov	x29, sp
  407310:	str	x0, [sp, #24]
  407314:	str	w1, [sp, #20]
  407318:	str	xzr, [sp, #96]
  40731c:	ldr	w0, [sp, #20]
  407320:	str	w0, [sp, #80]
  407324:	ldr	w0, [sp, #20]
  407328:	and	w0, w0, #0xffffffbf
  40732c:	str	w0, [sp, #20]
  407330:	ldr	x0, [sp, #24]
  407334:	ldrb	w0, [x0, #1080]
  407338:	and	w0, w0, #0x2
  40733c:	and	w0, w0, #0xff
  407340:	cmp	w0, #0x0
  407344:	b.ne	407360 <ferror@plt+0x4f70>  // b.any
  407348:	ldr	w0, [sp, #20]
  40734c:	cmp	w0, #0x0
  407350:	b.eq	407378 <ferror@plt+0x4f88>  // b.none
  407354:	ldr	w0, [sp, #20]
  407358:	cmp	w0, #0x2
  40735c:	b.eq	407378 <ferror@plt+0x4f88>  // b.none
  407360:	bl	402350 <__errno_location@plt>
  407364:	mov	x1, x0
  407368:	mov	w0, #0x16                  	// #22
  40736c:	str	w0, [x1]
  407370:	mov	w0, #0x0                   	// #0
  407374:	b	40786c <ferror@plt+0x547c>
  407378:	ldr	w0, [sp, #20]
  40737c:	cmp	w0, #0x0
  407380:	cset	w0, eq  // eq = none
  407384:	and	w2, w0, #0xff
  407388:	ldr	x1, [sp, #24]
  40738c:	ldrb	w0, [x1, #1080]
  407390:	bfi	w0, w2, #3, #1
  407394:	strb	w0, [x1, #1080]
  407398:	ldr	x0, [sp, #24]
  40739c:	ldrb	w0, [x0, #1080]
  4073a0:	ubfx	x0, x0, #3, #1
  4073a4:	and	w0, w0, #0xff
  4073a8:	eor	w0, w0, #0x1
  4073ac:	and	w0, w0, #0xff
  4073b0:	cmp	w0, #0x0
  4073b4:	b.eq	4073f0 <ferror@plt+0x5000>  // b.none
  4073b8:	ldr	x0, [sp, #24]
  4073bc:	ldrb	w0, [x0, #1080]
  4073c0:	ubfx	x0, x0, #2, #1
  4073c4:	and	w0, w0, #0xff
  4073c8:	eor	w0, w0, #0x1
  4073cc:	and	w0, w0, #0xff
  4073d0:	cmp	w0, #0x0
  4073d4:	b.eq	4073f0 <ferror@plt+0x5000>  // b.none
  4073d8:	bl	402350 <__errno_location@plt>
  4073dc:	mov	x1, x0
  4073e0:	mov	w0, #0xd                   	// #13
  4073e4:	str	w0, [x1]
  4073e8:	mov	w0, #0x0                   	// #0
  4073ec:	b	40786c <ferror@plt+0x547c>
  4073f0:	ldr	x0, [sp, #24]
  4073f4:	str	xzr, [x0, #1056]
  4073f8:	ldr	x0, [sp, #24]
  4073fc:	str	xzr, [x0, #1064]
  407400:	ldr	x0, [sp, #24]
  407404:	str	xzr, [x0, #1072]
  407408:	ldr	x0, [sp, #24]
  40740c:	ldrb	w1, [x0, #1080]
  407410:	and	w1, w1, #0xfffffffe
  407414:	strb	w1, [x0, #1080]
  407418:	ldr	x2, [sp, #24]
  40741c:	ldr	x0, [sp, #24]
  407420:	ldrb	w0, [x0, #1080]
  407424:	and	w0, w0, #0x8
  407428:	and	w0, w0, #0xff
  40742c:	cmp	w0, #0x0
  407430:	b.eq	40743c <ferror@plt+0x504c>  // b.none
  407434:	mov	w0, #0x8900                	// #35072
  407438:	b	407440 <ferror@plt+0x5050>
  40743c:	mov	w0, #0x8902                	// #35074
  407440:	mov	w1, w0
  407444:	mov	x0, x2
  407448:	bl	401f90 <open@plt>
  40744c:	str	w0, [sp, #76]
  407450:	bl	402350 <__errno_location@plt>
  407454:	ldr	w0, [x0]
  407458:	str	w0, [sp, #84]
  40745c:	ldr	x0, [sp, #24]
  407460:	str	xzr, [x0, #1032]
  407464:	ldr	w0, [sp, #76]
  407468:	cmp	w0, #0x0
  40746c:	b.lt	4074d8 <ferror@plt+0x50e8>  // b.tstop
  407470:	ldr	x0, [sp, #24]
  407474:	ldrb	w0, [x0, #1080]
  407478:	and	w0, w0, #0x8
  40747c:	and	w0, w0, #0xff
  407480:	cmp	w0, #0x0
  407484:	b.eq	407494 <ferror@plt+0x50a4>  // b.none
  407488:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  40748c:	add	x0, x0, #0x1f8
  407490:	b	40749c <ferror@plt+0x50ac>
  407494:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  407498:	add	x0, x0, #0x200
  40749c:	mov	x1, x0
  4074a0:	ldr	w0, [sp, #76]
  4074a4:	bl	401fe0 <fdopen@plt>
  4074a8:	mov	x1, x0
  4074ac:	ldr	x0, [sp, #24]
  4074b0:	str	x1, [x0, #1032]
  4074b4:	bl	402350 <__errno_location@plt>
  4074b8:	ldr	w0, [x0]
  4074bc:	str	w0, [sp, #84]
  4074c0:	ldr	x0, [sp, #24]
  4074c4:	ldr	x0, [x0, #1032]
  4074c8:	cmp	x0, #0x0
  4074cc:	b.ne	4074d8 <ferror@plt+0x50e8>  // b.any
  4074d0:	ldr	w0, [sp, #76]
  4074d4:	bl	4020a0 <close@plt>
  4074d8:	bl	402350 <__errno_location@plt>
  4074dc:	mov	x1, x0
  4074e0:	ldr	w0, [sp, #84]
  4074e4:	str	w0, [x1]
  4074e8:	ldr	x0, [sp, #24]
  4074ec:	ldr	x0, [x0, #1032]
  4074f0:	cmp	x0, #0x0
  4074f4:	b.ne	407538 <ferror@plt+0x5148>  // b.any
  4074f8:	ldr	w0, [sp, #80]
  4074fc:	and	w0, w0, #0x40
  407500:	cmp	w0, #0x0
  407504:	b.eq	407530 <ferror@plt+0x5140>  // b.none
  407508:	bl	402350 <__errno_location@plt>
  40750c:	ldr	w0, [x0]
  407510:	cmp	w0, #0x2
  407514:	b.ne	407530 <ferror@plt+0x5140>  // b.any
  407518:	ldr	x0, [sp, #24]
  40751c:	ldrb	w1, [x0, #1080]
  407520:	orr	w1, w1, #0x2
  407524:	strb	w1, [x0, #1080]
  407528:	mov	w0, #0x1                   	// #1
  40752c:	b	40786c <ferror@plt+0x547c>
  407530:	mov	w0, #0x0                   	// #0
  407534:	b	40786c <ferror@plt+0x547c>
  407538:	ldr	x0, [sp, #24]
  40753c:	ldr	x0, [x0, #1032]
  407540:	bl	401f20 <fileno@plt>
  407544:	mov	w2, #0x1                   	// #1
  407548:	mov	w1, #0x2                   	// #2
  40754c:	bl	402240 <fcntl@plt>
  407550:	mov	x0, #0x1000                	// #4096
  407554:	str	x0, [sp, #88]
  407558:	ldr	x0, [sp, #88]
  40755c:	bl	401f80 <malloc@plt>
  407560:	str	x0, [sp, #104]
  407564:	ldr	x0, [sp, #104]
  407568:	cmp	x0, #0x0
  40756c:	b.eq	40780c <ferror@plt+0x541c>  // b.none
  407570:	b	407714 <ferror@plt+0x5324>
  407574:	ldr	x0, [sp, #88]
  407578:	add	x0, x0, #0x1, lsl #12
  40757c:	str	x0, [sp, #88]
  407580:	ldr	x1, [sp, #88]
  407584:	ldr	x0, [sp, #104]
  407588:	bl	402040 <realloc@plt>
  40758c:	str	x0, [sp, #64]
  407590:	ldr	x0, [sp, #64]
  407594:	cmp	x0, #0x0
  407598:	b.eq	4077ec <ferror@plt+0x53fc>  // b.none
  40759c:	ldr	x0, [sp, #64]
  4075a0:	str	x0, [sp, #104]
  4075a4:	ldr	x0, [sp, #104]
  4075a8:	bl	401e20 <strlen@plt>
  4075ac:	str	x0, [sp, #56]
  4075b0:	ldr	x0, [sp, #24]
  4075b4:	ldr	x0, [x0, #1024]
  4075b8:	ldr	x3, [x0, #40]
  4075bc:	ldr	x1, [sp, #104]
  4075c0:	ldr	x0, [sp, #56]
  4075c4:	add	x4, x1, x0
  4075c8:	ldr	x0, [sp, #88]
  4075cc:	mov	w1, w0
  4075d0:	ldr	x0, [sp, #56]
  4075d4:	sub	w0, w1, w0
  4075d8:	mov	w1, w0
  4075dc:	ldr	x0, [sp, #24]
  4075e0:	ldr	x0, [x0, #1032]
  4075e4:	mov	x2, x0
  4075e8:	mov	x0, x4
  4075ec:	blr	x3
  4075f0:	cmp	x0, #0x0
  4075f4:	b.eq	4077f4 <ferror@plt+0x5404>  // b.none
  4075f8:	mov	w1, #0xa                   	// #10
  4075fc:	ldr	x0, [sp, #104]
  407600:	bl	4020b0 <strrchr@plt>
  407604:	str	x0, [sp, #64]
  407608:	ldr	x0, [sp, #64]
  40760c:	cmp	x0, #0x0
  407610:	b.ne	407628 <ferror@plt+0x5238>  // b.any
  407614:	ldr	x0, [sp, #24]
  407618:	ldr	x0, [x0, #1032]
  40761c:	bl	402120 <feof@plt>
  407620:	cmp	w0, #0x0
  407624:	b.eq	407574 <ferror@plt+0x5184>  // b.none
  407628:	mov	w1, #0xa                   	// #10
  40762c:	ldr	x0, [sp, #104]
  407630:	bl	4020b0 <strrchr@plt>
  407634:	str	x0, [sp, #64]
  407638:	ldr	x0, [sp, #64]
  40763c:	cmp	x0, #0x0
  407640:	b.eq	40764c <ferror@plt+0x525c>  // b.none
  407644:	ldr	x0, [sp, #64]
  407648:	strb	wzr, [x0]
  40764c:	ldr	x0, [sp, #104]
  407650:	bl	402080 <strdup@plt>
  407654:	str	x0, [sp, #48]
  407658:	ldr	x0, [sp, #48]
  40765c:	cmp	x0, #0x0
  407660:	b.eq	4077fc <ferror@plt+0x540c>  // b.none
  407664:	ldr	x0, [sp, #48]
  407668:	bl	4071d8 <ferror@plt+0x4de8>
  40766c:	and	w0, w0, #0xff
  407670:	cmp	w0, #0x0
  407674:	b.eq	407680 <ferror@plt+0x5290>  // b.none
  407678:	str	xzr, [sp, #96]
  40767c:	b	4076c8 <ferror@plt+0x52d8>
  407680:	ldr	x0, [sp, #24]
  407684:	ldr	x0, [x0, #1024]
  407688:	ldr	x1, [x0, #24]
  40768c:	ldr	x0, [sp, #48]
  407690:	blr	x1
  407694:	str	x0, [sp, #96]
  407698:	ldr	x0, [sp, #96]
  40769c:	cmp	x0, #0x0
  4076a0:	b.eq	4076c8 <ferror@plt+0x52d8>  // b.none
  4076a4:	ldr	x0, [sp, #24]
  4076a8:	ldr	x0, [x0, #1024]
  4076ac:	ldr	x1, [x0]
  4076b0:	ldr	x0, [sp, #96]
  4076b4:	blr	x1
  4076b8:	str	x0, [sp, #96]
  4076bc:	ldr	x0, [sp, #96]
  4076c0:	cmp	x0, #0x0
  4076c4:	b.eq	4077d4 <ferror@plt+0x53e4>  // b.none
  4076c8:	mov	x0, #0x28                  	// #40
  4076cc:	bl	401f80 <malloc@plt>
  4076d0:	str	x0, [sp, #40]
  4076d4:	ldr	x0, [sp, #40]
  4076d8:	cmp	x0, #0x0
  4076dc:	b.eq	4077ac <ferror@plt+0x53bc>  // b.none
  4076e0:	ldr	x0, [sp, #40]
  4076e4:	ldr	x1, [sp, #96]
  4076e8:	str	x1, [x0, #8]
  4076ec:	ldr	x0, [sp, #40]
  4076f0:	ldr	x1, [sp, #48]
  4076f4:	str	x1, [x0]
  4076f8:	ldr	x0, [sp, #40]
  4076fc:	ldrb	w1, [x0, #32]
  407700:	and	w1, w1, #0xfffffffe
  407704:	strb	w1, [x0, #32]
  407708:	ldr	x1, [sp, #40]
  40770c:	ldr	x0, [sp, #24]
  407710:	bl	407160 <ferror@plt+0x4d70>
  407714:	ldr	x0, [sp, #24]
  407718:	ldr	x0, [x0, #1024]
  40771c:	ldr	x3, [x0, #40]
  407720:	ldr	x0, [sp, #88]
  407724:	mov	w1, w0
  407728:	ldr	x0, [sp, #24]
  40772c:	ldr	x0, [x0, #1032]
  407730:	mov	x2, x0
  407734:	ldr	x0, [sp, #104]
  407738:	blr	x3
  40773c:	mov	x1, x0
  407740:	ldr	x0, [sp, #104]
  407744:	cmp	x0, x1
  407748:	b.eq	4075f8 <ferror@plt+0x5208>  // b.none
  40774c:	ldr	x0, [sp, #104]
  407750:	bl	4021a0 <free@plt>
  407754:	ldr	x0, [sp, #24]
  407758:	ldr	x0, [x0, #1032]
  40775c:	bl	4023f0 <ferror@plt>
  407760:	cmp	w0, #0x0
  407764:	b.ne	407824 <ferror@plt+0x5434>  // b.any
  407768:	ldr	x0, [sp, #24]
  40776c:	ldr	x0, [x0, #1024]
  407770:	ldr	x0, [x0, #56]
  407774:	cmp	x0, #0x0
  407778:	b.eq	407794 <ferror@plt+0x53a4>  // b.none
  40777c:	ldr	x0, [sp, #24]
  407780:	ldr	x0, [x0, #1024]
  407784:	ldr	x0, [x0, #56]
  407788:	blr	x0
  40778c:	cmp	w0, #0x0
  407790:	b.eq	40782c <ferror@plt+0x543c>  // b.none
  407794:	ldr	x0, [sp, #24]
  407798:	ldrb	w1, [x0, #1080]
  40779c:	orr	w1, w1, #0x2
  4077a0:	strb	w1, [x0, #1080]
  4077a4:	mov	w0, #0x1                   	// #1
  4077a8:	b	40786c <ferror@plt+0x547c>
  4077ac:	nop
  4077b0:	ldr	x0, [sp, #96]
  4077b4:	cmp	x0, #0x0
  4077b8:	b.eq	4077dc <ferror@plt+0x53ec>  // b.none
  4077bc:	ldr	x0, [sp, #24]
  4077c0:	ldr	x0, [x0, #1024]
  4077c4:	ldr	x1, [x0, #8]
  4077c8:	ldr	x0, [sp, #96]
  4077cc:	blr	x1
  4077d0:	b	4077e0 <ferror@plt+0x53f0>
  4077d4:	nop
  4077d8:	b	4077e0 <ferror@plt+0x53f0>
  4077dc:	nop
  4077e0:	ldr	x0, [sp, #48]
  4077e4:	bl	4021a0 <free@plt>
  4077e8:	b	407800 <ferror@plt+0x5410>
  4077ec:	nop
  4077f0:	b	407800 <ferror@plt+0x5410>
  4077f4:	nop
  4077f8:	b	407800 <ferror@plt+0x5410>
  4077fc:	nop
  407800:	ldr	x0, [sp, #104]
  407804:	bl	4021a0 <free@plt>
  407808:	b	407810 <ferror@plt+0x5420>
  40780c:	nop
  407810:	bl	402350 <__errno_location@plt>
  407814:	mov	x1, x0
  407818:	mov	w0, #0xc                   	// #12
  40781c:	str	w0, [x1]
  407820:	b	407830 <ferror@plt+0x5440>
  407824:	nop
  407828:	b	407830 <ferror@plt+0x5440>
  40782c:	nop
  407830:	bl	402350 <__errno_location@plt>
  407834:	ldr	w0, [x0]
  407838:	str	w0, [sp, #84]
  40783c:	ldr	x0, [sp, #24]
  407840:	bl	406c0c <ferror@plt+0x481c>
  407844:	ldr	x0, [sp, #24]
  407848:	ldr	x0, [x0, #1032]
  40784c:	bl	401f30 <fclose@plt>
  407850:	ldr	x0, [sp, #24]
  407854:	str	xzr, [x0, #1032]
  407858:	bl	402350 <__errno_location@plt>
  40785c:	mov	x1, x0
  407860:	ldr	w0, [sp, #84]
  407864:	str	w0, [x1]
  407868:	mov	w0, #0x0                   	// #0
  40786c:	ldp	x29, x30, [sp], #112
  407870:	ret
  407874:	stp	x29, x30, [sp, #-80]!
  407878:	mov	x29, sp
  40787c:	str	x0, [sp, #24]
  407880:	str	x1, [sp, #16]
  407884:	str	xzr, [sp, #64]
  407888:	str	xzr, [sp, #48]
  40788c:	ldr	x0, [sp, #24]
  407890:	ldr	x0, [x0, #1056]
  407894:	str	x0, [sp, #72]
  407898:	b	4078b4 <ferror@plt+0x54c4>
  40789c:	ldr	x0, [sp, #64]
  4078a0:	add	x0, x0, #0x1
  4078a4:	str	x0, [sp, #64]
  4078a8:	ldr	x0, [sp, #72]
  4078ac:	ldr	x0, [x0, #24]
  4078b0:	str	x0, [sp, #72]
  4078b4:	ldr	x0, [sp, #72]
  4078b8:	cmp	x0, #0x0
  4078bc:	b.eq	4078f8 <ferror@plt+0x5508>  // b.none
  4078c0:	ldr	x0, [sp, #72]
  4078c4:	ldr	x0, [x0]
  4078c8:	cmp	x0, #0x0
  4078cc:	b.eq	40789c <ferror@plt+0x54ac>  // b.none
  4078d0:	ldr	x0, [sp, #72]
  4078d4:	ldr	x0, [x0]
  4078d8:	ldrb	w0, [x0]
  4078dc:	cmp	w0, #0x2b
  4078e0:	b.eq	4078f8 <ferror@plt+0x5508>  // b.none
  4078e4:	ldr	x0, [sp, #72]
  4078e8:	ldr	x0, [x0]
  4078ec:	ldrb	w0, [x0]
  4078f0:	cmp	w0, #0x2d
  4078f4:	b.ne	40789c <ferror@plt+0x54ac>  // b.any
  4078f8:	ldr	x0, [sp, #72]
  4078fc:	cmp	x0, #0x0
  407900:	b.eq	40790c <ferror@plt+0x551c>  // b.none
  407904:	ldr	x0, [sp, #72]
  407908:	str	x0, [sp, #48]
  40790c:	ldr	x0, [sp, #64]
  407910:	cmp	x0, #0x1
  407914:	b.hi	407920 <ferror@plt+0x5530>  // b.pmore
  407918:	mov	w0, #0x0                   	// #0
  40791c:	b	407b00 <ferror@plt+0x5710>
  407920:	ldr	x0, [sp, #64]
  407924:	lsl	x0, x0, #3
  407928:	bl	401f80 <malloc@plt>
  40792c:	str	x0, [sp, #40]
  407930:	ldr	x0, [sp, #40]
  407934:	cmp	x0, #0x0
  407938:	b.ne	407944 <ferror@plt+0x5554>  // b.any
  40793c:	mov	w0, #0xffffffff            	// #-1
  407940:	b	407b00 <ferror@plt+0x5710>
  407944:	str	xzr, [sp, #64]
  407948:	ldr	x0, [sp, #24]
  40794c:	ldr	x0, [x0, #1056]
  407950:	str	x0, [sp, #72]
  407954:	b	407988 <ferror@plt+0x5598>
  407958:	ldr	x0, [sp, #64]
  40795c:	lsl	x0, x0, #3
  407960:	ldr	x1, [sp, #40]
  407964:	add	x0, x1, x0
  407968:	ldr	x1, [sp, #72]
  40796c:	str	x1, [x0]
  407970:	ldr	x0, [sp, #64]
  407974:	add	x0, x0, #0x1
  407978:	str	x0, [sp, #64]
  40797c:	ldr	x0, [sp, #72]
  407980:	ldr	x0, [x0, #24]
  407984:	str	x0, [sp, #72]
  407988:	ldr	x1, [sp, #48]
  40798c:	ldr	x0, [sp, #72]
  407990:	cmp	x1, x0
  407994:	b.ne	407958 <ferror@plt+0x5568>  // b.any
  407998:	ldr	x3, [sp, #16]
  40799c:	mov	x2, #0x8                   	// #8
  4079a0:	ldr	x1, [sp, #64]
  4079a4:	ldr	x0, [sp, #40]
  4079a8:	bl	401ee0 <qsort@plt>
  4079ac:	ldr	x0, [sp, #40]
  4079b0:	ldr	x1, [x0]
  4079b4:	ldr	x0, [sp, #24]
  4079b8:	str	x1, [x0, #1056]
  4079bc:	ldr	x0, [sp, #64]
  4079c0:	sub	x0, x0, #0x1
  4079c4:	str	x0, [sp, #64]
  4079c8:	ldr	x0, [sp, #48]
  4079cc:	cmp	x0, #0x0
  4079d0:	b.ne	4079f0 <ferror@plt+0x5600>  // b.any
  4079d4:	ldr	x0, [sp, #64]
  4079d8:	lsl	x0, x0, #3
  4079dc:	ldr	x1, [sp, #40]
  4079e0:	add	x0, x1, x0
  4079e4:	ldr	x1, [x0]
  4079e8:	ldr	x0, [sp, #24]
  4079ec:	str	x1, [x0, #1064]
  4079f0:	ldr	x0, [sp, #24]
  4079f4:	ldr	x0, [x0, #1056]
  4079f8:	str	xzr, [x0, #16]
  4079fc:	ldr	x0, [sp, #24]
  407a00:	ldr	x0, [x0, #1056]
  407a04:	ldr	x1, [sp, #40]
  407a08:	ldr	x1, [x1, #8]
  407a0c:	str	x1, [x0, #24]
  407a10:	ldr	x0, [sp, #64]
  407a14:	lsl	x0, x0, #3
  407a18:	sub	x0, x0, #0x8
  407a1c:	ldr	x1, [sp, #40]
  407a20:	add	x1, x1, x0
  407a24:	ldr	x0, [sp, #64]
  407a28:	lsl	x0, x0, #3
  407a2c:	ldr	x2, [sp, #40]
  407a30:	add	x0, x2, x0
  407a34:	ldr	x0, [x0]
  407a38:	ldr	x1, [x1]
  407a3c:	str	x1, [x0, #16]
  407a40:	ldr	x0, [sp, #64]
  407a44:	lsl	x0, x0, #3
  407a48:	ldr	x1, [sp, #40]
  407a4c:	add	x0, x1, x0
  407a50:	ldr	x0, [x0]
  407a54:	ldr	x1, [sp, #48]
  407a58:	str	x1, [x0, #24]
  407a5c:	mov	x0, #0x1                   	// #1
  407a60:	str	x0, [sp, #56]
  407a64:	b	407ad4 <ferror@plt+0x56e4>
  407a68:	ldr	x0, [sp, #56]
  407a6c:	lsl	x0, x0, #3
  407a70:	sub	x0, x0, #0x8
  407a74:	ldr	x1, [sp, #40]
  407a78:	add	x1, x1, x0
  407a7c:	ldr	x0, [sp, #56]
  407a80:	lsl	x0, x0, #3
  407a84:	ldr	x2, [sp, #40]
  407a88:	add	x0, x2, x0
  407a8c:	ldr	x0, [x0]
  407a90:	ldr	x1, [x1]
  407a94:	str	x1, [x0, #16]
  407a98:	ldr	x0, [sp, #56]
  407a9c:	add	x0, x0, #0x1
  407aa0:	lsl	x0, x0, #3
  407aa4:	ldr	x1, [sp, #40]
  407aa8:	add	x1, x1, x0
  407aac:	ldr	x0, [sp, #56]
  407ab0:	lsl	x0, x0, #3
  407ab4:	ldr	x2, [sp, #40]
  407ab8:	add	x0, x2, x0
  407abc:	ldr	x0, [x0]
  407ac0:	ldr	x1, [x1]
  407ac4:	str	x1, [x0, #24]
  407ac8:	ldr	x0, [sp, #56]
  407acc:	add	x0, x0, #0x1
  407ad0:	str	x0, [sp, #56]
  407ad4:	ldr	x1, [sp, #56]
  407ad8:	ldr	x0, [sp, #64]
  407adc:	cmp	x1, x0
  407ae0:	b.cc	407a68 <ferror@plt+0x5678>  // b.lo, b.ul, b.last
  407ae4:	ldr	x0, [sp, #40]
  407ae8:	bl	4021a0 <free@plt>
  407aec:	ldr	x0, [sp, #24]
  407af0:	ldrb	w1, [x0, #1080]
  407af4:	orr	w1, w1, #0x1
  407af8:	strb	w1, [x0, #1080]
  407afc:	mov	w0, #0x0                   	// #0
  407b00:	ldp	x29, x30, [sp], #80
  407b04:	ret
  407b08:	stp	x29, x30, [sp, #-64]!
  407b0c:	mov	x29, sp
  407b10:	str	x0, [sp, #24]
  407b14:	str	x1, [sp, #16]
  407b18:	str	xzr, [sp, #56]
  407b1c:	ldr	x0, [sp, #24]
  407b20:	cmp	x0, #0x0
  407b24:	b.eq	407b38 <ferror@plt+0x5748>  // b.none
  407b28:	ldr	x0, [sp, #24]
  407b2c:	ldr	x0, [x0, #1056]
  407b30:	cmp	x0, #0x0
  407b34:	b.ne	407b40 <ferror@plt+0x5750>  // b.any
  407b38:	mov	w0, #0x0                   	// #0
  407b3c:	b	407ccc <ferror@plt+0x58dc>
  407b40:	ldr	x0, [sp, #16]
  407b44:	ldr	x0, [x0, #1056]
  407b48:	str	x0, [sp, #48]
  407b4c:	b	407c38 <ferror@plt+0x5848>
  407b50:	ldr	x0, [sp, #48]
  407b54:	ldr	x0, [x0, #8]
  407b58:	cmp	x0, #0x0
  407b5c:	b.eq	407c20 <ferror@plt+0x5830>  // b.none
  407b60:	ldr	x0, [sp, #16]
  407b64:	ldr	x0, [x0, #1024]
  407b68:	ldr	x1, [x0, #16]
  407b6c:	ldr	x0, [sp, #48]
  407b70:	ldr	x0, [x0, #8]
  407b74:	blr	x1
  407b78:	str	x0, [sp, #32]
  407b7c:	ldr	x0, [sp, #24]
  407b80:	ldr	x0, [x0, #1056]
  407b84:	str	x0, [sp, #40]
  407b88:	b	407bdc <ferror@plt+0x57ec>
  407b8c:	ldr	x0, [sp, #40]
  407b90:	ldr	x0, [x0, #8]
  407b94:	cmp	x0, #0x0
  407b98:	b.eq	407bcc <ferror@plt+0x57dc>  // b.none
  407b9c:	ldr	x0, [sp, #24]
  407ba0:	ldr	x0, [x0, #1024]
  407ba4:	ldr	x1, [x0, #16]
  407ba8:	ldr	x0, [sp, #40]
  407bac:	ldr	x0, [x0, #8]
  407bb0:	blr	x1
  407bb4:	mov	x1, x0
  407bb8:	ldr	x0, [sp, #32]
  407bbc:	bl	402150 <strcmp@plt>
  407bc0:	cmp	w0, #0x0
  407bc4:	b.eq	407bec <ferror@plt+0x57fc>  // b.none
  407bc8:	b	407bd0 <ferror@plt+0x57e0>
  407bcc:	nop
  407bd0:	ldr	x0, [sp, #40]
  407bd4:	ldr	x0, [x0, #24]
  407bd8:	str	x0, [sp, #40]
  407bdc:	ldr	x0, [sp, #40]
  407be0:	cmp	x0, #0x0
  407be4:	b.ne	407b8c <ferror@plt+0x579c>  // b.any
  407be8:	b	407bf0 <ferror@plt+0x5800>
  407bec:	nop
  407bf0:	ldr	x0, [sp, #40]
  407bf4:	cmp	x0, #0x0
  407bf8:	b.eq	407c28 <ferror@plt+0x5838>  // b.none
  407bfc:	ldr	x1, [sp, #40]
  407c00:	ldr	x0, [sp, #24]
  407c04:	bl	4085a4 <ferror@plt+0x61b4>
  407c08:	ldr	x0, [sp, #40]
  407c0c:	ldr	x1, [sp, #56]
  407c10:	str	x1, [x0, #24]
  407c14:	ldr	x0, [sp, #40]
  407c18:	str	x0, [sp, #56]
  407c1c:	b	407c2c <ferror@plt+0x583c>
  407c20:	nop
  407c24:	b	407c2c <ferror@plt+0x583c>
  407c28:	nop
  407c2c:	ldr	x0, [sp, #48]
  407c30:	ldr	x0, [x0, #24]
  407c34:	str	x0, [sp, #48]
  407c38:	ldr	x0, [sp, #48]
  407c3c:	cmp	x0, #0x0
  407c40:	b.ne	407b50 <ferror@plt+0x5760>  // b.any
  407c44:	ldr	x0, [sp, #56]
  407c48:	str	x0, [sp, #40]
  407c4c:	b	407ca0 <ferror@plt+0x58b0>
  407c50:	ldr	x0, [sp, #56]
  407c54:	ldr	x0, [x0, #24]
  407c58:	str	x0, [sp, #56]
  407c5c:	ldr	x0, [sp, #24]
  407c60:	ldr	x0, [x0, #1056]
  407c64:	cmp	x0, #0x0
  407c68:	b.eq	407c7c <ferror@plt+0x588c>  // b.none
  407c6c:	ldr	x0, [sp, #24]
  407c70:	ldr	x0, [x0, #1056]
  407c74:	ldr	x1, [sp, #40]
  407c78:	str	x1, [x0, #16]
  407c7c:	ldr	x0, [sp, #24]
  407c80:	ldr	x1, [x0, #1056]
  407c84:	ldr	x0, [sp, #40]
  407c88:	str	x1, [x0, #24]
  407c8c:	ldr	x0, [sp, #24]
  407c90:	ldr	x1, [sp, #40]
  407c94:	str	x1, [x0, #1056]
  407c98:	ldr	x0, [sp, #56]
  407c9c:	str	x0, [sp, #40]
  407ca0:	ldr	x0, [sp, #40]
  407ca4:	cmp	x0, #0x0
  407ca8:	b.ne	407c50 <ferror@plt+0x5860>  // b.any
  407cac:	ldr	x0, [sp, #24]
  407cb0:	ldr	x0, [x0, #1056]
  407cb4:	str	xzr, [x0, #16]
  407cb8:	ldr	x0, [sp, #24]
  407cbc:	ldrb	w1, [x0, #1080]
  407cc0:	orr	w1, w1, #0x1
  407cc4:	strb	w1, [x0, #1080]
  407cc8:	mov	w0, #0x0                   	// #0
  407ccc:	ldp	x29, x30, [sp], #64
  407cd0:	ret
  407cd4:	stp	x29, x30, [sp, #-48]!
  407cd8:	mov	x29, sp
  407cdc:	str	x0, [sp, #24]
  407ce0:	ldr	x0, [sp, #24]
  407ce4:	ldr	x0, [x0, #1056]
  407ce8:	str	x0, [sp, #40]
  407cec:	b	407de8 <ferror@plt+0x59f8>
  407cf0:	ldr	x0, [sp, #40]
  407cf4:	ldrb	w0, [x0, #32]
  407cf8:	and	w0, w0, #0x1
  407cfc:	and	w0, w0, #0xff
  407d00:	cmp	w0, #0x0
  407d04:	b.eq	407d70 <ferror@plt+0x5980>  // b.none
  407d08:	ldr	x0, [sp, #40]
  407d0c:	ldr	x0, [x0, #8]
  407d10:	str	x0, [sp, #32]
  407d14:	ldr	x0, [sp, #32]
  407d18:	cmp	x0, #0x0
  407d1c:	b.ne	407d40 <ferror@plt+0x5950>  // b.any
  407d20:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  407d24:	add	x3, x0, #0x280
  407d28:	mov	w2, #0x390                 	// #912
  407d2c:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  407d30:	add	x1, x0, #0x208
  407d34:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  407d38:	add	x0, x0, #0x218
  407d3c:	bl	402340 <__assert_fail@plt>
  407d40:	ldr	x0, [sp, #24]
  407d44:	ldr	x0, [x0, #1024]
  407d48:	ldr	x2, [x0, #32]
  407d4c:	ldr	x0, [sp, #24]
  407d50:	ldr	x0, [x0, #1032]
  407d54:	mov	x1, x0
  407d58:	ldr	x0, [sp, #32]
  407d5c:	blr	x2
  407d60:	cmp	w0, #0x0
  407d64:	b.eq	407ddc <ferror@plt+0x59ec>  // b.none
  407d68:	mov	w0, #0xffffffff            	// #-1
  407d6c:	b	407df8 <ferror@plt+0x5a08>
  407d70:	ldr	x0, [sp, #40]
  407d74:	ldr	x0, [x0]
  407d78:	cmp	x0, #0x0
  407d7c:	b.eq	407ddc <ferror@plt+0x59ec>  // b.none
  407d80:	ldr	x0, [sp, #24]
  407d84:	ldr	x0, [x0, #1024]
  407d88:	ldr	x2, [x0, #48]
  407d8c:	ldr	x0, [sp, #40]
  407d90:	ldr	x3, [x0]
  407d94:	ldr	x0, [sp, #24]
  407d98:	ldr	x0, [x0, #1032]
  407d9c:	mov	x1, x0
  407da0:	mov	x0, x3
  407da4:	blr	x2
  407da8:	cmn	w0, #0x1
  407dac:	b.ne	407db8 <ferror@plt+0x59c8>  // b.any
  407db0:	mov	w0, #0xffffffff            	// #-1
  407db4:	b	407df8 <ferror@plt+0x5a08>
  407db8:	ldr	x0, [sp, #24]
  407dbc:	ldr	x0, [x0, #1032]
  407dc0:	mov	x1, x0
  407dc4:	mov	w0, #0xa                   	// #10
  407dc8:	bl	401ec0 <putc@plt>
  407dcc:	cmn	w0, #0x1
  407dd0:	b.ne	407ddc <ferror@plt+0x59ec>  // b.any
  407dd4:	mov	w0, #0xffffffff            	// #-1
  407dd8:	b	407df8 <ferror@plt+0x5a08>
  407ddc:	ldr	x0, [sp, #40]
  407de0:	ldr	x0, [x0, #24]
  407de4:	str	x0, [sp, #40]
  407de8:	ldr	x0, [sp, #40]
  407dec:	cmp	x0, #0x0
  407df0:	b.ne	407cf0 <ferror@plt+0x5900>  // b.any
  407df4:	mov	w0, #0x0                   	// #0
  407df8:	ldp	x29, x30, [sp], #48
  407dfc:	ret
  407e00:	sub	sp, sp, #0x4b0
  407e04:	stp	x29, x30, [sp]
  407e08:	mov	x29, sp
  407e0c:	str	x0, [sp, #24]
  407e10:	str	wzr, [sp, #1196]
  407e14:	ldr	x0, [sp, #24]
  407e18:	ldrb	w0, [x0, #1080]
  407e1c:	ubfx	x0, x0, #1, #1
  407e20:	and	w0, w0, #0xff
  407e24:	eor	w0, w0, #0x1
  407e28:	and	w0, w0, #0xff
  407e2c:	cmp	w0, #0x0
  407e30:	b.eq	407e4c <ferror@plt+0x5a5c>  // b.none
  407e34:	bl	402350 <__errno_location@plt>
  407e38:	mov	x1, x0
  407e3c:	mov	w0, #0x16                  	// #22
  407e40:	str	w0, [x1]
  407e44:	mov	w0, #0x0                   	// #0
  407e48:	b	408148 <ferror@plt+0x5d58>
  407e4c:	ldr	x0, [sp, #24]
  407e50:	ldrb	w1, [x0, #1080]
  407e54:	and	w1, w1, #0xfffffffd
  407e58:	strb	w1, [x0, #1080]
  407e5c:	ldr	x0, [sp, #24]
  407e60:	ldrb	w0, [x0, #1080]
  407e64:	ubfx	x0, x0, #0, #1
  407e68:	and	w0, w0, #0xff
  407e6c:	eor	w0, w0, #0x1
  407e70:	and	w0, w0, #0xff
  407e74:	cmp	w0, #0x0
  407e78:	b.ne	407e94 <ferror@plt+0x5aa4>  // b.any
  407e7c:	ldr	x0, [sp, #24]
  407e80:	ldrb	w0, [x0, #1080]
  407e84:	and	w0, w0, #0x8
  407e88:	and	w0, w0, #0xff
  407e8c:	cmp	w0, #0x0
  407e90:	b.eq	407ebc <ferror@plt+0x5acc>  // b.none
  407e94:	ldr	x0, [sp, #24]
  407e98:	ldr	x0, [x0, #1032]
  407e9c:	cmp	x0, #0x0
  407ea0:	b.eq	40812c <ferror@plt+0x5d3c>  // b.none
  407ea4:	ldr	x0, [sp, #24]
  407ea8:	ldr	x0, [x0, #1032]
  407eac:	bl	401f30 <fclose@plt>
  407eb0:	ldr	x0, [sp, #24]
  407eb4:	str	xzr, [x0, #1032]
  407eb8:	b	40812c <ferror@plt+0x5d3c>
  407ebc:	ldr	x0, [sp, #24]
  407ec0:	ldr	x0, [x0, #1024]
  407ec4:	ldr	x0, [x0, #64]
  407ec8:	cmp	x0, #0x0
  407ecc:	b.eq	407ee8 <ferror@plt+0x5af8>  // b.none
  407ed0:	ldr	x0, [sp, #24]
  407ed4:	ldr	x0, [x0, #1024]
  407ed8:	ldr	x0, [x0, #64]
  407edc:	blr	x0
  407ee0:	cmp	w0, #0x0
  407ee4:	b.eq	408108 <ferror@plt+0x5d18>  // b.none
  407ee8:	add	x0, sp, #0x28
  407eec:	mov	x2, #0x80                  	// #128
  407ef0:	mov	w1, #0x0                   	// #0
  407ef4:	bl	401fd0 <memset@plt>
  407ef8:	ldr	x0, [sp, #24]
  407efc:	ldr	x0, [x0, #1032]
  407f00:	cmp	x0, #0x0
  407f04:	b.eq	407fc4 <ferror@plt+0x5bd4>  // b.none
  407f08:	ldr	x0, [sp, #24]
  407f0c:	ldr	x0, [x0, #1032]
  407f10:	bl	401f20 <fileno@plt>
  407f14:	mov	w2, w0
  407f18:	add	x0, sp, #0x28
  407f1c:	mov	x1, x0
  407f20:	mov	w0, w2
  407f24:	bl	408e68 <ferror@plt+0x6a78>
  407f28:	cmp	w0, #0x0
  407f2c:	b.eq	407f48 <ferror@plt+0x5b58>  // b.none
  407f30:	ldr	x0, [sp, #24]
  407f34:	ldr	x0, [x0, #1032]
  407f38:	bl	401f30 <fclose@plt>
  407f3c:	ldr	x0, [sp, #24]
  407f40:	str	xzr, [x0, #1032]
  407f44:	b	40811c <ferror@plt+0x5d2c>
  407f48:	ldr	x0, [sp, #24]
  407f4c:	add	x4, sp, #0xa8
  407f50:	mov	x3, x0
  407f54:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  407f58:	add	x2, x0, #0x228
  407f5c:	mov	x1, #0x400                 	// #1024
  407f60:	mov	x0, x4
  407f64:	bl	401f10 <snprintf@plt>
  407f68:	ldr	x0, [sp, #24]
  407f6c:	ldr	x1, [x0, #1032]
  407f70:	add	x0, sp, #0xa8
  407f74:	bl	406ab8 <ferror@plt+0x46c8>
  407f78:	cmp	w0, #0x0
  407f7c:	b.eq	407f8c <ferror@plt+0x5b9c>  // b.none
  407f80:	ldr	w0, [sp, #1196]
  407f84:	add	w0, w0, #0x1
  407f88:	str	w0, [sp, #1196]
  407f8c:	ldr	x0, [sp, #24]
  407f90:	ldr	x0, [x0, #1032]
  407f94:	bl	401f30 <fclose@plt>
  407f98:	cmp	w0, #0x0
  407f9c:	b.eq	407fac <ferror@plt+0x5bbc>  // b.none
  407fa0:	ldr	w0, [sp, #1196]
  407fa4:	add	w0, w0, #0x1
  407fa8:	str	w0, [sp, #1196]
  407fac:	ldr	w0, [sp, #1196]
  407fb0:	cmp	w0, #0x0
  407fb4:	b.eq	407fe8 <ferror@plt+0x5bf8>  // b.none
  407fb8:	ldr	x0, [sp, #24]
  407fbc:	str	xzr, [x0, #1032]
  407fc0:	b	40811c <ferror@plt+0x5d2c>
  407fc4:	ldr	x0, [sp, #24]
  407fc8:	ldr	w0, [x0, #1040]
  407fcc:	str	w0, [sp, #56]
  407fd0:	ldr	x0, [sp, #24]
  407fd4:	ldr	w0, [x0, #1044]
  407fd8:	str	w0, [sp, #64]
  407fdc:	ldr	x0, [sp, #24]
  407fe0:	ldr	w0, [x0, #1048]
  407fe4:	str	w0, [sp, #68]
  407fe8:	ldr	x0, [sp, #24]
  407fec:	add	x4, sp, #0xa8
  407ff0:	mov	x3, x0
  407ff4:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  407ff8:	add	x2, x0, #0x230
  407ffc:	mov	x1, #0x400                 	// #1024
  408000:	mov	x0, x4
  408004:	bl	401f10 <snprintf@plt>
  408008:	add	x0, sp, #0x28
  40800c:	add	x3, sp, #0xa8
  408010:	mov	x2, x0
  408014:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  408018:	add	x1, x0, #0x1b0
  40801c:	mov	x0, x3
  408020:	bl	4069dc <ferror@plt+0x45ec>
  408024:	mov	x1, x0
  408028:	ldr	x0, [sp, #24]
  40802c:	str	x1, [x0, #1032]
  408030:	ldr	x0, [sp, #24]
  408034:	ldr	x0, [x0, #1032]
  408038:	cmp	x0, #0x0
  40803c:	b.eq	408110 <ferror@plt+0x5d20>  // b.none
  408040:	ldr	x0, [sp, #24]
  408044:	bl	407cd4 <ferror@plt+0x58e4>
  408048:	cmp	w0, #0x0
  40804c:	b.eq	40805c <ferror@plt+0x5c6c>  // b.none
  408050:	ldr	w0, [sp, #1196]
  408054:	add	w0, w0, #0x1
  408058:	str	w0, [sp, #1196]
  40805c:	ldr	x0, [sp, #24]
  408060:	ldr	x0, [x0, #1032]
  408064:	bl	402250 <fflush@plt>
  408068:	cmp	w0, #0x0
  40806c:	b.eq	40807c <ferror@plt+0x5c8c>  // b.none
  408070:	ldr	w0, [sp, #1196]
  408074:	add	w0, w0, #0x1
  408078:	str	w0, [sp, #1196]
  40807c:	ldr	x0, [sp, #24]
  408080:	ldr	x0, [x0, #1032]
  408084:	bl	401f20 <fileno@plt>
  408088:	bl	401f40 <fsync@plt>
  40808c:	cmp	w0, #0x0
  408090:	b.eq	4080a0 <ferror@plt+0x5cb0>  // b.none
  408094:	ldr	w0, [sp, #1196]
  408098:	add	w0, w0, #0x1
  40809c:	str	w0, [sp, #1196]
  4080a0:	ldr	x0, [sp, #24]
  4080a4:	ldr	x0, [x0, #1032]
  4080a8:	bl	401f30 <fclose@plt>
  4080ac:	cmp	w0, #0x0
  4080b0:	b.eq	4080c0 <ferror@plt+0x5cd0>  // b.none
  4080b4:	ldr	w0, [sp, #1196]
  4080b8:	add	w0, w0, #0x1
  4080bc:	str	w0, [sp, #1196]
  4080c0:	ldr	x0, [sp, #24]
  4080c4:	str	xzr, [x0, #1032]
  4080c8:	ldr	w0, [sp, #1196]
  4080cc:	cmp	w0, #0x0
  4080d0:	b.eq	4080e0 <ferror@plt+0x5cf0>  // b.none
  4080d4:	add	x0, sp, #0xa8
  4080d8:	bl	402390 <unlink@plt>
  4080dc:	b	40811c <ferror@plt+0x5d2c>
  4080e0:	ldr	x1, [sp, #24]
  4080e4:	add	x0, sp, #0xa8
  4080e8:	bl	4063cc <ferror@plt+0x3fdc>
  4080ec:	cmp	w0, #0x0
  4080f0:	b.ne	408118 <ferror@plt+0x5d28>  // b.any
  4080f4:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  4080f8:	add	x0, x0, #0x764
  4080fc:	mov	w1, #0x1                   	// #1
  408100:	strb	w1, [x0]
  408104:	b	408130 <ferror@plt+0x5d40>
  408108:	nop
  40810c:	b	40811c <ferror@plt+0x5d2c>
  408110:	nop
  408114:	b	40811c <ferror@plt+0x5d2c>
  408118:	nop
  40811c:	ldr	w0, [sp, #1196]
  408120:	add	w0, w0, #0x1
  408124:	str	w0, [sp, #1196]
  408128:	b	408130 <ferror@plt+0x5d40>
  40812c:	nop
  408130:	ldr	x0, [sp, #24]
  408134:	bl	406c0c <ferror@plt+0x481c>
  408138:	ldr	w0, [sp, #1196]
  40813c:	cmp	w0, #0x0
  408140:	cset	w0, eq  // eq = none
  408144:	and	w0, w0, #0xff
  408148:	ldp	x29, x30, [sp]
  40814c:	add	sp, sp, #0x4b0
  408150:	ret
  408154:	stp	x29, x30, [sp, #-64]!
  408158:	mov	x29, sp
  40815c:	str	x0, [sp, #40]
  408160:	str	x1, [sp, #32]
  408164:	str	x2, [sp, #24]
  408168:	ldr	x0, [sp, #32]
  40816c:	cmp	x0, #0x0
  408170:	b.ne	40817c <ferror@plt+0x5d8c>  // b.any
  408174:	mov	x0, #0x0                   	// #0
  408178:	b	4081e8 <ferror@plt+0x5df8>
  40817c:	ldr	x0, [sp, #32]
  408180:	str	x0, [sp, #56]
  408184:	b	4081d0 <ferror@plt+0x5de0>
  408188:	ldr	x0, [sp, #56]
  40818c:	ldr	x0, [x0, #8]
  408190:	str	x0, [sp, #48]
  408194:	ldr	x0, [sp, #48]
  408198:	cmp	x0, #0x0
  40819c:	b.eq	4081c4 <ferror@plt+0x5dd4>  // b.none
  4081a0:	ldr	x0, [sp, #40]
  4081a4:	ldr	x0, [x0, #1024]
  4081a8:	ldr	x1, [x0, #16]
  4081ac:	ldr	x0, [sp, #48]
  4081b0:	blr	x1
  4081b4:	ldr	x1, [sp, #24]
  4081b8:	bl	402150 <strcmp@plt>
  4081bc:	cmp	w0, #0x0
  4081c0:	b.eq	4081e0 <ferror@plt+0x5df0>  // b.none
  4081c4:	ldr	x0, [sp, #56]
  4081c8:	ldr	x0, [x0, #24]
  4081cc:	str	x0, [sp, #56]
  4081d0:	ldr	x0, [sp, #56]
  4081d4:	cmp	x0, #0x0
  4081d8:	b.ne	408188 <ferror@plt+0x5d98>  // b.any
  4081dc:	b	4081e4 <ferror@plt+0x5df4>
  4081e0:	nop
  4081e4:	ldr	x0, [sp, #56]
  4081e8:	ldp	x29, x30, [sp], #64
  4081ec:	ret
  4081f0:	stp	x29, x30, [sp, #-32]!
  4081f4:	mov	x29, sp
  4081f8:	str	x0, [sp, #24]
  4081fc:	str	x1, [sp, #16]
  408200:	ldr	x0, [sp, #24]
  408204:	ldr	x0, [x0, #1056]
  408208:	ldr	x2, [sp, #16]
  40820c:	mov	x1, x0
  408210:	ldr	x0, [sp, #24]
  408214:	bl	408154 <ferror@plt+0x5d64>
  408218:	ldp	x29, x30, [sp], #32
  40821c:	ret
  408220:	stp	x29, x30, [sp, #-64]!
  408224:	mov	x29, sp
  408228:	stp	x19, x20, [sp, #16]
  40822c:	str	x0, [sp, #40]
  408230:	str	x1, [sp, #32]
  408234:	ldr	x0, [sp, #40]
  408238:	ldrb	w0, [x0, #1080]
  40823c:	ubfx	x0, x0, #1, #1
  408240:	and	w0, w0, #0xff
  408244:	eor	w0, w0, #0x1
  408248:	and	w0, w0, #0xff
  40824c:	cmp	w0, #0x0
  408250:	b.ne	40826c <ferror@plt+0x5e7c>  // b.any
  408254:	ldr	x0, [sp, #40]
  408258:	ldrb	w0, [x0, #1080]
  40825c:	and	w0, w0, #0x8
  408260:	and	w0, w0, #0xff
  408264:	cmp	w0, #0x0
  408268:	b.eq	408284 <ferror@plt+0x5e94>  // b.none
  40826c:	bl	402350 <__errno_location@plt>
  408270:	mov	x1, x0
  408274:	mov	w0, #0x16                  	// #22
  408278:	str	w0, [x1]
  40827c:	mov	w0, #0x0                   	// #0
  408280:	b	40846c <ferror@plt+0x607c>
  408284:	ldr	x0, [sp, #40]
  408288:	ldr	x0, [x0, #1024]
  40828c:	ldr	x1, [x0]
  408290:	ldr	x0, [sp, #32]
  408294:	blr	x1
  408298:	str	x0, [sp, #56]
  40829c:	ldr	x0, [sp, #56]
  4082a0:	cmp	x0, #0x0
  4082a4:	b.ne	4082c0 <ferror@plt+0x5ed0>  // b.any
  4082a8:	bl	402350 <__errno_location@plt>
  4082ac:	mov	x1, x0
  4082b0:	mov	w0, #0xc                   	// #12
  4082b4:	str	w0, [x1]
  4082b8:	mov	w0, #0x0                   	// #0
  4082bc:	b	40846c <ferror@plt+0x607c>
  4082c0:	ldr	x0, [sp, #40]
  4082c4:	ldr	x0, [x0, #1024]
  4082c8:	ldr	x1, [x0, #16]
  4082cc:	ldr	x0, [sp, #32]
  4082d0:	blr	x1
  4082d4:	mov	x1, x0
  4082d8:	ldr	x0, [sp, #40]
  4082dc:	bl	4081f0 <ferror@plt+0x5e00>
  4082e0:	str	x0, [sp, #48]
  4082e4:	ldr	x0, [sp, #48]
  4082e8:	cmp	x0, #0x0
  4082ec:	b.eq	4083e4 <ferror@plt+0x5ff4>  // b.none
  4082f0:	ldr	x0, [sp, #48]
  4082f4:	ldr	x19, [x0, #24]
  4082f8:	ldr	x0, [sp, #40]
  4082fc:	ldr	x0, [x0, #1024]
  408300:	ldr	x1, [x0, #16]
  408304:	ldr	x0, [sp, #32]
  408308:	blr	x1
  40830c:	mov	x2, x0
  408310:	mov	x1, x19
  408314:	ldr	x0, [sp, #40]
  408318:	bl	408154 <ferror@plt+0x5d64>
  40831c:	cmp	x0, #0x0
  408320:	b.eq	40838c <ferror@plt+0x5f9c>  // b.none
  408324:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  408328:	add	x0, x0, #0x1e8
  40832c:	ldr	x19, [x0]
  408330:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  408334:	add	x0, x0, #0x238
  408338:	bl	4023a0 <gettext@plt>
  40833c:	mov	x20, x0
  408340:	ldr	x0, [sp, #40]
  408344:	ldr	x0, [x0, #1024]
  408348:	ldr	x1, [x0, #16]
  40834c:	ldr	x0, [sp, #32]
  408350:	blr	x1
  408354:	mov	x1, x0
  408358:	ldr	x0, [sp, #40]
  40835c:	mov	x3, x0
  408360:	mov	x2, x1
  408364:	mov	x1, x20
  408368:	mov	x0, x19
  40836c:	bl	4023c0 <fprintf@plt>
  408370:	ldr	x0, [sp, #40]
  408374:	ldr	x0, [x0, #1024]
  408378:	ldr	x1, [x0, #8]
  40837c:	ldr	x0, [sp, #56]
  408380:	blr	x1
  408384:	mov	w0, #0x0                   	// #0
  408388:	b	40846c <ferror@plt+0x607c>
  40838c:	ldr	x0, [sp, #40]
  408390:	ldr	x0, [x0, #1024]
  408394:	ldr	x1, [x0, #8]
  408398:	ldr	x0, [sp, #48]
  40839c:	ldr	x0, [x0, #8]
  4083a0:	blr	x1
  4083a4:	ldr	x0, [sp, #48]
  4083a8:	ldr	x1, [sp, #56]
  4083ac:	str	x1, [x0, #8]
  4083b0:	ldr	x0, [sp, #48]
  4083b4:	ldrb	w1, [x0, #32]
  4083b8:	orr	w1, w1, #0x1
  4083bc:	strb	w1, [x0, #32]
  4083c0:	ldr	x0, [sp, #40]
  4083c4:	ldr	x1, [sp, #48]
  4083c8:	str	x1, [x0, #1072]
  4083cc:	ldr	x0, [sp, #40]
  4083d0:	ldrb	w1, [x0, #1080]
  4083d4:	orr	w1, w1, #0x1
  4083d8:	strb	w1, [x0, #1080]
  4083dc:	mov	w0, #0x1                   	// #1
  4083e0:	b	40846c <ferror@plt+0x607c>
  4083e4:	mov	x0, #0x28                  	// #40
  4083e8:	bl	401f80 <malloc@plt>
  4083ec:	str	x0, [sp, #48]
  4083f0:	ldr	x0, [sp, #48]
  4083f4:	cmp	x0, #0x0
  4083f8:	b.ne	408428 <ferror@plt+0x6038>  // b.any
  4083fc:	ldr	x0, [sp, #40]
  408400:	ldr	x0, [x0, #1024]
  408404:	ldr	x1, [x0, #8]
  408408:	ldr	x0, [sp, #56]
  40840c:	blr	x1
  408410:	bl	402350 <__errno_location@plt>
  408414:	mov	x1, x0
  408418:	mov	w0, #0xc                   	// #12
  40841c:	str	w0, [x1]
  408420:	mov	w0, #0x0                   	// #0
  408424:	b	40846c <ferror@plt+0x607c>
  408428:	ldr	x0, [sp, #48]
  40842c:	ldr	x1, [sp, #56]
  408430:	str	x1, [x0, #8]
  408434:	ldr	x0, [sp, #48]
  408438:	str	xzr, [x0]
  40843c:	ldr	x0, [sp, #48]
  408440:	ldrb	w1, [x0, #32]
  408444:	orr	w1, w1, #0x1
  408448:	strb	w1, [x0, #32]
  40844c:	ldr	x1, [sp, #48]
  408450:	ldr	x0, [sp, #40]
  408454:	bl	40721c <ferror@plt+0x4e2c>
  408458:	ldr	x0, [sp, #40]
  40845c:	ldrb	w1, [x0, #1080]
  408460:	orr	w1, w1, #0x1
  408464:	strb	w1, [x0, #1080]
  408468:	mov	w0, #0x1                   	// #1
  40846c:	ldp	x19, x20, [sp, #16]
  408470:	ldp	x29, x30, [sp], #64
  408474:	ret
  408478:	stp	x29, x30, [sp, #-48]!
  40847c:	mov	x29, sp
  408480:	str	x0, [sp, #24]
  408484:	str	x1, [sp, #16]
  408488:	ldr	x0, [sp, #24]
  40848c:	ldrb	w0, [x0, #1080]
  408490:	ubfx	x0, x0, #1, #1
  408494:	and	w0, w0, #0xff
  408498:	eor	w0, w0, #0x1
  40849c:	and	w0, w0, #0xff
  4084a0:	cmp	w0, #0x0
  4084a4:	b.ne	4084c0 <ferror@plt+0x60d0>  // b.any
  4084a8:	ldr	x0, [sp, #24]
  4084ac:	ldrb	w0, [x0, #1080]
  4084b0:	and	w0, w0, #0x8
  4084b4:	and	w0, w0, #0xff
  4084b8:	cmp	w0, #0x0
  4084bc:	b.eq	4084d8 <ferror@plt+0x60e8>  // b.none
  4084c0:	bl	402350 <__errno_location@plt>
  4084c4:	mov	x1, x0
  4084c8:	mov	w0, #0x16                  	// #22
  4084cc:	str	w0, [x1]
  4084d0:	mov	w0, #0x0                   	// #0
  4084d4:	b	40859c <ferror@plt+0x61ac>
  4084d8:	ldr	x0, [sp, #24]
  4084dc:	ldr	x0, [x0, #1024]
  4084e0:	ldr	x1, [x0]
  4084e4:	ldr	x0, [sp, #16]
  4084e8:	blr	x1
  4084ec:	str	x0, [sp, #40]
  4084f0:	ldr	x0, [sp, #40]
  4084f4:	cmp	x0, #0x0
  4084f8:	b.ne	408514 <ferror@plt+0x6124>  // b.any
  4084fc:	bl	402350 <__errno_location@plt>
  408500:	mov	x1, x0
  408504:	mov	w0, #0xc                   	// #12
  408508:	str	w0, [x1]
  40850c:	mov	w0, #0x0                   	// #0
  408510:	b	40859c <ferror@plt+0x61ac>
  408514:	mov	x0, #0x28                  	// #40
  408518:	bl	401f80 <malloc@plt>
  40851c:	str	x0, [sp, #32]
  408520:	ldr	x0, [sp, #32]
  408524:	cmp	x0, #0x0
  408528:	b.ne	408558 <ferror@plt+0x6168>  // b.any
  40852c:	ldr	x0, [sp, #24]
  408530:	ldr	x0, [x0, #1024]
  408534:	ldr	x1, [x0, #8]
  408538:	ldr	x0, [sp, #40]
  40853c:	blr	x1
  408540:	bl	402350 <__errno_location@plt>
  408544:	mov	x1, x0
  408548:	mov	w0, #0xc                   	// #12
  40854c:	str	w0, [x1]
  408550:	mov	w0, #0x0                   	// #0
  408554:	b	40859c <ferror@plt+0x61ac>
  408558:	ldr	x0, [sp, #32]
  40855c:	ldr	x1, [sp, #40]
  408560:	str	x1, [x0, #8]
  408564:	ldr	x0, [sp, #32]
  408568:	str	xzr, [x0]
  40856c:	ldr	x0, [sp, #32]
  408570:	ldrb	w1, [x0, #32]
  408574:	orr	w1, w1, #0x1
  408578:	strb	w1, [x0, #32]
  40857c:	ldr	x1, [sp, #32]
  408580:	ldr	x0, [sp, #24]
  408584:	bl	407160 <ferror@plt+0x4d70>
  408588:	ldr	x0, [sp, #24]
  40858c:	ldrb	w1, [x0, #1080]
  408590:	orr	w1, w1, #0x1
  408594:	strb	w1, [x0, #1080]
  408598:	mov	w0, #0x1                   	// #1
  40859c:	ldp	x29, x30, [sp], #48
  4085a0:	ret
  4085a4:	sub	sp, sp, #0x10
  4085a8:	str	x0, [sp, #8]
  4085ac:	str	x1, [sp]
  4085b0:	ldr	x0, [sp, #8]
  4085b4:	ldr	x0, [x0, #1072]
  4085b8:	ldr	x1, [sp]
  4085bc:	cmp	x1, x0
  4085c0:	b.ne	4085d4 <ferror@plt+0x61e4>  // b.any
  4085c4:	ldr	x0, [sp]
  4085c8:	ldr	x1, [x0, #24]
  4085cc:	ldr	x0, [sp, #8]
  4085d0:	str	x1, [x0, #1072]
  4085d4:	ldr	x0, [sp]
  4085d8:	ldr	x0, [x0, #16]
  4085dc:	cmp	x0, #0x0
  4085e0:	b.eq	4085fc <ferror@plt+0x620c>  // b.none
  4085e4:	ldr	x0, [sp]
  4085e8:	ldr	x0, [x0, #16]
  4085ec:	ldr	x1, [sp]
  4085f0:	ldr	x1, [x1, #24]
  4085f4:	str	x1, [x0, #24]
  4085f8:	b	40860c <ferror@plt+0x621c>
  4085fc:	ldr	x0, [sp]
  408600:	ldr	x1, [x0, #24]
  408604:	ldr	x0, [sp, #8]
  408608:	str	x1, [x0, #1056]
  40860c:	ldr	x0, [sp]
  408610:	ldr	x0, [x0, #24]
  408614:	cmp	x0, #0x0
  408618:	b.eq	408634 <ferror@plt+0x6244>  // b.none
  40861c:	ldr	x0, [sp]
  408620:	ldr	x0, [x0, #24]
  408624:	ldr	x1, [sp]
  408628:	ldr	x1, [x1, #16]
  40862c:	str	x1, [x0, #16]
  408630:	b	408644 <ferror@plt+0x6254>
  408634:	ldr	x0, [sp]
  408638:	ldr	x1, [x0, #16]
  40863c:	ldr	x0, [sp, #8]
  408640:	str	x1, [x0, #1064]
  408644:	ldr	x0, [sp, #8]
  408648:	ldrb	w1, [x0, #1080]
  40864c:	orr	w1, w1, #0x1
  408650:	strb	w1, [x0, #1080]
  408654:	nop
  408658:	add	sp, sp, #0x10
  40865c:	ret
  408660:	stp	x29, x30, [sp, #-64]!
  408664:	mov	x29, sp
  408668:	str	x19, [sp, #16]
  40866c:	str	x0, [sp, #40]
  408670:	str	x1, [sp, #32]
  408674:	ldr	x0, [sp, #40]
  408678:	ldrb	w0, [x0, #1080]
  40867c:	ubfx	x0, x0, #1, #1
  408680:	and	w0, w0, #0xff
  408684:	eor	w0, w0, #0x1
  408688:	and	w0, w0, #0xff
  40868c:	cmp	w0, #0x0
  408690:	b.ne	4086ac <ferror@plt+0x62bc>  // b.any
  408694:	ldr	x0, [sp, #40]
  408698:	ldrb	w0, [x0, #1080]
  40869c:	and	w0, w0, #0x8
  4086a0:	and	w0, w0, #0xff
  4086a4:	cmp	w0, #0x0
  4086a8:	b.eq	4086c4 <ferror@plt+0x62d4>  // b.none
  4086ac:	bl	402350 <__errno_location@plt>
  4086b0:	mov	x1, x0
  4086b4:	mov	w0, #0x16                  	// #22
  4086b8:	str	w0, [x1]
  4086bc:	mov	w0, #0x0                   	// #0
  4086c0:	b	4087a4 <ferror@plt+0x63b4>
  4086c4:	ldr	x1, [sp, #32]
  4086c8:	ldr	x0, [sp, #40]
  4086cc:	bl	4081f0 <ferror@plt+0x5e00>
  4086d0:	str	x0, [sp, #56]
  4086d4:	ldr	x0, [sp, #56]
  4086d8:	cmp	x0, #0x0
  4086dc:	b.ne	4086f8 <ferror@plt+0x6308>  // b.any
  4086e0:	bl	402350 <__errno_location@plt>
  4086e4:	mov	x1, x0
  4086e8:	mov	w0, #0x2                   	// #2
  4086ec:	str	w0, [x1]
  4086f0:	mov	w0, #0x0                   	// #0
  4086f4:	b	4087a4 <ferror@plt+0x63b4>
  4086f8:	ldr	x0, [sp, #56]
  4086fc:	ldr	x0, [x0, #24]
  408700:	ldr	x2, [sp, #32]
  408704:	mov	x1, x0
  408708:	ldr	x0, [sp, #40]
  40870c:	bl	408154 <ferror@plt+0x5d64>
  408710:	cmp	x0, #0x0
  408714:	b.eq	408750 <ferror@plt+0x6360>  // b.none
  408718:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  40871c:	add	x0, x0, #0x1e8
  408720:	ldr	x19, [x0]
  408724:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  408728:	add	x0, x0, #0x238
  40872c:	bl	4023a0 <gettext@plt>
  408730:	mov	x1, x0
  408734:	ldr	x0, [sp, #40]
  408738:	mov	x3, x0
  40873c:	ldr	x2, [sp, #32]
  408740:	mov	x0, x19
  408744:	bl	4023c0 <fprintf@plt>
  408748:	mov	w0, #0x0                   	// #0
  40874c:	b	4087a4 <ferror@plt+0x63b4>
  408750:	ldr	x1, [sp, #56]
  408754:	ldr	x0, [sp, #40]
  408758:	bl	4085a4 <ferror@plt+0x61b4>
  40875c:	ldr	x0, [sp, #56]
  408760:	ldr	x0, [x0]
  408764:	cmp	x0, #0x0
  408768:	b.eq	408778 <ferror@plt+0x6388>  // b.none
  40876c:	ldr	x0, [sp, #56]
  408770:	ldr	x0, [x0]
  408774:	bl	4021a0 <free@plt>
  408778:	ldr	x0, [sp, #56]
  40877c:	ldr	x0, [x0, #8]
  408780:	cmp	x0, #0x0
  408784:	b.eq	4087a0 <ferror@plt+0x63b0>  // b.none
  408788:	ldr	x0, [sp, #40]
  40878c:	ldr	x0, [x0, #1024]
  408790:	ldr	x1, [x0, #8]
  408794:	ldr	x0, [sp, #56]
  408798:	ldr	x0, [x0, #8]
  40879c:	blr	x1
  4087a0:	mov	w0, #0x1                   	// #1
  4087a4:	ldr	x19, [sp, #16]
  4087a8:	ldp	x29, x30, [sp], #64
  4087ac:	ret
  4087b0:	stp	x29, x30, [sp, #-48]!
  4087b4:	mov	x29, sp
  4087b8:	str	x0, [sp, #24]
  4087bc:	str	x1, [sp, #16]
  4087c0:	ldr	x0, [sp, #24]
  4087c4:	ldrb	w0, [x0, #1080]
  4087c8:	ubfx	x0, x0, #1, #1
  4087cc:	and	w0, w0, #0xff
  4087d0:	eor	w0, w0, #0x1
  4087d4:	and	w0, w0, #0xff
  4087d8:	cmp	w0, #0x0
  4087dc:	b.eq	4087f8 <ferror@plt+0x6408>  // b.none
  4087e0:	bl	402350 <__errno_location@plt>
  4087e4:	mov	x1, x0
  4087e8:	mov	w0, #0x16                  	// #22
  4087ec:	str	w0, [x1]
  4087f0:	mov	x0, #0x0                   	// #0
  4087f4:	b	408840 <ferror@plt+0x6450>
  4087f8:	ldr	x1, [sp, #16]
  4087fc:	ldr	x0, [sp, #24]
  408800:	bl	4081f0 <ferror@plt+0x5e00>
  408804:	str	x0, [sp, #40]
  408808:	ldr	x0, [sp, #40]
  40880c:	cmp	x0, #0x0
  408810:	b.ne	40882c <ferror@plt+0x643c>  // b.any
  408814:	bl	402350 <__errno_location@plt>
  408818:	mov	x1, x0
  40881c:	mov	w0, #0x2                   	// #2
  408820:	str	w0, [x1]
  408824:	mov	x0, #0x0                   	// #0
  408828:	b	408840 <ferror@plt+0x6450>
  40882c:	ldr	x0, [sp, #24]
  408830:	ldr	x1, [sp, #40]
  408834:	str	x1, [x0, #1072]
  408838:	ldr	x0, [sp, #40]
  40883c:	ldr	x0, [x0, #8]
  408840:	ldp	x29, x30, [sp], #48
  408844:	ret
  408848:	stp	x29, x30, [sp, #-32]!
  40884c:	mov	x29, sp
  408850:	str	x0, [sp, #24]
  408854:	ldr	x0, [sp, #24]
  408858:	ldrb	w0, [x0, #1080]
  40885c:	ubfx	x0, x0, #1, #1
  408860:	and	w0, w0, #0xff
  408864:	eor	w0, w0, #0x1
  408868:	and	w0, w0, #0xff
  40886c:	cmp	w0, #0x0
  408870:	b.eq	40888c <ferror@plt+0x649c>  // b.none
  408874:	bl	402350 <__errno_location@plt>
  408878:	mov	x1, x0
  40887c:	mov	w0, #0x16                  	// #22
  408880:	str	w0, [x1]
  408884:	mov	w0, #0x0                   	// #0
  408888:	b	408898 <ferror@plt+0x64a8>
  40888c:	ldr	x0, [sp, #24]
  408890:	str	xzr, [x0, #1072]
  408894:	mov	w0, #0x1                   	// #1
  408898:	ldp	x29, x30, [sp], #32
  40889c:	ret
  4088a0:	stp	x29, x30, [sp, #-48]!
  4088a4:	mov	x29, sp
  4088a8:	str	x0, [sp, #24]
  4088ac:	ldr	x0, [sp, #24]
  4088b0:	ldrb	w0, [x0, #1080]
  4088b4:	ubfx	x0, x0, #1, #1
  4088b8:	and	w0, w0, #0xff
  4088bc:	eor	w0, w0, #0x1
  4088c0:	and	w0, w0, #0xff
  4088c4:	cmp	w0, #0x0
  4088c8:	b.eq	4088e4 <ferror@plt+0x64f4>  // b.none
  4088cc:	bl	402350 <__errno_location@plt>
  4088d0:	mov	x1, x0
  4088d4:	mov	w0, #0x16                  	// #22
  4088d8:	str	w0, [x1]
  4088dc:	mov	x0, #0x0                   	// #0
  4088e0:	b	40896c <ferror@plt+0x657c>
  4088e4:	ldr	x0, [sp, #24]
  4088e8:	ldr	x0, [x0, #1072]
  4088ec:	cmp	x0, #0x0
  4088f0:	b.ne	408908 <ferror@plt+0x6518>  // b.any
  4088f4:	ldr	x0, [sp, #24]
  4088f8:	ldr	x1, [x0, #1056]
  4088fc:	ldr	x0, [sp, #24]
  408900:	str	x1, [x0, #1072]
  408904:	b	408958 <ferror@plt+0x6568>
  408908:	ldr	x0, [sp, #24]
  40890c:	ldr	x0, [x0, #1072]
  408910:	ldr	x1, [x0, #24]
  408914:	ldr	x0, [sp, #24]
  408918:	str	x1, [x0, #1072]
  40891c:	b	408958 <ferror@plt+0x6568>
  408920:	ldr	x0, [sp, #24]
  408924:	ldr	x0, [x0, #1072]
  408928:	ldr	x0, [x0, #8]
  40892c:	str	x0, [sp, #40]
  408930:	ldr	x0, [sp, #40]
  408934:	cmp	x0, #0x0
  408938:	b.eq	408944 <ferror@plt+0x6554>  // b.none
  40893c:	ldr	x0, [sp, #40]
  408940:	b	40896c <ferror@plt+0x657c>
  408944:	ldr	x0, [sp, #24]
  408948:	ldr	x0, [x0, #1072]
  40894c:	ldr	x1, [x0, #24]
  408950:	ldr	x0, [sp, #24]
  408954:	str	x1, [x0, #1072]
  408958:	ldr	x0, [sp, #24]
  40895c:	ldr	x0, [x0, #1072]
  408960:	cmp	x0, #0x0
  408964:	b.ne	408920 <ferror@plt+0x6530>  // b.any
  408968:	mov	x0, #0x0                   	// #0
  40896c:	ldp	x29, x30, [sp], #48
  408970:	ret
  408974:	stp	x29, x30, [sp, #-48]!
  408978:	mov	x29, sp
  40897c:	str	x0, [sp, #24]
  408980:	str	x1, [sp, #16]
  408984:	str	wzr, [sp, #36]
  408988:	ldr	x0, [sp, #24]
  40898c:	cmp	x0, #0x0
  408990:	b.ne	40899c <ferror@plt+0x65ac>  // b.any
  408994:	mov	w0, #0xffffffff            	// #-1
  408998:	b	408a5c <ferror@plt+0x666c>
  40899c:	ldr	x0, [sp, #24]
  4089a0:	str	x0, [sp, #40]
  4089a4:	b	4089dc <ferror@plt+0x65ec>
  4089a8:	ldr	x0, [sp, #40]
  4089ac:	ldrb	w0, [x0]
  4089b0:	mov	w1, w0
  4089b4:	ldr	x0, [sp, #16]
  4089b8:	bl	4021e0 <strchr@plt>
  4089bc:	cmp	x0, #0x0
  4089c0:	b.eq	4089d0 <ferror@plt+0x65e0>  // b.none
  4089c4:	mov	w0, #0xffffffff            	// #-1
  4089c8:	str	w0, [sp, #36]
  4089cc:	b	4089ec <ferror@plt+0x65fc>
  4089d0:	ldr	x0, [sp, #40]
  4089d4:	add	x0, x0, #0x1
  4089d8:	str	x0, [sp, #40]
  4089dc:	ldr	x0, [sp, #40]
  4089e0:	ldrb	w0, [x0]
  4089e4:	cmp	w0, #0x0
  4089e8:	b.ne	4089a8 <ferror@plt+0x65b8>  // b.any
  4089ec:	ldr	w0, [sp, #36]
  4089f0:	cmp	w0, #0x0
  4089f4:	b.ne	408a58 <ferror@plt+0x6668>  // b.any
  4089f8:	ldr	x0, [sp, #24]
  4089fc:	str	x0, [sp, #40]
  408a00:	b	408a48 <ferror@plt+0x6658>
  408a04:	bl	402160 <__ctype_b_loc@plt>
  408a08:	ldr	x1, [x0]
  408a0c:	ldr	x0, [sp, #40]
  408a10:	ldrb	w0, [x0]
  408a14:	and	x0, x0, #0xff
  408a18:	lsl	x0, x0, #1
  408a1c:	add	x0, x1, x0
  408a20:	ldrh	w0, [x0]
  408a24:	and	w0, w0, #0x4000
  408a28:	cmp	w0, #0x0
  408a2c:	b.ne	408a3c <ferror@plt+0x664c>  // b.any
  408a30:	mov	w0, #0x1                   	// #1
  408a34:	str	w0, [sp, #36]
  408a38:	b	408a58 <ferror@plt+0x6668>
  408a3c:	ldr	x0, [sp, #40]
  408a40:	add	x0, x0, #0x1
  408a44:	str	x0, [sp, #40]
  408a48:	ldr	x0, [sp, #40]
  408a4c:	ldrb	w0, [x0]
  408a50:	cmp	w0, #0x0
  408a54:	b.ne	408a04 <ferror@plt+0x6614>  // b.any
  408a58:	ldr	w0, [sp, #36]
  408a5c:	ldp	x29, x30, [sp], #48
  408a60:	ret
  408a64:	stp	x29, x30, [sp, #-256]!
  408a68:	mov	x29, sp
  408a6c:	str	x0, [sp, #40]
  408a70:	str	x1, [sp, #32]
  408a74:	str	x2, [sp, #24]
  408a78:	ldr	x0, [sp, #32]
  408a7c:	cmp	x0, #0xc8
  408a80:	b.ls	408a8c <ferror@plt+0x669c>  // b.plast
  408a84:	mov	x0, #0xc8                  	// #200
  408a88:	str	x0, [sp, #32]
  408a8c:	ldr	x2, [sp, #40]
  408a90:	ldr	x1, [sp, #24]
  408a94:	adrp	x0, 40a000 <ferror@plt+0x7c10>
  408a98:	add	x0, x0, #0x290
  408a9c:	bl	402330 <printf@plt>
  408aa0:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  408aa4:	add	x0, x0, #0x1f8
  408aa8:	ldr	x0, [x0]
  408aac:	bl	402250 <fflush@plt>
  408ab0:	ldr	x0, [sp, #32]
  408ab4:	mov	w3, w0
  408ab8:	adrp	x0, 41d000 <ferror@plt+0x1ac10>
  408abc:	add	x0, x0, #0x200
  408ac0:	ldr	x1, [x0]
  408ac4:	add	x0, sp, #0x30
  408ac8:	mov	x2, x1
  408acc:	mov	w1, w3
  408ad0:	bl	4023d0 <fgets@plt>
  408ad4:	mov	x1, x0
  408ad8:	add	x0, sp, #0x30
  408adc:	cmp	x1, x0
  408ae0:	b.ne	408bf4 <ferror@plt+0x6804>  // b.any
  408ae4:	add	x0, sp, #0x30
  408ae8:	mov	w1, #0xa                   	// #10
  408aec:	bl	4021e0 <strchr@plt>
  408af0:	str	x0, [sp, #248]
  408af4:	ldr	x0, [sp, #248]
  408af8:	cmp	x0, #0x0
  408afc:	b.eq	408bfc <ferror@plt+0x680c>  // b.none
  408b00:	ldr	x0, [sp, #248]
  408b04:	strb	wzr, [x0]
  408b08:	ldrb	w0, [sp, #48]
  408b0c:	cmp	w0, #0x0
  408b10:	b.eq	408c00 <ferror@plt+0x6810>  // b.none
  408b14:	ldr	x0, [sp, #248]
  408b18:	sub	x0, x0, #0x1
  408b1c:	str	x0, [sp, #248]
  408b20:	add	x0, sp, #0x30
  408b24:	ldr	x1, [sp, #248]
  408b28:	cmp	x1, x0
  408b2c:	b.cc	408b5c <ferror@plt+0x676c>  // b.lo, b.ul, b.last
  408b30:	bl	402160 <__ctype_b_loc@plt>
  408b34:	ldr	x1, [x0]
  408b38:	ldr	x0, [sp, #248]
  408b3c:	ldrb	w0, [x0]
  408b40:	and	x0, x0, #0xff
  408b44:	lsl	x0, x0, #1
  408b48:	add	x0, x1, x0
  408b4c:	ldrh	w0, [x0]
  408b50:	and	w0, w0, #0x2000
  408b54:	cmp	w0, #0x0
  408b58:	b.ne	408b14 <ferror@plt+0x6724>  // b.any
  408b5c:	ldr	x0, [sp, #248]
  408b60:	add	x0, x0, #0x1
  408b64:	str	x0, [sp, #248]
  408b68:	ldr	x0, [sp, #248]
  408b6c:	strb	wzr, [x0]
  408b70:	add	x0, sp, #0x30
  408b74:	str	x0, [sp, #248]
  408b78:	b	408b88 <ferror@plt+0x6798>
  408b7c:	ldr	x0, [sp, #248]
  408b80:	add	x0, x0, #0x1
  408b84:	str	x0, [sp, #248]
  408b88:	ldr	x0, [sp, #248]
  408b8c:	ldrb	w0, [x0]
  408b90:	cmp	w0, #0x0
  408b94:	b.eq	408bc4 <ferror@plt+0x67d4>  // b.none
  408b98:	bl	402160 <__ctype_b_loc@plt>
  408b9c:	ldr	x1, [x0]
  408ba0:	ldr	x0, [sp, #248]
  408ba4:	ldrb	w0, [x0]
  408ba8:	and	x0, x0, #0xff
  408bac:	lsl	x0, x0, #1
  408bb0:	add	x0, x1, x0
  408bb4:	ldrh	w0, [x0]
  408bb8:	and	w0, w0, #0x2000
  408bbc:	cmp	w0, #0x0
  408bc0:	b.ne	408b7c <ferror@plt+0x678c>  // b.any
  408bc4:	ldr	x0, [sp, #32]
  408bc8:	sub	x0, x0, #0x1
  408bcc:	mov	x2, x0
  408bd0:	ldr	x1, [sp, #248]
  408bd4:	ldr	x0, [sp, #40]
  408bd8:	bl	402300 <strncpy@plt>
  408bdc:	ldr	x0, [sp, #32]
  408be0:	sub	x0, x0, #0x1
  408be4:	ldr	x1, [sp, #40]
  408be8:	add	x0, x1, x0
  408bec:	strb	wzr, [x0]
  408bf0:	b	408c00 <ferror@plt+0x6810>
  408bf4:	nop
  408bf8:	b	408c00 <ferror@plt+0x6810>
  408bfc:	nop
  408c00:	ldp	x29, x30, [sp], #256
  408c04:	ret
  408c08:	stp	x29, x30, [sp, #-48]!
  408c0c:	mov	x29, sp
  408c10:	str	x0, [sp, #24]
  408c14:	str	x1, [sp, #16]
  408c18:	bl	402350 <__errno_location@plt>
  408c1c:	str	wzr, [x0]
  408c20:	add	x0, sp, #0x20
  408c24:	mov	w2, #0xa                   	// #10
  408c28:	mov	x1, x0
  408c2c:	ldr	x0, [sp, #24]
  408c30:	bl	401e90 <strtoll@plt>
  408c34:	str	x0, [sp, #40]
  408c38:	ldr	x0, [sp, #24]
  408c3c:	ldrb	w0, [x0]
  408c40:	cmp	w0, #0x0
  408c44:	b.eq	408c7c <ferror@plt+0x688c>  // b.none
  408c48:	ldr	x0, [sp, #32]
  408c4c:	ldrb	w0, [x0]
  408c50:	cmp	w0, #0x0
  408c54:	b.ne	408c7c <ferror@plt+0x688c>  // b.any
  408c58:	bl	402350 <__errno_location@plt>
  408c5c:	ldr	w0, [x0]
  408c60:	cmp	w0, #0x22
  408c64:	b.eq	408c7c <ferror@plt+0x688c>  // b.none
  408c68:	ldr	x0, [sp, #40]
  408c6c:	mov	w0, w0
  408c70:	ldr	x1, [sp, #40]
  408c74:	cmp	x1, x0
  408c78:	b.eq	408c84 <ferror@plt+0x6894>  // b.none
  408c7c:	mov	w0, #0x0                   	// #0
  408c80:	b	408c98 <ferror@plt+0x68a8>
  408c84:	ldr	x0, [sp, #40]
  408c88:	mov	w1, w0
  408c8c:	ldr	x0, [sp, #16]
  408c90:	str	w1, [x0]
  408c94:	mov	w0, #0x1                   	// #1
  408c98:	ldp	x29, x30, [sp], #48
  408c9c:	ret
  408ca0:	stp	x29, x30, [sp, #-48]!
  408ca4:	mov	x29, sp
  408ca8:	str	x0, [sp, #24]
  408cac:	str	x1, [sp, #16]
  408cb0:	bl	402350 <__errno_location@plt>
  408cb4:	str	wzr, [x0]
  408cb8:	add	x0, sp, #0x20
  408cbc:	mov	w2, #0xa                   	// #10
  408cc0:	mov	x1, x0
  408cc4:	ldr	x0, [sp, #24]
  408cc8:	bl	401e90 <strtoll@plt>
  408ccc:	str	x0, [sp, #40]
  408cd0:	ldr	x0, [sp, #24]
  408cd4:	ldrb	w0, [x0]
  408cd8:	cmp	w0, #0x0
  408cdc:	b.eq	408d14 <ferror@plt+0x6924>  // b.none
  408ce0:	ldr	x0, [sp, #32]
  408ce4:	ldrb	w0, [x0]
  408ce8:	cmp	w0, #0x0
  408cec:	b.ne	408d14 <ferror@plt+0x6924>  // b.any
  408cf0:	bl	402350 <__errno_location@plt>
  408cf4:	ldr	w0, [x0]
  408cf8:	cmp	w0, #0x22
  408cfc:	b.eq	408d14 <ferror@plt+0x6924>  // b.none
  408d00:	ldr	x0, [sp, #40]
  408d04:	sxtw	x0, w0
  408d08:	ldr	x1, [sp, #40]
  408d0c:	cmp	x1, x0
  408d10:	b.eq	408d1c <ferror@plt+0x692c>  // b.none
  408d14:	mov	w0, #0x0                   	// #0
  408d18:	b	408d30 <ferror@plt+0x6940>
  408d1c:	ldr	x0, [sp, #40]
  408d20:	mov	w1, w0
  408d24:	ldr	x0, [sp, #16]
  408d28:	str	w1, [x0]
  408d2c:	mov	w0, #0x1                   	// #1
  408d30:	ldp	x29, x30, [sp], #48
  408d34:	ret
  408d38:	stp	x29, x30, [sp, #-48]!
  408d3c:	mov	x29, sp
  408d40:	str	x0, [sp, #24]
  408d44:	str	x1, [sp, #16]
  408d48:	bl	402350 <__errno_location@plt>
  408d4c:	str	wzr, [x0]
  408d50:	add	x0, sp, #0x20
  408d54:	mov	w2, #0xa                   	// #10
  408d58:	mov	x1, x0
  408d5c:	ldr	x0, [sp, #24]
  408d60:	bl	401e90 <strtoll@plt>
  408d64:	str	x0, [sp, #40]
  408d68:	ldr	x0, [sp, #24]
  408d6c:	ldrb	w0, [x0]
  408d70:	cmp	w0, #0x0
  408d74:	b.eq	408dac <ferror@plt+0x69bc>  // b.none
  408d78:	ldr	x0, [sp, #32]
  408d7c:	ldrb	w0, [x0]
  408d80:	cmp	w0, #0x0
  408d84:	b.ne	408dac <ferror@plt+0x69bc>  // b.any
  408d88:	bl	402350 <__errno_location@plt>
  408d8c:	ldr	w0, [x0]
  408d90:	cmp	w0, #0x22
  408d94:	b.eq	408dac <ferror@plt+0x69bc>  // b.none
  408d98:	ldr	x0, [sp, #40]
  408d9c:	mov	w0, w0
  408da0:	ldr	x1, [sp, #40]
  408da4:	cmp	x1, x0
  408da8:	b.eq	408db4 <ferror@plt+0x69c4>  // b.none
  408dac:	mov	w0, #0x0                   	// #0
  408db0:	b	408dc8 <ferror@plt+0x69d8>
  408db4:	ldr	x0, [sp, #40]
  408db8:	mov	w1, w0
  408dbc:	ldr	x0, [sp, #16]
  408dc0:	str	w1, [x0]
  408dc4:	mov	w0, #0x1                   	// #1
  408dc8:	ldp	x29, x30, [sp], #48
  408dcc:	ret
  408dd0:	stp	x29, x30, [sp, #-64]!
  408dd4:	mov	x29, sp
  408dd8:	stp	x19, x20, [sp, #16]
  408ddc:	adrp	x20, 41b000 <ferror@plt+0x18c10>
  408de0:	add	x20, x20, #0xde0
  408de4:	stp	x21, x22, [sp, #32]
  408de8:	adrp	x21, 41b000 <ferror@plt+0x18c10>
  408dec:	add	x21, x21, #0xdd8
  408df0:	sub	x20, x20, x21
  408df4:	mov	w22, w0
  408df8:	stp	x23, x24, [sp, #48]
  408dfc:	mov	x23, x1
  408e00:	mov	x24, x2
  408e04:	bl	401dc0 <l64a@plt-0x40>
  408e08:	cmp	xzr, x20, asr #3
  408e0c:	b.eq	408e38 <ferror@plt+0x6a48>  // b.none
  408e10:	asr	x20, x20, #3
  408e14:	mov	x19, #0x0                   	// #0
  408e18:	ldr	x3, [x21, x19, lsl #3]
  408e1c:	mov	x2, x24
  408e20:	add	x19, x19, #0x1
  408e24:	mov	x1, x23
  408e28:	mov	w0, w22
  408e2c:	blr	x3
  408e30:	cmp	x20, x19
  408e34:	b.ne	408e18 <ferror@plt+0x6a28>  // b.any
  408e38:	ldp	x19, x20, [sp, #16]
  408e3c:	ldp	x21, x22, [sp, #32]
  408e40:	ldp	x23, x24, [sp, #48]
  408e44:	ldp	x29, x30, [sp], #64
  408e48:	ret
  408e4c:	nop
  408e50:	ret
  408e54:	nop
  408e58:	mov	x2, x1
  408e5c:	mov	x1, x0
  408e60:	mov	w0, #0x0                   	// #0
  408e64:	b	402370 <__xstat@plt>
  408e68:	mov	x2, x1
  408e6c:	mov	w1, w0
  408e70:	mov	w0, #0x0                   	// #0
  408e74:	b	4022c0 <__fxstat@plt>
  408e78:	mov	x2, x1
  408e7c:	mov	x1, x0
  408e80:	mov	w0, #0x0                   	// #0
  408e84:	b	4022a0 <__lxstat@plt>

Disassembly of section .fini:

0000000000408e88 <.fini>:
  408e88:	stp	x29, x30, [sp, #-16]!
  408e8c:	mov	x29, sp
  408e90:	ldp	x29, x30, [sp], #16
  408e94:	ret
