`timescale 1 ps / 1 ps
module cpu_tb();

logic clkFPGA, rst;

cpu dut(clkFPGA, rst);	
	

	 always begin
		#1 clkFPGA = ~clkFPGA;
	 end
	 
	
initial begin

	rst = 1'b0;
	clkFPGA = 1'b1;
	#1;
	
	rst = 1'b1;
	#1;
	rst = 1'b0;

end

endmodule 
