--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lcd_top_flashcart.twx lcd_top_flashcart.ncd -o
lcd_top_flashcart.twr lcd_top_flashcart.pcf -ucf lcd_top.ucf

Design file:              lcd_top_flashcart.ncd
Physical constraint file: lcd_top_flashcart.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
8 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! data_ext<0>                       SLICE_X52Y72.A    SLICE_X52Y68.A2  !
 ! data_ext<1>                       SLICE_X54Y72.A    SLICE_X53Y68.B2  !
 ! data_ext<2>                       SLICE_X53Y71.B    SLICE_X53Y68.A6  !
 ! data_ext<3>                       SLICE_X54Y71.A    SLICE_X54Y68.D4  !
 ! data_ext<4>                       SLICE_X52Y67.A    SLICE_X54Y67.A1  !
 ! data_ext<5>                       SLICE_X56Y69.A    SLICE_X53Y69.D3  !
 ! data_ext<6>                       SLICE_X44Y61.B    SLICE_X50Y64.D6  !
 ! data_ext<7>                       SLICE_X54Y71.C    SLICE_X54Y68.B2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1665 paths analyzed, 450 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.395ns.
--------------------------------------------------------------------------------

Paths for end point audio/regs/WR3B_0 (SLICE_X62Y115.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     71.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_0 (FF)
  Destination:          audio/regs/WR3B_0 (FF)
  Requirement:          81.380ns
  Data Path Delay:      9.298ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (1.259 - 1.321)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_0 to audio/regs/WR3B_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y86.AQ      Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_0
    SLICE_X52Y74.D5      net (fanout=4)        1.999   cont/FF00_data_out<0>
    SLICE_X52Y74.D       Tilo                  0.094   tima_module/TMA/q<3>
                                                       data_ext<0>LogicTrst76
    SLICE_X52Y72.A2      net (fanout=1)        0.789   data_ext<0>LogicTrst76
    SLICE_X52Y72.A       Tilo                  0.094   tima_module/TIMA/q<5>
                                                       data_ext<0>LogicTrst116
    SLICE_X62Y115.AX     net (fanout=56)       5.880   data_ext<0>
    SLICE_X62Y115.CLK    Tdick                -0.008   audio/regs/WR3B<3>
                                                       audio/regs/WR3B_0
    -------------------------------------------------  ---------------------------
    Total                                      9.298ns (0.630ns logic, 8.668ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Paths for end point audio/regs/WR35_0 (SLICE_X74Y121.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     72.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_0 (FF)
  Destination:          audio/regs/WR35_0 (FF)
  Requirement:          81.380ns
  Data Path Delay:      9.181ns (Levels of Logic = 2)
  Clock Path Skew:      0.080ns (1.401 - 1.321)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_0 to audio/regs/WR35_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y86.AQ      Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_0
    SLICE_X52Y74.D5      net (fanout=4)        1.999   cont/FF00_data_out<0>
    SLICE_X52Y74.D       Tilo                  0.094   tima_module/TMA/q<3>
                                                       data_ext<0>LogicTrst76
    SLICE_X52Y72.A2      net (fanout=1)        0.789   data_ext<0>LogicTrst76
    SLICE_X52Y72.A       Tilo                  0.094   tima_module/TIMA/q<5>
                                                       data_ext<0>LogicTrst116
    SLICE_X74Y121.AX     net (fanout=56)       5.763   data_ext<0>
    SLICE_X74Y121.CLK    Tdick                -0.008   audio/regs/WR35<3>
                                                       audio/regs/WR35_0
    -------------------------------------------------  ---------------------------
    Total                                      9.181ns (0.630ns logic, 8.551ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point audio/regs/WR39_0 (SLICE_X58Y116.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     72.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_0 (FF)
  Destination:          audio/regs/WR39_0 (FF)
  Requirement:          81.380ns
  Data Path Delay:      9.005ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (1.250 - 1.321)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_0 to audio/regs/WR39_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y86.AQ      Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_0
    SLICE_X52Y74.D5      net (fanout=4)        1.999   cont/FF00_data_out<0>
    SLICE_X52Y74.D       Tilo                  0.094   tima_module/TMA/q<3>
                                                       data_ext<0>LogicTrst76
    SLICE_X52Y72.A2      net (fanout=1)        0.789   data_ext<0>LogicTrst76
    SLICE_X52Y72.A       Tilo                  0.094   tima_module/TIMA/q<5>
                                                       data_ext<0>LogicTrst116
    SLICE_X58Y116.AX     net (fanout=56)       5.587   data_ext<0>
    SLICE_X58Y116.CLK    Tdick                -0.008   audio/regs/WR39<3>
                                                       audio/regs/WR39_0
    -------------------------------------------------  ---------------------------
    Total                                      9.005ns (0.630ns logic, 8.375ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cont/statediv/clock_out (SLICE_X47Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont/statediv/clock_out (FF)
  Destination:          cont/statediv/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cont/statediv/clock_out to cont/statediv/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y89.AQ      Tcko                  0.414   audio/freq3div/clock_out1
                                                       cont/statediv/clock_out
    SLICE_X47Y89.A6      net (fanout=2)        0.256   cont/statediv/clock_out1
    SLICE_X47Y89.CLK     Tah         (-Th)     0.197   audio/freq3div/clock_out1
                                                       cont/statediv/clock_out_rstpot
                                                       cont/statediv/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.217ns logic, 0.256ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_6 (SLICE_X46Y95.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_6 (FF)
  Destination:          audio/freq3div/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_6 to audio/freq3div/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.AQ      Tcko                  0.414   audio/freq3div/counter<6>
                                                       audio/freq3div/counter_6
    SLICE_X46Y95.AX      net (fanout=2)        0.186   audio/freq3div/counter<6>
    SLICE_X46Y95.CLK     Tckdi       (-Th)     0.118   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<6>11_f7
                                                       audio/freq3div/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.296ns logic, 0.186ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq12div/counter_5 (SLICE_X46Y87.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq12div/counter_4 (FF)
  Destination:          audio/freq12div/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq12div/counter_4 to audio/freq12div/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y87.AQ      Tcko                  0.414   audio/freq12div/counter<5>
                                                       audio/freq12div/counter_4
    SLICE_X46Y87.B6      net (fanout=3)        0.289   audio/freq12div/counter<4>
    SLICE_X46Y87.CLK     Tah         (-Th)     0.196   audio/freq12div/counter<5>
                                                       audio/freq12div/Mcount_counter_xor<5>11
                                                       audio/freq12div/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.218ns logic, 0.289ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 79.714ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ac97_bitclk_BUFGP/BUFG/I0
  Logical resource: ac97_bitclk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: ac97_bitclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR23<7>/SR
  Logical resource: audio/regs/NR23_4/SR
  Location pin: SLICE_X9Y83.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.380ns
  High pulse: 40.690ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR23<7>/SR
  Logical resource: audio/regs/NR23_4/SR
  Location pin: SLICE_X9Y83.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ac97_bitclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bitclk    |    9.395|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1665 paths, 0 nets, and 471 connections

Design statistics:
   Minimum period:   9.395ns{1}   (Maximum frequency: 106.440MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 17:18:33 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 535 MB



