# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
do sim_RISC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regnbit
# ** Error: (vcom-42) Unsupported ModelSim library format for "./work". (Format: 4)
# ** Error: (vcom-42) Unsupported ModelSim library format for "./work". (Format: 4)
# ** Error: (vcom-42) Unsupported ModelSim library format for "./work". (Format: 4)
# ** Error: (vcom-57) Library '(null)/_primary.dat' is missing or is not a valid ModelSim library.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Unexpected signal: 11.
# ** Error: expected boolean value but got "SIGABRT"
# Error in macro ./sim_RISC.do line 2
# expected boolean value but got "SIGABRT"
#     while executing
# "vcom -93 -work ./work ../src/regnbit.vhd"
do sim_RISC.do
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity alu
# -- Compiling architecture beh of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture beh of control
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture beh of alu_control
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity imm_gen
# -- Compiling architecture beh of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity rf_32_32b
# -- Compiling architecture structure of rf_32_32b
# ** Error: ../src/RF_32_32b.vhd(27): near "ELSIF": expecting: ';'
# ** Error: ../src/RF_32_32b.vhd(27): near "THEN": expecting: <= :=
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./sim_RISC.do line 12
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/RF_32_32b.vhd"
do sim_RISC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity alu
# -- Compiling architecture beh of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture beh of control
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture beh of alu_control
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity imm_gen
# -- Compiling architecture beh of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity rf_32_32b
# -- Compiling architecture structure of rf_32_32b
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity forwarding_unit
# -- Compiling architecture beh of forwarding_unit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity hdu
# -- Compiling architecture beh of hdu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v
# -- Compiling architecture beh of risc_v
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_RISC
# 
# Top level modules:
# 	tb_RISC
# vsim work.tb_RISC 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_RISC(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.risc_v(beh)#1
# Loading work.mux_2to1_nbit(behaviour)#1
# Loading work.regnbit(behaviour)#1
# Loading work.rf_32_32b(structure)
# Loading work.imm_gen(beh)
# Loading work.control(beh)
# Loading work.hdu(beh)
# Loading work.mux_2to1_nbit(behaviour)#2
# Loading work.ff(behaviour)
# Loading work.regnbit(behaviour)#2
# Loading work.regnbit(behaviour)#3
# Loading work.regnbit(behaviour)#4
# Loading work.alu_control(beh)
# Loading work.alu(beh)
# Loading work.mux_4to1_nbit(behaviour)#1
# Loading work.forwarding_unit(beh)
# Loading work.instruction_memory(structure)
# Loading work.data_memory(structure)
# ** Error: (vish-4014) No objects found matching '/tb_RISC/MEM_WRITE_OUT_i'.
# Executing ONERROR command at macro ./wave_RISC.do line 11
# ** Error: (vish-4014) No objects found matching '/tb_RISC/MEM_READ_OUT_i'.
# Executing ONERROR command at macro ./wave_RISC.do line 12
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/sel_mux_jal_auipc'.
# Executing ONERROR command at macro ./wave_RISC.do line 18
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mem_write'.
# Executing ONERROR command at macro ./wave_RISC.do line 19
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mem_read'.
# Executing ONERROR command at macro ./wave_RISC.do line 20
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/sel_mux_jal_auipc_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 27
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mem_write_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 35
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mem_read_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 36
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/instr_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 41
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/instr_2'.
# Executing ONERROR command at macro ./wave_RISC.do line 54
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/out_mux_jal_auipc'.
# Executing ONERROR command at macro ./wave_RISC.do line 55
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/sel_mux_jal_auipc_2'.
# Executing ONERROR command at macro ./wave_RISC.do line 56
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/dm_addr_mux'.
# Executing ONERROR command at macro ./wave_RISC.do line 67
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/imm_mux'.
# Executing ONERROR command at macro ./wave_RISC.do line 68
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/out_mux_jal_auipc_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 69
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/instr_3'.
# Executing ONERROR command at macro ./wave_RISC.do line 71
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mem_write_out'.
# Executing ONERROR command at macro ./wave_RISC.do line 78
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mem_read_out'.
# Executing ONERROR command at macro ./wave_RISC.do line 79
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/contr/sel_mux_jal_auipc'.
# Executing ONERROR command at macro ./wave_RISC.do line 120
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/contr/mem_write'.
# Executing ONERROR command at macro ./wave_RISC.do line 122
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/contr/mem_read'.
# Executing ONERROR command at macro ./wave_RISC.do line 123
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/i0'.
# Executing ONERROR command at macro ./wave_RISC.do line 257
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/i1'.
# Executing ONERROR command at macro ./wave_RISC.do line 258
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/sel'.
# Executing ONERROR command at macro ./wave_RISC.do line 259
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/o'.
# Executing ONERROR command at macro ./wave_RISC.do line 260
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/d'.
# Executing ONERROR command at macro ./wave_RISC.do line 265
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/clk'.
# Executing ONERROR command at macro ./wave_RISC.do line 266
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/rst_n'.
# Executing ONERROR command at macro ./wave_RISC.do line 267
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/q'.
# Executing ONERROR command at macro ./wave_RISC.do line 268
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/d'.
# Executing ONERROR command at macro ./wave_RISC.do line 269
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/clk'.
# Executing ONERROR command at macro ./wave_RISC.do line 270
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/rst_n'.
# Executing ONERROR command at macro ./wave_RISC.do line 271
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/q'.
# Executing ONERROR command at macro ./wave_RISC.do line 272
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mux_fin/i2'.
# Executing ONERROR command at macro ./wave_RISC.do line 287
# ** Error: (vish-4014) No objects found matching '/tb_RISC/RV/mux_fin/i3'.
# Executing ONERROR command at macro ./wave_RISC.do line 288
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 4  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 4  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 25 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 335 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 615 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 1085 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1225 ns  Iteration: 2  Instance: /tb_RISC/DM
add wave sim:/tb_RISC/RV/dm_write_out
add wave sim:/tb_RISC/RV/dm_read_out
add wave sim:/tb_RISC/RV/dm_addr_s
add wave sim:/tb_RISC/RV/dm_write_1
add wave sim:/tb_RISC/RV/dm_write_1
add wave sim:/tb_RISC/RV/dm_read_1
add wave sim:/tb_RISC/RV/dm_read_1
add wave sim:/tb_RISC/RV/out_mux_mem
add wave sim:/tb_RISC/RV/enable_pc
add wave sim:/tb_RISC/RV/out_mux_mem_1
add wave sim:/tb_RISC/RV/mem_to_reg_3
add wave sim:/tb_RISC/RV/rd_3
add wave sim:/tb_RISC/RV/out_mux_fin
add wave sim:/tb_RISC/RV/out_forw_a1
add wave sim:/tb_RISC/RV/out_forw_a2
add wave sim:/tb_RISC/RV/out_forw_b1
add wave sim:/tb_RISC/RV/out_forw_b2
add wave sim:/tb_RISC/RV/enable_pc_id
add wave sim:/tb_RISC/RV/out_cu
add wave sim:/tb_RISC/RV/ctrl_hazard
add wave sim:/tb_RISC/RV/sel_mux_hdu
add wave sim:/tb_RISC/RV/enable_pc
restart
# Loading work.tb_RISC(fast)
run 3 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 4  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 4  Instance: /tb_RISC/RV/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 25 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 335 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 615 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER is returning a negative result.
#    Time: 1085 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1225 ns  Iteration: 2  Instance: /tb_RISC/DM

