# FIR-Filter-Design-in-SystemVerilog
A generic FIR filter implementation in System Verilog, and verified with Cocotb


Steps: 
1. Python Implementation --> Extract the filter co-effecients 
2. D Flip Flop --> Design and Verify 
3. Single Element 
4. Whole Filter Design 
5. Cocotb Verification

