{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468543023959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468543023959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 21:37:03 2016 " "Processing started: Thu Jul 14 21:37:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468543023959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1468543023959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prime_8bits -c prime_8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off prime_8bits -c prime_8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1468543023959 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1468543024912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_wbitsr1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_wbitsr1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_WbitsR1-arch_1 " "Found design unit 1: counter_WbitsR1-arch_1" {  } { { "counter_WbitsR1.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/counter_WbitsR1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026287 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_WbitsR1 " "Found entity 1: counter_WbitsR1" {  } { { "counter_WbitsR1.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/counter_WbitsR1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_wbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_wbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_Wbits-arch " "Found design unit 1: sub_Wbits-arch" {  } { { "sub_Wbits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/sub_Wbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026319 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_Wbits " "Found entity 1: sub_Wbits" {  } { { "sub_Wbits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/sub_Wbits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_pp_wbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_pp_wbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pp_Wbits-arch_1 " "Found design unit 1: reg_pp_Wbits-arch_1" {  } { { "reg_pp_Wbits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/reg_pp_Wbits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026350 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_pp_Wbits " "Found entity 1: reg_pp_Wbits" {  } { { "reg_pp_Wbits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/reg_pp_Wbits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_as.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_as.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_as-arch " "Found design unit 1: multiplier_as-arch" {  } { { "multiplier_as.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/multiplier_as.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026381 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier_as " "Found entity 1: multiplier_as" {  } { { "multiplier_as.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/multiplier_as.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_datapath-arch " "Found design unit 1: module_datapath-arch" {  } { { "module_datapath.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026397 ""} { "Info" "ISGN_ENTITY_NAME" "1 module_datapath " "Found entity 1: module_datapath" {  } { { "module_datapath.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_control-arch " "Found design unit 1: module_control-arch" {  } { { "module_control.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026428 ""} { "Info" "ISGN_ENTITY_NAME" "1 module_control " "Found entity 1: module_control" {  } { { "module_control.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_8bits-arch " "Found design unit 1: module_8bits-arch" {  } { { "module_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_8bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026459 ""} { "Info" "ISGN_ENTITY_NAME" "1 module_8bits " "Found entity 1: module_8bits" {  } { { "module_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "less_than.vhd 2 1 " "Found 2 design units, including 1 entities, in source file less_than.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 less_than-arch " "Found design unit 1: less_than-arch" {  } { { "less_than.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/less_than.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026490 ""} { "Info" "ISGN_ENTITY_NAME" "1 less_than " "Found entity 1: less_than" {  } { { "less_than.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/less_than.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-arch " "Found design unit 1: halfadder-arch" {  } { { "halfadder.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/halfadder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026537 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/halfadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arch " "Found design unit 1: fulladder-arch" {  } { { "fulladder.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026569 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_wbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_wbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Wbits-arch_1 " "Found design unit 1: counter_Wbits-arch_1" {  } { { "counter_Wbits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/counter_Wbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026615 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Wbits " "Found entity 1: counter_Wbits" {  } { { "counter_Wbits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/counter_Wbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arch " "Found design unit 1: adder-arch" {  } { { "adder.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026647 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prime_datapath-arch " "Found design unit 1: prime_datapath-arch" {  } { { "prime_datapath.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026678 ""} { "Info" "ISGN_ENTITY_NAME" "1 prime_datapath " "Found entity 1: prime_datapath" {  } { { "prime_datapath.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prime_control-arch " "Found design unit 1: prime_control-arch" {  } { { "prime_control.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026740 ""} { "Info" "ISGN_ENTITY_NAME" "1 prime_control " "Found entity 1: prime_control" {  } { { "prime_control.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prime_8bits-arch " "Found design unit 1: prime_8bits-arch" {  } { { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026772 ""} { "Info" "ISGN_ENTITY_NAME" "1 prime_8bits " "Found entity 1: prime_8bits" {  } { { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bigger_than.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bigger_than.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigger_than-arch " "Found design unit 1: bigger_than-arch" {  } { { "bigger_than.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/bigger_than.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026803 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigger_than " "Found entity 1: bigger_than" {  } { { "bigger_than.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/bigger_than.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equal-arch " "Found design unit 1: equal-arch" {  } { { "equal.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/equal.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026834 ""} { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "equal.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/equal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468543026834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468543026834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prime_8bits " "Elaborating entity \"prime_8bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1468543027162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prime_control prime_control:u_control " "Elaborating entity \"prime_control\" for hierarchy \"prime_control:u_control\"" {  } { { "prime_8bits.vhd" "u_control" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prime_datapath prime_datapath:u_datapath " "Elaborating entity \"prime_datapath\" for hierarchy \"prime_datapath:u_datapath\"" {  } { { "prime_8bits.vhd" "u_datapath" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pp_Wbits prime_datapath:u_datapath\|reg_pp_Wbits:u_regX " "Elaborating entity \"reg_pp_Wbits\" for hierarchy \"prime_datapath:u_datapath\|reg_pp_Wbits:u_regX\"" {  } { { "prime_datapath.vhd" "u_regX" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_datapath.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_WbitsR1 prime_datapath:u_datapath\|counter_WbitsR1:u_countI " "Elaborating entity \"counter_WbitsR1\" for hierarchy \"prime_datapath:u_datapath\|counter_WbitsR1:u_countI\"" {  } { { "prime_datapath.vhd" "u_countI" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_datapath.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_8bits prime_datapath:u_datapath\|module_8bits:u_module " "Elaborating entity \"module_8bits\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\"" {  } { { "prime_datapath.vhd" "u_module" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_datapath.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_control prime_datapath:u_datapath\|module_8bits:u_module\|module_control:u_control " "Elaborating entity \"module_control\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_control:u_control\"" {  } { { "module_8bits.vhd" "u_control" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_8bits.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_datapath prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath " "Elaborating entity \"module_datapath\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\"" {  } { { "module_8bits.vhd" "u_datapath" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_8bits.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Wbits prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|counter_Wbits:u_contK " "Elaborating entity \"counter_Wbits\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|counter_Wbits:u_contK\"" {  } { { "module_datapath.vhd" "u_contK" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_as prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB " "Elaborating entity \"multiplier_as\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\"" {  } { { "module_datapath.vhd" "u_KmultB" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_0 " "Elaborating entity \"adder\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_0\"" {  } { { "multiplier_as.vhd" "u_0" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/multiplier_as.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_0\|halfadder:u_0 " "Elaborating entity \"halfadder\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_0\|halfadder:u_0\"" {  } { { "adder.vhd" "u_0" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/adder.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_0\|fulladder:\\f_0:1:u_1 " "Elaborating entity \"fulladder\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_0\|fulladder:\\f_0:1:u_1\"" {  } { { "adder.vhd" "\\f_0:1:u_1" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/adder.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_2 " "Elaborating entity \"adder\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_2\"" {  } { { "multiplier_as.vhd" "u_2" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/multiplier_as.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_3 " "Elaborating entity \"adder\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_3\"" {  } { { "multiplier_as.vhd" "u_3" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/multiplier_as.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_4 " "Elaborating entity \"adder\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_4\"" {  } { { "multiplier_as.vhd" "u_4" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/multiplier_as.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543027975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_5 " "Elaborating entity \"adder\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_5\"" {  } { { "multiplier_as.vhd" "u_5" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/multiplier_as.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543028147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_6 " "Elaborating entity \"adder\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_6\"" {  } { { "multiplier_as.vhd" "u_6" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/multiplier_as.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543028319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_7 " "Elaborating entity \"adder\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|multiplier_as:u_KmultB\|adder:u_7\"" {  } { { "multiplier_as.vhd" "u_7" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/multiplier_as.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543028490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_Wbits prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|sub_Wbits:u_AsubMultRes " "Elaborating entity \"sub_Wbits\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|sub_Wbits:u_AsubMultRes\"" {  } { { "module_datapath.vhd" "u_AsubMultRes" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_datapath.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543028662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "less_than prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|less_than:u_less_than " "Elaborating entity \"less_than\" for hierarchy \"prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|less_than:u_less_than\"" {  } { { "module_datapath.vhd" "u_less_than" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_datapath.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543028678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal prime_datapath:u_datapath\|equal:u_equal " "Elaborating entity \"equal\" for hierarchy \"prime_datapath:u_datapath\|equal:u_equal\"" {  } { { "prime_datapath.vhd" "u_equal" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543028709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigger_than prime_datapath:u_datapath\|bigger_than:u_biggerthan " "Elaborating entity \"bigger_than\" for hierarchy \"prime_datapath:u_datapath\|bigger_than:u_biggerthan\"" {  } { { "prime_datapath.vhd" "u_biggerthan" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_datapath.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543028725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pp_Wbits prime_datapath:u_datapath\|reg_pp_Wbits:u_regOut " "Elaborating entity \"reg_pp_Wbits\" for hierarchy \"prime_datapath:u_datapath\|reg_pp_Wbits:u_regOut\"" {  } { { "prime_datapath.vhd" "u_regOut" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_datapath.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468543028756 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counter_WbitsR1.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/counter_WbitsR1.vhd" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1468543029990 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1468543029990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1468543032194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468543032194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1468543032397 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1468543032397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1468543032397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1468543032397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468543032475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 21:37:12 2016 " "Processing ended: Thu Jul 14 21:37:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468543032475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468543032475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468543032475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468543032475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468543035084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468543035084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 21:37:14 2016 " "Processing started: Thu Jul 14 21:37:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468543035084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1468543035084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off prime_8bits -c prime_8bits " "Command: quartus_fit --read_settings_files=off --write_settings_files=off prime_8bits -c prime_8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1468543035084 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1468543035256 ""}
{ "Info" "0" "" "Project  = prime_8bits" {  } {  } 0 0 "Project  = prime_8bits" 0 0 "Fitter" 0 0 1468543035256 ""}
{ "Info" "0" "" "Revision = prime_8bits" {  } {  } 0 0 "Revision = prime_8bits" 0 0 "Fitter" 0 0 1468543035272 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1468543035522 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "prime_8bits EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"prime_8bits\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1468543035537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1468543035600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1468543035600 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1468543035740 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1468543035772 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1468543037350 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1468543037350 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1468543037350 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1468543037350 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1468543037350 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1468543037350 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1468543037350 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_res " "Pin o_res not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { o_res } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_rdy " "Pin o_rdy not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { o_rdy } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_rdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_clk " "Pin i_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_clk } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_clrn " "Pin i_clrn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_clrn } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clrn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_startn " "Pin i_startn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_startn } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_startn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[7\] " "Pin i_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_data[7] } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[6\] " "Pin i_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_data[6] } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[5\] " "Pin i_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_data[5] } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[4\] " "Pin i_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_data[4] } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[3\] " "Pin i_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_data[3] } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[2\] " "Pin i_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_data[2] } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[1\] " "Pin i_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_data[1] } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[0\] " "Pin i_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_data[0] } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468543037459 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1468543037459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prime_8bits.sdc " "Synopsys Design Constraints File file not found: 'prime_8bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1468543037694 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1468543037709 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1468543037725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node i_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1468543037803 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_clk } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1468543037803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clrn (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node i_clrn (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1468543037819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prime_datapath:u_datapath\|w_clrnRegs " "Destination node prime_datapath:u_datapath\|w_clrnRegs" {  } { { "prime_datapath.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_datapath.vhd" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { prime_datapath:u_datapath|w_clrnRegs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468543037819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|w_clrnK " "Destination node prime_datapath:u_datapath\|module_8bits:u_module\|module_datapath:u_datapath\|w_clrnK" {  } { { "module_datapath.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_datapath.vhd" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|w_clrnK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468543037819 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1468543037819 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { i_clrn } } } { "prime_8bits.vhd" "" { Text "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clrn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1468543037819 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1468543037975 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1468543037975 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1468543037990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1468543037990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1468543037990 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1468543037990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1468543037990 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1468543037990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1468543038022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1468543038022 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1468543038022 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 9 2 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 9 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1468543038022 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1468543038022 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1468543038022 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468543038022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468543038022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468543038022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468543038022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468543038022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468543038022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468543038022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468543038022 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1468543038022 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1468543038022 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468543038037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1468543041631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468543041912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1468543041928 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1468543043522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468543043522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1468543043647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y12 X54_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } { { "loc" "" { Generic "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} 44 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1468543045256 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1468543045256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468543046022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1468543046037 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1468543046037 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1468543046053 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1468543046069 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_res 0 " "Pin \"o_res\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468543046084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_rdy 0 " "Pin \"o_rdy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468543046084 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1468543046084 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1468543046287 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1468543046319 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1468543046553 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468543047225 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1468543047303 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Projeto de Sistemas Digitais/M3/prime_8bits/output_files/prime_8bits.fit.smsg " "Generated suppressed messages file Z:/Projeto de Sistemas Digitais/M3/prime_8bits/output_files/prime_8bits.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1468543047459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468543047912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 21:37:27 2016 " "Processing ended: Thu Jul 14 21:37:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468543047912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468543047912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468543047912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1468543047912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1468543050350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468543050350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 21:37:30 2016 " "Processing started: Thu Jul 14 21:37:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468543050350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1468543050350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off prime_8bits -c prime_8bits " "Command: quartus_asm --read_settings_files=off --write_settings_files=off prime_8bits -c prime_8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1468543050350 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1468543052756 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1468543052850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468543054100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 21:37:34 2016 " "Processing ended: Thu Jul 14 21:37:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468543054100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468543054100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468543054100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1468543054100 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1468543054803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1468543056350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468543056350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 21:37:35 2016 " "Processing started: Thu Jul 14 21:37:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468543056350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1468543056350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta prime_8bits -c prime_8bits " "Command: quartus_sta prime_8bits -c prime_8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1468543056350 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1468543056475 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1468543056881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1468543056944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1468543056944 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prime_8bits.sdc " "Synopsys Design Constraints File file not found: 'prime_8bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1468543057162 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1468543057162 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057162 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057162 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1468543057162 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1468543057225 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1468543057256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.588 " "Worst-case setup slack is -7.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.588       -93.599 i_clk  " "   -7.588       -93.599 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1468543057272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 i_clk  " "    0.391         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1468543057287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.802 " "Worst-case recovery slack is -0.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.802       -17.484 i_clk  " "   -0.802       -17.484 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1468543057287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.429 " "Worst-case removal slack is 1.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429         0.000 i_clk  " "    1.429         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1468543057303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -72.380 i_clk  " "   -1.380       -72.380 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1468543057303 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1468543057444 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1468543057444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1468543057459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.691 " "Worst-case setup slack is -2.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.691       -17.493 i_clk  " "   -2.691       -17.493 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1468543057475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 i_clk  " "    0.215         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1468543057490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.064 " "Worst-case recovery slack is 0.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064         0.000 i_clk  " "    0.064         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1468543057506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.747 " "Worst-case removal slack is 0.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747         0.000 i_clk  " "    0.747         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1468543057506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -72.380 i_clk  " "   -1.380       -72.380 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1468543057522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1468543057522 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1468543057647 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1468543057709 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1468543057725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468543057897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 21:37:37 2016 " "Processing ended: Thu Jul 14 21:37:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468543057897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468543057897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468543057897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468543057897 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468543060240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468543060256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 21:37:39 2016 " "Processing started: Thu Jul 14 21:37:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468543060256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1468543060256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off prime_8bits -c prime_8bits " "Command: quartus_eda --read_settings_files=off --write_settings_files=off prime_8bits -c prime_8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1468543060256 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "prime_8bits.vho\", \"prime_8bits_fast.vho prime_8bits_vhd.sdo prime_8bits_vhd_fast.sdo Z:/Projeto de Sistemas Digitais/M3/prime_8bits/simulation/modelsim/ simulation " "Generated files \"prime_8bits.vho\", \"prime_8bits_fast.vho\", \"prime_8bits_vhd.sdo\" and \"prime_8bits_vhd_fast.sdo\" in directory \"Z:/Projeto de Sistemas Digitais/M3/prime_8bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1468543061319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468543061428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 21:37:41 2016 " "Processing ended: Thu Jul 14 21:37:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468543061428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468543061428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468543061428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468543061428 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468543062131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468543112996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468543113012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 21:38:32 2016 " "Processing started: Thu Jul 14 21:38:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468543113012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1468543113012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp prime_8bits -c prime_8bits --netlist_type=sgate " "Command: quartus_rpp prime_8bits -c prime_8bits --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1468543113012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468543113387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 21:38:33 2016 " "Processing ended: Thu Jul 14 21:38:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468543113387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468543113387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468543113387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1468543113387 ""}
