// Seed: 3266567840
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri1 id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_8 = 32'd4
) (
    input uwire id_0,
    input tri0 _id_1,
    output supply1 id_2,
    output logic id_3
);
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
  always @(-1) id_3 <= 1;
  logic id_5;
  ;
  logic [7:0][1 : 1 'b0] id_6;
  logic id_7;
  ;
  wire _id_8;
  assign id_6[id_8] = id_6;
  logic [1  <  id_1 : 1] id_9 = -1'd0;
  wire id_10;
  assign id_7 = -1'h0;
endmodule
