From c2e3e1c27a1bc00f36389aa1939c5bc2e3c3bd21 Mon Sep 17 00:00:00 2001
From: huang zhibao <hzb@rock-chips.com>
Date: Thu, 25 Aug 2016 15:33:19 +0800
Subject: [PATCH 06/11] ARM: dts: rk3288: add hdcp2.2

---
 arch/arm/boot/dts/rk3288.dtsi |   13 ++++++++++++-
 1 file changed, 12 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
index 16df09a..c0abe32 100755
--- a/arch/arm/boot/dts/rk3288.dtsi
+++ b/arch/arm/boot/dts/rk3288.dtsi
@@ -520,7 +520,8 @@
 			<&clk_vepu 300000000>, <&clk_vdpu 300000000>,
 			<&clk_edp 200000000>, <&clk_isp 200000000>,
 			<&clk_isp_jpe 400000000>, <&clk_tsp 80000000>,
-			<&clk_tspout 80000000>, <&clk_mac 125000000>;
+			<&clk_tspout 80000000>, <&clk_mac 125000000>,
+			<&aclk_vio0 594000000>;
 	};
 
 	clocks-enable {
@@ -775,6 +776,15 @@
 		clock-names = "pclk_hdmi", "hdcp_clk_hdmi", "cec_clk_hdmi";
 		status = "disabled";
 	};
+	
+	hdmi_hdcp2: hdmi_hdcp2@ff974000 {
+		compatible = "rockchip,rk3288-hdmi-hdcp2";
+		reg = <0xff974000 0x4000>,
+		      <0xff978000 0x4000>;
+		clocks = <&aclk_hdcp>, <&clk_hdcp>, <&clk_gates15 12>;
+		clock-names = "aclk_hdcp2", "hdcp2_clk_hdmi", "pclk_hdcp2";
+		status = "disabled";
+	};	
 
 	lcdc0: lcdc@ff930000 {
 		compatible = "rockchip,rk3288-lcdc";
@@ -1135,6 +1145,7 @@
 		interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
 		clocks = <&clk_gates13 5>, <&clk_gates7 6>;
 		clock-names = "clk_usbphy3", "hclk_usb3";
+		status = "okay";
 	};
 
 	hsic: hsic@ff5c0000 {
-- 
1.7.9.5

