# ***CONFIGURABLE CACHE***
# Configurable Cache (SystemVerilog Implementation)

> **Parametric, synthesizable cache design with configurable associativity, block size, and replacement policies for learning and embedded systems.**

🗓️ Last updated: July 22, 2025  
© 2025 Maktab-e-Digital Systems Lahore. Licensed under the Apache 2.0 License.

---
## 📁 Directory Structure

Cache_Project/
├── Direct_Mapped_Cache/
│   ├── docs/
│   ├── rtl/
│   ├── testbench/
│   └── modular_integration/
│       ├── rtl/
│       └── testbench/
│
├── 2_Way_Set_Associative_Cache/
│   ├── docs/
│   ├── rtl/
│   ├── testbench/
│   └── modular_integration/
│       ├── rtl/
│       └── testbench/
│
├── 4_Way_Set_Associative_Cache/
│   ├── rtl/
│   ├── testbench/
│   └── modular_integration/
│       ├── rtl/
│       └── testbench/
│
└── Configurable_N_Way_Set_Associative_Cache/
    ├── rtl/
    ├── testbench/
    └── modular_integration/
        ├── rtl/
        └── testbench/


[Documentation Status](https://repo-k.readthedocs.io/en/latest/)
