design_1_microblaze_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_1/sim/design_1_microblaze_0_1.vhd,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_uartlite_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_1/sim/design_1_axi_uartlite_0_1.vhd,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_mdm_1_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_2/sim/design_1_mdm_1_2.vhd,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_clk_wiz_0_100M_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_1/sim/design_1_rst_clk_wiz_0_100M_1.vhd,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_v10_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_2/sim/design_1_dlmb_v10_2.vhd,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_v10_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_2/sim/design_1_ilmb_v10_2.vhd,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_bram_if_cntlr_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_2/sim/design_1_dlmb_bram_if_cntlr_2.vhd,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_bram_if_cntlr_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/sim/design_1_ilmb_bram_if_cntlr_2.vhd,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_lmb_bram_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_2/sim/design_1_lmb_bram_2.v,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../microblaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
