// Seed: 2033608078
module module_0 (
    input  wor  id_0,
    input  tri1 id_1,
    output wand id_2,
    input  wire id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    input  wor  id_0,
    input  wor  _id_1,
    output wire id_2,
    output tri0 id_3,
    input  wand id_4
);
  logic [1 : -1] id_6;
  logic [-1 : id_1] id_7;
  ;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_3,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_0.id_1 = 0;
endmodule
