; Check fp16 implementation status.

; Disable the test in debug build since CHECK-SVML will be complicated.
; UNSUPPORTED: debug-build

; RUN: SATest -BUILD --config=%S/math-f16.tst.cfg -tsize=64 -cpuarch="sapphirerapids" -llvm-option=-print-after=vplan-vec -dump-llvm-file %t.ll 2>&1 | FileCheck %s -check-prefixes=CHECK,CHECK-VPLAN
; FileCheck --input-file=%t.ll -check-prefixes=CHECK-SVML

; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4acosDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5acoshDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z6acospiDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4asinDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5asinhDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z6asinpiDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4atanDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5atan2Dv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5atanhDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z6atanpiDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z7atan2piDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4cbrtDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4ceilDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z8copysignDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4coshDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5cospiDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4erfcDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z3erfDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z3expDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4exp2Dv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5exp10Dv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5expm1Dv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4fabsDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4fdimDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5floorDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z3fmaDv64_DhS_S_(<64 x half> {{.*}}, <64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4fmaxDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4fmaxDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4fminDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4fminDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4fmodDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5hypotDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x i32> @_Z5ilogbDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5ldexpDv64_DhDv64_i(<64 x half> {{.*}}, <64 x i32> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z6lgammaDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z3logDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4log2Dv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5log10Dv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5log1pDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4logbDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z3madDv64_DhS_S_(<64 x half> {{.*}}, <64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z6maxmagDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z6minmagDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z3nanDv64_t(<64 x i16> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z9nextafterDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z3powDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4pownDv64_DhDv64_i(<64 x half> {{.*}}, <64 x i32> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4powrDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z9remainderDv64_DhS_(<64 x half> {{.*}}, <64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4rintDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5rootnDv64_DhDv64_i(<64 x half> {{.*}}, <64 x i32> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5roundDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5rsqrtDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4sinhDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5sinpiDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4sqrtDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z3tanDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4tanhDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5tanpiDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z6tgammaDv64_Dh(<64 x half> {{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5truncDv64_Dh(<64 x half> {{.*}})

; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5fractDv64_DhPU3AS1Dh(<64 x half> {{.*}}, {{.*}} addrspace(1){{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z4modfDv64_DhPU3AS1Dh(<64 x half> {{.*}}, {{.*}} addrspace(1){{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z6sincosDv64_DhPU3AS1Dh(<64 x half> {{.*}}, {{.*}} addrspace(1){{.*}})

; CHECK-VPLAN: call{{.*}} <64 x half> @_Z5frexpDv64_DhPU3AS1i(<64 x half> {{.*}}, {{.*}} addrspace(1){{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z8lgamma_rDv64_DhPU3AS1i(<64 x half> {{.*}}, {{.*}} addrspace(1){{.*}})
; CHECK-VPLAN: call{{.*}} <64 x half> @_Z6remquoDv64_DhS_PU3AS1i(<64 x half> {{.*}}, <64 x half> {{.*}}, {{.*}} addrspace(1){{.*}})

; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acoss32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acoss32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acoshs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acoshs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acospis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_acospis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asins32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asins32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asinhs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asinhs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asinpis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_asinpis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atans32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atans32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atan2s32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atan2s32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atanhs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atanhs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atanpis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atanpis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atan2pis32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_atan2pis32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_cbrts32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_cbrts32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_coss32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_coss32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_coshs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_coshs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_cospis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_cospis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_erfcs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_erfcs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_erfs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_erfs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exps32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exps32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exp2s32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exp2s32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exp10s32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_exp10s32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_expm1s32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_expm1s32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_fmods32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_fmods32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_hypots32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_hypots32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x i32> @__ocl_svml_{{[xz]}}1_ilogbs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x i32> @__ocl_svml_{{[xz]}}1_ilogbs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_ldexps32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_ldexps32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_lgammas32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_lgammas32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_logs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_logs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log2s32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log2s32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log10s32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log10s32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log1ps32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_log1ps32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_logbs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_logbs32(<32 x half> {{.*}})
; CHECK-SVML-NOT: call{{.*}}@__ocl_svml_{{[xz]}}1_nextafters
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_pows32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_pows32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML-NOT: call{{.*}}@__ocl_svml_{{[xz]}}1_powns
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_powrs32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_powrs32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_remainders32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_remainders32(<32 x half> {{.*}}, <32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rootns32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rootns32(<32 x half> {{.*}}, <32 x i32> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rounds32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rounds32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rsqrts32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_rsqrts32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sins32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sins32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sinhs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sinhs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sinpis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sinpis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sqrts32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sqrts32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tans32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tans32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tanhs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tanhs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tanpis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tanpis32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tgammas32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_tgammas32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_truncs32(<32 x half> {{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_truncs32(<32 x half> {{.*}})

; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_fracts32(<32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_fracts32(<32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_modfs32(<32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_modfs32(<32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sincoss32(<32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_sincoss32(<32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})

; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_frexps32(<32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_frexps32(<32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_lgammars32(<32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_lgammars32(<32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_remquos32(<32 x half> {{.*}}, <32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})
; CHECK-SVML: call{{.*}} intel_ocl_bicc_avx512 <32 x half> @__ocl_svml_{{[xz]}}1_remquos32(<32 x half> {{.*}}, <32 x half> {{.*}}, {{.*}} addrspace(4){{.*}})

; CHECK: Test program was successfully built
