$date
	Thu Nov 02 11:32:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_VoterPlus $end
$var wire 8 ! result [7:0] $end
$var parameter 32 " PERIOD $end
$var reg 1 # clk $end
$var reg 32 $ np [31:0] $end
$var reg 1 % reset $end
$var reg 8 & vip [7:0] $end
$var reg 1 ' vvip $end
$scope module u_VoterPlus $end
$var wire 1 # clk $end
$var wire 32 ( np [31:0] $end
$var wire 1 % reset $end
$var wire 8 ) vip [7:0] $end
$var wire 1 ' vvip $end
$var reg 8 * result [7:0] $end
$var reg 32 + st_np [31:0] $end
$var reg 8 , st_vip [7:0] $end
$var reg 1 - st_vvip $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx .
x-
bx ,
bx +
bx *
b0 )
b0 (
0'
b0 &
0%
b0 $
0#
bx !
$end
