#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026dc6b42b80 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
P_0000026dc6b95210 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001100>;
v0000026dc6c00730_0 .var "a", 11 0;
v0000026dc6c00cd0_0 .var "b", 11 0;
v0000026dc6c007d0_0 .var "ci", 0 0;
v0000026dc6c016d0_0 .net "co", 0 0, L_0000026dc6c0aae0;  1 drivers
v0000026dc6c01810_0 .net "s", 11 0, L_0000026dc6c09460;  1 drivers
S_0000026dc6b42d10 .scope module, "dut" "fa_nbit" 2 8, 3 3 0, S_0000026dc6b42b80;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 12 "s";
    .port_info 4 /OUTPUT 1 "co";
P_0000026dc6b95850 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000001100>;
L_0000026dc6b9b280 .functor BUFZ 1, v0000026dc6c007d0_0, C4<0>, C4<0>, C4<0>;
v0000026dc6c00370_0 .net *"_ivl_89", 0 0, L_0000026dc6b9b280;  1 drivers
v0000026dc6c00410_0 .net "a", 11 0, v0000026dc6c00730_0;  1 drivers
v0000026dc6c01630_0 .net "b", 11 0, v0000026dc6c00cd0_0;  1 drivers
v0000026dc6c011d0_0 .net "c", 12 0, L_0000026dc6c0b1c0;  1 drivers
v0000026dc6c004b0_0 .net "ci", 0 0, v0000026dc6c007d0_0;  1 drivers
v0000026dc6c00b90_0 .net "co", 0 0, L_0000026dc6c0aae0;  alias, 1 drivers
v0000026dc6c01090_0 .net "s", 11 0, L_0000026dc6c09460;  alias, 1 drivers
L_0000026dc6c009b0 .part v0000026dc6c00730_0, 0, 1;
L_0000026dc6c01e50 .part v0000026dc6c00cd0_0, 0, 1;
L_0000026dc6c00af0 .part L_0000026dc6c0b1c0, 0, 1;
L_0000026dc6c02560 .part v0000026dc6c00730_0, 1, 1;
L_0000026dc6c03140 .part v0000026dc6c00cd0_0, 1, 1;
L_0000026dc6c04180 .part L_0000026dc6c0b1c0, 1, 1;
L_0000026dc6c03640 .part v0000026dc6c00730_0, 2, 1;
L_0000026dc6c02740 .part v0000026dc6c00cd0_0, 2, 1;
L_0000026dc6c03280 .part L_0000026dc6c0b1c0, 2, 1;
L_0000026dc6c040e0 .part v0000026dc6c00730_0, 3, 1;
L_0000026dc6c03960 .part v0000026dc6c00cd0_0, 3, 1;
L_0000026dc6c03c80 .part L_0000026dc6c0b1c0, 3, 1;
L_0000026dc6c03a00 .part v0000026dc6c00730_0, 4, 1;
L_0000026dc6c03b40 .part v0000026dc6c00cd0_0, 4, 1;
L_0000026dc6c03be0 .part L_0000026dc6c0b1c0, 4, 1;
L_0000026dc6c02d80 .part v0000026dc6c00730_0, 5, 1;
L_0000026dc6c02ec0 .part v0000026dc6c00cd0_0, 5, 1;
L_0000026dc6c02f60 .part L_0000026dc6c0b1c0, 5, 1;
L_0000026dc6c05580 .part v0000026dc6c00730_0, 6, 1;
L_0000026dc6c05d00 .part v0000026dc6c00cd0_0, 6, 1;
L_0000026dc6c05620 .part L_0000026dc6c0b1c0, 6, 1;
L_0000026dc6c06b60 .part v0000026dc6c00730_0, 7, 1;
L_0000026dc6c06ac0 .part v0000026dc6c00cd0_0, 7, 1;
L_0000026dc6c059e0 .part L_0000026dc6c0b1c0, 7, 1;
L_0000026dc6c06a20 .part v0000026dc6c00730_0, 8, 1;
L_0000026dc6c06520 .part v0000026dc6c00cd0_0, 8, 1;
L_0000026dc6c062a0 .part L_0000026dc6c0b1c0, 8, 1;
L_0000026dc6c05440 .part v0000026dc6c00730_0, 9, 1;
L_0000026dc6c06f20 .part v0000026dc6c00cd0_0, 9, 1;
L_0000026dc6c06de0 .part L_0000026dc6c0b1c0, 9, 1;
L_0000026dc6c05bc0 .part v0000026dc6c00730_0, 10, 1;
L_0000026dc6c06020 .part v0000026dc6c00cd0_0, 10, 1;
L_0000026dc6c06480 .part L_0000026dc6c0b1c0, 10, 1;
L_0000026dc6c0a720 .part v0000026dc6c00730_0, 11, 1;
L_0000026dc6c09d20 .part v0000026dc6c00cd0_0, 11, 1;
L_0000026dc6c096e0 .part L_0000026dc6c0b1c0, 11, 1;
LS_0000026dc6c09460_0_0 .concat8 [ 1 1 1 1], L_0000026dc6c01950, L_0000026dc6c02880, L_0000026dc6c03fa0, L_0000026dc6c035a0;
LS_0000026dc6c09460_0_4 .concat8 [ 1 1 1 1], L_0000026dc6c02380, L_0000026dc6c03e60, L_0000026dc6c06980, L_0000026dc6c054e0;
LS_0000026dc6c09460_0_8 .concat8 [ 1 1 1 1], L_0000026dc6c05f80, L_0000026dc6c067a0, L_0000026dc6c068e0, L_0000026dc6c0acc0;
L_0000026dc6c09460 .concat8 [ 4 4 4 0], LS_0000026dc6c09460_0_0, LS_0000026dc6c09460_0_4, LS_0000026dc6c09460_0_8;
LS_0000026dc6c0b1c0_0_0 .concat8 [ 1 1 1 1], L_0000026dc6b9b280, L_0000026dc6c018b0, L_0000026dc6c00c30, L_0000026dc6c03780;
LS_0000026dc6c0b1c0_0_4 .concat8 [ 1 1 1 1], L_0000026dc6c02600, L_0000026dc6c031e0, L_0000026dc6c03dc0, L_0000026dc6c03000;
LS_0000026dc6c0b1c0_0_8 .concat8 [ 1 1 1 1], L_0000026dc6c063e0, L_0000026dc6c058a0, L_0000026dc6c065c0, L_0000026dc6c05800;
LS_0000026dc6c0b1c0_0_12 .concat8 [ 1 0 0 0], L_0000026dc6c060c0;
L_0000026dc6c0b1c0 .concat8 [ 4 4 4 1], LS_0000026dc6c0b1c0_0_0, LS_0000026dc6c0b1c0_0_4, LS_0000026dc6c0b1c0_0_8, LS_0000026dc6c0b1c0_0_12;
L_0000026dc6c0aae0 .part L_0000026dc6c0b1c0, 12, 1;
S_0000026dc6b42ea0 .scope generate, "genblk1[0]" "genblk1[0]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b94f50 .param/l "i" 0 3 26, +C4<00>;
S_0000026dc6c5d5f0 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6b42ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c600d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6b93fc0_0 .net *"_ivl_10", 0 0, L_0000026dc6c600d0;  1 drivers
v0000026dc6b947e0_0 .net *"_ivl_11", 1 0, L_0000026dc6c01bd0;  1 drivers
v0000026dc6b92b20_0 .net *"_ivl_13", 1 0, L_0000026dc6c01c70;  1 drivers
L_0000026dc6c60118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6b92bc0_0 .net *"_ivl_16", 0 0, L_0000026dc6c60118;  1 drivers
v0000026dc6b94060_0 .net *"_ivl_17", 1 0, L_0000026dc6c00870;  1 drivers
v0000026dc6b93520_0 .net *"_ivl_3", 1 0, L_0000026dc6c019f0;  1 drivers
L_0000026dc6c60088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6b92c60_0 .net *"_ivl_6", 0 0, L_0000026dc6c60088;  1 drivers
v0000026dc6b93a20_0 .net *"_ivl_7", 1 0, L_0000026dc6c01b30;  1 drivers
v0000026dc6b92d00_0 .net "a", 0 0, L_0000026dc6c009b0;  1 drivers
v0000026dc6b942e0_0 .net "b", 0 0, L_0000026dc6c01e50;  1 drivers
v0000026dc6b94380_0 .net "ci", 0 0, L_0000026dc6c00af0;  1 drivers
v0000026dc6b935c0_0 .net "co", 0 0, L_0000026dc6c018b0;  1 drivers
v0000026dc6b93660_0 .net "s", 0 0, L_0000026dc6c01950;  1 drivers
L_0000026dc6c018b0 .part L_0000026dc6c00870, 1, 1;
L_0000026dc6c01950 .part L_0000026dc6c00870, 0, 1;
L_0000026dc6c019f0 .concat [ 1 1 0 0], L_0000026dc6c009b0, L_0000026dc6c60088;
L_0000026dc6c01b30 .concat [ 1 1 0 0], L_0000026dc6c01e50, L_0000026dc6c600d0;
L_0000026dc6c01bd0 .arith/sum 2, L_0000026dc6c019f0, L_0000026dc6c01b30;
L_0000026dc6c01c70 .concat [ 1 1 0 0], L_0000026dc6c00af0, L_0000026dc6c60118;
L_0000026dc6c00870 .arith/sum 2, L_0000026dc6c01bd0, L_0000026dc6c01c70;
S_0000026dc6c5d780 .scope generate, "genblk1[1]" "genblk1[1]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b94dd0 .param/l "i" 0 3 26, +C4<01>;
S_0000026dc6c5d910 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6c5d780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c601a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6b93700_0 .net *"_ivl_10", 0 0, L_0000026dc6c601a8;  1 drivers
v0000026dc6b93840_0 .net *"_ivl_11", 1 0, L_0000026dc6c03500;  1 drivers
v0000026dc6b80b80_0 .net *"_ivl_13", 1 0, L_0000026dc6c038c0;  1 drivers
L_0000026dc6c601f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6b80f40_0 .net *"_ivl_16", 0 0, L_0000026dc6c601f0;  1 drivers
v0000026dc6b80180_0 .net *"_ivl_17", 1 0, L_0000026dc6c036e0;  1 drivers
v0000026dc6b80720_0 .net *"_ivl_3", 1 0, L_0000026dc6c02ce0;  1 drivers
L_0000026dc6c60160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6b80900_0 .net *"_ivl_6", 0 0, L_0000026dc6c60160;  1 drivers
v0000026dc6b811c0_0 .net *"_ivl_7", 1 0, L_0000026dc6c03320;  1 drivers
v0000026dc6b81760_0 .net "a", 0 0, L_0000026dc6c02560;  1 drivers
v0000026dc6b80a40_0 .net "b", 0 0, L_0000026dc6c03140;  1 drivers
v0000026dc6b813a0_0 .net "ci", 0 0, L_0000026dc6c04180;  1 drivers
v0000026dc6b81940_0 .net "co", 0 0, L_0000026dc6c00c30;  1 drivers
v0000026dc6b71870_0 .net "s", 0 0, L_0000026dc6c02880;  1 drivers
L_0000026dc6c00c30 .part L_0000026dc6c036e0, 1, 1;
L_0000026dc6c02880 .part L_0000026dc6c036e0, 0, 1;
L_0000026dc6c02ce0 .concat [ 1 1 0 0], L_0000026dc6c02560, L_0000026dc6c60160;
L_0000026dc6c03320 .concat [ 1 1 0 0], L_0000026dc6c03140, L_0000026dc6c601a8;
L_0000026dc6c03500 .arith/sum 2, L_0000026dc6c02ce0, L_0000026dc6c03320;
L_0000026dc6c038c0 .concat [ 1 1 0 0], L_0000026dc6c04180, L_0000026dc6c601f0;
L_0000026dc6c036e0 .arith/sum 2, L_0000026dc6c03500, L_0000026dc6c038c0;
S_0000026dc6ba0910 .scope generate, "genblk1[2]" "genblk1[2]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b94fd0 .param/l "i" 0 3 26, +C4<010>;
S_0000026dc6ba0aa0 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6ba0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c60280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6b723b0_0 .net *"_ivl_10", 0 0, L_0000026dc6c60280;  1 drivers
v0000026dc6b72090_0 .net *"_ivl_11", 1 0, L_0000026dc6c022e0;  1 drivers
v0000026dc6b71e10_0 .net *"_ivl_13", 1 0, L_0000026dc6c04040;  1 drivers
L_0000026dc6c602c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bf9b10_0 .net *"_ivl_16", 0 0, L_0000026dc6c602c8;  1 drivers
v0000026dc6bf9a70_0 .net *"_ivl_17", 1 0, L_0000026dc6c026a0;  1 drivers
v0000026dc6bf9c50_0 .net *"_ivl_3", 1 0, L_0000026dc6c03f00;  1 drivers
L_0000026dc6c60238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bf9bb0_0 .net *"_ivl_6", 0 0, L_0000026dc6c60238;  1 drivers
v0000026dc6bf9d90_0 .net *"_ivl_7", 1 0, L_0000026dc6c033c0;  1 drivers
v0000026dc6bf9f70_0 .net "a", 0 0, L_0000026dc6c03640;  1 drivers
v0000026dc6bfaa10_0 .net "b", 0 0, L_0000026dc6c02740;  1 drivers
v0000026dc6bf9cf0_0 .net "ci", 0 0, L_0000026dc6c03280;  1 drivers
v0000026dc6bfa970_0 .net "co", 0 0, L_0000026dc6c03780;  1 drivers
v0000026dc6bf9e30_0 .net "s", 0 0, L_0000026dc6c03fa0;  1 drivers
L_0000026dc6c03780 .part L_0000026dc6c026a0, 1, 1;
L_0000026dc6c03fa0 .part L_0000026dc6c026a0, 0, 1;
L_0000026dc6c03f00 .concat [ 1 1 0 0], L_0000026dc6c03640, L_0000026dc6c60238;
L_0000026dc6c033c0 .concat [ 1 1 0 0], L_0000026dc6c02740, L_0000026dc6c60280;
L_0000026dc6c022e0 .arith/sum 2, L_0000026dc6c03f00, L_0000026dc6c033c0;
L_0000026dc6c04040 .concat [ 1 1 0 0], L_0000026dc6c03280, L_0000026dc6c602c8;
L_0000026dc6c026a0 .arith/sum 2, L_0000026dc6c022e0, L_0000026dc6c04040;
S_0000026dc6ba0c30 .scope generate, "genblk1[3]" "genblk1[3]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b95390 .param/l "i" 0 3 26, +C4<011>;
S_0000026dc6bfb5d0 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6ba0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c60358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfa330_0 .net *"_ivl_10", 0 0, L_0000026dc6c60358;  1 drivers
v0000026dc6bfb0f0_0 .net *"_ivl_11", 1 0, L_0000026dc6c02e20;  1 drivers
v0000026dc6bfa5b0_0 .net *"_ivl_13", 1 0, L_0000026dc6c03aa0;  1 drivers
L_0000026dc6c603a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfb050_0 .net *"_ivl_16", 0 0, L_0000026dc6c603a0;  1 drivers
v0000026dc6bfa650_0 .net *"_ivl_17", 1 0, L_0000026dc6c03820;  1 drivers
v0000026dc6bfad30_0 .net *"_ivl_3", 1 0, L_0000026dc6c027e0;  1 drivers
L_0000026dc6c60310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfb190_0 .net *"_ivl_6", 0 0, L_0000026dc6c60310;  1 drivers
v0000026dc6bfa6f0_0 .net *"_ivl_7", 1 0, L_0000026dc6c030a0;  1 drivers
v0000026dc6bf9ed0_0 .net "a", 0 0, L_0000026dc6c040e0;  1 drivers
v0000026dc6bfb230_0 .net "b", 0 0, L_0000026dc6c03960;  1 drivers
v0000026dc6bfaab0_0 .net "ci", 0 0, L_0000026dc6c03c80;  1 drivers
v0000026dc6bfa790_0 .net "co", 0 0, L_0000026dc6c02600;  1 drivers
v0000026dc6bfadd0_0 .net "s", 0 0, L_0000026dc6c035a0;  1 drivers
L_0000026dc6c02600 .part L_0000026dc6c03820, 1, 1;
L_0000026dc6c035a0 .part L_0000026dc6c03820, 0, 1;
L_0000026dc6c027e0 .concat [ 1 1 0 0], L_0000026dc6c040e0, L_0000026dc6c60310;
L_0000026dc6c030a0 .concat [ 1 1 0 0], L_0000026dc6c03960, L_0000026dc6c60358;
L_0000026dc6c02e20 .arith/sum 2, L_0000026dc6c027e0, L_0000026dc6c030a0;
L_0000026dc6c03aa0 .concat [ 1 1 0 0], L_0000026dc6c03c80, L_0000026dc6c603a0;
L_0000026dc6c03820 .arith/sum 2, L_0000026dc6c02e20, L_0000026dc6c03aa0;
S_0000026dc6bfb760 .scope generate, "genblk1[4]" "genblk1[4]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b95010 .param/l "i" 0 3 26, +C4<0100>;
S_0000026dc6bfb8f0 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6bfb760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c60430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfb2d0_0 .net *"_ivl_10", 0 0, L_0000026dc6c60430;  1 drivers
v0000026dc6bfa830_0 .net *"_ivl_11", 1 0, L_0000026dc6c03460;  1 drivers
v0000026dc6bfa010_0 .net *"_ivl_13", 1 0, L_0000026dc6c02420;  1 drivers
L_0000026dc6c60478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfa1f0_0 .net *"_ivl_16", 0 0, L_0000026dc6c60478;  1 drivers
v0000026dc6bfa8d0_0 .net *"_ivl_17", 1 0, L_0000026dc6c024c0;  1 drivers
v0000026dc6bfb4b0_0 .net *"_ivl_3", 1 0, L_0000026dc6c02920;  1 drivers
L_0000026dc6c603e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfa510_0 .net *"_ivl_6", 0 0, L_0000026dc6c603e8;  1 drivers
v0000026dc6bf9610_0 .net *"_ivl_7", 1 0, L_0000026dc6c03d20;  1 drivers
v0000026dc6bfab50_0 .net "a", 0 0, L_0000026dc6c03a00;  1 drivers
v0000026dc6bfa290_0 .net "b", 0 0, L_0000026dc6c03b40;  1 drivers
v0000026dc6bf9930_0 .net "ci", 0 0, L_0000026dc6c03be0;  1 drivers
v0000026dc6bfa150_0 .net "co", 0 0, L_0000026dc6c031e0;  1 drivers
v0000026dc6bfabf0_0 .net "s", 0 0, L_0000026dc6c02380;  1 drivers
L_0000026dc6c031e0 .part L_0000026dc6c024c0, 1, 1;
L_0000026dc6c02380 .part L_0000026dc6c024c0, 0, 1;
L_0000026dc6c02920 .concat [ 1 1 0 0], L_0000026dc6c03a00, L_0000026dc6c603e8;
L_0000026dc6c03d20 .concat [ 1 1 0 0], L_0000026dc6c03b40, L_0000026dc6c60430;
L_0000026dc6c03460 .arith/sum 2, L_0000026dc6c02920, L_0000026dc6c03d20;
L_0000026dc6c02420 .concat [ 1 1 0 0], L_0000026dc6c03be0, L_0000026dc6c60478;
L_0000026dc6c024c0 .arith/sum 2, L_0000026dc6c03460, L_0000026dc6c02420;
S_0000026dc6bfba80 .scope generate, "genblk1[5]" "genblk1[5]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b94950 .param/l "i" 0 3 26, +C4<0101>;
S_0000026dc6bfbc10 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6bfba80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c60508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bf96b0_0 .net *"_ivl_10", 0 0, L_0000026dc6c60508;  1 drivers
v0000026dc6bfa0b0_0 .net *"_ivl_11", 1 0, L_0000026dc6c02b00;  1 drivers
v0000026dc6bfb370_0 .net *"_ivl_13", 1 0, L_0000026dc6c02ba0;  1 drivers
L_0000026dc6c60550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfae70_0 .net *"_ivl_16", 0 0, L_0000026dc6c60550;  1 drivers
v0000026dc6bfb410_0 .net *"_ivl_17", 1 0, L_0000026dc6c02c40;  1 drivers
v0000026dc6bfa3d0_0 .net *"_ivl_3", 1 0, L_0000026dc6c029c0;  1 drivers
L_0000026dc6c604c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfaf10_0 .net *"_ivl_6", 0 0, L_0000026dc6c604c0;  1 drivers
v0000026dc6bf9750_0 .net *"_ivl_7", 1 0, L_0000026dc6c02a60;  1 drivers
v0000026dc6bf97f0_0 .net "a", 0 0, L_0000026dc6c02d80;  1 drivers
v0000026dc6bfac90_0 .net "b", 0 0, L_0000026dc6c02ec0;  1 drivers
v0000026dc6bfa470_0 .net "ci", 0 0, L_0000026dc6c02f60;  1 drivers
v0000026dc6bfafb0_0 .net "co", 0 0, L_0000026dc6c03dc0;  1 drivers
v0000026dc6bf9890_0 .net "s", 0 0, L_0000026dc6c03e60;  1 drivers
L_0000026dc6c03dc0 .part L_0000026dc6c02c40, 1, 1;
L_0000026dc6c03e60 .part L_0000026dc6c02c40, 0, 1;
L_0000026dc6c029c0 .concat [ 1 1 0 0], L_0000026dc6c02d80, L_0000026dc6c604c0;
L_0000026dc6c02a60 .concat [ 1 1 0 0], L_0000026dc6c02ec0, L_0000026dc6c60508;
L_0000026dc6c02b00 .arith/sum 2, L_0000026dc6c029c0, L_0000026dc6c02a60;
L_0000026dc6c02ba0 .concat [ 1 1 0 0], L_0000026dc6c02f60, L_0000026dc6c60550;
L_0000026dc6c02c40 .arith/sum 2, L_0000026dc6c02b00, L_0000026dc6c02ba0;
S_0000026dc6bfbda0 .scope generate, "genblk1[6]" "genblk1[6]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b95110 .param/l "i" 0 3 26, +C4<0110>;
S_0000026dc6bfbf30 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6bfbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c605e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bf99d0_0 .net *"_ivl_10", 0 0, L_0000026dc6c605e0;  1 drivers
v0000026dc6bfc430_0 .net *"_ivl_11", 1 0, L_0000026dc6c06c00;  1 drivers
v0000026dc6bfcd90_0 .net *"_ivl_13", 1 0, L_0000026dc6c07060;  1 drivers
L_0000026dc6c60628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfd830_0 .net *"_ivl_16", 0 0, L_0000026dc6c60628;  1 drivers
v0000026dc6bfc890_0 .net *"_ivl_17", 1 0, L_0000026dc6c06160;  1 drivers
v0000026dc6bfd290_0 .net *"_ivl_3", 1 0, L_0000026dc6c05300;  1 drivers
L_0000026dc6c60598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfd010_0 .net *"_ivl_6", 0 0, L_0000026dc6c60598;  1 drivers
v0000026dc6bfdab0_0 .net *"_ivl_7", 1 0, L_0000026dc6c071a0;  1 drivers
v0000026dc6bfdc90_0 .net "a", 0 0, L_0000026dc6c05580;  1 drivers
v0000026dc6bfcf70_0 .net "b", 0 0, L_0000026dc6c05d00;  1 drivers
v0000026dc6bfc9d0_0 .net "ci", 0 0, L_0000026dc6c05620;  1 drivers
v0000026dc6bfd330_0 .net "co", 0 0, L_0000026dc6c03000;  1 drivers
v0000026dc6bfc7f0_0 .net "s", 0 0, L_0000026dc6c06980;  1 drivers
L_0000026dc6c03000 .part L_0000026dc6c06160, 1, 1;
L_0000026dc6c06980 .part L_0000026dc6c06160, 0, 1;
L_0000026dc6c05300 .concat [ 1 1 0 0], L_0000026dc6c05580, L_0000026dc6c60598;
L_0000026dc6c071a0 .concat [ 1 1 0 0], L_0000026dc6c05d00, L_0000026dc6c605e0;
L_0000026dc6c06c00 .arith/sum 2, L_0000026dc6c05300, L_0000026dc6c071a0;
L_0000026dc6c07060 .concat [ 1 1 0 0], L_0000026dc6c05620, L_0000026dc6c60628;
L_0000026dc6c06160 .arith/sum 2, L_0000026dc6c06c00, L_0000026dc6c07060;
S_0000026dc6bfe0d0 .scope generate, "genblk1[7]" "genblk1[7]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b94e10 .param/l "i" 0 3 26, +C4<0111>;
S_0000026dc6bfe5d0 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6bfe0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c606b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfc610_0 .net *"_ivl_10", 0 0, L_0000026dc6c606b8;  1 drivers
v0000026dc6bfd8d0_0 .net *"_ivl_11", 1 0, L_0000026dc6c07100;  1 drivers
v0000026dc6bfcc50_0 .net *"_ivl_13", 1 0, L_0000026dc6c056c0;  1 drivers
L_0000026dc6c60700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfddd0_0 .net *"_ivl_16", 0 0, L_0000026dc6c60700;  1 drivers
v0000026dc6bfc4d0_0 .net *"_ivl_17", 1 0, L_0000026dc6c05760;  1 drivers
v0000026dc6bfd510_0 .net *"_ivl_3", 1 0, L_0000026dc6c06d40;  1 drivers
L_0000026dc6c60670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfc570_0 .net *"_ivl_6", 0 0, L_0000026dc6c60670;  1 drivers
v0000026dc6bfc930_0 .net *"_ivl_7", 1 0, L_0000026dc6c06840;  1 drivers
v0000026dc6bfd0b0_0 .net "a", 0 0, L_0000026dc6c06b60;  1 drivers
v0000026dc6bfca70_0 .net "b", 0 0, L_0000026dc6c06ac0;  1 drivers
v0000026dc6bfd5b0_0 .net "ci", 0 0, L_0000026dc6c059e0;  1 drivers
v0000026dc6bfd650_0 .net "co", 0 0, L_0000026dc6c063e0;  1 drivers
v0000026dc6bfcb10_0 .net "s", 0 0, L_0000026dc6c054e0;  1 drivers
L_0000026dc6c063e0 .part L_0000026dc6c05760, 1, 1;
L_0000026dc6c054e0 .part L_0000026dc6c05760, 0, 1;
L_0000026dc6c06d40 .concat [ 1 1 0 0], L_0000026dc6c06b60, L_0000026dc6c60670;
L_0000026dc6c06840 .concat [ 1 1 0 0], L_0000026dc6c06ac0, L_0000026dc6c606b8;
L_0000026dc6c07100 .arith/sum 2, L_0000026dc6c06d40, L_0000026dc6c06840;
L_0000026dc6c056c0 .concat [ 1 1 0 0], L_0000026dc6c059e0, L_0000026dc6c60700;
L_0000026dc6c05760 .arith/sum 2, L_0000026dc6c07100, L_0000026dc6c056c0;
S_0000026dc6bfe2b0 .scope generate, "genblk1[8]" "genblk1[8]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b95250 .param/l "i" 0 3 26, +C4<01000>;
S_0000026dc6bfec10 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6bfe2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c60790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfd6f0_0 .net *"_ivl_10", 0 0, L_0000026dc6c60790;  1 drivers
v0000026dc6bfce30_0 .net *"_ivl_11", 1 0, L_0000026dc6c05da0;  1 drivers
v0000026dc6bfc110_0 .net *"_ivl_13", 1 0, L_0000026dc6c06200;  1 drivers
L_0000026dc6c607d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfcbb0_0 .net *"_ivl_16", 0 0, L_0000026dc6c607d8;  1 drivers
v0000026dc6bfde70_0 .net *"_ivl_17", 1 0, L_0000026dc6c05b20;  1 drivers
v0000026dc6bfd150_0 .net *"_ivl_3", 1 0, L_0000026dc6c06fc0;  1 drivers
L_0000026dc6c60748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfd470_0 .net *"_ivl_6", 0 0, L_0000026dc6c60748;  1 drivers
v0000026dc6bfd790_0 .net *"_ivl_7", 1 0, L_0000026dc6c05a80;  1 drivers
v0000026dc6bfc6b0_0 .net "a", 0 0, L_0000026dc6c06a20;  1 drivers
v0000026dc6bfc750_0 .net "b", 0 0, L_0000026dc6c06520;  1 drivers
v0000026dc6bfc2f0_0 .net "ci", 0 0, L_0000026dc6c062a0;  1 drivers
v0000026dc6bfd3d0_0 .net "co", 0 0, L_0000026dc6c058a0;  1 drivers
v0000026dc6bfced0_0 .net "s", 0 0, L_0000026dc6c05f80;  1 drivers
L_0000026dc6c058a0 .part L_0000026dc6c05b20, 1, 1;
L_0000026dc6c05f80 .part L_0000026dc6c05b20, 0, 1;
L_0000026dc6c06fc0 .concat [ 1 1 0 0], L_0000026dc6c06a20, L_0000026dc6c60748;
L_0000026dc6c05a80 .concat [ 1 1 0 0], L_0000026dc6c06520, L_0000026dc6c60790;
L_0000026dc6c05da0 .arith/sum 2, L_0000026dc6c06fc0, L_0000026dc6c05a80;
L_0000026dc6c06200 .concat [ 1 1 0 0], L_0000026dc6c062a0, L_0000026dc6c607d8;
L_0000026dc6c05b20 .arith/sum 2, L_0000026dc6c05da0, L_0000026dc6c06200;
S_0000026dc6bfeda0 .scope generate, "genblk1[9]" "genblk1[9]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b94e50 .param/l "i" 0 3 26, +C4<01001>;
S_0000026dc6bfe760 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6bfeda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c60868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfd1f0_0 .net *"_ivl_10", 0 0, L_0000026dc6c60868;  1 drivers
v0000026dc6bfc1b0_0 .net *"_ivl_11", 1 0, L_0000026dc6c06ca0;  1 drivers
v0000026dc6bfccf0_0 .net *"_ivl_13", 1 0, L_0000026dc6c05e40;  1 drivers
L_0000026dc6c608b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfd970_0 .net *"_ivl_16", 0 0, L_0000026dc6c608b0;  1 drivers
v0000026dc6bfda10_0 .net *"_ivl_17", 1 0, L_0000026dc6c05ee0;  1 drivers
v0000026dc6bfdb50_0 .net *"_ivl_3", 1 0, L_0000026dc6c06340;  1 drivers
L_0000026dc6c60820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6bfdfb0_0 .net *"_ivl_6", 0 0, L_0000026dc6c60820;  1 drivers
v0000026dc6bfdbf0_0 .net *"_ivl_7", 1 0, L_0000026dc6c053a0;  1 drivers
v0000026dc6bfdd30_0 .net "a", 0 0, L_0000026dc6c05440;  1 drivers
v0000026dc6bfdf10_0 .net "b", 0 0, L_0000026dc6c06f20;  1 drivers
v0000026dc6bfc250_0 .net "ci", 0 0, L_0000026dc6c06de0;  1 drivers
v0000026dc6bfc390_0 .net "co", 0 0, L_0000026dc6c065c0;  1 drivers
v0000026dc6c00a50_0 .net "s", 0 0, L_0000026dc6c067a0;  1 drivers
L_0000026dc6c065c0 .part L_0000026dc6c05ee0, 1, 1;
L_0000026dc6c067a0 .part L_0000026dc6c05ee0, 0, 1;
L_0000026dc6c06340 .concat [ 1 1 0 0], L_0000026dc6c05440, L_0000026dc6c60820;
L_0000026dc6c053a0 .concat [ 1 1 0 0], L_0000026dc6c06f20, L_0000026dc6c60868;
L_0000026dc6c06ca0 .arith/sum 2, L_0000026dc6c06340, L_0000026dc6c053a0;
L_0000026dc6c05e40 .concat [ 1 1 0 0], L_0000026dc6c06de0, L_0000026dc6c608b0;
L_0000026dc6c05ee0 .arith/sum 2, L_0000026dc6c06ca0, L_0000026dc6c05e40;
S_0000026dc6bfef30 .scope generate, "genblk1[10]" "genblk1[10]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b95350 .param/l "i" 0 3 26, +C4<01010>;
S_0000026dc6bff0c0 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6bfef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c60940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6c00550_0 .net *"_ivl_10", 0 0, L_0000026dc6c60940;  1 drivers
v0000026dc6c01310_0 .net *"_ivl_11", 1 0, L_0000026dc6c05940;  1 drivers
v0000026dc6c014f0_0 .net *"_ivl_13", 1 0, L_0000026dc6c06e80;  1 drivers
L_0000026dc6c60988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6c005f0_0 .net *"_ivl_16", 0 0, L_0000026dc6c60988;  1 drivers
v0000026dc6c01450_0 .net *"_ivl_17", 1 0, L_0000026dc6c06660;  1 drivers
v0000026dc6c00910_0 .net *"_ivl_3", 1 0, L_0000026dc6c05c60;  1 drivers
L_0000026dc6c608f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6c020d0_0 .net *"_ivl_6", 0 0, L_0000026dc6c608f8;  1 drivers
v0000026dc6c013b0_0 .net *"_ivl_7", 1 0, L_0000026dc6c06700;  1 drivers
v0000026dc6c00e10_0 .net "a", 0 0, L_0000026dc6c05bc0;  1 drivers
v0000026dc6c01270_0 .net "b", 0 0, L_0000026dc6c06020;  1 drivers
v0000026dc6c01590_0 .net "ci", 0 0, L_0000026dc6c06480;  1 drivers
v0000026dc6c00eb0_0 .net "co", 0 0, L_0000026dc6c05800;  1 drivers
v0000026dc6c01d10_0 .net "s", 0 0, L_0000026dc6c068e0;  1 drivers
L_0000026dc6c05800 .part L_0000026dc6c06660, 1, 1;
L_0000026dc6c068e0 .part L_0000026dc6c06660, 0, 1;
L_0000026dc6c05c60 .concat [ 1 1 0 0], L_0000026dc6c05bc0, L_0000026dc6c608f8;
L_0000026dc6c06700 .concat [ 1 1 0 0], L_0000026dc6c06020, L_0000026dc6c60940;
L_0000026dc6c05940 .arith/sum 2, L_0000026dc6c05c60, L_0000026dc6c06700;
L_0000026dc6c06e80 .concat [ 1 1 0 0], L_0000026dc6c06480, L_0000026dc6c60988;
L_0000026dc6c06660 .arith/sum 2, L_0000026dc6c05940, L_0000026dc6c06e80;
S_0000026dc6bfe8f0 .scope generate, "genblk1[11]" "genblk1[11]" 3 26, 3 26 0, S_0000026dc6b42d10;
 .timescale 0 0;
P_0000026dc6b95510 .param/l "i" 0 3 26, +C4<01011>;
S_0000026dc6bfe440 .scope module, "u" "fa_1bit" 3 27, 4 1 0, S_0000026dc6bfe8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000026dc6c60a18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6c00f50_0 .net *"_ivl_10", 0 0, L_0000026dc6c60a18;  1 drivers
v0000026dc6c01ef0_0 .net *"_ivl_11", 1 0, L_0000026dc6c0a360;  1 drivers
v0000026dc6c00d70_0 .net *"_ivl_13", 1 0, L_0000026dc6c0af40;  1 drivers
L_0000026dc6c60a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6c01130_0 .net *"_ivl_16", 0 0, L_0000026dc6c60a60;  1 drivers
v0000026dc6c02030_0 .net *"_ivl_17", 1 0, L_0000026dc6c09960;  1 drivers
v0000026dc6c01f90_0 .net *"_ivl_3", 1 0, L_0000026dc6c09aa0;  1 drivers
L_0000026dc6c609d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026dc6c02170_0 .net *"_ivl_6", 0 0, L_0000026dc6c609d0;  1 drivers
v0000026dc6c00690_0 .net *"_ivl_7", 1 0, L_0000026dc6c0a400;  1 drivers
v0000026dc6c01770_0 .net "a", 0 0, L_0000026dc6c0a720;  1 drivers
v0000026dc6c002d0_0 .net "b", 0 0, L_0000026dc6c09d20;  1 drivers
v0000026dc6c01a90_0 .net "ci", 0 0, L_0000026dc6c096e0;  1 drivers
v0000026dc6c01db0_0 .net "co", 0 0, L_0000026dc6c060c0;  1 drivers
v0000026dc6c00ff0_0 .net "s", 0 0, L_0000026dc6c0acc0;  1 drivers
L_0000026dc6c060c0 .part L_0000026dc6c09960, 1, 1;
L_0000026dc6c0acc0 .part L_0000026dc6c09960, 0, 1;
L_0000026dc6c09aa0 .concat [ 1 1 0 0], L_0000026dc6c0a720, L_0000026dc6c609d0;
L_0000026dc6c0a400 .concat [ 1 1 0 0], L_0000026dc6c09d20, L_0000026dc6c60a18;
L_0000026dc6c0a360 .arith/sum 2, L_0000026dc6c09aa0, L_0000026dc6c0a400;
L_0000026dc6c0af40 .concat [ 1 1 0 0], L_0000026dc6c096e0, L_0000026dc6c60a60;
L_0000026dc6c09960 .arith/sum 2, L_0000026dc6c0a360, L_0000026dc6c0af40;
    .scope S_0000026dc6b42b80;
T_0 ;
    %pushi/vec4 10, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %vpi_func 2 13 "$random" 32 {0 0 0};
    %pad/s 25;
    %split/vec4 1;
    %store/vec4 v0000026dc6c007d0_0, 0, 1;
    %split/vec4 12;
    %store/vec4 v0000026dc6c00cd0_0, 0, 12;
    %store/vec4 v0000026dc6c00730_0, 0, 12;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
    .scope S_0000026dc6b42b80;
T_1 ;
    %vpi_call 2 21 "$monitor", "time = %0t : a=%0d, b=%0d, ci=%b, co=%b, s=%0d", $time, v0000026dc6c00730_0, v0000026dc6c00cd0_0, v0000026dc6c007d0_0, v0000026dc6c016d0_0, v0000026dc6c01810_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_fa_nbit.v";
    "fa_nbit_genvar.v";
    "./fa_1bit.v";
