#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaaeaca5f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaaeac9caa0 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaaeaca5f90;
 .timescale 0 0;
v0xaaaaeaca8b70_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaaeac9caa0
TD_$unit.pow10 ;
    %load/vec4 v0xaaaaeaca8b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaaeaca5490 .scope module, "aoc4_tb" "aoc4_tb" 4 3;
 .timescale 0 0;
v0xaaaaeaccba70_0 .net/2u *"_ivl_1", 0 0, L_0xaaaaeacdde00;  1 drivers
v0xaaaaeaccbb50_0 .net/2u *"_ivl_13", 0 0, L_0xaaaaeacde240;  1 drivers
L_0xffff8681d1c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaeaccbc10_0 .net/2u *"_ivl_14", 3 0, L_0xffff8681d1c8;  1 drivers
L_0xffff8681d138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaeaccbd00_0 .net/2u *"_ivl_2", 3 0, L_0xffff8681d138;  1 drivers
v0xaaaaeaccbde0_0 .net/2u *"_ivl_7", 0 0, L_0xaaaaeacde030;  1 drivers
L_0xffff8681d180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaeaccbef0_0 .net/2u *"_ivl_8", 3 0, L_0xffff8681d180;  1 drivers
v0xaaaaeaccbfd0_0 .net "ack", 0 0, L_0xaaaaeaccd780;  1 drivers
v0xaaaaeaccc0c0_0 .net "bank_partial_vec_out", 3 0, L_0xaaaaeacddc30;  1 drivers
v0xaaaaeaccc180_0 .net "busy", 0 0, L_0xaaaaeaccd5c0;  1 drivers
v0xaaaaeaccc220_0 .var/2s "c", 31 0;
v0xaaaaeaccc2c0_0 .var "clock", 0 0;
v0xaaaaeaccc360_0 .net "col_addr_in", 3 0, L_0xaaaaeacde2e0;  1 drivers
v0xaaaaeaccc450_0 .var/2s "col_i", 31 0;
v0xaaaaeaccc510_0 .var/2s "done", 31 0;
v0xaaaaeaccc5f0_0 .var/2s "fd", 31 0;
v0xaaaaeaccc6d0_0 .net "mach_partial_vec_out", 3 0, v0xaaaaeacc81d0_0;  1 drivers
v0xaaaaeaccc7c0_0 .var "partial_row_vec", 3 0;
v0xaaaaeaccc880_0 .net "partial_vec_in", 3 0, L_0xaaaaeacddef0;  1 drivers
v0xaaaaeaccc940_0 .var "read_en", 0 0;
v0xaaaaeaccc9e0_0 .var "reset", 0 0;
v0xaaaaeacccad0_0 .net "row_addr_in", 3 0, L_0xaaaaeacde120;  1 drivers
v0xaaaaeacccbc0_0 .var/2s "row_i", 31 0;
v0xaaaaeacccca0_0 .var "tb_col_addr_in", 3 0;
v0xaaaaeacccd80_0 .var "tb_partial_vec_in", 3 0;
v0xaaaaeaccce60_0 .var "tb_row_addr_in", 3 0;
v0xaaaaeacccf40_0 .var "write_en", 0 0;
L_0xaaaaeacdde00 .reduce/nor v0xaaaaeaccc510_0;
L_0xaaaaeacddef0 .functor MUXZ 4, L_0xffff8681d138, v0xaaaaeacccd80_0, L_0xaaaaeacdde00, C4<>;
L_0xaaaaeacde030 .reduce/nor v0xaaaaeaccc510_0;
L_0xaaaaeacde120 .functor MUXZ 4, L_0xffff8681d180, v0xaaaaeaccce60_0, L_0xaaaaeacde030, C4<>;
L_0xaaaaeacde240 .reduce/nor v0xaaaaeaccc510_0;
L_0xaaaaeacde2e0 .functor MUXZ 4, L_0xffff8681d1c8, v0xaaaaeacccca0_0, L_0xaaaaeacde240, C4<>;
S_0xaaaaeacc7a30 .scope module, "mach" "freemachine" 4 23, 5 1 0, S_0xaaaaeaca5490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "sweep_start";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 1 "changed_out";
    .port_info 6 /OUTPUT 1 "done_out";
    .port_info 7 /OUTPUT 1 "write_en_out";
    .port_info 8 /OUTPUT 1 "read_en_out";
    .port_info 9 /OUTPUT 4 "row_addr_out";
    .port_info 10 /OUTPUT 4 "col_addr_out";
    .port_info 11 /OUTPUT 4 "partial_vec_out";
P_0xaaaaeacab2b0 .param/l "end_row" 0 5 3, +C4<00000000000000000000000000001010>;
P_0xaaaaeacab2f0 .param/l "start_row" 0 5 2, +C4<00000000000000000000000000000000>;
v0xaaaaeacab800_0 .net "ack_in", 0 0, L_0xaaaaeaccd780;  alias, 1 drivers
v0xaaaaeaca3f80_0 .var "changed_out", 0 0;
v0xaaaaeacc7e60_0 .net "clock", 0 0, v0xaaaaeaccc2c0_0;  1 drivers
v0xaaaaeacc7f00_0 .var "col_addr_out", 3 0;
v0xaaaaeacc7fe0_0 .var "done_out", 0 0;
v0xaaaaeacc80f0_0 .net "partial_vec_in", 3 0, L_0xaaaaeacddef0;  alias, 1 drivers
v0xaaaaeacc81d0_0 .var "partial_vec_out", 3 0;
v0xaaaaeacc82b0_0 .var "read_en_out", 0 0;
v0xaaaaeacc8370_0 .net "reset", 0 0, v0xaaaaeaccc9e0_0;  1 drivers
v0xaaaaeacc8430_0 .var "row_addr_out", 3 0;
o0xffff86866258 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaeacc8510_0 .net "sweep_start", 0 0, o0xffff86866258;  0 drivers
v0xaaaaeacc85d0_0 .var "write_en_out", 0 0;
S_0xaaaaeacc8810 .scope module, "main_mem" "mem" 4 11, 6 5 0, S_0xaaaaeaca5490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 4 "row_addr_in";
    .port_info 5 /INPUT 4 "partial_vec_in";
    .port_info 6 /INPUT 4 "col_addr_in";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaaeac55760 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaaeaca89d0 .functor AND 1, v0xaaaaeacca7e0_0, L_0xaaaaeacccfe0, C4<1>, C4<1>;
L_0xaaaaeacab6e0 .functor OR 1, v0xaaaaeaccc940_0, v0xaaaaeacccf40_0, C4<0>, C4<0>;
L_0xaaaaeaca3e60 .functor AND 1, L_0xaaaaeacab6e0, L_0xaaaaeaccd200, C4<1>, C4<1>;
L_0xaaaaeac8f440 .functor OR 1, L_0xaaaaeaca3e60, L_0xaaaaeaccd390, C4<0>, C4<0>;
L_0xaaaaeaccd550 .functor OR 1, v0xaaaaeaccc940_0, v0xaaaaeacccf40_0, C4<0>, C4<0>;
L_0xaaaaeaccd5c0 .functor OR 1, L_0xaaaaeaccd550, L_0xaaaaeaccd390, C4<0>, C4<0>;
L_0xaaaaeaccd710 .functor AND 1, L_0xaaaaeaca89d0, v0xaaaaeaccc940_0, C4<1>, C4<1>;
L_0xaaaaeaccd780 .functor OR 1, L_0xaaaaeaccd710, L_0xaaaaeaccd390, C4<0>, C4<0>;
L_0xffff8681d0a8 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaaeacdd970 .functor AND 32, L_0xaaaaeaccd840, L_0xffff8681d0a8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaaeacc9530_0 .net *"_ivl_0", 0 0, L_0xaaaaeacccfe0;  1 drivers
L_0xffff8681d018 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaeacc9610_0 .net/2u *"_ivl_10", 1 0, L_0xffff8681d018;  1 drivers
v0xaaaaeacc96f0_0 .net *"_ivl_17", 0 0, L_0xaaaaeaccd550;  1 drivers
v0xaaaaeacc9790_0 .net *"_ivl_21", 0 0, L_0xaaaaeaccd710;  1 drivers
v0xaaaaeacc9850_0 .net *"_ivl_24", 31 0, L_0xaaaaeaccd840;  1 drivers
L_0xffff8681d060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaeacc9980_0 .net *"_ivl_27", 27 0, L_0xffff8681d060;  1 drivers
v0xaaaaeacc9a60_0 .net/2u *"_ivl_28", 31 0, L_0xffff8681d0a8;  1 drivers
v0xaaaaeacc9b40_0 .net *"_ivl_30", 31 0, L_0xaaaaeacdd970;  1 drivers
L_0xffff8681d0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaeacc9c20_0 .net/2u *"_ivl_32", 31 0, L_0xffff8681d0f0;  1 drivers
v0xaaaaeacc9d00_0 .net *"_ivl_34", 31 0, L_0xaaaaeacdda80;  1 drivers
v0xaaaaeacc9de0_0 .net *"_ivl_5", 0 0, L_0xaaaaeacab6e0;  1 drivers
v0xaaaaeacc9ea0_0 .net *"_ivl_7", 0 0, L_0xaaaaeaccd200;  1 drivers
v0xaaaaeacc9f60_0 .net "ack", 0 0, L_0xaaaaeaccd780;  alias, 1 drivers
v0xaaaaeacca000_0 .net "addr_saved", 0 0, L_0xaaaaeaca89d0;  1 drivers
v0xaaaaeacca0a0_0 .net "bank_read_data", 11 0, v0xaaaaeacc91c0_0;  1 drivers
v0xaaaaeacca190_0 .var "bank_vec_addr_saved", 3 0;
v0xaaaaeacca250_0 .var "bank_vec_stable", 11 0;
v0xaaaaeacca340_0 .net "busy", 0 0, L_0xaaaaeaccd5c0;  alias, 1 drivers
v0xaaaaeacca3e0_0 .net "clock", 0 0, v0xaaaaeaccc2c0_0;  alias, 1 drivers
v0xaaaaeacca480_0 .net "col_addr_in", 3 0, L_0xaaaaeacde2e0;  alias, 1 drivers
v0xaaaaeacca560_0 .var "dirty_list", 9 0;
v0xaaaaeacca640_0 .net "fetch_en", 0 0, L_0xaaaaeaca3e60;  1 drivers
v0xaaaaeacca700_0 .var "fetch_state", 1 0;
v0xaaaaeacca7e0_0 .var "mem_init", 0 0;
v0xaaaaeacca8a0_0 .var "next_fetch_state", 1 0;
v0xaaaaeacca980_0 .net "partial_vec_in", 3 0, L_0xaaaaeacddef0;  alias, 1 drivers
v0xaaaaeaccaa40_0 .net "partial_vec_out", 3 0, L_0xaaaaeacddc30;  alias, 1 drivers
v0xaaaaeaccab00_0 .net "read_en", 0 0, v0xaaaaeaccc940_0;  1 drivers
v0xaaaaeaccabc0_0 .net "reset", 0 0, v0xaaaaeaccc9e0_0;  alias, 1 drivers
v0xaaaaeaccac90_0 .net "row_addr_in", 3 0, L_0xaaaaeacde120;  alias, 1 drivers
v0xaaaaeaccad60_0 .net "write_en", 0 0, v0xaaaaeacccf40_0;  1 drivers
v0xaaaaeaccae00_0 .net "writeback_commit", 0 0, L_0xaaaaeaccd390;  1 drivers
E_0xaaaaeac7cdd0 .event edge, v0xaaaaeacca700_0, v0xaaaaeacca640_0, v0xaaaaeacca000_0, v0xaaaaeaccad60_0;
L_0xaaaaeacccfe0 .cmp/eq 4, L_0xaaaaeacde120, v0xaaaaeacca190_0;
L_0xaaaaeaccd200 .reduce/nor L_0xaaaaeaca89d0;
L_0xaaaaeaccd390 .cmp/eq 2, v0xaaaaeacca700_0, L_0xffff8681d018;
L_0xaaaaeaccd840 .concat [ 4 28 0 0], L_0xaaaaeacde2e0, L_0xffff8681d060;
L_0xaaaaeacdda80 .arith/sum 32, L_0xaaaaeacdd970, L_0xffff8681d0f0;
L_0xaaaaeacddc30 .part/v v0xaaaaeacca250_0, L_0xaaaaeacdda80, 4;
S_0xaaaaeacc8b10 .scope module, "data" "single_port_sync_ram" 6 32, 7 3 0, S_0xaaaaeacc8810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaaeacab220 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000100>;
P_0xaaaaeacab260 .param/l "DEPTH" 0 7 5, +C4<00000000000000000000000000001010>;
v0xaaaaeacc8e90_0 .net "addr", 3 0, L_0xaaaaeacde120;  alias, 1 drivers
v0xaaaaeacc8f90_0 .net "bank_en", 0 0, L_0xaaaaeac8f440;  1 drivers
v0xaaaaeacc9050_0 .net "clock", 0 0, v0xaaaaeaccc2c0_0;  alias, 1 drivers
v0xaaaaeacc9120 .array "mem", 0 9, 11 0;
v0xaaaaeacc91c0_0 .var "read_data", 11 0;
v0xaaaaeacc92d0_0 .net "write_data", 11 0, v0xaaaaeacca250_0;  1 drivers
v0xaaaaeacc93b0_0 .net "write_en", 0 0, L_0xaaaaeaccd390;  alias, 1 drivers
E_0xaaaaeac53eb0 .event posedge, v0xaaaaeacc7e60_0;
S_0xaaaaeaccb050 .scope task, "print_mem" "print_mem" 4 45, 4 45 0, S_0xaaaaeaca5490;
 .timescale 0 0;
TD_aoc4_tb.print_mem ;
    %fork t_1, S_0xaaaaeaccb260;
    %jmp t_0;
    .scope S_0xaaaaeaccb260;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeaccb440_0, 0, 32;
T_1.13 ;
    %load/vec4 v0xaaaaeaccb440_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.14, 5;
    %vpi_call/w 4 47 "$display", "%0d: %1b", v0xaaaaeaccb440_0, &A<v0xaaaaeacc9120, v0xaaaaeaccb440_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaeaccb440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaeaccb440_0, 0, 32;
    %jmp T_1.13;
T_1.14 ;
    %end;
    .scope S_0xaaaaeaccb050;
t_0 %join;
    %end;
S_0xaaaaeaccb260 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 46, 4 46 0, S_0xaaaaeaccb050;
 .timescale 0 0;
v0xaaaaeaccb440_0 .var/2s "i", 31 0;
S_0xaaaaeaccb540 .scope task, "write_mem" "write_mem" 4 51, 4 51 0, S_0xaaaaeaca5490;
 .timescale 0 0;
v0xaaaaeaccb7a0_0 .var "col_i", 3 0;
v0xaaaaeaccb8a0_0 .var "partial_vec", 3 0;
v0xaaaaeaccb980_0 .var "row_i", 3 0;
E_0xaaaaeac7e430 .event negedge, v0xaaaaeacab800_0;
E_0xaaaaeacaae90 .event posedge, v0xaaaaeacab800_0;
E_0xaaaaeacaad70 .event negedge, v0xaaaaeacc7e60_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaaeacaad70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaeacccf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeaccc940_0, 0, 1;
    %load/vec4 v0xaaaaeaccb8a0_0;
    %store/vec4 v0xaaaaeacccd80_0, 0, 4;
    %load/vec4 v0xaaaaeaccb980_0;
    %store/vec4 v0xaaaaeaccce60_0, 0, 4;
    %load/vec4 v0xaaaaeaccb7a0_0;
    %store/vec4 v0xaaaaeacccca0_0, 0, 4;
    %load/vec4 v0xaaaaeaccbfd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %wait E_0xaaaaeacaae90;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeacccf40_0, 0, 1;
    %load/vec4 v0xaaaaeaccc180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %wait E_0xaaaaeac7e430;
T_2.17 ;
    %end;
    .scope S_0xaaaaeacc8b10;
T_3 ;
    %wait E_0xaaaaeac53eb0;
    %load/vec4 v0xaaaaeacc8f90_0;
    %load/vec4 v0xaaaaeacc93b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0xaaaaeacc92d0_0;
    %load/vec4 v0xaaaaeacc8e90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaeacc9120, 0, 4;
T_3.0 ;
    %load/vec4 v0xaaaaeacc8f90_0;
    %load/vec4 v0xaaaaeacc93b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0xaaaaeacc8e90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaeacc9120, 4;
    %assign/vec4 v0xaaaaeacc91c0_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaaeacc8810;
T_4 ;
Ewait_0 .event/or E_0xaaaaeac7cdd0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xaaaaeacca700_0;
    %store/vec4 v0xaaaaeacca8a0_0, 0, 2;
    %load/vec4 v0xaaaaeacca700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0xaaaaeacca640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaeacca8a0_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0xaaaaeacca000_0;
    %load/vec4 v0xaaaaeaccad60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaeacca8a0_0, 0, 2;
T_4.6 ;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0xaaaaeaccad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaeacca8a0_0, 0, 2;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaeacca8a0_0, 0, 2;
T_4.9 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaeacca8a0_0, 0, 2;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xaaaaeacc8810;
T_5 ;
    %wait E_0xaaaaeac53eb0;
    %load/vec4 v0xaaaaeaccabc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaeacca700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaeacca7e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaaeacca560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaaeacca8a0_0;
    %assign/vec4 v0xaaaaeacca700_0, 0;
    %load/vec4 v0xaaaaeacca700_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0xaaaaeacca560_0;
    %load/vec4 v0xaaaaeaccac90_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v0xaaaaeacca0a0_0;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v0xaaaaeacca250_0, 0;
    %load/vec4 v0xaaaaeaccac90_0;
    %assign/vec4 v0xaaaaeacca190_0, 0;
    %load/vec4 v0xaaaaeaccad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0xaaaaeacca980_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaeacca480_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaeacca250_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaaeaccac90_0;
    %assign/vec4/off/d v0xaaaaeacca560_0, 4, 5;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaeacca7e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xaaaaeacca000_0;
    %load/vec4 v0xaaaaeaccad60_0;
    %and;
    %load/vec4 v0xaaaaeacca700_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0xaaaaeacca980_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaeacca480_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaeacca250_0, 4, 5;
T_5.8 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaaeaca5490;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaaeaccc2c0_0;
    %inv;
    %store/vec4 v0xaaaaeaccc2c0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0xaaaaeaca5490;
T_7 ;
    %vpi_call/w 4 41 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaaeaca5490 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xaaaaeaca5490;
T_8 ;
    %vpi_func 4 74 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaaeaccc5f0_0, 0, 32;
    %load/vec4 v0xaaaaeaccc5f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 4 75 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeaccc2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaeaccc9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeaccc940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeacccf40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaeaccce60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaeacccd80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaeacccca0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeaccc510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeacccbc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeaccc450_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaeaccc7c0_0, 0, 4;
    %pushi/vec4 3, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaeacaad70;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeaccc9e0_0, 0, 1;
    %wait E_0xaaaaeacaad70;
T_8.4 ;
    %load/vec4 v0xaaaaeaccc510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.5, 8;
    %vpi_func 4 95 "$fgetc" 32, v0xaaaaeaccc5f0_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaaeaccc220_0, 0, 32;
    %load/vec4 v0xaaaaeaccc220_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaeaccc510_0, 0, 32;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0xaaaaeaccc220_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0xaaaaeaccc7c0_0;
    %store/vec4 v0xaaaaeaccb8a0_0, 0, 4;
    %load/vec4 v0xaaaaeacccbc0_0;
    %pad/s 4;
    %store/vec4 v0xaaaaeaccb980_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaaeaccb7a0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaaeaccb540;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeaccc450_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaeacccbc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaeacccbc0_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0xaaaaeaccc450_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaaaeaccc450_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0xaaaaeaccc7c0_0;
    %store/vec4 v0xaaaaeaccb8a0_0, 0, 4;
    %load/vec4 v0xaaaaeacccbc0_0;
    %pad/s 4;
    %store/vec4 v0xaaaaeaccb980_0, 0, 4;
    %load/vec4 v0xaaaaeaccc450_0;
    %subi 4, 0, 32;
    %pad/s 4;
    %store/vec4 v0xaaaaeaccb7a0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaaeaccb540;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaeaccc7c0_0, 0, 4;
T_8.10 ;
    %load/vec4 v0xaaaaeaccc220_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaeaccc450_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaaeaccc7c0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaeaccc450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaeaccc450_0, 0, 32;
T_8.9 ;
T_8.7 ;
    %jmp T_8.4;
T_8.5 ;
    %load/vec4 v0xaaaaeaccc450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0xaaaaeaccc7c0_0;
    %store/vec4 v0xaaaaeaccb8a0_0, 0, 4;
    %load/vec4 v0xaaaaeacccbc0_0;
    %pad/s 4;
    %store/vec4 v0xaaaaeaccb980_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaaeaccb7a0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaaeaccb540;
    %join;
T_8.12 ;
    %wait E_0xaaaaeacaad70;
    %fork TD_aoc4_tb.print_mem, S_0xaaaaeaccb050;
    %join;
    %vpi_call/w 4 117 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4_freemachine.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/single_port_ram.sv";
