==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.447 seconds; current allocated memory: 0.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.286 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.295 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 0.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.145 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.333 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.814 seconds; current allocated memory: 0.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.138 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.789 seconds; current allocated memory: 0.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.035 seconds; current allocated memory: 0.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.071 seconds; current allocated memory: 0.598 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.518 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.924 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.824 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.088 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.317 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.024 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.888 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.876 seconds; current allocated memory: 0.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.053 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.828 seconds; current allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.877 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.11 seconds; current allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.259 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.548 seconds; current allocated memory: 0.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.957 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.046 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.872 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.16 seconds; current allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.869 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.053 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.009 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.685 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.986 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.864 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.421 seconds; current allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.877 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.736 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.836 seconds; current allocated memory: 0.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.792 seconds; current allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.295 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.844 seconds; current allocated memory: 0.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.896 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.755 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 106.559 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.109 seconds; current allocated memory: 107.906 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.819 seconds; current allocated memory: 108.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 108.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 115.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 117.332 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Row_sum' (matrixmul.cpp:57) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'R_col' (matrixmul.cpp:67) in function 'matrixmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_sum' (matrixmul.cpp:57) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Row_a' (matrixmul.cpp:58) in function 'matrixmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Sum' (matrixmul.cpp:59) in function 'matrixmul' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:67:18) to (matrixmul.cpp:67:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...62 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 140.812 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'R_row' (matrixmul.cpp:66:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 152.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_sum'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load_26', matrixmul.cpp:60) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load_16', matrixmul.cpp:60) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load_20', matrixmul.cpp:60) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load_3', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load_15', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load', matrixmul.cpp:60) on array 'a' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'Row_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 158.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 159.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_row_R_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'R_row_R_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 160.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 160.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 160.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 160.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_sum' pipeline 'Row_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 164.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_R_row_R_col' pipeline 'R_row_R_col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_R_row_R_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.099 seconds; current allocated memory: 169.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 170.062 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.772 seconds; current allocated memory: 174.199 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 178.812 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 21.005 seconds; current allocated memory: 72.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 60.814 seconds; current allocated memory: 7.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 106.746 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.247 seconds; current allocated memory: 107.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.631 seconds; current allocated memory: 108.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 108.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 114.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 116.832 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Row_sum' (matrixmul.cpp:57) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'R_col' (matrixmul.cpp:67) in function 'matrixmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_sum' (matrixmul.cpp:57) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Row_a' (matrixmul.cpp:58) in function 'matrixmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Sum' (matrixmul.cpp:59) in function 'matrixmul' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:67:18) to (matrixmul.cpp:67:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...62 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 140.160 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'R_row' (matrixmul.cpp:66:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 152.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_sum'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load_26', matrixmul.cpp:60) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load_16', matrixmul.cpp:60) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load_20', matrixmul.cpp:60) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load_3', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load_15', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum' (loop 'Row_sum'): Unable to schedule 'load' operation ('a_load', matrixmul.cpp:60) on array 'a' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'Row_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 158.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 160.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_row_R_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'R_row_R_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 160.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 160.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 160.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 160.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_sum' pipeline 'Row_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 164.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_R_row_R_col' pipeline 'R_row_R_col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_R_row_R_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.275 seconds; current allocated memory: 169.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 170.164 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 174.391 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.763 seconds; current allocated memory: 179.176 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 16.692 seconds; current allocated memory: 72.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.781 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.844 seconds; current allocated memory: 0.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.783 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 0.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.957 seconds; current allocated memory: 0.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 107.117 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.386 seconds; current allocated memory: 107.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.084 seconds; current allocated memory: 108.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 108.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 114.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 117.371 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'R_col' (matrixmul.cpp:68) in function 'matrixmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Row_a' (matrixmul.cpp:59) in function 'matrixmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Sum' (matrixmul.cpp:60) in function 'matrixmul' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:58:20) to (matrixmul.cpp:58:12) in function 'matrixmul'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:68:18) to (matrixmul.cpp:68:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 140.020 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_row' (matrixmul.cpp:67:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 151.637 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_sum_Col_sum'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_2', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_10', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_3', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_6', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_13', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'Row_sum_Col_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 157.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 159.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_row_R_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'R_row_R_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 159.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 159.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 159.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 159.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_sum_Col_sum' pipeline 'Row_sum_Col_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_sum_Col_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 162.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_R_row_R_col' pipeline 'R_row_R_col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_R_row_R_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 166.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 167.973 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.414 seconds; current allocated memory: 171.945 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 176.895 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.034 seconds; current allocated memory: 70.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 106.668 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.453 seconds; current allocated memory: 107.723 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.094 seconds; current allocated memory: 108.793 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 108.793 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 114.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 117.168 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'R_col' (matrixmul.cpp:70) in function 'matrixmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Row_a' (matrixmul.cpp:59) in function 'matrixmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Sum' (matrixmul.cpp:60) in function 'matrixmul' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:58:20) to (matrixmul.cpp:58:12) in function 'matrixmul'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:70:18) to (matrixmul.cpp:70:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 140.230 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_row' (matrixmul.cpp:69:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 151.945 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_sum_Col_sum'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_2', matrixmul.cpp:63) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_10', matrixmul.cpp:63) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_3', matrixmul.cpp:63) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_6', matrixmul.cpp:63) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_13', matrixmul.cpp:63) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'Row_sum_Col_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 157.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 159.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_row_R_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'R_row_R_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 159.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 159.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 159.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 160.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_sum_Col_sum' pipeline 'Row_sum_Col_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_sum_Col_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 162.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_R_row_R_col' pipeline 'R_row_R_col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_R_row_R_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 166.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.203 seconds; current allocated memory: 168.062 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 172.602 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 177.066 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.983 seconds; current allocated memory: 70.645 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.347 seconds; current allocated memory: 0.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 0.344 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.181 seconds; current allocated memory: 0.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.297 seconds; current allocated memory: 0.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 107.664 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.441 seconds; current allocated memory: 108.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'Sum' (matrixmul.cpp:60:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.13 seconds; current allocated memory: 109.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 109.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 116.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 118.594 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'R_col' (matrixmul.cpp:68) in function 'matrixmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Row_a' (matrixmul.cpp:59) in function 'matrixmul' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:58:20) to (matrixmul.cpp:58:12) in function 'matrixmul'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:68:18) to (matrixmul.cpp:68:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 141.492 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_row' (matrixmul.cpp:67:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 152.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_sum_Col_sum'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_2', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_10', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_3', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_6', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_13', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'Row_sum_Col_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 158.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 160.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_row_R_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'R_row_R_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 160.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 160.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 160.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 160.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_sum_Col_sum' pipeline 'Row_sum_Col_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_sum_Col_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 163.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_R_row_R_col' pipeline 'R_row_R_col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_R_row_R_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 167.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.207 seconds; current allocated memory: 168.770 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 173.559 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 177.809 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.976 seconds; current allocated memory: 70.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_sum 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 107.016 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.374 seconds; current allocated memory: 108.383 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_sum' (matrixmul.cpp:58:12) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a' (matrixmul.cpp:59:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Sum' (matrixmul.cpp:60:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.308 seconds; current allocated memory: 109.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 109.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 116.191 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 118.699 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'R_col' (matrixmul.cpp:68) in function 'matrixmul' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:68:18) to (matrixmul.cpp:68:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 142.289 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'R_row' (matrixmul.cpp:67:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 145.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_row_R_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'R_row_R_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 149.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 151.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 152.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 152.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_R_row_R_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_R_row_R_col' pipeline 'R_row_R_col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_R_row_R_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 155.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 158.020 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.766 seconds; current allocated memory: 164.656 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 169.621 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.154 seconds; current allocated memory: 62.719 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 107.230 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.573 seconds; current allocated memory: 108.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'R_row' (matrixmul.cpp:67:9) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'R_col' (matrixmul.cpp:68:10) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_sum' (matrixmul.cpp:58:12) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a' (matrixmul.cpp:59:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Sum' (matrixmul.cpp:60:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.528 seconds; current allocated memory: 109.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 109.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 116.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 118.773 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:1)...122 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 142.637 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 142.660 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 142.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 144.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 147.531 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 155.457 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.339 seconds; current allocated memory: 162.309 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-789] **** Estimated Fmax: 153.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.887 seconds; current allocated memory: 55.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 107.688 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.473 seconds; current allocated memory: 108.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'R_row' (matrixmul.cpp:67:9) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'R_col' (matrixmul.cpp:68:10) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_sum' (matrixmul.cpp:58:12) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a' (matrixmul.cpp:59:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Sum' (matrixmul.cpp:60:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.616 seconds; current allocated memory: 110.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 110.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 116.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 119.258 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:1)...122 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 142.617 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 142.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 143.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 144.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 148.016 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.074 seconds; current allocated memory: 156.047 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.478 seconds; current allocated memory: 162.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 10.166 seconds; current allocated memory: 55.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul r 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.982 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 107.492 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:12)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.453 seconds; current allocated memory: 108.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_sum' (matrixmul.cpp:58:12) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a' (matrixmul.cpp:59:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.785 seconds; current allocated memory: 110.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 110.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 117.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 119.711 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_r' (matrixmul.cpp:68) in function 'matrixmul' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:68:18) to (matrixmul.cpp:69:12) in function 'matrixmul'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 144.379 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_r' (matrixmul.cpp:67:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 287.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 291.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 292.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 293.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 293.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 293.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 293.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 293.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 293.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 294.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 294.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 294.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 294.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 294.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 294.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 295.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 295.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 295.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 295.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 295.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 296.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 296.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 296.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 296.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 296.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 297.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 297.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 297.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 297.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 298.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.073 seconds; current allocated memory: 298.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 298.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_r_Col_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Row_r_Col_r'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 299.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 299.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 300.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 301.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 303.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 304.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 305.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 306.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 306.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 307.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 308.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 309.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 310.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 311.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 312.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 313.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 314.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 314.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 315.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 316.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_r_Col_r' pipeline 'Row_r_Col_r' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_r_Col_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 317.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 320.551 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.041 seconds; current allocated memory: 326.516 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.948 seconds; current allocated memory: 335.492 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 24.071 seconds; current allocated memory: 229.191 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 107.062 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:12)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.347 seconds; current allocated memory: 108.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'Row_r' (matrixmul.cpp:67:9) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_r' (matrixmul.cpp:68:10) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_sum' (matrixmul.cpp:58:12) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a' (matrixmul.cpp:59:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.29 seconds; current allocated memory: 109.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 109.969 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 116.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 119.586 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 144.340 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 277.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 282.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 283.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 283.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 283.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 284.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 284.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 284.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 284.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 285.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 285.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 285.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 285.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 285.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 285.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 286.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 286.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 286.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 286.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 286.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 286.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 286.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 287.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 287.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 287.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 287.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 287.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 288.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 288.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 288.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.042 seconds; current allocated memory: 288.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_sum15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 288.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 288.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 290.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 291.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 293.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 294.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 295.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 296.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 297.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 298.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 299.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 300.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 300.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 301.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 302.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 303.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 304.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 304.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 305.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_sum15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_sum15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 306.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 309.574 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.027 seconds; current allocated memory: 315.848 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.281 seconds; current allocated memory: 324.871 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 185.19 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 14.606 seconds; current allocated memory: 218.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 107.977 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:12)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.35 seconds; current allocated memory: 109.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'Row_r' (matrixmul.cpp:67:9) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_r' (matrixmul.cpp:68:10) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_sum' (matrixmul.cpp:58:12) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a' (matrixmul.cpp:59:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum' (matrixmul.cpp:60:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.354 seconds; current allocated memory: 110.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 110.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 117.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 119.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:1)...122 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 142.566 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 142.594 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 143.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 145.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 148.312 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.969 seconds; current allocated memory: 156.668 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.339 seconds; current allocated memory: 163.281 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.494 seconds; current allocated memory: 55.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 106.648 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:9)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.323 seconds; current allocated memory: 107.727 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.018 seconds; current allocated memory: 108.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 108.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 114.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 117.219 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_r' (matrixmul.cpp:68) in function 'matrixmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Row_a' (matrixmul.cpp:59) in function 'matrixmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:58:20) to (matrixmul.cpp:58:12) in function 'matrixmul'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:68:18) to (matrixmul.cpp:68:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 140.047 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_r' (matrixmul.cpp:67:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 151.859 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_sum_Col_sum'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_2', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_10', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_3', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_6', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_13', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'Row_sum_Col_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 158.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 159.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_r_Col_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Row_r_Col_r'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 159.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 159.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 160.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 160.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_sum_Col_sum' pipeline 'Row_sum_Col_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_sum_Col_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 163.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_r_Col_r' pipeline 'Row_r_Col_r' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_r_Col_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 167.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 168.215 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 172.781 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.812 seconds; current allocated memory: 177.191 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.074 seconds; current allocated memory: 70.840 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 4 -type complete matrixmul a 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 107.168 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:9)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.284 seconds; current allocated memory: 107.953 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'a'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:11:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.994 seconds; current allocated memory: 109.676 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 109.676 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 115.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 118.141 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_r' (matrixmul.cpp:68) in function 'matrixmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Row_a' (matrixmul.cpp:59) in function 'matrixmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:58:20) to (matrixmul.cpp:58:12) in function 'matrixmul'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:68:18) to (matrixmul.cpp:68:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 141.512 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_r' (matrixmul.cpp:67:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 153.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_sum_Col_sum'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_2', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_10', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_3', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_6', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_13', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'Row_sum_Col_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 159.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 160.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_r_Col_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Row_r_Col_r'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 160.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 160.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 160.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 160.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_sum_Col_sum' pipeline 'Row_sum_Col_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_sum_Col_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 163.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_r_Col_r' pipeline 'Row_r_Col_r' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_r_Col_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 167.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 168.820 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 172.965 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.74 seconds; current allocated memory: 177.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.655 seconds; current allocated memory: 71.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul a 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 107.250 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:9)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.288 seconds; current allocated memory: 108.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.157 seconds; current allocated memory: 109.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 109.871 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 116.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 119.176 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_r' (matrixmul.cpp:68) in function 'matrixmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Row_a' (matrixmul.cpp:59) in function 'matrixmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:58:20) to (matrixmul.cpp:58:12) in function 'matrixmul'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:68:18) to (matrixmul.cpp:68:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 143.543 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_r' (matrixmul.cpp:67:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 156.629 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_sum_Col_sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('sum[1][0]', matrixmul.cpp:61) and 'select' operation ('select_ln61', matrixmul.cpp:61).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'Row_sum_Col_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 163.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 164.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_r_Col_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Row_r_Col_r'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 164.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 165.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 165.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 166.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_sum_Col_sum' pipeline 'Row_sum_Col_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_sum_Col_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 169.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_r_Col_r' pipeline 'Row_r_Col_r' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_r_Col_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 174.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.344 seconds; current allocated memory: 176.633 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 181.566 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.306 seconds; current allocated memory: 188.758 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.856 seconds; current allocated memory: 81.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete matrixmul a 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 107.953 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:9)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.578 seconds; current allocated memory: 109.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.118 seconds; current allocated memory: 110.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 110.223 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 115.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 118.348 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_r' (matrixmul.cpp:68) in function 'matrixmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Row_a' (matrixmul.cpp:59) in function 'matrixmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:58:20) to (matrixmul.cpp:58:12) in function 'matrixmul'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:68:18) to (matrixmul.cpp:68:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 142.508 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_r' (matrixmul.cpp:67:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 154.047 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_sum_Col_sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('sum[1][0]', matrixmul.cpp:61) and 'select' operation ('select_ln61', matrixmul.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('sum[1][0]', matrixmul.cpp:61) and 'select' operation ('select_ln61', matrixmul.cpp:61).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'Row_sum_Col_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 160.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 161.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_r_Col_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Row_r_Col_r'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 162.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 162.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 162.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 162.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_sum_Col_sum' pipeline 'Row_sum_Col_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_sum_Col_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 165.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_r_Col_r' pipeline 'Row_r_Col_r' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_r_Col_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 169.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 170.957 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.462 seconds; current allocated memory: 175.723 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 181.320 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.824 seconds; current allocated memory: 73.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 107.441 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:9)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.43 seconds; current allocated memory: 108.258 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.501 seconds; current allocated memory: 109.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 109.414 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 115.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 117.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_r' (matrixmul.cpp:68) in function 'matrixmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Row_a' (matrixmul.cpp:59) in function 'matrixmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:58:20) to (matrixmul.cpp:58:12) in function 'matrixmul'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:68:18) to (matrixmul.cpp:68:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 141.383 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_r' (matrixmul.cpp:67:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 152.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_sum_Col_sum'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_2', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_10', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_3', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_6', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_13', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'Row_sum_Col_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 158.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 160.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_r_Col_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Row_r_Col_r'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 160.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 160.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 160.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 160.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_sum_Col_sum' pipeline 'Row_sum_Col_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_sum_Col_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 163.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_r_Col_r' pipeline 'Row_r_Col_r' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_r_Col_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 167.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 168.738 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 172.855 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.775 seconds; current allocated memory: 177.617 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.36 seconds; current allocated memory: 70.730 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram matrixmul a 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 106.188 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:9)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.387 seconds; current allocated memory: 108.207 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:11:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.046 seconds; current allocated memory: 109.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 109.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 115.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 118.133 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_r' (matrixmul.cpp:68) in function 'matrixmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_sum' (matrixmul.cpp:58) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Row_a' (matrixmul.cpp:59) in function 'matrixmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'sum' (matrixmul.cpp:60) in function 'matrixmul' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:58:20) to (matrixmul.cpp:58:12) in function 'matrixmul'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:68:18) to (matrixmul.cpp:68:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:10)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 140.832 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_sum' (matrixmul.cpp:57:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_r' (matrixmul.cpp:67:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 152.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_sum_Col_sum'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_2', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_10', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_3', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_6', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul_Pipeline_Row_sum_Col_sum' (loop 'Row_sum_Col_sum'): Unable to schedule 'load' operation ('a_load_13', matrixmul.cpp:61) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'Row_sum_Col_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 158.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 159.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_r_Col_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Row_r_Col_r'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 160.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 160.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 160.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 160.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_sum_Col_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_sum_Col_sum' pipeline 'Row_sum_Col_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_sum_Col_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 163.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_r_Col_r' pipeline 'Row_r_Col_r' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_r_Col_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.547 seconds; current allocated memory: 167.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 169.055 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 172.914 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 177.570 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.794 seconds; current allocated memory: 71.836 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 107.152 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:9)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution1/directives.tcl:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.313 seconds; current allocated memory: 108.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.005 seconds; current allocated memory: 109.449 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 109.449 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 115.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 117.801 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum00' (matrixmul.cpp:58) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum01' (matrixmul.cpp:64) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum10' (matrixmul.cpp:70) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum11' (matrixmul.cpp:76) in function 'matrixmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Col_r' (matrixmul.cpp:82) in function 'matrixmul' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:82:18) to (matrixmul.cpp:82:10) in function 'matrixmul'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 141.309 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_a00' (matrixmul.cpp:57:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_a01' (matrixmul.cpp:63:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_a10' (matrixmul.cpp:69:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_a11' (matrixmul.cpp:75:11) in function 'matrixmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_r' (matrixmul.cpp:81:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 178.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_a00_sum00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_a00_sum00'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Row_a00_sum00'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 182.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 183.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_a01_sum01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_a01_sum01'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Row_a01_sum01'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 184.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 184.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_a10_sum10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_a10_sum10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Row_a10_sum10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 185.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 185.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_a11_sum11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_a11_sum11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Row_a11_sum11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 185.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 185.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_r_Col_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Row_r_Col_r'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 186.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 186.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 186.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 186.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_a00_sum00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_a00_sum00' pipeline 'Row_a00_sum00' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_a00_sum00'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 188.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_a01_sum01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_a01_sum01' pipeline 'Row_a01_sum01' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_a01_sum01'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 190.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_a10_sum10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_a10_sum10' pipeline 'Row_a10_sum10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_a10_sum10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 191.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_a11_sum11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_a11_sum11' pipeline 'Row_a11_sum11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_a11_sum11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 192.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_Pipeline_Row_r_Col_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul_Pipeline_Row_r_Col_r' pipeline 'Row_r_Col_r' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_Pipeline_Row_r_Col_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 194.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.202 seconds; current allocated memory: 195.594 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 200.508 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 205.121 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.803 seconds; current allocated memory: 98.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.143 seconds; current allocated memory: 0.379 MB.
