#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_0000020d8b63a480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020d8b63ac80 .scope module, "spi_tb" "spi_tb" 3 6;
 .timescale -9 -12;
v0000020d8b649790_0 .var "clk_in", 0 0;
v0000020d8b6435f0_0 .net "clk_out", 0 0, v0000020d8b612d80_0;  1 drivers
v0000020d8b643690_0 .net "data_out", 0 0, L_0000020d8b6444a0;  1 drivers
v0000020d8b643730_0 .var "msg_in", 15 0;
v0000020d8b6437d0_0 .var "rst_in", 0 0;
v0000020d8b643d20_0 .net "sel_out", 0 0, v0000020d8b649650_0;  1 drivers
v0000020d8b6438c0_0 .var "trigger_in", 0 0;
S_0000020d8b6129c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 43, 3 43 0, S_0000020d8b63ac80;
 .timescale -9 -12;
v0000020d8b613400_0 .var/2s "i", 31 0;
S_0000020d8b612b50 .scope module, "uut" "spi_gen" 3 12, 4 1 0, S_0000020d8b63ac80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "msg_in";
    .port_info 3 /INPUT 1 "trigger_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /OUTPUT 1 "clk_out";
    .port_info 6 /OUTPUT 1 "sel_out";
P_0000020d8b63ae10 .param/l "BIT_DUR" 0 4 2, +C4<00000000000000000000000000000011>;
P_0000020d8b63ae48 .param/l "DUR" 0 4 12, +C4<00000000000000000000000000001000>;
P_0000020d8b63ae80 .param/l "MESSAGE_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
v0000020d8b639f80_0 .var "bit_counter", 7 0;
v0000020d8b612ce0_0 .net "clk_in", 0 0, v0000020d8b649790_0;  1 drivers
v0000020d8b612d80_0 .var "clk_out", 0 0;
v0000020d8b6493d0_0 .net "data_out", 0 0, L_0000020d8b6444a0;  alias, 1 drivers
v0000020d8b649470_0 .var "msg_buffer", 15 0;
v0000020d8b649510_0 .net "msg_in", 15 0, v0000020d8b643730_0;  1 drivers
v0000020d8b6495b0_0 .net "rst_in", 0 0, v0000020d8b6437d0_0;  1 drivers
v0000020d8b649650_0 .var "sel_out", 0 0;
v0000020d8b6496f0_0 .net "trigger_in", 0 0, v0000020d8b6438c0_0;  1 drivers
E_0000020d8b63cb80 .event posedge, v0000020d8b612ce0_0;
L_0000020d8b6444a0 .part v0000020d8b649470_0, 15, 1;
    .scope S_0000020d8b612b50;
T_0 ;
    %wait E_0000020d8b63cb80;
    %load/vec4 v0000020d8b6495b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020d8b649470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d8b649650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020d8b649650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000020d8b639f80_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d8b649650_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000020d8b639f80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000020d8b639f80_0, 0;
T_0.5 ;
    %load/vec4 v0000020d8b639f80_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0000020d8b649470_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000020d8b649470_0, 0;
T_0.6 ;
    %load/vec4 v0000020d8b639f80_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0000020d8b612d80_0;
    %inv;
    %assign/vec4 v0000020d8b612d80_0, 0;
T_0.8 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000020d8b6496f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0000020d8b649510_0;
    %assign/vec4 v0000020d8b649470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020d8b649650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020d8b612d80_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000020d8b639f80_0, 0;
T_0.10 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020d8b63ac80;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000020d8b649790_0;
    %nor/r;
    %store/vec4 v0000020d8b649790_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020d8b63ac80;
T_2 ;
    %vpi_call/w 3 26 "$dumpfile", "spi.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020d8b63ac80 {0 0 0};
    %vpi_call/w 3 28 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d8b649790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d8b6437d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d8b6438c0_0, 0, 1;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v0000020d8b643730_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d8b6437d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d8b6437d0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d8b6438c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d8b6438c0_0, 0, 1;
    %vpi_call/w 3 41 "$display", "msg_in = %16b ", v0000020d8b643730_0 {0 0 0};
    %vpi_call/w 3 42 "$display", "trig sel data clk" {0 0 0};
    %fork t_1, S_0000020d8b6129c0;
    %jmp t_0;
    .scope S_0000020d8b6129c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d8b613400_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020d8b613400_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call/w 3 44 "$display", "%b    %b   %b    %b", v0000020d8b6438c0_0, v0000020d8b643690_0, v0000020d8b643d20_0, v0000020d8b6435f0_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0000020d8b613400_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000020d8b613400_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0000020d8b63ac80;
t_0 %join;
    %vpi_call/w 3 47 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "spi_tb.sv";
    "spi_gen.sv";
