sep=\t
Module Resource Usage Distribution Estimates
Generated at: Nov 20, 2024 21:23:42

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        SRLs	        ADDs	        LUTs	    COMB4s	      RAMs	 DSP/MULTs
edb_top:edb_top                                             	     729(0)	     204(0)	      79(0)	    1163(0)	     0(0)	    11(0)	     0(0)	
 +la0:edb_la_top_renamed_due_excessive_length_1             	   643(440)	     204(0)	     79(37)	  1139(563)	     0(0)	    11(0)	     0(0)	
  +axi_crc_i:edb_adbg_crc32                                 	     32(32)	       0(0)	       0(0)	     56(56)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[7].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       8(8)	       0(0)	       0(0)	       8(8)	     0(0)	     0(0)	     0(0)	
  +trigger_tu:trigger_unit(WIDTH=32'b01,PIPE=1)             	       1(1)	       0(0)	       0(0)	       3(3)	     0(0)	     0(0)	     0(0)	
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b011001100,DATA_DEPTH=512)	    162(94)	     204(0)	      42(0)	   509(239)	     0(0)	    11(0)	     0(0)	
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b011001101,ADDR_WIDTH=9)	     68(50)	   204(204)	     42(42)	   270(243)	     0(0)	    11(0)	     0(0)	
    +transcode_write_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)	       9(9)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
    +transcode_read_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)	       9(9)	       0(0)	       0(0)	     18(18)	     0(0)	     0(0)	     0(0)	
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(DATA_WIDTH=32'b011001101,RAM_INIT_FILE="")	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	   11(11)	     0(0)	
 +debug_hub_inst:debug_hub                                  	     86(86)	       0(0)	       0(0)	     24(24)	     0(0)	     0(0)	     0(0)	
