INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/Non-restoring-division-algorithm-for-unsigned-integer/Non-restoring-division-algorithm-for-unsigned-integer.srcs/sources_1/new/non_restoring_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invert
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-311] analyzing module or2
INFO: [VRFC 10-311] analyzing module xor2
INFO: [VRFC 10-311] analyzing module nand2
INFO: [VRFC 10-311] analyzing module nor2
INFO: [VRFC 10-311] analyzing module xnor2
INFO: [VRFC 10-311] analyzing module and3
INFO: [VRFC 10-311] analyzing module or3
INFO: [VRFC 10-311] analyzing module nor3
INFO: [VRFC 10-311] analyzing module nand3
INFO: [VRFC 10-311] analyzing module xor3
INFO: [VRFC 10-311] analyzing module xnor3
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-311] analyzing module demux2
INFO: [VRFC 10-311] analyzing module demux4
INFO: [VRFC 10-311] analyzing module demux8
INFO: [VRFC 10-311] analyzing module df
INFO: [VRFC 10-311] analyzing module dfr
INFO: [VRFC 10-311] analyzing module dfrl
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module csa
INFO: [VRFC 10-2458] undeclared symbol j, assumed default net type wire [C:/Users/admin/VIVADO project/Non-restoring-division-algorithm-for-unsigned-integer/Non-restoring-division-algorithm-for-unsigned-integer.srcs/sources_1/new/non_restoring_divider.v:158]
INFO: [VRFC 10-311] analyzing module csa_16bit
INFO: [VRFC 10-311] analyzing module correction_FA
INFO: [VRFC 10-311] analyzing module remainder_correction_csa
INFO: [VRFC 10-311] analyzing module non_restoring_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/Non-restoring-division-algorithm-for-unsigned-integer/Non-restoring-division-algorithm-for-unsigned-integer.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/Non-restoring-division-algorithm-for-unsigned-integer/Non-restoring-division-algorithm-for-unsigned-integer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
