<?xml version="1.0" encoding="UTF-8"?>
<testsuites disabled="0" errors="0" failures="0" tests="1" time="875">
<testsuite disabled="0" errors="0" failures="0" name="hyperram_cover" skipped="0" tests="1" time="875">
<properties>
<property name="os" value="posix"/>
</properties>
<testcase classname="hyperram_cover" name="default" status="PASS" time="875">
<system-out>SBY 18:48:08 [hyperram_cover] Removing directory 'hyperram_cover'.
SBY 18:48:08 [hyperram_cover] Copy 'src/hyperram.v' to 'hyperram_cover/src/hyperram.v'.
SBY 18:48:08 [hyperram_cover] engine_0: smtbmc
SBY 18:48:08 [hyperram_cover] base: starting process &quot;cd hyperram_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 18:48:13 [hyperram_cover] base: finished (returncode=0)
SBY 18:48:13 [hyperram_cover] smt2: starting process &quot;cd hyperram_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 18:48:13 [hyperram_cover] smt2: finished (returncode=0)
SBY 18:48:13 [hyperram_cover] engine_0: starting process &quot;cd hyperram_cover; yosys-smtbmc --presat --unroll -c --noprogress -t 1000  --append 0 --dump-vcd engine_0/trace%.vcd --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 18:48:13 [hyperram_cover] engine_0: ##   0:00:00  Solver: yices
SBY 18:48:13 [hyperram_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 18:48:14 [hyperram_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 18:48:14 [hyperram_cover] engine_0: ##   0:00:01  Checking cover reachability in step 2..
SBY 18:48:15 [hyperram_cover] engine_0: ##   0:00:01  Checking cover reachability in step 3..
SBY 18:48:15 [hyperram_cover] engine_0: ##   0:00:01  Reached cover statement at _load_trmax_ in step 3.
SBY 18:48:15 [hyperram_cover] engine_0: ##   0:00:01  Writing trace to VCD file: engine_0/trace0.vcd
SBY 18:48:15 [hyperram_cover] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 18:48:15 [hyperram_cover] engine_0: ##   0:00:02  Writing trace to constraints file: engine_0/trace0.smtc
SBY 18:48:15 [hyperram_cover] engine_0: ##   0:00:02  Checking cover reachability in step 3..
SBY 18:48:15 [hyperram_cover] engine_0: ##   0:00:02  Checking cover reachability in step 4..
SBY 18:48:16 [hyperram_cover] engine_0: ##   0:00:02  Checking cover reachability in step 5..
SBY 18:48:16 [hyperram_cover] engine_0: ##   0:00:03  Checking cover reachability in step 6..
SBY 18:48:17 [hyperram_cover] engine_0: ##   0:00:03  Checking cover reachability in step 7..
SBY 18:48:17 [hyperram_cover] engine_0: ##   0:00:04  Checking cover reachability in step 8..
SBY 18:48:18 [hyperram_cover] engine_0: ##   0:00:04  Checking cover reachability in step 9..
SBY 18:48:18 [hyperram_cover] engine_0: ##   0:00:05  Checking cover reachability in step 10..
SBY 18:48:19 [hyperram_cover] engine_0: ##   0:00:06  Checking cover reachability in step 11..
SBY 18:48:20 [hyperram_cover] engine_0: ##   0:00:06  Checking cover reachability in step 12..
SBY 18:48:20 [hyperram_cover] engine_0: ##   0:00:07  Reached cover statement at _load_tpre_ in step 12.
SBY 18:48:20 [hyperram_cover] engine_0: ##   0:00:07  Writing trace to VCD file: engine_0/trace1.vcd
SBY 18:48:20 [hyperram_cover] engine_0: ##   0:00:07  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 18:48:21 [hyperram_cover] engine_0: ##   0:00:07  Writing trace to constraints file: engine_0/trace1.smtc
SBY 18:48:21 [hyperram_cover] engine_0: ##   0:00:07  Checking cover reachability in step 12..
SBY 18:48:21 [hyperram_cover] engine_0: ##   0:00:08  Reached cover statement at _load_tcsh_ in step 12.
SBY 18:48:21 [hyperram_cover] engine_0: ##   0:00:08  Writing trace to VCD file: engine_0/trace2.vcd
SBY 18:48:22 [hyperram_cover] engine_0: ##   0:00:08  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 18:48:22 [hyperram_cover] engine_0: ##   0:00:08  Writing trace to constraints file: engine_0/trace2.smtc
SBY 18:48:22 [hyperram_cover] engine_0: ##   0:00:08  Checking cover reachability in step 12..
SBY 18:48:22 [hyperram_cover] engine_0: ##   0:00:09  Reached cover statement at _load_tacc_ in step 12.
SBY 18:48:22 [hyperram_cover] engine_0: ##   0:00:09  Writing trace to VCD file: engine_0/trace3.vcd
SBY 18:48:23 [hyperram_cover] engine_0: ##   0:00:09  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 18:48:23 [hyperram_cover] engine_0: ##   0:00:09  Writing trace to constraints file: engine_0/trace3.smtc
SBY 18:48:23 [hyperram_cover] engine_0: ##   0:00:09  Checking cover reachability in step 12..
SBY 18:48:23 [hyperram_cover] engine_0: ##   0:00:10  Reached cover statement at _load_post_ in step 12.
SBY 18:48:23 [hyperram_cover] engine_0: ##   0:00:10  Writing trace to VCD file: engine_0/trace4.vcd
SBY 18:48:24 [hyperram_cover] engine_0: ##   0:00:10  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 18:48:24 [hyperram_cover] engine_0: ##   0:00:10  Writing trace to constraints file: engine_0/trace4.smtc
SBY 18:48:24 [hyperram_cover] engine_0: ##   0:00:10  Checking cover reachability in step 12..
SBY 18:48:24 [hyperram_cover] engine_0: ##   0:00:11  Checking cover reachability in step 13..
SBY 18:48:25 [hyperram_cover] engine_0: ##   0:00:12  Checking cover reachability in step 14..
SBY 18:48:26 [hyperram_cover] engine_0: ##   0:00:12  Checking cover reachability in step 15..
SBY 18:48:26 [hyperram_cover] engine_0: ##   0:00:13  Checking cover reachability in step 16..
SBY 18:48:27 [hyperram_cover] engine_0: ##   0:00:14  Checking cover reachability in step 17..
SBY 18:48:28 [hyperram_cover] engine_0: ##   0:00:14  Checking cover reachability in step 18..
SBY 18:48:28 [hyperram_cover] engine_0: ##   0:00:15  Checking cover reachability in step 19..
SBY 18:48:29 [hyperram_cover] engine_0: ##   0:00:16  Checking cover reachability in step 20..
SBY 18:48:30 [hyperram_cover] engine_0: ##   0:00:16  Checking cover reachability in step 21..
SBY 18:48:31 [hyperram_cover] engine_0: ##   0:00:17  Checking cover reachability in step 22..
SBY 18:48:31 [hyperram_cover] engine_0: ##   0:00:18  Checking cover reachability in step 23..
SBY 18:48:32 [hyperram_cover] engine_0: ##   0:00:19  Checking cover reachability in step 24..
SBY 18:48:33 [hyperram_cover] engine_0: ##   0:00:20  Checking cover reachability in step 25..
SBY 18:48:34 [hyperram_cover] engine_0: ##   0:00:20  Checking cover reachability in step 26..
SBY 18:48:35 [hyperram_cover] engine_0: ##   0:00:21  Checking cover reachability in step 27..
SBY 18:48:36 [hyperram_cover] engine_0: ##   0:00:22  Checking cover reachability in step 28..
SBY 18:48:37 [hyperram_cover] engine_0: ##   0:00:23  Checking cover reachability in step 29..
SBY 18:48:38 [hyperram_cover] engine_0: ##   0:00:24  Checking cover reachability in step 30..
SBY 18:48:39 [hyperram_cover] engine_0: ##   0:00:25  Checking cover reachability in step 31..
SBY 18:48:40 [hyperram_cover] engine_0: ##   0:00:26  Checking cover reachability in step 32..
SBY 18:48:40 [hyperram_cover] engine_0: ##   0:00:27  Reached cover statement at _tx_hreg_tpre0_tpost0_ in step 32.
SBY 18:48:40 [hyperram_cover] engine_0: ##   0:00:27  Reached cover statement at _tx_hreg_ in step 32.
SBY 18:48:41 [hyperram_cover] engine_0: ##   0:00:28  Writing trace to VCD file: engine_0/trace5.vcd
SBY 18:48:42 [hyperram_cover] engine_0: ##   0:00:28  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 18:48:42 [hyperram_cover] engine_0: ##   0:00:28  Writing trace to constraints file: engine_0/trace5.smtc
SBY 18:48:42 [hyperram_cover] engine_0: ##   0:00:29  Checking cover reachability in step 32..
SBY 18:48:43 [hyperram_cover] engine_0: ##   0:00:30  Checking cover reachability in step 33..
SBY 18:48:44 [hyperram_cover] engine_0: ##   0:00:31  Checking cover reachability in step 34..
SBY 18:48:45 [hyperram_cover] engine_0: ##   0:00:32  Checking cover reachability in step 35..
SBY 18:48:46 [hyperram_cover] engine_0: ##   0:00:33  Checking cover reachability in step 36..
SBY 18:48:48 [hyperram_cover] engine_0: ##   0:00:34  Checking cover reachability in step 37..
SBY 18:48:49 [hyperram_cover] engine_0: ##   0:00:35  Checking cover reachability in step 38..
SBY 18:48:50 [hyperram_cover] engine_0: ##   0:00:37  Checking cover reachability in step 39..
SBY 18:48:51 [hyperram_cover] engine_0: ##   0:00:38  Checking cover reachability in step 40..
SBY 18:48:52 [hyperram_cover] engine_0: ##   0:00:39  Reached cover statement at _tx_hmem_ in step 40.
SBY 18:48:53 [hyperram_cover] engine_0: ##   0:00:40  Writing trace to VCD file: engine_0/trace6.vcd
SBY 18:48:54 [hyperram_cover] engine_0: ##   0:00:41  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 18:48:54 [hyperram_cover] engine_0: ##   0:00:41  Writing trace to constraints file: engine_0/trace6.smtc
SBY 18:48:54 [hyperram_cover] engine_0: ##   0:00:41  Checking cover reachability in step 40..
SBY 18:48:56 [hyperram_cover] engine_0: ##   0:00:42  Checking cover reachability in step 41..
SBY 18:48:57 [hyperram_cover] engine_0: ##   0:00:44  Checking cover reachability in step 42..
SBY 18:48:58 [hyperram_cover] engine_0: ##   0:00:45  Reached cover statement at _rx_hmem_ in step 42.
SBY 18:48:59 [hyperram_cover] engine_0: ##   0:00:46  Writing trace to VCD file: engine_0/trace7.vcd
SBY 18:49:00 [hyperram_cover] engine_0: ##   0:00:46  Writing trace to Verilog testbench: engine_0/trace7_tb.v
SBY 18:49:00 [hyperram_cover] engine_0: ##   0:00:47  Writing trace to constraints file: engine_0/trace7.smtc
SBY 18:49:00 [hyperram_cover] engine_0: ##   0:00:47  Checking cover reachability in step 42..
SBY 18:49:02 [hyperram_cover] engine_0: ##   0:00:48  Checking cover reachability in step 43..
SBY 18:49:03 [hyperram_cover] engine_0: ##   0:00:50  Checking cover reachability in step 44..
SBY 18:49:05 [hyperram_cover] engine_0: ##   0:00:51  Checking cover reachability in step 45..
SBY 18:49:06 [hyperram_cover] engine_0: ##   0:00:52  Checking cover reachability in step 46..
SBY 18:49:07 [hyperram_cover] engine_0: ##   0:00:54  Reached cover statement at _rx_hreg_tacc4_ in step 46.
SBY 18:49:08 [hyperram_cover] engine_0: ##   0:00:55  Writing trace to VCD file: engine_0/trace8.vcd
SBY 18:49:09 [hyperram_cover] engine_0: ##   0:00:55  Writing trace to Verilog testbench: engine_0/trace8_tb.v
SBY 18:49:09 [hyperram_cover] engine_0: ##   0:00:56  Writing trace to constraints file: engine_0/trace8.smtc
SBY 18:49:09 [hyperram_cover] engine_0: ##   0:00:56  Checking cover reachability in step 46..
SBY 18:49:11 [hyperram_cover] engine_0: ##   0:00:57  Reached cover statement at _rx_hreg_fixedlatency_ in step 46.
SBY 18:49:12 [hyperram_cover] engine_0: ##   0:00:58  Writing trace to VCD file: engine_0/trace9.vcd
SBY 18:49:12 [hyperram_cover] engine_0: ##   0:00:59  Writing trace to Verilog testbench: engine_0/trace9_tb.v
SBY 18:49:13 [hyperram_cover] engine_0: ##   0:00:59  Writing trace to constraints file: engine_0/trace9.smtc
SBY 18:49:13 [hyperram_cover] engine_0: ##   0:00:59  Checking cover reachability in step 46..
SBY 18:49:14 [hyperram_cover] engine_0: ##   0:01:01  Checking cover reachability in step 47..
SBY 18:49:16 [hyperram_cover] engine_0: ##   0:01:02  Checking cover reachability in step 48..
SBY 18:49:17 [hyperram_cover] engine_0: ##   0:01:04  Reached cover statement at _tx_hreg_tpre3_tpost5 in step 48.
SBY 18:49:18 [hyperram_cover] engine_0: ##   0:01:05  Writing trace to VCD file: engine_0/trace10.vcd
SBY 18:49:19 [hyperram_cover] engine_0: ##   0:01:05  Writing trace to Verilog testbench: engine_0/trace10_tb.v
SBY 18:49:19 [hyperram_cover] engine_0: ##   0:01:06  Writing trace to constraints file: engine_0/trace10.smtc
SBY 18:49:19 [hyperram_cover] engine_0: ##   0:01:06  Checking cover reachability in step 48..
SBY 18:49:21 [hyperram_cover] engine_0: ##   0:01:07  Reached cover statement at _tx_hreg_tcsh_ in step 48.
SBY 18:49:22 [hyperram_cover] engine_0: ##   0:01:08  Writing trace to VCD file: engine_0/trace11.vcd
SBY 18:49:22 [hyperram_cover] engine_0: ##   0:01:09  Writing trace to Verilog testbench: engine_0/trace11_tb.v
SBY 18:49:22 [hyperram_cover] engine_0: ##   0:01:09  Writing trace to constraints file: engine_0/trace11.smtc
SBY 18:49:23 [hyperram_cover] engine_0: ##   0:01:09  Checking cover reachability in step 48..
SBY 18:49:25 [hyperram_cover] engine_0: ##   0:01:11  Checking cover reachability in step 49..
SBY 18:49:26 [hyperram_cover] engine_0: ##   0:01:12  Checking cover reachability in step 50..
SBY 18:49:27 [hyperram_cover] engine_0: ##   0:01:14  Reached cover statement at _rx_hmem_tacc4_ in step 50.
SBY 18:49:28 [hyperram_cover] engine_0: ##   0:01:15  Writing trace to VCD file: engine_0/trace12.vcd
SBY 18:49:29 [hyperram_cover] engine_0: ##   0:01:16  Writing trace to Verilog testbench: engine_0/trace12_tb.v
SBY 18:49:29 [hyperram_cover] engine_0: ##   0:01:16  Writing trace to constraints file: engine_0/trace12.smtc
SBY 18:49:29 [hyperram_cover] engine_0: ##   0:01:16  Checking cover reachability in step 50..
SBY 18:49:31 [hyperram_cover] engine_0: ##   0:01:18  Checking cover reachability in step 51..
SBY 18:49:32 [hyperram_cover] engine_0: ##   0:01:19  Checking cover reachability in step 52..
SBY 18:49:34 [hyperram_cover] engine_0: ##   0:01:21  Checking cover reachability in step 53..
SBY 18:49:36 [hyperram_cover] engine_0: ##   0:01:22  Checking cover reachability in step 54..
SBY 18:49:38 [hyperram_cover] engine_0: ##   0:01:25  Checking cover reachability in step 55..
SBY 18:49:39 [hyperram_cover] engine_0: ##   0:01:26  Checking cover reachability in step 56..
SBY 18:49:42 [hyperram_cover] engine_0: ##   0:01:28  Reached cover statement at _rx_hmem_trmax4_ in step 56.
SBY 18:49:43 [hyperram_cover] engine_0: ##   0:01:29  Writing trace to VCD file: engine_0/trace13.vcd
SBY 18:49:44 [hyperram_cover] engine_0: ##   0:01:30  Writing trace to Verilog testbench: engine_0/trace13_tb.v
SBY 18:49:44 [hyperram_cover] engine_0: ##   0:01:30  Writing trace to constraints file: engine_0/trace13.smtc
SBY 18:49:44 [hyperram_cover] engine_0: ##   0:01:30  Checking cover reachability in step 56..
SBY 18:49:47 [hyperram_cover] engine_0: ##   0:01:33  Checking cover reachability in step 57..
SBY 18:49:48 [hyperram_cover] engine_0: ##   0:01:35  Checking cover reachability in step 58..
SBY 18:49:51 [hyperram_cover] engine_0: ##   0:01:37  Reached cover statement at _tx_hmem_tacc4_tpre2_tpost3_ in step 58.
SBY 18:49:52 [hyperram_cover] engine_0: ##   0:01:39  Writing trace to VCD file: engine_0/trace14.vcd
SBY 18:49:53 [hyperram_cover] engine_0: ##   0:01:40  Writing trace to Verilog testbench: engine_0/trace14_tb.v
SBY 18:49:53 [hyperram_cover] engine_0: ##   0:01:40  Writing trace to constraints file: engine_0/trace14.smtc
SBY 18:49:53 [hyperram_cover] engine_0: ##   0:01:40  Checking cover reachability in step 58..
SBY 18:49:56 [hyperram_cover] engine_0: ##   0:01:43  Checking cover reachability in step 59..
SBY 18:49:58 [hyperram_cover] engine_0: ##   0:01:44  Checking cover reachability in step 60..
SBY 18:49:59 [hyperram_cover] engine_0: ##   0:01:46  Reached cover statement at _rx_hreg_tacc4_tpre2_tpost5_ in step 60.
SBY 18:50:01 [hyperram_cover] engine_0: ##   0:01:47  Writing trace to VCD file: engine_0/trace15.vcd
SBY 18:50:02 [hyperram_cover] engine_0: ##   0:01:48  Writing trace to Verilog testbench: engine_0/trace15_tb.v
SBY 18:50:02 [hyperram_cover] engine_0: ##   0:01:48  Writing trace to constraints file: engine_0/trace15.smtc
SBY 18:50:02 [hyperram_cover] engine_0: ##   0:01:48  Checking cover reachability in step 60..
SBY 18:50:04 [hyperram_cover] engine_0: ##   0:01:51  Checking cover reachability in step 61..
SBY 18:50:06 [hyperram_cover] engine_0: ##   0:01:52  Checking cover reachability in step 62..
SBY 18:50:07 [hyperram_cover] engine_0: ##   0:01:54  Reached cover statement at _rx_hreg_tacc4x2_ in step 62.
SBY 18:50:09 [hyperram_cover] engine_0: ##   0:01:55  Writing trace to VCD file: engine_0/trace16.vcd
SBY 18:50:10 [hyperram_cover] engine_0: ##   0:01:56  Writing trace to Verilog testbench: engine_0/trace16_tb.v
SBY 18:50:10 [hyperram_cover] engine_0: ##   0:01:57  Writing trace to constraints file: engine_0/trace16.smtc
SBY 18:50:10 [hyperram_cover] engine_0: ##   0:01:57  Checking cover reachability in step 62..
SBY 18:50:12 [hyperram_cover] engine_0: ##   0:01:59  Reached cover statement at _rx_hreg_fixeddoublelatency_ in step 62.
SBY 18:50:13 [hyperram_cover] engine_0: ##   0:02:00  Writing trace to VCD file: engine_0/trace17.vcd
SBY 18:50:14 [hyperram_cover] engine_0: ##   0:02:01  Writing trace to Verilog testbench: engine_0/trace17_tb.v
SBY 18:50:14 [hyperram_cover] engine_0: ##   0:02:01  Writing trace to constraints file: engine_0/trace17.smtc
SBY 18:50:15 [hyperram_cover] engine_0: ##   0:02:01  Checking cover reachability in step 62..
SBY 18:50:18 [hyperram_cover] engine_0: ##   0:02:04  Reached cover statement at _tx_hmem_fixedlatency_ in step 62.
SBY 18:50:19 [hyperram_cover] engine_0: ##   0:02:06  Writing trace to VCD file: engine_0/trace18.vcd
SBY 18:50:20 [hyperram_cover] engine_0: ##   0:02:06  Writing trace to Verilog testbench: engine_0/trace18_tb.v
SBY 18:50:20 [hyperram_cover] engine_0: ##   0:02:07  Writing trace to constraints file: engine_0/trace18.smtc
SBY 18:50:20 [hyperram_cover] engine_0: ##   0:02:07  Checking cover reachability in step 62..
SBY 18:50:24 [hyperram_cover] engine_0: ##   0:02:10  Checking cover reachability in step 63..
SBY 18:50:25 [hyperram_cover] engine_0: ##   0:02:12  Checking cover reachability in step 64..
SBY 18:50:29 [hyperram_cover] engine_0: ##   0:02:15  Checking cover reachability in step 65..
SBY 18:50:30 [hyperram_cover] engine_0: ##   0:02:17  Checking cover reachability in step 66..
SBY 18:50:34 [hyperram_cover] engine_0: ##   0:02:20  Checking cover reachability in step 67..
SBY 18:50:35 [hyperram_cover] engine_0: ##   0:02:22  Checking cover reachability in step 68..
SBY 18:50:38 [hyperram_cover] engine_0: ##   0:02:25  Reached cover statement at _rx_hmem_fixedlatency_ in step 68.
SBY 18:50:40 [hyperram_cover] engine_0: ##   0:02:26  Writing trace to VCD file: engine_0/trace19.vcd
SBY 18:50:40 [hyperram_cover] engine_0: ##   0:02:27  Writing trace to Verilog testbench: engine_0/trace19_tb.v
SBY 18:50:41 [hyperram_cover] engine_0: ##   0:02:27  Writing trace to constraints file: engine_0/trace19.smtc
SBY 18:50:41 [hyperram_cover] engine_0: ##   0:02:27  Checking cover reachability in step 68..
SBY 18:50:45 [hyperram_cover] engine_0: ##   0:02:32  Checking cover reachability in step 69..
SBY 18:50:47 [hyperram_cover] engine_0: ##   0:02:33  Checking cover reachability in step 70..
SBY 18:50:50 [hyperram_cover] engine_0: ##   0:02:37  Checking cover reachability in step 71..
SBY 18:50:52 [hyperram_cover] engine_0: ##   0:02:39  Checking cover reachability in step 72..
SBY 18:50:56 [hyperram_cover] engine_0: ##   0:02:43  Checking cover reachability in step 73..
SBY 18:50:58 [hyperram_cover] engine_0: ##   0:02:44  Checking cover reachability in step 74..
SBY 18:51:02 [hyperram_cover] engine_0: ##   0:02:49  Checking cover reachability in step 75..
SBY 18:51:04 [hyperram_cover] engine_0: ##   0:02:51  Checking cover reachability in step 76..
SBY 18:51:08 [hyperram_cover] engine_0: ##   0:02:54  Reached cover statement at _rx_hmem_fixeddoublelatency_ in step 76.
SBY 18:51:09 [hyperram_cover] engine_0: ##   0:02:56  Writing trace to VCD file: engine_0/trace20.vcd
SBY 18:51:10 [hyperram_cover] engine_0: ##   0:02:57  Writing trace to Verilog testbench: engine_0/trace20_tb.v
SBY 18:51:10 [hyperram_cover] engine_0: ##   0:02:57  Writing trace to constraints file: engine_0/trace20.smtc
SBY 18:51:10 [hyperram_cover] engine_0: ##   0:02:57  Checking cover reachability in step 76..
SBY 18:51:15 [hyperram_cover] engine_0: ##   0:03:02  Checking cover reachability in step 77..
SBY 18:51:17 [hyperram_cover] engine_0: ##   0:03:03  Checking cover reachability in step 78..
SBY 18:51:22 [hyperram_cover] engine_0: ##   0:03:09  Checking cover reachability in step 79..
SBY 18:51:24 [hyperram_cover] engine_0: ##   0:03:11  Checking cover reachability in step 80..
SBY 18:51:29 [hyperram_cover] engine_0: ##   0:03:15  Checking cover reachability in step 81..
SBY 18:51:31 [hyperram_cover] engine_0: ##   0:03:17  Checking cover reachability in step 82..
SBY 18:51:38 [hyperram_cover] engine_0: ##   0:03:24  Checking cover reachability in step 83..
SBY 18:51:40 [hyperram_cover] engine_0: ##   0:03:26  Checking cover reachability in step 84..
SBY 18:51:43 [hyperram_cover] engine_0: ##   0:03:30  Reached cover statement at _rx_hmem_tacc5x2_tpre2_tpost3_ in step 84.
SBY 18:51:45 [hyperram_cover] engine_0: ##   0:03:32  Writing trace to VCD file: engine_0/trace21.vcd
SBY 18:51:46 [hyperram_cover] engine_0: ##   0:03:33  Writing trace to Verilog testbench: engine_0/trace21_tb.v
SBY 18:51:47 [hyperram_cover] engine_0: ##   0:03:33  Writing trace to constraints file: engine_0/trace21.smtc
SBY 18:51:47 [hyperram_cover] engine_0: ##   0:03:33  Checking cover reachability in step 84..
SBY 18:51:51 [hyperram_cover] engine_0: ##   0:03:38  Checking cover reachability in step 85..
SBY 18:51:53 [hyperram_cover] engine_0: ##   0:03:40  Checking cover reachability in step 86..
SBY 18:51:57 [hyperram_cover] engine_0: ##   0:03:44  Checking cover reachability in step 87..
SBY 18:51:59 [hyperram_cover] engine_0: ##   0:03:46  Checking cover reachability in step 88..
SBY 18:52:04 [hyperram_cover] engine_0: ##   0:03:51  Checking cover reachability in step 89..
SBY 18:52:06 [hyperram_cover] engine_0: ##   0:03:53  Checking cover reachability in step 90..
SBY 18:52:11 [hyperram_cover] engine_0: ##   0:03:58  Checking cover reachability in step 91..
SBY 18:52:13 [hyperram_cover] engine_0: ##   0:04:00  Checking cover reachability in step 92..
SBY 18:52:17 [hyperram_cover] engine_0: ##   0:04:03  Reached cover statement at _tx_hreg_tpre15_tpost15 in step 92.
SBY 18:52:19 [hyperram_cover] engine_0: ##   0:04:05  Writing trace to VCD file: engine_0/trace22.vcd
SBY 18:52:20 [hyperram_cover] engine_0: ##   0:04:07  Writing trace to Verilog testbench: engine_0/trace22_tb.v
SBY 18:52:20 [hyperram_cover] engine_0: ##   0:04:07  Writing trace to constraints file: engine_0/trace22.smtc
SBY 18:52:21 [hyperram_cover] engine_0: ##   0:04:07  Checking cover reachability in step 92..
SBY 18:52:26 [hyperram_cover] engine_0: ##   0:04:12  Checking cover reachability in step 93..
SBY 18:52:28 [hyperram_cover] engine_0: ##   0:04:14  Checking cover reachability in step 94..
SBY 18:52:33 [hyperram_cover] engine_0: ##   0:04:20  Checking cover reachability in step 95..
SBY 18:52:35 [hyperram_cover] engine_0: ##   0:04:22  Checking cover reachability in step 96..
SBY 18:52:41 [hyperram_cover] engine_0: ##   0:04:27  Checking cover reachability in step 97..
SBY 18:52:43 [hyperram_cover] engine_0: ##   0:04:29  Checking cover reachability in step 98..
SBY 18:52:49 [hyperram_cover] engine_0: ##   0:04:35  Checking cover reachability in step 99..
SBY 18:52:51 [hyperram_cover] engine_0: ##   0:04:37  Checking cover reachability in step 100..
SBY 18:52:56 [hyperram_cover] engine_0: ##   0:04:42  Checking cover reachability in step 101..
SBY 18:52:58 [hyperram_cover] engine_0: ##   0:04:45  Checking cover reachability in step 102..
SBY 18:53:05 [hyperram_cover] engine_0: ##   0:04:52  Checking cover reachability in step 103..
SBY 18:53:08 [hyperram_cover] engine_0: ##   0:04:54  Checking cover reachability in step 104..
SBY 18:53:14 [hyperram_cover] engine_0: ##   0:05:01  Checking cover reachability in step 105..
SBY 18:53:17 [hyperram_cover] engine_0: ##   0:05:03  Checking cover reachability in step 106..
SBY 18:53:23 [hyperram_cover] engine_0: ##   0:05:10  Checking cover reachability in step 107..
SBY 18:53:25 [hyperram_cover] engine_0: ##   0:05:12  Checking cover reachability in step 108..
SBY 18:53:32 [hyperram_cover] engine_0: ##   0:05:19  Checking cover reachability in step 109..
SBY 18:53:35 [hyperram_cover] engine_0: ##   0:05:21  Checking cover reachability in step 110..
SBY 18:53:42 [hyperram_cover] engine_0: ##   0:05:28  Checking cover reachability in step 111..
SBY 18:53:44 [hyperram_cover] engine_0: ##   0:05:31  Checking cover reachability in step 112..
SBY 18:53:51 [hyperram_cover] engine_0: ##   0:05:38  Checking cover reachability in step 113..
SBY 18:53:54 [hyperram_cover] engine_0: ##   0:05:40  Checking cover reachability in step 114..
SBY 18:54:03 [hyperram_cover] engine_0: ##   0:05:49  Checking cover reachability in step 115..
SBY 18:54:05 [hyperram_cover] engine_0: ##   0:05:52  Checking cover reachability in step 116..
SBY 18:54:14 [hyperram_cover] engine_0: ##   0:06:01  Checking cover reachability in step 117..
SBY 18:54:16 [hyperram_cover] engine_0: ##   0:06:03  Checking cover reachability in step 118..
SBY 18:54:25 [hyperram_cover] engine_0: ##   0:06:11  Checking cover reachability in step 119..
SBY 18:54:27 [hyperram_cover] engine_0: ##   0:06:14  Checking cover reachability in step 120..
SBY 18:54:34 [hyperram_cover] engine_0: ##   0:06:20  Reached cover statement at _rx_hmem_trmax20_ in step 120.
SBY 18:54:36 [hyperram_cover] engine_0: ##   0:06:23  Writing trace to VCD file: engine_0/trace23.vcd
SBY 18:54:38 [hyperram_cover] engine_0: ##   0:06:24  Writing trace to Verilog testbench: engine_0/trace23_tb.v
SBY 18:54:38 [hyperram_cover] engine_0: ##   0:06:25  Writing trace to constraints file: engine_0/trace23.smtc
SBY 18:54:39 [hyperram_cover] engine_0: ##   0:06:25  Checking cover reachability in step 120..
SBY 18:54:46 [hyperram_cover] engine_0: ##   0:06:32  Checking cover reachability in step 121..
SBY 18:54:48 [hyperram_cover] engine_0: ##   0:06:35  Checking cover reachability in step 122..
SBY 18:55:01 [hyperram_cover] engine_0: ##   0:06:47  Checking cover reachability in step 123..
SBY 18:55:03 [hyperram_cover] engine_0: ##   0:06:50  Checking cover reachability in step 124..
SBY 18:55:11 [hyperram_cover] engine_0: ##   0:06:57  Reached cover statement at _tx_hmem_tacc4x2_tpre15_tpost15_ in step 124.
SBY 18:55:13 [hyperram_cover] engine_0: ##   0:07:00  Writing trace to VCD file: engine_0/trace24.vcd
SBY 18:55:15 [hyperram_cover] engine_0: ##   0:07:02  Writing trace to Verilog testbench: engine_0/trace24_tb.v
SBY 18:55:16 [hyperram_cover] engine_0: ##   0:07:02  Writing trace to constraints file: engine_0/trace24.smtc
SBY 18:55:16 [hyperram_cover] engine_0: ##   0:07:02  Checking cover reachability in step 124..
SBY 18:55:26 [hyperram_cover] engine_0: ##   0:07:12  Checking cover reachability in step 125..
SBY 18:55:28 [hyperram_cover] engine_0: ##   0:07:15  Checking cover reachability in step 126..
SBY 18:55:38 [hyperram_cover] engine_0: ##   0:07:24  Checking cover reachability in step 127..
SBY 18:55:40 [hyperram_cover] engine_0: ##   0:07:27  Checking cover reachability in step 128..
SBY 18:55:49 [hyperram_cover] engine_0: ##   0:07:35  Checking cover reachability in step 129..
SBY 18:55:51 [hyperram_cover] engine_0: ##   0:07:38  Checking cover reachability in step 130..
SBY 18:56:00 [hyperram_cover] engine_0: ##   0:07:47  Checking cover reachability in step 131..
SBY 18:56:03 [hyperram_cover] engine_0: ##   0:07:49  Checking cover reachability in step 132..
SBY 18:56:12 [hyperram_cover] engine_0: ##   0:07:59  Checking cover reachability in step 133..
SBY 18:56:15 [hyperram_cover] engine_0: ##   0:08:02  Checking cover reachability in step 134..
SBY 18:56:24 [hyperram_cover] engine_0: ##   0:08:11  Checking cover reachability in step 135..
SBY 18:56:27 [hyperram_cover] engine_0: ##   0:08:14  Checking cover reachability in step 136..
SBY 18:56:37 [hyperram_cover] engine_0: ##   0:08:24  Checking cover reachability in step 137..
SBY 18:56:40 [hyperram_cover] engine_0: ##   0:08:26  Checking cover reachability in step 138..
SBY 18:56:49 [hyperram_cover] engine_0: ##   0:08:36  Checking cover reachability in step 139..
SBY 18:56:52 [hyperram_cover] engine_0: ##   0:08:39  Checking cover reachability in step 140..
SBY 18:57:03 [hyperram_cover] engine_0: ##   0:08:49  Checking cover reachability in step 141..
SBY 18:57:06 [hyperram_cover] engine_0: ##   0:08:52  Checking cover reachability in step 142..
SBY 18:57:16 [hyperram_cover] engine_0: ##   0:09:02  Checking cover reachability in step 143..
SBY 18:57:19 [hyperram_cover] engine_0: ##   0:09:05  Checking cover reachability in step 144..
SBY 18:57:30 [hyperram_cover] engine_0: ##   0:09:17  Checking cover reachability in step 145..
SBY 18:57:33 [hyperram_cover] engine_0: ##   0:09:20  Checking cover reachability in step 146..
SBY 18:57:44 [hyperram_cover] engine_0: ##   0:09:31  Checking cover reachability in step 147..
SBY 18:57:47 [hyperram_cover] engine_0: ##   0:09:33  Checking cover reachability in step 148..
SBY 18:57:58 [hyperram_cover] engine_0: ##   0:09:45  Checking cover reachability in step 149..
SBY 18:58:01 [hyperram_cover] engine_0: ##   0:09:48  Checking cover reachability in step 150..
SBY 18:58:13 [hyperram_cover] engine_0: ##   0:10:00  Checking cover reachability in step 151..
SBY 18:58:17 [hyperram_cover] engine_0: ##   0:10:03  Checking cover reachability in step 152..
SBY 18:58:28 [hyperram_cover] engine_0: ##   0:10:14  Checking cover reachability in step 153..
SBY 18:58:31 [hyperram_cover] engine_0: ##   0:10:17  Checking cover reachability in step 154..
SBY 18:58:44 [hyperram_cover] engine_0: ##   0:10:30  Checking cover reachability in step 155..
SBY 18:58:47 [hyperram_cover] engine_0: ##   0:10:33  Checking cover reachability in step 156..
SBY 18:58:59 [hyperram_cover] engine_0: ##   0:10:45  Checking cover reachability in step 157..
SBY 18:59:02 [hyperram_cover] engine_0: ##   0:10:48  Checking cover reachability in step 158..
SBY 18:59:16 [hyperram_cover] engine_0: ##   0:11:03  Checking cover reachability in step 159..
SBY 18:59:19 [hyperram_cover] engine_0: ##   0:11:06  Checking cover reachability in step 160..
SBY 18:59:34 [hyperram_cover] engine_0: ##   0:11:21  Checking cover reachability in step 161..
SBY 18:59:37 [hyperram_cover] engine_0: ##   0:11:24  Checking cover reachability in step 162..
SBY 18:59:52 [hyperram_cover] engine_0: ##   0:11:39  Checking cover reachability in step 163..
SBY 18:59:55 [hyperram_cover] engine_0: ##   0:11:42  Checking cover reachability in step 164..
SBY 19:00:14 [hyperram_cover] engine_0: ##   0:12:01  Checking cover reachability in step 165..
SBY 19:00:18 [hyperram_cover] engine_0: ##   0:12:04  Checking cover reachability in step 166..
SBY 19:00:34 [hyperram_cover] engine_0: ##   0:12:21  Reached cover statement at _tx_hmem_fixeddoublelatency_ in step 166.
SBY 19:00:37 [hyperram_cover] engine_0: ##   0:12:24  Writing trace to VCD file: engine_0/trace25.vcd
SBY 19:00:40 [hyperram_cover] engine_0: ##   0:12:27  Writing trace to Verilog testbench: engine_0/trace25_tb.v
SBY 19:00:41 [hyperram_cover] engine_0: ##   0:12:27  Writing trace to constraints file: engine_0/trace25.smtc
SBY 19:00:41 [hyperram_cover] engine_0: ##   0:12:27  Checking cover reachability in step 166..
SBY 19:00:50 [hyperram_cover] engine_0: ##   0:12:36  Checking cover reachability in step 167..
SBY 19:00:53 [hyperram_cover] engine_0: ##   0:12:39  Checking cover reachability in step 168..
SBY 19:01:02 [hyperram_cover] engine_0: ##   0:12:49  Checking cover reachability in step 169..
SBY 19:01:05 [hyperram_cover] engine_0: ##   0:12:52  Checking cover reachability in step 170..
SBY 19:01:14 [hyperram_cover] engine_0: ##   0:13:01  Checking cover reachability in step 171..
SBY 19:01:17 [hyperram_cover] engine_0: ##   0:13:04  Checking cover reachability in step 172..
SBY 19:01:28 [hyperram_cover] engine_0: ##   0:13:15  Checking cover reachability in step 173..
SBY 19:01:31 [hyperram_cover] engine_0: ##   0:13:18  Checking cover reachability in step 174..
SBY 19:01:42 [hyperram_cover] engine_0: ##   0:13:28  Checking cover reachability in step 175..
SBY 19:01:45 [hyperram_cover] engine_0: ##   0:13:32  Checking cover reachability in step 176..
SBY 19:01:56 [hyperram_cover] engine_0: ##   0:13:42  Checking cover reachability in step 177..
SBY 19:01:59 [hyperram_cover] engine_0: ##   0:13:46  Checking cover reachability in step 178..
SBY 19:02:08 [hyperram_cover] engine_0: ##   0:13:54  Checking cover reachability in step 179..
SBY 19:02:11 [hyperram_cover] engine_0: ##   0:13:58  Checking cover reachability in step 180..
SBY 19:02:22 [hyperram_cover] engine_0: ##   0:14:08  Reached cover statement at _rx_hreg_trmax_ in step 180.
SBY 19:02:25 [hyperram_cover] engine_0: ##   0:14:12  Writing trace to VCD file: engine_0/trace26.vcd
SBY 19:02:28 [hyperram_cover] engine_0: ##   0:14:14  Writing trace to Verilog testbench: engine_0/trace26_tb.v
SBY 19:02:28 [hyperram_cover] engine_0: ##   0:14:15  Writing trace to constraints file: engine_0/trace26.smtc
SBY 19:02:29 [hyperram_cover] engine_0: ##   0:14:15  Status: passed
SBY 19:02:29 [hyperram_cover] engine_0: finished (returncode=0)
SBY 19:02:29 [hyperram_cover] engine_0: Status returned by engine: pass
SBY 19:02:29 [hyperram_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:14:20 (860)
SBY 19:02:29 [hyperram_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:14:35 (875)
SBY 19:02:29 [hyperram_cover] summary: engine_0 (smtbmc) returned pass
SBY 19:02:29 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace0.vcd
SBY 19:02:29 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace1.vcd
SBY 19:02:29 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace2.vcd
SBY 19:02:29 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace3.vcd
SBY 19:02:29 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace4.vcd
SBY 19:02:29 [hyperram_cover] summary: and 22 further traces
SBY 19:02:29 [hyperram_cover] DONE (PASS, rc=0)
</system-out></testcase></testsuite></testsuites>
