#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x130e21ae0 .scope module, "fault_checker_tb" "fault_checker_tb" 2 3;
 .timescale -9 -12;
P_0x130e21c50 .param/l "ES" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x130e21c90 .param/l "FRAC_SIZE" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x130e21cd0 .param/l "FULL_NBITS" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x130e21d10 .param/l "TRUNC_NBITS" 0 2 9, +C4<00000000000000000000000000010000>;
v0x120e58d40_0 .var "A", 31 0;
v0x120e58df0_0 .var "B", 31 0;
v0x120e58e90_0 .net "fault", 0 0, v0x120e58230_0;  1 drivers
v0x120e58f20_0 .var/i "infile", 31 0;
v0x120e58fb0_0 .var/i "line_no", 31 0;
v0x120e590a0_0 .net "mode", 0 0, v0x120e58550_0;  1 drivers
v0x120e59170_0 .var/i "rc", 31 0;
v0x120e59200_0 .net "true_scale", 6 0, v0x120e587d0_0;  1 drivers
v0x120e592a0_0 .net "true_sum", 31 0, v0x120e58860_0;  1 drivers
v0x120e593d0_0 .net "used_scale", 6 0, v0x120e58be0_0;  1 drivers
v0x120e59460_0 .net "used_sum", 31 0, v0x120e58c70_0;  1 drivers
S_0x130e21dd0 .scope module, "dut" "fault_checker" 2 34, 3 3 0, S_0x130e21ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "fault";
    .port_info 3 /OUTPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "true_sum";
    .port_info 5 /OUTPUT 32 "used_sum";
    .port_info 6 /OUTPUT 7 "true_scale";
    .port_info 7 /OUTPUT 7 "used_scale";
P_0x130e21f40 .param/l "ES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x130e21f80 .param/l "FRAC_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x130e21fc0 .param/l "FULL_NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x130e22000 .param/l "TRUNC_NBITS" 0 3 5, +C4<00000000000000000000000000010000>;
L_0x120eb5c90 .functor NOT 1, v0x120e58550_0, C4<0>, C4<0>, C4<0>;
v0x120e57e50_0 .net "A", 31 0, v0x120e58d40_0;  1 drivers
v0x120e57f40_0 .net "B", 31 0, v0x120e58df0_0;  1 drivers
v0x120e58020_0 .net "adder_full_out", 31 0, L_0x120e87770;  1 drivers
v0x120e580b0_0 .net "adder_punt_out", 31 0, L_0x120eb59b0;  1 drivers
v0x120e58160_0 .net "adder_trunc_out", 15 0, L_0x120ed3130;  1 drivers
v0x120e58230_0 .var "fault", 0 0;
v0x120e582c0_0 .net "full_done", 0 0, L_0x120e87890;  1 drivers
v0x120e58370_0 .net "full_inf", 0 0, L_0x120e5aed0;  1 drivers
v0x120e58420_0 .net "full_zero", 0 0, L_0x120e5afc0;  1 drivers
v0x120e58550_0 .var "mode", 0 0;
v0x120e585e0_0 .net "punt_done", 0 0, L_0x120eb5ad0;  1 drivers
v0x120e58670_0 .net "punt_inf", 0 0, L_0x120e89220;  1 drivers
v0x120e58720_0 .net "punt_zero", 0 0, L_0x120e89310;  1 drivers
v0x120e587d0_0 .var "true_scale", 6 0;
v0x120e58860_0 .var "true_sum", 31 0;
v0x120e588f0_0 .net "trunc_done", 0 0, L_0x120ed39a0;  1 drivers
v0x120e589a0_0 .net "trunc_inf", 0 0, L_0x120eb7750;  1 drivers
v0x120e58b50_0 .net "trunc_zero", 0 0, L_0x120eb7800;  1 drivers
v0x120e58be0_0 .var "used_scale", 6 0;
v0x120e58c70_0 .var "used_sum", 31 0;
E_0x130e1d860/0 .event anyedge, v0x130e9e040_0, v0x130e9e180_0, v0x120e56410_0, v0x120e13ec0_0;
E_0x130e1d860/1 .event anyedge, v0x130e9ee20_0, v0x120e56d80_0, v0x120e58c70_0, v0x120e587d0_0;
E_0x130e1d860/2 .event anyedge, v0x120e58be0_0;
E_0x130e1d860 .event/or E_0x130e1d860/0, E_0x130e1d860/1, E_0x130e1d860/2;
L_0x120ed3b60 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x120e58d40_0 (v0x120e57d10_0) S_0x120e57b50;
L_0x120e5b250 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x120e58df0_0 (v0x120e57d10_0) S_0x120e57b50;
S_0x130e22150 .scope function.vec4.u32, "count_leading_zeros" "count_leading_zeros" 3 46, 3 46 0, S_0x130e21dd0;
 .timescale -9 -12;
; Variable count_leading_zeros is vec4 return value of scope S_0x130e22150
v0x130e30f70_0 .var/i "i", 31 0;
v0x130e31010_0 .var/i "width", 31 0;
v0x130e310a0_0 .var "x", 31 0;
TD_fault_checker_tb.dut.count_leading_zeros ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
    %load/vec4 v0x130e31010_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e30f70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x130e30f70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x130e310a0_0;
    %load/vec4 v0x130e30f70_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x130e30f70_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_leading_zeros (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0x130e30f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e30f70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x130e31130 .scope module, "full_adder" "posit_add" 3 170, 4 2 0, S_0x130e21dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x130e312f0 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x130e31330 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x130e31370 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x128041f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x120e59f30 .functor BUFZ 1, L_0x128041f48, C4<0>, C4<0>, C4<0>;
L_0x120e5a590 .functor NOT 1, L_0x120e5a280, C4<0>, C4<0>, C4<0>;
L_0x120e5a640 .functor AND 1, L_0x120e5a4f0, L_0x120e5a590, C4<1>, C4<1>;
L_0x120e5a830 .functor NOT 1, L_0x120e5a3c0, C4<0>, C4<0>, C4<0>;
L_0x120e5a8c0 .functor AND 1, L_0x120e5a730, L_0x120e5a830, C4<1>, C4<1>;
L_0x120e5aa70 .functor OR 1, L_0x120e5a9d0, L_0x120e5a280, C4<0>, C4<0>;
L_0x120e5ab40 .functor NOT 1, L_0x120e5aa70, C4<0>, C4<0>, C4<0>;
L_0x120e5ad40 .functor OR 1, L_0x120e5ac30, L_0x120e5a3c0, C4<0>, C4<0>;
L_0x120e5add0 .functor NOT 1, L_0x120e5ad40, C4<0>, C4<0>, C4<0>;
L_0x120e5aed0 .functor OR 1, L_0x120e5a640, L_0x120e5a8c0, C4<0>, C4<0>;
L_0x120e5afc0 .functor AND 1, L_0x120e5ab40, L_0x120e5add0, C4<1>, C4<1>;
L_0x120e73a20 .functor XNOR 1, L_0x120e59fa0, L_0x120e5a0c0, C4<0>, C4<0>;
L_0x120e75770 .functor BUFZ 5, L_0x120e75480, C4<00000>, C4<00000>, C4<00000>;
L_0x120e77340 .functor OR 1, L_0x120e75640, L_0x120e77480, C4<0>, C4<0>;
L_0x120e85ad0 .functor OR 1, L_0x120e85990, L_0x120e85d90, C4<0>, C4<0>;
L_0x120e75860 .functor AND 1, L_0x120e835d0, L_0x120e85ad0, C4<1>, C4<1>;
L_0x120e85f70 .functor AND 1, L_0x120e83530, L_0x120e835d0, C4<1>, C4<1>;
L_0x120e860b0 .functor OR 1, L_0x120e85990, L_0x120e85d90, C4<0>, C4<0>;
L_0x120e85e70 .functor NOT 1, L_0x120e860b0, C4<0>, C4<0>, C4<0>;
L_0x120e86200 .functor AND 1, L_0x120e85f70, L_0x120e85e70, C4<1>, C4<1>;
L_0x120e86270 .functor OR 1, L_0x120e75860, L_0x120e86200, C4<0>, C4<0>;
L_0x120e870e0 .functor OR 1, L_0x120e5aed0, L_0x120e5afc0, C4<0>, C4<0>;
L_0x120e871f0 .functor NOT 1, L_0x120e87150, C4<0>, C4<0>, C4<0>;
L_0x120e87360 .functor OR 1, L_0x120e870e0, L_0x120e871f0, C4<0>, C4<0>;
L_0x120e87890 .functor BUFZ 1, L_0x120e59f30, C4<0>, C4<0>, C4<0>;
v0x130e9ad00_0 .net "DSR_e_diff", 4 0, L_0x120e75770;  1 drivers
v0x130e9adb0_0 .net "DSR_left_out", 31 0, L_0x120e828d0;  1 drivers
v0x130e9ae50_0 .net "DSR_left_out_t", 31 0, L_0x120e826a0;  1 drivers
v0x130e9af20_0 .net "DSR_right_in", 31 0, L_0x120e59510;  1 drivers
v0x130e9afd0_0 .net "DSR_right_out", 31 0, L_0x120e769d0;  1 drivers
v0x130e9b120_0 .net "G", 0 0, L_0x120e835d0;  1 drivers
v0x130e9b1b0_0 .net "L", 0 0, L_0x120e83530;  1 drivers
v0x130e9b240_0 .net "LOD_in", 31 0, L_0x120e77670;  1 drivers
v0x130e9b2e0_0 .net "R", 0 0, L_0x120e85990;  1 drivers
v0x130e9b3f0_0 .net "St", 0 0, L_0x120e85d90;  1 drivers
v0x130e9b480_0 .net *"_ivl_10", 30 0, L_0x120e5a1e0;  1 drivers
v0x130e9b530_0 .net *"_ivl_100", 0 0, L_0x120e75210;  1 drivers
L_0x128041138 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x130e9b5d0_0 .net/2u *"_ivl_101", 4 0, L_0x128041138;  1 drivers
v0x130e9b680_0 .net *"_ivl_104", 4 0, L_0x120e755a0;  1 drivers
v0x130e9b730_0 .net *"_ivl_112", 0 0, L_0x120e75640;  1 drivers
v0x130e9b7e0_0 .net *"_ivl_114", 0 0, L_0x120e77480;  1 drivers
v0x130e9b890_0 .net *"_ivl_115", 0 0, L_0x120e77340;  1 drivers
v0x130e9ba20_0 .net *"_ivl_118", 30 0, L_0x120e773b0;  1 drivers
v0x130e9bab0_0 .net *"_ivl_124", 0 0, L_0x120e82830;  1 drivers
v0x130e9bb60_0 .net *"_ivl_126", 30 0, L_0x120e77710;  1 drivers
L_0x1280419a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e9bc10_0 .net/2u *"_ivl_127", 0 0, L_0x1280419a8;  1 drivers
v0x130e9bcc0_0 .net *"_ivl_129", 31 0, L_0x120e82a40;  1 drivers
L_0x128041a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x130e9bd70_0 .net/2u *"_ivl_135", 2 0, L_0x128041a80;  1 drivers
v0x130e9be20_0 .net *"_ivl_14", 30 0, L_0x120e5a320;  1 drivers
L_0x128041d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e9bed0_0 .net/2u *"_ivl_143", 31 0, L_0x128041d08;  1 drivers
v0x130e9bf80_0 .net *"_ivl_154", 33 0, L_0x120e85a30;  1 drivers
v0x130e9c030_0 .net *"_ivl_157", 0 0, L_0x120e85ad0;  1 drivers
v0x130e9c0e0_0 .net *"_ivl_159", 0 0, L_0x120e75860;  1 drivers
v0x130e9c190_0 .net *"_ivl_161", 0 0, L_0x120e85f70;  1 drivers
v0x130e9c240_0 .net *"_ivl_163", 0 0, L_0x120e860b0;  1 drivers
v0x130e9c2f0_0 .net *"_ivl_165", 0 0, L_0x120e85e70;  1 drivers
v0x130e9c3a0_0 .net *"_ivl_167", 0 0, L_0x120e86200;  1 drivers
L_0x128041d50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e9c450_0 .net/2u *"_ivl_171", 30 0, L_0x128041d50;  1 drivers
v0x130e9b940_0 .net *"_ivl_177", 31 0, L_0x120e86910;  1 drivers
v0x130e9c6e0_0 .net *"_ivl_18", 0 0, L_0x120e5a4f0;  1 drivers
L_0x128041e28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e9c770_0 .net *"_ivl_180", 26 0, L_0x128041e28;  1 drivers
L_0x128041e70 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x130e9c810_0 .net/2u *"_ivl_181", 31 0, L_0x128041e70;  1 drivers
v0x130e9c8c0_0 .net *"_ivl_183", 0 0, L_0x120e864d0;  1 drivers
v0x130e9c960_0 .net *"_ivl_186", 31 0, L_0x120e865f0;  1 drivers
v0x130e9ca10_0 .net *"_ivl_188", 31 0, L_0x120e869b0;  1 drivers
v0x130e9cac0_0 .net *"_ivl_19", 0 0, L_0x120e5a590;  1 drivers
L_0x128041eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e9cb70_0 .net *"_ivl_191", 31 0, L_0x128041eb8;  1 drivers
v0x130e9cc20_0 .net *"_ivl_194", 31 0, L_0x120e86c20;  1 drivers
v0x130e9ccd0_0 .net *"_ivl_197", 0 0, L_0x120e870e0;  1 drivers
v0x130e9cd80_0 .net *"_ivl_200", 0 0, L_0x120e87150;  1 drivers
v0x130e9ce30_0 .net *"_ivl_201", 0 0, L_0x120e871f0;  1 drivers
v0x130e9cee0_0 .net *"_ivl_203", 0 0, L_0x120e87360;  1 drivers
L_0x128041f00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e9cf90_0 .net/2u *"_ivl_205", 30 0, L_0x128041f00;  1 drivers
v0x130e9d040_0 .net *"_ivl_207", 31 0, L_0x120e873d0;  1 drivers
v0x130e9d0f0_0 .net *"_ivl_210", 30 0, L_0x120e86ec0;  1 drivers
v0x130e9d1a0_0 .net *"_ivl_211", 31 0, L_0x120e86f60;  1 drivers
v0x130e9d250_0 .net *"_ivl_24", 0 0, L_0x120e5a730;  1 drivers
v0x130e9d300_0 .net *"_ivl_25", 0 0, L_0x120e5a830;  1 drivers
v0x130e9d3b0_0 .net *"_ivl_30", 0 0, L_0x120e5a9d0;  1 drivers
v0x130e9d460_0 .net *"_ivl_31", 0 0, L_0x120e5aa70;  1 drivers
v0x130e9d510_0 .net *"_ivl_36", 0 0, L_0x120e5ac30;  1 drivers
v0x130e9d5c0_0 .net *"_ivl_37", 0 0, L_0x120e5ad40;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e9d670_0 .net *"_ivl_45", 31 0, L_0x1280400e8;  1 drivers
v0x130e9d720_0 .net *"_ivl_48", 31 0, L_0x120e5b150;  1 drivers
L_0x128040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e9d7d0_0 .net *"_ivl_51", 31 0, L_0x128040130;  1 drivers
v0x130e9d880_0 .net *"_ivl_54", 31 0, L_0x120e5b470;  1 drivers
v0x130e9d930_0 .net *"_ivl_62", 30 0, L_0x120e73610;  1 drivers
v0x130e9d9e0_0 .net *"_ivl_64", 30 0, L_0x120e736b0;  1 drivers
v0x130e9da90_0 .net *"_ivl_65", 0 0, L_0x120e73570;  1 drivers
L_0x128040e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x130e9db30_0 .net/2u *"_ivl_67", 0 0, L_0x128040e68;  1 drivers
L_0x128040eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e9c500_0 .net/2u *"_ivl_69", 0 0, L_0x128040eb0;  1 drivers
v0x130e9c5b0_0 .net *"_ivl_98", 2 0, L_0x120e75360;  1 drivers
v0x130e9dbc0_0 .net "add_m", 32 0, L_0x120e770c0;  1 drivers
v0x130e9dc50_0 .net "add_m_in1", 31 0, L_0x120e59650;  1 drivers
v0x130e9dce0_0 .net "diff", 8 0, L_0x120e75030;  1 drivers
v0x130e9dd70_0 .net "done", 0 0, L_0x120e87890;  alias, 1 drivers
v0x130e9de00_0 .net "e1", 1 0, L_0x120e672d0;  1 drivers
v0x130e9de90_0 .net "e2", 1 0, L_0x120e730e0;  1 drivers
v0x130e9df20_0 .net "e_o", 1 0, L_0x120e83140;  1 drivers
v0x130e9dfb0_0 .net "exp_diff", 4 0, L_0x120e75480;  1 drivers
v0x130e9e040_0 .net "in1", 31 0, v0x120e58d40_0;  alias, 1 drivers
v0x130e9e0e0_0 .net "in1_gt_in2", 0 0, L_0x120e73880;  1 drivers
v0x130e9e180_0 .net "in2", 31 0, v0x120e58df0_0;  alias, 1 drivers
v0x130e9e230_0 .net "inf", 0 0, L_0x120e5aed0;  alias, 1 drivers
v0x130e9e2d0_0 .net "inf1", 0 0, L_0x120e5a640;  1 drivers
v0x130e9e370_0 .net "inf2", 0 0, L_0x120e5a8c0;  1 drivers
v0x130e9e410_0 .net "le", 1 0, L_0x120e74080;  1 drivers
v0x130e9e4c0_0 .net "le_o", 8 0, L_0x120e832d0;  1 drivers
v0x130e9e580_0 .net "le_o_tmp", 8 0, L_0x120e82ea0;  1 drivers
v0x130e9e610_0 .net "left_shift", 4 0, L_0x120e81160;  1 drivers
v0x130e9e6b0_0 .net "lm", 30 0, L_0x120e74390;  1 drivers
v0x130e9e760_0 .net "lr", 4 0, L_0x120e73dc0;  1 drivers
v0x130e9e820_0 .net "lr_N", 5 0, L_0x120e747f0;  1 drivers
v0x130e9e8d0_0 .net "lrc", 0 0, L_0x120e73bd0;  1 drivers
v0x130e9e980_0 .net "ls", 0 0, L_0x120e737d0;  1 drivers
v0x130e9ea10_0 .net "m1", 30 0, L_0x120e73330;  1 drivers
v0x130e9eab0_0 .net "m2", 30 0, L_0x120e73450;  1 drivers
v0x130e9eb60_0 .net "mant1", 29 0, L_0x120e67400;  1 drivers
v0x130e9ec20_0 .net "mant2", 29 0, L_0x120e73210;  1 drivers
v0x130e9ecd0_0 .net "mant_ovf", 1 0, L_0x120e772a0;  1 drivers
v0x130e9ed70_0 .net "op", 0 0, L_0x120e73a20;  1 drivers
v0x130e9ee20_0 .net "out", 31 0, L_0x120e87770;  alias, 1 drivers
v0x130e9eec0_0 .net "r_o", 4 0, L_0x120e84170;  1 drivers
v0x130e9efa0_0 .net "rc1", 0 0, L_0x120e5b810;  1 drivers
v0x130e9f030_0 .net "rc2", 0 0, L_0x120e67590;  1 drivers
v0x130e9f0e0_0 .net "regime1", 4 0, L_0x120e65ae0;  1 drivers
v0x130e9f190_0 .net "regime2", 4 0, L_0x120e718c0;  1 drivers
v0x130e9f240_0 .net "rnd_ulp", 31 0, L_0x120e86160;  1 drivers
v0x130e9f2f0_0 .net "s1", 0 0, L_0x120e59fa0;  1 drivers
v0x130e9f380_0 .net "s2", 0 0, L_0x120e5a0c0;  1 drivers
v0x130e9f410_0 .net "se", 1 0, L_0x120e73e60;  1 drivers
v0x130e9f4c0_0 .net "sm", 30 0, L_0x120e74120;  1 drivers
v0x130e9f570_0 .net "sr", 4 0, L_0x120e73c70;  1 drivers
v0x130e9f630_0 .net "sr_N", 5 0, L_0x120e74c90;  1 drivers
v0x130e9f6e0_0 .net "src", 0 0, L_0x120e73920;  1 drivers
v0x130e9f790_0 .net "start", 0 0, L_0x128041f48;  1 drivers
v0x130e9f820_0 .net "start0", 0 0, L_0x120e59f30;  1 drivers
v0x130e9f8b0_0 .net "tmp1_o", 98 0, L_0x120e857c0;  1 drivers
v0x130e9f970_0 .net "tmp1_oN", 31 0, L_0x120e86d00;  1 drivers
v0x130e9fa10_0 .net "tmp1_o_rnd", 31 0, L_0x120e86e20;  1 drivers
v0x130e9fac0_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x120e86730;  1 drivers
v0x130e9fba0_0 .net "tmp_o", 66 0, L_0x120e59cd0;  1 drivers
v0x130e9fc50_0 .net "ulp", 0 0, L_0x120e86270;  1 drivers
v0x130e9fcf0_0 .net "xin1", 31 0, L_0x120e5b350;  1 drivers
v0x130e9fd90_0 .net "xin2", 31 0, L_0x120e5b670;  1 drivers
v0x130e9fe40_0 .net "zero", 0 0, L_0x120e5afc0;  alias, 1 drivers
v0x130e9fed0_0 .net "zero1", 0 0, L_0x120e5ab40;  1 drivers
v0x130e9ff70_0 .net "zero2", 0 0, L_0x120e5add0;  1 drivers
v0x130ea0010_0 .net "zero_tmp1", 0 0, L_0x120e5a280;  1 drivers
v0x130ea00b0_0 .net "zero_tmp2", 0 0, L_0x120e5a3c0;  1 drivers
L_0x120e59790 .part L_0x120e832d0, 7, 1;
L_0x120e59bb0 .part L_0x120e832d0, 7, 1;
L_0x120e59af0 .part L_0x120e828d0, 0, 31;
L_0x120e59fa0 .part v0x120e58d40_0, 31, 1;
L_0x120e5a0c0 .part v0x120e58df0_0, 31, 1;
L_0x120e5a1e0 .part v0x120e58d40_0, 0, 31;
L_0x120e5a280 .reduce/or L_0x120e5a1e0;
L_0x120e5a320 .part v0x120e58df0_0, 0, 31;
L_0x120e5a3c0 .reduce/or L_0x120e5a320;
L_0x120e5a4f0 .part v0x120e58d40_0, 31, 1;
L_0x120e5a730 .part v0x120e58df0_0, 31, 1;
L_0x120e5a9d0 .part v0x120e58d40_0, 31, 1;
L_0x120e5ac30 .part v0x120e58df0_0, 31, 1;
L_0x120e5b150 .arith/sub 32, L_0x1280400e8, v0x120e58d40_0;
L_0x120e5b350 .functor MUXZ 32, v0x120e58d40_0, L_0x120e5b150, L_0x120e59fa0, C4<>;
L_0x120e5b470 .arith/sub 32, L_0x128040130, v0x120e58df0_0;
L_0x120e5b670 .functor MUXZ 32, v0x120e58df0_0, L_0x120e5b470, L_0x120e5a0c0, C4<>;
L_0x120e73330 .concat [ 30 1 0 0], L_0x120e67400, L_0x120e5a280;
L_0x120e73450 .concat [ 30 1 0 0], L_0x120e73210, L_0x120e5a3c0;
L_0x120e73610 .part L_0x120e5b350, 0, 31;
L_0x120e736b0 .part L_0x120e5b670, 0, 31;
L_0x120e73570 .cmp/ge 31, L_0x120e73610, L_0x120e736b0;
L_0x120e73880 .functor MUXZ 1, L_0x128040eb0, L_0x128040e68, L_0x120e73570, C4<>;
L_0x120e737d0 .functor MUXZ 1, L_0x120e5a0c0, L_0x120e59fa0, L_0x120e73880, C4<>;
L_0x120e73bd0 .functor MUXZ 1, L_0x120e67590, L_0x120e5b810, L_0x120e73880, C4<>;
L_0x120e73920 .functor MUXZ 1, L_0x120e5b810, L_0x120e67590, L_0x120e73880, C4<>;
L_0x120e73dc0 .functor MUXZ 5, L_0x120e718c0, L_0x120e65ae0, L_0x120e73880, C4<>;
L_0x120e73c70 .functor MUXZ 5, L_0x120e65ae0, L_0x120e718c0, L_0x120e73880, C4<>;
L_0x120e74080 .functor MUXZ 2, L_0x120e730e0, L_0x120e672d0, L_0x120e73880, C4<>;
L_0x120e73e60 .functor MUXZ 2, L_0x120e672d0, L_0x120e730e0, L_0x120e73880, C4<>;
L_0x120e74390 .functor MUXZ 31, L_0x120e73450, L_0x120e73330, L_0x120e73880, C4<>;
L_0x120e74120 .functor MUXZ 31, L_0x120e73330, L_0x120e73450, L_0x120e73880, C4<>;
L_0x120e75130 .concat [ 2 6 0 0], L_0x120e74080, L_0x120e747f0;
L_0x120e74430 .concat [ 2 6 0 0], L_0x120e73e60, L_0x120e74c90;
L_0x120e75360 .part L_0x120e75030, 5, 3;
L_0x120e75210 .reduce/or L_0x120e75360;
L_0x120e755a0 .part L_0x120e75030, 0, 5;
L_0x120e75480 .functor MUXZ 5, L_0x120e755a0, L_0x128041138, L_0x120e75210, C4<>;
L_0x120e772a0 .part L_0x120e770c0, 31, 2;
L_0x120e75640 .part L_0x120e770c0, 32, 1;
L_0x120e77480 .part L_0x120e770c0, 31, 1;
L_0x120e773b0 .part L_0x120e770c0, 0, 31;
L_0x120e77670 .concat [ 31 1 0 0], L_0x120e773b0, L_0x120e77340;
L_0x120e82790 .part L_0x120e770c0, 1, 32;
L_0x120e82830 .part L_0x120e826a0, 31, 1;
L_0x120e77710 .part L_0x120e826a0, 0, 31;
L_0x120e82a40 .concat [ 1 31 0 0], L_0x1280419a8, L_0x120e77710;
L_0x120e828d0 .functor MUXZ 32, L_0x120e82a40, L_0x120e826a0, L_0x120e82830, C4<>;
L_0x120e83020 .concat [ 2 6 0 0], L_0x120e74080, L_0x120e747f0;
L_0x120e82ae0 .concat [ 5 3 0 0], L_0x120e81160, L_0x128041a80;
L_0x120e83450 .part L_0x120e772a0, 1, 1;
L_0x120e84250 .part L_0x120e832d0, 0, 8;
L_0x120e85870 .concat [ 32 67 0 0], L_0x128041d08, L_0x120e59cd0;
L_0x120e83530 .part L_0x120e857c0, 36, 1;
L_0x120e835d0 .part L_0x120e857c0, 35, 1;
L_0x120e85990 .part L_0x120e857c0, 34, 1;
L_0x120e85a30 .part L_0x120e857c0, 0, 34;
L_0x120e85d90 .reduce/or L_0x120e85a30;
L_0x120e86160 .concat [ 1 31 0 0], L_0x120e86270, L_0x128041d50;
L_0x120e86830 .part L_0x120e857c0, 35, 32;
L_0x120e86910 .concat [ 5 27 0 0], L_0x120e84170, L_0x128041e28;
L_0x120e864d0 .cmp/gt 32, L_0x128041e70, L_0x120e86910;
L_0x120e865f0 .part L_0x120e86730, 0, 32;
L_0x120e869b0 .part L_0x120e857c0, 35, 32;
L_0x120e86e20 .functor MUXZ 32, L_0x120e869b0, L_0x120e865f0, L_0x120e864d0, C4<>;
L_0x120e86c20 .arith/sub 32, L_0x128041eb8, L_0x120e86e20;
L_0x120e86d00 .functor MUXZ 32, L_0x120e86e20, L_0x120e86c20, L_0x120e737d0, C4<>;
L_0x120e87150 .part L_0x120e828d0, 31, 1;
L_0x120e873d0 .concat [ 31 1 0 0], L_0x128041f00, L_0x120e5aed0;
L_0x120e86ec0 .part L_0x120e86d00, 1, 31;
L_0x120e86f60 .concat [ 31 1 0 0], L_0x120e86ec0, L_0x120e737d0;
L_0x120e87770 .functor MUXZ 32, L_0x120e86f60, L_0x120e873d0, L_0x120e87360, C4<>;
S_0x130e31640 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x130e313f0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x130e31430 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x120e826a0 .functor BUFZ 32, L_0x120e82160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128041960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e32e40_0 .net *"_ivl_11", 0 0, L_0x128041960;  1 drivers
v0x130e32f00_0 .net *"_ivl_6", 0 0, L_0x120e82280;  1 drivers
v0x130e32fb0_0 .net *"_ivl_7", 31 0, L_0x120e823e0;  1 drivers
v0x130e33070_0 .net *"_ivl_9", 30 0, L_0x120e82320;  1 drivers
v0x130e33120_0 .net "a", 31 0, L_0x120e82790;  1 drivers
v0x130e33210_0 .net "b", 4 0, L_0x120e81160;  alias, 1 drivers
v0x130e332c0_0 .net "c", 31 0, L_0x120e826a0;  alias, 1 drivers
v0x130e33370 .array "tmp", 0 4;
v0x130e33370_0 .net v0x130e33370 0, 31 0, L_0x120e82580; 1 drivers
v0x130e33370_1 .net v0x130e33370 1, 31 0, L_0x120e81520; 1 drivers
v0x130e33370_2 .net v0x130e33370 2, 31 0, L_0x120e81920; 1 drivers
v0x130e33370_3 .net v0x130e33370 3, 31 0, L_0x120e81ce0; 1 drivers
v0x130e33370_4 .net v0x130e33370 4, 31 0, L_0x120e82160; 1 drivers
L_0x120e81300 .part L_0x120e81160, 1, 1;
L_0x120e81680 .part L_0x120e81160, 2, 1;
L_0x120e81a40 .part L_0x120e81160, 3, 1;
L_0x120e81e00 .part L_0x120e81160, 4, 1;
L_0x120e82280 .part L_0x120e81160, 0, 1;
L_0x120e82320 .part L_0x120e82790, 0, 31;
L_0x120e823e0 .concat [ 1 31 0 0], L_0x128041960, L_0x120e82320;
L_0x120e82580 .functor MUXZ 32, L_0x120e82790, L_0x120e823e0, L_0x120e82280, C4<>;
S_0x130e319b0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x130e31640;
 .timescale -9 -12;
P_0x130e31b80 .param/l "i" 1 4 296, +C4<01>;
v0x130e31c20_0 .net *"_ivl_1", 0 0, L_0x120e81300;  1 drivers
v0x130e31cb0_0 .net *"_ivl_3", 31 0, L_0x120e81440;  1 drivers
v0x130e31d40_0 .net *"_ivl_5", 29 0, L_0x120e813a0;  1 drivers
L_0x128041840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130e31dd0_0 .net *"_ivl_7", 1 0, L_0x128041840;  1 drivers
L_0x120e813a0 .part L_0x120e82580, 0, 30;
L_0x120e81440 .concat [ 2 30 0 0], L_0x128041840, L_0x120e813a0;
L_0x120e81520 .functor MUXZ 32, L_0x120e82580, L_0x120e81440, L_0x120e81300, C4<>;
S_0x130e31e70 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x130e31640;
 .timescale -9 -12;
P_0x130e32050 .param/l "i" 1 4 296, +C4<010>;
v0x130e320e0_0 .net *"_ivl_1", 0 0, L_0x120e81680;  1 drivers
v0x130e32190_0 .net *"_ivl_3", 31 0, L_0x120e81800;  1 drivers
v0x130e32240_0 .net *"_ivl_5", 27 0, L_0x120e81720;  1 drivers
L_0x128041888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x130e32300_0 .net *"_ivl_7", 3 0, L_0x128041888;  1 drivers
L_0x120e81720 .part L_0x120e81520, 0, 28;
L_0x120e81800 .concat [ 4 28 0 0], L_0x128041888, L_0x120e81720;
L_0x120e81920 .functor MUXZ 32, L_0x120e81520, L_0x120e81800, L_0x120e81680, C4<>;
S_0x130e323b0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x130e31640;
 .timescale -9 -12;
P_0x130e325a0 .param/l "i" 1 4 296, +C4<011>;
v0x130e32630_0 .net *"_ivl_1", 0 0, L_0x120e81a40;  1 drivers
v0x130e326e0_0 .net *"_ivl_3", 31 0, L_0x120e81bc0;  1 drivers
v0x130e32790_0 .net *"_ivl_5", 23 0, L_0x120e81ae0;  1 drivers
L_0x1280418d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130e32850_0 .net *"_ivl_7", 7 0, L_0x1280418d0;  1 drivers
L_0x120e81ae0 .part L_0x120e81920, 0, 24;
L_0x120e81bc0 .concat [ 8 24 0 0], L_0x1280418d0, L_0x120e81ae0;
L_0x120e81ce0 .functor MUXZ 32, L_0x120e81920, L_0x120e81bc0, L_0x120e81a40, C4<>;
S_0x130e32900 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x130e31640;
 .timescale -9 -12;
P_0x130e32ad0 .param/l "i" 1 4 296, +C4<0100>;
v0x130e32b70_0 .net *"_ivl_1", 0 0, L_0x120e81e00;  1 drivers
v0x130e32c20_0 .net *"_ivl_3", 31 0, L_0x120e82040;  1 drivers
v0x130e32cd0_0 .net *"_ivl_5", 15 0, L_0x120e81fa0;  1 drivers
L_0x128041918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e32d90_0 .net *"_ivl_7", 15 0, L_0x128041918;  1 drivers
L_0x120e81fa0 .part L_0x120e81ce0, 0, 16;
L_0x120e82040 .concat [ 16 16 0 0], L_0x128041918, L_0x120e81fa0;
L_0x120e82160 .functor MUXZ 32, L_0x120e81ce0, L_0x120e82040, L_0x120e81e00, C4<>;
S_0x130e334c0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x130e33690 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x130e336d0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x120e769d0 .functor BUFZ 32, L_0x120e764b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1280412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e34d30_0 .net *"_ivl_11", 0 0, L_0x1280412a0;  1 drivers
v0x130e34df0_0 .net *"_ivl_6", 0 0, L_0x120e765d0;  1 drivers
v0x130e34ea0_0 .net *"_ivl_7", 31 0, L_0x120e76710;  1 drivers
v0x130e34f60_0 .net *"_ivl_9", 30 0, L_0x120e76670;  1 drivers
v0x130e35010_0 .net "a", 31 0, L_0x120e59510;  alias, 1 drivers
v0x130e35100_0 .net "b", 4 0, L_0x120e75770;  alias, 1 drivers
v0x130e351b0_0 .net "c", 31 0, L_0x120e769d0;  alias, 1 drivers
v0x130e35260 .array "tmp", 0 4;
v0x130e35260_0 .net v0x130e35260 0, 31 0, L_0x120e76870; 1 drivers
v0x130e35260_1 .net v0x130e35260 1, 31 0, L_0x120e75af0; 1 drivers
v0x130e35260_2 .net v0x130e35260 2, 31 0, L_0x120e75f30; 1 drivers
v0x130e35260_3 .net v0x130e35260 3, 31 0, L_0x120e6b6d0; 1 drivers
v0x130e35260_4 .net v0x130e35260 4, 31 0, L_0x120e764b0; 1 drivers
L_0x120e758d0 .part L_0x120e75770, 1, 1;
L_0x120e75c50 .part L_0x120e75770, 2, 1;
L_0x120e76050 .part L_0x120e75770, 3, 1;
L_0x120e76210 .part L_0x120e75770, 4, 1;
L_0x120e765d0 .part L_0x120e75770, 0, 1;
L_0x120e76670 .part L_0x120e59510, 1, 31;
L_0x120e76710 .concat [ 31 1 0 0], L_0x120e76670, L_0x1280412a0;
L_0x120e76870 .functor MUXZ 32, L_0x120e59510, L_0x120e76710, L_0x120e765d0, C4<>;
S_0x130e338a0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x130e334c0;
 .timescale -9 -12;
P_0x130e33a70 .param/l "i" 1 4 317, +C4<01>;
v0x130e33b10_0 .net *"_ivl_1", 0 0, L_0x120e758d0;  1 drivers
v0x130e33ba0_0 .net *"_ivl_3", 31 0, L_0x120e75a10;  1 drivers
v0x130e33c30_0 .net *"_ivl_5", 29 0, L_0x120e75970;  1 drivers
L_0x128041180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130e33cc0_0 .net *"_ivl_7", 1 0, L_0x128041180;  1 drivers
L_0x120e75970 .part L_0x120e76870, 2, 30;
L_0x120e75a10 .concat [ 30 2 0 0], L_0x120e75970, L_0x128041180;
L_0x120e75af0 .functor MUXZ 32, L_0x120e76870, L_0x120e75a10, L_0x120e758d0, C4<>;
S_0x130e33d60 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x130e334c0;
 .timescale -9 -12;
P_0x130e33f40 .param/l "i" 1 4 317, +C4<010>;
v0x130e33fd0_0 .net *"_ivl_1", 0 0, L_0x120e75c50;  1 drivers
v0x130e34080_0 .net *"_ivl_3", 31 0, L_0x120e75e10;  1 drivers
v0x130e34130_0 .net *"_ivl_5", 27 0, L_0x120e75d70;  1 drivers
L_0x1280411c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x130e341f0_0 .net *"_ivl_7", 3 0, L_0x1280411c8;  1 drivers
L_0x120e75d70 .part L_0x120e75af0, 4, 28;
L_0x120e75e10 .concat [ 28 4 0 0], L_0x120e75d70, L_0x1280411c8;
L_0x120e75f30 .functor MUXZ 32, L_0x120e75af0, L_0x120e75e10, L_0x120e75c50, C4<>;
S_0x130e342a0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x130e334c0;
 .timescale -9 -12;
P_0x130e34490 .param/l "i" 1 4 317, +C4<011>;
v0x130e34520_0 .net *"_ivl_1", 0 0, L_0x120e76050;  1 drivers
v0x130e345d0_0 .net *"_ivl_3", 31 0, L_0x120e6b5b0;  1 drivers
v0x130e34680_0 .net *"_ivl_5", 23 0, L_0x120e760f0;  1 drivers
L_0x128041210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130e34740_0 .net *"_ivl_7", 7 0, L_0x128041210;  1 drivers
L_0x120e760f0 .part L_0x120e75f30, 8, 24;
L_0x120e6b5b0 .concat [ 24 8 0 0], L_0x120e760f0, L_0x128041210;
L_0x120e6b6d0 .functor MUXZ 32, L_0x120e75f30, L_0x120e6b5b0, L_0x120e76050, C4<>;
S_0x130e347f0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x130e334c0;
 .timescale -9 -12;
P_0x130e349c0 .param/l "i" 1 4 317, +C4<0100>;
v0x130e34a60_0 .net *"_ivl_1", 0 0, L_0x120e76210;  1 drivers
v0x130e34b10_0 .net *"_ivl_3", 31 0, L_0x120e76390;  1 drivers
v0x130e34bc0_0 .net *"_ivl_5", 15 0, L_0x120e762b0;  1 drivers
L_0x128041258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e34c80_0 .net *"_ivl_7", 15 0, L_0x128041258;  1 drivers
L_0x120e762b0 .part L_0x120e6b6d0, 16, 16;
L_0x120e76390 .concat [ 16 16 0 0], L_0x120e762b0, L_0x128041258;
L_0x120e764b0 .functor MUXZ 32, L_0x120e6b6d0, L_0x120e76390, L_0x120e76210, C4<>;
S_0x130e353b0 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x130e35570 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x130e355b0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x120e857c0 .functor BUFZ 99, L_0x120e85170, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x128041cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e36c60_0 .net *"_ivl_11", 0 0, L_0x128041cc0;  1 drivers
v0x130e36d20_0 .net *"_ivl_6", 0 0, L_0x120e85290;  1 drivers
v0x130e36dd0_0 .net *"_ivl_7", 98 0, L_0x120e85500;  1 drivers
v0x130e36e90_0 .net *"_ivl_9", 97 0, L_0x120e85460;  1 drivers
v0x130e36f40_0 .net "a", 98 0, L_0x120e85870;  1 drivers
v0x130e37030_0 .net "b", 4 0, L_0x120e84170;  alias, 1 drivers
v0x130e370e0_0 .net "c", 98 0, L_0x120e857c0;  alias, 1 drivers
v0x130e37190 .array "tmp", 0 4;
v0x130e37190_0 .net v0x130e37190 0, 98 0, L_0x120e85660; 1 drivers
v0x130e37190_1 .net v0x130e37190 1, 98 0, L_0x120e84590; 1 drivers
v0x130e37190_2 .net v0x130e37190 2, 98 0, L_0x120e84990; 1 drivers
v0x130e37190_3 .net v0x130e37190 3, 98 0, L_0x120e84d70; 1 drivers
v0x130e37190_4 .net v0x130e37190 4, 98 0, L_0x120e85170; 1 drivers
L_0x120e842f0 .part L_0x120e84170, 1, 1;
L_0x120e846f0 .part L_0x120e84170, 2, 1;
L_0x120e84ab0 .part L_0x120e84170, 3, 1;
L_0x120e84e90 .part L_0x120e84170, 4, 1;
L_0x120e85290 .part L_0x120e84170, 0, 1;
L_0x120e85460 .part L_0x120e85870, 1, 98;
L_0x120e85500 .concat [ 98 1 0 0], L_0x120e85460, L_0x128041cc0;
L_0x120e85660 .functor MUXZ 99, L_0x120e85870, L_0x120e85500, L_0x120e85290, C4<>;
S_0x130e357e0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x130e353b0;
 .timescale -9 -12;
P_0x130e359a0 .param/l "i" 1 4 317, +C4<01>;
v0x130e35a40_0 .net *"_ivl_1", 0 0, L_0x120e842f0;  1 drivers
v0x130e35ad0_0 .net *"_ivl_3", 98 0, L_0x120e844b0;  1 drivers
v0x130e35b60_0 .net *"_ivl_5", 96 0, L_0x120e84410;  1 drivers
L_0x128041ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130e35bf0_0 .net *"_ivl_7", 1 0, L_0x128041ba0;  1 drivers
L_0x120e84410 .part L_0x120e85660, 2, 97;
L_0x120e844b0 .concat [ 97 2 0 0], L_0x120e84410, L_0x128041ba0;
L_0x120e84590 .functor MUXZ 99, L_0x120e85660, L_0x120e844b0, L_0x120e842f0, C4<>;
S_0x130e35c90 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x130e353b0;
 .timescale -9 -12;
P_0x130e35e70 .param/l "i" 1 4 317, +C4<010>;
v0x130e35f00_0 .net *"_ivl_1", 0 0, L_0x120e846f0;  1 drivers
v0x130e35fb0_0 .net *"_ivl_3", 98 0, L_0x120e84870;  1 drivers
v0x130e36060_0 .net *"_ivl_5", 94 0, L_0x120e84790;  1 drivers
L_0x128041be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x130e36120_0 .net *"_ivl_7", 3 0, L_0x128041be8;  1 drivers
L_0x120e84790 .part L_0x120e84590, 4, 95;
L_0x120e84870 .concat [ 95 4 0 0], L_0x120e84790, L_0x128041be8;
L_0x120e84990 .functor MUXZ 99, L_0x120e84590, L_0x120e84870, L_0x120e846f0, C4<>;
S_0x130e361d0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x130e353b0;
 .timescale -9 -12;
P_0x130e363c0 .param/l "i" 1 4 317, +C4<011>;
v0x130e36450_0 .net *"_ivl_1", 0 0, L_0x120e84ab0;  1 drivers
v0x130e36500_0 .net *"_ivl_3", 98 0, L_0x120e84c30;  1 drivers
v0x130e365b0_0 .net *"_ivl_5", 90 0, L_0x120e84b50;  1 drivers
L_0x128041c30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130e36670_0 .net *"_ivl_7", 7 0, L_0x128041c30;  1 drivers
L_0x120e84b50 .part L_0x120e84990, 8, 91;
L_0x120e84c30 .concat [ 91 8 0 0], L_0x120e84b50, L_0x128041c30;
L_0x120e84d70 .functor MUXZ 99, L_0x120e84990, L_0x120e84c30, L_0x120e84ab0, C4<>;
S_0x130e36720 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x130e353b0;
 .timescale -9 -12;
P_0x130e368f0 .param/l "i" 1 4 317, +C4<0100>;
v0x130e36990_0 .net *"_ivl_1", 0 0, L_0x120e84e90;  1 drivers
v0x130e36a40_0 .net *"_ivl_3", 98 0, L_0x120e85010;  1 drivers
v0x130e36af0_0 .net *"_ivl_5", 82 0, L_0x120e84f30;  1 drivers
L_0x128041c78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e36bb0_0 .net *"_ivl_7", 15 0, L_0x128041c78;  1 drivers
L_0x120e84f30 .part L_0x120e84d70, 16, 83;
L_0x120e85010 .concat [ 83 16 0 0], L_0x120e84f30, L_0x128041c78;
L_0x120e85170 .functor MUXZ 99, L_0x120e84d70, L_0x120e85010, L_0x120e84e90, C4<>;
S_0x130e372e0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x130e31130;
 .timescale -9 -12;
L_0x128040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e374a0_0 .net/2u *"_ivl_0", 0 0, L_0x128040010;  1 drivers
L_0x120e59510 .concat [ 1 31 0 0], L_0x128040010, L_0x120e74120;
S_0x130e37560 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x130e31130;
 .timescale -9 -12;
L_0x128040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e37760_0 .net/2u *"_ivl_0", 0 0, L_0x128040058;  1 drivers
L_0x120e59650 .concat [ 1 31 0 0], L_0x128040058, L_0x120e74390;
S_0x130e37800 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x130e31130;
 .timescale -9 -12;
L_0x120e59890 .functor NOT 1, L_0x120e59790, C4<0>, C4<0>, C4<0>;
v0x130e379c0_0 .net *"_ivl_0", 0 0, L_0x120e59790;  1 drivers
v0x130e37a80_0 .net *"_ivl_1", 0 0, L_0x120e59890;  1 drivers
v0x130e37b20_0 .net *"_ivl_3", 31 0, L_0x120e59940;  1 drivers
v0x130e37bd0_0 .net *"_ivl_5", 0 0, L_0x120e59bb0;  1 drivers
v0x130e37c80_0 .net *"_ivl_6", 30 0, L_0x120e59af0;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e37d70_0 .net/2u *"_ivl_7", 0 0, L_0x1280400a0;  1 drivers
LS_0x120e59940_0_0 .concat [ 1 1 1 1], L_0x120e59890, L_0x120e59890, L_0x120e59890, L_0x120e59890;
LS_0x120e59940_0_4 .concat [ 1 1 1 1], L_0x120e59890, L_0x120e59890, L_0x120e59890, L_0x120e59890;
LS_0x120e59940_0_8 .concat [ 1 1 1 1], L_0x120e59890, L_0x120e59890, L_0x120e59890, L_0x120e59890;
LS_0x120e59940_0_12 .concat [ 1 1 1 1], L_0x120e59890, L_0x120e59890, L_0x120e59890, L_0x120e59890;
LS_0x120e59940_0_16 .concat [ 1 1 1 1], L_0x120e59890, L_0x120e59890, L_0x120e59890, L_0x120e59890;
LS_0x120e59940_0_20 .concat [ 1 1 1 1], L_0x120e59890, L_0x120e59890, L_0x120e59890, L_0x120e59890;
LS_0x120e59940_0_24 .concat [ 1 1 1 1], L_0x120e59890, L_0x120e59890, L_0x120e59890, L_0x120e59890;
LS_0x120e59940_0_28 .concat [ 1 1 1 1], L_0x120e59890, L_0x120e59890, L_0x120e59890, L_0x120e59890;
LS_0x120e59940_1_0 .concat [ 4 4 4 4], LS_0x120e59940_0_0, LS_0x120e59940_0_4, LS_0x120e59940_0_8, LS_0x120e59940_0_12;
LS_0x120e59940_1_4 .concat [ 4 4 4 4], LS_0x120e59940_0_16, LS_0x120e59940_0_20, LS_0x120e59940_0_24, LS_0x120e59940_0_28;
L_0x120e59940 .concat [ 16 16 0 0], LS_0x120e59940_1_0, LS_0x120e59940_1_4;
LS_0x120e59cd0_0_0 .concat [ 1 31 2 1], L_0x1280400a0, L_0x120e59af0, L_0x120e83140, L_0x120e59bb0;
LS_0x120e59cd0_0_4 .concat [ 32 0 0 0], L_0x120e59940;
L_0x120e59cd0 .concat [ 35 32 0 0], LS_0x120e59cd0_0_0, LS_0x120e59cd0_0_4;
S_0x130e37e20 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x130e37fe0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x130e38020 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x130e53fc0_0 .net "in", 31 0, L_0x120e77670;  alias, 1 drivers
v0x130e54090_0 .net "out", 4 0, L_0x120e81160;  alias, 1 drivers
v0x130e54160_0 .net "vld", 0 0, L_0x120e80eb0;  1 drivers
S_0x130e381c0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x130e37e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e380a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x130e380e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x130e53a40_0 .net "in", 31 0, L_0x120e77670;  alias, 1 drivers
v0x130e53b00_0 .net "out", 4 0, L_0x120e81160;  alias, 1 drivers
v0x130e53bc0_0 .net "vld", 0 0, L_0x120e80eb0;  alias, 1 drivers
L_0x120e7c240 .part L_0x120e77670, 0, 16;
L_0x120e80e10 .part L_0x120e77670, 16, 16;
S_0x130e38540 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e381c0;
 .timescale -9 -12;
L_0x120e80eb0 .functor OR 1, L_0x120e7be30, L_0x120e80a00, C4<0>, C4<0>;
L_0x1280417f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e53240_0 .net/2u *"_ivl_4", 0 0, L_0x1280417f8;  1 drivers
v0x130e53300_0 .net *"_ivl_6", 4 0, L_0x120e80f60;  1 drivers
v0x130e533a0_0 .net *"_ivl_8", 4 0, L_0x120e81040;  1 drivers
v0x130e53450_0 .net "out_h", 3 0, L_0x120e80cb0;  1 drivers
v0x130e53510_0 .net "out_l", 3 0, L_0x120e7c0e0;  1 drivers
v0x130e535e0_0 .net "out_vh", 0 0, L_0x120e80a00;  1 drivers
v0x130e53690_0 .net "out_vl", 0 0, L_0x120e7be30;  1 drivers
L_0x120e80f60 .concat [ 4 1 0 0], L_0x120e80cb0, L_0x1280417f8;
L_0x120e81040 .concat [ 4 1 0 0], L_0x120e7c0e0, L_0x120e7be30;
L_0x120e81160 .functor MUXZ 5, L_0x120e81040, L_0x120e80f60, L_0x120e80a00, C4<>;
S_0x130e38710 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e38540;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e383d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130e38410 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x130e45a10_0 .net "in", 15 0, L_0x120e80e10;  1 drivers
v0x130e45ad0_0 .net "out", 3 0, L_0x120e80cb0;  alias, 1 drivers
v0x130e45b80_0 .net "vld", 0 0, L_0x120e80a00;  alias, 1 drivers
L_0x120e7e5d0 .part L_0x120e80e10, 0, 8;
L_0x120e80920 .part L_0x120e80e10, 8, 8;
S_0x130e38a90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e38710;
 .timescale -9 -12;
L_0x120e80a00 .functor OR 1, L_0x120e7e1c0, L_0x120e80510, C4<0>, C4<0>;
L_0x1280417b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e45210_0 .net/2u *"_ivl_4", 0 0, L_0x1280417b0;  1 drivers
v0x130e452d0_0 .net *"_ivl_6", 3 0, L_0x120e80ab0;  1 drivers
v0x130e45370_0 .net *"_ivl_8", 3 0, L_0x120e80b90;  1 drivers
v0x130e45420_0 .net "out_h", 2 0, L_0x120e807c0;  1 drivers
v0x130e454e0_0 .net "out_l", 2 0, L_0x120e7e470;  1 drivers
v0x130e455b0_0 .net "out_vh", 0 0, L_0x120e80510;  1 drivers
v0x130e45660_0 .net "out_vl", 0 0, L_0x120e7e1c0;  1 drivers
L_0x120e80ab0 .concat [ 3 1 0 0], L_0x120e807c0, L_0x1280417b0;
L_0x120e80b90 .concat [ 3 1 0 0], L_0x120e7e470, L_0x120e7e1c0;
L_0x120e80cb0 .functor MUXZ 4, L_0x120e80b90, L_0x120e80ab0, L_0x120e80510, C4<>;
S_0x130e38c60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e38a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e38920 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e38960 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e3eca0_0 .net "in", 7 0, L_0x120e80920;  1 drivers
v0x130e3ed60_0 .net "out", 2 0, L_0x120e807c0;  alias, 1 drivers
v0x130e3ee10_0 .net "vld", 0 0, L_0x120e80510;  alias, 1 drivers
L_0x120e7f500 .part L_0x120e80920, 0, 4;
L_0x120e80430 .part L_0x120e80920, 4, 4;
S_0x130e38fe0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e38c60;
 .timescale -9 -12;
L_0x120e80510 .functor OR 1, L_0x120e7f0f0, L_0x120e80020, C4<0>, C4<0>;
L_0x128041768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e3e4a0_0 .net/2u *"_ivl_4", 0 0, L_0x128041768;  1 drivers
v0x130e3e560_0 .net *"_ivl_6", 2 0, L_0x120e805c0;  1 drivers
v0x130e3e600_0 .net *"_ivl_8", 2 0, L_0x120e806a0;  1 drivers
v0x130e3e6b0_0 .net "out_h", 1 0, L_0x120e802d0;  1 drivers
v0x130e3e770_0 .net "out_l", 1 0, L_0x120e7f3a0;  1 drivers
v0x130e3e840_0 .net "out_vh", 0 0, L_0x120e80020;  1 drivers
v0x130e3e8f0_0 .net "out_vl", 0 0, L_0x120e7f0f0;  1 drivers
L_0x120e805c0 .concat [ 2 1 0 0], L_0x120e802d0, L_0x128041768;
L_0x120e806a0 .concat [ 2 1 0 0], L_0x120e7f3a0, L_0x120e7f0f0;
L_0x120e807c0 .functor MUXZ 3, L_0x120e806a0, L_0x120e805c0, L_0x120e80020, C4<>;
S_0x130e391b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e38fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e38e70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e38eb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e3b890_0 .net "in", 3 0, L_0x120e80430;  1 drivers
v0x130e3b950_0 .net "out", 1 0, L_0x120e802d0;  alias, 1 drivers
v0x130e3ba00_0 .net "vld", 0 0, L_0x120e80020;  alias, 1 drivers
L_0x120e7f9e0 .part L_0x120e80430, 0, 2;
L_0x120e7ff00 .part L_0x120e80430, 2, 2;
S_0x130e39530 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e391b0;
 .timescale -9 -12;
L_0x120e80020 .functor OR 1, L_0x120e7f5a0, L_0x120e7fb00, C4<0>, C4<0>;
L_0x128041720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e3b090_0 .net/2u *"_ivl_4", 0 0, L_0x128041720;  1 drivers
v0x130e3b150_0 .net *"_ivl_6", 1 0, L_0x120e800d0;  1 drivers
v0x130e3b1f0_0 .net *"_ivl_8", 1 0, L_0x120e801b0;  1 drivers
v0x130e3b2a0_0 .net "out_h", 0 0, L_0x120e7fdd0;  1 drivers
v0x130e3b360_0 .net "out_l", 0 0, L_0x120e7f8b0;  1 drivers
v0x130e3b430_0 .net "out_vh", 0 0, L_0x120e7fb00;  1 drivers
v0x130e3b4e0_0 .net "out_vl", 0 0, L_0x120e7f5a0;  1 drivers
L_0x120e800d0 .concat [ 1 1 0 0], L_0x120e7fdd0, L_0x128041720;
L_0x120e801b0 .concat [ 1 1 0 0], L_0x120e7f8b0, L_0x120e7f5a0;
L_0x120e802d0 .functor MUXZ 2, L_0x120e801b0, L_0x120e800d0, L_0x120e7fb00, C4<>;
S_0x130e39700 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e39530;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e393c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e39400 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e3a130_0 .net "in", 1 0, L_0x120e7ff00;  1 drivers
v0x130e3a1f0_0 .net "out", 0 0, L_0x120e7fdd0;  alias, 1 drivers
v0x130e3a2a0_0 .net "vld", 0 0, L_0x120e7fb00;  alias, 1 drivers
L_0x120e7fba0 .part L_0x120e7ff00, 1, 1;
L_0x120e7fd30 .part L_0x120e7ff00, 0, 1;
S_0x130e39a80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e39700;
 .timescale -9 -12;
L_0x120e7fc80 .functor NOT 1, L_0x120e7fba0, C4<0>, C4<0>, C4<0>;
L_0x120e7fdd0 .functor AND 1, L_0x120e7fc80, L_0x120e7fd30, C4<1>, C4<1>;
v0x130e39c50_0 .net *"_ivl_2", 0 0, L_0x120e7fba0;  1 drivers
v0x130e39d10_0 .net *"_ivl_3", 0 0, L_0x120e7fc80;  1 drivers
v0x130e39db0_0 .net *"_ivl_5", 0 0, L_0x120e7fd30;  1 drivers
L_0x120e7fb00 .reduce/or L_0x120e7ff00;
S_0x130e39e40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e39700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e39e40
v0x130e3a090_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e3a090_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e3a090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.4 ;
    %load/vec4 v0x130e3a090_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x130e3a090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e3a090_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0x130e3a3a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e39530;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e3a570 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e3a5b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e3ae20_0 .net "in", 1 0, L_0x120e7f9e0;  1 drivers
v0x130e3aee0_0 .net "out", 0 0, L_0x120e7f8b0;  alias, 1 drivers
v0x130e3af90_0 .net "vld", 0 0, L_0x120e7f5a0;  alias, 1 drivers
L_0x120e7f680 .part L_0x120e7f9e0, 1, 1;
L_0x120e7f810 .part L_0x120e7f9e0, 0, 1;
S_0x130e3a780 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e3a3a0;
 .timescale -9 -12;
L_0x120e7f760 .functor NOT 1, L_0x120e7f680, C4<0>, C4<0>, C4<0>;
L_0x120e7f8b0 .functor AND 1, L_0x120e7f760, L_0x120e7f810, C4<1>, C4<1>;
v0x130e3a940_0 .net *"_ivl_2", 0 0, L_0x120e7f680;  1 drivers
v0x130e3aa00_0 .net *"_ivl_3", 0 0, L_0x120e7f760;  1 drivers
v0x130e3aaa0_0 .net *"_ivl_5", 0 0, L_0x120e7f810;  1 drivers
L_0x120e7f5a0 .reduce/or L_0x120e7f9e0;
S_0x130e3ab30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e3a3a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e3ab30
v0x130e3ad80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e3ad80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e3ad80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.6 ;
    %load/vec4 v0x130e3ad80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x130e3ad80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e3ad80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x130e3b590 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e391b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e3b590
v0x130e3b7e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e3b7e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e3b7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.8 ;
    %load/vec4 v0x130e3b7e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x130e3b7e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e3b7e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x130e3bb00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e38fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e3bcd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e3bd10 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e3e230_0 .net "in", 3 0, L_0x120e7f500;  1 drivers
v0x130e3e2f0_0 .net "out", 1 0, L_0x120e7f3a0;  alias, 1 drivers
v0x130e3e3a0_0 .net "vld", 0 0, L_0x120e7f0f0;  alias, 1 drivers
L_0x120e7eab0 .part L_0x120e7f500, 0, 2;
L_0x120e7efd0 .part L_0x120e7f500, 2, 2;
S_0x130e3bee0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e3bb00;
 .timescale -9 -12;
L_0x120e7f0f0 .functor OR 1, L_0x120e7e670, L_0x120e7ebd0, C4<0>, C4<0>;
L_0x1280416d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e3da30_0 .net/2u *"_ivl_4", 0 0, L_0x1280416d8;  1 drivers
v0x130e3daf0_0 .net *"_ivl_6", 1 0, L_0x120e7f1a0;  1 drivers
v0x130e3db90_0 .net *"_ivl_8", 1 0, L_0x120e7f280;  1 drivers
v0x130e3dc40_0 .net "out_h", 0 0, L_0x120e7eea0;  1 drivers
v0x130e3dd00_0 .net "out_l", 0 0, L_0x120e7e980;  1 drivers
v0x130e3ddd0_0 .net "out_vh", 0 0, L_0x120e7ebd0;  1 drivers
v0x130e3de80_0 .net "out_vl", 0 0, L_0x120e7e670;  1 drivers
L_0x120e7f1a0 .concat [ 1 1 0 0], L_0x120e7eea0, L_0x1280416d8;
L_0x120e7f280 .concat [ 1 1 0 0], L_0x120e7e980, L_0x120e7e670;
L_0x120e7f3a0 .functor MUXZ 2, L_0x120e7f280, L_0x120e7f1a0, L_0x120e7ebd0, C4<>;
S_0x130e3c0a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e3bee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e3bd90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e3bdd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e3cad0_0 .net "in", 1 0, L_0x120e7efd0;  1 drivers
v0x130e3cb90_0 .net "out", 0 0, L_0x120e7eea0;  alias, 1 drivers
v0x130e3cc40_0 .net "vld", 0 0, L_0x120e7ebd0;  alias, 1 drivers
L_0x120e7ec70 .part L_0x120e7efd0, 1, 1;
L_0x120e7ee00 .part L_0x120e7efd0, 0, 1;
S_0x130e3c420 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e3c0a0;
 .timescale -9 -12;
L_0x120e7ed50 .functor NOT 1, L_0x120e7ec70, C4<0>, C4<0>, C4<0>;
L_0x120e7eea0 .functor AND 1, L_0x120e7ed50, L_0x120e7ee00, C4<1>, C4<1>;
v0x130e3c5f0_0 .net *"_ivl_2", 0 0, L_0x120e7ec70;  1 drivers
v0x130e3c6b0_0 .net *"_ivl_3", 0 0, L_0x120e7ed50;  1 drivers
v0x130e3c750_0 .net *"_ivl_5", 0 0, L_0x120e7ee00;  1 drivers
L_0x120e7ebd0 .reduce/or L_0x120e7efd0;
S_0x130e3c7e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e3c0a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e3c7e0
v0x130e3ca30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e3ca30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e3ca30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.10 ;
    %load/vec4 v0x130e3ca30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x130e3ca30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e3ca30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x130e3cd40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e3bee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e3cf10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e3cf50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e3d7c0_0 .net "in", 1 0, L_0x120e7eab0;  1 drivers
v0x130e3d880_0 .net "out", 0 0, L_0x120e7e980;  alias, 1 drivers
v0x130e3d930_0 .net "vld", 0 0, L_0x120e7e670;  alias, 1 drivers
L_0x120e7e750 .part L_0x120e7eab0, 1, 1;
L_0x120e7e8e0 .part L_0x120e7eab0, 0, 1;
S_0x130e3d120 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e3cd40;
 .timescale -9 -12;
L_0x120e7e830 .functor NOT 1, L_0x120e7e750, C4<0>, C4<0>, C4<0>;
L_0x120e7e980 .functor AND 1, L_0x120e7e830, L_0x120e7e8e0, C4<1>, C4<1>;
v0x130e3d2e0_0 .net *"_ivl_2", 0 0, L_0x120e7e750;  1 drivers
v0x130e3d3a0_0 .net *"_ivl_3", 0 0, L_0x120e7e830;  1 drivers
v0x130e3d440_0 .net *"_ivl_5", 0 0, L_0x120e7e8e0;  1 drivers
L_0x120e7e670 .reduce/or L_0x120e7eab0;
S_0x130e3d4d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e3cd40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e3d4d0
v0x130e3d720_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e3d720_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e3d720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.12 ;
    %load/vec4 v0x130e3d720_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x130e3d720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e3d720_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x130e3df30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e3bb00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e3df30
v0x130e3e180_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e3e180_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e3e180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.14 ;
    %load/vec4 v0x130e3e180_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.15, 5;
    %load/vec4 v0x130e3e180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e3e180_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.14;
T_6.15 ;
    %end;
S_0x130e3e9a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e38c60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e3e9a0
v0x130e3ebf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e3ebf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e3ebf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.16 ;
    %load/vec4 v0x130e3ebf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x130e3ebf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e3ebf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.16;
T_7.17 ;
    %end;
S_0x130e3ef10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e38a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e3f0e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e3f120 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e44fa0_0 .net "in", 7 0, L_0x120e7e5d0;  1 drivers
v0x130e45060_0 .net "out", 2 0, L_0x120e7e470;  alias, 1 drivers
v0x130e45110_0 .net "vld", 0 0, L_0x120e7e1c0;  alias, 1 drivers
L_0x120e7d1b0 .part L_0x120e7e5d0, 0, 4;
L_0x120e7e0e0 .part L_0x120e7e5d0, 4, 4;
S_0x130e3f2f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e3ef10;
 .timescale -9 -12;
L_0x120e7e1c0 .functor OR 1, L_0x120e7cda0, L_0x120e7dcd0, C4<0>, C4<0>;
L_0x128041690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e447a0_0 .net/2u *"_ivl_4", 0 0, L_0x128041690;  1 drivers
v0x130e44860_0 .net *"_ivl_6", 2 0, L_0x120e7e270;  1 drivers
v0x130e44900_0 .net *"_ivl_8", 2 0, L_0x120e7e350;  1 drivers
v0x130e449b0_0 .net "out_h", 1 0, L_0x120e7df80;  1 drivers
v0x130e44a70_0 .net "out_l", 1 0, L_0x120e7d050;  1 drivers
v0x130e44b40_0 .net "out_vh", 0 0, L_0x120e7dcd0;  1 drivers
v0x130e44bf0_0 .net "out_vl", 0 0, L_0x120e7cda0;  1 drivers
L_0x120e7e270 .concat [ 2 1 0 0], L_0x120e7df80, L_0x128041690;
L_0x120e7e350 .concat [ 2 1 0 0], L_0x120e7d050, L_0x120e7cda0;
L_0x120e7e470 .functor MUXZ 3, L_0x120e7e350, L_0x120e7e270, L_0x120e7dcd0, C4<>;
S_0x130e3f4b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e3f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e3f1a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e3f1e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e41b90_0 .net "in", 3 0, L_0x120e7e0e0;  1 drivers
v0x130e41c50_0 .net "out", 1 0, L_0x120e7df80;  alias, 1 drivers
v0x130e41d00_0 .net "vld", 0 0, L_0x120e7dcd0;  alias, 1 drivers
L_0x120e7d690 .part L_0x120e7e0e0, 0, 2;
L_0x120e7dbb0 .part L_0x120e7e0e0, 2, 2;
S_0x130e3f830 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e3f4b0;
 .timescale -9 -12;
L_0x120e7dcd0 .functor OR 1, L_0x120e7d250, L_0x120e7d7b0, C4<0>, C4<0>;
L_0x128041648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e41390_0 .net/2u *"_ivl_4", 0 0, L_0x128041648;  1 drivers
v0x130e41450_0 .net *"_ivl_6", 1 0, L_0x120e7dd80;  1 drivers
v0x130e414f0_0 .net *"_ivl_8", 1 0, L_0x120e7de60;  1 drivers
v0x130e415a0_0 .net "out_h", 0 0, L_0x120e7da80;  1 drivers
v0x130e41660_0 .net "out_l", 0 0, L_0x120e7d560;  1 drivers
v0x130e41730_0 .net "out_vh", 0 0, L_0x120e7d7b0;  1 drivers
v0x130e417e0_0 .net "out_vl", 0 0, L_0x120e7d250;  1 drivers
L_0x120e7dd80 .concat [ 1 1 0 0], L_0x120e7da80, L_0x128041648;
L_0x120e7de60 .concat [ 1 1 0 0], L_0x120e7d560, L_0x120e7d250;
L_0x120e7df80 .functor MUXZ 2, L_0x120e7de60, L_0x120e7dd80, L_0x120e7d7b0, C4<>;
S_0x130e3fa00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e3f830;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e3f6c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e3f700 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e40430_0 .net "in", 1 0, L_0x120e7dbb0;  1 drivers
v0x130e404f0_0 .net "out", 0 0, L_0x120e7da80;  alias, 1 drivers
v0x130e405a0_0 .net "vld", 0 0, L_0x120e7d7b0;  alias, 1 drivers
L_0x120e7d850 .part L_0x120e7dbb0, 1, 1;
L_0x120e7d9e0 .part L_0x120e7dbb0, 0, 1;
S_0x130e3fd80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e3fa00;
 .timescale -9 -12;
L_0x120e7d930 .functor NOT 1, L_0x120e7d850, C4<0>, C4<0>, C4<0>;
L_0x120e7da80 .functor AND 1, L_0x120e7d930, L_0x120e7d9e0, C4<1>, C4<1>;
v0x130e3ff50_0 .net *"_ivl_2", 0 0, L_0x120e7d850;  1 drivers
v0x130e40010_0 .net *"_ivl_3", 0 0, L_0x120e7d930;  1 drivers
v0x130e400b0_0 .net *"_ivl_5", 0 0, L_0x120e7d9e0;  1 drivers
L_0x120e7d7b0 .reduce/or L_0x120e7dbb0;
S_0x130e40140 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e3fa00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e40140
v0x130e40390_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e40390_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e40390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.18 ;
    %load/vec4 v0x130e40390_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.19, 5;
    %load/vec4 v0x130e40390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e40390_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.18;
T_8.19 ;
    %end;
S_0x130e406a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e3f830;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e40870 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e408b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e41120_0 .net "in", 1 0, L_0x120e7d690;  1 drivers
v0x130e411e0_0 .net "out", 0 0, L_0x120e7d560;  alias, 1 drivers
v0x130e41290_0 .net "vld", 0 0, L_0x120e7d250;  alias, 1 drivers
L_0x120e7d330 .part L_0x120e7d690, 1, 1;
L_0x120e7d4c0 .part L_0x120e7d690, 0, 1;
S_0x130e40a80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e406a0;
 .timescale -9 -12;
L_0x120e7d410 .functor NOT 1, L_0x120e7d330, C4<0>, C4<0>, C4<0>;
L_0x120e7d560 .functor AND 1, L_0x120e7d410, L_0x120e7d4c0, C4<1>, C4<1>;
v0x130e40c40_0 .net *"_ivl_2", 0 0, L_0x120e7d330;  1 drivers
v0x130e40d00_0 .net *"_ivl_3", 0 0, L_0x120e7d410;  1 drivers
v0x130e40da0_0 .net *"_ivl_5", 0 0, L_0x120e7d4c0;  1 drivers
L_0x120e7d250 .reduce/or L_0x120e7d690;
S_0x130e40e30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e406a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e40e30
v0x130e41080_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e41080_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e41080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.20 ;
    %load/vec4 v0x130e41080_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.21, 5;
    %load/vec4 v0x130e41080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e41080_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.20;
T_9.21 ;
    %end;
S_0x130e41890 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e3f4b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e41890
v0x130e41ae0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e41ae0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e41ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.22 ;
    %load/vec4 v0x130e41ae0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.23, 5;
    %load/vec4 v0x130e41ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e41ae0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.22;
T_10.23 ;
    %end;
S_0x130e41e00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e3f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e41fd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e42010 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e44530_0 .net "in", 3 0, L_0x120e7d1b0;  1 drivers
v0x130e445f0_0 .net "out", 1 0, L_0x120e7d050;  alias, 1 drivers
v0x130e446a0_0 .net "vld", 0 0, L_0x120e7cda0;  alias, 1 drivers
L_0x120e7c760 .part L_0x120e7d1b0, 0, 2;
L_0x120e7cc80 .part L_0x120e7d1b0, 2, 2;
S_0x130e421e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e41e00;
 .timescale -9 -12;
L_0x120e7cda0 .functor OR 1, L_0x120e7c360, L_0x120e7c880, C4<0>, C4<0>;
L_0x128041600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e43d30_0 .net/2u *"_ivl_4", 0 0, L_0x128041600;  1 drivers
v0x130e43df0_0 .net *"_ivl_6", 1 0, L_0x120e7ce50;  1 drivers
v0x130e43e90_0 .net *"_ivl_8", 1 0, L_0x120e7cf30;  1 drivers
v0x130e43f40_0 .net "out_h", 0 0, L_0x120e7cb50;  1 drivers
v0x130e44000_0 .net "out_l", 0 0, L_0x120e7c630;  1 drivers
v0x130e440d0_0 .net "out_vh", 0 0, L_0x120e7c880;  1 drivers
v0x130e44180_0 .net "out_vl", 0 0, L_0x120e7c360;  1 drivers
L_0x120e7ce50 .concat [ 1 1 0 0], L_0x120e7cb50, L_0x128041600;
L_0x120e7cf30 .concat [ 1 1 0 0], L_0x120e7c630, L_0x120e7c360;
L_0x120e7d050 .functor MUXZ 2, L_0x120e7cf30, L_0x120e7ce50, L_0x120e7c880, C4<>;
S_0x130e423a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e421e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e42090 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e420d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e42dd0_0 .net "in", 1 0, L_0x120e7cc80;  1 drivers
v0x130e42e90_0 .net "out", 0 0, L_0x120e7cb50;  alias, 1 drivers
v0x130e42f40_0 .net "vld", 0 0, L_0x120e7c880;  alias, 1 drivers
L_0x120e7c920 .part L_0x120e7cc80, 1, 1;
L_0x120e7cab0 .part L_0x120e7cc80, 0, 1;
S_0x130e42720 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e423a0;
 .timescale -9 -12;
L_0x120e7ca00 .functor NOT 1, L_0x120e7c920, C4<0>, C4<0>, C4<0>;
L_0x120e7cb50 .functor AND 1, L_0x120e7ca00, L_0x120e7cab0, C4<1>, C4<1>;
v0x130e428f0_0 .net *"_ivl_2", 0 0, L_0x120e7c920;  1 drivers
v0x130e429b0_0 .net *"_ivl_3", 0 0, L_0x120e7ca00;  1 drivers
v0x130e42a50_0 .net *"_ivl_5", 0 0, L_0x120e7cab0;  1 drivers
L_0x120e7c880 .reduce/or L_0x120e7cc80;
S_0x130e42ae0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e423a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e42ae0
v0x130e42d30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e42d30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e42d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.24 ;
    %load/vec4 v0x130e42d30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x130e42d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e42d30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.24;
T_11.25 ;
    %end;
S_0x130e43040 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e421e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e43210 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e43250 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e43ac0_0 .net "in", 1 0, L_0x120e7c760;  1 drivers
v0x130e43b80_0 .net "out", 0 0, L_0x120e7c630;  alias, 1 drivers
v0x130e43c30_0 .net "vld", 0 0, L_0x120e7c360;  alias, 1 drivers
L_0x120e7c400 .part L_0x120e7c760, 1, 1;
L_0x120e7c590 .part L_0x120e7c760, 0, 1;
S_0x130e43420 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e43040;
 .timescale -9 -12;
L_0x120e7c4e0 .functor NOT 1, L_0x120e7c400, C4<0>, C4<0>, C4<0>;
L_0x120e7c630 .functor AND 1, L_0x120e7c4e0, L_0x120e7c590, C4<1>, C4<1>;
v0x130e435e0_0 .net *"_ivl_2", 0 0, L_0x120e7c400;  1 drivers
v0x130e436a0_0 .net *"_ivl_3", 0 0, L_0x120e7c4e0;  1 drivers
v0x130e43740_0 .net *"_ivl_5", 0 0, L_0x120e7c590;  1 drivers
L_0x120e7c360 .reduce/or L_0x120e7c760;
S_0x130e437d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e43040;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e437d0
v0x130e43a20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e43a20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e43a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.26 ;
    %load/vec4 v0x130e43a20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.27, 5;
    %load/vec4 v0x130e43a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e43a20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.26;
T_12.27 ;
    %end;
S_0x130e44230 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e41e00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e44230
v0x130e44480_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e44480_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e44480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.28 ;
    %load/vec4 v0x130e44480_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.29, 5;
    %load/vec4 v0x130e44480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e44480_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.28;
T_13.29 ;
    %end;
S_0x130e44ca0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e3ef10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e44ca0
v0x130e44ef0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e44ef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e44ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.30 ;
    %load/vec4 v0x130e44ef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.31, 5;
    %load/vec4 v0x130e44ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e44ef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.30;
T_14.31 ;
    %end;
S_0x130e45710 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e38710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e45710
v0x130e45960_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x130e45960_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e45960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.32 ;
    %load/vec4 v0x130e45960_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.33, 5;
    %load/vec4 v0x130e45960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e45960_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.32;
T_15.33 ;
    %end;
S_0x130e45c80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e38540;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e45e50 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130e45e90 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x130e52fd0_0 .net "in", 15 0, L_0x120e7c240;  1 drivers
v0x130e53090_0 .net "out", 3 0, L_0x120e7c0e0;  alias, 1 drivers
v0x130e53140_0 .net "vld", 0 0, L_0x120e7be30;  alias, 1 drivers
L_0x120e79a00 .part L_0x120e7c240, 0, 8;
L_0x120e7bd50 .part L_0x120e7c240, 8, 8;
S_0x130e46060 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e45c80;
 .timescale -9 -12;
L_0x120e7be30 .functor OR 1, L_0x120e795f0, L_0x120e7b940, C4<0>, C4<0>;
L_0x1280415b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e527d0_0 .net/2u *"_ivl_4", 0 0, L_0x1280415b8;  1 drivers
v0x130e52890_0 .net *"_ivl_6", 3 0, L_0x120e7bee0;  1 drivers
v0x130e52930_0 .net *"_ivl_8", 3 0, L_0x120e7bfc0;  1 drivers
v0x130e529e0_0 .net "out_h", 2 0, L_0x120e7bbf0;  1 drivers
v0x130e52aa0_0 .net "out_l", 2 0, L_0x120e798a0;  1 drivers
v0x130e52b70_0 .net "out_vh", 0 0, L_0x120e7b940;  1 drivers
v0x130e52c20_0 .net "out_vl", 0 0, L_0x120e795f0;  1 drivers
L_0x120e7bee0 .concat [ 3 1 0 0], L_0x120e7bbf0, L_0x1280415b8;
L_0x120e7bfc0 .concat [ 3 1 0 0], L_0x120e798a0, L_0x120e795f0;
L_0x120e7c0e0 .functor MUXZ 4, L_0x120e7bfc0, L_0x120e7bee0, L_0x120e7b940, C4<>;
S_0x130e46220 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e46060;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e45f10 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e45f50 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e4c260_0 .net "in", 7 0, L_0x120e7bd50;  1 drivers
v0x130e4c320_0 .net "out", 2 0, L_0x120e7bbf0;  alias, 1 drivers
v0x130e4c3d0_0 .net "vld", 0 0, L_0x120e7b940;  alias, 1 drivers
L_0x120e7a930 .part L_0x120e7bd50, 0, 4;
L_0x120e7b860 .part L_0x120e7bd50, 4, 4;
S_0x130e465a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e46220;
 .timescale -9 -12;
L_0x120e7b940 .functor OR 1, L_0x120e7a520, L_0x120e7b450, C4<0>, C4<0>;
L_0x128041570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e4ba60_0 .net/2u *"_ivl_4", 0 0, L_0x128041570;  1 drivers
v0x130e4bb20_0 .net *"_ivl_6", 2 0, L_0x120e7b9f0;  1 drivers
v0x130e4bbc0_0 .net *"_ivl_8", 2 0, L_0x120e7bad0;  1 drivers
v0x130e4bc70_0 .net "out_h", 1 0, L_0x120e7b700;  1 drivers
v0x130e4bd30_0 .net "out_l", 1 0, L_0x120e7a7d0;  1 drivers
v0x130e4be00_0 .net "out_vh", 0 0, L_0x120e7b450;  1 drivers
v0x130e4beb0_0 .net "out_vl", 0 0, L_0x120e7a520;  1 drivers
L_0x120e7b9f0 .concat [ 2 1 0 0], L_0x120e7b700, L_0x128041570;
L_0x120e7bad0 .concat [ 2 1 0 0], L_0x120e7a7d0, L_0x120e7a520;
L_0x120e7bbf0 .functor MUXZ 3, L_0x120e7bad0, L_0x120e7b9f0, L_0x120e7b450, C4<>;
S_0x130e46770 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e465a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e46430 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e46470 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e48e50_0 .net "in", 3 0, L_0x120e7b860;  1 drivers
v0x130e48f10_0 .net "out", 1 0, L_0x120e7b700;  alias, 1 drivers
v0x130e48fc0_0 .net "vld", 0 0, L_0x120e7b450;  alias, 1 drivers
L_0x120e7ae10 .part L_0x120e7b860, 0, 2;
L_0x120e7b330 .part L_0x120e7b860, 2, 2;
S_0x130e46af0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e46770;
 .timescale -9 -12;
L_0x120e7b450 .functor OR 1, L_0x120e7a9d0, L_0x120e7af30, C4<0>, C4<0>;
L_0x128041528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e48650_0 .net/2u *"_ivl_4", 0 0, L_0x128041528;  1 drivers
v0x130e48710_0 .net *"_ivl_6", 1 0, L_0x120e7b500;  1 drivers
v0x130e487b0_0 .net *"_ivl_8", 1 0, L_0x120e7b5e0;  1 drivers
v0x130e48860_0 .net "out_h", 0 0, L_0x120e7b200;  1 drivers
v0x130e48920_0 .net "out_l", 0 0, L_0x120e7ace0;  1 drivers
v0x130e489f0_0 .net "out_vh", 0 0, L_0x120e7af30;  1 drivers
v0x130e48aa0_0 .net "out_vl", 0 0, L_0x120e7a9d0;  1 drivers
L_0x120e7b500 .concat [ 1 1 0 0], L_0x120e7b200, L_0x128041528;
L_0x120e7b5e0 .concat [ 1 1 0 0], L_0x120e7ace0, L_0x120e7a9d0;
L_0x120e7b700 .functor MUXZ 2, L_0x120e7b5e0, L_0x120e7b500, L_0x120e7af30, C4<>;
S_0x130e46cc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e46af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e46980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e469c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e476f0_0 .net "in", 1 0, L_0x120e7b330;  1 drivers
v0x130e477b0_0 .net "out", 0 0, L_0x120e7b200;  alias, 1 drivers
v0x130e47860_0 .net "vld", 0 0, L_0x120e7af30;  alias, 1 drivers
L_0x120e7afd0 .part L_0x120e7b330, 1, 1;
L_0x120e7b160 .part L_0x120e7b330, 0, 1;
S_0x130e47040 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e46cc0;
 .timescale -9 -12;
L_0x120e7b0b0 .functor NOT 1, L_0x120e7afd0, C4<0>, C4<0>, C4<0>;
L_0x120e7b200 .functor AND 1, L_0x120e7b0b0, L_0x120e7b160, C4<1>, C4<1>;
v0x130e47210_0 .net *"_ivl_2", 0 0, L_0x120e7afd0;  1 drivers
v0x130e472d0_0 .net *"_ivl_3", 0 0, L_0x120e7b0b0;  1 drivers
v0x130e47370_0 .net *"_ivl_5", 0 0, L_0x120e7b160;  1 drivers
L_0x120e7af30 .reduce/or L_0x120e7b330;
S_0x130e47400 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e46cc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e47400
v0x130e47650_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e47650_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e47650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.34 ;
    %load/vec4 v0x130e47650_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.35, 5;
    %load/vec4 v0x130e47650_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e47650_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.34;
T_16.35 ;
    %end;
S_0x130e47960 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e46af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e47b30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e47b70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e483e0_0 .net "in", 1 0, L_0x120e7ae10;  1 drivers
v0x130e484a0_0 .net "out", 0 0, L_0x120e7ace0;  alias, 1 drivers
v0x130e48550_0 .net "vld", 0 0, L_0x120e7a9d0;  alias, 1 drivers
L_0x120e7aab0 .part L_0x120e7ae10, 1, 1;
L_0x120e7ac40 .part L_0x120e7ae10, 0, 1;
S_0x130e47d40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e47960;
 .timescale -9 -12;
L_0x120e7ab90 .functor NOT 1, L_0x120e7aab0, C4<0>, C4<0>, C4<0>;
L_0x120e7ace0 .functor AND 1, L_0x120e7ab90, L_0x120e7ac40, C4<1>, C4<1>;
v0x130e47f00_0 .net *"_ivl_2", 0 0, L_0x120e7aab0;  1 drivers
v0x130e47fc0_0 .net *"_ivl_3", 0 0, L_0x120e7ab90;  1 drivers
v0x130e48060_0 .net *"_ivl_5", 0 0, L_0x120e7ac40;  1 drivers
L_0x120e7a9d0 .reduce/or L_0x120e7ae10;
S_0x130e480f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e47960;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e480f0
v0x130e48340_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e48340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e48340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.36 ;
    %load/vec4 v0x130e48340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.37, 5;
    %load/vec4 v0x130e48340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e48340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.36;
T_17.37 ;
    %end;
S_0x130e48b50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e46770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e48b50
v0x130e48da0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e48da0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e48da0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.38 ;
    %load/vec4 v0x130e48da0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.39, 5;
    %load/vec4 v0x130e48da0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e48da0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.38;
T_18.39 ;
    %end;
S_0x130e490c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e465a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e49290 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e492d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e4b7f0_0 .net "in", 3 0, L_0x120e7a930;  1 drivers
v0x130e4b8b0_0 .net "out", 1 0, L_0x120e7a7d0;  alias, 1 drivers
v0x130e4b960_0 .net "vld", 0 0, L_0x120e7a520;  alias, 1 drivers
L_0x120e79ee0 .part L_0x120e7a930, 0, 2;
L_0x120e7a400 .part L_0x120e7a930, 2, 2;
S_0x130e494a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e490c0;
 .timescale -9 -12;
L_0x120e7a520 .functor OR 1, L_0x120e79aa0, L_0x120e7a000, C4<0>, C4<0>;
L_0x1280414e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e4aff0_0 .net/2u *"_ivl_4", 0 0, L_0x1280414e0;  1 drivers
v0x130e4b0b0_0 .net *"_ivl_6", 1 0, L_0x120e7a5d0;  1 drivers
v0x130e4b150_0 .net *"_ivl_8", 1 0, L_0x120e7a6b0;  1 drivers
v0x130e4b200_0 .net "out_h", 0 0, L_0x120e7a2d0;  1 drivers
v0x130e4b2c0_0 .net "out_l", 0 0, L_0x120e79db0;  1 drivers
v0x130e4b390_0 .net "out_vh", 0 0, L_0x120e7a000;  1 drivers
v0x130e4b440_0 .net "out_vl", 0 0, L_0x120e79aa0;  1 drivers
L_0x120e7a5d0 .concat [ 1 1 0 0], L_0x120e7a2d0, L_0x1280414e0;
L_0x120e7a6b0 .concat [ 1 1 0 0], L_0x120e79db0, L_0x120e79aa0;
L_0x120e7a7d0 .functor MUXZ 2, L_0x120e7a6b0, L_0x120e7a5d0, L_0x120e7a000, C4<>;
S_0x130e49660 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e494a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e49350 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e49390 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e4a090_0 .net "in", 1 0, L_0x120e7a400;  1 drivers
v0x130e4a150_0 .net "out", 0 0, L_0x120e7a2d0;  alias, 1 drivers
v0x130e4a200_0 .net "vld", 0 0, L_0x120e7a000;  alias, 1 drivers
L_0x120e7a0a0 .part L_0x120e7a400, 1, 1;
L_0x120e7a230 .part L_0x120e7a400, 0, 1;
S_0x130e499e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e49660;
 .timescale -9 -12;
L_0x120e7a180 .functor NOT 1, L_0x120e7a0a0, C4<0>, C4<0>, C4<0>;
L_0x120e7a2d0 .functor AND 1, L_0x120e7a180, L_0x120e7a230, C4<1>, C4<1>;
v0x130e49bb0_0 .net *"_ivl_2", 0 0, L_0x120e7a0a0;  1 drivers
v0x130e49c70_0 .net *"_ivl_3", 0 0, L_0x120e7a180;  1 drivers
v0x130e49d10_0 .net *"_ivl_5", 0 0, L_0x120e7a230;  1 drivers
L_0x120e7a000 .reduce/or L_0x120e7a400;
S_0x130e49da0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e49660;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e49da0
v0x130e49ff0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e49ff0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e49ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.40 ;
    %load/vec4 v0x130e49ff0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.41, 5;
    %load/vec4 v0x130e49ff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e49ff0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.40;
T_19.41 ;
    %end;
S_0x130e4a300 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e494a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e4a4d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e4a510 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e4ad80_0 .net "in", 1 0, L_0x120e79ee0;  1 drivers
v0x130e4ae40_0 .net "out", 0 0, L_0x120e79db0;  alias, 1 drivers
v0x130e4aef0_0 .net "vld", 0 0, L_0x120e79aa0;  alias, 1 drivers
L_0x120e79b80 .part L_0x120e79ee0, 1, 1;
L_0x120e79d10 .part L_0x120e79ee0, 0, 1;
S_0x130e4a6e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e4a300;
 .timescale -9 -12;
L_0x120e79c60 .functor NOT 1, L_0x120e79b80, C4<0>, C4<0>, C4<0>;
L_0x120e79db0 .functor AND 1, L_0x120e79c60, L_0x120e79d10, C4<1>, C4<1>;
v0x130e4a8a0_0 .net *"_ivl_2", 0 0, L_0x120e79b80;  1 drivers
v0x130e4a960_0 .net *"_ivl_3", 0 0, L_0x120e79c60;  1 drivers
v0x130e4aa00_0 .net *"_ivl_5", 0 0, L_0x120e79d10;  1 drivers
L_0x120e79aa0 .reduce/or L_0x120e79ee0;
S_0x130e4aa90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e4a300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e4aa90
v0x130e4ace0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e4ace0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e4ace0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.42 ;
    %load/vec4 v0x130e4ace0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.43, 5;
    %load/vec4 v0x130e4ace0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e4ace0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.42;
T_20.43 ;
    %end;
S_0x130e4b4f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e490c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e4b4f0
v0x130e4b740_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e4b740_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e4b740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.44 ;
    %load/vec4 v0x130e4b740_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.45, 5;
    %load/vec4 v0x130e4b740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e4b740_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.44;
T_21.45 ;
    %end;
S_0x130e4bf60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e46220;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e4bf60
v0x130e4c1b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e4c1b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e4c1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.46 ;
    %load/vec4 v0x130e4c1b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.47, 5;
    %load/vec4 v0x130e4c1b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e4c1b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.46;
T_22.47 ;
    %end;
S_0x130e4c4d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e46060;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e4c6a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e4c6e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e52560_0 .net "in", 7 0, L_0x120e79a00;  1 drivers
v0x130e52620_0 .net "out", 2 0, L_0x120e798a0;  alias, 1 drivers
v0x130e526d0_0 .net "vld", 0 0, L_0x120e795f0;  alias, 1 drivers
L_0x120e785e0 .part L_0x120e79a00, 0, 4;
L_0x120e79510 .part L_0x120e79a00, 4, 4;
S_0x130e4c8b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e4c4d0;
 .timescale -9 -12;
L_0x120e795f0 .functor OR 1, L_0x120e781d0, L_0x120e79100, C4<0>, C4<0>;
L_0x128041498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e51d60_0 .net/2u *"_ivl_4", 0 0, L_0x128041498;  1 drivers
v0x130e51e20_0 .net *"_ivl_6", 2 0, L_0x120e796a0;  1 drivers
v0x130e51ec0_0 .net *"_ivl_8", 2 0, L_0x120e79780;  1 drivers
v0x130e51f70_0 .net "out_h", 1 0, L_0x120e793b0;  1 drivers
v0x130e52030_0 .net "out_l", 1 0, L_0x120e78480;  1 drivers
v0x130e52100_0 .net "out_vh", 0 0, L_0x120e79100;  1 drivers
v0x130e521b0_0 .net "out_vl", 0 0, L_0x120e781d0;  1 drivers
L_0x120e796a0 .concat [ 2 1 0 0], L_0x120e793b0, L_0x128041498;
L_0x120e79780 .concat [ 2 1 0 0], L_0x120e78480, L_0x120e781d0;
L_0x120e798a0 .functor MUXZ 3, L_0x120e79780, L_0x120e796a0, L_0x120e79100, C4<>;
S_0x130e4ca70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e4c8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e4c760 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e4c7a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e4f150_0 .net "in", 3 0, L_0x120e79510;  1 drivers
v0x130e4f210_0 .net "out", 1 0, L_0x120e793b0;  alias, 1 drivers
v0x130e4f2c0_0 .net "vld", 0 0, L_0x120e79100;  alias, 1 drivers
L_0x120e78ac0 .part L_0x120e79510, 0, 2;
L_0x120e78fe0 .part L_0x120e79510, 2, 2;
S_0x130e4cdf0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e4ca70;
 .timescale -9 -12;
L_0x120e79100 .functor OR 1, L_0x120e78680, L_0x120e78be0, C4<0>, C4<0>;
L_0x128041450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e4e950_0 .net/2u *"_ivl_4", 0 0, L_0x128041450;  1 drivers
v0x130e4ea10_0 .net *"_ivl_6", 1 0, L_0x120e791b0;  1 drivers
v0x130e4eab0_0 .net *"_ivl_8", 1 0, L_0x120e79290;  1 drivers
v0x130e4eb60_0 .net "out_h", 0 0, L_0x120e78eb0;  1 drivers
v0x130e4ec20_0 .net "out_l", 0 0, L_0x120e78990;  1 drivers
v0x130e4ecf0_0 .net "out_vh", 0 0, L_0x120e78be0;  1 drivers
v0x130e4eda0_0 .net "out_vl", 0 0, L_0x120e78680;  1 drivers
L_0x120e791b0 .concat [ 1 1 0 0], L_0x120e78eb0, L_0x128041450;
L_0x120e79290 .concat [ 1 1 0 0], L_0x120e78990, L_0x120e78680;
L_0x120e793b0 .functor MUXZ 2, L_0x120e79290, L_0x120e791b0, L_0x120e78be0, C4<>;
S_0x130e4cfc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e4cdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e4cc80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e4ccc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e4d9f0_0 .net "in", 1 0, L_0x120e78fe0;  1 drivers
v0x130e4dab0_0 .net "out", 0 0, L_0x120e78eb0;  alias, 1 drivers
v0x130e4db60_0 .net "vld", 0 0, L_0x120e78be0;  alias, 1 drivers
L_0x120e78c80 .part L_0x120e78fe0, 1, 1;
L_0x120e78e10 .part L_0x120e78fe0, 0, 1;
S_0x130e4d340 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e4cfc0;
 .timescale -9 -12;
L_0x120e78d60 .functor NOT 1, L_0x120e78c80, C4<0>, C4<0>, C4<0>;
L_0x120e78eb0 .functor AND 1, L_0x120e78d60, L_0x120e78e10, C4<1>, C4<1>;
v0x130e4d510_0 .net *"_ivl_2", 0 0, L_0x120e78c80;  1 drivers
v0x130e4d5d0_0 .net *"_ivl_3", 0 0, L_0x120e78d60;  1 drivers
v0x130e4d670_0 .net *"_ivl_5", 0 0, L_0x120e78e10;  1 drivers
L_0x120e78be0 .reduce/or L_0x120e78fe0;
S_0x130e4d700 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e4cfc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e4d700
v0x130e4d950_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e4d950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e4d950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.48 ;
    %load/vec4 v0x130e4d950_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.49, 5;
    %load/vec4 v0x130e4d950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e4d950_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.48;
T_23.49 ;
    %end;
S_0x130e4dc60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e4cdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e4de30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e4de70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e4e6e0_0 .net "in", 1 0, L_0x120e78ac0;  1 drivers
v0x130e4e7a0_0 .net "out", 0 0, L_0x120e78990;  alias, 1 drivers
v0x130e4e850_0 .net "vld", 0 0, L_0x120e78680;  alias, 1 drivers
L_0x120e78760 .part L_0x120e78ac0, 1, 1;
L_0x120e788f0 .part L_0x120e78ac0, 0, 1;
S_0x130e4e040 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e4dc60;
 .timescale -9 -12;
L_0x120e78840 .functor NOT 1, L_0x120e78760, C4<0>, C4<0>, C4<0>;
L_0x120e78990 .functor AND 1, L_0x120e78840, L_0x120e788f0, C4<1>, C4<1>;
v0x130e4e200_0 .net *"_ivl_2", 0 0, L_0x120e78760;  1 drivers
v0x130e4e2c0_0 .net *"_ivl_3", 0 0, L_0x120e78840;  1 drivers
v0x130e4e360_0 .net *"_ivl_5", 0 0, L_0x120e788f0;  1 drivers
L_0x120e78680 .reduce/or L_0x120e78ac0;
S_0x130e4e3f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e4dc60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e4e3f0
v0x130e4e640_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e4e640_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e4e640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.50 ;
    %load/vec4 v0x130e4e640_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.51, 5;
    %load/vec4 v0x130e4e640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e4e640_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.50;
T_24.51 ;
    %end;
S_0x130e4ee50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e4ca70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e4ee50
v0x130e4f0a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e4f0a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e4f0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.52 ;
    %load/vec4 v0x130e4f0a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.53, 5;
    %load/vec4 v0x130e4f0a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e4f0a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.52;
T_25.53 ;
    %end;
S_0x130e4f3c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e4c8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e4f590 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e4f5d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e51af0_0 .net "in", 3 0, L_0x120e785e0;  1 drivers
v0x130e51bb0_0 .net "out", 1 0, L_0x120e78480;  alias, 1 drivers
v0x130e51c60_0 .net "vld", 0 0, L_0x120e781d0;  alias, 1 drivers
L_0x120e77b90 .part L_0x120e785e0, 0, 2;
L_0x120e780b0 .part L_0x120e785e0, 2, 2;
S_0x130e4f7a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e4f3c0;
 .timescale -9 -12;
L_0x120e781d0 .functor OR 1, L_0x120e77520, L_0x120e77cb0, C4<0>, C4<0>;
L_0x128041408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e512f0_0 .net/2u *"_ivl_4", 0 0, L_0x128041408;  1 drivers
v0x130e513b0_0 .net *"_ivl_6", 1 0, L_0x120e78280;  1 drivers
v0x130e51450_0 .net *"_ivl_8", 1 0, L_0x120e78360;  1 drivers
v0x130e51500_0 .net "out_h", 0 0, L_0x120e77f80;  1 drivers
v0x130e515c0_0 .net "out_l", 0 0, L_0x120e77a60;  1 drivers
v0x130e51690_0 .net "out_vh", 0 0, L_0x120e77cb0;  1 drivers
v0x130e51740_0 .net "out_vl", 0 0, L_0x120e77520;  1 drivers
L_0x120e78280 .concat [ 1 1 0 0], L_0x120e77f80, L_0x128041408;
L_0x120e78360 .concat [ 1 1 0 0], L_0x120e77a60, L_0x120e77520;
L_0x120e78480 .functor MUXZ 2, L_0x120e78360, L_0x120e78280, L_0x120e77cb0, C4<>;
S_0x130e4f960 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e4f7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e4f650 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e4f690 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e50390_0 .net "in", 1 0, L_0x120e780b0;  1 drivers
v0x130e50450_0 .net "out", 0 0, L_0x120e77f80;  alias, 1 drivers
v0x130e50500_0 .net "vld", 0 0, L_0x120e77cb0;  alias, 1 drivers
L_0x120e77d50 .part L_0x120e780b0, 1, 1;
L_0x120e77ee0 .part L_0x120e780b0, 0, 1;
S_0x130e4fce0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e4f960;
 .timescale -9 -12;
L_0x120e77e30 .functor NOT 1, L_0x120e77d50, C4<0>, C4<0>, C4<0>;
L_0x120e77f80 .functor AND 1, L_0x120e77e30, L_0x120e77ee0, C4<1>, C4<1>;
v0x130e4feb0_0 .net *"_ivl_2", 0 0, L_0x120e77d50;  1 drivers
v0x130e4ff70_0 .net *"_ivl_3", 0 0, L_0x120e77e30;  1 drivers
v0x130e50010_0 .net *"_ivl_5", 0 0, L_0x120e77ee0;  1 drivers
L_0x120e77cb0 .reduce/or L_0x120e780b0;
S_0x130e500a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e4f960;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e500a0
v0x130e502f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e502f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e502f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.54 ;
    %load/vec4 v0x130e502f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.55, 5;
    %load/vec4 v0x130e502f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e502f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.54;
T_26.55 ;
    %end;
S_0x130e50600 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e4f7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e507d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e50810 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e51080_0 .net "in", 1 0, L_0x120e77b90;  1 drivers
v0x130e51140_0 .net "out", 0 0, L_0x120e77a60;  alias, 1 drivers
v0x130e511f0_0 .net "vld", 0 0, L_0x120e77520;  alias, 1 drivers
L_0x120e77870 .part L_0x120e77b90, 1, 1;
L_0x120e779c0 .part L_0x120e77b90, 0, 1;
S_0x130e509e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e50600;
 .timescale -9 -12;
L_0x120e77910 .functor NOT 1, L_0x120e77870, C4<0>, C4<0>, C4<0>;
L_0x120e77a60 .functor AND 1, L_0x120e77910, L_0x120e779c0, C4<1>, C4<1>;
v0x130e50ba0_0 .net *"_ivl_2", 0 0, L_0x120e77870;  1 drivers
v0x130e50c60_0 .net *"_ivl_3", 0 0, L_0x120e77910;  1 drivers
v0x130e50d00_0 .net *"_ivl_5", 0 0, L_0x120e779c0;  1 drivers
L_0x120e77520 .reduce/or L_0x120e77b90;
S_0x130e50d90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e50600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e50d90
v0x130e50fe0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e50fe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e50fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.56 ;
    %load/vec4 v0x130e50fe0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.57, 5;
    %load/vec4 v0x130e50fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e50fe0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.56;
T_27.57 ;
    %end;
S_0x130e517f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e4f3c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e517f0
v0x130e51a40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e51a40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e51a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.58 ;
    %load/vec4 v0x130e51a40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.59, 5;
    %load/vec4 v0x130e51a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e51a40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.58;
T_28.59 ;
    %end;
S_0x130e52260 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e4c4d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e52260
v0x130e524b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e524b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e524b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.60 ;
    %load/vec4 v0x130e524b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.61, 5;
    %load/vec4 v0x130e524b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e524b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.60;
T_29.61 ;
    %end;
S_0x130e52cd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e45c80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e52cd0
v0x130e52f20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x130e52f20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e52f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.62 ;
    %load/vec4 v0x130e52f20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.63, 5;
    %load/vec4 v0x130e52f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e52f20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.62;
T_30.63 ;
    %end;
S_0x130e53740 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e381c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e53740
v0x130e53990_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.log2 ;
    %load/vec4 v0x130e53990_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e53990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.64 ;
    %load/vec4 v0x130e53990_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.65, 5;
    %load/vec4 v0x130e53990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e53990_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.64;
T_31.65 ;
    %end;
S_0x130e53cb0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x130e37e20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e53cb0
v0x130e53f10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.log2 ;
    %load/vec4 v0x130e53f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e53f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.66 ;
    %load/vec4 v0x130e53f10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.67, 5;
    %load/vec4 v0x130e53f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e53f10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.66;
T_32.67 ;
    %end;
S_0x130e54220 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x130e31130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e54220
v0x130e54490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.log2 ;
    %load/vec4 v0x130e54490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e54490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.68 ;
    %load/vec4 v0x130e54490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.69, 5;
    %load/vec4 v0x130e54490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e54490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.68;
T_33.69 ;
    %end;
S_0x130e54540 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x130e37720 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1280419f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e54dd0_0 .net/2u *"_ivl_0", 0 0, L_0x1280419f0;  1 drivers
L_0x128041a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e54e90_0 .net/2u *"_ivl_4", 0 0, L_0x128041a38;  1 drivers
v0x130e54f30_0 .net "a", 7 0, L_0x120e83020;  1 drivers
v0x130e54fe0_0 .net "ain", 8 0, L_0x120e82c60;  1 drivers
v0x130e550a0_0 .net "b", 7 0, L_0x120e82ae0;  1 drivers
v0x130e55180_0 .net "bin", 8 0, L_0x120e82d80;  1 drivers
v0x130e55220_0 .net "c", 8 0, L_0x120e82ea0;  alias, 1 drivers
L_0x120e82c60 .concat [ 8 1 0 0], L_0x120e83020, L_0x1280419f0;
L_0x120e82d80 .concat [ 8 1 0 0], L_0x120e82ae0, L_0x128041a38;
S_0x130e548f0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x130e54540;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x130e54ac0 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x130e547c0_0 .net "a", 8 0, L_0x120e82c60;  alias, 1 drivers
v0x130e54c10_0 .net "b", 8 0, L_0x120e82d80;  alias, 1 drivers
v0x130e54cc0_0 .net "c", 8 0, L_0x120e82ea0;  alias, 1 drivers
L_0x120e82ea0 .arith/sub 9, L_0x120e82c60, L_0x120e82d80;
S_0x130e55310 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x130e554d0 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x128040ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e55640_0 .net/2u *"_ivl_0", 0 0, L_0x128040ef8;  1 drivers
v0x130e55700_0 .net *"_ivl_11", 5 0, L_0x120e746f0;  1 drivers
v0x130e557a0_0 .net *"_ivl_2", 5 0, L_0x120e74530;  1 drivers
L_0x128040f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e55830_0 .net/2u *"_ivl_4", 0 0, L_0x128040f40;  1 drivers
v0x130e558c0_0 .net *"_ivl_6", 5 0, L_0x120e745d0;  1 drivers
L_0x128040f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x130e55990_0 .net *"_ivl_8", 5 0, L_0x128040f88;  1 drivers
v0x130e55a40_0 .net "rc", 0 0, L_0x120e73bd0;  alias, 1 drivers
v0x130e55ae0_0 .net "regime", 4 0, L_0x120e73dc0;  alias, 1 drivers
v0x130e55b90_0 .net "regime_N", 5 0, L_0x120e747f0;  alias, 1 drivers
L_0x120e74530 .concat [ 5 1 0 0], L_0x120e73dc0, L_0x128040ef8;
L_0x120e745d0 .concat [ 5 1 0 0], L_0x120e73dc0, L_0x128040f40;
L_0x120e746f0 .arith/sub 6, L_0x128040f88, L_0x120e745d0;
L_0x120e747f0 .functor MUXZ 6, L_0x120e746f0, L_0x120e74530, L_0x120e73bd0, C4<>;
S_0x130e55cf0 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x130e55950 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x128040fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e55fe0_0 .net/2u *"_ivl_0", 0 0, L_0x128040fd0;  1 drivers
v0x130e560a0_0 .net *"_ivl_11", 5 0, L_0x120e74b50;  1 drivers
v0x130e56140_0 .net *"_ivl_2", 5 0, L_0x120e74950;  1 drivers
L_0x128041018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e561d0_0 .net/2u *"_ivl_4", 0 0, L_0x128041018;  1 drivers
v0x130e56260_0 .net *"_ivl_6", 5 0, L_0x120e74a30;  1 drivers
L_0x128041060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x130e56330_0 .net *"_ivl_8", 5 0, L_0x128041060;  1 drivers
v0x130e563e0_0 .net "rc", 0 0, L_0x120e73920;  alias, 1 drivers
v0x130e56480_0 .net "regime", 4 0, L_0x120e73c70;  alias, 1 drivers
v0x130e56530_0 .net "regime_N", 5 0, L_0x120e74c90;  alias, 1 drivers
L_0x120e74950 .concat [ 5 1 0 0], L_0x120e73c70, L_0x128040fd0;
L_0x120e74a30 .concat [ 5 1 0 0], L_0x120e73c70, L_0x128041018;
L_0x120e74b50 .arith/sub 6, L_0x128041060, L_0x120e74a30;
L_0x120e74c90 .functor MUXZ 6, L_0x120e74b50, L_0x120e74950, L_0x120e73920, C4<>;
S_0x130e56690 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x130e562f0 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x130e56890_0 .net *"_ivl_0", 8 0, L_0x120e82b80;  1 drivers
L_0x128041ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130e569d0_0 .net *"_ivl_3", 7 0, L_0x128041ac8;  1 drivers
v0x130e56a80_0 .net "a", 8 0, L_0x120e82ea0;  alias, 1 drivers
v0x130e56b70_0 .net "c", 8 0, L_0x120e832d0;  alias, 1 drivers
v0x130e56c20_0 .net "mant_ovf", 0 0, L_0x120e83450;  1 drivers
L_0x120e82b80 .concat [ 1 8 0 0], L_0x120e83450, L_0x128041ac8;
L_0x120e832d0 .arith/sum 9, L_0x120e82ea0, L_0x120e82b80;
S_0x130e56d10 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x130e56ed0 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x130e58ab0_0 .net "a", 31 0, L_0x120e59650;  alias, 1 drivers
v0x130e58ba0_0 .net "b", 31 0, L_0x120e769d0;  alias, 1 drivers
v0x130e58c30_0 .net "c", 32 0, L_0x120e770c0;  alias, 1 drivers
v0x130e58cc0_0 .net "c_add", 32 0, L_0x120e76cc0;  1 drivers
v0x130e58da0_0 .net "c_sub", 32 0, L_0x120e76fc0;  1 drivers
v0x130e58eb0_0 .net "op", 0 0, L_0x120e73a20;  alias, 1 drivers
L_0x120e770c0 .functor MUXZ 33, L_0x120e76fc0, L_0x120e76cc0, L_0x120e73a20, C4<>;
S_0x130e57050 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x130e56d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130e57220 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x1280412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e57810_0 .net/2u *"_ivl_0", 0 0, L_0x1280412e8;  1 drivers
L_0x128041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e578d0_0 .net/2u *"_ivl_4", 0 0, L_0x128041330;  1 drivers
v0x130e57970_0 .net "a", 31 0, L_0x120e59650;  alias, 1 drivers
v0x130e57a20_0 .net "ain", 32 0, L_0x120e76a80;  1 drivers
v0x130e57ae0_0 .net "b", 31 0, L_0x120e769d0;  alias, 1 drivers
v0x130e57bb0_0 .net "bin", 32 0, L_0x120e76ba0;  1 drivers
v0x130e57c60_0 .net "c", 32 0, L_0x120e76cc0;  alias, 1 drivers
L_0x120e76a80 .concat [ 32 1 0 0], L_0x120e59650, L_0x1280412e8;
L_0x120e76ba0 .concat [ 32 1 0 0], L_0x120e769d0, L_0x128041330;
S_0x130e57330 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x130e57050;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130e57500 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x130e57610_0 .net "a", 32 0, L_0x120e76a80;  alias, 1 drivers
v0x130e576d0_0 .net "b", 32 0, L_0x120e76ba0;  alias, 1 drivers
v0x130e57770_0 .net "c", 32 0, L_0x120e76cc0;  alias, 1 drivers
L_0x120e76cc0 .arith/sum 33, L_0x120e76a80, L_0x120e76ba0;
S_0x130e57d50 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x130e56d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130e57f20 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x128041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e58560_0 .net/2u *"_ivl_0", 0 0, L_0x128041378;  1 drivers
L_0x1280413c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e58620_0 .net/2u *"_ivl_4", 0 0, L_0x1280413c0;  1 drivers
v0x130e586c0_0 .net "a", 31 0, L_0x120e59650;  alias, 1 drivers
v0x130e58790_0 .net "ain", 32 0, L_0x120e76dc0;  1 drivers
v0x130e58840_0 .net "b", 31 0, L_0x120e769d0;  alias, 1 drivers
v0x130e58950_0 .net "bin", 32 0, L_0x120e76ea0;  1 drivers
v0x130e589e0_0 .net "c", 32 0, L_0x120e76fc0;  alias, 1 drivers
L_0x120e76dc0 .concat [ 32 1 0 0], L_0x120e59650, L_0x128041378;
L_0x120e76ea0 .concat [ 32 1 0 0], L_0x120e769d0, L_0x1280413c0;
S_0x130e58090 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x130e57d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130e58250 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x130e58360_0 .net "a", 32 0, L_0x120e76dc0;  alias, 1 drivers
v0x130e58420_0 .net "b", 32 0, L_0x120e76ea0;  alias, 1 drivers
v0x130e584c0_0 .net "c", 32 0, L_0x120e76fc0;  alias, 1 drivers
L_0x120e76fc0 .arith/sub 33, L_0x120e76dc0, L_0x120e76ea0;
S_0x130e58f60 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130e59120 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x128041d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e59770_0 .net/2u *"_ivl_0", 0 0, L_0x128041d98;  1 drivers
L_0x128041de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e59830_0 .net/2u *"_ivl_4", 0 0, L_0x128041de0;  1 drivers
v0x130e598d0_0 .net "a", 31 0, L_0x120e86830;  1 drivers
v0x130e59980_0 .net "ain", 32 0, L_0x120e85bc0;  1 drivers
v0x130e59a40_0 .net "b", 31 0, L_0x120e86160;  alias, 1 drivers
v0x130e59b20_0 .net "bin", 32 0, L_0x120e85ce0;  1 drivers
v0x130e59bc0_0 .net "c", 32 0, L_0x120e86730;  alias, 1 drivers
L_0x120e85bc0 .concat [ 32 1 0 0], L_0x120e86830, L_0x128041d98;
L_0x120e85ce0 .concat [ 32 1 0 0], L_0x120e86160, L_0x128041de0;
S_0x130e59290 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x130e58f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130e59460 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x130e59570_0 .net "a", 32 0, L_0x120e85bc0;  alias, 1 drivers
v0x130e59630_0 .net "b", 32 0, L_0x120e85ce0;  alias, 1 drivers
v0x130e596d0_0 .net "c", 32 0, L_0x120e86730;  alias, 1 drivers
L_0x120e86730 .arith/sum 33, L_0x120e85bc0, L_0x120e85ce0;
S_0x130e59cb0 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x130e59e70 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x130e59eb0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x130e59ef0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x120e5b7a0 .functor BUFZ 32, L_0x120e5b350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120e5b8f0 .functor NOT 32, L_0x120e5b7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1280405b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x120e65790 .functor XOR 1, L_0x120e5b810, L_0x1280405b0, C4<0>, C4<0>;
v0x130e78740_0 .net/2u *"_ivl_10", 0 0, L_0x1280405b0;  1 drivers
v0x130e787f0_0 .net *"_ivl_12", 0 0, L_0x120e65790;  1 drivers
L_0x1280405f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x130e788a0_0 .net/2u *"_ivl_16", 4 0, L_0x1280405f8;  1 drivers
v0x130e78960_0 .net *"_ivl_18", 4 0, L_0x120e659e0;  1 drivers
v0x130e78a10_0 .net *"_ivl_23", 29 0, L_0x120e670d0;  1 drivers
L_0x1280407a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130e78b00_0 .net/2u *"_ivl_24", 1 0, L_0x1280407a8;  1 drivers
v0x130e78bb0_0 .net *"_ivl_4", 31 0, L_0x120e5b8f0;  1 drivers
v0x130e78c60_0 .net *"_ivl_9", 30 0, L_0x120e656f0;  1 drivers
v0x130e78d10_0 .net "exp", 1 0, L_0x120e672d0;  alias, 1 drivers
v0x130e78e20_0 .net "in", 31 0, L_0x120e5b350;  alias, 1 drivers
v0x130e78ed0_0 .net "k", 4 0, L_0x120e65550;  1 drivers
v0x130e78f70_0 .net "mant", 29 0, L_0x120e67400;  alias, 1 drivers
v0x130e79020_0 .net "rc", 0 0, L_0x120e5b810;  alias, 1 drivers
v0x130e790c0_0 .net "regime", 4 0, L_0x120e65ae0;  alias, 1 drivers
v0x130e79170_0 .net "xin", 31 0, L_0x120e5b7a0;  1 drivers
v0x130e79220_0 .net "xin_r", 31 0, L_0x120e5b960;  1 drivers
v0x130e792d0_0 .net "xin_tmp", 31 0, L_0x120e66fe0;  1 drivers
L_0x120e5b810 .part L_0x120e5b7a0, 30, 1;
L_0x120e5b960 .functor MUXZ 32, L_0x120e5b7a0, L_0x120e5b8f0, L_0x120e5b810, C4<>;
L_0x120e656f0 .part L_0x120e5b960, 0, 31;
L_0x120e65880 .concat [ 1 31 0 0], L_0x120e65790, L_0x120e656f0;
L_0x120e659e0 .arith/sub 5, L_0x120e65550, L_0x1280405f8;
L_0x120e65ae0 .functor MUXZ 5, L_0x120e65550, L_0x120e659e0, L_0x120e5b810, C4<>;
L_0x120e670d0 .part L_0x120e5b7a0, 0, 30;
L_0x120e671b0 .concat [ 2 30 0 0], L_0x1280407a8, L_0x120e670d0;
L_0x120e672d0 .part L_0x120e66fe0, 30, 2;
L_0x120e67400 .part L_0x120e66fe0, 0, 30;
S_0x130e5a0e0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x130e59cb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e5a0e0
v0x130e5a370_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.log2 ;
    %load/vec4 v0x130e5a370_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e5a370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.70 ;
    %load/vec4 v0x130e5a370_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x130e5a370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e5a370_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x130e5a420 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x130e59cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x130e5a5f0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x130e5a630 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x120e66fe0 .functor BUFZ 32, L_0x120e66a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128040760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e5bcb0_0 .net *"_ivl_11", 0 0, L_0x128040760;  1 drivers
v0x130e5bd70_0 .net *"_ivl_6", 0 0, L_0x120e66b80;  1 drivers
v0x130e5be20_0 .net *"_ivl_7", 31 0, L_0x120e66ce0;  1 drivers
v0x130e5bee0_0 .net *"_ivl_9", 30 0, L_0x120e66c20;  1 drivers
v0x130e5bf90_0 .net "a", 31 0, L_0x120e671b0;  1 drivers
v0x130e5c080_0 .net "b", 4 0, L_0x120e65550;  alias, 1 drivers
v0x130e5c130_0 .net "c", 31 0, L_0x120e66fe0;  alias, 1 drivers
v0x130e5c1e0 .array "tmp", 0 4;
v0x130e5c1e0_0 .net v0x130e5c1e0 0, 31 0, L_0x120e66e80; 1 drivers
v0x130e5c1e0_1 .net v0x130e5c1e0 1, 31 0, L_0x120e65e60; 1 drivers
v0x130e5c1e0_2 .net v0x130e5c1e0 2, 31 0, L_0x120e662e0; 1 drivers
v0x130e5c1e0_3 .net v0x130e5c1e0 3, 31 0, L_0x120e666a0; 1 drivers
v0x130e5c1e0_4 .net v0x130e5c1e0 4, 31 0, L_0x120e66a60; 1 drivers
L_0x120e65c00 .part L_0x120e65550, 1, 1;
L_0x120e65fc0 .part L_0x120e65550, 2, 1;
L_0x120e66400 .part L_0x120e65550, 3, 1;
L_0x120e667c0 .part L_0x120e65550, 4, 1;
L_0x120e66b80 .part L_0x120e65550, 0, 1;
L_0x120e66c20 .part L_0x120e671b0, 0, 31;
L_0x120e66ce0 .concat [ 1 31 0 0], L_0x128040760, L_0x120e66c20;
L_0x120e66e80 .functor MUXZ 32, L_0x120e671b0, L_0x120e66ce0, L_0x120e66b80, C4<>;
S_0x130e5a820 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x130e5a420;
 .timescale -9 -12;
P_0x130e5a9f0 .param/l "i" 1 4 296, +C4<01>;
v0x130e5aa90_0 .net *"_ivl_1", 0 0, L_0x120e65c00;  1 drivers
v0x130e5ab20_0 .net *"_ivl_3", 31 0, L_0x120e65d40;  1 drivers
v0x130e5abb0_0 .net *"_ivl_5", 29 0, L_0x120e65ca0;  1 drivers
L_0x128040640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130e5ac40_0 .net *"_ivl_7", 1 0, L_0x128040640;  1 drivers
L_0x120e65ca0 .part L_0x120e66e80, 0, 30;
L_0x120e65d40 .concat [ 2 30 0 0], L_0x128040640, L_0x120e65ca0;
L_0x120e65e60 .functor MUXZ 32, L_0x120e66e80, L_0x120e65d40, L_0x120e65c00, C4<>;
S_0x130e5ace0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x130e5a420;
 .timescale -9 -12;
P_0x130e5aec0 .param/l "i" 1 4 296, +C4<010>;
v0x130e5af50_0 .net *"_ivl_1", 0 0, L_0x120e65fc0;  1 drivers
v0x130e5b000_0 .net *"_ivl_3", 31 0, L_0x120e66200;  1 drivers
v0x130e5b0b0_0 .net *"_ivl_5", 27 0, L_0x120e66160;  1 drivers
L_0x128040688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x130e5b170_0 .net *"_ivl_7", 3 0, L_0x128040688;  1 drivers
L_0x120e66160 .part L_0x120e65e60, 0, 28;
L_0x120e66200 .concat [ 4 28 0 0], L_0x128040688, L_0x120e66160;
L_0x120e662e0 .functor MUXZ 32, L_0x120e65e60, L_0x120e66200, L_0x120e65fc0, C4<>;
S_0x130e5b220 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x130e5a420;
 .timescale -9 -12;
P_0x130e5b410 .param/l "i" 1 4 296, +C4<011>;
v0x130e5b4a0_0 .net *"_ivl_1", 0 0, L_0x120e66400;  1 drivers
v0x130e5b550_0 .net *"_ivl_3", 31 0, L_0x120e66580;  1 drivers
v0x130e5b600_0 .net *"_ivl_5", 23 0, L_0x120e664a0;  1 drivers
L_0x1280406d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130e5b6c0_0 .net *"_ivl_7", 7 0, L_0x1280406d0;  1 drivers
L_0x120e664a0 .part L_0x120e662e0, 0, 24;
L_0x120e66580 .concat [ 8 24 0 0], L_0x1280406d0, L_0x120e664a0;
L_0x120e666a0 .functor MUXZ 32, L_0x120e662e0, L_0x120e66580, L_0x120e66400, C4<>;
S_0x130e5b770 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x130e5a420;
 .timescale -9 -12;
P_0x130e5b940 .param/l "i" 1 4 296, +C4<0100>;
v0x130e5b9e0_0 .net *"_ivl_1", 0 0, L_0x120e667c0;  1 drivers
v0x130e5ba90_0 .net *"_ivl_3", 31 0, L_0x120e66940;  1 drivers
v0x130e5bb40_0 .net *"_ivl_5", 15 0, L_0x120e66860;  1 drivers
L_0x128040718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e5bc00_0 .net *"_ivl_7", 15 0, L_0x128040718;  1 drivers
L_0x120e66860 .part L_0x120e666a0, 0, 16;
L_0x120e66940 .concat [ 16 16 0 0], L_0x128040718, L_0x120e66860;
L_0x120e66a60 .functor MUXZ 32, L_0x120e666a0, L_0x120e66940, L_0x120e667c0, C4<>;
S_0x130e5c330 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x130e59cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x130e5c4f0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x130e5c530 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x130e784e0_0 .net "in", 31 0, L_0x120e65880;  1 drivers
v0x130e785b0_0 .net "out", 4 0, L_0x120e65550;  alias, 1 drivers
v0x130e78680_0 .net "vld", 0 0, L_0x120e652a0;  1 drivers
S_0x130e5c6e0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x130e5c330;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e5c5b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x130e5c5f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x130e77f60_0 .net "in", 31 0, L_0x120e65880;  alias, 1 drivers
v0x130e78020_0 .net "out", 4 0, L_0x120e65550;  alias, 1 drivers
v0x130e780e0_0 .net "vld", 0 0, L_0x120e652a0;  alias, 1 drivers
L_0x120e605b0 .part L_0x120e65880, 0, 16;
L_0x120e65200 .part L_0x120e65880, 16, 16;
S_0x130e5ca60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e5c6e0;
 .timescale -9 -12;
L_0x120e652a0 .functor OR 1, L_0x120e601a0, L_0x120e64df0, C4<0>, C4<0>;
L_0x128040568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e77760_0 .net/2u *"_ivl_4", 0 0, L_0x128040568;  1 drivers
v0x130e77820_0 .net *"_ivl_6", 4 0, L_0x120e65350;  1 drivers
v0x130e778c0_0 .net *"_ivl_8", 4 0, L_0x120e65430;  1 drivers
v0x130e77970_0 .net "out_h", 3 0, L_0x120e650a0;  1 drivers
v0x130e77a30_0 .net "out_l", 3 0, L_0x120e60450;  1 drivers
v0x130e77b00_0 .net "out_vh", 0 0, L_0x120e64df0;  1 drivers
v0x130e77bb0_0 .net "out_vl", 0 0, L_0x120e601a0;  1 drivers
L_0x120e65350 .concat [ 4 1 0 0], L_0x120e650a0, L_0x128040568;
L_0x120e65430 .concat [ 4 1 0 0], L_0x120e60450, L_0x120e601a0;
L_0x120e65550 .functor MUXZ 5, L_0x120e65430, L_0x120e65350, L_0x120e64df0, C4<>;
S_0x130e5cc30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e5ca60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e5c8f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130e5c930 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x130e69f30_0 .net "in", 15 0, L_0x120e65200;  1 drivers
v0x130e69ff0_0 .net "out", 3 0, L_0x120e650a0;  alias, 1 drivers
v0x130e6a0a0_0 .net "vld", 0 0, L_0x120e64df0;  alias, 1 drivers
L_0x120e62940 .part L_0x120e65200, 0, 8;
L_0x120e64d10 .part L_0x120e65200, 8, 8;
S_0x130e5cfb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e5cc30;
 .timescale -9 -12;
L_0x120e64df0 .functor OR 1, L_0x120e62530, L_0x120e64900, C4<0>, C4<0>;
L_0x128040520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e69730_0 .net/2u *"_ivl_4", 0 0, L_0x128040520;  1 drivers
v0x130e697f0_0 .net *"_ivl_6", 3 0, L_0x120e64ea0;  1 drivers
v0x130e69890_0 .net *"_ivl_8", 3 0, L_0x120e64f80;  1 drivers
v0x130e69940_0 .net "out_h", 2 0, L_0x120e64bb0;  1 drivers
v0x130e69a00_0 .net "out_l", 2 0, L_0x120e627e0;  1 drivers
v0x130e69ad0_0 .net "out_vh", 0 0, L_0x120e64900;  1 drivers
v0x130e69b80_0 .net "out_vl", 0 0, L_0x120e62530;  1 drivers
L_0x120e64ea0 .concat [ 3 1 0 0], L_0x120e64bb0, L_0x128040520;
L_0x120e64f80 .concat [ 3 1 0 0], L_0x120e627e0, L_0x120e62530;
L_0x120e650a0 .functor MUXZ 4, L_0x120e64f80, L_0x120e64ea0, L_0x120e64900, C4<>;
S_0x130e5d180 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e5cfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e5ce40 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e5ce80 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e631c0_0 .net "in", 7 0, L_0x120e64d10;  1 drivers
v0x130e63280_0 .net "out", 2 0, L_0x120e64bb0;  alias, 1 drivers
v0x130e63330_0 .net "vld", 0 0, L_0x120e64900;  alias, 1 drivers
L_0x120e63870 .part L_0x120e64d10, 0, 4;
L_0x120e64820 .part L_0x120e64d10, 4, 4;
S_0x130e5d500 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e5d180;
 .timescale -9 -12;
L_0x120e64900 .functor OR 1, L_0x120e63460, L_0x120e64390, C4<0>, C4<0>;
L_0x1280404d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e629c0_0 .net/2u *"_ivl_4", 0 0, L_0x1280404d8;  1 drivers
v0x130e62a80_0 .net *"_ivl_6", 2 0, L_0x120e649b0;  1 drivers
v0x130e62b20_0 .net *"_ivl_8", 2 0, L_0x120e64a90;  1 drivers
v0x130e62bd0_0 .net "out_h", 1 0, L_0x120e64700;  1 drivers
v0x130e62c90_0 .net "out_l", 1 0, L_0x120e63710;  1 drivers
v0x130e62d60_0 .net "out_vh", 0 0, L_0x120e64390;  1 drivers
v0x130e62e10_0 .net "out_vl", 0 0, L_0x120e63460;  1 drivers
L_0x120e649b0 .concat [ 2 1 0 0], L_0x120e64700, L_0x1280404d8;
L_0x120e64a90 .concat [ 2 1 0 0], L_0x120e63710, L_0x120e63460;
L_0x120e64bb0 .functor MUXZ 3, L_0x120e64a90, L_0x120e649b0, L_0x120e64390, C4<>;
S_0x130e5d6d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e5d500;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e5d390 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e5d3d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e5fdb0_0 .net "in", 3 0, L_0x120e64820;  1 drivers
v0x130e5fe70_0 .net "out", 1 0, L_0x120e64700;  alias, 1 drivers
v0x130e5ff20_0 .net "vld", 0 0, L_0x120e64390;  alias, 1 drivers
L_0x120e63d50 .part L_0x120e64820, 0, 2;
L_0x120e64270 .part L_0x120e64820, 2, 2;
S_0x130e5da50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e5d6d0;
 .timescale -9 -12;
L_0x120e64390 .functor OR 1, L_0x120e63910, L_0x120e63e70, C4<0>, C4<0>;
L_0x128040490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e5f5b0_0 .net/2u *"_ivl_4", 0 0, L_0x128040490;  1 drivers
v0x130e5f670_0 .net *"_ivl_6", 1 0, L_0x120e64540;  1 drivers
v0x130e5f710_0 .net *"_ivl_8", 1 0, L_0x120e645e0;  1 drivers
v0x130e5f7c0_0 .net "out_h", 0 0, L_0x120e64140;  1 drivers
v0x130e5f880_0 .net "out_l", 0 0, L_0x120e63c20;  1 drivers
v0x130e5f950_0 .net "out_vh", 0 0, L_0x120e63e70;  1 drivers
v0x130e5fa00_0 .net "out_vl", 0 0, L_0x120e63910;  1 drivers
L_0x120e64540 .concat [ 1 1 0 0], L_0x120e64140, L_0x128040490;
L_0x120e645e0 .concat [ 1 1 0 0], L_0x120e63c20, L_0x120e63910;
L_0x120e64700 .functor MUXZ 2, L_0x120e645e0, L_0x120e64540, L_0x120e63e70, C4<>;
S_0x130e5dc20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e5da50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e5d8e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e5d920 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e5e650_0 .net "in", 1 0, L_0x120e64270;  1 drivers
v0x130e5e710_0 .net "out", 0 0, L_0x120e64140;  alias, 1 drivers
v0x130e5e7c0_0 .net "vld", 0 0, L_0x120e63e70;  alias, 1 drivers
L_0x120e63f10 .part L_0x120e64270, 1, 1;
L_0x120e640a0 .part L_0x120e64270, 0, 1;
S_0x130e5dfa0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e5dc20;
 .timescale -9 -12;
L_0x120e63ff0 .functor NOT 1, L_0x120e63f10, C4<0>, C4<0>, C4<0>;
L_0x120e64140 .functor AND 1, L_0x120e63ff0, L_0x120e640a0, C4<1>, C4<1>;
v0x130e5e170_0 .net *"_ivl_2", 0 0, L_0x120e63f10;  1 drivers
v0x130e5e230_0 .net *"_ivl_3", 0 0, L_0x120e63ff0;  1 drivers
v0x130e5e2d0_0 .net *"_ivl_5", 0 0, L_0x120e640a0;  1 drivers
L_0x120e63e70 .reduce/or L_0x120e64270;
S_0x130e5e360 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e5dc20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e5e360
v0x130e5e5b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e5e5b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e5e5b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.72 ;
    %load/vec4 v0x130e5e5b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x130e5e5b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e5e5b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x130e5e8c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e5da50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e5ea90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e5ead0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e5f340_0 .net "in", 1 0, L_0x120e63d50;  1 drivers
v0x130e5f400_0 .net "out", 0 0, L_0x120e63c20;  alias, 1 drivers
v0x130e5f4b0_0 .net "vld", 0 0, L_0x120e63910;  alias, 1 drivers
L_0x120e639f0 .part L_0x120e63d50, 1, 1;
L_0x120e63b80 .part L_0x120e63d50, 0, 1;
S_0x130e5eca0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e5e8c0;
 .timescale -9 -12;
L_0x120e63ad0 .functor NOT 1, L_0x120e639f0, C4<0>, C4<0>, C4<0>;
L_0x120e63c20 .functor AND 1, L_0x120e63ad0, L_0x120e63b80, C4<1>, C4<1>;
v0x130e5ee60_0 .net *"_ivl_2", 0 0, L_0x120e639f0;  1 drivers
v0x130e5ef20_0 .net *"_ivl_3", 0 0, L_0x120e63ad0;  1 drivers
v0x130e5efc0_0 .net *"_ivl_5", 0 0, L_0x120e63b80;  1 drivers
L_0x120e63910 .reduce/or L_0x120e63d50;
S_0x130e5f050 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e5e8c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e5f050
v0x130e5f2a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e5f2a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e5f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.74 ;
    %load/vec4 v0x130e5f2a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x130e5f2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e5f2a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.74;
T_36.75 ;
    %end;
S_0x130e5fab0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e5d6d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e5fab0
v0x130e5fd00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e5fd00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e5fd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.76 ;
    %load/vec4 v0x130e5fd00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.77, 5;
    %load/vec4 v0x130e5fd00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e5fd00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.76;
T_37.77 ;
    %end;
S_0x130e60020 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e5d500;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e601f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e60230 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e62750_0 .net "in", 3 0, L_0x120e63870;  1 drivers
v0x130e62810_0 .net "out", 1 0, L_0x120e63710;  alias, 1 drivers
v0x130e628c0_0 .net "vld", 0 0, L_0x120e63460;  alias, 1 drivers
L_0x120e62e20 .part L_0x120e63870, 0, 2;
L_0x120e63340 .part L_0x120e63870, 2, 2;
S_0x130e60400 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e60020;
 .timescale -9 -12;
L_0x120e63460 .functor OR 1, L_0x120e629e0, L_0x120e62f40, C4<0>, C4<0>;
L_0x128040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e61f50_0 .net/2u *"_ivl_4", 0 0, L_0x128040448;  1 drivers
v0x130e62010_0 .net *"_ivl_6", 1 0, L_0x120e63510;  1 drivers
v0x130e620b0_0 .net *"_ivl_8", 1 0, L_0x120e635f0;  1 drivers
v0x130e62160_0 .net "out_h", 0 0, L_0x120e63210;  1 drivers
v0x130e62220_0 .net "out_l", 0 0, L_0x120e62cf0;  1 drivers
v0x130e622f0_0 .net "out_vh", 0 0, L_0x120e62f40;  1 drivers
v0x130e623a0_0 .net "out_vl", 0 0, L_0x120e629e0;  1 drivers
L_0x120e63510 .concat [ 1 1 0 0], L_0x120e63210, L_0x128040448;
L_0x120e635f0 .concat [ 1 1 0 0], L_0x120e62cf0, L_0x120e629e0;
L_0x120e63710 .functor MUXZ 2, L_0x120e635f0, L_0x120e63510, L_0x120e62f40, C4<>;
S_0x130e605c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e60400;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e602b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e602f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e60ff0_0 .net "in", 1 0, L_0x120e63340;  1 drivers
v0x130e610b0_0 .net "out", 0 0, L_0x120e63210;  alias, 1 drivers
v0x130e61160_0 .net "vld", 0 0, L_0x120e62f40;  alias, 1 drivers
L_0x120e62fe0 .part L_0x120e63340, 1, 1;
L_0x120e63170 .part L_0x120e63340, 0, 1;
S_0x130e60940 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e605c0;
 .timescale -9 -12;
L_0x120e630c0 .functor NOT 1, L_0x120e62fe0, C4<0>, C4<0>, C4<0>;
L_0x120e63210 .functor AND 1, L_0x120e630c0, L_0x120e63170, C4<1>, C4<1>;
v0x130e60b10_0 .net *"_ivl_2", 0 0, L_0x120e62fe0;  1 drivers
v0x130e60bd0_0 .net *"_ivl_3", 0 0, L_0x120e630c0;  1 drivers
v0x130e60c70_0 .net *"_ivl_5", 0 0, L_0x120e63170;  1 drivers
L_0x120e62f40 .reduce/or L_0x120e63340;
S_0x130e60d00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e605c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e60d00
v0x130e60f50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e60f50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e60f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.78 ;
    %load/vec4 v0x130e60f50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.79, 5;
    %load/vec4 v0x130e60f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e60f50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.78;
T_38.79 ;
    %end;
S_0x130e61260 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e60400;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e61430 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e61470 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e61ce0_0 .net "in", 1 0, L_0x120e62e20;  1 drivers
v0x130e61da0_0 .net "out", 0 0, L_0x120e62cf0;  alias, 1 drivers
v0x130e61e50_0 .net "vld", 0 0, L_0x120e629e0;  alias, 1 drivers
L_0x120e62ac0 .part L_0x120e62e20, 1, 1;
L_0x120e62c50 .part L_0x120e62e20, 0, 1;
S_0x130e61640 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e61260;
 .timescale -9 -12;
L_0x120e62ba0 .functor NOT 1, L_0x120e62ac0, C4<0>, C4<0>, C4<0>;
L_0x120e62cf0 .functor AND 1, L_0x120e62ba0, L_0x120e62c50, C4<1>, C4<1>;
v0x130e61800_0 .net *"_ivl_2", 0 0, L_0x120e62ac0;  1 drivers
v0x130e618c0_0 .net *"_ivl_3", 0 0, L_0x120e62ba0;  1 drivers
v0x130e61960_0 .net *"_ivl_5", 0 0, L_0x120e62c50;  1 drivers
L_0x120e629e0 .reduce/or L_0x120e62e20;
S_0x130e619f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e61260;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e619f0
v0x130e61c40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e61c40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e61c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.80 ;
    %load/vec4 v0x130e61c40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.81, 5;
    %load/vec4 v0x130e61c40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e61c40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.80;
T_39.81 ;
    %end;
S_0x130e62450 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e60020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e62450
v0x130e626a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e626a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e626a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.82 ;
    %load/vec4 v0x130e626a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.83, 5;
    %load/vec4 v0x130e626a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e626a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.82;
T_40.83 ;
    %end;
S_0x130e62ec0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e5d180;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e62ec0
v0x130e63110_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e63110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e63110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.84 ;
    %load/vec4 v0x130e63110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.85, 5;
    %load/vec4 v0x130e63110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e63110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.84;
T_41.85 ;
    %end;
S_0x130e63430 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e5cfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e63600 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e63640 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e694c0_0 .net "in", 7 0, L_0x120e62940;  1 drivers
v0x130e69580_0 .net "out", 2 0, L_0x120e627e0;  alias, 1 drivers
v0x130e69630_0 .net "vld", 0 0, L_0x120e62530;  alias, 1 drivers
L_0x120e61520 .part L_0x120e62940, 0, 4;
L_0x120e62450 .part L_0x120e62940, 4, 4;
S_0x130e63810 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e63430;
 .timescale -9 -12;
L_0x120e62530 .functor OR 1, L_0x120e61110, L_0x120e62040, C4<0>, C4<0>;
L_0x128040400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e68cc0_0 .net/2u *"_ivl_4", 0 0, L_0x128040400;  1 drivers
v0x130e68d80_0 .net *"_ivl_6", 2 0, L_0x120e625e0;  1 drivers
v0x130e68e20_0 .net *"_ivl_8", 2 0, L_0x120e626c0;  1 drivers
v0x130e68ed0_0 .net "out_h", 1 0, L_0x120e622f0;  1 drivers
v0x130e68f90_0 .net "out_l", 1 0, L_0x120e613c0;  1 drivers
v0x130e69060_0 .net "out_vh", 0 0, L_0x120e62040;  1 drivers
v0x130e69110_0 .net "out_vl", 0 0, L_0x120e61110;  1 drivers
L_0x120e625e0 .concat [ 2 1 0 0], L_0x120e622f0, L_0x128040400;
L_0x120e626c0 .concat [ 2 1 0 0], L_0x120e613c0, L_0x120e61110;
L_0x120e627e0 .functor MUXZ 3, L_0x120e626c0, L_0x120e625e0, L_0x120e62040, C4<>;
S_0x130e639d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e63810;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e636c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e63700 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e660b0_0 .net "in", 3 0, L_0x120e62450;  1 drivers
v0x130e66170_0 .net "out", 1 0, L_0x120e622f0;  alias, 1 drivers
v0x130e66220_0 .net "vld", 0 0, L_0x120e62040;  alias, 1 drivers
L_0x120e61a00 .part L_0x120e62450, 0, 2;
L_0x120e61f20 .part L_0x120e62450, 2, 2;
S_0x130e63d50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e639d0;
 .timescale -9 -12;
L_0x120e62040 .functor OR 1, L_0x120e615c0, L_0x120e61b20, C4<0>, C4<0>;
L_0x1280403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e658b0_0 .net/2u *"_ivl_4", 0 0, L_0x1280403b8;  1 drivers
v0x130e65970_0 .net *"_ivl_6", 1 0, L_0x120e620f0;  1 drivers
v0x130e65a10_0 .net *"_ivl_8", 1 0, L_0x120e621d0;  1 drivers
v0x130e65ac0_0 .net "out_h", 0 0, L_0x120e61df0;  1 drivers
v0x130e65b80_0 .net "out_l", 0 0, L_0x120e618d0;  1 drivers
v0x130e65c50_0 .net "out_vh", 0 0, L_0x120e61b20;  1 drivers
v0x130e65d00_0 .net "out_vl", 0 0, L_0x120e615c0;  1 drivers
L_0x120e620f0 .concat [ 1 1 0 0], L_0x120e61df0, L_0x1280403b8;
L_0x120e621d0 .concat [ 1 1 0 0], L_0x120e618d0, L_0x120e615c0;
L_0x120e622f0 .functor MUXZ 2, L_0x120e621d0, L_0x120e620f0, L_0x120e61b20, C4<>;
S_0x130e63f20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e63d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e63be0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e63c20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e64950_0 .net "in", 1 0, L_0x120e61f20;  1 drivers
v0x130e64a10_0 .net "out", 0 0, L_0x120e61df0;  alias, 1 drivers
v0x130e64ac0_0 .net "vld", 0 0, L_0x120e61b20;  alias, 1 drivers
L_0x120e61bc0 .part L_0x120e61f20, 1, 1;
L_0x120e61d50 .part L_0x120e61f20, 0, 1;
S_0x130e642a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e63f20;
 .timescale -9 -12;
L_0x120e61ca0 .functor NOT 1, L_0x120e61bc0, C4<0>, C4<0>, C4<0>;
L_0x120e61df0 .functor AND 1, L_0x120e61ca0, L_0x120e61d50, C4<1>, C4<1>;
v0x130e64470_0 .net *"_ivl_2", 0 0, L_0x120e61bc0;  1 drivers
v0x130e64530_0 .net *"_ivl_3", 0 0, L_0x120e61ca0;  1 drivers
v0x130e645d0_0 .net *"_ivl_5", 0 0, L_0x120e61d50;  1 drivers
L_0x120e61b20 .reduce/or L_0x120e61f20;
S_0x130e64660 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e63f20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e64660
v0x130e648b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e648b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e648b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.86 ;
    %load/vec4 v0x130e648b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.87, 5;
    %load/vec4 v0x130e648b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e648b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.86;
T_42.87 ;
    %end;
S_0x130e64bc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e63d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e64d90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e64dd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e65640_0 .net "in", 1 0, L_0x120e61a00;  1 drivers
v0x130e65700_0 .net "out", 0 0, L_0x120e618d0;  alias, 1 drivers
v0x130e657b0_0 .net "vld", 0 0, L_0x120e615c0;  alias, 1 drivers
L_0x120e616a0 .part L_0x120e61a00, 1, 1;
L_0x120e61830 .part L_0x120e61a00, 0, 1;
S_0x130e64fa0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e64bc0;
 .timescale -9 -12;
L_0x120e61780 .functor NOT 1, L_0x120e616a0, C4<0>, C4<0>, C4<0>;
L_0x120e618d0 .functor AND 1, L_0x120e61780, L_0x120e61830, C4<1>, C4<1>;
v0x130e65160_0 .net *"_ivl_2", 0 0, L_0x120e616a0;  1 drivers
v0x130e65220_0 .net *"_ivl_3", 0 0, L_0x120e61780;  1 drivers
v0x130e652c0_0 .net *"_ivl_5", 0 0, L_0x120e61830;  1 drivers
L_0x120e615c0 .reduce/or L_0x120e61a00;
S_0x130e65350 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e64bc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e65350
v0x130e655a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e655a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e655a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.88 ;
    %load/vec4 v0x130e655a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.89, 5;
    %load/vec4 v0x130e655a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e655a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.88;
T_43.89 ;
    %end;
S_0x130e65db0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e639d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e65db0
v0x130e66000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e66000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e66000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.90 ;
    %load/vec4 v0x130e66000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.91, 5;
    %load/vec4 v0x130e66000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e66000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.90;
T_44.91 ;
    %end;
S_0x130e66320 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e63810;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e664f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e66530 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e68a50_0 .net "in", 3 0, L_0x120e61520;  1 drivers
v0x130e68b10_0 .net "out", 1 0, L_0x120e613c0;  alias, 1 drivers
v0x130e68bc0_0 .net "vld", 0 0, L_0x120e61110;  alias, 1 drivers
L_0x120e60ad0 .part L_0x120e61520, 0, 2;
L_0x120e60ff0 .part L_0x120e61520, 2, 2;
S_0x130e66700 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e66320;
 .timescale -9 -12;
L_0x120e61110 .functor OR 1, L_0x120e60690, L_0x120e60bf0, C4<0>, C4<0>;
L_0x128040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e68250_0 .net/2u *"_ivl_4", 0 0, L_0x128040370;  1 drivers
v0x130e68310_0 .net *"_ivl_6", 1 0, L_0x120e611c0;  1 drivers
v0x130e683b0_0 .net *"_ivl_8", 1 0, L_0x120e612a0;  1 drivers
v0x130e68460_0 .net "out_h", 0 0, L_0x120e60ec0;  1 drivers
v0x130e68520_0 .net "out_l", 0 0, L_0x120e609a0;  1 drivers
v0x130e685f0_0 .net "out_vh", 0 0, L_0x120e60bf0;  1 drivers
v0x130e686a0_0 .net "out_vl", 0 0, L_0x120e60690;  1 drivers
L_0x120e611c0 .concat [ 1 1 0 0], L_0x120e60ec0, L_0x128040370;
L_0x120e612a0 .concat [ 1 1 0 0], L_0x120e609a0, L_0x120e60690;
L_0x120e613c0 .functor MUXZ 2, L_0x120e612a0, L_0x120e611c0, L_0x120e60bf0, C4<>;
S_0x130e668c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e66700;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e665b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e665f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e672f0_0 .net "in", 1 0, L_0x120e60ff0;  1 drivers
v0x130e673b0_0 .net "out", 0 0, L_0x120e60ec0;  alias, 1 drivers
v0x130e67460_0 .net "vld", 0 0, L_0x120e60bf0;  alias, 1 drivers
L_0x120e60c90 .part L_0x120e60ff0, 1, 1;
L_0x120e60e20 .part L_0x120e60ff0, 0, 1;
S_0x130e66c40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e668c0;
 .timescale -9 -12;
L_0x120e60d70 .functor NOT 1, L_0x120e60c90, C4<0>, C4<0>, C4<0>;
L_0x120e60ec0 .functor AND 1, L_0x120e60d70, L_0x120e60e20, C4<1>, C4<1>;
v0x130e66e10_0 .net *"_ivl_2", 0 0, L_0x120e60c90;  1 drivers
v0x130e66ed0_0 .net *"_ivl_3", 0 0, L_0x120e60d70;  1 drivers
v0x130e66f70_0 .net *"_ivl_5", 0 0, L_0x120e60e20;  1 drivers
L_0x120e60bf0 .reduce/or L_0x120e60ff0;
S_0x130e67000 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e668c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e67000
v0x130e67250_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e67250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e67250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.92 ;
    %load/vec4 v0x130e67250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.93, 5;
    %load/vec4 v0x130e67250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e67250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.92;
T_45.93 ;
    %end;
S_0x130e67560 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e66700;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e67730 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e67770 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e67fe0_0 .net "in", 1 0, L_0x120e60ad0;  1 drivers
v0x130e680a0_0 .net "out", 0 0, L_0x120e609a0;  alias, 1 drivers
v0x130e68150_0 .net "vld", 0 0, L_0x120e60690;  alias, 1 drivers
L_0x120e60770 .part L_0x120e60ad0, 1, 1;
L_0x120e60900 .part L_0x120e60ad0, 0, 1;
S_0x130e67940 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e67560;
 .timescale -9 -12;
L_0x120e60850 .functor NOT 1, L_0x120e60770, C4<0>, C4<0>, C4<0>;
L_0x120e609a0 .functor AND 1, L_0x120e60850, L_0x120e60900, C4<1>, C4<1>;
v0x130e67b00_0 .net *"_ivl_2", 0 0, L_0x120e60770;  1 drivers
v0x130e67bc0_0 .net *"_ivl_3", 0 0, L_0x120e60850;  1 drivers
v0x130e67c60_0 .net *"_ivl_5", 0 0, L_0x120e60900;  1 drivers
L_0x120e60690 .reduce/or L_0x120e60ad0;
S_0x130e67cf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e67560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e67cf0
v0x130e67f40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e67f40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e67f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.94 ;
    %load/vec4 v0x130e67f40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.95, 5;
    %load/vec4 v0x130e67f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e67f40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.94;
T_46.95 ;
    %end;
S_0x130e68750 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e66320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e68750
v0x130e689a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e689a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e689a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.96 ;
    %load/vec4 v0x130e689a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.97, 5;
    %load/vec4 v0x130e689a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e689a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.96;
T_47.97 ;
    %end;
S_0x130e691c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e63430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e691c0
v0x130e69410_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e69410_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e69410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.98 ;
    %load/vec4 v0x130e69410_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.99, 5;
    %load/vec4 v0x130e69410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e69410_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.98;
T_48.99 ;
    %end;
S_0x130e69c30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e5cc30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e69c30
v0x130e69e80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x130e69e80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e69e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.100 ;
    %load/vec4 v0x130e69e80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.101, 5;
    %load/vec4 v0x130e69e80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e69e80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.100;
T_49.101 ;
    %end;
S_0x130e6a1a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e5ca60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e6a370 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130e6a3b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x130e774f0_0 .net "in", 15 0, L_0x120e605b0;  1 drivers
v0x130e775b0_0 .net "out", 3 0, L_0x120e60450;  alias, 1 drivers
v0x130e77660_0 .net "vld", 0 0, L_0x120e601a0;  alias, 1 drivers
L_0x120e5dd30 .part L_0x120e605b0, 0, 8;
L_0x120e600c0 .part L_0x120e605b0, 8, 8;
S_0x130e6a580 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e6a1a0;
 .timescale -9 -12;
L_0x120e601a0 .functor OR 1, L_0x120e5d920, L_0x120e5fcb0, C4<0>, C4<0>;
L_0x128040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e76cf0_0 .net/2u *"_ivl_4", 0 0, L_0x128040328;  1 drivers
v0x130e76db0_0 .net *"_ivl_6", 3 0, L_0x120e60250;  1 drivers
v0x130e76e50_0 .net *"_ivl_8", 3 0, L_0x120e60330;  1 drivers
v0x130e76f00_0 .net "out_h", 2 0, L_0x120e5ff60;  1 drivers
v0x130e76fc0_0 .net "out_l", 2 0, L_0x120e5dbd0;  1 drivers
v0x130e77090_0 .net "out_vh", 0 0, L_0x120e5fcb0;  1 drivers
v0x130e77140_0 .net "out_vl", 0 0, L_0x120e5d920;  1 drivers
L_0x120e60250 .concat [ 3 1 0 0], L_0x120e5ff60, L_0x128040328;
L_0x120e60330 .concat [ 3 1 0 0], L_0x120e5dbd0, L_0x120e5d920;
L_0x120e60450 .functor MUXZ 4, L_0x120e60330, L_0x120e60250, L_0x120e5fcb0, C4<>;
S_0x130e6a740 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e6a580;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e6a430 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e6a470 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e70780_0 .net "in", 7 0, L_0x120e600c0;  1 drivers
v0x130e70840_0 .net "out", 2 0, L_0x120e5ff60;  alias, 1 drivers
v0x130e708f0_0 .net "vld", 0 0, L_0x120e5fcb0;  alias, 1 drivers
L_0x120e5eca0 .part L_0x120e600c0, 0, 4;
L_0x120e5fbd0 .part L_0x120e600c0, 4, 4;
S_0x130e6aac0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e6a740;
 .timescale -9 -12;
L_0x120e5fcb0 .functor OR 1, L_0x120e5e850, L_0x120e5f7c0, C4<0>, C4<0>;
L_0x1280402e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e6ff80_0 .net/2u *"_ivl_4", 0 0, L_0x1280402e0;  1 drivers
v0x130e70040_0 .net *"_ivl_6", 2 0, L_0x120e5fd60;  1 drivers
v0x130e700e0_0 .net *"_ivl_8", 2 0, L_0x120e5fe40;  1 drivers
v0x130e70190_0 .net "out_h", 1 0, L_0x120e5fa70;  1 drivers
v0x130e70250_0 .net "out_l", 1 0, L_0x120e5eb40;  1 drivers
v0x130e70320_0 .net "out_vh", 0 0, L_0x120e5f7c0;  1 drivers
v0x130e703d0_0 .net "out_vl", 0 0, L_0x120e5e850;  1 drivers
L_0x120e5fd60 .concat [ 2 1 0 0], L_0x120e5fa70, L_0x1280402e0;
L_0x120e5fe40 .concat [ 2 1 0 0], L_0x120e5eb40, L_0x120e5e850;
L_0x120e5ff60 .functor MUXZ 3, L_0x120e5fe40, L_0x120e5fd60, L_0x120e5f7c0, C4<>;
S_0x130e6ac90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e6aac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e6a950 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e6a990 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e6d370_0 .net "in", 3 0, L_0x120e5fbd0;  1 drivers
v0x130e6d430_0 .net "out", 1 0, L_0x120e5fa70;  alias, 1 drivers
v0x130e6d4e0_0 .net "vld", 0 0, L_0x120e5f7c0;  alias, 1 drivers
L_0x120e5f180 .part L_0x120e5fbd0, 0, 2;
L_0x120e5f6a0 .part L_0x120e5fbd0, 2, 2;
S_0x130e6b010 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e6ac90;
 .timescale -9 -12;
L_0x120e5f7c0 .functor OR 1, L_0x120e5ed40, L_0x120e5f2a0, C4<0>, C4<0>;
L_0x128040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e6cb70_0 .net/2u *"_ivl_4", 0 0, L_0x128040298;  1 drivers
v0x130e6cc30_0 .net *"_ivl_6", 1 0, L_0x120e5f870;  1 drivers
v0x130e6ccd0_0 .net *"_ivl_8", 1 0, L_0x120e5f950;  1 drivers
v0x130e6cd80_0 .net "out_h", 0 0, L_0x120e5f570;  1 drivers
v0x130e6ce40_0 .net "out_l", 0 0, L_0x120e5f050;  1 drivers
v0x130e6cf10_0 .net "out_vh", 0 0, L_0x120e5f2a0;  1 drivers
v0x130e6cfc0_0 .net "out_vl", 0 0, L_0x120e5ed40;  1 drivers
L_0x120e5f870 .concat [ 1 1 0 0], L_0x120e5f570, L_0x128040298;
L_0x120e5f950 .concat [ 1 1 0 0], L_0x120e5f050, L_0x120e5ed40;
L_0x120e5fa70 .functor MUXZ 2, L_0x120e5f950, L_0x120e5f870, L_0x120e5f2a0, C4<>;
S_0x130e6b1e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e6b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e6aea0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e6aee0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e6bc10_0 .net "in", 1 0, L_0x120e5f6a0;  1 drivers
v0x130e6bcd0_0 .net "out", 0 0, L_0x120e5f570;  alias, 1 drivers
v0x130e6bd80_0 .net "vld", 0 0, L_0x120e5f2a0;  alias, 1 drivers
L_0x120e5f340 .part L_0x120e5f6a0, 1, 1;
L_0x120e5f4d0 .part L_0x120e5f6a0, 0, 1;
S_0x130e6b560 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e6b1e0;
 .timescale -9 -12;
L_0x120e5f420 .functor NOT 1, L_0x120e5f340, C4<0>, C4<0>, C4<0>;
L_0x120e5f570 .functor AND 1, L_0x120e5f420, L_0x120e5f4d0, C4<1>, C4<1>;
v0x130e6b730_0 .net *"_ivl_2", 0 0, L_0x120e5f340;  1 drivers
v0x130e6b7f0_0 .net *"_ivl_3", 0 0, L_0x120e5f420;  1 drivers
v0x130e6b890_0 .net *"_ivl_5", 0 0, L_0x120e5f4d0;  1 drivers
L_0x120e5f2a0 .reduce/or L_0x120e5f6a0;
S_0x130e6b920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e6b1e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e6b920
v0x130e6bb70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e6bb70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e6bb70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.102 ;
    %load/vec4 v0x130e6bb70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.103, 5;
    %load/vec4 v0x130e6bb70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e6bb70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.102;
T_50.103 ;
    %end;
S_0x130e6be80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e6b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e6c050 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e6c090 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e6c900_0 .net "in", 1 0, L_0x120e5f180;  1 drivers
v0x130e6c9c0_0 .net "out", 0 0, L_0x120e5f050;  alias, 1 drivers
v0x130e6ca70_0 .net "vld", 0 0, L_0x120e5ed40;  alias, 1 drivers
L_0x120e5ee20 .part L_0x120e5f180, 1, 1;
L_0x120e5efb0 .part L_0x120e5f180, 0, 1;
S_0x130e6c260 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e6be80;
 .timescale -9 -12;
L_0x120e5ef00 .functor NOT 1, L_0x120e5ee20, C4<0>, C4<0>, C4<0>;
L_0x120e5f050 .functor AND 1, L_0x120e5ef00, L_0x120e5efb0, C4<1>, C4<1>;
v0x130e6c420_0 .net *"_ivl_2", 0 0, L_0x120e5ee20;  1 drivers
v0x130e6c4e0_0 .net *"_ivl_3", 0 0, L_0x120e5ef00;  1 drivers
v0x130e6c580_0 .net *"_ivl_5", 0 0, L_0x120e5efb0;  1 drivers
L_0x120e5ed40 .reduce/or L_0x120e5f180;
S_0x130e6c610 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e6be80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e6c610
v0x130e6c860_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e6c860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e6c860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.104 ;
    %load/vec4 v0x130e6c860_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.105, 5;
    %load/vec4 v0x130e6c860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e6c860_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.104;
T_51.105 ;
    %end;
S_0x130e6d070 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e6ac90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e6d070
v0x130e6d2c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e6d2c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e6d2c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.106 ;
    %load/vec4 v0x130e6d2c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.107, 5;
    %load/vec4 v0x130e6d2c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e6d2c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.106;
T_52.107 ;
    %end;
S_0x130e6d5e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e6aac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e6d7b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e6d7f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e6fd10_0 .net "in", 3 0, L_0x120e5eca0;  1 drivers
v0x130e6fdd0_0 .net "out", 1 0, L_0x120e5eb40;  alias, 1 drivers
v0x130e6fe80_0 .net "vld", 0 0, L_0x120e5e850;  alias, 1 drivers
L_0x120e5e210 .part L_0x120e5eca0, 0, 2;
L_0x120e5e730 .part L_0x120e5eca0, 2, 2;
S_0x130e6d9c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e6d5e0;
 .timescale -9 -12;
L_0x120e5e850 .functor OR 1, L_0x120e5ddd0, L_0x120e5e330, C4<0>, C4<0>;
L_0x128040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e6f510_0 .net/2u *"_ivl_4", 0 0, L_0x128040250;  1 drivers
v0x130e6f5d0_0 .net *"_ivl_6", 1 0, L_0x120e5e980;  1 drivers
v0x130e6f670_0 .net *"_ivl_8", 1 0, L_0x120e5ea20;  1 drivers
v0x130e6f720_0 .net "out_h", 0 0, L_0x120e5e600;  1 drivers
v0x130e6f7e0_0 .net "out_l", 0 0, L_0x120e5e0e0;  1 drivers
v0x130e6f8b0_0 .net "out_vh", 0 0, L_0x120e5e330;  1 drivers
v0x130e6f960_0 .net "out_vl", 0 0, L_0x120e5ddd0;  1 drivers
L_0x120e5e980 .concat [ 1 1 0 0], L_0x120e5e600, L_0x128040250;
L_0x120e5ea20 .concat [ 1 1 0 0], L_0x120e5e0e0, L_0x120e5ddd0;
L_0x120e5eb40 .functor MUXZ 2, L_0x120e5ea20, L_0x120e5e980, L_0x120e5e330, C4<>;
S_0x130e6db80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e6d9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e6d870 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e6d8b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e6e5b0_0 .net "in", 1 0, L_0x120e5e730;  1 drivers
v0x130e6e670_0 .net "out", 0 0, L_0x120e5e600;  alias, 1 drivers
v0x130e6e720_0 .net "vld", 0 0, L_0x120e5e330;  alias, 1 drivers
L_0x120e5e3d0 .part L_0x120e5e730, 1, 1;
L_0x120e5e560 .part L_0x120e5e730, 0, 1;
S_0x130e6df00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e6db80;
 .timescale -9 -12;
L_0x120e5e4b0 .functor NOT 1, L_0x120e5e3d0, C4<0>, C4<0>, C4<0>;
L_0x120e5e600 .functor AND 1, L_0x120e5e4b0, L_0x120e5e560, C4<1>, C4<1>;
v0x130e6e0d0_0 .net *"_ivl_2", 0 0, L_0x120e5e3d0;  1 drivers
v0x130e6e190_0 .net *"_ivl_3", 0 0, L_0x120e5e4b0;  1 drivers
v0x130e6e230_0 .net *"_ivl_5", 0 0, L_0x120e5e560;  1 drivers
L_0x120e5e330 .reduce/or L_0x120e5e730;
S_0x130e6e2c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e6db80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e6e2c0
v0x130e6e510_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e6e510_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e6e510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.108 ;
    %load/vec4 v0x130e6e510_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.109, 5;
    %load/vec4 v0x130e6e510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e6e510_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.108;
T_53.109 ;
    %end;
S_0x130e6e820 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e6d9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e6e9f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e6ea30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e6f2a0_0 .net "in", 1 0, L_0x120e5e210;  1 drivers
v0x130e6f360_0 .net "out", 0 0, L_0x120e5e0e0;  alias, 1 drivers
v0x130e6f410_0 .net "vld", 0 0, L_0x120e5ddd0;  alias, 1 drivers
L_0x120e5deb0 .part L_0x120e5e210, 1, 1;
L_0x120e5e040 .part L_0x120e5e210, 0, 1;
S_0x130e6ec00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e6e820;
 .timescale -9 -12;
L_0x120e5df90 .functor NOT 1, L_0x120e5deb0, C4<0>, C4<0>, C4<0>;
L_0x120e5e0e0 .functor AND 1, L_0x120e5df90, L_0x120e5e040, C4<1>, C4<1>;
v0x130e6edc0_0 .net *"_ivl_2", 0 0, L_0x120e5deb0;  1 drivers
v0x130e6ee80_0 .net *"_ivl_3", 0 0, L_0x120e5df90;  1 drivers
v0x130e6ef20_0 .net *"_ivl_5", 0 0, L_0x120e5e040;  1 drivers
L_0x120e5ddd0 .reduce/or L_0x120e5e210;
S_0x130e6efb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e6e820;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e6efb0
v0x130e6f200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e6f200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e6f200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.110 ;
    %load/vec4 v0x130e6f200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.111, 5;
    %load/vec4 v0x130e6f200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e6f200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.110;
T_54.111 ;
    %end;
S_0x130e6fa10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e6d5e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e6fa10
v0x130e6fc60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e6fc60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e6fc60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.112 ;
    %load/vec4 v0x130e6fc60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.113, 5;
    %load/vec4 v0x130e6fc60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e6fc60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.112;
T_55.113 ;
    %end;
S_0x130e70480 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e6a740;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e70480
v0x130e706d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e706d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e706d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.114 ;
    %load/vec4 v0x130e706d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.115, 5;
    %load/vec4 v0x130e706d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e706d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.114;
T_56.115 ;
    %end;
S_0x130e709f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e6a580;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e70bc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e70c00 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e76a80_0 .net "in", 7 0, L_0x120e5dd30;  1 drivers
v0x130e76b40_0 .net "out", 2 0, L_0x120e5dbd0;  alias, 1 drivers
v0x130e76bf0_0 .net "vld", 0 0, L_0x120e5d920;  alias, 1 drivers
L_0x120e5c910 .part L_0x120e5dd30, 0, 4;
L_0x120e5d840 .part L_0x120e5dd30, 4, 4;
S_0x130e70dd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e709f0;
 .timescale -9 -12;
L_0x120e5d920 .functor OR 1, L_0x120e5c500, L_0x120e5d430, C4<0>, C4<0>;
L_0x128040208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e76280_0 .net/2u *"_ivl_4", 0 0, L_0x128040208;  1 drivers
v0x130e76340_0 .net *"_ivl_6", 2 0, L_0x120e5d9d0;  1 drivers
v0x130e763e0_0 .net *"_ivl_8", 2 0, L_0x120e5dab0;  1 drivers
v0x130e76490_0 .net "out_h", 1 0, L_0x120e5d6e0;  1 drivers
v0x130e76550_0 .net "out_l", 1 0, L_0x120e5c7b0;  1 drivers
v0x130e76620_0 .net "out_vh", 0 0, L_0x120e5d430;  1 drivers
v0x130e766d0_0 .net "out_vl", 0 0, L_0x120e5c500;  1 drivers
L_0x120e5d9d0 .concat [ 2 1 0 0], L_0x120e5d6e0, L_0x128040208;
L_0x120e5dab0 .concat [ 2 1 0 0], L_0x120e5c7b0, L_0x120e5c500;
L_0x120e5dbd0 .functor MUXZ 3, L_0x120e5dab0, L_0x120e5d9d0, L_0x120e5d430, C4<>;
S_0x130e70f90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e70dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e70c80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e70cc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e73670_0 .net "in", 3 0, L_0x120e5d840;  1 drivers
v0x130e73730_0 .net "out", 1 0, L_0x120e5d6e0;  alias, 1 drivers
v0x130e737e0_0 .net "vld", 0 0, L_0x120e5d430;  alias, 1 drivers
L_0x120e5cdf0 .part L_0x120e5d840, 0, 2;
L_0x120e5d310 .part L_0x120e5d840, 2, 2;
S_0x130e71310 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e70f90;
 .timescale -9 -12;
L_0x120e5d430 .functor OR 1, L_0x120e5c9b0, L_0x120e5cf10, C4<0>, C4<0>;
L_0x1280401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e72e70_0 .net/2u *"_ivl_4", 0 0, L_0x1280401c0;  1 drivers
v0x130e72f30_0 .net *"_ivl_6", 1 0, L_0x120e5d4e0;  1 drivers
v0x130e72fd0_0 .net *"_ivl_8", 1 0, L_0x120e5d5c0;  1 drivers
v0x130e73080_0 .net "out_h", 0 0, L_0x120e5d1e0;  1 drivers
v0x130e73140_0 .net "out_l", 0 0, L_0x120e5ccc0;  1 drivers
v0x130e73210_0 .net "out_vh", 0 0, L_0x120e5cf10;  1 drivers
v0x130e732c0_0 .net "out_vl", 0 0, L_0x120e5c9b0;  1 drivers
L_0x120e5d4e0 .concat [ 1 1 0 0], L_0x120e5d1e0, L_0x1280401c0;
L_0x120e5d5c0 .concat [ 1 1 0 0], L_0x120e5ccc0, L_0x120e5c9b0;
L_0x120e5d6e0 .functor MUXZ 2, L_0x120e5d5c0, L_0x120e5d4e0, L_0x120e5cf10, C4<>;
S_0x130e714e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e71310;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e711a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e711e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e71f10_0 .net "in", 1 0, L_0x120e5d310;  1 drivers
v0x130e71fd0_0 .net "out", 0 0, L_0x120e5d1e0;  alias, 1 drivers
v0x130e72080_0 .net "vld", 0 0, L_0x120e5cf10;  alias, 1 drivers
L_0x120e5cfb0 .part L_0x120e5d310, 1, 1;
L_0x120e5d140 .part L_0x120e5d310, 0, 1;
S_0x130e71860 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e714e0;
 .timescale -9 -12;
L_0x120e5d090 .functor NOT 1, L_0x120e5cfb0, C4<0>, C4<0>, C4<0>;
L_0x120e5d1e0 .functor AND 1, L_0x120e5d090, L_0x120e5d140, C4<1>, C4<1>;
v0x130e71a30_0 .net *"_ivl_2", 0 0, L_0x120e5cfb0;  1 drivers
v0x130e71af0_0 .net *"_ivl_3", 0 0, L_0x120e5d090;  1 drivers
v0x130e71b90_0 .net *"_ivl_5", 0 0, L_0x120e5d140;  1 drivers
L_0x120e5cf10 .reduce/or L_0x120e5d310;
S_0x130e71c20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e714e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e71c20
v0x130e71e70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e71e70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e71e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.116 ;
    %load/vec4 v0x130e71e70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.117, 5;
    %load/vec4 v0x130e71e70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e71e70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.116;
T_57.117 ;
    %end;
S_0x130e72180 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e71310;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e72350 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e72390 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e72c00_0 .net "in", 1 0, L_0x120e5cdf0;  1 drivers
v0x130e72cc0_0 .net "out", 0 0, L_0x120e5ccc0;  alias, 1 drivers
v0x130e72d70_0 .net "vld", 0 0, L_0x120e5c9b0;  alias, 1 drivers
L_0x120e5ca90 .part L_0x120e5cdf0, 1, 1;
L_0x120e5cc20 .part L_0x120e5cdf0, 0, 1;
S_0x130e72560 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e72180;
 .timescale -9 -12;
L_0x120e5cb70 .functor NOT 1, L_0x120e5ca90, C4<0>, C4<0>, C4<0>;
L_0x120e5ccc0 .functor AND 1, L_0x120e5cb70, L_0x120e5cc20, C4<1>, C4<1>;
v0x130e72720_0 .net *"_ivl_2", 0 0, L_0x120e5ca90;  1 drivers
v0x130e727e0_0 .net *"_ivl_3", 0 0, L_0x120e5cb70;  1 drivers
v0x130e72880_0 .net *"_ivl_5", 0 0, L_0x120e5cc20;  1 drivers
L_0x120e5c9b0 .reduce/or L_0x120e5cdf0;
S_0x130e72910 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e72180;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e72910
v0x130e72b60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e72b60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e72b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.118 ;
    %load/vec4 v0x130e72b60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.119, 5;
    %load/vec4 v0x130e72b60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e72b60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.118;
T_58.119 ;
    %end;
S_0x130e73370 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e70f90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e73370
v0x130e735c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e735c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e735c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.120 ;
    %load/vec4 v0x130e735c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.121, 5;
    %load/vec4 v0x130e735c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e735c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.120;
T_59.121 ;
    %end;
S_0x130e738e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e70dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e73ab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e73af0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e76010_0 .net "in", 3 0, L_0x120e5c910;  1 drivers
v0x130e760d0_0 .net "out", 1 0, L_0x120e5c7b0;  alias, 1 drivers
v0x130e76180_0 .net "vld", 0 0, L_0x120e5c500;  alias, 1 drivers
L_0x120e5bec0 .part L_0x120e5c910, 0, 2;
L_0x120e5c3e0 .part L_0x120e5c910, 2, 2;
S_0x130e73cc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e738e0;
 .timescale -9 -12;
L_0x120e5c500 .functor OR 1, L_0x120e5ba80, L_0x120e5bfe0, C4<0>, C4<0>;
L_0x128040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e75810_0 .net/2u *"_ivl_4", 0 0, L_0x128040178;  1 drivers
v0x130e758d0_0 .net *"_ivl_6", 1 0, L_0x120e5c5b0;  1 drivers
v0x130e75970_0 .net *"_ivl_8", 1 0, L_0x120e5c690;  1 drivers
v0x130e75a20_0 .net "out_h", 0 0, L_0x120e5c2b0;  1 drivers
v0x130e75ae0_0 .net "out_l", 0 0, L_0x120e5bd90;  1 drivers
v0x130e75bb0_0 .net "out_vh", 0 0, L_0x120e5bfe0;  1 drivers
v0x130e75c60_0 .net "out_vl", 0 0, L_0x120e5ba80;  1 drivers
L_0x120e5c5b0 .concat [ 1 1 0 0], L_0x120e5c2b0, L_0x128040178;
L_0x120e5c690 .concat [ 1 1 0 0], L_0x120e5bd90, L_0x120e5ba80;
L_0x120e5c7b0 .functor MUXZ 2, L_0x120e5c690, L_0x120e5c5b0, L_0x120e5bfe0, C4<>;
S_0x130e73e80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e73cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e73b70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e73bb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e748b0_0 .net "in", 1 0, L_0x120e5c3e0;  1 drivers
v0x130e74970_0 .net "out", 0 0, L_0x120e5c2b0;  alias, 1 drivers
v0x130e74a20_0 .net "vld", 0 0, L_0x120e5bfe0;  alias, 1 drivers
L_0x120e5c080 .part L_0x120e5c3e0, 1, 1;
L_0x120e5c210 .part L_0x120e5c3e0, 0, 1;
S_0x130e74200 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e73e80;
 .timescale -9 -12;
L_0x120e5c160 .functor NOT 1, L_0x120e5c080, C4<0>, C4<0>, C4<0>;
L_0x120e5c2b0 .functor AND 1, L_0x120e5c160, L_0x120e5c210, C4<1>, C4<1>;
v0x130e743d0_0 .net *"_ivl_2", 0 0, L_0x120e5c080;  1 drivers
v0x130e74490_0 .net *"_ivl_3", 0 0, L_0x120e5c160;  1 drivers
v0x130e74530_0 .net *"_ivl_5", 0 0, L_0x120e5c210;  1 drivers
L_0x120e5bfe0 .reduce/or L_0x120e5c3e0;
S_0x130e745c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e73e80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e745c0
v0x130e74810_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e74810_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e74810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.122 ;
    %load/vec4 v0x130e74810_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.123, 5;
    %load/vec4 v0x130e74810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e74810_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.122;
T_60.123 ;
    %end;
S_0x130e74b20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e73cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e74cf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e74d30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e755a0_0 .net "in", 1 0, L_0x120e5bec0;  1 drivers
v0x130e75660_0 .net "out", 0 0, L_0x120e5bd90;  alias, 1 drivers
v0x130e75710_0 .net "vld", 0 0, L_0x120e5ba80;  alias, 1 drivers
L_0x120e5bb60 .part L_0x120e5bec0, 1, 1;
L_0x120e5bcf0 .part L_0x120e5bec0, 0, 1;
S_0x130e74f00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e74b20;
 .timescale -9 -12;
L_0x120e5bc40 .functor NOT 1, L_0x120e5bb60, C4<0>, C4<0>, C4<0>;
L_0x120e5bd90 .functor AND 1, L_0x120e5bc40, L_0x120e5bcf0, C4<1>, C4<1>;
v0x130e750c0_0 .net *"_ivl_2", 0 0, L_0x120e5bb60;  1 drivers
v0x130e75180_0 .net *"_ivl_3", 0 0, L_0x120e5bc40;  1 drivers
v0x130e75220_0 .net *"_ivl_5", 0 0, L_0x120e5bcf0;  1 drivers
L_0x120e5ba80 .reduce/or L_0x120e5bec0;
S_0x130e752b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e74b20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e752b0
v0x130e75500_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e75500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e75500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.124 ;
    %load/vec4 v0x130e75500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.125, 5;
    %load/vec4 v0x130e75500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e75500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.124;
T_61.125 ;
    %end;
S_0x130e75d10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e738e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e75d10
v0x130e75f60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e75f60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e75f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.126 ;
    %load/vec4 v0x130e75f60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.127, 5;
    %load/vec4 v0x130e75f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e75f60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.126;
T_62.127 ;
    %end;
S_0x130e76780 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e709f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e76780
v0x130e769d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e769d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e769d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.128 ;
    %load/vec4 v0x130e769d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.129, 5;
    %load/vec4 v0x130e769d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e769d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.128;
T_63.129 ;
    %end;
S_0x130e771f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e6a1a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e771f0
v0x130e77440_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x130e77440_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e77440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.130 ;
    %load/vec4 v0x130e77440_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.131, 5;
    %load/vec4 v0x130e77440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e77440_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.130;
T_64.131 ;
    %end;
S_0x130e77c60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e5c6e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e77c60
v0x130e77eb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x130e77eb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e77eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.132 ;
    %load/vec4 v0x130e77eb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.133, 5;
    %load/vec4 v0x130e77eb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e77eb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.132;
T_65.133 ;
    %end;
S_0x130e781d0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x130e5c330;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e781d0
v0x130e78430_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x130e78430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e78430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.134 ;
    %load/vec4 v0x130e78430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.135, 5;
    %load/vec4 v0x130e78430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e78430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.134;
T_66.135 ;
    %end;
S_0x130e79460 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x130e79620 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x130e79660 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x130e796a0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x120e67520 .functor BUFZ 32, L_0x120e5b670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120e67670 .functor NOT 32, L_0x120e67520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x120e71570 .functor XOR 1, L_0x120e67590, L_0x128040c28, C4<0>, C4<0>;
v0x130e97ec0_0 .net/2u *"_ivl_10", 0 0, L_0x128040c28;  1 drivers
v0x130e97f70_0 .net *"_ivl_12", 0 0, L_0x120e71570;  1 drivers
L_0x128040c70 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x130e98020_0 .net/2u *"_ivl_16", 4 0, L_0x128040c70;  1 drivers
v0x130e980e0_0 .net *"_ivl_18", 4 0, L_0x120e717c0;  1 drivers
v0x130e98190_0 .net *"_ivl_23", 29 0, L_0x120e72ee0;  1 drivers
L_0x128040e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130e98280_0 .net/2u *"_ivl_24", 1 0, L_0x128040e20;  1 drivers
v0x130e98330_0 .net *"_ivl_4", 31 0, L_0x120e67670;  1 drivers
v0x130e983e0_0 .net *"_ivl_9", 30 0, L_0x120e714d0;  1 drivers
v0x130e98490_0 .net "exp", 1 0, L_0x120e730e0;  alias, 1 drivers
v0x130e985a0_0 .net "in", 31 0, L_0x120e5b670;  alias, 1 drivers
v0x130e98650_0 .net "k", 4 0, L_0x120e71330;  1 drivers
v0x130e986f0_0 .net "mant", 29 0, L_0x120e73210;  alias, 1 drivers
v0x130e987a0_0 .net "rc", 0 0, L_0x120e67590;  alias, 1 drivers
v0x130e98840_0 .net "regime", 4 0, L_0x120e718c0;  alias, 1 drivers
v0x130e988f0_0 .net "xin", 31 0, L_0x120e67520;  1 drivers
v0x130e989a0_0 .net "xin_r", 31 0, L_0x120e676e0;  1 drivers
v0x130e98a50_0 .net "xin_tmp", 31 0, L_0x120e72df0;  1 drivers
L_0x120e67590 .part L_0x120e67520, 30, 1;
L_0x120e676e0 .functor MUXZ 32, L_0x120e67520, L_0x120e67670, L_0x120e67590, C4<>;
L_0x120e714d0 .part L_0x120e676e0, 0, 31;
L_0x120e71660 .concat [ 1 31 0 0], L_0x120e71570, L_0x120e714d0;
L_0x120e717c0 .arith/sub 5, L_0x120e71330, L_0x128040c70;
L_0x120e718c0 .functor MUXZ 5, L_0x120e71330, L_0x120e717c0, L_0x120e67590, C4<>;
L_0x120e72ee0 .part L_0x120e67520, 0, 30;
L_0x120e72fc0 .concat [ 2 30 0 0], L_0x128040e20, L_0x120e72ee0;
L_0x120e730e0 .part L_0x120e72df0, 30, 2;
L_0x120e73210 .part L_0x120e72df0, 0, 30;
S_0x130e79870 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x130e79460;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e79870
v0x130e79af0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.log2 ;
    %load/vec4 v0x130e79af0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e79af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.136 ;
    %load/vec4 v0x130e79af0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.137, 5;
    %load/vec4 v0x130e79af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e79af0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.136;
T_67.137 ;
    %end;
S_0x130e79ba0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x130e79460;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x130e79d70 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x130e79db0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x120e72df0 .functor BUFZ 32, L_0x120e72840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128040dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e7b430_0 .net *"_ivl_11", 0 0, L_0x128040dd8;  1 drivers
v0x130e7b4f0_0 .net *"_ivl_6", 0 0, L_0x120e72960;  1 drivers
v0x130e7b5a0_0 .net *"_ivl_7", 31 0, L_0x120e72af0;  1 drivers
v0x130e7b660_0 .net *"_ivl_9", 30 0, L_0x120e72a30;  1 drivers
v0x130e7b710_0 .net "a", 31 0, L_0x120e72fc0;  1 drivers
v0x130e7b800_0 .net "b", 4 0, L_0x120e71330;  alias, 1 drivers
v0x130e7b8b0_0 .net "c", 31 0, L_0x120e72df0;  alias, 1 drivers
v0x130e7b960 .array "tmp", 0 4;
v0x130e7b960_0 .net v0x130e7b960 0, 31 0, L_0x120e72c90; 1 drivers
v0x130e7b960_1 .net v0x130e7b960 1, 31 0, L_0x120e71c40; 1 drivers
v0x130e7b960_2 .net v0x130e7b960 2, 31 0, L_0x120e720c0; 1 drivers
v0x130e7b960_3 .net v0x130e7b960 3, 31 0, L_0x120e72480; 1 drivers
v0x130e7b960_4 .net v0x130e7b960 4, 31 0, L_0x120e72840; 1 drivers
L_0x120e719e0 .part L_0x120e71330, 1, 1;
L_0x120e71da0 .part L_0x120e71330, 2, 1;
L_0x120e721e0 .part L_0x120e71330, 3, 1;
L_0x120e725a0 .part L_0x120e71330, 4, 1;
L_0x120e72960 .part L_0x120e71330, 0, 1;
L_0x120e72a30 .part L_0x120e72fc0, 0, 31;
L_0x120e72af0 .concat [ 1 31 0 0], L_0x128040dd8, L_0x120e72a30;
L_0x120e72c90 .functor MUXZ 32, L_0x120e72fc0, L_0x120e72af0, L_0x120e72960, C4<>;
S_0x130e79fa0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x130e79ba0;
 .timescale -9 -12;
P_0x130e7a170 .param/l "i" 1 4 296, +C4<01>;
v0x130e7a210_0 .net *"_ivl_1", 0 0, L_0x120e719e0;  1 drivers
v0x130e7a2a0_0 .net *"_ivl_3", 31 0, L_0x120e71b20;  1 drivers
v0x130e7a330_0 .net *"_ivl_5", 29 0, L_0x120e71a80;  1 drivers
L_0x128040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130e7a3c0_0 .net *"_ivl_7", 1 0, L_0x128040cb8;  1 drivers
L_0x120e71a80 .part L_0x120e72c90, 0, 30;
L_0x120e71b20 .concat [ 2 30 0 0], L_0x128040cb8, L_0x120e71a80;
L_0x120e71c40 .functor MUXZ 32, L_0x120e72c90, L_0x120e71b20, L_0x120e719e0, C4<>;
S_0x130e7a460 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x130e79ba0;
 .timescale -9 -12;
P_0x130e7a640 .param/l "i" 1 4 296, +C4<010>;
v0x130e7a6d0_0 .net *"_ivl_1", 0 0, L_0x120e71da0;  1 drivers
v0x130e7a780_0 .net *"_ivl_3", 31 0, L_0x120e71fe0;  1 drivers
v0x130e7a830_0 .net *"_ivl_5", 27 0, L_0x120e71f40;  1 drivers
L_0x128040d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x130e7a8f0_0 .net *"_ivl_7", 3 0, L_0x128040d00;  1 drivers
L_0x120e71f40 .part L_0x120e71c40, 0, 28;
L_0x120e71fe0 .concat [ 4 28 0 0], L_0x128040d00, L_0x120e71f40;
L_0x120e720c0 .functor MUXZ 32, L_0x120e71c40, L_0x120e71fe0, L_0x120e71da0, C4<>;
S_0x130e7a9a0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x130e79ba0;
 .timescale -9 -12;
P_0x130e7ab90 .param/l "i" 1 4 296, +C4<011>;
v0x130e7ac20_0 .net *"_ivl_1", 0 0, L_0x120e721e0;  1 drivers
v0x130e7acd0_0 .net *"_ivl_3", 31 0, L_0x120e72360;  1 drivers
v0x130e7ad80_0 .net *"_ivl_5", 23 0, L_0x120e72280;  1 drivers
L_0x128040d48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130e7ae40_0 .net *"_ivl_7", 7 0, L_0x128040d48;  1 drivers
L_0x120e72280 .part L_0x120e720c0, 0, 24;
L_0x120e72360 .concat [ 8 24 0 0], L_0x128040d48, L_0x120e72280;
L_0x120e72480 .functor MUXZ 32, L_0x120e720c0, L_0x120e72360, L_0x120e721e0, C4<>;
S_0x130e7aef0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x130e79ba0;
 .timescale -9 -12;
P_0x130e7b0c0 .param/l "i" 1 4 296, +C4<0100>;
v0x130e7b160_0 .net *"_ivl_1", 0 0, L_0x120e725a0;  1 drivers
v0x130e7b210_0 .net *"_ivl_3", 31 0, L_0x120e72720;  1 drivers
v0x130e7b2c0_0 .net *"_ivl_5", 15 0, L_0x120e72640;  1 drivers
L_0x128040d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130e7b380_0 .net *"_ivl_7", 15 0, L_0x128040d90;  1 drivers
L_0x120e72640 .part L_0x120e72480, 0, 16;
L_0x120e72720 .concat [ 16 16 0 0], L_0x128040d90, L_0x120e72640;
L_0x120e72840 .functor MUXZ 32, L_0x120e72480, L_0x120e72720, L_0x120e725a0, C4<>;
S_0x130e7bab0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x130e79460;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x130e7bc70 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x130e7bcb0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x130e97c60_0 .net "in", 31 0, L_0x120e71660;  1 drivers
v0x130e97d30_0 .net "out", 4 0, L_0x120e71330;  alias, 1 drivers
v0x130e97e00_0 .net "vld", 0 0, L_0x120e71080;  1 drivers
S_0x130e7be60 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x130e7bab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e7bd30 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x130e7bd70 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x130e976e0_0 .net "in", 31 0, L_0x120e71660;  alias, 1 drivers
v0x130e977a0_0 .net "out", 4 0, L_0x120e71330;  alias, 1 drivers
v0x130e97860_0 .net "vld", 0 0, L_0x120e71080;  alias, 1 drivers
L_0x120e6c410 .part L_0x120e71660, 0, 16;
L_0x120e70fe0 .part L_0x120e71660, 16, 16;
S_0x130e7c1e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e7be60;
 .timescale -9 -12;
L_0x120e71080 .functor OR 1, L_0x120e6c000, L_0x120e70bd0, C4<0>, C4<0>;
L_0x128040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e96ee0_0 .net/2u *"_ivl_4", 0 0, L_0x128040be0;  1 drivers
v0x130e96fa0_0 .net *"_ivl_6", 4 0, L_0x120e71130;  1 drivers
v0x130e97040_0 .net *"_ivl_8", 4 0, L_0x120e71210;  1 drivers
v0x130e970f0_0 .net "out_h", 3 0, L_0x120e70e80;  1 drivers
v0x130e971b0_0 .net "out_l", 3 0, L_0x120e6c2b0;  1 drivers
v0x130e97280_0 .net "out_vh", 0 0, L_0x120e70bd0;  1 drivers
v0x130e97330_0 .net "out_vl", 0 0, L_0x120e6c000;  1 drivers
L_0x120e71130 .concat [ 4 1 0 0], L_0x120e70e80, L_0x128040be0;
L_0x120e71210 .concat [ 4 1 0 0], L_0x120e6c2b0, L_0x120e6c000;
L_0x120e71330 .functor MUXZ 5, L_0x120e71210, L_0x120e71130, L_0x120e70bd0, C4<>;
S_0x130e7c3b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e7c1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e7c070 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130e7c0b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x130e896b0_0 .net "in", 15 0, L_0x120e70fe0;  1 drivers
v0x130e89770_0 .net "out", 3 0, L_0x120e70e80;  alias, 1 drivers
v0x130e89820_0 .net "vld", 0 0, L_0x120e70bd0;  alias, 1 drivers
L_0x120e6e7a0 .part L_0x120e70fe0, 0, 8;
L_0x120e70af0 .part L_0x120e70fe0, 8, 8;
S_0x130e7c730 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e7c3b0;
 .timescale -9 -12;
L_0x120e70bd0 .functor OR 1, L_0x120e6e390, L_0x120e706e0, C4<0>, C4<0>;
L_0x128040b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e88eb0_0 .net/2u *"_ivl_4", 0 0, L_0x128040b98;  1 drivers
v0x130e88f70_0 .net *"_ivl_6", 3 0, L_0x120e70c80;  1 drivers
v0x130e89010_0 .net *"_ivl_8", 3 0, L_0x120e70d60;  1 drivers
v0x130e890c0_0 .net "out_h", 2 0, L_0x120e70990;  1 drivers
v0x130e89180_0 .net "out_l", 2 0, L_0x120e6e640;  1 drivers
v0x130e89250_0 .net "out_vh", 0 0, L_0x120e706e0;  1 drivers
v0x130e89300_0 .net "out_vl", 0 0, L_0x120e6e390;  1 drivers
L_0x120e70c80 .concat [ 3 1 0 0], L_0x120e70990, L_0x128040b98;
L_0x120e70d60 .concat [ 3 1 0 0], L_0x120e6e640, L_0x120e6e390;
L_0x120e70e80 .functor MUXZ 4, L_0x120e70d60, L_0x120e70c80, L_0x120e706e0, C4<>;
S_0x130e7c900 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e7c730;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e7c5c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e7c600 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e82940_0 .net "in", 7 0, L_0x120e70af0;  1 drivers
v0x130e82a00_0 .net "out", 2 0, L_0x120e70990;  alias, 1 drivers
v0x130e82ab0_0 .net "vld", 0 0, L_0x120e706e0;  alias, 1 drivers
L_0x120e6f6d0 .part L_0x120e70af0, 0, 4;
L_0x120e70600 .part L_0x120e70af0, 4, 4;
S_0x130e7cc80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e7c900;
 .timescale -9 -12;
L_0x120e706e0 .functor OR 1, L_0x120e6f2c0, L_0x120e701f0, C4<0>, C4<0>;
L_0x128040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e82140_0 .net/2u *"_ivl_4", 0 0, L_0x128040b50;  1 drivers
v0x130e82200_0 .net *"_ivl_6", 2 0, L_0x120e70790;  1 drivers
v0x130e822a0_0 .net *"_ivl_8", 2 0, L_0x120e70870;  1 drivers
v0x130e82350_0 .net "out_h", 1 0, L_0x120e704a0;  1 drivers
v0x130e82410_0 .net "out_l", 1 0, L_0x120e6f570;  1 drivers
v0x130e824e0_0 .net "out_vh", 0 0, L_0x120e701f0;  1 drivers
v0x130e82590_0 .net "out_vl", 0 0, L_0x120e6f2c0;  1 drivers
L_0x120e70790 .concat [ 2 1 0 0], L_0x120e704a0, L_0x128040b50;
L_0x120e70870 .concat [ 2 1 0 0], L_0x120e6f570, L_0x120e6f2c0;
L_0x120e70990 .functor MUXZ 3, L_0x120e70870, L_0x120e70790, L_0x120e701f0, C4<>;
S_0x130e7ce50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e7cc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e7cb10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e7cb50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e7f530_0 .net "in", 3 0, L_0x120e70600;  1 drivers
v0x130e7f5f0_0 .net "out", 1 0, L_0x120e704a0;  alias, 1 drivers
v0x130e7f6a0_0 .net "vld", 0 0, L_0x120e701f0;  alias, 1 drivers
L_0x120e6fbb0 .part L_0x120e70600, 0, 2;
L_0x120e700d0 .part L_0x120e70600, 2, 2;
S_0x130e7d1d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e7ce50;
 .timescale -9 -12;
L_0x120e701f0 .functor OR 1, L_0x120e6f770, L_0x120e6fcd0, C4<0>, C4<0>;
L_0x128040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e7ed30_0 .net/2u *"_ivl_4", 0 0, L_0x128040b08;  1 drivers
v0x130e7edf0_0 .net *"_ivl_6", 1 0, L_0x120e702a0;  1 drivers
v0x130e7ee90_0 .net *"_ivl_8", 1 0, L_0x120e70380;  1 drivers
v0x130e7ef40_0 .net "out_h", 0 0, L_0x120e6ffa0;  1 drivers
v0x130e7f000_0 .net "out_l", 0 0, L_0x120e6fa80;  1 drivers
v0x130e7f0d0_0 .net "out_vh", 0 0, L_0x120e6fcd0;  1 drivers
v0x130e7f180_0 .net "out_vl", 0 0, L_0x120e6f770;  1 drivers
L_0x120e702a0 .concat [ 1 1 0 0], L_0x120e6ffa0, L_0x128040b08;
L_0x120e70380 .concat [ 1 1 0 0], L_0x120e6fa80, L_0x120e6f770;
L_0x120e704a0 .functor MUXZ 2, L_0x120e70380, L_0x120e702a0, L_0x120e6fcd0, C4<>;
S_0x130e7d3a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e7d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e7d060 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e7d0a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e7ddd0_0 .net "in", 1 0, L_0x120e700d0;  1 drivers
v0x130e7de90_0 .net "out", 0 0, L_0x120e6ffa0;  alias, 1 drivers
v0x130e7df40_0 .net "vld", 0 0, L_0x120e6fcd0;  alias, 1 drivers
L_0x120e6fd70 .part L_0x120e700d0, 1, 1;
L_0x120e6ff00 .part L_0x120e700d0, 0, 1;
S_0x130e7d720 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e7d3a0;
 .timescale -9 -12;
L_0x120e6fe50 .functor NOT 1, L_0x120e6fd70, C4<0>, C4<0>, C4<0>;
L_0x120e6ffa0 .functor AND 1, L_0x120e6fe50, L_0x120e6ff00, C4<1>, C4<1>;
v0x130e7d8f0_0 .net *"_ivl_2", 0 0, L_0x120e6fd70;  1 drivers
v0x130e7d9b0_0 .net *"_ivl_3", 0 0, L_0x120e6fe50;  1 drivers
v0x130e7da50_0 .net *"_ivl_5", 0 0, L_0x120e6ff00;  1 drivers
L_0x120e6fcd0 .reduce/or L_0x120e700d0;
S_0x130e7dae0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e7d3a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e7dae0
v0x130e7dd30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e7dd30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e7dd30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.138 ;
    %load/vec4 v0x130e7dd30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.139, 5;
    %load/vec4 v0x130e7dd30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e7dd30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.138;
T_68.139 ;
    %end;
S_0x130e7e040 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e7d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e7e210 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e7e250 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e7eac0_0 .net "in", 1 0, L_0x120e6fbb0;  1 drivers
v0x130e7eb80_0 .net "out", 0 0, L_0x120e6fa80;  alias, 1 drivers
v0x130e7ec30_0 .net "vld", 0 0, L_0x120e6f770;  alias, 1 drivers
L_0x120e6f850 .part L_0x120e6fbb0, 1, 1;
L_0x120e6f9e0 .part L_0x120e6fbb0, 0, 1;
S_0x130e7e420 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e7e040;
 .timescale -9 -12;
L_0x120e6f930 .functor NOT 1, L_0x120e6f850, C4<0>, C4<0>, C4<0>;
L_0x120e6fa80 .functor AND 1, L_0x120e6f930, L_0x120e6f9e0, C4<1>, C4<1>;
v0x130e7e5e0_0 .net *"_ivl_2", 0 0, L_0x120e6f850;  1 drivers
v0x130e7e6a0_0 .net *"_ivl_3", 0 0, L_0x120e6f930;  1 drivers
v0x130e7e740_0 .net *"_ivl_5", 0 0, L_0x120e6f9e0;  1 drivers
L_0x120e6f770 .reduce/or L_0x120e6fbb0;
S_0x130e7e7d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e7e040;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e7e7d0
v0x130e7ea20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e7ea20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e7ea20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.140 ;
    %load/vec4 v0x130e7ea20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.141, 5;
    %load/vec4 v0x130e7ea20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e7ea20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.140;
T_69.141 ;
    %end;
S_0x130e7f230 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e7ce50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e7f230
v0x130e7f480_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e7f480_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e7f480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.142 ;
    %load/vec4 v0x130e7f480_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.143, 5;
    %load/vec4 v0x130e7f480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e7f480_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.142;
T_70.143 ;
    %end;
S_0x130e7f7a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e7cc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e7f970 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e7f9b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e81ed0_0 .net "in", 3 0, L_0x120e6f6d0;  1 drivers
v0x130e81f90_0 .net "out", 1 0, L_0x120e6f570;  alias, 1 drivers
v0x130e82040_0 .net "vld", 0 0, L_0x120e6f2c0;  alias, 1 drivers
L_0x120e6ec80 .part L_0x120e6f6d0, 0, 2;
L_0x120e6f1a0 .part L_0x120e6f6d0, 2, 2;
S_0x130e7fb80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e7f7a0;
 .timescale -9 -12;
L_0x120e6f2c0 .functor OR 1, L_0x120e6e840, L_0x120e6eda0, C4<0>, C4<0>;
L_0x128040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e816d0_0 .net/2u *"_ivl_4", 0 0, L_0x128040ac0;  1 drivers
v0x130e81790_0 .net *"_ivl_6", 1 0, L_0x120e6f370;  1 drivers
v0x130e81830_0 .net *"_ivl_8", 1 0, L_0x120e6f450;  1 drivers
v0x130e818e0_0 .net "out_h", 0 0, L_0x120e6f070;  1 drivers
v0x130e819a0_0 .net "out_l", 0 0, L_0x120e6eb50;  1 drivers
v0x130e81a70_0 .net "out_vh", 0 0, L_0x120e6eda0;  1 drivers
v0x130e81b20_0 .net "out_vl", 0 0, L_0x120e6e840;  1 drivers
L_0x120e6f370 .concat [ 1 1 0 0], L_0x120e6f070, L_0x128040ac0;
L_0x120e6f450 .concat [ 1 1 0 0], L_0x120e6eb50, L_0x120e6e840;
L_0x120e6f570 .functor MUXZ 2, L_0x120e6f450, L_0x120e6f370, L_0x120e6eda0, C4<>;
S_0x130e7fd40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e7fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e7fa30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e7fa70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e80770_0 .net "in", 1 0, L_0x120e6f1a0;  1 drivers
v0x130e80830_0 .net "out", 0 0, L_0x120e6f070;  alias, 1 drivers
v0x130e808e0_0 .net "vld", 0 0, L_0x120e6eda0;  alias, 1 drivers
L_0x120e6ee40 .part L_0x120e6f1a0, 1, 1;
L_0x120e6efd0 .part L_0x120e6f1a0, 0, 1;
S_0x130e800c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e7fd40;
 .timescale -9 -12;
L_0x120e6ef20 .functor NOT 1, L_0x120e6ee40, C4<0>, C4<0>, C4<0>;
L_0x120e6f070 .functor AND 1, L_0x120e6ef20, L_0x120e6efd0, C4<1>, C4<1>;
v0x130e80290_0 .net *"_ivl_2", 0 0, L_0x120e6ee40;  1 drivers
v0x130e80350_0 .net *"_ivl_3", 0 0, L_0x120e6ef20;  1 drivers
v0x130e803f0_0 .net *"_ivl_5", 0 0, L_0x120e6efd0;  1 drivers
L_0x120e6eda0 .reduce/or L_0x120e6f1a0;
S_0x130e80480 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e7fd40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e80480
v0x130e806d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e806d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e806d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.144 ;
    %load/vec4 v0x130e806d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.145, 5;
    %load/vec4 v0x130e806d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e806d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.144;
T_71.145 ;
    %end;
S_0x130e809e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e7fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e80bb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e80bf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e81460_0 .net "in", 1 0, L_0x120e6ec80;  1 drivers
v0x130e81520_0 .net "out", 0 0, L_0x120e6eb50;  alias, 1 drivers
v0x130e815d0_0 .net "vld", 0 0, L_0x120e6e840;  alias, 1 drivers
L_0x120e6e920 .part L_0x120e6ec80, 1, 1;
L_0x120e6eab0 .part L_0x120e6ec80, 0, 1;
S_0x130e80dc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e809e0;
 .timescale -9 -12;
L_0x120e6ea00 .functor NOT 1, L_0x120e6e920, C4<0>, C4<0>, C4<0>;
L_0x120e6eb50 .functor AND 1, L_0x120e6ea00, L_0x120e6eab0, C4<1>, C4<1>;
v0x130e80f80_0 .net *"_ivl_2", 0 0, L_0x120e6e920;  1 drivers
v0x130e81040_0 .net *"_ivl_3", 0 0, L_0x120e6ea00;  1 drivers
v0x130e810e0_0 .net *"_ivl_5", 0 0, L_0x120e6eab0;  1 drivers
L_0x120e6e840 .reduce/or L_0x120e6ec80;
S_0x130e81170 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e809e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e81170
v0x130e813c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e813c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e813c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.146 ;
    %load/vec4 v0x130e813c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.147, 5;
    %load/vec4 v0x130e813c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e813c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.146;
T_72.147 ;
    %end;
S_0x130e81bd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e7f7a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e81bd0
v0x130e81e20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e81e20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e81e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.148 ;
    %load/vec4 v0x130e81e20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.149, 5;
    %load/vec4 v0x130e81e20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e81e20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.148;
T_73.149 ;
    %end;
S_0x130e82640 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e7c900;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e82640
v0x130e82890_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e82890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e82890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.150 ;
    %load/vec4 v0x130e82890_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.151, 5;
    %load/vec4 v0x130e82890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e82890_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.150;
T_74.151 ;
    %end;
S_0x130e82bb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e7c730;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e82d80 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e82dc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e88c40_0 .net "in", 7 0, L_0x120e6e7a0;  1 drivers
v0x130e88d00_0 .net "out", 2 0, L_0x120e6e640;  alias, 1 drivers
v0x130e88db0_0 .net "vld", 0 0, L_0x120e6e390;  alias, 1 drivers
L_0x120e6d380 .part L_0x120e6e7a0, 0, 4;
L_0x120e6e2b0 .part L_0x120e6e7a0, 4, 4;
S_0x130e82f90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e82bb0;
 .timescale -9 -12;
L_0x120e6e390 .functor OR 1, L_0x120e6cf70, L_0x120e6dea0, C4<0>, C4<0>;
L_0x128040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e88440_0 .net/2u *"_ivl_4", 0 0, L_0x128040a78;  1 drivers
v0x130e88500_0 .net *"_ivl_6", 2 0, L_0x120e6e440;  1 drivers
v0x130e885a0_0 .net *"_ivl_8", 2 0, L_0x120e6e520;  1 drivers
v0x130e88650_0 .net "out_h", 1 0, L_0x120e6e150;  1 drivers
v0x130e88710_0 .net "out_l", 1 0, L_0x120e6d220;  1 drivers
v0x130e887e0_0 .net "out_vh", 0 0, L_0x120e6dea0;  1 drivers
v0x130e88890_0 .net "out_vl", 0 0, L_0x120e6cf70;  1 drivers
L_0x120e6e440 .concat [ 2 1 0 0], L_0x120e6e150, L_0x128040a78;
L_0x120e6e520 .concat [ 2 1 0 0], L_0x120e6d220, L_0x120e6cf70;
L_0x120e6e640 .functor MUXZ 3, L_0x120e6e520, L_0x120e6e440, L_0x120e6dea0, C4<>;
S_0x130e83150 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e82f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e82e40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e82e80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e85830_0 .net "in", 3 0, L_0x120e6e2b0;  1 drivers
v0x130e858f0_0 .net "out", 1 0, L_0x120e6e150;  alias, 1 drivers
v0x130e859a0_0 .net "vld", 0 0, L_0x120e6dea0;  alias, 1 drivers
L_0x120e6d860 .part L_0x120e6e2b0, 0, 2;
L_0x120e6dd80 .part L_0x120e6e2b0, 2, 2;
S_0x130e834d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e83150;
 .timescale -9 -12;
L_0x120e6dea0 .functor OR 1, L_0x120e6d420, L_0x120e6d980, C4<0>, C4<0>;
L_0x128040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e85030_0 .net/2u *"_ivl_4", 0 0, L_0x128040a30;  1 drivers
v0x130e850f0_0 .net *"_ivl_6", 1 0, L_0x120e6df50;  1 drivers
v0x130e85190_0 .net *"_ivl_8", 1 0, L_0x120e6e030;  1 drivers
v0x130e85240_0 .net "out_h", 0 0, L_0x120e6dc50;  1 drivers
v0x130e85300_0 .net "out_l", 0 0, L_0x120e6d730;  1 drivers
v0x130e853d0_0 .net "out_vh", 0 0, L_0x120e6d980;  1 drivers
v0x130e85480_0 .net "out_vl", 0 0, L_0x120e6d420;  1 drivers
L_0x120e6df50 .concat [ 1 1 0 0], L_0x120e6dc50, L_0x128040a30;
L_0x120e6e030 .concat [ 1 1 0 0], L_0x120e6d730, L_0x120e6d420;
L_0x120e6e150 .functor MUXZ 2, L_0x120e6e030, L_0x120e6df50, L_0x120e6d980, C4<>;
S_0x130e836a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e834d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e83360 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e833a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e840d0_0 .net "in", 1 0, L_0x120e6dd80;  1 drivers
v0x130e84190_0 .net "out", 0 0, L_0x120e6dc50;  alias, 1 drivers
v0x130e84240_0 .net "vld", 0 0, L_0x120e6d980;  alias, 1 drivers
L_0x120e6da20 .part L_0x120e6dd80, 1, 1;
L_0x120e6dbb0 .part L_0x120e6dd80, 0, 1;
S_0x130e83a20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e836a0;
 .timescale -9 -12;
L_0x120e6db00 .functor NOT 1, L_0x120e6da20, C4<0>, C4<0>, C4<0>;
L_0x120e6dc50 .functor AND 1, L_0x120e6db00, L_0x120e6dbb0, C4<1>, C4<1>;
v0x130e83bf0_0 .net *"_ivl_2", 0 0, L_0x120e6da20;  1 drivers
v0x130e83cb0_0 .net *"_ivl_3", 0 0, L_0x120e6db00;  1 drivers
v0x130e83d50_0 .net *"_ivl_5", 0 0, L_0x120e6dbb0;  1 drivers
L_0x120e6d980 .reduce/or L_0x120e6dd80;
S_0x130e83de0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e836a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e83de0
v0x130e84030_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e84030_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e84030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.152 ;
    %load/vec4 v0x130e84030_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.153, 5;
    %load/vec4 v0x130e84030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e84030_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.152;
T_75.153 ;
    %end;
S_0x130e84340 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e834d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e84510 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e84550 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e84dc0_0 .net "in", 1 0, L_0x120e6d860;  1 drivers
v0x130e84e80_0 .net "out", 0 0, L_0x120e6d730;  alias, 1 drivers
v0x130e84f30_0 .net "vld", 0 0, L_0x120e6d420;  alias, 1 drivers
L_0x120e6d500 .part L_0x120e6d860, 1, 1;
L_0x120e6d690 .part L_0x120e6d860, 0, 1;
S_0x130e84720 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e84340;
 .timescale -9 -12;
L_0x120e6d5e0 .functor NOT 1, L_0x120e6d500, C4<0>, C4<0>, C4<0>;
L_0x120e6d730 .functor AND 1, L_0x120e6d5e0, L_0x120e6d690, C4<1>, C4<1>;
v0x130e848e0_0 .net *"_ivl_2", 0 0, L_0x120e6d500;  1 drivers
v0x130e849a0_0 .net *"_ivl_3", 0 0, L_0x120e6d5e0;  1 drivers
v0x130e84a40_0 .net *"_ivl_5", 0 0, L_0x120e6d690;  1 drivers
L_0x120e6d420 .reduce/or L_0x120e6d860;
S_0x130e84ad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e84340;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e84ad0
v0x130e84d20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e84d20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e84d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.154 ;
    %load/vec4 v0x130e84d20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.155, 5;
    %load/vec4 v0x130e84d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e84d20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.154;
T_76.155 ;
    %end;
S_0x130e85530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e83150;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e85530
v0x130e85780_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e85780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e85780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.156 ;
    %load/vec4 v0x130e85780_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.157, 5;
    %load/vec4 v0x130e85780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e85780_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.156;
T_77.157 ;
    %end;
S_0x130e85aa0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e82f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e85c70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e85cb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e881d0_0 .net "in", 3 0, L_0x120e6d380;  1 drivers
v0x130e88290_0 .net "out", 1 0, L_0x120e6d220;  alias, 1 drivers
v0x130e88340_0 .net "vld", 0 0, L_0x120e6cf70;  alias, 1 drivers
L_0x120e6c930 .part L_0x120e6d380, 0, 2;
L_0x120e6ce50 .part L_0x120e6d380, 2, 2;
S_0x130e85e80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e85aa0;
 .timescale -9 -12;
L_0x120e6cf70 .functor OR 1, L_0x120e6c4f0, L_0x120e6ca50, C4<0>, C4<0>;
L_0x1280409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e879d0_0 .net/2u *"_ivl_4", 0 0, L_0x1280409e8;  1 drivers
v0x130e87a90_0 .net *"_ivl_6", 1 0, L_0x120e6d020;  1 drivers
v0x130e87b30_0 .net *"_ivl_8", 1 0, L_0x120e6d100;  1 drivers
v0x130e87be0_0 .net "out_h", 0 0, L_0x120e6cd20;  1 drivers
v0x130e87ca0_0 .net "out_l", 0 0, L_0x120e6c800;  1 drivers
v0x130e87d70_0 .net "out_vh", 0 0, L_0x120e6ca50;  1 drivers
v0x130e87e20_0 .net "out_vl", 0 0, L_0x120e6c4f0;  1 drivers
L_0x120e6d020 .concat [ 1 1 0 0], L_0x120e6cd20, L_0x1280409e8;
L_0x120e6d100 .concat [ 1 1 0 0], L_0x120e6c800, L_0x120e6c4f0;
L_0x120e6d220 .functor MUXZ 2, L_0x120e6d100, L_0x120e6d020, L_0x120e6ca50, C4<>;
S_0x130e86040 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e85e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e85d30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e85d70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e86a70_0 .net "in", 1 0, L_0x120e6ce50;  1 drivers
v0x130e86b30_0 .net "out", 0 0, L_0x120e6cd20;  alias, 1 drivers
v0x130e86be0_0 .net "vld", 0 0, L_0x120e6ca50;  alias, 1 drivers
L_0x120e6caf0 .part L_0x120e6ce50, 1, 1;
L_0x120e6cc80 .part L_0x120e6ce50, 0, 1;
S_0x130e863c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e86040;
 .timescale -9 -12;
L_0x120e6cbd0 .functor NOT 1, L_0x120e6caf0, C4<0>, C4<0>, C4<0>;
L_0x120e6cd20 .functor AND 1, L_0x120e6cbd0, L_0x120e6cc80, C4<1>, C4<1>;
v0x130e86590_0 .net *"_ivl_2", 0 0, L_0x120e6caf0;  1 drivers
v0x130e86650_0 .net *"_ivl_3", 0 0, L_0x120e6cbd0;  1 drivers
v0x130e866f0_0 .net *"_ivl_5", 0 0, L_0x120e6cc80;  1 drivers
L_0x120e6ca50 .reduce/or L_0x120e6ce50;
S_0x130e86780 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e86040;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e86780
v0x130e869d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e869d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e869d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.158 ;
    %load/vec4 v0x130e869d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.159, 5;
    %load/vec4 v0x130e869d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e869d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.158;
T_78.159 ;
    %end;
S_0x130e86ce0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e85e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e86eb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e86ef0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e87760_0 .net "in", 1 0, L_0x120e6c930;  1 drivers
v0x130e87820_0 .net "out", 0 0, L_0x120e6c800;  alias, 1 drivers
v0x130e878d0_0 .net "vld", 0 0, L_0x120e6c4f0;  alias, 1 drivers
L_0x120e6c5d0 .part L_0x120e6c930, 1, 1;
L_0x120e6c760 .part L_0x120e6c930, 0, 1;
S_0x130e870c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e86ce0;
 .timescale -9 -12;
L_0x120e6c6b0 .functor NOT 1, L_0x120e6c5d0, C4<0>, C4<0>, C4<0>;
L_0x120e6c800 .functor AND 1, L_0x120e6c6b0, L_0x120e6c760, C4<1>, C4<1>;
v0x130e87280_0 .net *"_ivl_2", 0 0, L_0x120e6c5d0;  1 drivers
v0x130e87340_0 .net *"_ivl_3", 0 0, L_0x120e6c6b0;  1 drivers
v0x130e873e0_0 .net *"_ivl_5", 0 0, L_0x120e6c760;  1 drivers
L_0x120e6c4f0 .reduce/or L_0x120e6c930;
S_0x130e87470 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e86ce0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e87470
v0x130e876c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e876c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e876c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.160 ;
    %load/vec4 v0x130e876c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.161, 5;
    %load/vec4 v0x130e876c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e876c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.160;
T_79.161 ;
    %end;
S_0x130e87ed0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e85aa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e87ed0
v0x130e88120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e88120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e88120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.162 ;
    %load/vec4 v0x130e88120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.163, 5;
    %load/vec4 v0x130e88120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e88120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.162;
T_80.163 ;
    %end;
S_0x130e88940 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e82bb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e88940
v0x130e88b90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e88b90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e88b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.164 ;
    %load/vec4 v0x130e88b90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.165, 5;
    %load/vec4 v0x130e88b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e88b90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.164;
T_81.165 ;
    %end;
S_0x130e893b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e7c3b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e893b0
v0x130e89600_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x130e89600_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e89600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.166 ;
    %load/vec4 v0x130e89600_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.167, 5;
    %load/vec4 v0x130e89600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e89600_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.166;
T_82.167 ;
    %end;
S_0x130e89920 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e7c1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e89af0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130e89b30 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x130e96c70_0 .net "in", 15 0, L_0x120e6c410;  1 drivers
v0x130e96d30_0 .net "out", 3 0, L_0x120e6c2b0;  alias, 1 drivers
v0x130e96de0_0 .net "vld", 0 0, L_0x120e6c000;  alias, 1 drivers
L_0x120e69ab0 .part L_0x120e6c410, 0, 8;
L_0x120e6bf20 .part L_0x120e6c410, 8, 8;
S_0x130e89d00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e89920;
 .timescale -9 -12;
L_0x120e6c000 .functor OR 1, L_0x120e696a0, L_0x120e6bb10, C4<0>, C4<0>;
L_0x1280409a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e96470_0 .net/2u *"_ivl_4", 0 0, L_0x1280409a0;  1 drivers
v0x130e96530_0 .net *"_ivl_6", 3 0, L_0x120e6c0b0;  1 drivers
v0x130e965d0_0 .net *"_ivl_8", 3 0, L_0x120e6c190;  1 drivers
v0x130e96680_0 .net "out_h", 2 0, L_0x120e6bdc0;  1 drivers
v0x130e96740_0 .net "out_l", 2 0, L_0x120e69950;  1 drivers
v0x130e96810_0 .net "out_vh", 0 0, L_0x120e6bb10;  1 drivers
v0x130e968c0_0 .net "out_vl", 0 0, L_0x120e696a0;  1 drivers
L_0x120e6c0b0 .concat [ 3 1 0 0], L_0x120e6bdc0, L_0x1280409a0;
L_0x120e6c190 .concat [ 3 1 0 0], L_0x120e69950, L_0x120e696a0;
L_0x120e6c2b0 .functor MUXZ 4, L_0x120e6c190, L_0x120e6c0b0, L_0x120e6bb10, C4<>;
S_0x130e89ec0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e89d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e89bb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e89bf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e8ff00_0 .net "in", 7 0, L_0x120e6bf20;  1 drivers
v0x130e8ffc0_0 .net "out", 2 0, L_0x120e6bdc0;  alias, 1 drivers
v0x130e90070_0 .net "vld", 0 0, L_0x120e6bb10;  alias, 1 drivers
L_0x120e6a9e0 .part L_0x120e6bf20, 0, 4;
L_0x120e6ba30 .part L_0x120e6bf20, 4, 4;
S_0x130e8a240 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e89ec0;
 .timescale -9 -12;
L_0x120e6bb10 .functor OR 1, L_0x120e6a5d0, L_0x120e6b500, C4<0>, C4<0>;
L_0x128040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e8f700_0 .net/2u *"_ivl_4", 0 0, L_0x128040958;  1 drivers
v0x130e8f7c0_0 .net *"_ivl_6", 2 0, L_0x120e6bbc0;  1 drivers
v0x130e8f860_0 .net *"_ivl_8", 2 0, L_0x120e6bca0;  1 drivers
v0x130e8f910_0 .net "out_h", 1 0, L_0x120e6b8d0;  1 drivers
v0x130e8f9d0_0 .net "out_l", 1 0, L_0x120e6a880;  1 drivers
v0x130e8faa0_0 .net "out_vh", 0 0, L_0x120e6b500;  1 drivers
v0x130e8fb50_0 .net "out_vl", 0 0, L_0x120e6a5d0;  1 drivers
L_0x120e6bbc0 .concat [ 2 1 0 0], L_0x120e6b8d0, L_0x128040958;
L_0x120e6bca0 .concat [ 2 1 0 0], L_0x120e6a880, L_0x120e6a5d0;
L_0x120e6bdc0 .functor MUXZ 3, L_0x120e6bca0, L_0x120e6bbc0, L_0x120e6b500, C4<>;
S_0x130e8a410 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e8a240;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e8a0d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e8a110 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e8caf0_0 .net "in", 3 0, L_0x120e6ba30;  1 drivers
v0x130e8cbb0_0 .net "out", 1 0, L_0x120e6b8d0;  alias, 1 drivers
v0x130e8cc60_0 .net "vld", 0 0, L_0x120e6b500;  alias, 1 drivers
L_0x120e6aec0 .part L_0x120e6ba30, 0, 2;
L_0x120e6b3e0 .part L_0x120e6ba30, 2, 2;
S_0x130e8a790 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e8a410;
 .timescale -9 -12;
L_0x120e6b500 .functor OR 1, L_0x120e6aa80, L_0x120e6afe0, C4<0>, C4<0>;
L_0x128040910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e8c2f0_0 .net/2u *"_ivl_4", 0 0, L_0x128040910;  1 drivers
v0x130e8c3b0_0 .net *"_ivl_6", 1 0, L_0x120e64440;  1 drivers
v0x130e8c450_0 .net *"_ivl_8", 1 0, L_0x120e6b7b0;  1 drivers
v0x130e8c500_0 .net "out_h", 0 0, L_0x120e6b2b0;  1 drivers
v0x130e8c5c0_0 .net "out_l", 0 0, L_0x120e6ad90;  1 drivers
v0x130e8c690_0 .net "out_vh", 0 0, L_0x120e6afe0;  1 drivers
v0x130e8c740_0 .net "out_vl", 0 0, L_0x120e6aa80;  1 drivers
L_0x120e64440 .concat [ 1 1 0 0], L_0x120e6b2b0, L_0x128040910;
L_0x120e6b7b0 .concat [ 1 1 0 0], L_0x120e6ad90, L_0x120e6aa80;
L_0x120e6b8d0 .functor MUXZ 2, L_0x120e6b7b0, L_0x120e64440, L_0x120e6afe0, C4<>;
S_0x130e8a960 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e8a790;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e8a620 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e8a660 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e8b390_0 .net "in", 1 0, L_0x120e6b3e0;  1 drivers
v0x130e8b450_0 .net "out", 0 0, L_0x120e6b2b0;  alias, 1 drivers
v0x130e8b500_0 .net "vld", 0 0, L_0x120e6afe0;  alias, 1 drivers
L_0x120e6b080 .part L_0x120e6b3e0, 1, 1;
L_0x120e6b210 .part L_0x120e6b3e0, 0, 1;
S_0x130e8ace0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e8a960;
 .timescale -9 -12;
L_0x120e6b160 .functor NOT 1, L_0x120e6b080, C4<0>, C4<0>, C4<0>;
L_0x120e6b2b0 .functor AND 1, L_0x120e6b160, L_0x120e6b210, C4<1>, C4<1>;
v0x130e8aeb0_0 .net *"_ivl_2", 0 0, L_0x120e6b080;  1 drivers
v0x130e8af70_0 .net *"_ivl_3", 0 0, L_0x120e6b160;  1 drivers
v0x130e8b010_0 .net *"_ivl_5", 0 0, L_0x120e6b210;  1 drivers
L_0x120e6afe0 .reduce/or L_0x120e6b3e0;
S_0x130e8b0a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e8a960;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e8b0a0
v0x130e8b2f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e8b2f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e8b2f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.168 ;
    %load/vec4 v0x130e8b2f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.169, 5;
    %load/vec4 v0x130e8b2f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e8b2f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.168;
T_83.169 ;
    %end;
S_0x130e8b600 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e8a790;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e8b7d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e8b810 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e8c080_0 .net "in", 1 0, L_0x120e6aec0;  1 drivers
v0x130e8c140_0 .net "out", 0 0, L_0x120e6ad90;  alias, 1 drivers
v0x130e8c1f0_0 .net "vld", 0 0, L_0x120e6aa80;  alias, 1 drivers
L_0x120e6ab60 .part L_0x120e6aec0, 1, 1;
L_0x120e6acf0 .part L_0x120e6aec0, 0, 1;
S_0x130e8b9e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e8b600;
 .timescale -9 -12;
L_0x120e6ac40 .functor NOT 1, L_0x120e6ab60, C4<0>, C4<0>, C4<0>;
L_0x120e6ad90 .functor AND 1, L_0x120e6ac40, L_0x120e6acf0, C4<1>, C4<1>;
v0x130e8bba0_0 .net *"_ivl_2", 0 0, L_0x120e6ab60;  1 drivers
v0x130e8bc60_0 .net *"_ivl_3", 0 0, L_0x120e6ac40;  1 drivers
v0x130e8bd00_0 .net *"_ivl_5", 0 0, L_0x120e6acf0;  1 drivers
L_0x120e6aa80 .reduce/or L_0x120e6aec0;
S_0x130e8bd90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e8b600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e8bd90
v0x130e8bfe0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e8bfe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e8bfe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.170 ;
    %load/vec4 v0x130e8bfe0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.171, 5;
    %load/vec4 v0x130e8bfe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e8bfe0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.170;
T_84.171 ;
    %end;
S_0x130e8c7f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e8a410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e8c7f0
v0x130e8ca40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e8ca40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e8ca40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.172 ;
    %load/vec4 v0x130e8ca40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.173, 5;
    %load/vec4 v0x130e8ca40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e8ca40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.172;
T_85.173 ;
    %end;
S_0x130e8cd60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e8a240;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e8cf30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e8cf70 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e8f490_0 .net "in", 3 0, L_0x120e6a9e0;  1 drivers
v0x130e8f550_0 .net "out", 1 0, L_0x120e6a880;  alias, 1 drivers
v0x130e8f600_0 .net "vld", 0 0, L_0x120e6a5d0;  alias, 1 drivers
L_0x120e69f90 .part L_0x120e6a9e0, 0, 2;
L_0x120e6a4b0 .part L_0x120e6a9e0, 2, 2;
S_0x130e8d140 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e8cd60;
 .timescale -9 -12;
L_0x120e6a5d0 .functor OR 1, L_0x120e69b50, L_0x120e6a0b0, C4<0>, C4<0>;
L_0x1280408c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e8ec90_0 .net/2u *"_ivl_4", 0 0, L_0x1280408c8;  1 drivers
v0x130e8ed50_0 .net *"_ivl_6", 1 0, L_0x120e6a680;  1 drivers
v0x130e8edf0_0 .net *"_ivl_8", 1 0, L_0x120e6a760;  1 drivers
v0x130e8eea0_0 .net "out_h", 0 0, L_0x120e6a380;  1 drivers
v0x130e8ef60_0 .net "out_l", 0 0, L_0x120e69e60;  1 drivers
v0x130e8f030_0 .net "out_vh", 0 0, L_0x120e6a0b0;  1 drivers
v0x130e8f0e0_0 .net "out_vl", 0 0, L_0x120e69b50;  1 drivers
L_0x120e6a680 .concat [ 1 1 0 0], L_0x120e6a380, L_0x1280408c8;
L_0x120e6a760 .concat [ 1 1 0 0], L_0x120e69e60, L_0x120e69b50;
L_0x120e6a880 .functor MUXZ 2, L_0x120e6a760, L_0x120e6a680, L_0x120e6a0b0, C4<>;
S_0x130e8d300 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e8d140;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e8cff0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e8d030 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e8dd30_0 .net "in", 1 0, L_0x120e6a4b0;  1 drivers
v0x130e8ddf0_0 .net "out", 0 0, L_0x120e6a380;  alias, 1 drivers
v0x130e8dea0_0 .net "vld", 0 0, L_0x120e6a0b0;  alias, 1 drivers
L_0x120e6a150 .part L_0x120e6a4b0, 1, 1;
L_0x120e6a2e0 .part L_0x120e6a4b0, 0, 1;
S_0x130e8d680 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e8d300;
 .timescale -9 -12;
L_0x120e6a230 .functor NOT 1, L_0x120e6a150, C4<0>, C4<0>, C4<0>;
L_0x120e6a380 .functor AND 1, L_0x120e6a230, L_0x120e6a2e0, C4<1>, C4<1>;
v0x130e8d850_0 .net *"_ivl_2", 0 0, L_0x120e6a150;  1 drivers
v0x130e8d910_0 .net *"_ivl_3", 0 0, L_0x120e6a230;  1 drivers
v0x130e8d9b0_0 .net *"_ivl_5", 0 0, L_0x120e6a2e0;  1 drivers
L_0x120e6a0b0 .reduce/or L_0x120e6a4b0;
S_0x130e8da40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e8d300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e8da40
v0x130e8dc90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e8dc90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e8dc90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.174 ;
    %load/vec4 v0x130e8dc90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.175, 5;
    %load/vec4 v0x130e8dc90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e8dc90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.174;
T_86.175 ;
    %end;
S_0x130e8dfa0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e8d140;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e8e170 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e8e1b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e8ea20_0 .net "in", 1 0, L_0x120e69f90;  1 drivers
v0x130e8eae0_0 .net "out", 0 0, L_0x120e69e60;  alias, 1 drivers
v0x130e8eb90_0 .net "vld", 0 0, L_0x120e69b50;  alias, 1 drivers
L_0x120e69c30 .part L_0x120e69f90, 1, 1;
L_0x120e69dc0 .part L_0x120e69f90, 0, 1;
S_0x130e8e380 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e8dfa0;
 .timescale -9 -12;
L_0x120e69d10 .functor NOT 1, L_0x120e69c30, C4<0>, C4<0>, C4<0>;
L_0x120e69e60 .functor AND 1, L_0x120e69d10, L_0x120e69dc0, C4<1>, C4<1>;
v0x130e8e540_0 .net *"_ivl_2", 0 0, L_0x120e69c30;  1 drivers
v0x130e8e600_0 .net *"_ivl_3", 0 0, L_0x120e69d10;  1 drivers
v0x130e8e6a0_0 .net *"_ivl_5", 0 0, L_0x120e69dc0;  1 drivers
L_0x120e69b50 .reduce/or L_0x120e69f90;
S_0x130e8e730 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e8dfa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e8e730
v0x130e8e980_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e8e980_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e8e980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.176 ;
    %load/vec4 v0x130e8e980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.177, 5;
    %load/vec4 v0x130e8e980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e8e980_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.176;
T_87.177 ;
    %end;
S_0x130e8f190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e8cd60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e8f190
v0x130e8f3e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e8f3e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e8f3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.178 ;
    %load/vec4 v0x130e8f3e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.179, 5;
    %load/vec4 v0x130e8f3e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e8f3e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.178;
T_88.179 ;
    %end;
S_0x130e8fc00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e89ec0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e8fc00
v0x130e8fe50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e8fe50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e8fe50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.180 ;
    %load/vec4 v0x130e8fe50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.181, 5;
    %load/vec4 v0x130e8fe50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e8fe50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.180;
T_89.181 ;
    %end;
S_0x130e90170 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e89d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e90340 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130e90380 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130e96200_0 .net "in", 7 0, L_0x120e69ab0;  1 drivers
v0x130e962c0_0 .net "out", 2 0, L_0x120e69950;  alias, 1 drivers
v0x130e96370_0 .net "vld", 0 0, L_0x120e696a0;  alias, 1 drivers
L_0x120e68690 .part L_0x120e69ab0, 0, 4;
L_0x120e695c0 .part L_0x120e69ab0, 4, 4;
S_0x130e90550 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e90170;
 .timescale -9 -12;
L_0x120e696a0 .functor OR 1, L_0x120e68280, L_0x120e691b0, C4<0>, C4<0>;
L_0x128040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e95a00_0 .net/2u *"_ivl_4", 0 0, L_0x128040880;  1 drivers
v0x130e95ac0_0 .net *"_ivl_6", 2 0, L_0x120e69750;  1 drivers
v0x130e95b60_0 .net *"_ivl_8", 2 0, L_0x120e69830;  1 drivers
v0x130e95c10_0 .net "out_h", 1 0, L_0x120e69460;  1 drivers
v0x130e95cd0_0 .net "out_l", 1 0, L_0x120e68530;  1 drivers
v0x130e95da0_0 .net "out_vh", 0 0, L_0x120e691b0;  1 drivers
v0x130e95e50_0 .net "out_vl", 0 0, L_0x120e68280;  1 drivers
L_0x120e69750 .concat [ 2 1 0 0], L_0x120e69460, L_0x128040880;
L_0x120e69830 .concat [ 2 1 0 0], L_0x120e68530, L_0x120e68280;
L_0x120e69950 .functor MUXZ 3, L_0x120e69830, L_0x120e69750, L_0x120e691b0, C4<>;
S_0x130e90710 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e90550;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e90400 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e90440 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e92df0_0 .net "in", 3 0, L_0x120e695c0;  1 drivers
v0x130e92eb0_0 .net "out", 1 0, L_0x120e69460;  alias, 1 drivers
v0x130e92f60_0 .net "vld", 0 0, L_0x120e691b0;  alias, 1 drivers
L_0x120e68b70 .part L_0x120e695c0, 0, 2;
L_0x120e69090 .part L_0x120e695c0, 2, 2;
S_0x130e90a90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e90710;
 .timescale -9 -12;
L_0x120e691b0 .functor OR 1, L_0x120e68730, L_0x120e68c90, C4<0>, C4<0>;
L_0x128040838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e925f0_0 .net/2u *"_ivl_4", 0 0, L_0x128040838;  1 drivers
v0x130e926b0_0 .net *"_ivl_6", 1 0, L_0x120e69260;  1 drivers
v0x130e92750_0 .net *"_ivl_8", 1 0, L_0x120e69340;  1 drivers
v0x130e92800_0 .net "out_h", 0 0, L_0x120e68f60;  1 drivers
v0x130e928c0_0 .net "out_l", 0 0, L_0x120e68a40;  1 drivers
v0x130e92990_0 .net "out_vh", 0 0, L_0x120e68c90;  1 drivers
v0x130e92a40_0 .net "out_vl", 0 0, L_0x120e68730;  1 drivers
L_0x120e69260 .concat [ 1 1 0 0], L_0x120e68f60, L_0x128040838;
L_0x120e69340 .concat [ 1 1 0 0], L_0x120e68a40, L_0x120e68730;
L_0x120e69460 .functor MUXZ 2, L_0x120e69340, L_0x120e69260, L_0x120e68c90, C4<>;
S_0x130e90c60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e90a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e90920 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e90960 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e91690_0 .net "in", 1 0, L_0x120e69090;  1 drivers
v0x130e91750_0 .net "out", 0 0, L_0x120e68f60;  alias, 1 drivers
v0x130e91800_0 .net "vld", 0 0, L_0x120e68c90;  alias, 1 drivers
L_0x120e68d30 .part L_0x120e69090, 1, 1;
L_0x120e68ec0 .part L_0x120e69090, 0, 1;
S_0x130e90fe0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e90c60;
 .timescale -9 -12;
L_0x120e68e10 .functor NOT 1, L_0x120e68d30, C4<0>, C4<0>, C4<0>;
L_0x120e68f60 .functor AND 1, L_0x120e68e10, L_0x120e68ec0, C4<1>, C4<1>;
v0x130e911b0_0 .net *"_ivl_2", 0 0, L_0x120e68d30;  1 drivers
v0x130e91270_0 .net *"_ivl_3", 0 0, L_0x120e68e10;  1 drivers
v0x130e91310_0 .net *"_ivl_5", 0 0, L_0x120e68ec0;  1 drivers
L_0x120e68c90 .reduce/or L_0x120e69090;
S_0x130e913a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e90c60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e913a0
v0x130e915f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130e915f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e915f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.182 ;
    %load/vec4 v0x130e915f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.183, 5;
    %load/vec4 v0x130e915f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e915f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.182;
T_90.183 ;
    %end;
S_0x130e91900 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e90a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e91ad0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e91b10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e92380_0 .net "in", 1 0, L_0x120e68b70;  1 drivers
v0x130e92440_0 .net "out", 0 0, L_0x120e68a40;  alias, 1 drivers
v0x130e924f0_0 .net "vld", 0 0, L_0x120e68730;  alias, 1 drivers
L_0x120e68810 .part L_0x120e68b70, 1, 1;
L_0x120e689a0 .part L_0x120e68b70, 0, 1;
S_0x130e91ce0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e91900;
 .timescale -9 -12;
L_0x120e688f0 .functor NOT 1, L_0x120e68810, C4<0>, C4<0>, C4<0>;
L_0x120e68a40 .functor AND 1, L_0x120e688f0, L_0x120e689a0, C4<1>, C4<1>;
v0x130e91ea0_0 .net *"_ivl_2", 0 0, L_0x120e68810;  1 drivers
v0x130e91f60_0 .net *"_ivl_3", 0 0, L_0x120e688f0;  1 drivers
v0x130e92000_0 .net *"_ivl_5", 0 0, L_0x120e689a0;  1 drivers
L_0x120e68730 .reduce/or L_0x120e68b70;
S_0x130e92090 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e91900;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e92090
v0x130e922e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130e922e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e922e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.184 ;
    %load/vec4 v0x130e922e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.185, 5;
    %load/vec4 v0x130e922e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e922e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.184;
T_91.185 ;
    %end;
S_0x130e92af0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e90710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e92af0
v0x130e92d40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e92d40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e92d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.186 ;
    %load/vec4 v0x130e92d40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.187, 5;
    %load/vec4 v0x130e92d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e92d40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.186;
T_92.187 ;
    %end;
S_0x130e93060 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e90550;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e93230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130e93270 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130e95790_0 .net "in", 3 0, L_0x120e68690;  1 drivers
v0x130e95850_0 .net "out", 1 0, L_0x120e68530;  alias, 1 drivers
v0x130e95900_0 .net "vld", 0 0, L_0x120e68280;  alias, 1 drivers
L_0x120e67c40 .part L_0x120e68690, 0, 2;
L_0x120e68160 .part L_0x120e68690, 2, 2;
S_0x130e93440 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130e93060;
 .timescale -9 -12;
L_0x120e68280 .functor OR 1, L_0x120e67800, L_0x120e67d60, C4<0>, C4<0>;
L_0x1280407f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e94f90_0 .net/2u *"_ivl_4", 0 0, L_0x1280407f0;  1 drivers
v0x130e95050_0 .net *"_ivl_6", 1 0, L_0x120e68330;  1 drivers
v0x130e950f0_0 .net *"_ivl_8", 1 0, L_0x120e68410;  1 drivers
v0x130e951a0_0 .net "out_h", 0 0, L_0x120e68030;  1 drivers
v0x130e95260_0 .net "out_l", 0 0, L_0x120e67b10;  1 drivers
v0x130e95330_0 .net "out_vh", 0 0, L_0x120e67d60;  1 drivers
v0x130e953e0_0 .net "out_vl", 0 0, L_0x120e67800;  1 drivers
L_0x120e68330 .concat [ 1 1 0 0], L_0x120e68030, L_0x1280407f0;
L_0x120e68410 .concat [ 1 1 0 0], L_0x120e67b10, L_0x120e67800;
L_0x120e68530 .functor MUXZ 2, L_0x120e68410, L_0x120e68330, L_0x120e67d60, C4<>;
S_0x130e93600 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130e93440;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e932f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e93330 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e94030_0 .net "in", 1 0, L_0x120e68160;  1 drivers
v0x130e940f0_0 .net "out", 0 0, L_0x120e68030;  alias, 1 drivers
v0x130e941a0_0 .net "vld", 0 0, L_0x120e67d60;  alias, 1 drivers
L_0x120e67e00 .part L_0x120e68160, 1, 1;
L_0x120e67f90 .part L_0x120e68160, 0, 1;
S_0x130e93980 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e93600;
 .timescale -9 -12;
L_0x120e67ee0 .functor NOT 1, L_0x120e67e00, C4<0>, C4<0>, C4<0>;
L_0x120e68030 .functor AND 1, L_0x120e67ee0, L_0x120e67f90, C4<1>, C4<1>;
v0x130e93b50_0 .net *"_ivl_2", 0 0, L_0x120e67e00;  1 drivers
v0x130e93c10_0 .net *"_ivl_3", 0 0, L_0x120e67ee0;  1 drivers
v0x130e93cb0_0 .net *"_ivl_5", 0 0, L_0x120e67f90;  1 drivers
L_0x120e67d60 .reduce/or L_0x120e68160;
S_0x130e93d40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e93600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e93d40
v0x130e93f90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130e93f90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e93f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.188 ;
    %load/vec4 v0x130e93f90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.189, 5;
    %load/vec4 v0x130e93f90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e93f90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.188;
T_93.189 ;
    %end;
S_0x130e942a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130e93440;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130e94470 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130e944b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130e94d20_0 .net "in", 1 0, L_0x120e67c40;  1 drivers
v0x130e94de0_0 .net "out", 0 0, L_0x120e67b10;  alias, 1 drivers
v0x130e94e90_0 .net "vld", 0 0, L_0x120e67800;  alias, 1 drivers
L_0x120e678e0 .part L_0x120e67c40, 1, 1;
L_0x120e67a70 .part L_0x120e67c40, 0, 1;
S_0x130e94680 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130e942a0;
 .timescale -9 -12;
L_0x120e679c0 .functor NOT 1, L_0x120e678e0, C4<0>, C4<0>, C4<0>;
L_0x120e67b10 .functor AND 1, L_0x120e679c0, L_0x120e67a70, C4<1>, C4<1>;
v0x130e94840_0 .net *"_ivl_2", 0 0, L_0x120e678e0;  1 drivers
v0x130e94900_0 .net *"_ivl_3", 0 0, L_0x120e679c0;  1 drivers
v0x130e949a0_0 .net *"_ivl_5", 0 0, L_0x120e67a70;  1 drivers
L_0x120e67800 .reduce/or L_0x120e67c40;
S_0x130e94a30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e942a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e94a30
v0x130e94c80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e94c80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e94c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.190 ;
    %load/vec4 v0x130e94c80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.191, 5;
    %load/vec4 v0x130e94c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e94c80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.190;
T_94.191 ;
    %end;
S_0x130e95490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e93060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e95490
v0x130e956e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e956e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e956e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.192 ;
    %load/vec4 v0x130e956e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.193, 5;
    %load/vec4 v0x130e956e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e956e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.192;
T_95.193 ;
    %end;
S_0x130e95f00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e90170;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e95f00
v0x130e96150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130e96150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e96150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.194 ;
    %load/vec4 v0x130e96150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.195, 5;
    %load/vec4 v0x130e96150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e96150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.194;
T_96.195 ;
    %end;
S_0x130e96970 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e89920;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e96970
v0x130e96bc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x130e96bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e96bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.196 ;
    %load/vec4 v0x130e96bc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.197, 5;
    %load/vec4 v0x130e96bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e96bc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.196;
T_97.197 ;
    %end;
S_0x130e973e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130e7be60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e973e0
v0x130e97630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x130e97630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e97630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.198 ;
    %load/vec4 v0x130e97630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.199, 5;
    %load/vec4 v0x130e97630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e97630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.198;
T_98.199 ;
    %end;
S_0x130e97950 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x130e7bab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130e97950
v0x130e97bb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x130e97bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130e97bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.200 ;
    %load/vec4 v0x130e97bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.201, 5;
    %load/vec4 v0x130e97bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130e97bb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.200;
T_99.201 ;
    %end;
S_0x130e98be0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x130e98ea0 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1280410a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e99460_0 .net/2u *"_ivl_0", 0 0, L_0x1280410a8;  1 drivers
L_0x1280410f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130e99520_0 .net/2u *"_ivl_4", 0 0, L_0x1280410f0;  1 drivers
v0x130e995c0_0 .net "a", 7 0, L_0x120e75130;  1 drivers
v0x130e99670_0 .net "ain", 8 0, L_0x120e74df0;  1 drivers
v0x130e99730_0 .net "b", 7 0, L_0x120e74430;  1 drivers
v0x130e99810_0 .net "bin", 8 0, L_0x120e74f10;  1 drivers
v0x130e998b0_0 .net "c", 8 0, L_0x120e75030;  alias, 1 drivers
L_0x120e74df0 .concat [ 8 1 0 0], L_0x120e75130, L_0x1280410a8;
L_0x120e74f10 .concat [ 8 1 0 0], L_0x120e74430, L_0x1280410f0;
S_0x130e98fb0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x130e98be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x130e99170 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x130e98f20_0 .net "a", 8 0, L_0x120e74df0;  alias, 1 drivers
v0x130e992a0_0 .net "b", 8 0, L_0x120e74f10;  alias, 1 drivers
v0x130e99350_0 .net "c", 8 0, L_0x120e75030;  alias, 1 drivers
L_0x120e75030 .arith/sub 9, L_0x120e74df0, L_0x120e74f10;
S_0x130e999a0 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x130e31130;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x130e99b60 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x130e99ba0 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x120e83730 .functor NOT 8, L_0x120e84250, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x120e83ac0 .functor NOT 1, L_0x120e83a20, C4<0>, C4<0>, C4<0>;
L_0x120e83cf0 .functor OR 1, L_0x120e83ac0, L_0x120e83c10, C4<0>, C4<0>;
v0x130e9a210_0 .net *"_ivl_10", 0 0, L_0x120e83ac0;  1 drivers
v0x130e9a2c0_0 .net *"_ivl_13", 1 0, L_0x120e83b30;  1 drivers
v0x130e9a370_0 .net *"_ivl_15", 0 0, L_0x120e83c10;  1 drivers
v0x130e9a420_0 .net *"_ivl_17", 0 0, L_0x120e83cf0;  1 drivers
v0x130e9a4c0_0 .net *"_ivl_19", 4 0, L_0x120e83de0;  1 drivers
L_0x128041b58 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x130e9a5b0_0 .net/2u *"_ivl_20", 4 0, L_0x128041b58;  1 drivers
v0x130e9a660_0 .net *"_ivl_22", 4 0, L_0x120e83ec0;  1 drivers
v0x130e9a710_0 .net *"_ivl_25", 4 0, L_0x120e84000;  1 drivers
v0x130e9a7c0_0 .net *"_ivl_5", 0 0, L_0x120e83820;  1 drivers
v0x130e9a8d0_0 .net *"_ivl_9", 0 0, L_0x120e83a20;  1 drivers
v0x130e9a980_0 .net "e_o", 1 0, L_0x120e83140;  alias, 1 drivers
v0x130e9aa30_0 .net "exp_o", 7 0, L_0x120e84250;  1 drivers
v0x130e9aae0_0 .net "exp_oN", 7 0, L_0x120e838c0;  1 drivers
v0x130e9ab90_0 .net "exp_oN_tmp", 7 0, L_0x120e831e0;  1 drivers
v0x130e9ac50_0 .net "r_o", 4 0, L_0x120e84170;  alias, 1 drivers
L_0x120e83140 .part L_0x120e84250, 0, 2;
L_0x120e83820 .part L_0x120e84250, 7, 1;
L_0x120e838c0 .functor MUXZ 8, L_0x120e84250, L_0x120e831e0, L_0x120e83820, C4<>;
L_0x120e83a20 .part L_0x120e84250, 7, 1;
L_0x120e83b30 .part L_0x120e838c0, 0, 2;
L_0x120e83c10 .reduce/or L_0x120e83b30;
L_0x120e83de0 .part L_0x120e838c0, 2, 5;
L_0x120e83ec0 .arith/sum 5, L_0x120e83de0, L_0x128041b58;
L_0x120e84000 .part L_0x120e838c0, 2, 5;
L_0x120e84170 .functor MUXZ 5, L_0x120e84000, L_0x120e83ec0, L_0x120e83cf0, C4<>;
S_0x130e99d70 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x130e999a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x130e99f40 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x128041b10 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x130e99fc0_0 .net/2u *"_ivl_0", 7 0, L_0x128041b10;  1 drivers
v0x130e9a080_0 .net "a", 7 0, L_0x120e83730;  1 drivers
v0x130e9a120_0 .net "c", 7 0, L_0x120e831e0;  alias, 1 drivers
L_0x120e831e0 .arith/sum 8, L_0x120e83730, L_0x128041b10;
S_0x130ea0200 .scope function.vec4.s32, "full_nbits_abs" "full_nbits_abs" 3 19, 3 19 0, S_0x130e21dd0;
 .timescale -9 -12;
v0x130ea03e0_0 .var "P", 31 0;
; Variable full_nbits_abs is vec4 return value of scope S_0x130ea0200
TD_fault_checker_tb.dut.full_nbits_abs ;
    %load/vec4 v0x130ea03e0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_100.202, 4;
    %load/vec4 v0x130ea03e0_0;
    %inv;
    %addi 1, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %ret/vec4 0, 0, 32;  Assign to full_nbits_abs (store_vec4_to_lval)
    %jmp T_100.203;
T_100.202 ;
    %load/vec4 v0x130ea03e0_0;
    %ret/vec4 0, 0, 32;  Assign to full_nbits_abs (store_vec4_to_lval)
T_100.203 ;
    %end;
S_0x130ea0500 .scope function.vec4.u32, "get_frac_index" "get_frac_index" 3 112, 3 112 0, S_0x130e21dd0;
 .timescale -9 -12;
v0x130ea06c0_0 .var "P", 31 0;
v0x130ea0780_0 .var/i "count", 31 0;
v0x130ea0830_0 .var/i "es", 31 0;
; Variable get_frac_index is vec4 return value of scope S_0x130ea0500
v0x130ea09a0_0 .var/i "j", 31 0;
v0x130ea0a90_0 .var/i "nbits", 31 0;
v0x130ea0b40_0 .var/i "num", 31 0;
v0x130ea0bf0_0 .var "regime_sign", 0 0;
TD_fault_checker_tb.dut.get_frac_index ;
    %load/vec4 v0x130ea0a90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_101.204, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_101.205;
T_101.204 ;
    %load/vec4 v0x130ea06c0_0;
    %load/vec4 v0x130ea0a90_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x130ea0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130ea0780_0, 0, 32;
    %load/vec4 v0x130ea0a90_0;
    %subi 2, 0, 32;
    %store/vec4 v0x130ea09a0_0, 0, 32;
T_101.206 ;
    %load/vec4 v0x130ea09a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_101.207, 5;
    %load/vec4 v0x130ea06c0_0;
    %load/vec4 v0x130ea09a0_0;
    %part/s 1;
    %load/vec4 v0x130ea0bf0_0;
    %cmp/e;
    %jmp/0xz  T_101.208, 4;
    %load/vec4 v0x130ea0780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x130ea0780_0, 0, 32;
    %jmp T_101.209;
T_101.208 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x130ea09a0_0, 0, 32;
T_101.209 ;
    %load/vec4 v0x130ea09a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ea09a0_0, 0, 32;
    %jmp T_101.206;
T_101.207 ;
    %load/vec4 v0x130ea0a90_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x130ea0780_0;
    %add;
    %load/vec4 v0x130ea0830_0;
    %add;
    %cmp/s;
    %jmp/0xz  T_101.210, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_101.211;
T_101.210 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x130ea0780_0;
    %add;
    %load/vec4 v0x130ea0830_0;
    %add;
    %load/vec4 v0x130ea0b40_0;
    %subi 1, 0, 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
T_101.211 ;
T_101.205 ;
    %end;
S_0x130ea0c90 .scope function.vec4.s7, "get_scale" "get_scale" 3 64, 3 64 0, S_0x130e21dd0;
 .timescale -9 -12;
v0x130ea0e90_0 .var "P", 31 0;
v0x130ea0f30_0 .var "P_in", 31 0;
v0x130ea0fd0_0 .var "X", 31 0;
v0x130ea1080_0 .var/i "current_nbits", 31 0;
v0x130ea1130_0 .var "exponent", 1 0;
v0x130ea1220_0 .var/i "full_nbits", 31 0;
; Variable get_scale is vec4 return value of scope S_0x130ea0c90
v0x130ea1380_0 .var/i "k", 31 0;
v0x130ea1430_0 .var "low_part", 29 0;
v0x130ea1540_0 .var "low_part_shifted", 31 0;
v0x130ea15f0_0 .var "mask", 31 0;
v0x130ea16a0_0 .var "rc", 0 0;
v0x130ea1740_0 .var/i "regime", 31 0;
v0x130ea17f0_0 .var "xin", 31 0;
v0x130ea18a0_0 .var "xin_r", 31 0;
v0x130ea1950_0 .var "xin_tmp", 31 0;
TD_fault_checker_tb.dut.get_scale ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x130ea1080_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %store/vec4 v0x130ea15f0_0, 0, 32;
    %load/vec4 v0x130ea0f30_0;
    %load/vec4 v0x130ea15f0_0;
    %and;
    %store/vec4 v0x130ea0e90_0, 0, 32;
    %load/vec4 v0x130ea0e90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.212, 4;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
    %jmp T_102.213;
T_102.212 ;
    %load/vec4 v0x130ea0e90_0;
    %load/vec4 v0x130ea1080_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x130ea16a0_0, 0, 1;
    %load/vec4 v0x130ea0e90_0;
    %store/vec4 v0x130ea17f0_0, 0, 32;
    %load/vec4 v0x130ea16a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.214, 8;
    %load/vec4 v0x130ea17f0_0;
    %inv;
    %load/vec4 v0x130ea15f0_0;
    %and;
    %store/vec4 v0x130ea18a0_0, 0, 32;
    %jmp T_102.215;
T_102.214 ;
    %load/vec4 v0x130ea17f0_0;
    %store/vec4 v0x130ea18a0_0, 0, 32;
T_102.215 ;
    %load/vec4 v0x130ea18a0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x130ea1080_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x130ea16a0_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x130ea0fd0_0, 0, 32;
    %load/vec4 v0x130ea0fd0_0;
    %load/vec4 v0x130ea1080_0;
    %store/vec4 v0x130e31010_0, 0, 32;
    %store/vec4 v0x130e310a0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.count_leading_zeros, S_0x130e22150;
    %store/vec4 v0x130ea1380_0, 0, 32;
    %load/vec4 v0x130ea16a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.216, 8;
    %load/vec4 v0x130ea1380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ea1740_0, 0, 32;
    %jmp T_102.217;
T_102.216 ;
    %load/vec4 v0x130ea1380_0;
    %store/vec4 v0x130ea1740_0, 0, 32;
T_102.217 ;
    %load/vec4 v0x130ea1080_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_102.218, 5;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x130ea1430_0, 0, 30;
    %jmp T_102.219;
T_102.218 ;
    %load/vec4 v0x130ea17f0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x130ea1080_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 30;
    %store/vec4 v0x130ea1430_0, 0, 30;
T_102.219 ;
    %load/vec4 v0x130ea1430_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x130ea1540_0, 0, 32;
    %load/vec4 v0x130ea1540_0;
    %load/vec4 v0x130ea1380_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x130ea15f0_0;
    %and;
    %store/vec4 v0x130ea1950_0, 0, 32;
    %load/vec4 v0x130ea1950_0;
    %load/vec4 v0x130ea1080_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 3, 0, 32;
    %and;
    %pad/u 2;
    %store/vec4 v0x130ea1130_0, 0, 2;
    %load/vec4 v0x130ea1740_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x130ea1130_0;
    %pad/u 32;
    %or;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
T_102.213 ;
    %end;
S_0x130ea1a00 .scope function.vec4.s1, "posit_trunc_check" "posit_trunc_check" 3 141, 3 141 0, S_0x130e21dd0;
 .timescale -9 -12;
v0x130ea1bc0_0 .var "PA", 31 0;
v0x130ea1c80_0 .var "PB", 31 0;
v0x130ea1d20_0 .var/i "current_nbits", 31 0;
v0x130ea1db0_0 .var/i "es", 31 0;
v0x130ea1e60_0 .var/i "frac_indexA", 31 0;
v0x130ea1f50_0 .var/i "frac_indexB", 31 0;
v0x130ea2000_0 .var/i "frac_size", 31 0;
; Variable posit_trunc_check is vec4 return value of scope S_0x130ea1a00
TD_fault_checker_tb.dut.posit_trunc_check ;
    %load/vec4 v0x130ea1bc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_103.222, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x130ea1c80_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_103.222;
    %jmp/0xz  T_103.220, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_103.221;
T_103.220 ;
    %load/vec4 v0x130ea1bc0_0;
    %load/vec4 v0x130ea1d20_0;
    %load/vec4 v0x130ea1db0_0;
    %load/vec4 v0x130ea2000_0;
    %store/vec4 v0x130ea0b40_0, 0, 32;
    %store/vec4 v0x130ea0830_0, 0, 32;
    %store/vec4 v0x130ea0a90_0, 0, 32;
    %store/vec4 v0x130ea06c0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x130ea0500;
    %store/vec4 v0x130ea1e60_0, 0, 32;
    %load/vec4 v0x130ea1c80_0;
    %load/vec4 v0x130ea1d20_0;
    %load/vec4 v0x130ea1db0_0;
    %load/vec4 v0x130ea2000_0;
    %store/vec4 v0x130ea0b40_0, 0, 32;
    %store/vec4 v0x130ea0830_0, 0, 32;
    %store/vec4 v0x130ea0a90_0, 0, 32;
    %store/vec4 v0x130ea06c0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x130ea0500;
    %store/vec4 v0x130ea1f50_0, 0, 32;
    %load/vec4 v0x130ea1e60_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_103.227, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x130ea1e60_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_103.227;
    %jmp/1 T_103.226, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x130ea1f50_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_103.226;
    %jmp/1 T_103.225, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x130ea1f50_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_103.225;
    %jmp/0xz  T_103.223, 5;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_103.224;
T_103.223 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
T_103.224 ;
T_103.221 ;
    %end;
S_0x130ea2150 .scope module, "punt_adder" "posit_add" 3 181, 4 2 0, S_0x130e21dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x130ea2310 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x130ea2350 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x130ea2390 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x120e882b0 .functor BUFZ 1, L_0x120eb5c90, C4<0>, C4<0>, C4<0>;
L_0x120e888d0 .functor NOT 1, L_0x120e88540, C4<0>, C4<0>, C4<0>;
L_0x120e88980 .functor AND 1, L_0x120e88830, L_0x120e888d0, C4<1>, C4<1>;
L_0x120e88b70 .functor NOT 1, L_0x120e88700, C4<0>, C4<0>, C4<0>;
L_0x120e88c00 .functor AND 1, L_0x120e88a70, L_0x120e88b70, C4<1>, C4<1>;
L_0x120e88de0 .functor OR 1, L_0x120e88d40, L_0x120e88540, C4<0>, C4<0>;
L_0x120e88e90 .functor NOT 1, L_0x120e88de0, C4<0>, C4<0>, C4<0>;
L_0x120e89090 .functor OR 1, L_0x120e88f80, L_0x120e88700, C4<0>, C4<0>;
L_0x120e89120 .functor NOT 1, L_0x120e89090, C4<0>, C4<0>, C4<0>;
L_0x120e89220 .functor OR 1, L_0x120e88980, L_0x120e88c00, C4<0>, C4<0>;
L_0x120e89310 .functor AND 1, L_0x120e88e90, L_0x120e89120, C4<1>, C4<1>;
L_0x120ea1a60 .functor XNOR 1, L_0x120e88330, L_0x120e883d0, C4<0>, C4<0>;
L_0x120ea37b0 .functor BUFZ 5, L_0x120ea34c0, C4<00000>, C4<00000>, C4<00000>;
L_0x120ea5580 .functor OR 1, L_0x120ea3680, L_0x120ea56c0, C4<0>, C4<0>;
L_0x120eb3d10 .functor OR 1, L_0x120eb3bd0, L_0x120eb3fd0, C4<0>, C4<0>;
L_0x120ea38a0 .functor AND 1, L_0x120eb1810, L_0x120eb3d10, C4<1>, C4<1>;
L_0x120eb41b0 .functor AND 1, L_0x120eb1770, L_0x120eb1810, C4<1>, C4<1>;
L_0x120eb42f0 .functor OR 1, L_0x120eb3bd0, L_0x120eb3fd0, C4<0>, C4<0>;
L_0x120eb40b0 .functor NOT 1, L_0x120eb42f0, C4<0>, C4<0>, C4<0>;
L_0x120eb4440 .functor AND 1, L_0x120eb41b0, L_0x120eb40b0, C4<1>, C4<1>;
L_0x120eb44b0 .functor OR 1, L_0x120ea38a0, L_0x120eb4440, C4<0>, C4<0>;
L_0x120eb5320 .functor OR 1, L_0x120e89220, L_0x120e89310, C4<0>, C4<0>;
L_0x120eb5430 .functor NOT 1, L_0x120eb5390, C4<0>, C4<0>, C4<0>;
L_0x120eb55a0 .functor OR 1, L_0x120eb5320, L_0x120eb5430, C4<0>, C4<0>;
L_0x120eb5ad0 .functor BUFZ 1, L_0x120e882b0, C4<0>, C4<0>, C4<0>;
v0x120e0fda0_0 .net "DSR_e_diff", 4 0, L_0x120ea37b0;  1 drivers
v0x120e0fe50_0 .net "DSR_left_out", 31 0, L_0x120eb0b10;  1 drivers
v0x120e0fef0_0 .net "DSR_left_out_t", 31 0, L_0x120eb08e0;  1 drivers
v0x120e0ffc0_0 .net "DSR_right_in", 31 0, L_0x120e872a0;  1 drivers
v0x120e10070_0 .net "DSR_right_out", 31 0, L_0x120ea4c10;  1 drivers
v0x120e101c0_0 .net "G", 0 0, L_0x120eb1810;  1 drivers
v0x120e10250_0 .net "L", 0 0, L_0x120eb1770;  1 drivers
v0x120e102e0_0 .net "LOD_in", 31 0, L_0x120ea58b0;  1 drivers
v0x120e10380_0 .net "R", 0 0, L_0x120eb3bd0;  1 drivers
v0x120e10490_0 .net "St", 0 0, L_0x120eb3fd0;  1 drivers
v0x120e10520_0 .net *"_ivl_10", 30 0, L_0x120e884a0;  1 drivers
v0x120e105d0_0 .net *"_ivl_100", 0 0, L_0x120ea3250;  1 drivers
L_0x1280430b8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x120e10670_0 .net/2u *"_ivl_101", 4 0, L_0x1280430b8;  1 drivers
v0x120e10720_0 .net *"_ivl_104", 4 0, L_0x120ea35e0;  1 drivers
v0x120e107d0_0 .net *"_ivl_112", 0 0, L_0x120ea3680;  1 drivers
v0x120e10880_0 .net *"_ivl_114", 0 0, L_0x120ea56c0;  1 drivers
v0x120e10930_0 .net *"_ivl_115", 0 0, L_0x120ea5580;  1 drivers
v0x120e10ac0_0 .net *"_ivl_118", 30 0, L_0x120ea55f0;  1 drivers
v0x120e10b50_0 .net *"_ivl_124", 0 0, L_0x120eb0a70;  1 drivers
v0x120e10c00_0 .net *"_ivl_126", 30 0, L_0x120ea5950;  1 drivers
L_0x128043928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e10cb0_0 .net/2u *"_ivl_127", 0 0, L_0x128043928;  1 drivers
v0x120e10d60_0 .net *"_ivl_129", 31 0, L_0x120eb0c80;  1 drivers
L_0x128043a00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x120e10e10_0 .net/2u *"_ivl_135", 2 0, L_0x128043a00;  1 drivers
v0x120e10ec0_0 .net *"_ivl_14", 30 0, L_0x120e88660;  1 drivers
L_0x128043c88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e10f70_0 .net/2u *"_ivl_143", 31 0, L_0x128043c88;  1 drivers
v0x120e11020_0 .net *"_ivl_154", 33 0, L_0x120eb3c70;  1 drivers
v0x120e110d0_0 .net *"_ivl_157", 0 0, L_0x120eb3d10;  1 drivers
v0x120e11180_0 .net *"_ivl_159", 0 0, L_0x120ea38a0;  1 drivers
v0x120e11230_0 .net *"_ivl_161", 0 0, L_0x120eb41b0;  1 drivers
v0x120e112e0_0 .net *"_ivl_163", 0 0, L_0x120eb42f0;  1 drivers
v0x120e11390_0 .net *"_ivl_165", 0 0, L_0x120eb40b0;  1 drivers
v0x120e11440_0 .net *"_ivl_167", 0 0, L_0x120eb4440;  1 drivers
L_0x128043cd0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e114f0_0 .net/2u *"_ivl_171", 30 0, L_0x128043cd0;  1 drivers
v0x120e109e0_0 .net *"_ivl_177", 31 0, L_0x120eb4b50;  1 drivers
v0x120e11780_0 .net *"_ivl_18", 0 0, L_0x120e88830;  1 drivers
L_0x128043da8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e11810_0 .net *"_ivl_180", 26 0, L_0x128043da8;  1 drivers
L_0x128043df0 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x120e118b0_0 .net/2u *"_ivl_181", 31 0, L_0x128043df0;  1 drivers
v0x120e11960_0 .net *"_ivl_183", 0 0, L_0x120eb4710;  1 drivers
v0x120e11a00_0 .net *"_ivl_186", 31 0, L_0x120eb4830;  1 drivers
v0x120e11ab0_0 .net *"_ivl_188", 31 0, L_0x120eb4bf0;  1 drivers
v0x120e11b60_0 .net *"_ivl_19", 0 0, L_0x120e888d0;  1 drivers
L_0x128043e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e11c10_0 .net *"_ivl_191", 31 0, L_0x128043e38;  1 drivers
v0x120e11cc0_0 .net *"_ivl_194", 31 0, L_0x120eb4e60;  1 drivers
v0x120e11d70_0 .net *"_ivl_197", 0 0, L_0x120eb5320;  1 drivers
v0x120e11e20_0 .net *"_ivl_200", 0 0, L_0x120eb5390;  1 drivers
v0x120e11ed0_0 .net *"_ivl_201", 0 0, L_0x120eb5430;  1 drivers
v0x120e11f80_0 .net *"_ivl_203", 0 0, L_0x120eb55a0;  1 drivers
L_0x128043e80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e12030_0 .net/2u *"_ivl_205", 30 0, L_0x128043e80;  1 drivers
v0x120e120e0_0 .net *"_ivl_207", 31 0, L_0x120eb5610;  1 drivers
v0x120e12190_0 .net *"_ivl_210", 30 0, L_0x120eb5100;  1 drivers
v0x120e12240_0 .net *"_ivl_211", 31 0, L_0x120eb51a0;  1 drivers
v0x120e122f0_0 .net *"_ivl_24", 0 0, L_0x120e88a70;  1 drivers
v0x120e123a0_0 .net *"_ivl_25", 0 0, L_0x120e88b70;  1 drivers
v0x120e12450_0 .net *"_ivl_30", 0 0, L_0x120e88d40;  1 drivers
v0x120e12500_0 .net *"_ivl_31", 0 0, L_0x120e88de0;  1 drivers
v0x120e125b0_0 .net *"_ivl_36", 0 0, L_0x120e88f80;  1 drivers
v0x120e12660_0 .net *"_ivl_37", 0 0, L_0x120e89090;  1 drivers
L_0x128042068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e12710_0 .net *"_ivl_45", 31 0, L_0x128042068;  1 drivers
v0x120e127c0_0 .net *"_ivl_48", 31 0, L_0x120e894a0;  1 drivers
L_0x1280420b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e12870_0 .net *"_ivl_51", 31 0, L_0x1280420b0;  1 drivers
v0x120e12920_0 .net *"_ivl_54", 31 0, L_0x120e896c0;  1 drivers
v0x120e129d0_0 .net *"_ivl_62", 30 0, L_0x120ea1650;  1 drivers
v0x120e12a80_0 .net *"_ivl_64", 30 0, L_0x120ea16f0;  1 drivers
v0x120e12b30_0 .net *"_ivl_65", 0 0, L_0x120ea15b0;  1 drivers
L_0x128042de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x120e12bd0_0 .net/2u *"_ivl_67", 0 0, L_0x128042de8;  1 drivers
L_0x128042e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e115a0_0 .net/2u *"_ivl_69", 0 0, L_0x128042e30;  1 drivers
v0x120e11650_0 .net *"_ivl_98", 2 0, L_0x120ea33a0;  1 drivers
v0x120e12c60_0 .net "add_m", 32 0, L_0x120ea5300;  1 drivers
v0x120e12cf0_0 .net "add_m_in1", 31 0, L_0x120e87b10;  1 drivers
v0x120e12d80_0 .net "diff", 8 0, L_0x120ea3070;  1 drivers
v0x120e12e10_0 .net "done", 0 0, L_0x120eb5ad0;  alias, 1 drivers
v0x120e12ea0_0 .net "e1", 1 0, L_0x120e95410;  1 drivers
v0x120e12f30_0 .net "e2", 1 0, L_0x120ea1120;  1 drivers
v0x120e12fc0_0 .net "e_o", 1 0, L_0x120eb1380;  1 drivers
v0x120e13050_0 .net "exp_diff", 4 0, L_0x120ea34c0;  1 drivers
v0x120e130e0_0 .net "in1", 31 0, v0x120e58d40_0;  alias, 1 drivers
v0x120e13190_0 .net "in1_gt_in2", 0 0, L_0x120ea18c0;  1 drivers
v0x120e13220_0 .net "in2", 31 0, v0x120e58df0_0;  alias, 1 drivers
v0x120e132e0_0 .net "inf", 0 0, L_0x120e89220;  alias, 1 drivers
v0x120e13370_0 .net "inf1", 0 0, L_0x120e88980;  1 drivers
v0x120e13410_0 .net "inf2", 0 0, L_0x120e88c00;  1 drivers
v0x120e134b0_0 .net "le", 1 0, L_0x120ea20c0;  1 drivers
v0x120e13560_0 .net "le_o", 8 0, L_0x120eb1510;  1 drivers
v0x120e13620_0 .net "le_o_tmp", 8 0, L_0x120eb10e0;  1 drivers
v0x120e136b0_0 .net "left_shift", 4 0, L_0x120eaf3a0;  1 drivers
v0x120e13750_0 .net "lm", 30 0, L_0x120ea23d0;  1 drivers
v0x120e13800_0 .net "lr", 4 0, L_0x120ea1e00;  1 drivers
v0x120e138c0_0 .net "lr_N", 5 0, L_0x120ea2830;  1 drivers
v0x120e13970_0 .net "lrc", 0 0, L_0x120ea1c10;  1 drivers
v0x120e13a20_0 .net "ls", 0 0, L_0x120ea1810;  1 drivers
v0x120e13ab0_0 .net "m1", 30 0, L_0x120ea1370;  1 drivers
v0x120e13b50_0 .net "m2", 30 0, L_0x120ea1490;  1 drivers
v0x120e13c00_0 .net "mant1", 29 0, L_0x120e95540;  1 drivers
v0x120e13cc0_0 .net "mant2", 29 0, L_0x120ea1250;  1 drivers
v0x120e13d70_0 .net "mant_ovf", 1 0, L_0x120ea54e0;  1 drivers
v0x120e13e10_0 .net "op", 0 0, L_0x120ea1a60;  1 drivers
v0x120e13ec0_0 .net "out", 31 0, L_0x120eb59b0;  alias, 1 drivers
v0x120e13f60_0 .net "r_o", 4 0, L_0x120eb23b0;  1 drivers
v0x120e14040_0 .net "rc1", 0 0, L_0x120e899a0;  1 drivers
v0x120e140d0_0 .net "rc2", 0 0, L_0x120e956d0;  1 drivers
v0x120e14180_0 .net "regime1", 4 0, L_0x120e93bf0;  1 drivers
v0x120e14230_0 .net "regime2", 4 0, L_0x120e9f8e0;  1 drivers
v0x120e142e0_0 .net "rnd_ulp", 31 0, L_0x120eb43a0;  1 drivers
v0x120e14390_0 .net "s1", 0 0, L_0x120e88330;  1 drivers
v0x120e14420_0 .net "s2", 0 0, L_0x120e883d0;  1 drivers
v0x120e144b0_0 .net "se", 1 0, L_0x120ea1ea0;  1 drivers
v0x120e14560_0 .net "sm", 30 0, L_0x120ea2160;  1 drivers
v0x120e14610_0 .net "sr", 4 0, L_0x120ea1cb0;  1 drivers
v0x120e146d0_0 .net "sr_N", 5 0, L_0x120ea2cd0;  1 drivers
v0x120e14780_0 .net "src", 0 0, L_0x120ea1960;  1 drivers
v0x120e14830_0 .net "start", 0 0, L_0x120eb5c90;  1 drivers
v0x120e148c0_0 .net "start0", 0 0, L_0x120e882b0;  1 drivers
v0x120e14950_0 .net "tmp1_o", 98 0, L_0x120eb3a00;  1 drivers
v0x120e14a10_0 .net "tmp1_oN", 31 0, L_0x120eb4f40;  1 drivers
v0x120e14ab0_0 .net "tmp1_o_rnd", 31 0, L_0x120eb5060;  1 drivers
v0x120e14b60_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x120eb4970;  1 drivers
v0x120e14c40_0 .net "tmp_o", 66 0, L_0x120e880d0;  1 drivers
v0x120e14cf0_0 .net "ulp", 0 0, L_0x120eb44b0;  1 drivers
v0x120e14d90_0 .net "xin1", 31 0, L_0x120e895a0;  1 drivers
v0x120e14e30_0 .net "xin2", 31 0, L_0x120e897c0;  1 drivers
v0x120e14ee0_0 .net "zero", 0 0, L_0x120e89310;  alias, 1 drivers
v0x120e14f70_0 .net "zero1", 0 0, L_0x120e88e90;  1 drivers
v0x120e15010_0 .net "zero2", 0 0, L_0x120e89120;  1 drivers
v0x120e150b0_0 .net "zero_tmp1", 0 0, L_0x120e88540;  1 drivers
v0x120e15150_0 .net "zero_tmp2", 0 0, L_0x120e88700;  1 drivers
L_0x120e87c30 .part L_0x120eb1510, 7, 1;
L_0x120e88030 .part L_0x120eb1510, 7, 1;
L_0x120e87f70 .part L_0x120eb0b10, 0, 31;
L_0x120e88330 .part v0x120e58d40_0, 31, 1;
L_0x120e883d0 .part v0x120e58df0_0, 31, 1;
L_0x120e884a0 .part v0x120e58d40_0, 0, 31;
L_0x120e88540 .reduce/or L_0x120e884a0;
L_0x120e88660 .part v0x120e58df0_0, 0, 31;
L_0x120e88700 .reduce/or L_0x120e88660;
L_0x120e88830 .part v0x120e58d40_0, 31, 1;
L_0x120e88a70 .part v0x120e58df0_0, 31, 1;
L_0x120e88d40 .part v0x120e58d40_0, 31, 1;
L_0x120e88f80 .part v0x120e58df0_0, 31, 1;
L_0x120e894a0 .arith/sub 32, L_0x128042068, v0x120e58d40_0;
L_0x120e895a0 .functor MUXZ 32, v0x120e58d40_0, L_0x120e894a0, L_0x120e88330, C4<>;
L_0x120e896c0 .arith/sub 32, L_0x1280420b0, v0x120e58df0_0;
L_0x120e897c0 .functor MUXZ 32, v0x120e58df0_0, L_0x120e896c0, L_0x120e883d0, C4<>;
L_0x120ea1370 .concat [ 30 1 0 0], L_0x120e95540, L_0x120e88540;
L_0x120ea1490 .concat [ 30 1 0 0], L_0x120ea1250, L_0x120e88700;
L_0x120ea1650 .part L_0x120e895a0, 0, 31;
L_0x120ea16f0 .part L_0x120e897c0, 0, 31;
L_0x120ea15b0 .cmp/ge 31, L_0x120ea1650, L_0x120ea16f0;
L_0x120ea18c0 .functor MUXZ 1, L_0x128042e30, L_0x128042de8, L_0x120ea15b0, C4<>;
L_0x120ea1810 .functor MUXZ 1, L_0x120e883d0, L_0x120e88330, L_0x120ea18c0, C4<>;
L_0x120ea1c10 .functor MUXZ 1, L_0x120e956d0, L_0x120e899a0, L_0x120ea18c0, C4<>;
L_0x120ea1960 .functor MUXZ 1, L_0x120e899a0, L_0x120e956d0, L_0x120ea18c0, C4<>;
L_0x120ea1e00 .functor MUXZ 5, L_0x120e9f8e0, L_0x120e93bf0, L_0x120ea18c0, C4<>;
L_0x120ea1cb0 .functor MUXZ 5, L_0x120e93bf0, L_0x120e9f8e0, L_0x120ea18c0, C4<>;
L_0x120ea20c0 .functor MUXZ 2, L_0x120ea1120, L_0x120e95410, L_0x120ea18c0, C4<>;
L_0x120ea1ea0 .functor MUXZ 2, L_0x120e95410, L_0x120ea1120, L_0x120ea18c0, C4<>;
L_0x120ea23d0 .functor MUXZ 31, L_0x120ea1490, L_0x120ea1370, L_0x120ea18c0, C4<>;
L_0x120ea2160 .functor MUXZ 31, L_0x120ea1370, L_0x120ea1490, L_0x120ea18c0, C4<>;
L_0x120ea3170 .concat [ 2 6 0 0], L_0x120ea20c0, L_0x120ea2830;
L_0x120ea2470 .concat [ 2 6 0 0], L_0x120ea1ea0, L_0x120ea2cd0;
L_0x120ea33a0 .part L_0x120ea3070, 5, 3;
L_0x120ea3250 .reduce/or L_0x120ea33a0;
L_0x120ea35e0 .part L_0x120ea3070, 0, 5;
L_0x120ea34c0 .functor MUXZ 5, L_0x120ea35e0, L_0x1280430b8, L_0x120ea3250, C4<>;
L_0x120ea54e0 .part L_0x120ea5300, 31, 2;
L_0x120ea3680 .part L_0x120ea5300, 32, 1;
L_0x120ea56c0 .part L_0x120ea5300, 31, 1;
L_0x120ea55f0 .part L_0x120ea5300, 0, 31;
L_0x120ea58b0 .concat [ 31 1 0 0], L_0x120ea55f0, L_0x120ea5580;
L_0x120eb09d0 .part L_0x120ea5300, 1, 32;
L_0x120eb0a70 .part L_0x120eb08e0, 31, 1;
L_0x120ea5950 .part L_0x120eb08e0, 0, 31;
L_0x120eb0c80 .concat [ 1 31 0 0], L_0x128043928, L_0x120ea5950;
L_0x120eb0b10 .functor MUXZ 32, L_0x120eb0c80, L_0x120eb08e0, L_0x120eb0a70, C4<>;
L_0x120eb1260 .concat [ 2 6 0 0], L_0x120ea20c0, L_0x120ea2830;
L_0x120eb0d20 .concat [ 5 3 0 0], L_0x120eaf3a0, L_0x128043a00;
L_0x120eb1690 .part L_0x120ea54e0, 1, 1;
L_0x120eb2490 .part L_0x120eb1510, 0, 8;
L_0x120eb3ab0 .concat [ 32 67 0 0], L_0x128043c88, L_0x120e880d0;
L_0x120eb1770 .part L_0x120eb3a00, 36, 1;
L_0x120eb1810 .part L_0x120eb3a00, 35, 1;
L_0x120eb3bd0 .part L_0x120eb3a00, 34, 1;
L_0x120eb3c70 .part L_0x120eb3a00, 0, 34;
L_0x120eb3fd0 .reduce/or L_0x120eb3c70;
L_0x120eb43a0 .concat [ 1 31 0 0], L_0x120eb44b0, L_0x128043cd0;
L_0x120eb4a70 .part L_0x120eb3a00, 35, 32;
L_0x120eb4b50 .concat [ 5 27 0 0], L_0x120eb23b0, L_0x128043da8;
L_0x120eb4710 .cmp/gt 32, L_0x128043df0, L_0x120eb4b50;
L_0x120eb4830 .part L_0x120eb4970, 0, 32;
L_0x120eb4bf0 .part L_0x120eb3a00, 35, 32;
L_0x120eb5060 .functor MUXZ 32, L_0x120eb4bf0, L_0x120eb4830, L_0x120eb4710, C4<>;
L_0x120eb4e60 .arith/sub 32, L_0x128043e38, L_0x120eb5060;
L_0x120eb4f40 .functor MUXZ 32, L_0x120eb5060, L_0x120eb4e60, L_0x120ea1810, C4<>;
L_0x120eb5390 .part L_0x120eb0b10, 31, 1;
L_0x120eb5610 .concat [ 31 1 0 0], L_0x128043e80, L_0x120e89220;
L_0x120eb5100 .part L_0x120eb4f40, 1, 31;
L_0x120eb51a0 .concat [ 31 1 0 0], L_0x120eb5100, L_0x120ea1810;
L_0x120eb59b0 .functor MUXZ 32, L_0x120eb51a0, L_0x120eb5610, L_0x120eb55a0, C4<>;
S_0x130ea2640 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x130ea2410 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x130ea2450 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x120eb08e0 .functor BUFZ 32, L_0x120eb03a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1280438e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ea3e60_0 .net *"_ivl_11", 0 0, L_0x1280438e0;  1 drivers
v0x130ea3f20_0 .net *"_ivl_6", 0 0, L_0x120eb04c0;  1 drivers
v0x130ea3fd0_0 .net *"_ivl_7", 31 0, L_0x120eb0620;  1 drivers
v0x130ea4090_0 .net *"_ivl_9", 30 0, L_0x120eb0560;  1 drivers
v0x130ea4140_0 .net "a", 31 0, L_0x120eb09d0;  1 drivers
v0x130ea4230_0 .net "b", 4 0, L_0x120eaf3a0;  alias, 1 drivers
v0x130ea42e0_0 .net "c", 31 0, L_0x120eb08e0;  alias, 1 drivers
v0x130ea4390 .array "tmp", 0 4;
v0x130ea4390_0 .net v0x130ea4390 0, 31 0, L_0x120eb07c0; 1 drivers
v0x130ea4390_1 .net v0x130ea4390 1, 31 0, L_0x120eaf760; 1 drivers
v0x130ea4390_2 .net v0x130ea4390 2, 31 0, L_0x120eafb60; 1 drivers
v0x130ea4390_3 .net v0x130ea4390 3, 31 0, L_0x120eaff20; 1 drivers
v0x130ea4390_4 .net v0x130ea4390 4, 31 0, L_0x120eb03a0; 1 drivers
L_0x120eaf540 .part L_0x120eaf3a0, 1, 1;
L_0x120eaf8c0 .part L_0x120eaf3a0, 2, 1;
L_0x120eafc80 .part L_0x120eaf3a0, 3, 1;
L_0x120eb0040 .part L_0x120eaf3a0, 4, 1;
L_0x120eb04c0 .part L_0x120eaf3a0, 0, 1;
L_0x120eb0560 .part L_0x120eb09d0, 0, 31;
L_0x120eb0620 .concat [ 1 31 0 0], L_0x1280438e0, L_0x120eb0560;
L_0x120eb07c0 .functor MUXZ 32, L_0x120eb09d0, L_0x120eb0620, L_0x120eb04c0, C4<>;
S_0x130ea29c0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x130ea2640;
 .timescale -9 -12;
P_0x130ea2ba0 .param/l "i" 1 4 296, +C4<01>;
v0x130ea2c40_0 .net *"_ivl_1", 0 0, L_0x120eaf540;  1 drivers
v0x130ea2cd0_0 .net *"_ivl_3", 31 0, L_0x120eaf680;  1 drivers
v0x130ea2d60_0 .net *"_ivl_5", 29 0, L_0x120eaf5e0;  1 drivers
L_0x1280437c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130ea2df0_0 .net *"_ivl_7", 1 0, L_0x1280437c0;  1 drivers
L_0x120eaf5e0 .part L_0x120eb07c0, 0, 30;
L_0x120eaf680 .concat [ 2 30 0 0], L_0x1280437c0, L_0x120eaf5e0;
L_0x120eaf760 .functor MUXZ 32, L_0x120eb07c0, L_0x120eaf680, L_0x120eaf540, C4<>;
S_0x130ea2e90 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x130ea2640;
 .timescale -9 -12;
P_0x130ea3070 .param/l "i" 1 4 296, +C4<010>;
v0x130ea3100_0 .net *"_ivl_1", 0 0, L_0x120eaf8c0;  1 drivers
v0x130ea31b0_0 .net *"_ivl_3", 31 0, L_0x120eafa40;  1 drivers
v0x130ea3260_0 .net *"_ivl_5", 27 0, L_0x120eaf960;  1 drivers
L_0x128043808 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x130ea3320_0 .net *"_ivl_7", 3 0, L_0x128043808;  1 drivers
L_0x120eaf960 .part L_0x120eaf760, 0, 28;
L_0x120eafa40 .concat [ 4 28 0 0], L_0x128043808, L_0x120eaf960;
L_0x120eafb60 .functor MUXZ 32, L_0x120eaf760, L_0x120eafa40, L_0x120eaf8c0, C4<>;
S_0x130ea33d0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x130ea2640;
 .timescale -9 -12;
P_0x130ea35c0 .param/l "i" 1 4 296, +C4<011>;
v0x130ea3650_0 .net *"_ivl_1", 0 0, L_0x120eafc80;  1 drivers
v0x130ea3700_0 .net *"_ivl_3", 31 0, L_0x120eafe00;  1 drivers
v0x130ea37b0_0 .net *"_ivl_5", 23 0, L_0x120eafd20;  1 drivers
L_0x128043850 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130ea3870_0 .net *"_ivl_7", 7 0, L_0x128043850;  1 drivers
L_0x120eafd20 .part L_0x120eafb60, 0, 24;
L_0x120eafe00 .concat [ 8 24 0 0], L_0x128043850, L_0x120eafd20;
L_0x120eaff20 .functor MUXZ 32, L_0x120eafb60, L_0x120eafe00, L_0x120eafc80, C4<>;
S_0x130ea3920 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x130ea2640;
 .timescale -9 -12;
P_0x130ea3af0 .param/l "i" 1 4 296, +C4<0100>;
v0x130ea3b90_0 .net *"_ivl_1", 0 0, L_0x120eb0040;  1 drivers
v0x130ea3c40_0 .net *"_ivl_3", 31 0, L_0x120eb0280;  1 drivers
v0x130ea3cf0_0 .net *"_ivl_5", 15 0, L_0x120eb01e0;  1 drivers
L_0x128043898 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130ea3db0_0 .net *"_ivl_7", 15 0, L_0x128043898;  1 drivers
L_0x120eb01e0 .part L_0x120eaff20, 0, 16;
L_0x120eb0280 .concat [ 16 16 0 0], L_0x128043898, L_0x120eb01e0;
L_0x120eb03a0 .functor MUXZ 32, L_0x120eaff20, L_0x120eb0280, L_0x120eb0040, C4<>;
S_0x130ea44e0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x130ea46b0 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x130ea46f0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x120ea4c10 .functor BUFZ 32, L_0x120ea46f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128043220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ea5d50_0 .net *"_ivl_11", 0 0, L_0x128043220;  1 drivers
v0x130ea5e10_0 .net *"_ivl_6", 0 0, L_0x120ea4810;  1 drivers
v0x130ea5ec0_0 .net *"_ivl_7", 31 0, L_0x120ea4950;  1 drivers
v0x130ea5f80_0 .net *"_ivl_9", 30 0, L_0x120ea48b0;  1 drivers
v0x130ea6030_0 .net "a", 31 0, L_0x120e872a0;  alias, 1 drivers
v0x130ea6120_0 .net "b", 4 0, L_0x120ea37b0;  alias, 1 drivers
v0x130ea61d0_0 .net "c", 31 0, L_0x120ea4c10;  alias, 1 drivers
v0x130ea6280 .array "tmp", 0 4;
v0x130ea6280_0 .net v0x130ea6280 0, 31 0, L_0x120ea4ab0; 1 drivers
v0x130ea6280_1 .net v0x130ea6280 1, 31 0, L_0x120ea3b30; 1 drivers
v0x130ea6280_2 .net v0x130ea6280 2, 31 0, L_0x120ea3f70; 1 drivers
v0x130ea6280_3 .net v0x130ea6280 3, 31 0, L_0x120ea4330; 1 drivers
v0x130ea6280_4 .net v0x130ea6280 4, 31 0, L_0x120ea46f0; 1 drivers
L_0x120ea3910 .part L_0x120ea37b0, 1, 1;
L_0x120ea3c90 .part L_0x120ea37b0, 2, 1;
L_0x120ea4090 .part L_0x120ea37b0, 3, 1;
L_0x120ea4450 .part L_0x120ea37b0, 4, 1;
L_0x120ea4810 .part L_0x120ea37b0, 0, 1;
L_0x120ea48b0 .part L_0x120e872a0, 1, 31;
L_0x120ea4950 .concat [ 31 1 0 0], L_0x120ea48b0, L_0x128043220;
L_0x120ea4ab0 .functor MUXZ 32, L_0x120e872a0, L_0x120ea4950, L_0x120ea4810, C4<>;
S_0x130ea48c0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x130ea44e0;
 .timescale -9 -12;
P_0x130ea4a90 .param/l "i" 1 4 317, +C4<01>;
v0x130ea4b30_0 .net *"_ivl_1", 0 0, L_0x120ea3910;  1 drivers
v0x130ea4bc0_0 .net *"_ivl_3", 31 0, L_0x120ea3a50;  1 drivers
v0x130ea4c50_0 .net *"_ivl_5", 29 0, L_0x120ea39b0;  1 drivers
L_0x128043100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130ea4ce0_0 .net *"_ivl_7", 1 0, L_0x128043100;  1 drivers
L_0x120ea39b0 .part L_0x120ea4ab0, 2, 30;
L_0x120ea3a50 .concat [ 30 2 0 0], L_0x120ea39b0, L_0x128043100;
L_0x120ea3b30 .functor MUXZ 32, L_0x120ea4ab0, L_0x120ea3a50, L_0x120ea3910, C4<>;
S_0x130ea4d80 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x130ea44e0;
 .timescale -9 -12;
P_0x130ea4f60 .param/l "i" 1 4 317, +C4<010>;
v0x130ea4ff0_0 .net *"_ivl_1", 0 0, L_0x120ea3c90;  1 drivers
v0x130ea50a0_0 .net *"_ivl_3", 31 0, L_0x120ea3e50;  1 drivers
v0x130ea5150_0 .net *"_ivl_5", 27 0, L_0x120ea3db0;  1 drivers
L_0x128043148 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x130ea5210_0 .net *"_ivl_7", 3 0, L_0x128043148;  1 drivers
L_0x120ea3db0 .part L_0x120ea3b30, 4, 28;
L_0x120ea3e50 .concat [ 28 4 0 0], L_0x120ea3db0, L_0x128043148;
L_0x120ea3f70 .functor MUXZ 32, L_0x120ea3b30, L_0x120ea3e50, L_0x120ea3c90, C4<>;
S_0x130ea52c0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x130ea44e0;
 .timescale -9 -12;
P_0x130ea54b0 .param/l "i" 1 4 317, +C4<011>;
v0x130ea5540_0 .net *"_ivl_1", 0 0, L_0x120ea4090;  1 drivers
v0x130ea55f0_0 .net *"_ivl_3", 31 0, L_0x120ea4210;  1 drivers
v0x130ea56a0_0 .net *"_ivl_5", 23 0, L_0x120ea4130;  1 drivers
L_0x128043190 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130ea5760_0 .net *"_ivl_7", 7 0, L_0x128043190;  1 drivers
L_0x120ea4130 .part L_0x120ea3f70, 8, 24;
L_0x120ea4210 .concat [ 24 8 0 0], L_0x120ea4130, L_0x128043190;
L_0x120ea4330 .functor MUXZ 32, L_0x120ea3f70, L_0x120ea4210, L_0x120ea4090, C4<>;
S_0x130ea5810 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x130ea44e0;
 .timescale -9 -12;
P_0x130ea59e0 .param/l "i" 1 4 317, +C4<0100>;
v0x130ea5a80_0 .net *"_ivl_1", 0 0, L_0x120ea4450;  1 drivers
v0x130ea5b30_0 .net *"_ivl_3", 31 0, L_0x120ea45d0;  1 drivers
v0x130ea5be0_0 .net *"_ivl_5", 15 0, L_0x120ea44f0;  1 drivers
L_0x1280431d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130ea5ca0_0 .net *"_ivl_7", 15 0, L_0x1280431d8;  1 drivers
L_0x120ea44f0 .part L_0x120ea4330, 16, 16;
L_0x120ea45d0 .concat [ 16 16 0 0], L_0x120ea44f0, L_0x1280431d8;
L_0x120ea46f0 .functor MUXZ 32, L_0x120ea4330, L_0x120ea45d0, L_0x120ea4450, C4<>;
S_0x130ea63d0 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x130ea6590 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x130ea65d0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x120eb3a00 .functor BUFZ 99, L_0x120eb33b0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x128043c40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ea7c80_0 .net *"_ivl_11", 0 0, L_0x128043c40;  1 drivers
v0x130ea7d40_0 .net *"_ivl_6", 0 0, L_0x120eb34d0;  1 drivers
v0x130ea7df0_0 .net *"_ivl_7", 98 0, L_0x120eb3740;  1 drivers
v0x130ea7eb0_0 .net *"_ivl_9", 97 0, L_0x120eb36a0;  1 drivers
v0x130ea7f60_0 .net "a", 98 0, L_0x120eb3ab0;  1 drivers
v0x130ea8050_0 .net "b", 4 0, L_0x120eb23b0;  alias, 1 drivers
v0x130ea8100_0 .net "c", 98 0, L_0x120eb3a00;  alias, 1 drivers
v0x130ea81b0 .array "tmp", 0 4;
v0x130ea81b0_0 .net v0x130ea81b0 0, 98 0, L_0x120eb38a0; 1 drivers
v0x130ea81b0_1 .net v0x130ea81b0 1, 98 0, L_0x120eb27d0; 1 drivers
v0x130ea81b0_2 .net v0x130ea81b0 2, 98 0, L_0x120eb2bd0; 1 drivers
v0x130ea81b0_3 .net v0x130ea81b0 3, 98 0, L_0x120eb2fb0; 1 drivers
v0x130ea81b0_4 .net v0x130ea81b0 4, 98 0, L_0x120eb33b0; 1 drivers
L_0x120eb2530 .part L_0x120eb23b0, 1, 1;
L_0x120eb2930 .part L_0x120eb23b0, 2, 1;
L_0x120eb2cf0 .part L_0x120eb23b0, 3, 1;
L_0x120eb30d0 .part L_0x120eb23b0, 4, 1;
L_0x120eb34d0 .part L_0x120eb23b0, 0, 1;
L_0x120eb36a0 .part L_0x120eb3ab0, 1, 98;
L_0x120eb3740 .concat [ 98 1 0 0], L_0x120eb36a0, L_0x128043c40;
L_0x120eb38a0 .functor MUXZ 99, L_0x120eb3ab0, L_0x120eb3740, L_0x120eb34d0, C4<>;
S_0x130ea6800 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x130ea63d0;
 .timescale -9 -12;
P_0x130ea69c0 .param/l "i" 1 4 317, +C4<01>;
v0x130ea6a60_0 .net *"_ivl_1", 0 0, L_0x120eb2530;  1 drivers
v0x130ea6af0_0 .net *"_ivl_3", 98 0, L_0x120eb26f0;  1 drivers
v0x130ea6b80_0 .net *"_ivl_5", 96 0, L_0x120eb2650;  1 drivers
L_0x128043b20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130ea6c10_0 .net *"_ivl_7", 1 0, L_0x128043b20;  1 drivers
L_0x120eb2650 .part L_0x120eb38a0, 2, 97;
L_0x120eb26f0 .concat [ 97 2 0 0], L_0x120eb2650, L_0x128043b20;
L_0x120eb27d0 .functor MUXZ 99, L_0x120eb38a0, L_0x120eb26f0, L_0x120eb2530, C4<>;
S_0x130ea6cb0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x130ea63d0;
 .timescale -9 -12;
P_0x130ea6e90 .param/l "i" 1 4 317, +C4<010>;
v0x130ea6f20_0 .net *"_ivl_1", 0 0, L_0x120eb2930;  1 drivers
v0x130ea6fd0_0 .net *"_ivl_3", 98 0, L_0x120eb2ab0;  1 drivers
v0x130ea7080_0 .net *"_ivl_5", 94 0, L_0x120eb29d0;  1 drivers
L_0x128043b68 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x130ea7140_0 .net *"_ivl_7", 3 0, L_0x128043b68;  1 drivers
L_0x120eb29d0 .part L_0x120eb27d0, 4, 95;
L_0x120eb2ab0 .concat [ 95 4 0 0], L_0x120eb29d0, L_0x128043b68;
L_0x120eb2bd0 .functor MUXZ 99, L_0x120eb27d0, L_0x120eb2ab0, L_0x120eb2930, C4<>;
S_0x130ea71f0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x130ea63d0;
 .timescale -9 -12;
P_0x130ea73e0 .param/l "i" 1 4 317, +C4<011>;
v0x130ea7470_0 .net *"_ivl_1", 0 0, L_0x120eb2cf0;  1 drivers
v0x130ea7520_0 .net *"_ivl_3", 98 0, L_0x120eb2e70;  1 drivers
v0x130ea75d0_0 .net *"_ivl_5", 90 0, L_0x120eb2d90;  1 drivers
L_0x128043bb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130ea7690_0 .net *"_ivl_7", 7 0, L_0x128043bb0;  1 drivers
L_0x120eb2d90 .part L_0x120eb2bd0, 8, 91;
L_0x120eb2e70 .concat [ 91 8 0 0], L_0x120eb2d90, L_0x128043bb0;
L_0x120eb2fb0 .functor MUXZ 99, L_0x120eb2bd0, L_0x120eb2e70, L_0x120eb2cf0, C4<>;
S_0x130ea7740 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x130ea63d0;
 .timescale -9 -12;
P_0x130ea7910 .param/l "i" 1 4 317, +C4<0100>;
v0x130ea79b0_0 .net *"_ivl_1", 0 0, L_0x120eb30d0;  1 drivers
v0x130ea7a60_0 .net *"_ivl_3", 98 0, L_0x120eb3250;  1 drivers
v0x130ea7b10_0 .net *"_ivl_5", 82 0, L_0x120eb3170;  1 drivers
L_0x128043bf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130ea7bd0_0 .net *"_ivl_7", 15 0, L_0x128043bf8;  1 drivers
L_0x120eb3170 .part L_0x120eb2fb0, 16, 83;
L_0x120eb3250 .concat [ 83 16 0 0], L_0x120eb3170, L_0x128043bf8;
L_0x120eb33b0 .functor MUXZ 99, L_0x120eb2fb0, L_0x120eb3250, L_0x120eb30d0, C4<>;
S_0x130ea8300 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x130ea2150;
 .timescale -9 -12;
L_0x128041f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ea84c0_0 .net/2u *"_ivl_0", 0 0, L_0x128041f90;  1 drivers
L_0x120e872a0 .concat [ 1 31 0 0], L_0x128041f90, L_0x120ea2160;
S_0x130ea8580 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x130ea2150;
 .timescale -9 -12;
L_0x128041fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ea8780_0 .net/2u *"_ivl_0", 0 0, L_0x128041fd8;  1 drivers
L_0x120e87b10 .concat [ 1 31 0 0], L_0x128041fd8, L_0x120ea23d0;
S_0x130ea8820 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x130ea2150;
 .timescale -9 -12;
L_0x120e87d10 .functor NOT 1, L_0x120e87c30, C4<0>, C4<0>, C4<0>;
v0x130ea89e0_0 .net *"_ivl_0", 0 0, L_0x120e87c30;  1 drivers
v0x130ea8aa0_0 .net *"_ivl_1", 0 0, L_0x120e87d10;  1 drivers
v0x130ea8b40_0 .net *"_ivl_3", 31 0, L_0x120e87dc0;  1 drivers
v0x130ea8bf0_0 .net *"_ivl_5", 0 0, L_0x120e88030;  1 drivers
v0x130ea8ca0_0 .net *"_ivl_6", 30 0, L_0x120e87f70;  1 drivers
L_0x128042020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ea8d90_0 .net/2u *"_ivl_7", 0 0, L_0x128042020;  1 drivers
LS_0x120e87dc0_0_0 .concat [ 1 1 1 1], L_0x120e87d10, L_0x120e87d10, L_0x120e87d10, L_0x120e87d10;
LS_0x120e87dc0_0_4 .concat [ 1 1 1 1], L_0x120e87d10, L_0x120e87d10, L_0x120e87d10, L_0x120e87d10;
LS_0x120e87dc0_0_8 .concat [ 1 1 1 1], L_0x120e87d10, L_0x120e87d10, L_0x120e87d10, L_0x120e87d10;
LS_0x120e87dc0_0_12 .concat [ 1 1 1 1], L_0x120e87d10, L_0x120e87d10, L_0x120e87d10, L_0x120e87d10;
LS_0x120e87dc0_0_16 .concat [ 1 1 1 1], L_0x120e87d10, L_0x120e87d10, L_0x120e87d10, L_0x120e87d10;
LS_0x120e87dc0_0_20 .concat [ 1 1 1 1], L_0x120e87d10, L_0x120e87d10, L_0x120e87d10, L_0x120e87d10;
LS_0x120e87dc0_0_24 .concat [ 1 1 1 1], L_0x120e87d10, L_0x120e87d10, L_0x120e87d10, L_0x120e87d10;
LS_0x120e87dc0_0_28 .concat [ 1 1 1 1], L_0x120e87d10, L_0x120e87d10, L_0x120e87d10, L_0x120e87d10;
LS_0x120e87dc0_1_0 .concat [ 4 4 4 4], LS_0x120e87dc0_0_0, LS_0x120e87dc0_0_4, LS_0x120e87dc0_0_8, LS_0x120e87dc0_0_12;
LS_0x120e87dc0_1_4 .concat [ 4 4 4 4], LS_0x120e87dc0_0_16, LS_0x120e87dc0_0_20, LS_0x120e87dc0_0_24, LS_0x120e87dc0_0_28;
L_0x120e87dc0 .concat [ 16 16 0 0], LS_0x120e87dc0_1_0, LS_0x120e87dc0_1_4;
LS_0x120e880d0_0_0 .concat [ 1 31 2 1], L_0x128042020, L_0x120e87f70, L_0x120eb1380, L_0x120e88030;
LS_0x120e880d0_0_4 .concat [ 32 0 0 0], L_0x120e87dc0;
L_0x120e880d0 .concat [ 35 32 0 0], LS_0x120e880d0_0_0, LS_0x120e880d0_0_4;
S_0x130ea8e40 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x130ea9000 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x130ea9040 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x130ec4fe0_0 .net "in", 31 0, L_0x120ea58b0;  alias, 1 drivers
v0x130ec50b0_0 .net "out", 4 0, L_0x120eaf3a0;  alias, 1 drivers
v0x130ec5180_0 .net "vld", 0 0, L_0x120eaf0f0;  1 drivers
S_0x130ea91e0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x130ea8e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ea90c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x130ea9100 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x130ec4a60_0 .net "in", 31 0, L_0x120ea58b0;  alias, 1 drivers
v0x130ec4b20_0 .net "out", 4 0, L_0x120eaf3a0;  alias, 1 drivers
v0x130ec4be0_0 .net "vld", 0 0, L_0x120eaf0f0;  alias, 1 drivers
L_0x120eaa480 .part L_0x120ea58b0, 0, 16;
L_0x120eaf050 .part L_0x120ea58b0, 16, 16;
S_0x130ea9560 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ea91e0;
 .timescale -9 -12;
L_0x120eaf0f0 .functor OR 1, L_0x120eaa070, L_0x120eaec40, C4<0>, C4<0>;
L_0x128043778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec4260_0 .net/2u *"_ivl_4", 0 0, L_0x128043778;  1 drivers
v0x130ec4320_0 .net *"_ivl_6", 4 0, L_0x120eaf1a0;  1 drivers
v0x130ec43c0_0 .net *"_ivl_8", 4 0, L_0x120eaf280;  1 drivers
v0x130ec4470_0 .net "out_h", 3 0, L_0x120eaeef0;  1 drivers
v0x130ec4530_0 .net "out_l", 3 0, L_0x120eaa320;  1 drivers
v0x130ec4600_0 .net "out_vh", 0 0, L_0x120eaec40;  1 drivers
v0x130ec46b0_0 .net "out_vl", 0 0, L_0x120eaa070;  1 drivers
L_0x120eaf1a0 .concat [ 4 1 0 0], L_0x120eaeef0, L_0x128043778;
L_0x120eaf280 .concat [ 4 1 0 0], L_0x120eaa320, L_0x120eaa070;
L_0x120eaf3a0 .functor MUXZ 5, L_0x120eaf280, L_0x120eaf1a0, L_0x120eaec40, C4<>;
S_0x130ea9730 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ea9560;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ea93f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130ea9430 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x130eb6a30_0 .net "in", 15 0, L_0x120eaf050;  1 drivers
v0x130eb6af0_0 .net "out", 3 0, L_0x120eaeef0;  alias, 1 drivers
v0x130eb6ba0_0 .net "vld", 0 0, L_0x120eaec40;  alias, 1 drivers
L_0x120eac810 .part L_0x120eaf050, 0, 8;
L_0x120eaeb60 .part L_0x120eaf050, 8, 8;
S_0x130ea9ab0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ea9730;
 .timescale -9 -12;
L_0x120eaec40 .functor OR 1, L_0x120eac400, L_0x120eae750, C4<0>, C4<0>;
L_0x128043730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eb6230_0 .net/2u *"_ivl_4", 0 0, L_0x128043730;  1 drivers
v0x130eb62f0_0 .net *"_ivl_6", 3 0, L_0x120eaecf0;  1 drivers
v0x130eb6390_0 .net *"_ivl_8", 3 0, L_0x120eaedd0;  1 drivers
v0x130eb6440_0 .net "out_h", 2 0, L_0x120eaea00;  1 drivers
v0x130eb6500_0 .net "out_l", 2 0, L_0x120eac6b0;  1 drivers
v0x130eb65d0_0 .net "out_vh", 0 0, L_0x120eae750;  1 drivers
v0x130eb6680_0 .net "out_vl", 0 0, L_0x120eac400;  1 drivers
L_0x120eaecf0 .concat [ 3 1 0 0], L_0x120eaea00, L_0x128043730;
L_0x120eaedd0 .concat [ 3 1 0 0], L_0x120eac6b0, L_0x120eac400;
L_0x120eaeef0 .functor MUXZ 4, L_0x120eaedd0, L_0x120eaecf0, L_0x120eae750, C4<>;
S_0x130ea9c80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ea9ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ea9940 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130ea9980 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130eafcc0_0 .net "in", 7 0, L_0x120eaeb60;  1 drivers
v0x130eafd80_0 .net "out", 2 0, L_0x120eaea00;  alias, 1 drivers
v0x130eafe30_0 .net "vld", 0 0, L_0x120eae750;  alias, 1 drivers
L_0x120ead740 .part L_0x120eaeb60, 0, 4;
L_0x120eae670 .part L_0x120eaeb60, 4, 4;
S_0x130eaa000 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ea9c80;
 .timescale -9 -12;
L_0x120eae750 .functor OR 1, L_0x120ead330, L_0x120eae260, C4<0>, C4<0>;
L_0x1280436e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eaf4c0_0 .net/2u *"_ivl_4", 0 0, L_0x1280436e8;  1 drivers
v0x130eaf580_0 .net *"_ivl_6", 2 0, L_0x120eae800;  1 drivers
v0x130eaf620_0 .net *"_ivl_8", 2 0, L_0x120eae8e0;  1 drivers
v0x130eaf6d0_0 .net "out_h", 1 0, L_0x120eae510;  1 drivers
v0x130eaf790_0 .net "out_l", 1 0, L_0x120ead5e0;  1 drivers
v0x130eaf860_0 .net "out_vh", 0 0, L_0x120eae260;  1 drivers
v0x130eaf910_0 .net "out_vl", 0 0, L_0x120ead330;  1 drivers
L_0x120eae800 .concat [ 2 1 0 0], L_0x120eae510, L_0x1280436e8;
L_0x120eae8e0 .concat [ 2 1 0 0], L_0x120ead5e0, L_0x120ead330;
L_0x120eaea00 .functor MUXZ 3, L_0x120eae8e0, L_0x120eae800, L_0x120eae260, C4<>;
S_0x130eaa1d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eaa000;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ea9e90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ea9ed0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130eac8b0_0 .net "in", 3 0, L_0x120eae670;  1 drivers
v0x130eac970_0 .net "out", 1 0, L_0x120eae510;  alias, 1 drivers
v0x130eaca20_0 .net "vld", 0 0, L_0x120eae260;  alias, 1 drivers
L_0x120eadc20 .part L_0x120eae670, 0, 2;
L_0x120eae140 .part L_0x120eae670, 2, 2;
S_0x130eaa550 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eaa1d0;
 .timescale -9 -12;
L_0x120eae260 .functor OR 1, L_0x120ead7e0, L_0x120eadd40, C4<0>, C4<0>;
L_0x1280436a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eac0b0_0 .net/2u *"_ivl_4", 0 0, L_0x1280436a0;  1 drivers
v0x130eac170_0 .net *"_ivl_6", 1 0, L_0x120eae310;  1 drivers
v0x130eac210_0 .net *"_ivl_8", 1 0, L_0x120eae3f0;  1 drivers
v0x130eac2c0_0 .net "out_h", 0 0, L_0x120eae010;  1 drivers
v0x130eac380_0 .net "out_l", 0 0, L_0x120eadaf0;  1 drivers
v0x130eac450_0 .net "out_vh", 0 0, L_0x120eadd40;  1 drivers
v0x130eac500_0 .net "out_vl", 0 0, L_0x120ead7e0;  1 drivers
L_0x120eae310 .concat [ 1 1 0 0], L_0x120eae010, L_0x1280436a0;
L_0x120eae3f0 .concat [ 1 1 0 0], L_0x120eadaf0, L_0x120ead7e0;
L_0x120eae510 .functor MUXZ 2, L_0x120eae3f0, L_0x120eae310, L_0x120eadd40, C4<>;
S_0x130eaa720 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eaa550;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eaa3e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eaa420 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eab150_0 .net "in", 1 0, L_0x120eae140;  1 drivers
v0x130eab210_0 .net "out", 0 0, L_0x120eae010;  alias, 1 drivers
v0x130eab2c0_0 .net "vld", 0 0, L_0x120eadd40;  alias, 1 drivers
L_0x120eadde0 .part L_0x120eae140, 1, 1;
L_0x120eadf70 .part L_0x120eae140, 0, 1;
S_0x130eaaaa0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eaa720;
 .timescale -9 -12;
L_0x120eadec0 .functor NOT 1, L_0x120eadde0, C4<0>, C4<0>, C4<0>;
L_0x120eae010 .functor AND 1, L_0x120eadec0, L_0x120eadf70, C4<1>, C4<1>;
v0x130eaac70_0 .net *"_ivl_2", 0 0, L_0x120eadde0;  1 drivers
v0x130eaad30_0 .net *"_ivl_3", 0 0, L_0x120eadec0;  1 drivers
v0x130eaadd0_0 .net *"_ivl_5", 0 0, L_0x120eadf70;  1 drivers
L_0x120eadd40 .reduce/or L_0x120eae140;
S_0x130eaae60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eaa720;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eaae60
v0x130eab0b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130eab0b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eab0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_104.228 ;
    %load/vec4 v0x130eab0b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_104.229, 5;
    %load/vec4 v0x130eab0b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eab0b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_104.228;
T_104.229 ;
    %end;
S_0x130eab3c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eaa550;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eab590 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eab5d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eabe40_0 .net "in", 1 0, L_0x120eadc20;  1 drivers
v0x130eabf00_0 .net "out", 0 0, L_0x120eadaf0;  alias, 1 drivers
v0x130eabfb0_0 .net "vld", 0 0, L_0x120ead7e0;  alias, 1 drivers
L_0x120ead8c0 .part L_0x120eadc20, 1, 1;
L_0x120eada50 .part L_0x120eadc20, 0, 1;
S_0x130eab7a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eab3c0;
 .timescale -9 -12;
L_0x120ead9a0 .functor NOT 1, L_0x120ead8c0, C4<0>, C4<0>, C4<0>;
L_0x120eadaf0 .functor AND 1, L_0x120ead9a0, L_0x120eada50, C4<1>, C4<1>;
v0x130eab960_0 .net *"_ivl_2", 0 0, L_0x120ead8c0;  1 drivers
v0x130eaba20_0 .net *"_ivl_3", 0 0, L_0x120ead9a0;  1 drivers
v0x130eabac0_0 .net *"_ivl_5", 0 0, L_0x120eada50;  1 drivers
L_0x120ead7e0 .reduce/or L_0x120eadc20;
S_0x130eabb50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eab3c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eabb50
v0x130eabda0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130eabda0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eabda0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_105.230 ;
    %load/vec4 v0x130eabda0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_105.231, 5;
    %load/vec4 v0x130eabda0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eabda0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_105.230;
T_105.231 ;
    %end;
S_0x130eac5b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eaa1d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eac5b0
v0x130eac800_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130eac800_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eac800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_106.232 ;
    %load/vec4 v0x130eac800_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_106.233, 5;
    %load/vec4 v0x130eac800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eac800_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_106.232;
T_106.233 ;
    %end;
S_0x130eacb20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eaa000;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eaccf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130eacd30 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130eaf250_0 .net "in", 3 0, L_0x120ead740;  1 drivers
v0x130eaf310_0 .net "out", 1 0, L_0x120ead5e0;  alias, 1 drivers
v0x130eaf3c0_0 .net "vld", 0 0, L_0x120ead330;  alias, 1 drivers
L_0x120eaccf0 .part L_0x120ead740, 0, 2;
L_0x120ead210 .part L_0x120ead740, 2, 2;
S_0x130eacf00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eacb20;
 .timescale -9 -12;
L_0x120ead330 .functor OR 1, L_0x120eac8b0, L_0x120eace10, C4<0>, C4<0>;
L_0x128043658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eaea50_0 .net/2u *"_ivl_4", 0 0, L_0x128043658;  1 drivers
v0x130eaeb10_0 .net *"_ivl_6", 1 0, L_0x120ead3e0;  1 drivers
v0x130eaebb0_0 .net *"_ivl_8", 1 0, L_0x120ead4c0;  1 drivers
v0x130eaec60_0 .net "out_h", 0 0, L_0x120ead0e0;  1 drivers
v0x130eaed20_0 .net "out_l", 0 0, L_0x120eacbc0;  1 drivers
v0x130eaedf0_0 .net "out_vh", 0 0, L_0x120eace10;  1 drivers
v0x130eaeea0_0 .net "out_vl", 0 0, L_0x120eac8b0;  1 drivers
L_0x120ead3e0 .concat [ 1 1 0 0], L_0x120ead0e0, L_0x128043658;
L_0x120ead4c0 .concat [ 1 1 0 0], L_0x120eacbc0, L_0x120eac8b0;
L_0x120ead5e0 .functor MUXZ 2, L_0x120ead4c0, L_0x120ead3e0, L_0x120eace10, C4<>;
S_0x130ead0c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eacf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eacdb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eacdf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eadaf0_0 .net "in", 1 0, L_0x120ead210;  1 drivers
v0x130eadbb0_0 .net "out", 0 0, L_0x120ead0e0;  alias, 1 drivers
v0x130eadc60_0 .net "vld", 0 0, L_0x120eace10;  alias, 1 drivers
L_0x120eaceb0 .part L_0x120ead210, 1, 1;
L_0x120ead040 .part L_0x120ead210, 0, 1;
S_0x130ead440 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ead0c0;
 .timescale -9 -12;
L_0x120eacf90 .functor NOT 1, L_0x120eaceb0, C4<0>, C4<0>, C4<0>;
L_0x120ead0e0 .functor AND 1, L_0x120eacf90, L_0x120ead040, C4<1>, C4<1>;
v0x130ead610_0 .net *"_ivl_2", 0 0, L_0x120eaceb0;  1 drivers
v0x130ead6d0_0 .net *"_ivl_3", 0 0, L_0x120eacf90;  1 drivers
v0x130ead770_0 .net *"_ivl_5", 0 0, L_0x120ead040;  1 drivers
L_0x120eace10 .reduce/or L_0x120ead210;
S_0x130ead800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ead0c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ead800
v0x130eada50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130eada50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eada50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_107.234 ;
    %load/vec4 v0x130eada50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_107.235, 5;
    %load/vec4 v0x130eada50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eada50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_107.234;
T_107.235 ;
    %end;
S_0x130eadd60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eacf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eadf30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eadf70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eae7e0_0 .net "in", 1 0, L_0x120eaccf0;  1 drivers
v0x130eae8a0_0 .net "out", 0 0, L_0x120eacbc0;  alias, 1 drivers
v0x130eae950_0 .net "vld", 0 0, L_0x120eac8b0;  alias, 1 drivers
L_0x120eac990 .part L_0x120eaccf0, 1, 1;
L_0x120eacb20 .part L_0x120eaccf0, 0, 1;
S_0x130eae140 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eadd60;
 .timescale -9 -12;
L_0x120eaca70 .functor NOT 1, L_0x120eac990, C4<0>, C4<0>, C4<0>;
L_0x120eacbc0 .functor AND 1, L_0x120eaca70, L_0x120eacb20, C4<1>, C4<1>;
v0x130eae300_0 .net *"_ivl_2", 0 0, L_0x120eac990;  1 drivers
v0x130eae3c0_0 .net *"_ivl_3", 0 0, L_0x120eaca70;  1 drivers
v0x130eae460_0 .net *"_ivl_5", 0 0, L_0x120eacb20;  1 drivers
L_0x120eac8b0 .reduce/or L_0x120eaccf0;
S_0x130eae4f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eadd60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eae4f0
v0x130eae740_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130eae740_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eae740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_108.236 ;
    %load/vec4 v0x130eae740_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_108.237, 5;
    %load/vec4 v0x130eae740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eae740_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_108.236;
T_108.237 ;
    %end;
S_0x130eaef50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eacb20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eaef50
v0x130eaf1a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130eaf1a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eaf1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_109.238 ;
    %load/vec4 v0x130eaf1a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_109.239, 5;
    %load/vec4 v0x130eaf1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eaf1a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_109.238;
T_109.239 ;
    %end;
S_0x130eaf9c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ea9c80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eaf9c0
v0x130eafc10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130eafc10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eafc10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_110.240 ;
    %load/vec4 v0x130eafc10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_110.241, 5;
    %load/vec4 v0x130eafc10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eafc10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_110.240;
T_110.241 ;
    %end;
S_0x130eaff30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ea9ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb0100 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130eb0140 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130eb5fc0_0 .net "in", 7 0, L_0x120eac810;  1 drivers
v0x130eb6080_0 .net "out", 2 0, L_0x120eac6b0;  alias, 1 drivers
v0x130eb6130_0 .net "vld", 0 0, L_0x120eac400;  alias, 1 drivers
L_0x120eab3f0 .part L_0x120eac810, 0, 4;
L_0x120eac320 .part L_0x120eac810, 4, 4;
S_0x130eb0310 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eaff30;
 .timescale -9 -12;
L_0x120eac400 .functor OR 1, L_0x120eaafe0, L_0x120eabf10, C4<0>, C4<0>;
L_0x128043610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eb57c0_0 .net/2u *"_ivl_4", 0 0, L_0x128043610;  1 drivers
v0x130eb5880_0 .net *"_ivl_6", 2 0, L_0x120eac4b0;  1 drivers
v0x130eb5920_0 .net *"_ivl_8", 2 0, L_0x120eac590;  1 drivers
v0x130eb59d0_0 .net "out_h", 1 0, L_0x120eac1c0;  1 drivers
v0x130eb5a90_0 .net "out_l", 1 0, L_0x120eab290;  1 drivers
v0x130eb5b60_0 .net "out_vh", 0 0, L_0x120eabf10;  1 drivers
v0x130eb5c10_0 .net "out_vl", 0 0, L_0x120eaafe0;  1 drivers
L_0x120eac4b0 .concat [ 2 1 0 0], L_0x120eac1c0, L_0x128043610;
L_0x120eac590 .concat [ 2 1 0 0], L_0x120eab290, L_0x120eaafe0;
L_0x120eac6b0 .functor MUXZ 3, L_0x120eac590, L_0x120eac4b0, L_0x120eabf10, C4<>;
S_0x130eb04d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eb0310;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb01c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130eb0200 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130eb2bb0_0 .net "in", 3 0, L_0x120eac320;  1 drivers
v0x130eb2c70_0 .net "out", 1 0, L_0x120eac1c0;  alias, 1 drivers
v0x130eb2d20_0 .net "vld", 0 0, L_0x120eabf10;  alias, 1 drivers
L_0x120eab8d0 .part L_0x120eac320, 0, 2;
L_0x120eabdf0 .part L_0x120eac320, 2, 2;
S_0x130eb0850 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eb04d0;
 .timescale -9 -12;
L_0x120eabf10 .functor OR 1, L_0x120eab490, L_0x120eab9f0, C4<0>, C4<0>;
L_0x1280435c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eb23b0_0 .net/2u *"_ivl_4", 0 0, L_0x1280435c8;  1 drivers
v0x130eb2470_0 .net *"_ivl_6", 1 0, L_0x120eabfc0;  1 drivers
v0x130eb2510_0 .net *"_ivl_8", 1 0, L_0x120eac0a0;  1 drivers
v0x130eb25c0_0 .net "out_h", 0 0, L_0x120eabcc0;  1 drivers
v0x130eb2680_0 .net "out_l", 0 0, L_0x120eab7a0;  1 drivers
v0x130eb2750_0 .net "out_vh", 0 0, L_0x120eab9f0;  1 drivers
v0x130eb2800_0 .net "out_vl", 0 0, L_0x120eab490;  1 drivers
L_0x120eabfc0 .concat [ 1 1 0 0], L_0x120eabcc0, L_0x1280435c8;
L_0x120eac0a0 .concat [ 1 1 0 0], L_0x120eab7a0, L_0x120eab490;
L_0x120eac1c0 .functor MUXZ 2, L_0x120eac0a0, L_0x120eabfc0, L_0x120eab9f0, C4<>;
S_0x130eb0a20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eb0850;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb06e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eb0720 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eb1450_0 .net "in", 1 0, L_0x120eabdf0;  1 drivers
v0x130eb1510_0 .net "out", 0 0, L_0x120eabcc0;  alias, 1 drivers
v0x130eb15c0_0 .net "vld", 0 0, L_0x120eab9f0;  alias, 1 drivers
L_0x120eaba90 .part L_0x120eabdf0, 1, 1;
L_0x120eabc20 .part L_0x120eabdf0, 0, 1;
S_0x130eb0da0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eb0a20;
 .timescale -9 -12;
L_0x120eabb70 .functor NOT 1, L_0x120eaba90, C4<0>, C4<0>, C4<0>;
L_0x120eabcc0 .functor AND 1, L_0x120eabb70, L_0x120eabc20, C4<1>, C4<1>;
v0x130eb0f70_0 .net *"_ivl_2", 0 0, L_0x120eaba90;  1 drivers
v0x130eb1030_0 .net *"_ivl_3", 0 0, L_0x120eabb70;  1 drivers
v0x130eb10d0_0 .net *"_ivl_5", 0 0, L_0x120eabc20;  1 drivers
L_0x120eab9f0 .reduce/or L_0x120eabdf0;
S_0x130eb1160 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eb0a20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eb1160
v0x130eb13b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130eb13b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eb13b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_111.242 ;
    %load/vec4 v0x130eb13b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_111.243, 5;
    %load/vec4 v0x130eb13b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eb13b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_111.242;
T_111.243 ;
    %end;
S_0x130eb16c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eb0850;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb1890 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eb18d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eb2140_0 .net "in", 1 0, L_0x120eab8d0;  1 drivers
v0x130eb2200_0 .net "out", 0 0, L_0x120eab7a0;  alias, 1 drivers
v0x130eb22b0_0 .net "vld", 0 0, L_0x120eab490;  alias, 1 drivers
L_0x120eab570 .part L_0x120eab8d0, 1, 1;
L_0x120eab700 .part L_0x120eab8d0, 0, 1;
S_0x130eb1aa0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eb16c0;
 .timescale -9 -12;
L_0x120eab650 .functor NOT 1, L_0x120eab570, C4<0>, C4<0>, C4<0>;
L_0x120eab7a0 .functor AND 1, L_0x120eab650, L_0x120eab700, C4<1>, C4<1>;
v0x130eb1c60_0 .net *"_ivl_2", 0 0, L_0x120eab570;  1 drivers
v0x130eb1d20_0 .net *"_ivl_3", 0 0, L_0x120eab650;  1 drivers
v0x130eb1dc0_0 .net *"_ivl_5", 0 0, L_0x120eab700;  1 drivers
L_0x120eab490 .reduce/or L_0x120eab8d0;
S_0x130eb1e50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eb16c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eb1e50
v0x130eb20a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130eb20a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eb20a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_112.244 ;
    %load/vec4 v0x130eb20a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_112.245, 5;
    %load/vec4 v0x130eb20a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eb20a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_112.244;
T_112.245 ;
    %end;
S_0x130eb28b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eb04d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eb28b0
v0x130eb2b00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130eb2b00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eb2b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_113.246 ;
    %load/vec4 v0x130eb2b00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_113.247, 5;
    %load/vec4 v0x130eb2b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eb2b00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_113.246;
T_113.247 ;
    %end;
S_0x130eb2e20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eb0310;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb2ff0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130eb3030 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130eb5550_0 .net "in", 3 0, L_0x120eab3f0;  1 drivers
v0x130eb5610_0 .net "out", 1 0, L_0x120eab290;  alias, 1 drivers
v0x130eb56c0_0 .net "vld", 0 0, L_0x120eaafe0;  alias, 1 drivers
L_0x120eaa9a0 .part L_0x120eab3f0, 0, 2;
L_0x120eaaec0 .part L_0x120eab3f0, 2, 2;
S_0x130eb3200 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eb2e20;
 .timescale -9 -12;
L_0x120eaafe0 .functor OR 1, L_0x120eaa5a0, L_0x120eaaac0, C4<0>, C4<0>;
L_0x128043580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eb4d50_0 .net/2u *"_ivl_4", 0 0, L_0x128043580;  1 drivers
v0x130eb4e10_0 .net *"_ivl_6", 1 0, L_0x120eab090;  1 drivers
v0x130eb4eb0_0 .net *"_ivl_8", 1 0, L_0x120eab170;  1 drivers
v0x130eb4f60_0 .net "out_h", 0 0, L_0x120eaad90;  1 drivers
v0x130eb5020_0 .net "out_l", 0 0, L_0x120eaa870;  1 drivers
v0x130eb50f0_0 .net "out_vh", 0 0, L_0x120eaaac0;  1 drivers
v0x130eb51a0_0 .net "out_vl", 0 0, L_0x120eaa5a0;  1 drivers
L_0x120eab090 .concat [ 1 1 0 0], L_0x120eaad90, L_0x128043580;
L_0x120eab170 .concat [ 1 1 0 0], L_0x120eaa870, L_0x120eaa5a0;
L_0x120eab290 .functor MUXZ 2, L_0x120eab170, L_0x120eab090, L_0x120eaaac0, C4<>;
S_0x130eb33c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eb3200;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb30b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eb30f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eb3df0_0 .net "in", 1 0, L_0x120eaaec0;  1 drivers
v0x130eb3eb0_0 .net "out", 0 0, L_0x120eaad90;  alias, 1 drivers
v0x130eb3f60_0 .net "vld", 0 0, L_0x120eaaac0;  alias, 1 drivers
L_0x120eaab60 .part L_0x120eaaec0, 1, 1;
L_0x120eaacf0 .part L_0x120eaaec0, 0, 1;
S_0x130eb3740 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eb33c0;
 .timescale -9 -12;
L_0x120eaac40 .functor NOT 1, L_0x120eaab60, C4<0>, C4<0>, C4<0>;
L_0x120eaad90 .functor AND 1, L_0x120eaac40, L_0x120eaacf0, C4<1>, C4<1>;
v0x130eb3910_0 .net *"_ivl_2", 0 0, L_0x120eaab60;  1 drivers
v0x130eb39d0_0 .net *"_ivl_3", 0 0, L_0x120eaac40;  1 drivers
v0x130eb3a70_0 .net *"_ivl_5", 0 0, L_0x120eaacf0;  1 drivers
L_0x120eaaac0 .reduce/or L_0x120eaaec0;
S_0x130eb3b00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eb33c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eb3b00
v0x130eb3d50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130eb3d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eb3d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_114.248 ;
    %load/vec4 v0x130eb3d50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_114.249, 5;
    %load/vec4 v0x130eb3d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eb3d50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_114.248;
T_114.249 ;
    %end;
S_0x130eb4060 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eb3200;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb4230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eb4270 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eb4ae0_0 .net "in", 1 0, L_0x120eaa9a0;  1 drivers
v0x130eb4ba0_0 .net "out", 0 0, L_0x120eaa870;  alias, 1 drivers
v0x130eb4c50_0 .net "vld", 0 0, L_0x120eaa5a0;  alias, 1 drivers
L_0x120eaa640 .part L_0x120eaa9a0, 1, 1;
L_0x120eaa7d0 .part L_0x120eaa9a0, 0, 1;
S_0x130eb4440 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eb4060;
 .timescale -9 -12;
L_0x120eaa720 .functor NOT 1, L_0x120eaa640, C4<0>, C4<0>, C4<0>;
L_0x120eaa870 .functor AND 1, L_0x120eaa720, L_0x120eaa7d0, C4<1>, C4<1>;
v0x130eb4600_0 .net *"_ivl_2", 0 0, L_0x120eaa640;  1 drivers
v0x130eb46c0_0 .net *"_ivl_3", 0 0, L_0x120eaa720;  1 drivers
v0x130eb4760_0 .net *"_ivl_5", 0 0, L_0x120eaa7d0;  1 drivers
L_0x120eaa5a0 .reduce/or L_0x120eaa9a0;
S_0x130eb47f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eb4060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eb47f0
v0x130eb4a40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130eb4a40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eb4a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_115.250 ;
    %load/vec4 v0x130eb4a40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_115.251, 5;
    %load/vec4 v0x130eb4a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eb4a40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_115.250;
T_115.251 ;
    %end;
S_0x130eb5250 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eb2e20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eb5250
v0x130eb54a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130eb54a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eb54a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_116.252 ;
    %load/vec4 v0x130eb54a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_116.253, 5;
    %load/vec4 v0x130eb54a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eb54a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_116.252;
T_116.253 ;
    %end;
S_0x130eb5cc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eaff30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eb5cc0
v0x130eb5f10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130eb5f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eb5f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_117.254 ;
    %load/vec4 v0x130eb5f10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_117.255, 5;
    %load/vec4 v0x130eb5f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eb5f10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_117.254;
T_117.255 ;
    %end;
S_0x130eb6730 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ea9730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eb6730
v0x130eb6980_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x130eb6980_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eb6980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_118.256 ;
    %load/vec4 v0x130eb6980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_118.257, 5;
    %load/vec4 v0x130eb6980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eb6980_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_118.256;
T_118.257 ;
    %end;
S_0x130eb6ca0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ea9560;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb6e70 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130eb6eb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x130ec3ff0_0 .net "in", 15 0, L_0x120eaa480;  1 drivers
v0x130ec40b0_0 .net "out", 3 0, L_0x120eaa320;  alias, 1 drivers
v0x130ec4160_0 .net "vld", 0 0, L_0x120eaa070;  alias, 1 drivers
L_0x120ea7c40 .part L_0x120eaa480, 0, 8;
L_0x120ea9f90 .part L_0x120eaa480, 8, 8;
S_0x130eb7080 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eb6ca0;
 .timescale -9 -12;
L_0x120eaa070 .functor OR 1, L_0x120ea7830, L_0x120ea9b80, C4<0>, C4<0>;
L_0x128043538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec37f0_0 .net/2u *"_ivl_4", 0 0, L_0x128043538;  1 drivers
v0x130ec38b0_0 .net *"_ivl_6", 3 0, L_0x120eaa120;  1 drivers
v0x130ec3950_0 .net *"_ivl_8", 3 0, L_0x120eaa200;  1 drivers
v0x130ec3a00_0 .net "out_h", 2 0, L_0x120ea9e30;  1 drivers
v0x130ec3ac0_0 .net "out_l", 2 0, L_0x120ea7ae0;  1 drivers
v0x130ec3b90_0 .net "out_vh", 0 0, L_0x120ea9b80;  1 drivers
v0x130ec3c40_0 .net "out_vl", 0 0, L_0x120ea7830;  1 drivers
L_0x120eaa120 .concat [ 3 1 0 0], L_0x120ea9e30, L_0x128043538;
L_0x120eaa200 .concat [ 3 1 0 0], L_0x120ea7ae0, L_0x120ea7830;
L_0x120eaa320 .functor MUXZ 4, L_0x120eaa200, L_0x120eaa120, L_0x120ea9b80, C4<>;
S_0x130eb7240 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eb7080;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb6f30 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130eb6f70 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130ebd280_0 .net "in", 7 0, L_0x120ea9f90;  1 drivers
v0x130ebd340_0 .net "out", 2 0, L_0x120ea9e30;  alias, 1 drivers
v0x130ebd3f0_0 .net "vld", 0 0, L_0x120ea9b80;  alias, 1 drivers
L_0x120ea8b70 .part L_0x120ea9f90, 0, 4;
L_0x120ea9aa0 .part L_0x120ea9f90, 4, 4;
S_0x130eb75c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eb7240;
 .timescale -9 -12;
L_0x120ea9b80 .functor OR 1, L_0x120ea8760, L_0x120ea9690, C4<0>, C4<0>;
L_0x1280434f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ebca80_0 .net/2u *"_ivl_4", 0 0, L_0x1280434f0;  1 drivers
v0x130ebcb40_0 .net *"_ivl_6", 2 0, L_0x120ea9c30;  1 drivers
v0x130ebcbe0_0 .net *"_ivl_8", 2 0, L_0x120ea9d10;  1 drivers
v0x130ebcc90_0 .net "out_h", 1 0, L_0x120ea9940;  1 drivers
v0x130ebcd50_0 .net "out_l", 1 0, L_0x120ea8a10;  1 drivers
v0x130ebce20_0 .net "out_vh", 0 0, L_0x120ea9690;  1 drivers
v0x130ebced0_0 .net "out_vl", 0 0, L_0x120ea8760;  1 drivers
L_0x120ea9c30 .concat [ 2 1 0 0], L_0x120ea9940, L_0x1280434f0;
L_0x120ea9d10 .concat [ 2 1 0 0], L_0x120ea8a10, L_0x120ea8760;
L_0x120ea9e30 .functor MUXZ 3, L_0x120ea9d10, L_0x120ea9c30, L_0x120ea9690, C4<>;
S_0x130eb7790 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eb75c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb7450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130eb7490 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130eb9e70_0 .net "in", 3 0, L_0x120ea9aa0;  1 drivers
v0x130eb9f30_0 .net "out", 1 0, L_0x120ea9940;  alias, 1 drivers
v0x130eb9fe0_0 .net "vld", 0 0, L_0x120ea9690;  alias, 1 drivers
L_0x120ea9050 .part L_0x120ea9aa0, 0, 2;
L_0x120ea9570 .part L_0x120ea9aa0, 2, 2;
S_0x130eb7b10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eb7790;
 .timescale -9 -12;
L_0x120ea9690 .functor OR 1, L_0x120ea8c10, L_0x120ea9170, C4<0>, C4<0>;
L_0x1280434a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eb9670_0 .net/2u *"_ivl_4", 0 0, L_0x1280434a8;  1 drivers
v0x130eb9730_0 .net *"_ivl_6", 1 0, L_0x120ea9740;  1 drivers
v0x130eb97d0_0 .net *"_ivl_8", 1 0, L_0x120ea9820;  1 drivers
v0x130eb9880_0 .net "out_h", 0 0, L_0x120ea9440;  1 drivers
v0x130eb9940_0 .net "out_l", 0 0, L_0x120ea8f20;  1 drivers
v0x130eb9a10_0 .net "out_vh", 0 0, L_0x120ea9170;  1 drivers
v0x130eb9ac0_0 .net "out_vl", 0 0, L_0x120ea8c10;  1 drivers
L_0x120ea9740 .concat [ 1 1 0 0], L_0x120ea9440, L_0x1280434a8;
L_0x120ea9820 .concat [ 1 1 0 0], L_0x120ea8f20, L_0x120ea8c10;
L_0x120ea9940 .functor MUXZ 2, L_0x120ea9820, L_0x120ea9740, L_0x120ea9170, C4<>;
S_0x130eb7ce0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eb7b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb79a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eb79e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eb8710_0 .net "in", 1 0, L_0x120ea9570;  1 drivers
v0x130eb87d0_0 .net "out", 0 0, L_0x120ea9440;  alias, 1 drivers
v0x130eb8880_0 .net "vld", 0 0, L_0x120ea9170;  alias, 1 drivers
L_0x120ea9210 .part L_0x120ea9570, 1, 1;
L_0x120ea93a0 .part L_0x120ea9570, 0, 1;
S_0x130eb8060 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eb7ce0;
 .timescale -9 -12;
L_0x120ea92f0 .functor NOT 1, L_0x120ea9210, C4<0>, C4<0>, C4<0>;
L_0x120ea9440 .functor AND 1, L_0x120ea92f0, L_0x120ea93a0, C4<1>, C4<1>;
v0x130eb8230_0 .net *"_ivl_2", 0 0, L_0x120ea9210;  1 drivers
v0x130eb82f0_0 .net *"_ivl_3", 0 0, L_0x120ea92f0;  1 drivers
v0x130eb8390_0 .net *"_ivl_5", 0 0, L_0x120ea93a0;  1 drivers
L_0x120ea9170 .reduce/or L_0x120ea9570;
S_0x130eb8420 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eb7ce0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eb8420
v0x130eb8670_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130eb8670_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eb8670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_119.258 ;
    %load/vec4 v0x130eb8670_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_119.259, 5;
    %load/vec4 v0x130eb8670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eb8670_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_119.258;
T_119.259 ;
    %end;
S_0x130eb8980 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eb7b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eb8b50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eb8b90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eb9400_0 .net "in", 1 0, L_0x120ea9050;  1 drivers
v0x130eb94c0_0 .net "out", 0 0, L_0x120ea8f20;  alias, 1 drivers
v0x130eb9570_0 .net "vld", 0 0, L_0x120ea8c10;  alias, 1 drivers
L_0x120ea8cf0 .part L_0x120ea9050, 1, 1;
L_0x120ea8e80 .part L_0x120ea9050, 0, 1;
S_0x130eb8d60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eb8980;
 .timescale -9 -12;
L_0x120ea8dd0 .functor NOT 1, L_0x120ea8cf0, C4<0>, C4<0>, C4<0>;
L_0x120ea8f20 .functor AND 1, L_0x120ea8dd0, L_0x120ea8e80, C4<1>, C4<1>;
v0x130eb8f20_0 .net *"_ivl_2", 0 0, L_0x120ea8cf0;  1 drivers
v0x130eb8fe0_0 .net *"_ivl_3", 0 0, L_0x120ea8dd0;  1 drivers
v0x130eb9080_0 .net *"_ivl_5", 0 0, L_0x120ea8e80;  1 drivers
L_0x120ea8c10 .reduce/or L_0x120ea9050;
S_0x130eb9110 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eb8980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eb9110
v0x130eb9360_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130eb9360_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eb9360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_120.260 ;
    %load/vec4 v0x130eb9360_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_120.261, 5;
    %load/vec4 v0x130eb9360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eb9360_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_120.260;
T_120.261 ;
    %end;
S_0x130eb9b70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eb7790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eb9b70
v0x130eb9dc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130eb9dc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eb9dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_121.262 ;
    %load/vec4 v0x130eb9dc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_121.263, 5;
    %load/vec4 v0x130eb9dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eb9dc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_121.262;
T_121.263 ;
    %end;
S_0x130eba0e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eb75c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eba2b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130eba2f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ebc810_0 .net "in", 3 0, L_0x120ea8b70;  1 drivers
v0x130ebc8d0_0 .net "out", 1 0, L_0x120ea8a10;  alias, 1 drivers
v0x130ebc980_0 .net "vld", 0 0, L_0x120ea8760;  alias, 1 drivers
L_0x120ea8120 .part L_0x120ea8b70, 0, 2;
L_0x120ea8640 .part L_0x120ea8b70, 2, 2;
S_0x130eba4c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eba0e0;
 .timescale -9 -12;
L_0x120ea8760 .functor OR 1, L_0x120ea7ce0, L_0x120ea8240, C4<0>, C4<0>;
L_0x128043460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ebc010_0 .net/2u *"_ivl_4", 0 0, L_0x128043460;  1 drivers
v0x130ebc0d0_0 .net *"_ivl_6", 1 0, L_0x120ea8810;  1 drivers
v0x130ebc170_0 .net *"_ivl_8", 1 0, L_0x120ea88f0;  1 drivers
v0x130ebc220_0 .net "out_h", 0 0, L_0x120ea8510;  1 drivers
v0x130ebc2e0_0 .net "out_l", 0 0, L_0x120ea7ff0;  1 drivers
v0x130ebc3b0_0 .net "out_vh", 0 0, L_0x120ea8240;  1 drivers
v0x130ebc460_0 .net "out_vl", 0 0, L_0x120ea7ce0;  1 drivers
L_0x120ea8810 .concat [ 1 1 0 0], L_0x120ea8510, L_0x128043460;
L_0x120ea88f0 .concat [ 1 1 0 0], L_0x120ea7ff0, L_0x120ea7ce0;
L_0x120ea8a10 .functor MUXZ 2, L_0x120ea88f0, L_0x120ea8810, L_0x120ea8240, C4<>;
S_0x130eba680 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eba4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eba370 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eba3b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ebb0b0_0 .net "in", 1 0, L_0x120ea8640;  1 drivers
v0x130ebb170_0 .net "out", 0 0, L_0x120ea8510;  alias, 1 drivers
v0x130ebb220_0 .net "vld", 0 0, L_0x120ea8240;  alias, 1 drivers
L_0x120ea82e0 .part L_0x120ea8640, 1, 1;
L_0x120ea8470 .part L_0x120ea8640, 0, 1;
S_0x130ebaa00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eba680;
 .timescale -9 -12;
L_0x120ea83c0 .functor NOT 1, L_0x120ea82e0, C4<0>, C4<0>, C4<0>;
L_0x120ea8510 .functor AND 1, L_0x120ea83c0, L_0x120ea8470, C4<1>, C4<1>;
v0x130ebabd0_0 .net *"_ivl_2", 0 0, L_0x120ea82e0;  1 drivers
v0x130ebac90_0 .net *"_ivl_3", 0 0, L_0x120ea83c0;  1 drivers
v0x130ebad30_0 .net *"_ivl_5", 0 0, L_0x120ea8470;  1 drivers
L_0x120ea8240 .reduce/or L_0x120ea8640;
S_0x130ebadc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eba680;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ebadc0
v0x130ebb010_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ebb010_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ebb010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_122.264 ;
    %load/vec4 v0x130ebb010_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_122.265, 5;
    %load/vec4 v0x130ebb010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ebb010_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_122.264;
T_122.265 ;
    %end;
S_0x130ebb320 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eba4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ebb4f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ebb530 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ebbda0_0 .net "in", 1 0, L_0x120ea8120;  1 drivers
v0x130ebbe60_0 .net "out", 0 0, L_0x120ea7ff0;  alias, 1 drivers
v0x130ebbf10_0 .net "vld", 0 0, L_0x120ea7ce0;  alias, 1 drivers
L_0x120ea7dc0 .part L_0x120ea8120, 1, 1;
L_0x120ea7f50 .part L_0x120ea8120, 0, 1;
S_0x130ebb700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ebb320;
 .timescale -9 -12;
L_0x120ea7ea0 .functor NOT 1, L_0x120ea7dc0, C4<0>, C4<0>, C4<0>;
L_0x120ea7ff0 .functor AND 1, L_0x120ea7ea0, L_0x120ea7f50, C4<1>, C4<1>;
v0x130ebb8c0_0 .net *"_ivl_2", 0 0, L_0x120ea7dc0;  1 drivers
v0x130ebb980_0 .net *"_ivl_3", 0 0, L_0x120ea7ea0;  1 drivers
v0x130ebba20_0 .net *"_ivl_5", 0 0, L_0x120ea7f50;  1 drivers
L_0x120ea7ce0 .reduce/or L_0x120ea8120;
S_0x130ebbab0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ebb320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ebbab0
v0x130ebbd00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ebbd00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ebbd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_123.266 ;
    %load/vec4 v0x130ebbd00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_123.267, 5;
    %load/vec4 v0x130ebbd00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ebbd00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_123.266;
T_123.267 ;
    %end;
S_0x130ebc510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eba0e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ebc510
v0x130ebc760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130ebc760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ebc760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_124.268 ;
    %load/vec4 v0x130ebc760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_124.269, 5;
    %load/vec4 v0x130ebc760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ebc760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_124.268;
T_124.269 ;
    %end;
S_0x130ebcf80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eb7240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ebcf80
v0x130ebd1d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ebd1d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ebd1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_125.270 ;
    %load/vec4 v0x130ebd1d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_125.271, 5;
    %load/vec4 v0x130ebd1d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ebd1d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_125.270;
T_125.271 ;
    %end;
S_0x130ebd4f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eb7080;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ebd6c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130ebd700 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130ec3580_0 .net "in", 7 0, L_0x120ea7c40;  1 drivers
v0x130ec3640_0 .net "out", 2 0, L_0x120ea7ae0;  alias, 1 drivers
v0x130ec36f0_0 .net "vld", 0 0, L_0x120ea7830;  alias, 1 drivers
L_0x120ea6820 .part L_0x120ea7c40, 0, 4;
L_0x120ea7750 .part L_0x120ea7c40, 4, 4;
S_0x130ebd8d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ebd4f0;
 .timescale -9 -12;
L_0x120ea7830 .functor OR 1, L_0x120ea6410, L_0x120ea7340, C4<0>, C4<0>;
L_0x128043418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec2d80_0 .net/2u *"_ivl_4", 0 0, L_0x128043418;  1 drivers
v0x130ec2e40_0 .net *"_ivl_6", 2 0, L_0x120ea78e0;  1 drivers
v0x130ec2ee0_0 .net *"_ivl_8", 2 0, L_0x120ea79c0;  1 drivers
v0x130ec2f90_0 .net "out_h", 1 0, L_0x120ea75f0;  1 drivers
v0x130ec3050_0 .net "out_l", 1 0, L_0x120ea66c0;  1 drivers
v0x130ec3120_0 .net "out_vh", 0 0, L_0x120ea7340;  1 drivers
v0x130ec31d0_0 .net "out_vl", 0 0, L_0x120ea6410;  1 drivers
L_0x120ea78e0 .concat [ 2 1 0 0], L_0x120ea75f0, L_0x128043418;
L_0x120ea79c0 .concat [ 2 1 0 0], L_0x120ea66c0, L_0x120ea6410;
L_0x120ea7ae0 .functor MUXZ 3, L_0x120ea79c0, L_0x120ea78e0, L_0x120ea7340, C4<>;
S_0x130ebda90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ebd8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ebd780 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ebd7c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ec0170_0 .net "in", 3 0, L_0x120ea7750;  1 drivers
v0x130ec0230_0 .net "out", 1 0, L_0x120ea75f0;  alias, 1 drivers
v0x130ec02e0_0 .net "vld", 0 0, L_0x120ea7340;  alias, 1 drivers
L_0x120ea6d00 .part L_0x120ea7750, 0, 2;
L_0x120ea7220 .part L_0x120ea7750, 2, 2;
S_0x130ebde10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ebda90;
 .timescale -9 -12;
L_0x120ea7340 .functor OR 1, L_0x120ea68c0, L_0x120ea6e20, C4<0>, C4<0>;
L_0x1280433d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ebf970_0 .net/2u *"_ivl_4", 0 0, L_0x1280433d0;  1 drivers
v0x130ebfa30_0 .net *"_ivl_6", 1 0, L_0x120ea73f0;  1 drivers
v0x130ebfad0_0 .net *"_ivl_8", 1 0, L_0x120ea74d0;  1 drivers
v0x130ebfb80_0 .net "out_h", 0 0, L_0x120ea70f0;  1 drivers
v0x130ebfc40_0 .net "out_l", 0 0, L_0x120ea6bd0;  1 drivers
v0x130ebfd10_0 .net "out_vh", 0 0, L_0x120ea6e20;  1 drivers
v0x130ebfdc0_0 .net "out_vl", 0 0, L_0x120ea68c0;  1 drivers
L_0x120ea73f0 .concat [ 1 1 0 0], L_0x120ea70f0, L_0x1280433d0;
L_0x120ea74d0 .concat [ 1 1 0 0], L_0x120ea6bd0, L_0x120ea68c0;
L_0x120ea75f0 .functor MUXZ 2, L_0x120ea74d0, L_0x120ea73f0, L_0x120ea6e20, C4<>;
S_0x130ebdfe0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ebde10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ebdca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ebdce0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ebea10_0 .net "in", 1 0, L_0x120ea7220;  1 drivers
v0x130ebead0_0 .net "out", 0 0, L_0x120ea70f0;  alias, 1 drivers
v0x130ebeb80_0 .net "vld", 0 0, L_0x120ea6e20;  alias, 1 drivers
L_0x120ea6ec0 .part L_0x120ea7220, 1, 1;
L_0x120ea7050 .part L_0x120ea7220, 0, 1;
S_0x130ebe360 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ebdfe0;
 .timescale -9 -12;
L_0x120ea6fa0 .functor NOT 1, L_0x120ea6ec0, C4<0>, C4<0>, C4<0>;
L_0x120ea70f0 .functor AND 1, L_0x120ea6fa0, L_0x120ea7050, C4<1>, C4<1>;
v0x130ebe530_0 .net *"_ivl_2", 0 0, L_0x120ea6ec0;  1 drivers
v0x130ebe5f0_0 .net *"_ivl_3", 0 0, L_0x120ea6fa0;  1 drivers
v0x130ebe690_0 .net *"_ivl_5", 0 0, L_0x120ea7050;  1 drivers
L_0x120ea6e20 .reduce/or L_0x120ea7220;
S_0x130ebe720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ebdfe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ebe720
v0x130ebe970_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130ebe970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ebe970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_126.272 ;
    %load/vec4 v0x130ebe970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_126.273, 5;
    %load/vec4 v0x130ebe970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ebe970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_126.272;
T_126.273 ;
    %end;
S_0x130ebec80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ebde10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ebee50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ebee90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ebf700_0 .net "in", 1 0, L_0x120ea6d00;  1 drivers
v0x130ebf7c0_0 .net "out", 0 0, L_0x120ea6bd0;  alias, 1 drivers
v0x130ebf870_0 .net "vld", 0 0, L_0x120ea68c0;  alias, 1 drivers
L_0x120ea69a0 .part L_0x120ea6d00, 1, 1;
L_0x120ea6b30 .part L_0x120ea6d00, 0, 1;
S_0x130ebf060 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ebec80;
 .timescale -9 -12;
L_0x120ea6a80 .functor NOT 1, L_0x120ea69a0, C4<0>, C4<0>, C4<0>;
L_0x120ea6bd0 .functor AND 1, L_0x120ea6a80, L_0x120ea6b30, C4<1>, C4<1>;
v0x130ebf220_0 .net *"_ivl_2", 0 0, L_0x120ea69a0;  1 drivers
v0x130ebf2e0_0 .net *"_ivl_3", 0 0, L_0x120ea6a80;  1 drivers
v0x130ebf380_0 .net *"_ivl_5", 0 0, L_0x120ea6b30;  1 drivers
L_0x120ea68c0 .reduce/or L_0x120ea6d00;
S_0x130ebf410 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ebec80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ebf410
v0x130ebf660_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130ebf660_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ebf660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_127.274 ;
    %load/vec4 v0x130ebf660_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_127.275, 5;
    %load/vec4 v0x130ebf660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ebf660_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_127.274;
T_127.275 ;
    %end;
S_0x130ebfe70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ebda90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ebfe70
v0x130ec00c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ec00c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ec00c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_128.276 ;
    %load/vec4 v0x130ec00c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_128.277, 5;
    %load/vec4 v0x130ec00c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ec00c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_128.276;
T_128.277 ;
    %end;
S_0x130ec03e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ebd8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ec05b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ec05f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ec2b10_0 .net "in", 3 0, L_0x120ea6820;  1 drivers
v0x130ec2bd0_0 .net "out", 1 0, L_0x120ea66c0;  alias, 1 drivers
v0x130ec2c80_0 .net "vld", 0 0, L_0x120ea6410;  alias, 1 drivers
L_0x120ea5dd0 .part L_0x120ea6820, 0, 2;
L_0x120ea62f0 .part L_0x120ea6820, 2, 2;
S_0x130ec07c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ec03e0;
 .timescale -9 -12;
L_0x120ea6410 .functor OR 1, L_0x120ea5760, L_0x120ea5ef0, C4<0>, C4<0>;
L_0x128043388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec2310_0 .net/2u *"_ivl_4", 0 0, L_0x128043388;  1 drivers
v0x130ec23d0_0 .net *"_ivl_6", 1 0, L_0x120ea64c0;  1 drivers
v0x130ec2470_0 .net *"_ivl_8", 1 0, L_0x120ea65a0;  1 drivers
v0x130ec2520_0 .net "out_h", 0 0, L_0x120ea61c0;  1 drivers
v0x130ec25e0_0 .net "out_l", 0 0, L_0x120ea5ca0;  1 drivers
v0x130ec26b0_0 .net "out_vh", 0 0, L_0x120ea5ef0;  1 drivers
v0x130ec2760_0 .net "out_vl", 0 0, L_0x120ea5760;  1 drivers
L_0x120ea64c0 .concat [ 1 1 0 0], L_0x120ea61c0, L_0x128043388;
L_0x120ea65a0 .concat [ 1 1 0 0], L_0x120ea5ca0, L_0x120ea5760;
L_0x120ea66c0 .functor MUXZ 2, L_0x120ea65a0, L_0x120ea64c0, L_0x120ea5ef0, C4<>;
S_0x130ec0980 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ec07c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ec0670 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ec06b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ec13b0_0 .net "in", 1 0, L_0x120ea62f0;  1 drivers
v0x130ec1470_0 .net "out", 0 0, L_0x120ea61c0;  alias, 1 drivers
v0x130ec1520_0 .net "vld", 0 0, L_0x120ea5ef0;  alias, 1 drivers
L_0x120ea5f90 .part L_0x120ea62f0, 1, 1;
L_0x120ea6120 .part L_0x120ea62f0, 0, 1;
S_0x130ec0d00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ec0980;
 .timescale -9 -12;
L_0x120ea6070 .functor NOT 1, L_0x120ea5f90, C4<0>, C4<0>, C4<0>;
L_0x120ea61c0 .functor AND 1, L_0x120ea6070, L_0x120ea6120, C4<1>, C4<1>;
v0x130ec0ed0_0 .net *"_ivl_2", 0 0, L_0x120ea5f90;  1 drivers
v0x130ec0f90_0 .net *"_ivl_3", 0 0, L_0x120ea6070;  1 drivers
v0x130ec1030_0 .net *"_ivl_5", 0 0, L_0x120ea6120;  1 drivers
L_0x120ea5ef0 .reduce/or L_0x120ea62f0;
S_0x130ec10c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ec0980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ec10c0
v0x130ec1310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ec1310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ec1310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_129.278 ;
    %load/vec4 v0x130ec1310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_129.279, 5;
    %load/vec4 v0x130ec1310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ec1310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_129.278;
T_129.279 ;
    %end;
S_0x130ec1620 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ec07c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ec17f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ec1830 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ec20a0_0 .net "in", 1 0, L_0x120ea5dd0;  1 drivers
v0x130ec2160_0 .net "out", 0 0, L_0x120ea5ca0;  alias, 1 drivers
v0x130ec2210_0 .net "vld", 0 0, L_0x120ea5760;  alias, 1 drivers
L_0x120ea5ab0 .part L_0x120ea5dd0, 1, 1;
L_0x120ea5c00 .part L_0x120ea5dd0, 0, 1;
S_0x130ec1a00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ec1620;
 .timescale -9 -12;
L_0x120ea5b50 .functor NOT 1, L_0x120ea5ab0, C4<0>, C4<0>, C4<0>;
L_0x120ea5ca0 .functor AND 1, L_0x120ea5b50, L_0x120ea5c00, C4<1>, C4<1>;
v0x130ec1bc0_0 .net *"_ivl_2", 0 0, L_0x120ea5ab0;  1 drivers
v0x130ec1c80_0 .net *"_ivl_3", 0 0, L_0x120ea5b50;  1 drivers
v0x130ec1d20_0 .net *"_ivl_5", 0 0, L_0x120ea5c00;  1 drivers
L_0x120ea5760 .reduce/or L_0x120ea5dd0;
S_0x130ec1db0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ec1620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ec1db0
v0x130ec2000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ec2000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ec2000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_130.280 ;
    %load/vec4 v0x130ec2000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_130.281, 5;
    %load/vec4 v0x130ec2000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ec2000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_130.280;
T_130.281 ;
    %end;
S_0x130ec2810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ec03e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ec2810
v0x130ec2a60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ec2a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ec2a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_131.282 ;
    %load/vec4 v0x130ec2a60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_131.283, 5;
    %load/vec4 v0x130ec2a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ec2a60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_131.282;
T_131.283 ;
    %end;
S_0x130ec3280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ebd4f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ec3280
v0x130ec34d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ec34d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ec34d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_132.284 ;
    %load/vec4 v0x130ec34d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_132.285, 5;
    %load/vec4 v0x130ec34d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ec34d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_132.284;
T_132.285 ;
    %end;
S_0x130ec3cf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eb6ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ec3cf0
v0x130ec3f40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x130ec3f40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ec3f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_133.286 ;
    %load/vec4 v0x130ec3f40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_133.287, 5;
    %load/vec4 v0x130ec3f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ec3f40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_133.286;
T_133.287 ;
    %end;
S_0x130ec4760 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ea91e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ec4760
v0x130ec49b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.log2 ;
    %load/vec4 v0x130ec49b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ec49b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_134.288 ;
    %load/vec4 v0x130ec49b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_134.289, 5;
    %load/vec4 v0x130ec49b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ec49b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_134.288;
T_134.289 ;
    %end;
S_0x130ec4cd0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x130ea8e40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ec4cd0
v0x130ec4f30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.log2 ;
    %load/vec4 v0x130ec4f30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ec4f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_135.290 ;
    %load/vec4 v0x130ec4f30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_135.291, 5;
    %load/vec4 v0x130ec4f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ec4f30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_135.290;
T_135.291 ;
    %end;
S_0x130ec5240 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x130ea2150;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ec5240
v0x130ec54b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.log2 ;
    %load/vec4 v0x130ec54b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ec54b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_136.292 ;
    %load/vec4 v0x130ec54b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_136.293, 5;
    %load/vec4 v0x130ec54b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ec54b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_136.292;
T_136.293 ;
    %end;
S_0x130ec5560 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x130ea8740 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x128043970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec5df0_0 .net/2u *"_ivl_0", 0 0, L_0x128043970;  1 drivers
L_0x1280439b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec5eb0_0 .net/2u *"_ivl_4", 0 0, L_0x1280439b8;  1 drivers
v0x130ec5f50_0 .net "a", 7 0, L_0x120eb1260;  1 drivers
v0x130ec6000_0 .net "ain", 8 0, L_0x120eb0ea0;  1 drivers
v0x130ec60c0_0 .net "b", 7 0, L_0x120eb0d20;  1 drivers
v0x130ec61a0_0 .net "bin", 8 0, L_0x120eb0fc0;  1 drivers
v0x130ec6240_0 .net "c", 8 0, L_0x120eb10e0;  alias, 1 drivers
L_0x120eb0ea0 .concat [ 8 1 0 0], L_0x120eb1260, L_0x128043970;
L_0x120eb0fc0 .concat [ 8 1 0 0], L_0x120eb0d20, L_0x1280439b8;
S_0x130ec5910 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x130ec5560;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x130ec5ae0 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x130ec57e0_0 .net "a", 8 0, L_0x120eb0ea0;  alias, 1 drivers
v0x130ec5c30_0 .net "b", 8 0, L_0x120eb0fc0;  alias, 1 drivers
v0x130ec5ce0_0 .net "c", 8 0, L_0x120eb10e0;  alias, 1 drivers
L_0x120eb10e0 .arith/sub 9, L_0x120eb0ea0, L_0x120eb0fc0;
S_0x130ec6330 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x130ec64f0 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x128042e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec6660_0 .net/2u *"_ivl_0", 0 0, L_0x128042e78;  1 drivers
v0x130ec6720_0 .net *"_ivl_11", 5 0, L_0x120ea2730;  1 drivers
v0x130ec67c0_0 .net *"_ivl_2", 5 0, L_0x120ea2570;  1 drivers
L_0x128042ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec6850_0 .net/2u *"_ivl_4", 0 0, L_0x128042ec0;  1 drivers
v0x130ec68e0_0 .net *"_ivl_6", 5 0, L_0x120ea2610;  1 drivers
L_0x128042f08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x130ec69b0_0 .net *"_ivl_8", 5 0, L_0x128042f08;  1 drivers
v0x130ec6a60_0 .net "rc", 0 0, L_0x120ea1c10;  alias, 1 drivers
v0x130ec6b00_0 .net "regime", 4 0, L_0x120ea1e00;  alias, 1 drivers
v0x130ec6bb0_0 .net "regime_N", 5 0, L_0x120ea2830;  alias, 1 drivers
L_0x120ea2570 .concat [ 5 1 0 0], L_0x120ea1e00, L_0x128042e78;
L_0x120ea2610 .concat [ 5 1 0 0], L_0x120ea1e00, L_0x128042ec0;
L_0x120ea2730 .arith/sub 6, L_0x128042f08, L_0x120ea2610;
L_0x120ea2830 .functor MUXZ 6, L_0x120ea2730, L_0x120ea2570, L_0x120ea1c10, C4<>;
S_0x130ec6d10 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x130ec6970 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x128042f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec7000_0 .net/2u *"_ivl_0", 0 0, L_0x128042f50;  1 drivers
v0x130ec70c0_0 .net *"_ivl_11", 5 0, L_0x120ea2b90;  1 drivers
v0x130ec7160_0 .net *"_ivl_2", 5 0, L_0x120ea2990;  1 drivers
L_0x128042f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec71f0_0 .net/2u *"_ivl_4", 0 0, L_0x128042f98;  1 drivers
v0x130ec7280_0 .net *"_ivl_6", 5 0, L_0x120ea2a70;  1 drivers
L_0x128042fe0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x130ec7350_0 .net *"_ivl_8", 5 0, L_0x128042fe0;  1 drivers
v0x130ec7400_0 .net "rc", 0 0, L_0x120ea1960;  alias, 1 drivers
v0x130ec74a0_0 .net "regime", 4 0, L_0x120ea1cb0;  alias, 1 drivers
v0x130ec7550_0 .net "regime_N", 5 0, L_0x120ea2cd0;  alias, 1 drivers
L_0x120ea2990 .concat [ 5 1 0 0], L_0x120ea1cb0, L_0x128042f50;
L_0x120ea2a70 .concat [ 5 1 0 0], L_0x120ea1cb0, L_0x128042f98;
L_0x120ea2b90 .arith/sub 6, L_0x128042fe0, L_0x120ea2a70;
L_0x120ea2cd0 .functor MUXZ 6, L_0x120ea2b90, L_0x120ea2990, L_0x120ea1960, C4<>;
S_0x130ec76b0 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x130ec7310 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x130ec78b0_0 .net *"_ivl_0", 8 0, L_0x120eb0dc0;  1 drivers
L_0x128043a48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130ec79f0_0 .net *"_ivl_3", 7 0, L_0x128043a48;  1 drivers
v0x130ec7aa0_0 .net "a", 8 0, L_0x120eb10e0;  alias, 1 drivers
v0x130ec7b90_0 .net "c", 8 0, L_0x120eb1510;  alias, 1 drivers
v0x130ec7c40_0 .net "mant_ovf", 0 0, L_0x120eb1690;  1 drivers
L_0x120eb0dc0 .concat [ 1 8 0 0], L_0x120eb1690, L_0x128043a48;
L_0x120eb1510 .arith/sum 9, L_0x120eb10e0, L_0x120eb0dc0;
S_0x130ec7d30 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x130ec7ef0 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x130ec9ad0_0 .net "a", 31 0, L_0x120e87b10;  alias, 1 drivers
v0x130ec9bc0_0 .net "b", 31 0, L_0x120ea4c10;  alias, 1 drivers
v0x130ec9c50_0 .net "c", 32 0, L_0x120ea5300;  alias, 1 drivers
v0x130ec9ce0_0 .net "c_add", 32 0, L_0x120ea4f00;  1 drivers
v0x130ec9dc0_0 .net "c_sub", 32 0, L_0x120ea5200;  1 drivers
v0x130ec9ed0_0 .net "op", 0 0, L_0x120ea1a60;  alias, 1 drivers
L_0x120ea5300 .functor MUXZ 33, L_0x120ea5200, L_0x120ea4f00, L_0x120ea1a60, C4<>;
S_0x130ec8070 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x130ec7d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130ec8240 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x128043268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec8830_0 .net/2u *"_ivl_0", 0 0, L_0x128043268;  1 drivers
L_0x1280432b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec88f0_0 .net/2u *"_ivl_4", 0 0, L_0x1280432b0;  1 drivers
v0x130ec8990_0 .net "a", 31 0, L_0x120e87b10;  alias, 1 drivers
v0x130ec8a40_0 .net "ain", 32 0, L_0x120ea4cc0;  1 drivers
v0x130ec8b00_0 .net "b", 31 0, L_0x120ea4c10;  alias, 1 drivers
v0x130ec8bd0_0 .net "bin", 32 0, L_0x120ea4de0;  1 drivers
v0x130ec8c80_0 .net "c", 32 0, L_0x120ea4f00;  alias, 1 drivers
L_0x120ea4cc0 .concat [ 32 1 0 0], L_0x120e87b10, L_0x128043268;
L_0x120ea4de0 .concat [ 32 1 0 0], L_0x120ea4c10, L_0x1280432b0;
S_0x130ec8350 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x130ec8070;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130ec8520 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x130ec8630_0 .net "a", 32 0, L_0x120ea4cc0;  alias, 1 drivers
v0x130ec86f0_0 .net "b", 32 0, L_0x120ea4de0;  alias, 1 drivers
v0x130ec8790_0 .net "c", 32 0, L_0x120ea4f00;  alias, 1 drivers
L_0x120ea4f00 .arith/sum 33, L_0x120ea4cc0, L_0x120ea4de0;
S_0x130ec8d70 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x130ec7d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130ec8f40 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x1280432f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec9580_0 .net/2u *"_ivl_0", 0 0, L_0x1280432f8;  1 drivers
L_0x128043340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ec9640_0 .net/2u *"_ivl_4", 0 0, L_0x128043340;  1 drivers
v0x130ec96e0_0 .net "a", 31 0, L_0x120e87b10;  alias, 1 drivers
v0x130ec97b0_0 .net "ain", 32 0, L_0x120ea5000;  1 drivers
v0x130ec9860_0 .net "b", 31 0, L_0x120ea4c10;  alias, 1 drivers
v0x130ec9970_0 .net "bin", 32 0, L_0x120ea50e0;  1 drivers
v0x130ec9a00_0 .net "c", 32 0, L_0x120ea5200;  alias, 1 drivers
L_0x120ea5000 .concat [ 32 1 0 0], L_0x120e87b10, L_0x1280432f8;
L_0x120ea50e0 .concat [ 32 1 0 0], L_0x120ea4c10, L_0x128043340;
S_0x130ec90b0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x130ec8d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130ec9270 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x130ec9380_0 .net "a", 32 0, L_0x120ea5000;  alias, 1 drivers
v0x130ec9440_0 .net "b", 32 0, L_0x120ea50e0;  alias, 1 drivers
v0x130ec94e0_0 .net "c", 32 0, L_0x120ea5200;  alias, 1 drivers
L_0x120ea5200 .arith/sub 33, L_0x120ea5000, L_0x120ea50e0;
S_0x130ec9f80 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130eca140 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x128043d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eca790_0 .net/2u *"_ivl_0", 0 0, L_0x128043d18;  1 drivers
L_0x128043d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eca850_0 .net/2u *"_ivl_4", 0 0, L_0x128043d60;  1 drivers
v0x130eca8f0_0 .net "a", 31 0, L_0x120eb4a70;  1 drivers
v0x130eca9a0_0 .net "ain", 32 0, L_0x120eb3e00;  1 drivers
v0x130ecaa60_0 .net "b", 31 0, L_0x120eb43a0;  alias, 1 drivers
v0x130ecab40_0 .net "bin", 32 0, L_0x120eb3f20;  1 drivers
v0x130ecabe0_0 .net "c", 32 0, L_0x120eb4970;  alias, 1 drivers
L_0x120eb3e00 .concat [ 32 1 0 0], L_0x120eb4a70, L_0x128043d18;
L_0x120eb3f20 .concat [ 32 1 0 0], L_0x120eb43a0, L_0x128043d60;
S_0x130eca2b0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x130ec9f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x130eca480 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x130eca590_0 .net "a", 32 0, L_0x120eb3e00;  alias, 1 drivers
v0x130eca650_0 .net "b", 32 0, L_0x120eb3f20;  alias, 1 drivers
v0x130eca6f0_0 .net "c", 32 0, L_0x120eb4970;  alias, 1 drivers
L_0x120eb4970 .arith/sum 33, L_0x120eb3e00, L_0x120eb3f20;
S_0x130ecacd0 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x130ecae90 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x130ecaed0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x130ecaf10 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x120e89930 .functor BUFZ 32, L_0x120e895a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120e89ac0 .functor NOT 32, L_0x120e89930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128042530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x120e938a0 .functor XOR 1, L_0x120e899a0, L_0x128042530, C4<0>, C4<0>;
v0x130ee9760_0 .net/2u *"_ivl_10", 0 0, L_0x128042530;  1 drivers
v0x130ee9810_0 .net *"_ivl_12", 0 0, L_0x120e938a0;  1 drivers
L_0x128042578 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x130ee98c0_0 .net/2u *"_ivl_16", 4 0, L_0x128042578;  1 drivers
v0x130ee9980_0 .net *"_ivl_18", 4 0, L_0x120e93af0;  1 drivers
v0x130ee9a30_0 .net *"_ivl_23", 29 0, L_0x120e95210;  1 drivers
L_0x128042728 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130ee9b20_0 .net/2u *"_ivl_24", 1 0, L_0x128042728;  1 drivers
v0x130ee9bd0_0 .net *"_ivl_4", 31 0, L_0x120e89ac0;  1 drivers
v0x130ee9c80_0 .net *"_ivl_9", 30 0, L_0x120e93800;  1 drivers
v0x130ee9d30_0 .net "exp", 1 0, L_0x120e95410;  alias, 1 drivers
v0x130ee9e40_0 .net "in", 31 0, L_0x120e895a0;  alias, 1 drivers
v0x130ee9ef0_0 .net "k", 4 0, L_0x120e93660;  1 drivers
v0x130ee9f90_0 .net "mant", 29 0, L_0x120e95540;  alias, 1 drivers
v0x130eea040_0 .net "rc", 0 0, L_0x120e899a0;  alias, 1 drivers
v0x130eea0e0_0 .net "regime", 4 0, L_0x120e93bf0;  alias, 1 drivers
v0x130eea190_0 .net "xin", 31 0, L_0x120e89930;  1 drivers
v0x130eea240_0 .net "xin_r", 31 0, L_0x120e89b30;  1 drivers
v0x130eea2f0_0 .net "xin_tmp", 31 0, L_0x120e95120;  1 drivers
L_0x120e899a0 .part L_0x120e89930, 30, 1;
L_0x120e89b30 .functor MUXZ 32, L_0x120e89930, L_0x120e89ac0, L_0x120e899a0, C4<>;
L_0x120e93800 .part L_0x120e89b30, 0, 31;
L_0x120e93990 .concat [ 1 31 0 0], L_0x120e938a0, L_0x120e93800;
L_0x120e93af0 .arith/sub 5, L_0x120e93660, L_0x128042578;
L_0x120e93bf0 .functor MUXZ 5, L_0x120e93660, L_0x120e93af0, L_0x120e899a0, C4<>;
L_0x120e95210 .part L_0x120e89930, 0, 30;
L_0x120e952f0 .concat [ 2 30 0 0], L_0x128042728, L_0x120e95210;
L_0x120e95410 .part L_0x120e95120, 30, 2;
L_0x120e95540 .part L_0x120e95120, 0, 30;
S_0x130ecb100 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x130ecacd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ecb100
v0x130ecb390_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.log2 ;
    %load/vec4 v0x130ecb390_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ecb390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_137.294 ;
    %load/vec4 v0x130ecb390_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_137.295, 5;
    %load/vec4 v0x130ecb390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ecb390_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_137.294;
T_137.295 ;
    %end;
S_0x130ecb440 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x130ecacd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x130ecb610 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x130ecb650 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x120e95120 .functor BUFZ 32, L_0x120e94b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1280426e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ecccd0_0 .net *"_ivl_11", 0 0, L_0x1280426e0;  1 drivers
v0x130eccd90_0 .net *"_ivl_6", 0 0, L_0x120e94c90;  1 drivers
v0x130ecce40_0 .net *"_ivl_7", 31 0, L_0x120e94e20;  1 drivers
v0x130eccf00_0 .net *"_ivl_9", 30 0, L_0x120e94d60;  1 drivers
v0x130eccfb0_0 .net "a", 31 0, L_0x120e952f0;  1 drivers
v0x130ecd0a0_0 .net "b", 4 0, L_0x120e93660;  alias, 1 drivers
v0x130ecd150_0 .net "c", 31 0, L_0x120e95120;  alias, 1 drivers
v0x130ecd200 .array "tmp", 0 4;
v0x130ecd200_0 .net v0x130ecd200 0, 31 0, L_0x120e94fc0; 1 drivers
v0x130ecd200_1 .net v0x130ecd200 1, 31 0, L_0x120e93f70; 1 drivers
v0x130ecd200_2 .net v0x130ecd200 2, 31 0, L_0x120e943f0; 1 drivers
v0x130ecd200_3 .net v0x130ecd200 3, 31 0, L_0x120e947b0; 1 drivers
v0x130ecd200_4 .net v0x130ecd200 4, 31 0, L_0x120e94b70; 1 drivers
L_0x120e93d10 .part L_0x120e93660, 1, 1;
L_0x120e940d0 .part L_0x120e93660, 2, 1;
L_0x120e94510 .part L_0x120e93660, 3, 1;
L_0x120e948d0 .part L_0x120e93660, 4, 1;
L_0x120e94c90 .part L_0x120e93660, 0, 1;
L_0x120e94d60 .part L_0x120e952f0, 0, 31;
L_0x120e94e20 .concat [ 1 31 0 0], L_0x1280426e0, L_0x120e94d60;
L_0x120e94fc0 .functor MUXZ 32, L_0x120e952f0, L_0x120e94e20, L_0x120e94c90, C4<>;
S_0x130ecb840 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x130ecb440;
 .timescale -9 -12;
P_0x130ecba10 .param/l "i" 1 4 296, +C4<01>;
v0x130ecbab0_0 .net *"_ivl_1", 0 0, L_0x120e93d10;  1 drivers
v0x130ecbb40_0 .net *"_ivl_3", 31 0, L_0x120e93e50;  1 drivers
v0x130ecbbd0_0 .net *"_ivl_5", 29 0, L_0x120e93db0;  1 drivers
L_0x1280425c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130ecbc60_0 .net *"_ivl_7", 1 0, L_0x1280425c0;  1 drivers
L_0x120e93db0 .part L_0x120e94fc0, 0, 30;
L_0x120e93e50 .concat [ 2 30 0 0], L_0x1280425c0, L_0x120e93db0;
L_0x120e93f70 .functor MUXZ 32, L_0x120e94fc0, L_0x120e93e50, L_0x120e93d10, C4<>;
S_0x130ecbd00 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x130ecb440;
 .timescale -9 -12;
P_0x130ecbee0 .param/l "i" 1 4 296, +C4<010>;
v0x130ecbf70_0 .net *"_ivl_1", 0 0, L_0x120e940d0;  1 drivers
v0x130ecc020_0 .net *"_ivl_3", 31 0, L_0x120e94310;  1 drivers
v0x130ecc0d0_0 .net *"_ivl_5", 27 0, L_0x120e94270;  1 drivers
L_0x128042608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x130ecc190_0 .net *"_ivl_7", 3 0, L_0x128042608;  1 drivers
L_0x120e94270 .part L_0x120e93f70, 0, 28;
L_0x120e94310 .concat [ 4 28 0 0], L_0x128042608, L_0x120e94270;
L_0x120e943f0 .functor MUXZ 32, L_0x120e93f70, L_0x120e94310, L_0x120e940d0, C4<>;
S_0x130ecc240 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x130ecb440;
 .timescale -9 -12;
P_0x130ecc430 .param/l "i" 1 4 296, +C4<011>;
v0x130ecc4c0_0 .net *"_ivl_1", 0 0, L_0x120e94510;  1 drivers
v0x130ecc570_0 .net *"_ivl_3", 31 0, L_0x120e94690;  1 drivers
v0x130ecc620_0 .net *"_ivl_5", 23 0, L_0x120e945b0;  1 drivers
L_0x128042650 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130ecc6e0_0 .net *"_ivl_7", 7 0, L_0x128042650;  1 drivers
L_0x120e945b0 .part L_0x120e943f0, 0, 24;
L_0x120e94690 .concat [ 8 24 0 0], L_0x128042650, L_0x120e945b0;
L_0x120e947b0 .functor MUXZ 32, L_0x120e943f0, L_0x120e94690, L_0x120e94510, C4<>;
S_0x130ecc790 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x130ecb440;
 .timescale -9 -12;
P_0x130ecc960 .param/l "i" 1 4 296, +C4<0100>;
v0x130ecca00_0 .net *"_ivl_1", 0 0, L_0x120e948d0;  1 drivers
v0x130eccab0_0 .net *"_ivl_3", 31 0, L_0x120e94a50;  1 drivers
v0x130eccb60_0 .net *"_ivl_5", 15 0, L_0x120e94970;  1 drivers
L_0x128042698 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130eccc20_0 .net *"_ivl_7", 15 0, L_0x128042698;  1 drivers
L_0x120e94970 .part L_0x120e947b0, 0, 16;
L_0x120e94a50 .concat [ 16 16 0 0], L_0x128042698, L_0x120e94970;
L_0x120e94b70 .functor MUXZ 32, L_0x120e947b0, L_0x120e94a50, L_0x120e948d0, C4<>;
S_0x130ecd350 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x130ecacd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x130ecd510 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x130ecd550 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x130ee9500_0 .net "in", 31 0, L_0x120e93990;  1 drivers
v0x130ee95d0_0 .net "out", 4 0, L_0x120e93660;  alias, 1 drivers
v0x130ee96a0_0 .net "vld", 0 0, L_0x120e933b0;  1 drivers
S_0x130ecd700 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x130ecd350;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ecd5d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x130ecd610 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x130ee8f80_0 .net "in", 31 0, L_0x120e93990;  alias, 1 drivers
v0x130ee9040_0 .net "out", 4 0, L_0x120e93660;  alias, 1 drivers
v0x130ee9100_0 .net "vld", 0 0, L_0x120e933b0;  alias, 1 drivers
L_0x120e8e740 .part L_0x120e93990, 0, 16;
L_0x120e93310 .part L_0x120e93990, 16, 16;
S_0x130ecda80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ecd700;
 .timescale -9 -12;
L_0x120e933b0 .functor OR 1, L_0x120e8e330, L_0x120e92f00, C4<0>, C4<0>;
L_0x1280424e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ee8780_0 .net/2u *"_ivl_4", 0 0, L_0x1280424e8;  1 drivers
v0x130ee8840_0 .net *"_ivl_6", 4 0, L_0x120e93460;  1 drivers
v0x130ee88e0_0 .net *"_ivl_8", 4 0, L_0x120e93540;  1 drivers
v0x130ee8990_0 .net "out_h", 3 0, L_0x120e931b0;  1 drivers
v0x130ee8a50_0 .net "out_l", 3 0, L_0x120e8e5e0;  1 drivers
v0x130ee8b20_0 .net "out_vh", 0 0, L_0x120e92f00;  1 drivers
v0x130ee8bd0_0 .net "out_vl", 0 0, L_0x120e8e330;  1 drivers
L_0x120e93460 .concat [ 4 1 0 0], L_0x120e931b0, L_0x1280424e8;
L_0x120e93540 .concat [ 4 1 0 0], L_0x120e8e5e0, L_0x120e8e330;
L_0x120e93660 .functor MUXZ 5, L_0x120e93540, L_0x120e93460, L_0x120e92f00, C4<>;
S_0x130ecdc50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ecda80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ecd910 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130ecd950 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x130edaf50_0 .net "in", 15 0, L_0x120e93310;  1 drivers
v0x130edb010_0 .net "out", 3 0, L_0x120e931b0;  alias, 1 drivers
v0x130edb0c0_0 .net "vld", 0 0, L_0x120e92f00;  alias, 1 drivers
L_0x120e90ad0 .part L_0x120e93310, 0, 8;
L_0x120e92e20 .part L_0x120e93310, 8, 8;
S_0x130ecdfd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ecdc50;
 .timescale -9 -12;
L_0x120e92f00 .functor OR 1, L_0x120e906c0, L_0x120e92a10, C4<0>, C4<0>;
L_0x1280424a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eda750_0 .net/2u *"_ivl_4", 0 0, L_0x1280424a0;  1 drivers
v0x130eda810_0 .net *"_ivl_6", 3 0, L_0x120e92fb0;  1 drivers
v0x130eda8b0_0 .net *"_ivl_8", 3 0, L_0x120e93090;  1 drivers
v0x130eda960_0 .net "out_h", 2 0, L_0x120e92cc0;  1 drivers
v0x130edaa20_0 .net "out_l", 2 0, L_0x120e90970;  1 drivers
v0x130edaaf0_0 .net "out_vh", 0 0, L_0x120e92a10;  1 drivers
v0x130edaba0_0 .net "out_vl", 0 0, L_0x120e906c0;  1 drivers
L_0x120e92fb0 .concat [ 3 1 0 0], L_0x120e92cc0, L_0x1280424a0;
L_0x120e93090 .concat [ 3 1 0 0], L_0x120e90970, L_0x120e906c0;
L_0x120e931b0 .functor MUXZ 4, L_0x120e93090, L_0x120e92fb0, L_0x120e92a10, C4<>;
S_0x130ece1a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ecdfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ecde60 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130ecdea0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130ed41e0_0 .net "in", 7 0, L_0x120e92e20;  1 drivers
v0x130ed42a0_0 .net "out", 2 0, L_0x120e92cc0;  alias, 1 drivers
v0x130ed4350_0 .net "vld", 0 0, L_0x120e92a10;  alias, 1 drivers
L_0x120e91a00 .part L_0x120e92e20, 0, 4;
L_0x120e92930 .part L_0x120e92e20, 4, 4;
S_0x130ece520 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ece1a0;
 .timescale -9 -12;
L_0x120e92a10 .functor OR 1, L_0x120e915f0, L_0x120e92520, C4<0>, C4<0>;
L_0x128042458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ed39e0_0 .net/2u *"_ivl_4", 0 0, L_0x128042458;  1 drivers
v0x130ed3aa0_0 .net *"_ivl_6", 2 0, L_0x120e92ac0;  1 drivers
v0x130ed3b40_0 .net *"_ivl_8", 2 0, L_0x120e92ba0;  1 drivers
v0x130ed3bf0_0 .net "out_h", 1 0, L_0x120e927d0;  1 drivers
v0x130ed3cb0_0 .net "out_l", 1 0, L_0x120e918a0;  1 drivers
v0x130ed3d80_0 .net "out_vh", 0 0, L_0x120e92520;  1 drivers
v0x130ed3e30_0 .net "out_vl", 0 0, L_0x120e915f0;  1 drivers
L_0x120e92ac0 .concat [ 2 1 0 0], L_0x120e927d0, L_0x128042458;
L_0x120e92ba0 .concat [ 2 1 0 0], L_0x120e918a0, L_0x120e915f0;
L_0x120e92cc0 .functor MUXZ 3, L_0x120e92ba0, L_0x120e92ac0, L_0x120e92520, C4<>;
S_0x130ece6f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ece520;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ece3b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ece3f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ed0dd0_0 .net "in", 3 0, L_0x120e92930;  1 drivers
v0x130ed0e90_0 .net "out", 1 0, L_0x120e927d0;  alias, 1 drivers
v0x130ed0f40_0 .net "vld", 0 0, L_0x120e92520;  alias, 1 drivers
L_0x120e91ee0 .part L_0x120e92930, 0, 2;
L_0x120e92400 .part L_0x120e92930, 2, 2;
S_0x130ecea70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ece6f0;
 .timescale -9 -12;
L_0x120e92520 .functor OR 1, L_0x120e91aa0, L_0x120e92000, C4<0>, C4<0>;
L_0x128042410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ed05d0_0 .net/2u *"_ivl_4", 0 0, L_0x128042410;  1 drivers
v0x130ed0690_0 .net *"_ivl_6", 1 0, L_0x120e925d0;  1 drivers
v0x130ed0730_0 .net *"_ivl_8", 1 0, L_0x120e926b0;  1 drivers
v0x130ed07e0_0 .net "out_h", 0 0, L_0x120e922d0;  1 drivers
v0x130ed08a0_0 .net "out_l", 0 0, L_0x120e91db0;  1 drivers
v0x130ed0970_0 .net "out_vh", 0 0, L_0x120e92000;  1 drivers
v0x130ed0a20_0 .net "out_vl", 0 0, L_0x120e91aa0;  1 drivers
L_0x120e925d0 .concat [ 1 1 0 0], L_0x120e922d0, L_0x128042410;
L_0x120e926b0 .concat [ 1 1 0 0], L_0x120e91db0, L_0x120e91aa0;
L_0x120e927d0 .functor MUXZ 2, L_0x120e926b0, L_0x120e925d0, L_0x120e92000, C4<>;
S_0x130ecec40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ecea70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ece900 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ece940 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ecf670_0 .net "in", 1 0, L_0x120e92400;  1 drivers
v0x130ecf730_0 .net "out", 0 0, L_0x120e922d0;  alias, 1 drivers
v0x130ecf7e0_0 .net "vld", 0 0, L_0x120e92000;  alias, 1 drivers
L_0x120e920a0 .part L_0x120e92400, 1, 1;
L_0x120e92230 .part L_0x120e92400, 0, 1;
S_0x130ecefc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ecec40;
 .timescale -9 -12;
L_0x120e92180 .functor NOT 1, L_0x120e920a0, C4<0>, C4<0>, C4<0>;
L_0x120e922d0 .functor AND 1, L_0x120e92180, L_0x120e92230, C4<1>, C4<1>;
v0x130ecf190_0 .net *"_ivl_2", 0 0, L_0x120e920a0;  1 drivers
v0x130ecf250_0 .net *"_ivl_3", 0 0, L_0x120e92180;  1 drivers
v0x130ecf2f0_0 .net *"_ivl_5", 0 0, L_0x120e92230;  1 drivers
L_0x120e92000 .reduce/or L_0x120e92400;
S_0x130ecf380 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ecec40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ecf380
v0x130ecf5d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130ecf5d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ecf5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_138.296 ;
    %load/vec4 v0x130ecf5d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_138.297, 5;
    %load/vec4 v0x130ecf5d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ecf5d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_138.296;
T_138.297 ;
    %end;
S_0x130ecf8e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ecea70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ecfab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ecfaf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ed0360_0 .net "in", 1 0, L_0x120e91ee0;  1 drivers
v0x130ed0420_0 .net "out", 0 0, L_0x120e91db0;  alias, 1 drivers
v0x130ed04d0_0 .net "vld", 0 0, L_0x120e91aa0;  alias, 1 drivers
L_0x120e91b80 .part L_0x120e91ee0, 1, 1;
L_0x120e91d10 .part L_0x120e91ee0, 0, 1;
S_0x130ecfcc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ecf8e0;
 .timescale -9 -12;
L_0x120e91c60 .functor NOT 1, L_0x120e91b80, C4<0>, C4<0>, C4<0>;
L_0x120e91db0 .functor AND 1, L_0x120e91c60, L_0x120e91d10, C4<1>, C4<1>;
v0x130ecfe80_0 .net *"_ivl_2", 0 0, L_0x120e91b80;  1 drivers
v0x130ecff40_0 .net *"_ivl_3", 0 0, L_0x120e91c60;  1 drivers
v0x130ecffe0_0 .net *"_ivl_5", 0 0, L_0x120e91d10;  1 drivers
L_0x120e91aa0 .reduce/or L_0x120e91ee0;
S_0x130ed0070 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ecf8e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed0070
v0x130ed02c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130ed02c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed02c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_139.298 ;
    %load/vec4 v0x130ed02c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_139.299, 5;
    %load/vec4 v0x130ed02c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed02c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_139.298;
T_139.299 ;
    %end;
S_0x130ed0ad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ece6f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed0ad0
v0x130ed0d20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130ed0d20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed0d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_140.300 ;
    %load/vec4 v0x130ed0d20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_140.301, 5;
    %load/vec4 v0x130ed0d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed0d20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_140.300;
T_140.301 ;
    %end;
S_0x130ed1040 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ece520;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ed1210 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ed1250 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ed3770_0 .net "in", 3 0, L_0x120e91a00;  1 drivers
v0x130ed3830_0 .net "out", 1 0, L_0x120e918a0;  alias, 1 drivers
v0x130ed38e0_0 .net "vld", 0 0, L_0x120e915f0;  alias, 1 drivers
L_0x120e90fb0 .part L_0x120e91a00, 0, 2;
L_0x120e914d0 .part L_0x120e91a00, 2, 2;
S_0x130ed1420 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ed1040;
 .timescale -9 -12;
L_0x120e915f0 .functor OR 1, L_0x120e90b70, L_0x120e910d0, C4<0>, C4<0>;
L_0x1280423c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ed2f70_0 .net/2u *"_ivl_4", 0 0, L_0x1280423c8;  1 drivers
v0x130ed3030_0 .net *"_ivl_6", 1 0, L_0x120e916a0;  1 drivers
v0x130ed30d0_0 .net *"_ivl_8", 1 0, L_0x120e91780;  1 drivers
v0x130ed3180_0 .net "out_h", 0 0, L_0x120e913a0;  1 drivers
v0x130ed3240_0 .net "out_l", 0 0, L_0x120e90e80;  1 drivers
v0x130ed3310_0 .net "out_vh", 0 0, L_0x120e910d0;  1 drivers
v0x130ed33c0_0 .net "out_vl", 0 0, L_0x120e90b70;  1 drivers
L_0x120e916a0 .concat [ 1 1 0 0], L_0x120e913a0, L_0x1280423c8;
L_0x120e91780 .concat [ 1 1 0 0], L_0x120e90e80, L_0x120e90b70;
L_0x120e918a0 .functor MUXZ 2, L_0x120e91780, L_0x120e916a0, L_0x120e910d0, C4<>;
S_0x130ed15e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ed1420;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ed12d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ed1310 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ed2010_0 .net "in", 1 0, L_0x120e914d0;  1 drivers
v0x130ed20d0_0 .net "out", 0 0, L_0x120e913a0;  alias, 1 drivers
v0x130ed2180_0 .net "vld", 0 0, L_0x120e910d0;  alias, 1 drivers
L_0x120e91170 .part L_0x120e914d0, 1, 1;
L_0x120e91300 .part L_0x120e914d0, 0, 1;
S_0x130ed1960 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ed15e0;
 .timescale -9 -12;
L_0x120e91250 .functor NOT 1, L_0x120e91170, C4<0>, C4<0>, C4<0>;
L_0x120e913a0 .functor AND 1, L_0x120e91250, L_0x120e91300, C4<1>, C4<1>;
v0x130ed1b30_0 .net *"_ivl_2", 0 0, L_0x120e91170;  1 drivers
v0x130ed1bf0_0 .net *"_ivl_3", 0 0, L_0x120e91250;  1 drivers
v0x130ed1c90_0 .net *"_ivl_5", 0 0, L_0x120e91300;  1 drivers
L_0x120e910d0 .reduce/or L_0x120e914d0;
S_0x130ed1d20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ed15e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed1d20
v0x130ed1f70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ed1f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed1f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_141.302 ;
    %load/vec4 v0x130ed1f70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_141.303, 5;
    %load/vec4 v0x130ed1f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed1f70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_141.302;
T_141.303 ;
    %end;
S_0x130ed2280 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ed1420;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ed2450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ed2490 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ed2d00_0 .net "in", 1 0, L_0x120e90fb0;  1 drivers
v0x130ed2dc0_0 .net "out", 0 0, L_0x120e90e80;  alias, 1 drivers
v0x130ed2e70_0 .net "vld", 0 0, L_0x120e90b70;  alias, 1 drivers
L_0x120e90c50 .part L_0x120e90fb0, 1, 1;
L_0x120e90de0 .part L_0x120e90fb0, 0, 1;
S_0x130ed2660 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ed2280;
 .timescale -9 -12;
L_0x120e90d30 .functor NOT 1, L_0x120e90c50, C4<0>, C4<0>, C4<0>;
L_0x120e90e80 .functor AND 1, L_0x120e90d30, L_0x120e90de0, C4<1>, C4<1>;
v0x130ed2820_0 .net *"_ivl_2", 0 0, L_0x120e90c50;  1 drivers
v0x130ed28e0_0 .net *"_ivl_3", 0 0, L_0x120e90d30;  1 drivers
v0x130ed2980_0 .net *"_ivl_5", 0 0, L_0x120e90de0;  1 drivers
L_0x120e90b70 .reduce/or L_0x120e90fb0;
S_0x130ed2a10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ed2280;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed2a10
v0x130ed2c60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ed2c60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed2c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_142.304 ;
    %load/vec4 v0x130ed2c60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_142.305, 5;
    %load/vec4 v0x130ed2c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed2c60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_142.304;
T_142.305 ;
    %end;
S_0x130ed3470 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ed1040;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed3470
v0x130ed36c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130ed36c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed36c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_143.306 ;
    %load/vec4 v0x130ed36c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_143.307, 5;
    %load/vec4 v0x130ed36c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed36c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_143.306;
T_143.307 ;
    %end;
S_0x130ed3ee0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ece1a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed3ee0
v0x130ed4130_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130ed4130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed4130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_144.308 ;
    %load/vec4 v0x130ed4130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_144.309, 5;
    %load/vec4 v0x130ed4130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed4130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_144.308;
T_144.309 ;
    %end;
S_0x130ed4450 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ecdfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ed4620 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130ed4660 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130eda4e0_0 .net "in", 7 0, L_0x120e90ad0;  1 drivers
v0x130eda5a0_0 .net "out", 2 0, L_0x120e90970;  alias, 1 drivers
v0x130eda650_0 .net "vld", 0 0, L_0x120e906c0;  alias, 1 drivers
L_0x120e8f6b0 .part L_0x120e90ad0, 0, 4;
L_0x120e905e0 .part L_0x120e90ad0, 4, 4;
S_0x130ed4830 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ed4450;
 .timescale -9 -12;
L_0x120e906c0 .functor OR 1, L_0x120e8f2a0, L_0x120e901d0, C4<0>, C4<0>;
L_0x128042380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ed9ce0_0 .net/2u *"_ivl_4", 0 0, L_0x128042380;  1 drivers
v0x130ed9da0_0 .net *"_ivl_6", 2 0, L_0x120e90770;  1 drivers
v0x130ed9e40_0 .net *"_ivl_8", 2 0, L_0x120e90850;  1 drivers
v0x130ed9ef0_0 .net "out_h", 1 0, L_0x120e90480;  1 drivers
v0x130ed9fb0_0 .net "out_l", 1 0, L_0x120e8f550;  1 drivers
v0x130eda080_0 .net "out_vh", 0 0, L_0x120e901d0;  1 drivers
v0x130eda130_0 .net "out_vl", 0 0, L_0x120e8f2a0;  1 drivers
L_0x120e90770 .concat [ 2 1 0 0], L_0x120e90480, L_0x128042380;
L_0x120e90850 .concat [ 2 1 0 0], L_0x120e8f550, L_0x120e8f2a0;
L_0x120e90970 .functor MUXZ 3, L_0x120e90850, L_0x120e90770, L_0x120e901d0, C4<>;
S_0x130ed49f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ed4830;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ed46e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ed4720 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ed70d0_0 .net "in", 3 0, L_0x120e905e0;  1 drivers
v0x130ed7190_0 .net "out", 1 0, L_0x120e90480;  alias, 1 drivers
v0x130ed7240_0 .net "vld", 0 0, L_0x120e901d0;  alias, 1 drivers
L_0x120e8fb90 .part L_0x120e905e0, 0, 2;
L_0x120e900b0 .part L_0x120e905e0, 2, 2;
S_0x130ed4d70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ed49f0;
 .timescale -9 -12;
L_0x120e901d0 .functor OR 1, L_0x120e8f750, L_0x120e8fcb0, C4<0>, C4<0>;
L_0x128042338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ed68d0_0 .net/2u *"_ivl_4", 0 0, L_0x128042338;  1 drivers
v0x130ed6990_0 .net *"_ivl_6", 1 0, L_0x120e90280;  1 drivers
v0x130ed6a30_0 .net *"_ivl_8", 1 0, L_0x120e90360;  1 drivers
v0x130ed6ae0_0 .net "out_h", 0 0, L_0x120e8ff80;  1 drivers
v0x130ed6ba0_0 .net "out_l", 0 0, L_0x120e8fa60;  1 drivers
v0x130ed6c70_0 .net "out_vh", 0 0, L_0x120e8fcb0;  1 drivers
v0x130ed6d20_0 .net "out_vl", 0 0, L_0x120e8f750;  1 drivers
L_0x120e90280 .concat [ 1 1 0 0], L_0x120e8ff80, L_0x128042338;
L_0x120e90360 .concat [ 1 1 0 0], L_0x120e8fa60, L_0x120e8f750;
L_0x120e90480 .functor MUXZ 2, L_0x120e90360, L_0x120e90280, L_0x120e8fcb0, C4<>;
S_0x130ed4f40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ed4d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ed4c00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ed4c40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ed5970_0 .net "in", 1 0, L_0x120e900b0;  1 drivers
v0x130ed5a30_0 .net "out", 0 0, L_0x120e8ff80;  alias, 1 drivers
v0x130ed5ae0_0 .net "vld", 0 0, L_0x120e8fcb0;  alias, 1 drivers
L_0x120e8fd50 .part L_0x120e900b0, 1, 1;
L_0x120e8fee0 .part L_0x120e900b0, 0, 1;
S_0x130ed52c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ed4f40;
 .timescale -9 -12;
L_0x120e8fe30 .functor NOT 1, L_0x120e8fd50, C4<0>, C4<0>, C4<0>;
L_0x120e8ff80 .functor AND 1, L_0x120e8fe30, L_0x120e8fee0, C4<1>, C4<1>;
v0x130ed5490_0 .net *"_ivl_2", 0 0, L_0x120e8fd50;  1 drivers
v0x130ed5550_0 .net *"_ivl_3", 0 0, L_0x120e8fe30;  1 drivers
v0x130ed55f0_0 .net *"_ivl_5", 0 0, L_0x120e8fee0;  1 drivers
L_0x120e8fcb0 .reduce/or L_0x120e900b0;
S_0x130ed5680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ed4f40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed5680
v0x130ed58d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130ed58d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed58d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_145.310 ;
    %load/vec4 v0x130ed58d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_145.311, 5;
    %load/vec4 v0x130ed58d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed58d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_145.310;
T_145.311 ;
    %end;
S_0x130ed5be0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ed4d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ed5db0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ed5df0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ed6660_0 .net "in", 1 0, L_0x120e8fb90;  1 drivers
v0x130ed6720_0 .net "out", 0 0, L_0x120e8fa60;  alias, 1 drivers
v0x130ed67d0_0 .net "vld", 0 0, L_0x120e8f750;  alias, 1 drivers
L_0x120e8f830 .part L_0x120e8fb90, 1, 1;
L_0x120e8f9c0 .part L_0x120e8fb90, 0, 1;
S_0x130ed5fc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ed5be0;
 .timescale -9 -12;
L_0x120e8f910 .functor NOT 1, L_0x120e8f830, C4<0>, C4<0>, C4<0>;
L_0x120e8fa60 .functor AND 1, L_0x120e8f910, L_0x120e8f9c0, C4<1>, C4<1>;
v0x130ed6180_0 .net *"_ivl_2", 0 0, L_0x120e8f830;  1 drivers
v0x130ed6240_0 .net *"_ivl_3", 0 0, L_0x120e8f910;  1 drivers
v0x130ed62e0_0 .net *"_ivl_5", 0 0, L_0x120e8f9c0;  1 drivers
L_0x120e8f750 .reduce/or L_0x120e8fb90;
S_0x130ed6370 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ed5be0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed6370
v0x130ed65c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130ed65c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed65c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_146.312 ;
    %load/vec4 v0x130ed65c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_146.313, 5;
    %load/vec4 v0x130ed65c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed65c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_146.312;
T_146.313 ;
    %end;
S_0x130ed6dd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ed49f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed6dd0
v0x130ed7020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ed7020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed7020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_147.314 ;
    %load/vec4 v0x130ed7020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_147.315, 5;
    %load/vec4 v0x130ed7020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed7020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_147.314;
T_147.315 ;
    %end;
S_0x130ed7340 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ed4830;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ed7510 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ed7550 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ed9a70_0 .net "in", 3 0, L_0x120e8f6b0;  1 drivers
v0x130ed9b30_0 .net "out", 1 0, L_0x120e8f550;  alias, 1 drivers
v0x130ed9be0_0 .net "vld", 0 0, L_0x120e8f2a0;  alias, 1 drivers
L_0x120e8ec60 .part L_0x120e8f6b0, 0, 2;
L_0x120e8f180 .part L_0x120e8f6b0, 2, 2;
S_0x130ed7720 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ed7340;
 .timescale -9 -12;
L_0x120e8f2a0 .functor OR 1, L_0x120e8e820, L_0x120e8ed80, C4<0>, C4<0>;
L_0x1280422f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ed9270_0 .net/2u *"_ivl_4", 0 0, L_0x1280422f0;  1 drivers
v0x130ed9330_0 .net *"_ivl_6", 1 0, L_0x120e8f350;  1 drivers
v0x130ed93d0_0 .net *"_ivl_8", 1 0, L_0x120e8f430;  1 drivers
v0x130ed9480_0 .net "out_h", 0 0, L_0x120e8f050;  1 drivers
v0x130ed9540_0 .net "out_l", 0 0, L_0x120e8eb30;  1 drivers
v0x130ed9610_0 .net "out_vh", 0 0, L_0x120e8ed80;  1 drivers
v0x130ed96c0_0 .net "out_vl", 0 0, L_0x120e8e820;  1 drivers
L_0x120e8f350 .concat [ 1 1 0 0], L_0x120e8f050, L_0x1280422f0;
L_0x120e8f430 .concat [ 1 1 0 0], L_0x120e8eb30, L_0x120e8e820;
L_0x120e8f550 .functor MUXZ 2, L_0x120e8f430, L_0x120e8f350, L_0x120e8ed80, C4<>;
S_0x130ed78e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ed7720;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ed75d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ed7610 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ed8310_0 .net "in", 1 0, L_0x120e8f180;  1 drivers
v0x130ed83d0_0 .net "out", 0 0, L_0x120e8f050;  alias, 1 drivers
v0x130ed8480_0 .net "vld", 0 0, L_0x120e8ed80;  alias, 1 drivers
L_0x120e8ee20 .part L_0x120e8f180, 1, 1;
L_0x120e8efb0 .part L_0x120e8f180, 0, 1;
S_0x130ed7c60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ed78e0;
 .timescale -9 -12;
L_0x120e8ef00 .functor NOT 1, L_0x120e8ee20, C4<0>, C4<0>, C4<0>;
L_0x120e8f050 .functor AND 1, L_0x120e8ef00, L_0x120e8efb0, C4<1>, C4<1>;
v0x130ed7e30_0 .net *"_ivl_2", 0 0, L_0x120e8ee20;  1 drivers
v0x130ed7ef0_0 .net *"_ivl_3", 0 0, L_0x120e8ef00;  1 drivers
v0x130ed7f90_0 .net *"_ivl_5", 0 0, L_0x120e8efb0;  1 drivers
L_0x120e8ed80 .reduce/or L_0x120e8f180;
S_0x130ed8020 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ed78e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed8020
v0x130ed8270_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ed8270_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed8270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_148.316 ;
    %load/vec4 v0x130ed8270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_148.317, 5;
    %load/vec4 v0x130ed8270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed8270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_148.316;
T_148.317 ;
    %end;
S_0x130ed8580 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ed7720;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ed8750 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ed8790 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ed9000_0 .net "in", 1 0, L_0x120e8ec60;  1 drivers
v0x130ed90c0_0 .net "out", 0 0, L_0x120e8eb30;  alias, 1 drivers
v0x130ed9170_0 .net "vld", 0 0, L_0x120e8e820;  alias, 1 drivers
L_0x120e8e900 .part L_0x120e8ec60, 1, 1;
L_0x120e8ea90 .part L_0x120e8ec60, 0, 1;
S_0x130ed8960 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ed8580;
 .timescale -9 -12;
L_0x120e8e9e0 .functor NOT 1, L_0x120e8e900, C4<0>, C4<0>, C4<0>;
L_0x120e8eb30 .functor AND 1, L_0x120e8e9e0, L_0x120e8ea90, C4<1>, C4<1>;
v0x130ed8b20_0 .net *"_ivl_2", 0 0, L_0x120e8e900;  1 drivers
v0x130ed8be0_0 .net *"_ivl_3", 0 0, L_0x120e8e9e0;  1 drivers
v0x130ed8c80_0 .net *"_ivl_5", 0 0, L_0x120e8ea90;  1 drivers
L_0x120e8e820 .reduce/or L_0x120e8ec60;
S_0x130ed8d10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ed8580;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed8d10
v0x130ed8f60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ed8f60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed8f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_149.318 ;
    %load/vec4 v0x130ed8f60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_149.319, 5;
    %load/vec4 v0x130ed8f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed8f60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_149.318;
T_149.319 ;
    %end;
S_0x130ed9770 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ed7340;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ed9770
v0x130ed99c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ed99c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ed99c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_150.320 ;
    %load/vec4 v0x130ed99c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_150.321, 5;
    %load/vec4 v0x130ed99c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ed99c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_150.320;
T_150.321 ;
    %end;
S_0x130eda1e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ed4450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eda1e0
v0x130eda430_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130eda430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eda430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_151.322 ;
    %load/vec4 v0x130eda430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_151.323, 5;
    %load/vec4 v0x130eda430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eda430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_151.322;
T_151.323 ;
    %end;
S_0x130edac50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ecdc50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130edac50
v0x130edaea0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x130edaea0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130edaea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_152.324 ;
    %load/vec4 v0x130edaea0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_152.325, 5;
    %load/vec4 v0x130edaea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130edaea0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_152.324;
T_152.325 ;
    %end;
S_0x130edb1c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ecda80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130edb390 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130edb3d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x130ee8510_0 .net "in", 15 0, L_0x120e8e740;  1 drivers
v0x130ee85d0_0 .net "out", 3 0, L_0x120e8e5e0;  alias, 1 drivers
v0x130ee8680_0 .net "vld", 0 0, L_0x120e8e330;  alias, 1 drivers
L_0x120e8bf00 .part L_0x120e8e740, 0, 8;
L_0x120e8e250 .part L_0x120e8e740, 8, 8;
S_0x130edb5a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130edb1c0;
 .timescale -9 -12;
L_0x120e8e330 .functor OR 1, L_0x120e8baf0, L_0x120e8de40, C4<0>, C4<0>;
L_0x1280422a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ee7d10_0 .net/2u *"_ivl_4", 0 0, L_0x1280422a8;  1 drivers
v0x130ee7dd0_0 .net *"_ivl_6", 3 0, L_0x120e8e3e0;  1 drivers
v0x130ee7e70_0 .net *"_ivl_8", 3 0, L_0x120e8e4c0;  1 drivers
v0x130ee7f20_0 .net "out_h", 2 0, L_0x120e8e0f0;  1 drivers
v0x130ee7fe0_0 .net "out_l", 2 0, L_0x120e8bda0;  1 drivers
v0x130ee80b0_0 .net "out_vh", 0 0, L_0x120e8de40;  1 drivers
v0x130ee8160_0 .net "out_vl", 0 0, L_0x120e8baf0;  1 drivers
L_0x120e8e3e0 .concat [ 3 1 0 0], L_0x120e8e0f0, L_0x1280422a8;
L_0x120e8e4c0 .concat [ 3 1 0 0], L_0x120e8bda0, L_0x120e8baf0;
L_0x120e8e5e0 .functor MUXZ 4, L_0x120e8e4c0, L_0x120e8e3e0, L_0x120e8de40, C4<>;
S_0x130edb760 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130edb5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130edb450 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130edb490 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130ee17a0_0 .net "in", 7 0, L_0x120e8e250;  1 drivers
v0x130ee1860_0 .net "out", 2 0, L_0x120e8e0f0;  alias, 1 drivers
v0x130ee1910_0 .net "vld", 0 0, L_0x120e8de40;  alias, 1 drivers
L_0x120e8ce30 .part L_0x120e8e250, 0, 4;
L_0x120e8dd60 .part L_0x120e8e250, 4, 4;
S_0x130edbae0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130edb760;
 .timescale -9 -12;
L_0x120e8de40 .functor OR 1, L_0x120e8ca20, L_0x120e8d950, C4<0>, C4<0>;
L_0x128042260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ee0fa0_0 .net/2u *"_ivl_4", 0 0, L_0x128042260;  1 drivers
v0x130ee1060_0 .net *"_ivl_6", 2 0, L_0x120e8def0;  1 drivers
v0x130ee1100_0 .net *"_ivl_8", 2 0, L_0x120e8dfd0;  1 drivers
v0x130ee11b0_0 .net "out_h", 1 0, L_0x120e8dc00;  1 drivers
v0x130ee1270_0 .net "out_l", 1 0, L_0x120e8ccd0;  1 drivers
v0x130ee1340_0 .net "out_vh", 0 0, L_0x120e8d950;  1 drivers
v0x130ee13f0_0 .net "out_vl", 0 0, L_0x120e8ca20;  1 drivers
L_0x120e8def0 .concat [ 2 1 0 0], L_0x120e8dc00, L_0x128042260;
L_0x120e8dfd0 .concat [ 2 1 0 0], L_0x120e8ccd0, L_0x120e8ca20;
L_0x120e8e0f0 .functor MUXZ 3, L_0x120e8dfd0, L_0x120e8def0, L_0x120e8d950, C4<>;
S_0x130edbcb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130edbae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130edb970 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130edb9b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ede390_0 .net "in", 3 0, L_0x120e8dd60;  1 drivers
v0x130ede450_0 .net "out", 1 0, L_0x120e8dc00;  alias, 1 drivers
v0x130ede500_0 .net "vld", 0 0, L_0x120e8d950;  alias, 1 drivers
L_0x120e8d310 .part L_0x120e8dd60, 0, 2;
L_0x120e8d830 .part L_0x120e8dd60, 2, 2;
S_0x130edc030 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130edbcb0;
 .timescale -9 -12;
L_0x120e8d950 .functor OR 1, L_0x120e8ced0, L_0x120e8d430, C4<0>, C4<0>;
L_0x128042218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eddb90_0 .net/2u *"_ivl_4", 0 0, L_0x128042218;  1 drivers
v0x130eddc50_0 .net *"_ivl_6", 1 0, L_0x120e8da00;  1 drivers
v0x130eddcf0_0 .net *"_ivl_8", 1 0, L_0x120e8dae0;  1 drivers
v0x130eddda0_0 .net "out_h", 0 0, L_0x120e8d700;  1 drivers
v0x130edde60_0 .net "out_l", 0 0, L_0x120e8d1e0;  1 drivers
v0x130eddf30_0 .net "out_vh", 0 0, L_0x120e8d430;  1 drivers
v0x130eddfe0_0 .net "out_vl", 0 0, L_0x120e8ced0;  1 drivers
L_0x120e8da00 .concat [ 1 1 0 0], L_0x120e8d700, L_0x128042218;
L_0x120e8dae0 .concat [ 1 1 0 0], L_0x120e8d1e0, L_0x120e8ced0;
L_0x120e8dc00 .functor MUXZ 2, L_0x120e8dae0, L_0x120e8da00, L_0x120e8d430, C4<>;
S_0x130edc200 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130edc030;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130edbec0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130edbf00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130edcc30_0 .net "in", 1 0, L_0x120e8d830;  1 drivers
v0x130edccf0_0 .net "out", 0 0, L_0x120e8d700;  alias, 1 drivers
v0x130edcda0_0 .net "vld", 0 0, L_0x120e8d430;  alias, 1 drivers
L_0x120e8d4d0 .part L_0x120e8d830, 1, 1;
L_0x120e8d660 .part L_0x120e8d830, 0, 1;
S_0x130edc580 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130edc200;
 .timescale -9 -12;
L_0x120e8d5b0 .functor NOT 1, L_0x120e8d4d0, C4<0>, C4<0>, C4<0>;
L_0x120e8d700 .functor AND 1, L_0x120e8d5b0, L_0x120e8d660, C4<1>, C4<1>;
v0x130edc750_0 .net *"_ivl_2", 0 0, L_0x120e8d4d0;  1 drivers
v0x130edc810_0 .net *"_ivl_3", 0 0, L_0x120e8d5b0;  1 drivers
v0x130edc8b0_0 .net *"_ivl_5", 0 0, L_0x120e8d660;  1 drivers
L_0x120e8d430 .reduce/or L_0x120e8d830;
S_0x130edc940 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130edc200;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130edc940
v0x130edcb90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130edcb90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130edcb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_153.326 ;
    %load/vec4 v0x130edcb90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_153.327, 5;
    %load/vec4 v0x130edcb90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130edcb90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_153.326;
T_153.327 ;
    %end;
S_0x130edcea0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130edc030;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130edd070 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130edd0b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130edd920_0 .net "in", 1 0, L_0x120e8d310;  1 drivers
v0x130edd9e0_0 .net "out", 0 0, L_0x120e8d1e0;  alias, 1 drivers
v0x130edda90_0 .net "vld", 0 0, L_0x120e8ced0;  alias, 1 drivers
L_0x120e8cfb0 .part L_0x120e8d310, 1, 1;
L_0x120e8d140 .part L_0x120e8d310, 0, 1;
S_0x130edd280 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130edcea0;
 .timescale -9 -12;
L_0x120e8d090 .functor NOT 1, L_0x120e8cfb0, C4<0>, C4<0>, C4<0>;
L_0x120e8d1e0 .functor AND 1, L_0x120e8d090, L_0x120e8d140, C4<1>, C4<1>;
v0x130edd440_0 .net *"_ivl_2", 0 0, L_0x120e8cfb0;  1 drivers
v0x130edd500_0 .net *"_ivl_3", 0 0, L_0x120e8d090;  1 drivers
v0x130edd5a0_0 .net *"_ivl_5", 0 0, L_0x120e8d140;  1 drivers
L_0x120e8ced0 .reduce/or L_0x120e8d310;
S_0x130edd630 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130edcea0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130edd630
v0x130edd880_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130edd880_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130edd880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_154.328 ;
    %load/vec4 v0x130edd880_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_154.329, 5;
    %load/vec4 v0x130edd880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130edd880_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_154.328;
T_154.329 ;
    %end;
S_0x130ede090 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130edbcb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ede090
v0x130ede2e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130ede2e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ede2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_155.330 ;
    %load/vec4 v0x130ede2e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_155.331, 5;
    %load/vec4 v0x130ede2e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ede2e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_155.330;
T_155.331 ;
    %end;
S_0x130ede600 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130edbae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ede7d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ede810 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ee0d30_0 .net "in", 3 0, L_0x120e8ce30;  1 drivers
v0x130ee0df0_0 .net "out", 1 0, L_0x120e8ccd0;  alias, 1 drivers
v0x130ee0ea0_0 .net "vld", 0 0, L_0x120e8ca20;  alias, 1 drivers
L_0x120e8c3e0 .part L_0x120e8ce30, 0, 2;
L_0x120e8c900 .part L_0x120e8ce30, 2, 2;
S_0x130ede9e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ede600;
 .timescale -9 -12;
L_0x120e8ca20 .functor OR 1, L_0x120e8bfa0, L_0x120e8c500, C4<0>, C4<0>;
L_0x1280421d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ee0530_0 .net/2u *"_ivl_4", 0 0, L_0x1280421d0;  1 drivers
v0x130ee05f0_0 .net *"_ivl_6", 1 0, L_0x120e8cad0;  1 drivers
v0x130ee0690_0 .net *"_ivl_8", 1 0, L_0x120e8cbb0;  1 drivers
v0x130ee0740_0 .net "out_h", 0 0, L_0x120e8c7d0;  1 drivers
v0x130ee0800_0 .net "out_l", 0 0, L_0x120e8c2b0;  1 drivers
v0x130ee08d0_0 .net "out_vh", 0 0, L_0x120e8c500;  1 drivers
v0x130ee0980_0 .net "out_vl", 0 0, L_0x120e8bfa0;  1 drivers
L_0x120e8cad0 .concat [ 1 1 0 0], L_0x120e8c7d0, L_0x1280421d0;
L_0x120e8cbb0 .concat [ 1 1 0 0], L_0x120e8c2b0, L_0x120e8bfa0;
L_0x120e8ccd0 .functor MUXZ 2, L_0x120e8cbb0, L_0x120e8cad0, L_0x120e8c500, C4<>;
S_0x130edeba0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ede9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ede890 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ede8d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130edf5d0_0 .net "in", 1 0, L_0x120e8c900;  1 drivers
v0x130edf690_0 .net "out", 0 0, L_0x120e8c7d0;  alias, 1 drivers
v0x130edf740_0 .net "vld", 0 0, L_0x120e8c500;  alias, 1 drivers
L_0x120e8c5a0 .part L_0x120e8c900, 1, 1;
L_0x120e8c730 .part L_0x120e8c900, 0, 1;
S_0x130edef20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130edeba0;
 .timescale -9 -12;
L_0x120e8c680 .functor NOT 1, L_0x120e8c5a0, C4<0>, C4<0>, C4<0>;
L_0x120e8c7d0 .functor AND 1, L_0x120e8c680, L_0x120e8c730, C4<1>, C4<1>;
v0x130edf0f0_0 .net *"_ivl_2", 0 0, L_0x120e8c5a0;  1 drivers
v0x130edf1b0_0 .net *"_ivl_3", 0 0, L_0x120e8c680;  1 drivers
v0x130edf250_0 .net *"_ivl_5", 0 0, L_0x120e8c730;  1 drivers
L_0x120e8c500 .reduce/or L_0x120e8c900;
S_0x130edf2e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130edeba0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130edf2e0
v0x130edf530_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130edf530_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130edf530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_156.332 ;
    %load/vec4 v0x130edf530_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_156.333, 5;
    %load/vec4 v0x130edf530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130edf530_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_156.332;
T_156.333 ;
    %end;
S_0x130edf840 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ede9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130edfa10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130edfa50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ee02c0_0 .net "in", 1 0, L_0x120e8c3e0;  1 drivers
v0x130ee0380_0 .net "out", 0 0, L_0x120e8c2b0;  alias, 1 drivers
v0x130ee0430_0 .net "vld", 0 0, L_0x120e8bfa0;  alias, 1 drivers
L_0x120e8c080 .part L_0x120e8c3e0, 1, 1;
L_0x120e8c210 .part L_0x120e8c3e0, 0, 1;
S_0x130edfc20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130edf840;
 .timescale -9 -12;
L_0x120e8c160 .functor NOT 1, L_0x120e8c080, C4<0>, C4<0>, C4<0>;
L_0x120e8c2b0 .functor AND 1, L_0x120e8c160, L_0x120e8c210, C4<1>, C4<1>;
v0x130edfde0_0 .net *"_ivl_2", 0 0, L_0x120e8c080;  1 drivers
v0x130edfea0_0 .net *"_ivl_3", 0 0, L_0x120e8c160;  1 drivers
v0x130edff40_0 .net *"_ivl_5", 0 0, L_0x120e8c210;  1 drivers
L_0x120e8bfa0 .reduce/or L_0x120e8c3e0;
S_0x130edffd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130edf840;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130edffd0
v0x130ee0220_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ee0220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee0220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_157.334 ;
    %load/vec4 v0x130ee0220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_157.335, 5;
    %load/vec4 v0x130ee0220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee0220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_157.334;
T_157.335 ;
    %end;
S_0x130ee0a30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ede600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee0a30
v0x130ee0c80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130ee0c80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee0c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_158.336 ;
    %load/vec4 v0x130ee0c80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_158.337, 5;
    %load/vec4 v0x130ee0c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee0c80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_158.336;
T_158.337 ;
    %end;
S_0x130ee14a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130edb760;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee14a0
v0x130ee16f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ee16f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee16f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_159.338 ;
    %load/vec4 v0x130ee16f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_159.339, 5;
    %load/vec4 v0x130ee16f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee16f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_159.338;
T_159.339 ;
    %end;
S_0x130ee1a10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130edb5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ee1be0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130ee1c20 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130ee7aa0_0 .net "in", 7 0, L_0x120e8bf00;  1 drivers
v0x130ee7b60_0 .net "out", 2 0, L_0x120e8bda0;  alias, 1 drivers
v0x130ee7c10_0 .net "vld", 0 0, L_0x120e8baf0;  alias, 1 drivers
L_0x120e8aae0 .part L_0x120e8bf00, 0, 4;
L_0x120e8ba10 .part L_0x120e8bf00, 4, 4;
S_0x130ee1df0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ee1a10;
 .timescale -9 -12;
L_0x120e8baf0 .functor OR 1, L_0x120e8a6d0, L_0x120e8b600, C4<0>, C4<0>;
L_0x128042188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ee72a0_0 .net/2u *"_ivl_4", 0 0, L_0x128042188;  1 drivers
v0x130ee7360_0 .net *"_ivl_6", 2 0, L_0x120e8bba0;  1 drivers
v0x130ee7400_0 .net *"_ivl_8", 2 0, L_0x120e8bc80;  1 drivers
v0x130ee74b0_0 .net "out_h", 1 0, L_0x120e8b8b0;  1 drivers
v0x130ee7570_0 .net "out_l", 1 0, L_0x120e8a980;  1 drivers
v0x130ee7640_0 .net "out_vh", 0 0, L_0x120e8b600;  1 drivers
v0x130ee76f0_0 .net "out_vl", 0 0, L_0x120e8a6d0;  1 drivers
L_0x120e8bba0 .concat [ 2 1 0 0], L_0x120e8b8b0, L_0x128042188;
L_0x120e8bc80 .concat [ 2 1 0 0], L_0x120e8a980, L_0x120e8a6d0;
L_0x120e8bda0 .functor MUXZ 3, L_0x120e8bc80, L_0x120e8bba0, L_0x120e8b600, C4<>;
S_0x130ee1fb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ee1df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ee1ca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ee1ce0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ee4690_0 .net "in", 3 0, L_0x120e8ba10;  1 drivers
v0x130ee4750_0 .net "out", 1 0, L_0x120e8b8b0;  alias, 1 drivers
v0x130ee4800_0 .net "vld", 0 0, L_0x120e8b600;  alias, 1 drivers
L_0x120e8afc0 .part L_0x120e8ba10, 0, 2;
L_0x120e8b4e0 .part L_0x120e8ba10, 2, 2;
S_0x130ee2330 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ee1fb0;
 .timescale -9 -12;
L_0x120e8b600 .functor OR 1, L_0x120e8ab80, L_0x120e8b0e0, C4<0>, C4<0>;
L_0x128042140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ee3e90_0 .net/2u *"_ivl_4", 0 0, L_0x128042140;  1 drivers
v0x130ee3f50_0 .net *"_ivl_6", 1 0, L_0x120e8b6b0;  1 drivers
v0x130ee3ff0_0 .net *"_ivl_8", 1 0, L_0x120e8b790;  1 drivers
v0x130ee40a0_0 .net "out_h", 0 0, L_0x120e8b3b0;  1 drivers
v0x130ee4160_0 .net "out_l", 0 0, L_0x120e8ae90;  1 drivers
v0x130ee4230_0 .net "out_vh", 0 0, L_0x120e8b0e0;  1 drivers
v0x130ee42e0_0 .net "out_vl", 0 0, L_0x120e8ab80;  1 drivers
L_0x120e8b6b0 .concat [ 1 1 0 0], L_0x120e8b3b0, L_0x128042140;
L_0x120e8b790 .concat [ 1 1 0 0], L_0x120e8ae90, L_0x120e8ab80;
L_0x120e8b8b0 .functor MUXZ 2, L_0x120e8b790, L_0x120e8b6b0, L_0x120e8b0e0, C4<>;
S_0x130ee2500 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ee2330;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ee21c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ee2200 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ee2f30_0 .net "in", 1 0, L_0x120e8b4e0;  1 drivers
v0x130ee2ff0_0 .net "out", 0 0, L_0x120e8b3b0;  alias, 1 drivers
v0x130ee30a0_0 .net "vld", 0 0, L_0x120e8b0e0;  alias, 1 drivers
L_0x120e8b180 .part L_0x120e8b4e0, 1, 1;
L_0x120e8b310 .part L_0x120e8b4e0, 0, 1;
S_0x130ee2880 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ee2500;
 .timescale -9 -12;
L_0x120e8b260 .functor NOT 1, L_0x120e8b180, C4<0>, C4<0>, C4<0>;
L_0x120e8b3b0 .functor AND 1, L_0x120e8b260, L_0x120e8b310, C4<1>, C4<1>;
v0x130ee2a50_0 .net *"_ivl_2", 0 0, L_0x120e8b180;  1 drivers
v0x130ee2b10_0 .net *"_ivl_3", 0 0, L_0x120e8b260;  1 drivers
v0x130ee2bb0_0 .net *"_ivl_5", 0 0, L_0x120e8b310;  1 drivers
L_0x120e8b0e0 .reduce/or L_0x120e8b4e0;
S_0x130ee2c40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ee2500;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee2c40
v0x130ee2e90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130ee2e90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee2e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_160.340 ;
    %load/vec4 v0x130ee2e90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_160.341, 5;
    %load/vec4 v0x130ee2e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee2e90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_160.340;
T_160.341 ;
    %end;
S_0x130ee31a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ee2330;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ee3370 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ee33b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ee3c20_0 .net "in", 1 0, L_0x120e8afc0;  1 drivers
v0x130ee3ce0_0 .net "out", 0 0, L_0x120e8ae90;  alias, 1 drivers
v0x130ee3d90_0 .net "vld", 0 0, L_0x120e8ab80;  alias, 1 drivers
L_0x120e8ac60 .part L_0x120e8afc0, 1, 1;
L_0x120e8adf0 .part L_0x120e8afc0, 0, 1;
S_0x130ee3580 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ee31a0;
 .timescale -9 -12;
L_0x120e8ad40 .functor NOT 1, L_0x120e8ac60, C4<0>, C4<0>, C4<0>;
L_0x120e8ae90 .functor AND 1, L_0x120e8ad40, L_0x120e8adf0, C4<1>, C4<1>;
v0x130ee3740_0 .net *"_ivl_2", 0 0, L_0x120e8ac60;  1 drivers
v0x130ee3800_0 .net *"_ivl_3", 0 0, L_0x120e8ad40;  1 drivers
v0x130ee38a0_0 .net *"_ivl_5", 0 0, L_0x120e8adf0;  1 drivers
L_0x120e8ab80 .reduce/or L_0x120e8afc0;
S_0x130ee3930 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ee31a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee3930
v0x130ee3b80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130ee3b80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee3b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_161.342 ;
    %load/vec4 v0x130ee3b80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_161.343, 5;
    %load/vec4 v0x130ee3b80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee3b80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_161.342;
T_161.343 ;
    %end;
S_0x130ee4390 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ee1fb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee4390
v0x130ee45e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ee45e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee45e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_162.344 ;
    %load/vec4 v0x130ee45e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_162.345, 5;
    %load/vec4 v0x130ee45e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee45e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_162.344;
T_162.345 ;
    %end;
S_0x130ee4900 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ee1df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ee4ad0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ee4b10 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ee7030_0 .net "in", 3 0, L_0x120e8aae0;  1 drivers
v0x130ee70f0_0 .net "out", 1 0, L_0x120e8a980;  alias, 1 drivers
v0x130ee71a0_0 .net "vld", 0 0, L_0x120e8a6d0;  alias, 1 drivers
L_0x120e8a090 .part L_0x120e8aae0, 0, 2;
L_0x120e8a5b0 .part L_0x120e8aae0, 2, 2;
S_0x130ee4ce0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ee4900;
 .timescale -9 -12;
L_0x120e8a6d0 .functor OR 1, L_0x120e89c50, L_0x120e8a1b0, C4<0>, C4<0>;
L_0x1280420f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ee6830_0 .net/2u *"_ivl_4", 0 0, L_0x1280420f8;  1 drivers
v0x130ee68f0_0 .net *"_ivl_6", 1 0, L_0x120e8a780;  1 drivers
v0x130ee6990_0 .net *"_ivl_8", 1 0, L_0x120e8a860;  1 drivers
v0x130ee6a40_0 .net "out_h", 0 0, L_0x120e8a480;  1 drivers
v0x130ee6b00_0 .net "out_l", 0 0, L_0x120e89f60;  1 drivers
v0x130ee6bd0_0 .net "out_vh", 0 0, L_0x120e8a1b0;  1 drivers
v0x130ee6c80_0 .net "out_vl", 0 0, L_0x120e89c50;  1 drivers
L_0x120e8a780 .concat [ 1 1 0 0], L_0x120e8a480, L_0x1280420f8;
L_0x120e8a860 .concat [ 1 1 0 0], L_0x120e89f60, L_0x120e89c50;
L_0x120e8a980 .functor MUXZ 2, L_0x120e8a860, L_0x120e8a780, L_0x120e8a1b0, C4<>;
S_0x130ee4ea0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ee4ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ee4b90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ee4bd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ee58d0_0 .net "in", 1 0, L_0x120e8a5b0;  1 drivers
v0x130ee5990_0 .net "out", 0 0, L_0x120e8a480;  alias, 1 drivers
v0x130ee5a40_0 .net "vld", 0 0, L_0x120e8a1b0;  alias, 1 drivers
L_0x120e8a250 .part L_0x120e8a5b0, 1, 1;
L_0x120e8a3e0 .part L_0x120e8a5b0, 0, 1;
S_0x130ee5220 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ee4ea0;
 .timescale -9 -12;
L_0x120e8a330 .functor NOT 1, L_0x120e8a250, C4<0>, C4<0>, C4<0>;
L_0x120e8a480 .functor AND 1, L_0x120e8a330, L_0x120e8a3e0, C4<1>, C4<1>;
v0x130ee53f0_0 .net *"_ivl_2", 0 0, L_0x120e8a250;  1 drivers
v0x130ee54b0_0 .net *"_ivl_3", 0 0, L_0x120e8a330;  1 drivers
v0x130ee5550_0 .net *"_ivl_5", 0 0, L_0x120e8a3e0;  1 drivers
L_0x120e8a1b0 .reduce/or L_0x120e8a5b0;
S_0x130ee55e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ee4ea0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee55e0
v0x130ee5830_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ee5830_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee5830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_163.346 ;
    %load/vec4 v0x130ee5830_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_163.347, 5;
    %load/vec4 v0x130ee5830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee5830_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_163.346;
T_163.347 ;
    %end;
S_0x130ee5b40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ee4ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ee5d10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ee5d50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ee65c0_0 .net "in", 1 0, L_0x120e8a090;  1 drivers
v0x130ee6680_0 .net "out", 0 0, L_0x120e89f60;  alias, 1 drivers
v0x130ee6730_0 .net "vld", 0 0, L_0x120e89c50;  alias, 1 drivers
L_0x120e89d30 .part L_0x120e8a090, 1, 1;
L_0x120e89ec0 .part L_0x120e8a090, 0, 1;
S_0x130ee5f20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ee5b40;
 .timescale -9 -12;
L_0x120e89e10 .functor NOT 1, L_0x120e89d30, C4<0>, C4<0>, C4<0>;
L_0x120e89f60 .functor AND 1, L_0x120e89e10, L_0x120e89ec0, C4<1>, C4<1>;
v0x130ee60e0_0 .net *"_ivl_2", 0 0, L_0x120e89d30;  1 drivers
v0x130ee61a0_0 .net *"_ivl_3", 0 0, L_0x120e89e10;  1 drivers
v0x130ee6240_0 .net *"_ivl_5", 0 0, L_0x120e89ec0;  1 drivers
L_0x120e89c50 .reduce/or L_0x120e8a090;
S_0x130ee62d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ee5b40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee62d0
v0x130ee6520_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ee6520_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee6520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_164.348 ;
    %load/vec4 v0x130ee6520_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_164.349, 5;
    %load/vec4 v0x130ee6520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee6520_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_164.348;
T_164.349 ;
    %end;
S_0x130ee6d30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ee4900;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee6d30
v0x130ee6f80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ee6f80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee6f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_165.350 ;
    %load/vec4 v0x130ee6f80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_165.351, 5;
    %load/vec4 v0x130ee6f80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee6f80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_165.350;
T_165.351 ;
    %end;
S_0x130ee77a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ee1a10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee77a0
v0x130ee79f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ee79f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee79f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_166.352 ;
    %load/vec4 v0x130ee79f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_166.353, 5;
    %load/vec4 v0x130ee79f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee79f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_166.352;
T_166.353 ;
    %end;
S_0x130ee8210 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130edb1c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee8210
v0x130ee8460_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x130ee8460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee8460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_167.354 ;
    %load/vec4 v0x130ee8460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_167.355, 5;
    %load/vec4 v0x130ee8460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee8460_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_167.354;
T_167.355 ;
    %end;
S_0x130ee8c80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ecd700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee8c80
v0x130ee8ed0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x130ee8ed0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee8ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_168.356 ;
    %load/vec4 v0x130ee8ed0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_168.357, 5;
    %load/vec4 v0x130ee8ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee8ed0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_168.356;
T_168.357 ;
    %end;
S_0x130ee91f0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x130ecd350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ee91f0
v0x130ee9450_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x130ee9450_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ee9450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_169.358 ;
    %load/vec4 v0x130ee9450_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_169.359, 5;
    %load/vec4 v0x130ee9450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ee9450_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_169.358;
T_169.359 ;
    %end;
S_0x130eea480 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x130eea640 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x130eea680 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x130eea6c0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x120e95660 .functor BUFZ 32, L_0x120e897c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120e957b0 .functor NOT 32, L_0x120e95660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128042ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x120e9f590 .functor XOR 1, L_0x120e956d0, L_0x128042ba8, C4<0>, C4<0>;
v0x120e0cf60_0 .net/2u *"_ivl_10", 0 0, L_0x128042ba8;  1 drivers
v0x120e0d010_0 .net *"_ivl_12", 0 0, L_0x120e9f590;  1 drivers
L_0x128042bf0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x120e0d0c0_0 .net/2u *"_ivl_16", 4 0, L_0x128042bf0;  1 drivers
v0x120e0d180_0 .net *"_ivl_18", 4 0, L_0x120e9f7e0;  1 drivers
v0x120e0d230_0 .net *"_ivl_23", 29 0, L_0x120ea0f20;  1 drivers
L_0x128042da0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120e0d320_0 .net/2u *"_ivl_24", 1 0, L_0x128042da0;  1 drivers
v0x120e0d3d0_0 .net *"_ivl_4", 31 0, L_0x120e957b0;  1 drivers
v0x120e0d480_0 .net *"_ivl_9", 30 0, L_0x120e9f4f0;  1 drivers
v0x120e0d530_0 .net "exp", 1 0, L_0x120ea1120;  alias, 1 drivers
v0x120e0d640_0 .net "in", 31 0, L_0x120e897c0;  alias, 1 drivers
v0x120e0d6f0_0 .net "k", 4 0, L_0x120e9f350;  1 drivers
v0x120e0d790_0 .net "mant", 29 0, L_0x120ea1250;  alias, 1 drivers
v0x120e0d840_0 .net "rc", 0 0, L_0x120e956d0;  alias, 1 drivers
v0x120e0d8e0_0 .net "regime", 4 0, L_0x120e9f8e0;  alias, 1 drivers
v0x120e0d990_0 .net "xin", 31 0, L_0x120e95660;  1 drivers
v0x120e0da40_0 .net "xin_r", 31 0, L_0x120e95820;  1 drivers
v0x120e0daf0_0 .net "xin_tmp", 31 0, L_0x120ea0e30;  1 drivers
L_0x120e956d0 .part L_0x120e95660, 30, 1;
L_0x120e95820 .functor MUXZ 32, L_0x120e95660, L_0x120e957b0, L_0x120e956d0, C4<>;
L_0x120e9f4f0 .part L_0x120e95820, 0, 31;
L_0x120e9f680 .concat [ 1 31 0 0], L_0x120e9f590, L_0x120e9f4f0;
L_0x120e9f7e0 .arith/sub 5, L_0x120e9f350, L_0x128042bf0;
L_0x120e9f8e0 .functor MUXZ 5, L_0x120e9f350, L_0x120e9f7e0, L_0x120e956d0, C4<>;
L_0x120ea0f20 .part L_0x120e95660, 0, 30;
L_0x120ea1000 .concat [ 2 30 0 0], L_0x128042da0, L_0x120ea0f20;
L_0x120ea1120 .part L_0x120ea0e30, 30, 2;
L_0x120ea1250 .part L_0x120ea0e30, 0, 30;
S_0x130eea890 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x130eea480;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eea890
v0x130eeab10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.log2 ;
    %load/vec4 v0x130eeab10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eeab10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_170.360 ;
    %load/vec4 v0x130eeab10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_170.361, 5;
    %load/vec4 v0x130eeab10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eeab10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_170.360;
T_170.361 ;
    %end;
S_0x130eeabc0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x130eea480;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x130eead90 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x130eeadd0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x120ea0e30 .functor BUFZ 32, L_0x120ea0880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128042d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eec450_0 .net *"_ivl_11", 0 0, L_0x128042d58;  1 drivers
v0x130eec510_0 .net *"_ivl_6", 0 0, L_0x120ea09a0;  1 drivers
v0x130eec5c0_0 .net *"_ivl_7", 31 0, L_0x120ea0b30;  1 drivers
v0x130eec680_0 .net *"_ivl_9", 30 0, L_0x120ea0a70;  1 drivers
v0x130eec730_0 .net "a", 31 0, L_0x120ea1000;  1 drivers
v0x130eec820_0 .net "b", 4 0, L_0x120e9f350;  alias, 1 drivers
v0x130eec8d0_0 .net "c", 31 0, L_0x120ea0e30;  alias, 1 drivers
v0x130eec980 .array "tmp", 0 4;
v0x130eec980_0 .net v0x130eec980 0, 31 0, L_0x120ea0cd0; 1 drivers
v0x130eec980_1 .net v0x130eec980 1, 31 0, L_0x120e9fc60; 1 drivers
v0x130eec980_2 .net v0x130eec980 2, 31 0, L_0x120ea00e0; 1 drivers
v0x130eec980_3 .net v0x130eec980 3, 31 0, L_0x120ea04a0; 1 drivers
v0x130eec980_4 .net v0x130eec980 4, 31 0, L_0x120ea0880; 1 drivers
L_0x120e9fa00 .part L_0x120e9f350, 1, 1;
L_0x120e9fdc0 .part L_0x120e9f350, 2, 1;
L_0x120ea0200 .part L_0x120e9f350, 3, 1;
L_0x120ea05c0 .part L_0x120e9f350, 4, 1;
L_0x120ea09a0 .part L_0x120e9f350, 0, 1;
L_0x120ea0a70 .part L_0x120ea1000, 0, 31;
L_0x120ea0b30 .concat [ 1 31 0 0], L_0x128042d58, L_0x120ea0a70;
L_0x120ea0cd0 .functor MUXZ 32, L_0x120ea1000, L_0x120ea0b30, L_0x120ea09a0, C4<>;
S_0x130eeafc0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x130eeabc0;
 .timescale -9 -12;
P_0x130eeb190 .param/l "i" 1 4 296, +C4<01>;
v0x130eeb230_0 .net *"_ivl_1", 0 0, L_0x120e9fa00;  1 drivers
v0x130eeb2c0_0 .net *"_ivl_3", 31 0, L_0x120e9fb40;  1 drivers
v0x130eeb350_0 .net *"_ivl_5", 29 0, L_0x120e9faa0;  1 drivers
L_0x128042c38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130eeb3e0_0 .net *"_ivl_7", 1 0, L_0x128042c38;  1 drivers
L_0x120e9faa0 .part L_0x120ea0cd0, 0, 30;
L_0x120e9fb40 .concat [ 2 30 0 0], L_0x128042c38, L_0x120e9faa0;
L_0x120e9fc60 .functor MUXZ 32, L_0x120ea0cd0, L_0x120e9fb40, L_0x120e9fa00, C4<>;
S_0x130eeb480 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x130eeabc0;
 .timescale -9 -12;
P_0x130eeb660 .param/l "i" 1 4 296, +C4<010>;
v0x130eeb6f0_0 .net *"_ivl_1", 0 0, L_0x120e9fdc0;  1 drivers
v0x130eeb7a0_0 .net *"_ivl_3", 31 0, L_0x120ea0000;  1 drivers
v0x130eeb850_0 .net *"_ivl_5", 27 0, L_0x120e9ff60;  1 drivers
L_0x128042c80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x130eeb910_0 .net *"_ivl_7", 3 0, L_0x128042c80;  1 drivers
L_0x120e9ff60 .part L_0x120e9fc60, 0, 28;
L_0x120ea0000 .concat [ 4 28 0 0], L_0x128042c80, L_0x120e9ff60;
L_0x120ea00e0 .functor MUXZ 32, L_0x120e9fc60, L_0x120ea0000, L_0x120e9fdc0, C4<>;
S_0x130eeb9c0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x130eeabc0;
 .timescale -9 -12;
P_0x130eebbb0 .param/l "i" 1 4 296, +C4<011>;
v0x130eebc40_0 .net *"_ivl_1", 0 0, L_0x120ea0200;  1 drivers
v0x130eebcf0_0 .net *"_ivl_3", 31 0, L_0x120ea0380;  1 drivers
v0x130eebda0_0 .net *"_ivl_5", 23 0, L_0x120ea02a0;  1 drivers
L_0x128042cc8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x130eebe60_0 .net *"_ivl_7", 7 0, L_0x128042cc8;  1 drivers
L_0x120ea02a0 .part L_0x120ea00e0, 0, 24;
L_0x120ea0380 .concat [ 8 24 0 0], L_0x128042cc8, L_0x120ea02a0;
L_0x120ea04a0 .functor MUXZ 32, L_0x120ea00e0, L_0x120ea0380, L_0x120ea0200, C4<>;
S_0x130eebf10 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x130eeabc0;
 .timescale -9 -12;
P_0x130eec0e0 .param/l "i" 1 4 296, +C4<0100>;
v0x130eec180_0 .net *"_ivl_1", 0 0, L_0x120ea05c0;  1 drivers
v0x130eec230_0 .net *"_ivl_3", 31 0, L_0x120ea0740;  1 drivers
v0x130eec2e0_0 .net *"_ivl_5", 15 0, L_0x120ea0660;  1 drivers
L_0x128042d10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130eec3a0_0 .net *"_ivl_7", 15 0, L_0x128042d10;  1 drivers
L_0x120ea0660 .part L_0x120ea04a0, 0, 16;
L_0x120ea0740 .concat [ 16 16 0 0], L_0x128042d10, L_0x120ea0660;
L_0x120ea0880 .functor MUXZ 32, L_0x120ea04a0, L_0x120ea0740, L_0x120ea05c0, C4<>;
S_0x130eecad0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x130eea480;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x130eecc90 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x130eeccd0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x120e0cd00_0 .net "in", 31 0, L_0x120e9f680;  1 drivers
v0x120e0cdd0_0 .net "out", 4 0, L_0x120e9f350;  alias, 1 drivers
v0x120e0cea0_0 .net "vld", 0 0, L_0x120e9f0a0;  1 drivers
S_0x130eece80 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x130eecad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eecd50 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x130eecd90 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x120e0c780_0 .net "in", 31 0, L_0x120e9f680;  alias, 1 drivers
v0x120e0c840_0 .net "out", 4 0, L_0x120e9f350;  alias, 1 drivers
v0x120e0c900_0 .net "vld", 0 0, L_0x120e9f0a0;  alias, 1 drivers
L_0x120e9a430 .part L_0x120e9f680, 0, 16;
L_0x120e9f000 .part L_0x120e9f680, 16, 16;
S_0x130eed200 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eece80;
 .timescale -9 -12;
L_0x120e9f0a0 .functor OR 1, L_0x120e9a020, L_0x120e9ebf0, C4<0>, C4<0>;
L_0x128042b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e0bf80_0 .net/2u *"_ivl_4", 0 0, L_0x128042b60;  1 drivers
v0x120e0c040_0 .net *"_ivl_6", 4 0, L_0x120e9f150;  1 drivers
v0x120e0c0e0_0 .net *"_ivl_8", 4 0, L_0x120e9f230;  1 drivers
v0x120e0c190_0 .net "out_h", 3 0, L_0x120e9eea0;  1 drivers
v0x120e0c250_0 .net "out_l", 3 0, L_0x120e9a2d0;  1 drivers
v0x120e0c320_0 .net "out_vh", 0 0, L_0x120e9ebf0;  1 drivers
v0x120e0c3d0_0 .net "out_vl", 0 0, L_0x120e9a020;  1 drivers
L_0x120e9f150 .concat [ 4 1 0 0], L_0x120e9eea0, L_0x128042b60;
L_0x120e9f230 .concat [ 4 1 0 0], L_0x120e9a2d0, L_0x120e9a020;
L_0x120e9f350 .functor MUXZ 5, L_0x120e9f230, L_0x120e9f150, L_0x120e9ebf0, C4<>;
S_0x130eed3d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eed200;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eed090 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130eed0d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x130efa6d0_0 .net "in", 15 0, L_0x120e9f000;  1 drivers
v0x130efa790_0 .net "out", 3 0, L_0x120e9eea0;  alias, 1 drivers
v0x130efa840_0 .net "vld", 0 0, L_0x120e9ebf0;  alias, 1 drivers
L_0x120e9c7c0 .part L_0x120e9f000, 0, 8;
L_0x120e9eb10 .part L_0x120e9f000, 8, 8;
S_0x130eed750 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eed3d0;
 .timescale -9 -12;
L_0x120e9ebf0 .functor OR 1, L_0x120e9c3b0, L_0x120e9e700, C4<0>, C4<0>;
L_0x128042b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ef9ed0_0 .net/2u *"_ivl_4", 0 0, L_0x128042b18;  1 drivers
v0x130ef9f90_0 .net *"_ivl_6", 3 0, L_0x120e9eca0;  1 drivers
v0x130efa030_0 .net *"_ivl_8", 3 0, L_0x120e9ed80;  1 drivers
v0x130efa0e0_0 .net "out_h", 2 0, L_0x120e9e9b0;  1 drivers
v0x130efa1a0_0 .net "out_l", 2 0, L_0x120e9c660;  1 drivers
v0x130efa270_0 .net "out_vh", 0 0, L_0x120e9e700;  1 drivers
v0x130efa320_0 .net "out_vl", 0 0, L_0x120e9c3b0;  1 drivers
L_0x120e9eca0 .concat [ 3 1 0 0], L_0x120e9e9b0, L_0x128042b18;
L_0x120e9ed80 .concat [ 3 1 0 0], L_0x120e9c660, L_0x120e9c3b0;
L_0x120e9eea0 .functor MUXZ 4, L_0x120e9ed80, L_0x120e9eca0, L_0x120e9e700, C4<>;
S_0x130eed920 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eed750;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eed5e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130eed620 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130ef3960_0 .net "in", 7 0, L_0x120e9eb10;  1 drivers
v0x130ef3a20_0 .net "out", 2 0, L_0x120e9e9b0;  alias, 1 drivers
v0x130ef3ad0_0 .net "vld", 0 0, L_0x120e9e700;  alias, 1 drivers
L_0x120e9d6f0 .part L_0x120e9eb10, 0, 4;
L_0x120e9e620 .part L_0x120e9eb10, 4, 4;
S_0x130eedca0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eed920;
 .timescale -9 -12;
L_0x120e9e700 .functor OR 1, L_0x120e9d2e0, L_0x120e9e210, C4<0>, C4<0>;
L_0x128042ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ef3160_0 .net/2u *"_ivl_4", 0 0, L_0x128042ad0;  1 drivers
v0x130ef3220_0 .net *"_ivl_6", 2 0, L_0x120e9e7b0;  1 drivers
v0x130ef32c0_0 .net *"_ivl_8", 2 0, L_0x120e9e890;  1 drivers
v0x130ef3370_0 .net "out_h", 1 0, L_0x120e9e4c0;  1 drivers
v0x130ef3430_0 .net "out_l", 1 0, L_0x120e9d590;  1 drivers
v0x130ef3500_0 .net "out_vh", 0 0, L_0x120e9e210;  1 drivers
v0x130ef35b0_0 .net "out_vl", 0 0, L_0x120e9d2e0;  1 drivers
L_0x120e9e7b0 .concat [ 2 1 0 0], L_0x120e9e4c0, L_0x128042ad0;
L_0x120e9e890 .concat [ 2 1 0 0], L_0x120e9d590, L_0x120e9d2e0;
L_0x120e9e9b0 .functor MUXZ 3, L_0x120e9e890, L_0x120e9e7b0, L_0x120e9e210, C4<>;
S_0x130eede70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eedca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eedb30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130eedb70 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ef0550_0 .net "in", 3 0, L_0x120e9e620;  1 drivers
v0x130ef0610_0 .net "out", 1 0, L_0x120e9e4c0;  alias, 1 drivers
v0x130ef06c0_0 .net "vld", 0 0, L_0x120e9e210;  alias, 1 drivers
L_0x120e9dbd0 .part L_0x120e9e620, 0, 2;
L_0x120e9e0f0 .part L_0x120e9e620, 2, 2;
S_0x130eee1f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130eede70;
 .timescale -9 -12;
L_0x120e9e210 .functor OR 1, L_0x120e9d790, L_0x120e9dcf0, C4<0>, C4<0>;
L_0x128042a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130eefd50_0 .net/2u *"_ivl_4", 0 0, L_0x128042a88;  1 drivers
v0x130eefe10_0 .net *"_ivl_6", 1 0, L_0x120e9e2c0;  1 drivers
v0x130eefeb0_0 .net *"_ivl_8", 1 0, L_0x120e9e3a0;  1 drivers
v0x130eeff60_0 .net "out_h", 0 0, L_0x120e9dfc0;  1 drivers
v0x130ef0020_0 .net "out_l", 0 0, L_0x120e9daa0;  1 drivers
v0x130ef00f0_0 .net "out_vh", 0 0, L_0x120e9dcf0;  1 drivers
v0x130ef01a0_0 .net "out_vl", 0 0, L_0x120e9d790;  1 drivers
L_0x120e9e2c0 .concat [ 1 1 0 0], L_0x120e9dfc0, L_0x128042a88;
L_0x120e9e3a0 .concat [ 1 1 0 0], L_0x120e9daa0, L_0x120e9d790;
L_0x120e9e4c0 .functor MUXZ 2, L_0x120e9e3a0, L_0x120e9e2c0, L_0x120e9dcf0, C4<>;
S_0x130eee3c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130eee1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eee080 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eee0c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eeedf0_0 .net "in", 1 0, L_0x120e9e0f0;  1 drivers
v0x130eeeeb0_0 .net "out", 0 0, L_0x120e9dfc0;  alias, 1 drivers
v0x130eeef60_0 .net "vld", 0 0, L_0x120e9dcf0;  alias, 1 drivers
L_0x120e9dd90 .part L_0x120e9e0f0, 1, 1;
L_0x120e9df20 .part L_0x120e9e0f0, 0, 1;
S_0x130eee740 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eee3c0;
 .timescale -9 -12;
L_0x120e9de70 .functor NOT 1, L_0x120e9dd90, C4<0>, C4<0>, C4<0>;
L_0x120e9dfc0 .functor AND 1, L_0x120e9de70, L_0x120e9df20, C4<1>, C4<1>;
v0x130eee910_0 .net *"_ivl_2", 0 0, L_0x120e9dd90;  1 drivers
v0x130eee9d0_0 .net *"_ivl_3", 0 0, L_0x120e9de70;  1 drivers
v0x130eeea70_0 .net *"_ivl_5", 0 0, L_0x120e9df20;  1 drivers
L_0x120e9dcf0 .reduce/or L_0x120e9e0f0;
S_0x130eeeb00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eee3c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eeeb00
v0x130eeed50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130eeed50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eeed50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_171.362 ;
    %load/vec4 v0x130eeed50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_171.363, 5;
    %load/vec4 v0x130eeed50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eeed50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_171.362;
T_171.363 ;
    %end;
S_0x130eef060 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eee1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eef230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eef270 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130eefae0_0 .net "in", 1 0, L_0x120e9dbd0;  1 drivers
v0x130eefba0_0 .net "out", 0 0, L_0x120e9daa0;  alias, 1 drivers
v0x130eefc50_0 .net "vld", 0 0, L_0x120e9d790;  alias, 1 drivers
L_0x120e9d870 .part L_0x120e9dbd0, 1, 1;
L_0x120e9da00 .part L_0x120e9dbd0, 0, 1;
S_0x130eef440 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130eef060;
 .timescale -9 -12;
L_0x120e9d950 .functor NOT 1, L_0x120e9d870, C4<0>, C4<0>, C4<0>;
L_0x120e9daa0 .functor AND 1, L_0x120e9d950, L_0x120e9da00, C4<1>, C4<1>;
v0x130eef600_0 .net *"_ivl_2", 0 0, L_0x120e9d870;  1 drivers
v0x130eef6c0_0 .net *"_ivl_3", 0 0, L_0x120e9d950;  1 drivers
v0x130eef760_0 .net *"_ivl_5", 0 0, L_0x120e9da00;  1 drivers
L_0x120e9d790 .reduce/or L_0x120e9dbd0;
S_0x130eef7f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eef060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eef7f0
v0x130eefa40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130eefa40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eefa40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_172.364 ;
    %load/vec4 v0x130eefa40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_172.365, 5;
    %load/vec4 v0x130eefa40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eefa40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_172.364;
T_172.365 ;
    %end;
S_0x130ef0250 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eede70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef0250
v0x130ef04a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130ef04a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef04a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_173.366 ;
    %load/vec4 v0x130ef04a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_173.367, 5;
    %load/vec4 v0x130ef04a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef04a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_173.366;
T_173.367 ;
    %end;
S_0x130ef07c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eedca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ef0990 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ef09d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ef2ef0_0 .net "in", 3 0, L_0x120e9d6f0;  1 drivers
v0x130ef2fb0_0 .net "out", 1 0, L_0x120e9d590;  alias, 1 drivers
v0x130ef3060_0 .net "vld", 0 0, L_0x120e9d2e0;  alias, 1 drivers
L_0x120e9cca0 .part L_0x120e9d6f0, 0, 2;
L_0x120e9d1c0 .part L_0x120e9d6f0, 2, 2;
S_0x130ef0ba0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ef07c0;
 .timescale -9 -12;
L_0x120e9d2e0 .functor OR 1, L_0x120e9c860, L_0x120e9cdc0, C4<0>, C4<0>;
L_0x128042a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ef26f0_0 .net/2u *"_ivl_4", 0 0, L_0x128042a40;  1 drivers
v0x130ef27b0_0 .net *"_ivl_6", 1 0, L_0x120e9d390;  1 drivers
v0x130ef2850_0 .net *"_ivl_8", 1 0, L_0x120e9d470;  1 drivers
v0x130ef2900_0 .net "out_h", 0 0, L_0x120e9d090;  1 drivers
v0x130ef29c0_0 .net "out_l", 0 0, L_0x120e9cb70;  1 drivers
v0x130ef2a90_0 .net "out_vh", 0 0, L_0x120e9cdc0;  1 drivers
v0x130ef2b40_0 .net "out_vl", 0 0, L_0x120e9c860;  1 drivers
L_0x120e9d390 .concat [ 1 1 0 0], L_0x120e9d090, L_0x128042a40;
L_0x120e9d470 .concat [ 1 1 0 0], L_0x120e9cb70, L_0x120e9c860;
L_0x120e9d590 .functor MUXZ 2, L_0x120e9d470, L_0x120e9d390, L_0x120e9cdc0, C4<>;
S_0x130ef0d60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ef0ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ef0a50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ef0a90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ef1790_0 .net "in", 1 0, L_0x120e9d1c0;  1 drivers
v0x130ef1850_0 .net "out", 0 0, L_0x120e9d090;  alias, 1 drivers
v0x130ef1900_0 .net "vld", 0 0, L_0x120e9cdc0;  alias, 1 drivers
L_0x120e9ce60 .part L_0x120e9d1c0, 1, 1;
L_0x120e9cff0 .part L_0x120e9d1c0, 0, 1;
S_0x130ef10e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ef0d60;
 .timescale -9 -12;
L_0x120e9cf40 .functor NOT 1, L_0x120e9ce60, C4<0>, C4<0>, C4<0>;
L_0x120e9d090 .functor AND 1, L_0x120e9cf40, L_0x120e9cff0, C4<1>, C4<1>;
v0x130ef12b0_0 .net *"_ivl_2", 0 0, L_0x120e9ce60;  1 drivers
v0x130ef1370_0 .net *"_ivl_3", 0 0, L_0x120e9cf40;  1 drivers
v0x130ef1410_0 .net *"_ivl_5", 0 0, L_0x120e9cff0;  1 drivers
L_0x120e9cdc0 .reduce/or L_0x120e9d1c0;
S_0x130ef14a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ef0d60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef14a0
v0x130ef16f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ef16f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef16f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_174.368 ;
    %load/vec4 v0x130ef16f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_174.369, 5;
    %load/vec4 v0x130ef16f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef16f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_174.368;
T_174.369 ;
    %end;
S_0x130ef1a00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ef0ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ef1bd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ef1c10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ef2480_0 .net "in", 1 0, L_0x120e9cca0;  1 drivers
v0x130ef2540_0 .net "out", 0 0, L_0x120e9cb70;  alias, 1 drivers
v0x130ef25f0_0 .net "vld", 0 0, L_0x120e9c860;  alias, 1 drivers
L_0x120e9c940 .part L_0x120e9cca0, 1, 1;
L_0x120e9cad0 .part L_0x120e9cca0, 0, 1;
S_0x130ef1de0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ef1a00;
 .timescale -9 -12;
L_0x120e9ca20 .functor NOT 1, L_0x120e9c940, C4<0>, C4<0>, C4<0>;
L_0x120e9cb70 .functor AND 1, L_0x120e9ca20, L_0x120e9cad0, C4<1>, C4<1>;
v0x130ef1fa0_0 .net *"_ivl_2", 0 0, L_0x120e9c940;  1 drivers
v0x130ef2060_0 .net *"_ivl_3", 0 0, L_0x120e9ca20;  1 drivers
v0x130ef2100_0 .net *"_ivl_5", 0 0, L_0x120e9cad0;  1 drivers
L_0x120e9c860 .reduce/or L_0x120e9cca0;
S_0x130ef2190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ef1a00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef2190
v0x130ef23e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ef23e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef23e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_175.370 ;
    %load/vec4 v0x130ef23e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_175.371, 5;
    %load/vec4 v0x130ef23e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef23e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_175.370;
T_175.371 ;
    %end;
S_0x130ef2bf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ef07c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef2bf0
v0x130ef2e40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130ef2e40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef2e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_176.372 ;
    %load/vec4 v0x130ef2e40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_176.373, 5;
    %load/vec4 v0x130ef2e40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef2e40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_176.372;
T_176.373 ;
    %end;
S_0x130ef3660 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eed920;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef3660
v0x130ef38b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130ef38b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef38b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_177.374 ;
    %load/vec4 v0x130ef38b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_177.375, 5;
    %load/vec4 v0x130ef38b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef38b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_177.374;
T_177.375 ;
    %end;
S_0x130ef3bd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eed750;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ef3da0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130ef3de0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x130ef9c60_0 .net "in", 7 0, L_0x120e9c7c0;  1 drivers
v0x130ef9d20_0 .net "out", 2 0, L_0x120e9c660;  alias, 1 drivers
v0x130ef9dd0_0 .net "vld", 0 0, L_0x120e9c3b0;  alias, 1 drivers
L_0x120e9b3a0 .part L_0x120e9c7c0, 0, 4;
L_0x120e9c2d0 .part L_0x120e9c7c0, 4, 4;
S_0x130ef3fb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ef3bd0;
 .timescale -9 -12;
L_0x120e9c3b0 .functor OR 1, L_0x120e9af90, L_0x120e9bec0, C4<0>, C4<0>;
L_0x1280429f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ef9460_0 .net/2u *"_ivl_4", 0 0, L_0x1280429f8;  1 drivers
v0x130ef9520_0 .net *"_ivl_6", 2 0, L_0x120e9c460;  1 drivers
v0x130ef95c0_0 .net *"_ivl_8", 2 0, L_0x120e9c540;  1 drivers
v0x130ef9670_0 .net "out_h", 1 0, L_0x120e9c170;  1 drivers
v0x130ef9730_0 .net "out_l", 1 0, L_0x120e9b240;  1 drivers
v0x130ef9800_0 .net "out_vh", 0 0, L_0x120e9bec0;  1 drivers
v0x130ef98b0_0 .net "out_vl", 0 0, L_0x120e9af90;  1 drivers
L_0x120e9c460 .concat [ 2 1 0 0], L_0x120e9c170, L_0x1280429f8;
L_0x120e9c540 .concat [ 2 1 0 0], L_0x120e9b240, L_0x120e9af90;
L_0x120e9c660 .functor MUXZ 3, L_0x120e9c540, L_0x120e9c460, L_0x120e9bec0, C4<>;
S_0x130ef4170 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ef3fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ef3e60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ef3ea0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ef6850_0 .net "in", 3 0, L_0x120e9c2d0;  1 drivers
v0x130ef6910_0 .net "out", 1 0, L_0x120e9c170;  alias, 1 drivers
v0x130ef69c0_0 .net "vld", 0 0, L_0x120e9bec0;  alias, 1 drivers
L_0x120e9b880 .part L_0x120e9c2d0, 0, 2;
L_0x120e9bda0 .part L_0x120e9c2d0, 2, 2;
S_0x130ef44f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ef4170;
 .timescale -9 -12;
L_0x120e9bec0 .functor OR 1, L_0x120e9b440, L_0x120e9b9a0, C4<0>, C4<0>;
L_0x1280429b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ef6050_0 .net/2u *"_ivl_4", 0 0, L_0x1280429b0;  1 drivers
v0x130ef6110_0 .net *"_ivl_6", 1 0, L_0x120e9bf70;  1 drivers
v0x130ef61b0_0 .net *"_ivl_8", 1 0, L_0x120e9c050;  1 drivers
v0x130ef6260_0 .net "out_h", 0 0, L_0x120e9bc70;  1 drivers
v0x130ef6320_0 .net "out_l", 0 0, L_0x120e9b750;  1 drivers
v0x130ef63f0_0 .net "out_vh", 0 0, L_0x120e9b9a0;  1 drivers
v0x130ef64a0_0 .net "out_vl", 0 0, L_0x120e9b440;  1 drivers
L_0x120e9bf70 .concat [ 1 1 0 0], L_0x120e9bc70, L_0x1280429b0;
L_0x120e9c050 .concat [ 1 1 0 0], L_0x120e9b750, L_0x120e9b440;
L_0x120e9c170 .functor MUXZ 2, L_0x120e9c050, L_0x120e9bf70, L_0x120e9b9a0, C4<>;
S_0x130ef46c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ef44f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ef4380 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ef43c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ef50f0_0 .net "in", 1 0, L_0x120e9bda0;  1 drivers
v0x130ef51b0_0 .net "out", 0 0, L_0x120e9bc70;  alias, 1 drivers
v0x130ef5260_0 .net "vld", 0 0, L_0x120e9b9a0;  alias, 1 drivers
L_0x120e9ba40 .part L_0x120e9bda0, 1, 1;
L_0x120e9bbd0 .part L_0x120e9bda0, 0, 1;
S_0x130ef4a40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ef46c0;
 .timescale -9 -12;
L_0x120e9bb20 .functor NOT 1, L_0x120e9ba40, C4<0>, C4<0>, C4<0>;
L_0x120e9bc70 .functor AND 1, L_0x120e9bb20, L_0x120e9bbd0, C4<1>, C4<1>;
v0x130ef4c10_0 .net *"_ivl_2", 0 0, L_0x120e9ba40;  1 drivers
v0x130ef4cd0_0 .net *"_ivl_3", 0 0, L_0x120e9bb20;  1 drivers
v0x130ef4d70_0 .net *"_ivl_5", 0 0, L_0x120e9bbd0;  1 drivers
L_0x120e9b9a0 .reduce/or L_0x120e9bda0;
S_0x130ef4e00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ef46c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef4e00
v0x130ef5050_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130ef5050_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef5050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_178.376 ;
    %load/vec4 v0x130ef5050_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_178.377, 5;
    %load/vec4 v0x130ef5050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef5050_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_178.376;
T_178.377 ;
    %end;
S_0x130ef5360 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ef44f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ef5530 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ef5570 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ef5de0_0 .net "in", 1 0, L_0x120e9b880;  1 drivers
v0x130ef5ea0_0 .net "out", 0 0, L_0x120e9b750;  alias, 1 drivers
v0x130ef5f50_0 .net "vld", 0 0, L_0x120e9b440;  alias, 1 drivers
L_0x120e9b520 .part L_0x120e9b880, 1, 1;
L_0x120e9b6b0 .part L_0x120e9b880, 0, 1;
S_0x130ef5740 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ef5360;
 .timescale -9 -12;
L_0x120e9b600 .functor NOT 1, L_0x120e9b520, C4<0>, C4<0>, C4<0>;
L_0x120e9b750 .functor AND 1, L_0x120e9b600, L_0x120e9b6b0, C4<1>, C4<1>;
v0x130ef5900_0 .net *"_ivl_2", 0 0, L_0x120e9b520;  1 drivers
v0x130ef59c0_0 .net *"_ivl_3", 0 0, L_0x120e9b600;  1 drivers
v0x130ef5a60_0 .net *"_ivl_5", 0 0, L_0x120e9b6b0;  1 drivers
L_0x120e9b440 .reduce/or L_0x120e9b880;
S_0x130ef5af0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ef5360;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef5af0
v0x130ef5d40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130ef5d40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef5d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_179.378 ;
    %load/vec4 v0x130ef5d40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_179.379, 5;
    %load/vec4 v0x130ef5d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef5d40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_179.378;
T_179.379 ;
    %end;
S_0x130ef6550 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ef4170;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef6550
v0x130ef67a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ef67a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef67a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_180.380 ;
    %load/vec4 v0x130ef67a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_180.381, 5;
    %load/vec4 v0x130ef67a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef67a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_180.380;
T_180.381 ;
    %end;
S_0x130ef6ac0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ef3fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ef6c90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130ef6cd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130ef91f0_0 .net "in", 3 0, L_0x120e9b3a0;  1 drivers
v0x130ef92b0_0 .net "out", 1 0, L_0x120e9b240;  alias, 1 drivers
v0x130ef9360_0 .net "vld", 0 0, L_0x120e9af90;  alias, 1 drivers
L_0x120e9a950 .part L_0x120e9b3a0, 0, 2;
L_0x120e9ae70 .part L_0x120e9b3a0, 2, 2;
S_0x130ef6ea0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130ef6ac0;
 .timescale -9 -12;
L_0x120e9af90 .functor OR 1, L_0x120e9a510, L_0x120e9aa70, C4<0>, C4<0>;
L_0x128042968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130ef89f0_0 .net/2u *"_ivl_4", 0 0, L_0x128042968;  1 drivers
v0x130ef8ab0_0 .net *"_ivl_6", 1 0, L_0x120e9b040;  1 drivers
v0x130ef8b50_0 .net *"_ivl_8", 1 0, L_0x120e9b120;  1 drivers
v0x130ef8c00_0 .net "out_h", 0 0, L_0x120e9ad40;  1 drivers
v0x130ef8cc0_0 .net "out_l", 0 0, L_0x120e9a820;  1 drivers
v0x130ef8d90_0 .net "out_vh", 0 0, L_0x120e9aa70;  1 drivers
v0x130ef8e40_0 .net "out_vl", 0 0, L_0x120e9a510;  1 drivers
L_0x120e9b040 .concat [ 1 1 0 0], L_0x120e9ad40, L_0x128042968;
L_0x120e9b120 .concat [ 1 1 0 0], L_0x120e9a820, L_0x120e9a510;
L_0x120e9b240 .functor MUXZ 2, L_0x120e9b120, L_0x120e9b040, L_0x120e9aa70, C4<>;
S_0x130ef7060 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130ef6ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ef6d50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ef6d90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ef7a90_0 .net "in", 1 0, L_0x120e9ae70;  1 drivers
v0x130ef7b50_0 .net "out", 0 0, L_0x120e9ad40;  alias, 1 drivers
v0x130ef7c00_0 .net "vld", 0 0, L_0x120e9aa70;  alias, 1 drivers
L_0x120e9ab10 .part L_0x120e9ae70, 1, 1;
L_0x120e9aca0 .part L_0x120e9ae70, 0, 1;
S_0x130ef73e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ef7060;
 .timescale -9 -12;
L_0x120e9abf0 .functor NOT 1, L_0x120e9ab10, C4<0>, C4<0>, C4<0>;
L_0x120e9ad40 .functor AND 1, L_0x120e9abf0, L_0x120e9aca0, C4<1>, C4<1>;
v0x130ef75b0_0 .net *"_ivl_2", 0 0, L_0x120e9ab10;  1 drivers
v0x130ef7670_0 .net *"_ivl_3", 0 0, L_0x120e9abf0;  1 drivers
v0x130ef7710_0 .net *"_ivl_5", 0 0, L_0x120e9aca0;  1 drivers
L_0x120e9aa70 .reduce/or L_0x120e9ae70;
S_0x130ef77a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ef7060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef77a0
v0x130ef79f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130ef79f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef79f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_181.382 ;
    %load/vec4 v0x130ef79f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_181.383, 5;
    %load/vec4 v0x130ef79f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef79f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_181.382;
T_181.383 ;
    %end;
S_0x130ef7d00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130ef6ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130ef7ed0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130ef7f10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130ef8780_0 .net "in", 1 0, L_0x120e9a950;  1 drivers
v0x130ef8840_0 .net "out", 0 0, L_0x120e9a820;  alias, 1 drivers
v0x130ef88f0_0 .net "vld", 0 0, L_0x120e9a510;  alias, 1 drivers
L_0x120e9a5f0 .part L_0x120e9a950, 1, 1;
L_0x120e9a780 .part L_0x120e9a950, 0, 1;
S_0x130ef80e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130ef7d00;
 .timescale -9 -12;
L_0x120e9a6d0 .functor NOT 1, L_0x120e9a5f0, C4<0>, C4<0>, C4<0>;
L_0x120e9a820 .functor AND 1, L_0x120e9a6d0, L_0x120e9a780, C4<1>, C4<1>;
v0x130ef82a0_0 .net *"_ivl_2", 0 0, L_0x120e9a5f0;  1 drivers
v0x130ef8360_0 .net *"_ivl_3", 0 0, L_0x120e9a6d0;  1 drivers
v0x130ef8400_0 .net *"_ivl_5", 0 0, L_0x120e9a780;  1 drivers
L_0x120e9a510 .reduce/or L_0x120e9a950;
S_0x130ef8490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ef7d00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef8490
v0x130ef86e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ef86e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef86e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_182.384 ;
    %load/vec4 v0x130ef86e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_182.385, 5;
    %load/vec4 v0x130ef86e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef86e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_182.384;
T_182.385 ;
    %end;
S_0x130ef8ef0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ef6ac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef8ef0
v0x130ef9140_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130ef9140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef9140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_183.386 ;
    %load/vec4 v0x130ef9140_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_183.387, 5;
    %load/vec4 v0x130ef9140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef9140_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_183.386;
T_183.387 ;
    %end;
S_0x130ef9960 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130ef3bd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130ef9960
v0x130ef9bb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130ef9bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130ef9bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_184.388 ;
    %load/vec4 v0x130ef9bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_184.389, 5;
    %load/vec4 v0x130ef9bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130ef9bb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_184.388;
T_184.389 ;
    %end;
S_0x130efa3d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eed3d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130efa3d0
v0x130efa620_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x130efa620_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130efa620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_185.390 ;
    %load/vec4 v0x130efa620_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_185.391, 5;
    %load/vec4 v0x130efa620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130efa620_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_185.390;
T_185.391 ;
    %end;
S_0x130efa940 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130eed200;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130efab10 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x130efab50 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x120e0bd10_0 .net "in", 15 0, L_0x120e9a430;  1 drivers
v0x120e0bdd0_0 .net "out", 3 0, L_0x120e9a2d0;  alias, 1 drivers
v0x120e0be80_0 .net "vld", 0 0, L_0x120e9a020;  alias, 1 drivers
L_0x120e97bf0 .part L_0x120e9a430, 0, 8;
L_0x120e99f40 .part L_0x120e9a430, 8, 8;
S_0x130efad20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130efa940;
 .timescale -9 -12;
L_0x120e9a020 .functor OR 1, L_0x120e977e0, L_0x120e99b30, C4<0>, C4<0>;
L_0x128042920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e0b510_0 .net/2u *"_ivl_4", 0 0, L_0x128042920;  1 drivers
v0x120e0b5d0_0 .net *"_ivl_6", 3 0, L_0x120e9a0d0;  1 drivers
v0x120e0b670_0 .net *"_ivl_8", 3 0, L_0x120e9a1b0;  1 drivers
v0x120e0b720_0 .net "out_h", 2 0, L_0x120e99de0;  1 drivers
v0x120e0b7e0_0 .net "out_l", 2 0, L_0x120e97a90;  1 drivers
v0x120e0b8b0_0 .net "out_vh", 0 0, L_0x120e99b30;  1 drivers
v0x120e0b960_0 .net "out_vl", 0 0, L_0x120e977e0;  1 drivers
L_0x120e9a0d0 .concat [ 3 1 0 0], L_0x120e99de0, L_0x128042920;
L_0x120e9a1b0 .concat [ 3 1 0 0], L_0x120e97a90, L_0x120e977e0;
L_0x120e9a2d0 .functor MUXZ 4, L_0x120e9a1b0, L_0x120e9a0d0, L_0x120e99b30, C4<>;
S_0x130efaee0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130efad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130efabd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x130efac10 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x120e04fa0_0 .net "in", 7 0, L_0x120e99f40;  1 drivers
v0x120e05060_0 .net "out", 2 0, L_0x120e99de0;  alias, 1 drivers
v0x120e05110_0 .net "vld", 0 0, L_0x120e99b30;  alias, 1 drivers
L_0x120e98b20 .part L_0x120e99f40, 0, 4;
L_0x120e99a50 .part L_0x120e99f40, 4, 4;
S_0x130efb260 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130efaee0;
 .timescale -9 -12;
L_0x120e99b30 .functor OR 1, L_0x120e98710, L_0x120e99640, C4<0>, C4<0>;
L_0x1280428d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e047a0_0 .net/2u *"_ivl_4", 0 0, L_0x1280428d8;  1 drivers
v0x120e04860_0 .net *"_ivl_6", 2 0, L_0x120e99be0;  1 drivers
v0x120e04900_0 .net *"_ivl_8", 2 0, L_0x120e99cc0;  1 drivers
v0x120e049b0_0 .net "out_h", 1 0, L_0x120e998f0;  1 drivers
v0x120e04a70_0 .net "out_l", 1 0, L_0x120e989c0;  1 drivers
v0x120e04b40_0 .net "out_vh", 0 0, L_0x120e99640;  1 drivers
v0x120e04bf0_0 .net "out_vl", 0 0, L_0x120e98710;  1 drivers
L_0x120e99be0 .concat [ 2 1 0 0], L_0x120e998f0, L_0x1280428d8;
L_0x120e99cc0 .concat [ 2 1 0 0], L_0x120e989c0, L_0x120e98710;
L_0x120e99de0 .functor MUXZ 3, L_0x120e99cc0, L_0x120e99be0, L_0x120e99640, C4<>;
S_0x130efb430 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130efb260;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130efb0f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130efb130 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x130efdb10_0 .net "in", 3 0, L_0x120e99a50;  1 drivers
v0x130efdbd0_0 .net "out", 1 0, L_0x120e998f0;  alias, 1 drivers
v0x130efdc80_0 .net "vld", 0 0, L_0x120e99640;  alias, 1 drivers
L_0x120e99000 .part L_0x120e99a50, 0, 2;
L_0x120e99520 .part L_0x120e99a50, 2, 2;
S_0x130efb7b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130efb430;
 .timescale -9 -12;
L_0x120e99640 .functor OR 1, L_0x120e98bc0, L_0x120e99120, C4<0>, C4<0>;
L_0x128042890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130efd310_0 .net/2u *"_ivl_4", 0 0, L_0x128042890;  1 drivers
v0x130efd3d0_0 .net *"_ivl_6", 1 0, L_0x120e996f0;  1 drivers
v0x130efd470_0 .net *"_ivl_8", 1 0, L_0x120e997d0;  1 drivers
v0x130efd520_0 .net "out_h", 0 0, L_0x120e993f0;  1 drivers
v0x130efd5e0_0 .net "out_l", 0 0, L_0x120e98ed0;  1 drivers
v0x130efd6b0_0 .net "out_vh", 0 0, L_0x120e99120;  1 drivers
v0x130efd760_0 .net "out_vl", 0 0, L_0x120e98bc0;  1 drivers
L_0x120e996f0 .concat [ 1 1 0 0], L_0x120e993f0, L_0x128042890;
L_0x120e997d0 .concat [ 1 1 0 0], L_0x120e98ed0, L_0x120e98bc0;
L_0x120e998f0 .functor MUXZ 2, L_0x120e997d0, L_0x120e996f0, L_0x120e99120, C4<>;
S_0x130efb980 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130efb7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130efb640 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130efb680 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130efc3b0_0 .net "in", 1 0, L_0x120e99520;  1 drivers
v0x130efc470_0 .net "out", 0 0, L_0x120e993f0;  alias, 1 drivers
v0x130efc520_0 .net "vld", 0 0, L_0x120e99120;  alias, 1 drivers
L_0x120e991c0 .part L_0x120e99520, 1, 1;
L_0x120e99350 .part L_0x120e99520, 0, 1;
S_0x130efbd00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130efb980;
 .timescale -9 -12;
L_0x120e992a0 .functor NOT 1, L_0x120e991c0, C4<0>, C4<0>, C4<0>;
L_0x120e993f0 .functor AND 1, L_0x120e992a0, L_0x120e99350, C4<1>, C4<1>;
v0x130efbed0_0 .net *"_ivl_2", 0 0, L_0x120e991c0;  1 drivers
v0x130efbf90_0 .net *"_ivl_3", 0 0, L_0x120e992a0;  1 drivers
v0x130efc030_0 .net *"_ivl_5", 0 0, L_0x120e99350;  1 drivers
L_0x120e99120 .reduce/or L_0x120e99520;
S_0x130efc0c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130efb980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130efc0c0
v0x130efc310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130efc310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130efc310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_186.392 ;
    %load/vec4 v0x130efc310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_186.393, 5;
    %load/vec4 v0x130efc310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130efc310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_186.392;
T_186.393 ;
    %end;
S_0x130efc620 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130efb7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130efc7f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130efc830 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130efd0a0_0 .net "in", 1 0, L_0x120e99000;  1 drivers
v0x130efd160_0 .net "out", 0 0, L_0x120e98ed0;  alias, 1 drivers
v0x130efd210_0 .net "vld", 0 0, L_0x120e98bc0;  alias, 1 drivers
L_0x120e98ca0 .part L_0x120e99000, 1, 1;
L_0x120e98e30 .part L_0x120e99000, 0, 1;
S_0x130efca00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130efc620;
 .timescale -9 -12;
L_0x120e98d80 .functor NOT 1, L_0x120e98ca0, C4<0>, C4<0>, C4<0>;
L_0x120e98ed0 .functor AND 1, L_0x120e98d80, L_0x120e98e30, C4<1>, C4<1>;
v0x130efcbc0_0 .net *"_ivl_2", 0 0, L_0x120e98ca0;  1 drivers
v0x130efcc80_0 .net *"_ivl_3", 0 0, L_0x120e98d80;  1 drivers
v0x130efcd20_0 .net *"_ivl_5", 0 0, L_0x120e98e30;  1 drivers
L_0x120e98bc0 .reduce/or L_0x120e99000;
S_0x130efcdb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130efc620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130efcdb0
v0x130efd000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x130efd000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130efd000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_187.394 ;
    %load/vec4 v0x130efd000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_187.395, 5;
    %load/vec4 v0x130efd000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130efd000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_187.394;
T_187.395 ;
    %end;
S_0x130efd810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130efb430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130efd810
v0x130efda60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x130efda60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130efda60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_188.396 ;
    %load/vec4 v0x130efda60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_188.397, 5;
    %load/vec4 v0x130efda60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130efda60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_188.396;
T_188.397 ;
    %end;
S_0x130efdd80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130efb260;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130efdf50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x130efdf90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e04530_0 .net "in", 3 0, L_0x120e98b20;  1 drivers
v0x120e045f0_0 .net "out", 1 0, L_0x120e989c0;  alias, 1 drivers
v0x120e046a0_0 .net "vld", 0 0, L_0x120e98710;  alias, 1 drivers
L_0x120e980d0 .part L_0x120e98b20, 0, 2;
L_0x120e985f0 .part L_0x120e98b20, 2, 2;
S_0x130efe160 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x130efdd80;
 .timescale -9 -12;
L_0x120e98710 .functor OR 1, L_0x120e97c90, L_0x120e981f0, C4<0>, C4<0>;
L_0x128042848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130effcb0_0 .net/2u *"_ivl_4", 0 0, L_0x128042848;  1 drivers
v0x130effd70_0 .net *"_ivl_6", 1 0, L_0x120e987c0;  1 drivers
v0x130effe10_0 .net *"_ivl_8", 1 0, L_0x120e988a0;  1 drivers
v0x130effec0_0 .net "out_h", 0 0, L_0x120e984c0;  1 drivers
v0x120e04080_0 .net "out_l", 0 0, L_0x120e97fa0;  1 drivers
v0x120e04110_0 .net "out_vh", 0 0, L_0x120e981f0;  1 drivers
v0x120e041a0_0 .net "out_vl", 0 0, L_0x120e97c90;  1 drivers
L_0x120e987c0 .concat [ 1 1 0 0], L_0x120e984c0, L_0x128042848;
L_0x120e988a0 .concat [ 1 1 0 0], L_0x120e97fa0, L_0x120e97c90;
L_0x120e989c0 .functor MUXZ 2, L_0x120e988a0, L_0x120e987c0, L_0x120e981f0, C4<>;
S_0x130efe320 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x130efe160;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130efe010 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130efe050 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130efed50_0 .net "in", 1 0, L_0x120e985f0;  1 drivers
v0x130efee10_0 .net "out", 0 0, L_0x120e984c0;  alias, 1 drivers
v0x130efeec0_0 .net "vld", 0 0, L_0x120e981f0;  alias, 1 drivers
L_0x120e98290 .part L_0x120e985f0, 1, 1;
L_0x120e98420 .part L_0x120e985f0, 0, 1;
S_0x130efe6a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130efe320;
 .timescale -9 -12;
L_0x120e98370 .functor NOT 1, L_0x120e98290, C4<0>, C4<0>, C4<0>;
L_0x120e984c0 .functor AND 1, L_0x120e98370, L_0x120e98420, C4<1>, C4<1>;
v0x130efe870_0 .net *"_ivl_2", 0 0, L_0x120e98290;  1 drivers
v0x130efe930_0 .net *"_ivl_3", 0 0, L_0x120e98370;  1 drivers
v0x130efe9d0_0 .net *"_ivl_5", 0 0, L_0x120e98420;  1 drivers
L_0x120e981f0 .reduce/or L_0x120e985f0;
S_0x130efea60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130efe320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130efea60
v0x130efecb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x130efecb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130efecb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_189.398 ;
    %load/vec4 v0x130efecb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_189.399, 5;
    %load/vec4 v0x130efecb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130efecb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_189.398;
T_189.399 ;
    %end;
S_0x130efefc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130efe160;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x130eff190 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x130eff1d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x130effa40_0 .net "in", 1 0, L_0x120e980d0;  1 drivers
v0x130effb00_0 .net "out", 0 0, L_0x120e97fa0;  alias, 1 drivers
v0x130effbb0_0 .net "vld", 0 0, L_0x120e97c90;  alias, 1 drivers
L_0x120e97d70 .part L_0x120e980d0, 1, 1;
L_0x120e97f00 .part L_0x120e980d0, 0, 1;
S_0x130eff3a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x130efefc0;
 .timescale -9 -12;
L_0x120e97e50 .functor NOT 1, L_0x120e97d70, C4<0>, C4<0>, C4<0>;
L_0x120e97fa0 .functor AND 1, L_0x120e97e50, L_0x120e97f00, C4<1>, C4<1>;
v0x130eff560_0 .net *"_ivl_2", 0 0, L_0x120e97d70;  1 drivers
v0x130eff620_0 .net *"_ivl_3", 0 0, L_0x120e97e50;  1 drivers
v0x130eff6c0_0 .net *"_ivl_5", 0 0, L_0x120e97f00;  1 drivers
L_0x120e97c90 .reduce/or L_0x120e980d0;
S_0x130eff750 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130efefc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x130eff750
v0x130eff9a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x130eff9a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x130eff9a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_190.400 ;
    %load/vec4 v0x130eff9a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_190.401, 5;
    %load/vec4 v0x130eff9a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130eff9a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_190.400;
T_190.401 ;
    %end;
S_0x120e04230 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130efdd80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e04230
v0x120e04480_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x120e04480_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e04480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_191.402 ;
    %load/vec4 v0x120e04480_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_191.403, 5;
    %load/vec4 v0x120e04480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e04480_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_191.402;
T_191.403 ;
    %end;
S_0x120e04ca0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130efaee0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e04ca0
v0x120e04ef0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e04ef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e04ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_192.404 ;
    %load/vec4 v0x120e04ef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_192.405, 5;
    %load/vec4 v0x120e04ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e04ef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_192.404;
T_192.405 ;
    %end;
S_0x120e05210 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x130efad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e053e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x120e05420 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x120e0b2a0_0 .net "in", 7 0, L_0x120e97bf0;  1 drivers
v0x120e0b360_0 .net "out", 2 0, L_0x120e97a90;  alias, 1 drivers
v0x120e0b410_0 .net "vld", 0 0, L_0x120e977e0;  alias, 1 drivers
L_0x120e967d0 .part L_0x120e97bf0, 0, 4;
L_0x120e97700 .part L_0x120e97bf0, 4, 4;
S_0x120e055f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e05210;
 .timescale -9 -12;
L_0x120e977e0 .functor OR 1, L_0x120e963c0, L_0x120e972f0, C4<0>, C4<0>;
L_0x128042800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e0aaa0_0 .net/2u *"_ivl_4", 0 0, L_0x128042800;  1 drivers
v0x120e0ab60_0 .net *"_ivl_6", 2 0, L_0x120e97890;  1 drivers
v0x120e0ac00_0 .net *"_ivl_8", 2 0, L_0x120e97970;  1 drivers
v0x120e0acb0_0 .net "out_h", 1 0, L_0x120e975a0;  1 drivers
v0x120e0ad70_0 .net "out_l", 1 0, L_0x120e96670;  1 drivers
v0x120e0ae40_0 .net "out_vh", 0 0, L_0x120e972f0;  1 drivers
v0x120e0aef0_0 .net "out_vl", 0 0, L_0x120e963c0;  1 drivers
L_0x120e97890 .concat [ 2 1 0 0], L_0x120e975a0, L_0x128042800;
L_0x120e97970 .concat [ 2 1 0 0], L_0x120e96670, L_0x120e963c0;
L_0x120e97a90 .functor MUXZ 3, L_0x120e97970, L_0x120e97890, L_0x120e972f0, C4<>;
S_0x120e057b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e055f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e054a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e054e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e07e90_0 .net "in", 3 0, L_0x120e97700;  1 drivers
v0x120e07f50_0 .net "out", 1 0, L_0x120e975a0;  alias, 1 drivers
v0x120e08000_0 .net "vld", 0 0, L_0x120e972f0;  alias, 1 drivers
L_0x120e96cb0 .part L_0x120e97700, 0, 2;
L_0x120e971d0 .part L_0x120e97700, 2, 2;
S_0x120e05b30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e057b0;
 .timescale -9 -12;
L_0x120e972f0 .functor OR 1, L_0x120e96870, L_0x120e96dd0, C4<0>, C4<0>;
L_0x1280427b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e07690_0 .net/2u *"_ivl_4", 0 0, L_0x1280427b8;  1 drivers
v0x120e07750_0 .net *"_ivl_6", 1 0, L_0x120e973a0;  1 drivers
v0x120e077f0_0 .net *"_ivl_8", 1 0, L_0x120e97480;  1 drivers
v0x120e078a0_0 .net "out_h", 0 0, L_0x120e970a0;  1 drivers
v0x120e07960_0 .net "out_l", 0 0, L_0x120e96b80;  1 drivers
v0x120e07a30_0 .net "out_vh", 0 0, L_0x120e96dd0;  1 drivers
v0x120e07ae0_0 .net "out_vl", 0 0, L_0x120e96870;  1 drivers
L_0x120e973a0 .concat [ 1 1 0 0], L_0x120e970a0, L_0x1280427b8;
L_0x120e97480 .concat [ 1 1 0 0], L_0x120e96b80, L_0x120e96870;
L_0x120e975a0 .functor MUXZ 2, L_0x120e97480, L_0x120e973a0, L_0x120e96dd0, C4<>;
S_0x120e05d00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e05b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e059c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e05a00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e06730_0 .net "in", 1 0, L_0x120e971d0;  1 drivers
v0x120e067f0_0 .net "out", 0 0, L_0x120e970a0;  alias, 1 drivers
v0x120e068a0_0 .net "vld", 0 0, L_0x120e96dd0;  alias, 1 drivers
L_0x120e96e70 .part L_0x120e971d0, 1, 1;
L_0x120e97000 .part L_0x120e971d0, 0, 1;
S_0x120e06080 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e05d00;
 .timescale -9 -12;
L_0x120e96f50 .functor NOT 1, L_0x120e96e70, C4<0>, C4<0>, C4<0>;
L_0x120e970a0 .functor AND 1, L_0x120e96f50, L_0x120e97000, C4<1>, C4<1>;
v0x120e06250_0 .net *"_ivl_2", 0 0, L_0x120e96e70;  1 drivers
v0x120e06310_0 .net *"_ivl_3", 0 0, L_0x120e96f50;  1 drivers
v0x120e063b0_0 .net *"_ivl_5", 0 0, L_0x120e97000;  1 drivers
L_0x120e96dd0 .reduce/or L_0x120e971d0;
S_0x120e06440 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e05d00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e06440
v0x120e06690_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x120e06690_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e06690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_193.406 ;
    %load/vec4 v0x120e06690_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_193.407, 5;
    %load/vec4 v0x120e06690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e06690_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_193.406;
T_193.407 ;
    %end;
S_0x120e069a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e05b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e06b70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e06bb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e07420_0 .net "in", 1 0, L_0x120e96cb0;  1 drivers
v0x120e074e0_0 .net "out", 0 0, L_0x120e96b80;  alias, 1 drivers
v0x120e07590_0 .net "vld", 0 0, L_0x120e96870;  alias, 1 drivers
L_0x120e96950 .part L_0x120e96cb0, 1, 1;
L_0x120e96ae0 .part L_0x120e96cb0, 0, 1;
S_0x120e06d80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e069a0;
 .timescale -9 -12;
L_0x120e96a30 .functor NOT 1, L_0x120e96950, C4<0>, C4<0>, C4<0>;
L_0x120e96b80 .functor AND 1, L_0x120e96a30, L_0x120e96ae0, C4<1>, C4<1>;
v0x120e06f40_0 .net *"_ivl_2", 0 0, L_0x120e96950;  1 drivers
v0x120e07000_0 .net *"_ivl_3", 0 0, L_0x120e96a30;  1 drivers
v0x120e070a0_0 .net *"_ivl_5", 0 0, L_0x120e96ae0;  1 drivers
L_0x120e96870 .reduce/or L_0x120e96cb0;
S_0x120e07130 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e069a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e07130
v0x120e07380_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x120e07380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e07380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_194.408 ;
    %load/vec4 v0x120e07380_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_194.409, 5;
    %load/vec4 v0x120e07380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e07380_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_194.408;
T_194.409 ;
    %end;
S_0x120e07b90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e057b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e07b90
v0x120e07de0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e07de0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e07de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_195.410 ;
    %load/vec4 v0x120e07de0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_195.411, 5;
    %load/vec4 v0x120e07de0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e07de0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_195.410;
T_195.411 ;
    %end;
S_0x120e08100 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e055f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e082d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e08310 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e0a830_0 .net "in", 3 0, L_0x120e967d0;  1 drivers
v0x120e0a8f0_0 .net "out", 1 0, L_0x120e96670;  alias, 1 drivers
v0x120e0a9a0_0 .net "vld", 0 0, L_0x120e963c0;  alias, 1 drivers
L_0x120e95d80 .part L_0x120e967d0, 0, 2;
L_0x120e962a0 .part L_0x120e967d0, 2, 2;
S_0x120e084e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e08100;
 .timescale -9 -12;
L_0x120e963c0 .functor OR 1, L_0x120e95940, L_0x120e95ea0, C4<0>, C4<0>;
L_0x128042770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e0a030_0 .net/2u *"_ivl_4", 0 0, L_0x128042770;  1 drivers
v0x120e0a0f0_0 .net *"_ivl_6", 1 0, L_0x120e96470;  1 drivers
v0x120e0a190_0 .net *"_ivl_8", 1 0, L_0x120e96550;  1 drivers
v0x120e0a240_0 .net "out_h", 0 0, L_0x120e96170;  1 drivers
v0x120e0a300_0 .net "out_l", 0 0, L_0x120e95c50;  1 drivers
v0x120e0a3d0_0 .net "out_vh", 0 0, L_0x120e95ea0;  1 drivers
v0x120e0a480_0 .net "out_vl", 0 0, L_0x120e95940;  1 drivers
L_0x120e96470 .concat [ 1 1 0 0], L_0x120e96170, L_0x128042770;
L_0x120e96550 .concat [ 1 1 0 0], L_0x120e95c50, L_0x120e95940;
L_0x120e96670 .functor MUXZ 2, L_0x120e96550, L_0x120e96470, L_0x120e95ea0, C4<>;
S_0x120e086a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e084e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e08390 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e083d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e090d0_0 .net "in", 1 0, L_0x120e962a0;  1 drivers
v0x120e09190_0 .net "out", 0 0, L_0x120e96170;  alias, 1 drivers
v0x120e09240_0 .net "vld", 0 0, L_0x120e95ea0;  alias, 1 drivers
L_0x120e95f40 .part L_0x120e962a0, 1, 1;
L_0x120e960d0 .part L_0x120e962a0, 0, 1;
S_0x120e08a20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e086a0;
 .timescale -9 -12;
L_0x120e96020 .functor NOT 1, L_0x120e95f40, C4<0>, C4<0>, C4<0>;
L_0x120e96170 .functor AND 1, L_0x120e96020, L_0x120e960d0, C4<1>, C4<1>;
v0x120e08bf0_0 .net *"_ivl_2", 0 0, L_0x120e95f40;  1 drivers
v0x120e08cb0_0 .net *"_ivl_3", 0 0, L_0x120e96020;  1 drivers
v0x120e08d50_0 .net *"_ivl_5", 0 0, L_0x120e960d0;  1 drivers
L_0x120e95ea0 .reduce/or L_0x120e962a0;
S_0x120e08de0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e086a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e08de0
v0x120e09030_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e09030_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e09030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_196.412 ;
    %load/vec4 v0x120e09030_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_196.413, 5;
    %load/vec4 v0x120e09030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e09030_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_196.412;
T_196.413 ;
    %end;
S_0x120e09340 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e084e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e09510 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e09550 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e09dc0_0 .net "in", 1 0, L_0x120e95d80;  1 drivers
v0x120e09e80_0 .net "out", 0 0, L_0x120e95c50;  alias, 1 drivers
v0x120e09f30_0 .net "vld", 0 0, L_0x120e95940;  alias, 1 drivers
L_0x120e95a20 .part L_0x120e95d80, 1, 1;
L_0x120e95bb0 .part L_0x120e95d80, 0, 1;
S_0x120e09720 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e09340;
 .timescale -9 -12;
L_0x120e95b00 .functor NOT 1, L_0x120e95a20, C4<0>, C4<0>, C4<0>;
L_0x120e95c50 .functor AND 1, L_0x120e95b00, L_0x120e95bb0, C4<1>, C4<1>;
v0x120e098e0_0 .net *"_ivl_2", 0 0, L_0x120e95a20;  1 drivers
v0x120e099a0_0 .net *"_ivl_3", 0 0, L_0x120e95b00;  1 drivers
v0x120e09a40_0 .net *"_ivl_5", 0 0, L_0x120e95bb0;  1 drivers
L_0x120e95940 .reduce/or L_0x120e95d80;
S_0x120e09ad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e09340;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e09ad0
v0x120e09d20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e09d20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e09d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_197.414 ;
    %load/vec4 v0x120e09d20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_197.415, 5;
    %load/vec4 v0x120e09d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e09d20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_197.414;
T_197.415 ;
    %end;
S_0x120e0a530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e08100;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e0a530
v0x120e0a780_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e0a780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e0a780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_198.416 ;
    %load/vec4 v0x120e0a780_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_198.417, 5;
    %load/vec4 v0x120e0a780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e0a780_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_198.416;
T_198.417 ;
    %end;
S_0x120e0afa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e05210;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e0afa0
v0x120e0b1f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e0b1f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e0b1f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_199.418 ;
    %load/vec4 v0x120e0b1f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_199.419, 5;
    %load/vec4 v0x120e0b1f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e0b1f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_199.418;
T_199.419 ;
    %end;
S_0x120e0ba10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130efa940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e0ba10
v0x120e0bc60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x120e0bc60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e0bc60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_200.420 ;
    %load/vec4 v0x120e0bc60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_200.421, 5;
    %load/vec4 v0x120e0bc60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e0bc60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_200.420;
T_200.421 ;
    %end;
S_0x120e0c480 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x130eece80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e0c480
v0x120e0c6d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x120e0c6d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e0c6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_201.422 ;
    %load/vec4 v0x120e0c6d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_201.423, 5;
    %load/vec4 v0x120e0c6d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e0c6d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_201.422;
T_201.423 ;
    %end;
S_0x120e0c9f0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x130eecad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e0c9f0
v0x120e0cc50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x120e0cc50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e0cc50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_202.424 ;
    %load/vec4 v0x120e0cc50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_202.425, 5;
    %load/vec4 v0x120e0cc50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e0cc50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_202.424;
T_202.425 ;
    %end;
S_0x120e0dc80 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x120e0df40 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x128043028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e0e500_0 .net/2u *"_ivl_0", 0 0, L_0x128043028;  1 drivers
L_0x128043070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e0e5c0_0 .net/2u *"_ivl_4", 0 0, L_0x128043070;  1 drivers
v0x120e0e660_0 .net "a", 7 0, L_0x120ea3170;  1 drivers
v0x120e0e710_0 .net "ain", 8 0, L_0x120ea2e30;  1 drivers
v0x120e0e7d0_0 .net "b", 7 0, L_0x120ea2470;  1 drivers
v0x120e0e8b0_0 .net "bin", 8 0, L_0x120ea2f50;  1 drivers
v0x120e0e950_0 .net "c", 8 0, L_0x120ea3070;  alias, 1 drivers
L_0x120ea2e30 .concat [ 8 1 0 0], L_0x120ea3170, L_0x128043028;
L_0x120ea2f50 .concat [ 8 1 0 0], L_0x120ea2470, L_0x128043070;
S_0x120e0e050 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x120e0dc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x120e0e210 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x120e0dfc0_0 .net "a", 8 0, L_0x120ea2e30;  alias, 1 drivers
v0x120e0e340_0 .net "b", 8 0, L_0x120ea2f50;  alias, 1 drivers
v0x120e0e3f0_0 .net "c", 8 0, L_0x120ea3070;  alias, 1 drivers
L_0x120ea3070 .arith/sub 9, L_0x120ea2e30, L_0x120ea2f50;
S_0x120e0ea40 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x130ea2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x120e0ec00 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x120e0ec40 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x120eb1970 .functor NOT 8, L_0x120eb2490, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x120eb1d00 .functor NOT 1, L_0x120eb1c60, C4<0>, C4<0>, C4<0>;
L_0x120eb1f30 .functor OR 1, L_0x120eb1d00, L_0x120eb1e50, C4<0>, C4<0>;
v0x120e0f2b0_0 .net *"_ivl_10", 0 0, L_0x120eb1d00;  1 drivers
v0x120e0f360_0 .net *"_ivl_13", 1 0, L_0x120eb1d70;  1 drivers
v0x120e0f410_0 .net *"_ivl_15", 0 0, L_0x120eb1e50;  1 drivers
v0x120e0f4c0_0 .net *"_ivl_17", 0 0, L_0x120eb1f30;  1 drivers
v0x120e0f560_0 .net *"_ivl_19", 4 0, L_0x120eb2020;  1 drivers
L_0x128043ad8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x120e0f650_0 .net/2u *"_ivl_20", 4 0, L_0x128043ad8;  1 drivers
v0x120e0f700_0 .net *"_ivl_22", 4 0, L_0x120eb2100;  1 drivers
v0x120e0f7b0_0 .net *"_ivl_25", 4 0, L_0x120eb2240;  1 drivers
v0x120e0f860_0 .net *"_ivl_5", 0 0, L_0x120eb1a60;  1 drivers
v0x120e0f970_0 .net *"_ivl_9", 0 0, L_0x120eb1c60;  1 drivers
v0x120e0fa20_0 .net "e_o", 1 0, L_0x120eb1380;  alias, 1 drivers
v0x120e0fad0_0 .net "exp_o", 7 0, L_0x120eb2490;  1 drivers
v0x120e0fb80_0 .net "exp_oN", 7 0, L_0x120eb1b00;  1 drivers
v0x120e0fc30_0 .net "exp_oN_tmp", 7 0, L_0x120eb1420;  1 drivers
v0x120e0fcf0_0 .net "r_o", 4 0, L_0x120eb23b0;  alias, 1 drivers
L_0x120eb1380 .part L_0x120eb2490, 0, 2;
L_0x120eb1a60 .part L_0x120eb2490, 7, 1;
L_0x120eb1b00 .functor MUXZ 8, L_0x120eb2490, L_0x120eb1420, L_0x120eb1a60, C4<>;
L_0x120eb1c60 .part L_0x120eb2490, 7, 1;
L_0x120eb1d70 .part L_0x120eb1b00, 0, 2;
L_0x120eb1e50 .reduce/or L_0x120eb1d70;
L_0x120eb2020 .part L_0x120eb1b00, 2, 5;
L_0x120eb2100 .arith/sum 5, L_0x120eb2020, L_0x128043ad8;
L_0x120eb2240 .part L_0x120eb1b00, 2, 5;
L_0x120eb23b0 .functor MUXZ 5, L_0x120eb2240, L_0x120eb2100, L_0x120eb1f30, C4<>;
S_0x120e0ee10 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x120e0ea40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x120e0efe0 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x128043a90 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x120e0f060_0 .net/2u *"_ivl_0", 7 0, L_0x128043a90;  1 drivers
v0x120e0f120_0 .net "a", 7 0, L_0x120eb1970;  1 drivers
v0x120e0f1c0_0 .net "c", 7 0, L_0x120eb1420;  alias, 1 drivers
L_0x120eb1420 .arith/sum 8, L_0x120eb1970, L_0x128043a90;
S_0x120e152a0 .scope module, "trunc_adder" "posit_add" 3 191, 4 2 0, S_0x130e21dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x120e15460 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x120e154a0 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x120e154e0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x120eb6700 .functor BUFZ 1, v0x120e58550_0, C4<0>, C4<0>, C4<0>;
L_0x120eb6da0 .functor NOT 1, L_0x120eb69d0, C4<0>, C4<0>, C4<0>;
L_0x120eb6e10 .functor AND 1, L_0x120eb6d00, L_0x120eb6da0, C4<1>, C4<1>;
L_0x120eb7000 .functor NOT 1, L_0x120eb6bd0, C4<0>, C4<0>, C4<0>;
L_0x120eb7090 .functor AND 1, L_0x120eb6f00, L_0x120eb7000, C4<1>, C4<1>;
L_0x120eb72f0 .functor OR 1, L_0x120eb71d0, L_0x120eb69d0, C4<0>, C4<0>;
L_0x120eb7360 .functor NOT 1, L_0x120eb72f0, C4<0>, C4<0>, C4<0>;
L_0x120eb75e0 .functor OR 1, L_0x120eb7450, L_0x120eb6bd0, C4<0>, C4<0>;
L_0x120eb7650 .functor NOT 1, L_0x120eb75e0, C4<0>, C4<0>, C4<0>;
L_0x120eb7750 .functor OR 1, L_0x120eb6e10, L_0x120eb7090, C4<0>, C4<0>;
L_0x120eb7800 .functor AND 1, L_0x120eb7360, L_0x120eb7650, C4<1>, C4<1>;
L_0x120ec5620 .functor XNOR 1, L_0x120eb67f0, L_0x120eb6890, C4<0>, C4<0>;
L_0x120ec7370 .functor BUFZ 4, L_0x120ec7080, C4<0000>, C4<0000>, C4<0000>;
L_0x120ec8d40 .functor OR 1, L_0x120ec7240, L_0x120ec8e80, C4<0>, C4<0>;
L_0x120ed1b90 .functor OR 1, L_0x120ed1a50, L_0x120ed1e50, C4<0>, C4<0>;
L_0x120ec7460 .functor AND 1, L_0x120ecfb30, L_0x120ed1b90, C4<1>, C4<1>;
L_0x120ed2030 .functor AND 1, L_0x120ecfa90, L_0x120ecfb30, C4<1>, C4<1>;
L_0x120ed2170 .functor OR 1, L_0x120ed1a50, L_0x120ed1e50, C4<0>, C4<0>;
L_0x120ed1f30 .functor NOT 1, L_0x120ed2170, C4<0>, C4<0>, C4<0>;
L_0x120ed22c0 .functor AND 1, L_0x120ed2030, L_0x120ed1f30, C4<1>, C4<1>;
L_0x120ed2330 .functor OR 1, L_0x120ec7460, L_0x120ed22c0, C4<0>, C4<0>;
L_0x120ed3210 .functor OR 1, L_0x120eb7750, L_0x120eb7800, C4<0>, C4<0>;
L_0x120ed3320 .functor NOT 1, L_0x120ed3280, C4<0>, C4<0>, C4<0>;
L_0x120ed3490 .functor OR 1, L_0x120ed3210, L_0x120ed3320, C4<0>, C4<0>;
L_0x120ed39a0 .functor BUFZ 1, L_0x120eb6700, C4<0>, C4<0>, C4<0>;
v0x120e522f0_0 .net "DSR_e_diff", 3 0, L_0x120ec7370;  1 drivers
v0x120e523a0_0 .net "DSR_left_out", 15 0, L_0x120ecee30;  1 drivers
v0x120e52440_0 .net "DSR_left_out_t", 15 0, L_0x120ecec00;  1 drivers
v0x120e52510_0 .net "DSR_right_in", 15 0, L_0x120eb54e0;  1 drivers
v0x120e525c0_0 .net "DSR_right_out", 15 0, L_0x120ec83d0;  1 drivers
v0x120e52710_0 .net "G", 0 0, L_0x120ecfb30;  1 drivers
v0x120e527a0_0 .net "L", 0 0, L_0x120ecfa90;  1 drivers
v0x120e52830_0 .net "LOD_in", 15 0, L_0x120ec9070;  1 drivers
v0x120e528d0_0 .net "R", 0 0, L_0x120ed1a50;  1 drivers
v0x120e529e0_0 .net "St", 0 0, L_0x120ed1e50;  1 drivers
v0x120e52a70_0 .net *"_ivl_10", 14 0, L_0x120eb6930;  1 drivers
v0x120e52b20_0 .net *"_ivl_100", 0 0, L_0x120ec6e10;  1 drivers
L_0x128044ae0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x120e52bc0_0 .net/2u *"_ivl_101", 3 0, L_0x128044ae0;  1 drivers
v0x120e52c70_0 .net *"_ivl_104", 3 0, L_0x120ec71a0;  1 drivers
v0x120e52d20_0 .net *"_ivl_112", 0 0, L_0x120ec7240;  1 drivers
v0x120e52dd0_0 .net *"_ivl_114", 0 0, L_0x120ec8e80;  1 drivers
v0x120e52e80_0 .net *"_ivl_115", 0 0, L_0x120ec8d40;  1 drivers
v0x120e53010_0 .net *"_ivl_118", 14 0, L_0x120ec8db0;  1 drivers
v0x120e530a0_0 .net *"_ivl_124", 0 0, L_0x120eced90;  1 drivers
v0x120e53150_0 .net *"_ivl_126", 14 0, L_0x120ec9110;  1 drivers
L_0x128045080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e53200_0 .net/2u *"_ivl_127", 0 0, L_0x128045080;  1 drivers
v0x120e532b0_0 .net *"_ivl_129", 15 0, L_0x120ecefa0;  1 drivers
L_0x128045158 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x120e53360_0 .net/2u *"_ivl_135", 2 0, L_0x128045158;  1 drivers
v0x120e53410_0 .net *"_ivl_14", 14 0, L_0x120eb6af0;  1 drivers
L_0x128045398 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e534c0_0 .net/2u *"_ivl_143", 15 0, L_0x128045398;  1 drivers
v0x120e53570_0 .net *"_ivl_154", 17 0, L_0x120ed1af0;  1 drivers
v0x120e53620_0 .net *"_ivl_157", 0 0, L_0x120ed1b90;  1 drivers
v0x120e536d0_0 .net *"_ivl_159", 0 0, L_0x120ec7460;  1 drivers
v0x120e53780_0 .net *"_ivl_161", 0 0, L_0x120ed2030;  1 drivers
v0x120e53830_0 .net *"_ivl_163", 0 0, L_0x120ed2170;  1 drivers
v0x120e538e0_0 .net *"_ivl_165", 0 0, L_0x120ed1f30;  1 drivers
v0x120e53990_0 .net *"_ivl_167", 0 0, L_0x120ed22c0;  1 drivers
L_0x1280453e0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e53a40_0 .net/2u *"_ivl_171", 14 0, L_0x1280453e0;  1 drivers
v0x120e52f30_0 .net *"_ivl_177", 31 0, L_0x120ed29d0;  1 drivers
v0x120e53cd0_0 .net *"_ivl_18", 0 0, L_0x120eb6d00;  1 drivers
L_0x1280454b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e53d60_0 .net *"_ivl_180", 27 0, L_0x1280454b8;  1 drivers
L_0x128045500 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x120e53e00_0 .net/2u *"_ivl_181", 31 0, L_0x128045500;  1 drivers
v0x120e53eb0_0 .net *"_ivl_183", 0 0, L_0x120ed2590;  1 drivers
v0x120e53f50_0 .net *"_ivl_186", 15 0, L_0x120ed2630;  1 drivers
v0x120e54000_0 .net *"_ivl_188", 15 0, L_0x120ed2d70;  1 drivers
v0x120e540b0_0 .net *"_ivl_19", 0 0, L_0x120eb6da0;  1 drivers
L_0x128045548 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e54160_0 .net *"_ivl_191", 15 0, L_0x128045548;  1 drivers
v0x120e54210_0 .net *"_ivl_194", 15 0, L_0x120ed2b70;  1 drivers
v0x120e542c0_0 .net *"_ivl_197", 0 0, L_0x120ed3210;  1 drivers
v0x120e54370_0 .net *"_ivl_200", 0 0, L_0x120ed3280;  1 drivers
v0x120e54420_0 .net *"_ivl_201", 0 0, L_0x120ed3320;  1 drivers
v0x120e544d0_0 .net *"_ivl_203", 0 0, L_0x120ed3490;  1 drivers
L_0x128045590 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e54580_0 .net/2u *"_ivl_205", 14 0, L_0x128045590;  1 drivers
v0x120e54630_0 .net *"_ivl_207", 15 0, L_0x120ed3500;  1 drivers
v0x120e546e0_0 .net *"_ivl_210", 14 0, L_0x120ed2fb0;  1 drivers
v0x120e54790_0 .net *"_ivl_211", 15 0, L_0x120ed3050;  1 drivers
v0x120e54840_0 .net *"_ivl_24", 0 0, L_0x120eb6f00;  1 drivers
v0x120e548f0_0 .net *"_ivl_25", 0 0, L_0x120eb7000;  1 drivers
v0x120e549a0_0 .net *"_ivl_30", 0 0, L_0x120eb71d0;  1 drivers
v0x120e54a50_0 .net *"_ivl_31", 0 0, L_0x120eb72f0;  1 drivers
v0x120e54b00_0 .net *"_ivl_36", 0 0, L_0x120eb7450;  1 drivers
v0x120e54bb0_0 .net *"_ivl_37", 0 0, L_0x120eb75e0;  1 drivers
L_0x128043fa0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e54c60_0 .net *"_ivl_45", 15 0, L_0x128043fa0;  1 drivers
v0x120e54d10_0 .net *"_ivl_48", 15 0, L_0x120eb7990;  1 drivers
L_0x128043fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e54dc0_0 .net *"_ivl_51", 15 0, L_0x128043fe8;  1 drivers
v0x120e54e70_0 .net *"_ivl_54", 15 0, L_0x120eb7bf0;  1 drivers
v0x120e54f20_0 .net *"_ivl_62", 14 0, L_0x120ec5210;  1 drivers
v0x120e54fd0_0 .net *"_ivl_64", 14 0, L_0x120ec52b0;  1 drivers
v0x120e55080_0 .net *"_ivl_65", 0 0, L_0x120ec5170;  1 drivers
L_0x128044810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x120e55120_0 .net/2u *"_ivl_67", 0 0, L_0x128044810;  1 drivers
L_0x128044858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e53af0_0 .net/2u *"_ivl_69", 0 0, L_0x128044858;  1 drivers
v0x120e53ba0_0 .net *"_ivl_98", 2 0, L_0x120ec6f60;  1 drivers
v0x120e551b0_0 .net "add_m", 16 0, L_0x120ec8ac0;  1 drivers
v0x120e55240_0 .net "add_m_in1", 15 0, L_0x120eb5dc0;  1 drivers
v0x120e552d0_0 .net "diff", 7 0, L_0x120ec6c30;  1 drivers
v0x120e55360_0 .net "done", 0 0, L_0x120ed39a0;  alias, 1 drivers
v0x120e553f0_0 .net "e1", 1 0, L_0x120ebe470;  1 drivers
v0x120e55480_0 .net "e2", 1 0, L_0x120ec4ce0;  1 drivers
v0x120e55510_0 .net "e_o", 1 0, L_0x120ecf6a0;  1 drivers
v0x120e555a0_0 .net "exp_diff", 3 0, L_0x120ec7080;  1 drivers
v0x120e55630_0 .net "in1", 15 0, L_0x120ed3b60;  1 drivers
v0x120e556d0_0 .net "in1_gt_in2", 0 0, L_0x120ec5480;  1 drivers
v0x120e55770_0 .net "in2", 15 0, L_0x120e5b250;  1 drivers
v0x120e55820_0 .net "inf", 0 0, L_0x120eb7750;  alias, 1 drivers
v0x120e558c0_0 .net "inf1", 0 0, L_0x120eb6e10;  1 drivers
v0x120e55960_0 .net "inf2", 0 0, L_0x120eb7090;  1 drivers
v0x120e55a00_0 .net "le", 1 0, L_0x120ec5c80;  1 drivers
v0x120e55ab0_0 .net "le_o", 7 0, L_0x120ecf830;  1 drivers
v0x120e55b70_0 .net "le_o_tmp", 7 0, L_0x120ecf400;  1 drivers
v0x120e55c00_0 .net "left_shift", 3 0, L_0x120ecdae0;  1 drivers
v0x120e55ca0_0 .net "lm", 14 0, L_0x120ec5f90;  1 drivers
v0x120e55d50_0 .net "lr", 3 0, L_0x120ec59c0;  1 drivers
v0x120e55e10_0 .net "lr_N", 4 0, L_0x120ec63f0;  1 drivers
v0x120e55ec0_0 .net "lrc", 0 0, L_0x120ec57d0;  1 drivers
v0x120e55f70_0 .net "ls", 0 0, L_0x120ec53d0;  1 drivers
v0x120e56000_0 .net "m1", 14 0, L_0x120ec4f30;  1 drivers
v0x120e560a0_0 .net "m2", 14 0, L_0x120ec5050;  1 drivers
v0x120e56150_0 .net "mant1", 13 0, L_0x120ebe5a0;  1 drivers
v0x120e56210_0 .net "mant2", 13 0, L_0x120ec4e10;  1 drivers
v0x120e562c0_0 .net "mant_ovf", 1 0, L_0x120ec8ca0;  1 drivers
v0x120e56360_0 .net "op", 0 0, L_0x120ec5620;  1 drivers
v0x120e56410_0 .net "out", 15 0, L_0x120ed3130;  alias, 1 drivers
v0x120e564b0_0 .net "r_o", 3 0, L_0x120ed06d0;  1 drivers
v0x120e56590_0 .net "rc1", 0 0, L_0x120eb7ed0;  1 drivers
v0x120e56620_0 .net "rc2", 0 0, L_0x120ebe730;  1 drivers
v0x120e566d0_0 .net "regime1", 3 0, L_0x120ebd0a0;  1 drivers
v0x120e56780_0 .net "regime2", 3 0, L_0x120ec38c0;  1 drivers
v0x120e56830_0 .net "rnd_ulp", 15 0, L_0x120ed2220;  1 drivers
v0x120e568e0_0 .net "s1", 0 0, L_0x120eb67f0;  1 drivers
v0x120e56970_0 .net "s2", 0 0, L_0x120eb6890;  1 drivers
v0x120e56a00_0 .net "se", 1 0, L_0x120ec5a60;  1 drivers
v0x120e56ab0_0 .net "sm", 14 0, L_0x120ec5d20;  1 drivers
v0x120e56b60_0 .net "sr", 3 0, L_0x120ec5870;  1 drivers
v0x120e56c20_0 .net "sr_N", 4 0, L_0x120ec6890;  1 drivers
v0x120e56cd0_0 .net "src", 0 0, L_0x120ec5520;  1 drivers
v0x120e56d80_0 .net "start", 0 0, v0x120e58550_0;  alias, 1 drivers
v0x120e56e10_0 .net "start0", 0 0, L_0x120eb6700;  1 drivers
v0x120e56ea0_0 .net "tmp1_o", 50 0, L_0x120ed1840;  1 drivers
v0x120e56f60_0 .net "tmp1_oN", 15 0, L_0x120ed2c90;  1 drivers
v0x120e57000_0 .net "tmp1_o_rnd", 15 0, L_0x120ed2f10;  1 drivers
v0x120e570b0_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x120ed27f0;  1 drivers
v0x120e57190_0 .net "tmp_o", 34 0, L_0x120eb6560;  1 drivers
v0x120e57240_0 .net "ulp", 0 0, L_0x120ed2330;  1 drivers
v0x120e572e0_0 .net "xin1", 15 0, L_0x120eb7a90;  1 drivers
v0x120e57380_0 .net "xin2", 15 0, L_0x120eb7cf0;  1 drivers
v0x120e57430_0 .net "zero", 0 0, L_0x120eb7800;  alias, 1 drivers
v0x120e574c0_0 .net "zero1", 0 0, L_0x120eb7360;  1 drivers
v0x120e57560_0 .net "zero2", 0 0, L_0x120eb7650;  1 drivers
v0x120e57600_0 .net "zero_tmp1", 0 0, L_0x120eb69d0;  1 drivers
v0x120e576a0_0 .net "zero_tmp2", 0 0, L_0x120eb6bd0;  1 drivers
L_0x120eb5ee0 .part L_0x120ecf830, 6, 1;
L_0x120eb6260 .part L_0x120ecf830, 6, 1;
L_0x120eb61a0 .part L_0x120ecee30, 0, 15;
L_0x120eb67f0 .part L_0x120ed3b60, 15, 1;
L_0x120eb6890 .part L_0x120e5b250, 15, 1;
L_0x120eb6930 .part L_0x120ed3b60, 0, 15;
L_0x120eb69d0 .reduce/or L_0x120eb6930;
L_0x120eb6af0 .part L_0x120e5b250, 0, 15;
L_0x120eb6bd0 .reduce/or L_0x120eb6af0;
L_0x120eb6d00 .part L_0x120ed3b60, 15, 1;
L_0x120eb6f00 .part L_0x120e5b250, 15, 1;
L_0x120eb71d0 .part L_0x120ed3b60, 15, 1;
L_0x120eb7450 .part L_0x120e5b250, 15, 1;
L_0x120eb7990 .arith/sub 16, L_0x128043fa0, L_0x120ed3b60;
L_0x120eb7a90 .functor MUXZ 16, L_0x120ed3b60, L_0x120eb7990, L_0x120eb67f0, C4<>;
L_0x120eb7bf0 .arith/sub 16, L_0x128043fe8, L_0x120e5b250;
L_0x120eb7cf0 .functor MUXZ 16, L_0x120e5b250, L_0x120eb7bf0, L_0x120eb6890, C4<>;
L_0x120ec4f30 .concat [ 14 1 0 0], L_0x120ebe5a0, L_0x120eb69d0;
L_0x120ec5050 .concat [ 14 1 0 0], L_0x120ec4e10, L_0x120eb6bd0;
L_0x120ec5210 .part L_0x120eb7a90, 0, 15;
L_0x120ec52b0 .part L_0x120eb7cf0, 0, 15;
L_0x120ec5170 .cmp/ge 15, L_0x120ec5210, L_0x120ec52b0;
L_0x120ec5480 .functor MUXZ 1, L_0x128044858, L_0x128044810, L_0x120ec5170, C4<>;
L_0x120ec53d0 .functor MUXZ 1, L_0x120eb6890, L_0x120eb67f0, L_0x120ec5480, C4<>;
L_0x120ec57d0 .functor MUXZ 1, L_0x120ebe730, L_0x120eb7ed0, L_0x120ec5480, C4<>;
L_0x120ec5520 .functor MUXZ 1, L_0x120eb7ed0, L_0x120ebe730, L_0x120ec5480, C4<>;
L_0x120ec59c0 .functor MUXZ 4, L_0x120ec38c0, L_0x120ebd0a0, L_0x120ec5480, C4<>;
L_0x120ec5870 .functor MUXZ 4, L_0x120ebd0a0, L_0x120ec38c0, L_0x120ec5480, C4<>;
L_0x120ec5c80 .functor MUXZ 2, L_0x120ec4ce0, L_0x120ebe470, L_0x120ec5480, C4<>;
L_0x120ec5a60 .functor MUXZ 2, L_0x120ebe470, L_0x120ec4ce0, L_0x120ec5480, C4<>;
L_0x120ec5f90 .functor MUXZ 15, L_0x120ec5050, L_0x120ec4f30, L_0x120ec5480, C4<>;
L_0x120ec5d20 .functor MUXZ 15, L_0x120ec4f30, L_0x120ec5050, L_0x120ec5480, C4<>;
L_0x120ec6d30 .concat [ 2 5 0 0], L_0x120ec5c80, L_0x120ec63f0;
L_0x120ec6030 .concat [ 2 5 0 0], L_0x120ec5a60, L_0x120ec6890;
L_0x120ec6f60 .part L_0x120ec6c30, 4, 3;
L_0x120ec6e10 .reduce/or L_0x120ec6f60;
L_0x120ec71a0 .part L_0x120ec6c30, 0, 4;
L_0x120ec7080 .functor MUXZ 4, L_0x120ec71a0, L_0x128044ae0, L_0x120ec6e10, C4<>;
L_0x120ec8ca0 .part L_0x120ec8ac0, 15, 2;
L_0x120ec7240 .part L_0x120ec8ac0, 16, 1;
L_0x120ec8e80 .part L_0x120ec8ac0, 15, 1;
L_0x120ec8db0 .part L_0x120ec8ac0, 0, 15;
L_0x120ec9070 .concat [ 15 1 0 0], L_0x120ec8db0, L_0x120ec8d40;
L_0x120ececf0 .part L_0x120ec8ac0, 1, 16;
L_0x120eced90 .part L_0x120ecec00, 15, 1;
L_0x120ec9110 .part L_0x120ecec00, 0, 15;
L_0x120ecefa0 .concat [ 1 15 0 0], L_0x128045080, L_0x120ec9110;
L_0x120ecee30 .functor MUXZ 16, L_0x120ecefa0, L_0x120ecec00, L_0x120eced90, C4<>;
L_0x120ecf580 .concat [ 2 5 0 0], L_0x120ec5c80, L_0x120ec63f0;
L_0x120ecf040 .concat [ 4 3 0 0], L_0x120ecdae0, L_0x128045158;
L_0x120ecf9b0 .part L_0x120ec8ca0, 1, 1;
L_0x120ed07b0 .part L_0x120ecf830, 0, 7;
L_0x120ed1930 .concat [ 16 35 0 0], L_0x128045398, L_0x120eb6560;
L_0x120ecfa90 .part L_0x120ed1840, 20, 1;
L_0x120ecfb30 .part L_0x120ed1840, 19, 1;
L_0x120ed1a50 .part L_0x120ed1840, 18, 1;
L_0x120ed1af0 .part L_0x120ed1840, 0, 18;
L_0x120ed1e50 .reduce/or L_0x120ed1af0;
L_0x120ed2220 .concat [ 1 15 0 0], L_0x120ed2330, L_0x1280453e0;
L_0x120ed28f0 .part L_0x120ed1840, 19, 16;
L_0x120ed29d0 .concat [ 4 28 0 0], L_0x120ed06d0, L_0x1280454b8;
L_0x120ed2590 .cmp/gt 32, L_0x128045500, L_0x120ed29d0;
L_0x120ed2630 .part L_0x120ed27f0, 0, 16;
L_0x120ed2d70 .part L_0x120ed1840, 19, 16;
L_0x120ed2f10 .functor MUXZ 16, L_0x120ed2d70, L_0x120ed2630, L_0x120ed2590, C4<>;
L_0x120ed2b70 .arith/sub 16, L_0x128045548, L_0x120ed2f10;
L_0x120ed2c90 .functor MUXZ 16, L_0x120ed2f10, L_0x120ed2b70, L_0x120ec53d0, C4<>;
L_0x120ed3280 .part L_0x120ecee30, 15, 1;
L_0x120ed3500 .concat [ 15 1 0 0], L_0x128045590, L_0x120eb7750;
L_0x120ed2fb0 .part L_0x120ed2c90, 1, 15;
L_0x120ed3050 .concat [ 15 1 0 0], L_0x120ed2fb0, L_0x120ec53d0;
L_0x120ed3130 .functor MUXZ 16, L_0x120ed3050, L_0x120ed3500, L_0x120ed3490, C4<>;
S_0x120e15770 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x120e15520 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x120e15560 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x120ecec00 .functor BUFZ 16, L_0x120ece660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x128045038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e16a50_0 .net *"_ivl_10", 0 0, L_0x128045038;  1 drivers
v0x120e16b10_0 .net *"_ivl_5", 0 0, L_0x120ece780;  1 drivers
v0x120e16bc0_0 .net *"_ivl_6", 15 0, L_0x120ece9c0;  1 drivers
v0x120e16c80_0 .net *"_ivl_8", 14 0, L_0x120ece920;  1 drivers
v0x120e16d30_0 .net "a", 15 0, L_0x120ececf0;  1 drivers
v0x120e16e20_0 .net "b", 3 0, L_0x120ecdae0;  alias, 1 drivers
v0x120e16ed0_0 .net "c", 15 0, L_0x120ecec00;  alias, 1 drivers
v0x120e16f80 .array "tmp", 0 3;
v0x120e16f80_0 .net v0x120e16f80 0, 15 0, L_0x120ecea60; 1 drivers
v0x120e16f80_1 .net v0x120e16f80 1, 15 0, L_0x120ecdea0; 1 drivers
v0x120e16f80_2 .net v0x120e16f80 2, 15 0, L_0x120ece2a0; 1 drivers
v0x120e16f80_3 .net v0x120e16f80 3, 15 0, L_0x120ece660; 1 drivers
L_0x120ecdc80 .part L_0x120ecdae0, 1, 1;
L_0x120ece000 .part L_0x120ecdae0, 2, 1;
L_0x120ece3c0 .part L_0x120ecdae0, 3, 1;
L_0x120ece780 .part L_0x120ecdae0, 0, 1;
L_0x120ece920 .part L_0x120ececf0, 0, 15;
L_0x120ece9c0 .concat [ 1 15 0 0], L_0x128045038, L_0x120ece920;
L_0x120ecea60 .functor MUXZ 16, L_0x120ececf0, L_0x120ece9c0, L_0x120ece780, C4<>;
S_0x120e15af0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x120e15770;
 .timescale -9 -12;
P_0x120e15cd0 .param/l "i" 1 4 296, +C4<01>;
v0x120e15d70_0 .net *"_ivl_1", 0 0, L_0x120ecdc80;  1 drivers
v0x120e15e00_0 .net *"_ivl_3", 15 0, L_0x120ecddc0;  1 drivers
v0x120e15e90_0 .net *"_ivl_5", 13 0, L_0x120ecdd20;  1 drivers
L_0x128044f60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120e15f20_0 .net *"_ivl_7", 1 0, L_0x128044f60;  1 drivers
L_0x120ecdd20 .part L_0x120ecea60, 0, 14;
L_0x120ecddc0 .concat [ 2 14 0 0], L_0x128044f60, L_0x120ecdd20;
L_0x120ecdea0 .functor MUXZ 16, L_0x120ecea60, L_0x120ecddc0, L_0x120ecdc80, C4<>;
S_0x120e15fc0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x120e15770;
 .timescale -9 -12;
P_0x120e161a0 .param/l "i" 1 4 296, +C4<010>;
v0x120e16230_0 .net *"_ivl_1", 0 0, L_0x120ece000;  1 drivers
v0x120e162e0_0 .net *"_ivl_3", 15 0, L_0x120ece180;  1 drivers
v0x120e16390_0 .net *"_ivl_5", 11 0, L_0x120ece0a0;  1 drivers
L_0x128044fa8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x120e16450_0 .net *"_ivl_7", 3 0, L_0x128044fa8;  1 drivers
L_0x120ece0a0 .part L_0x120ecdea0, 0, 12;
L_0x120ece180 .concat [ 4 12 0 0], L_0x128044fa8, L_0x120ece0a0;
L_0x120ece2a0 .functor MUXZ 16, L_0x120ecdea0, L_0x120ece180, L_0x120ece000, C4<>;
S_0x120e16500 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x120e15770;
 .timescale -9 -12;
P_0x120e166f0 .param/l "i" 1 4 296, +C4<011>;
v0x120e16780_0 .net *"_ivl_1", 0 0, L_0x120ece3c0;  1 drivers
v0x120e16830_0 .net *"_ivl_3", 15 0, L_0x120ece540;  1 drivers
v0x120e168e0_0 .net *"_ivl_5", 7 0, L_0x120ece460;  1 drivers
L_0x128044ff0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x120e169a0_0 .net *"_ivl_7", 7 0, L_0x128044ff0;  1 drivers
L_0x120ece460 .part L_0x120ece2a0, 0, 8;
L_0x120ece540 .concat [ 8 8 0 0], L_0x128044ff0, L_0x120ece460;
L_0x120ece660 .functor MUXZ 16, L_0x120ece2a0, L_0x120ece540, L_0x120ece3c0, C4<>;
S_0x120e170b0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x120e17280 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x120e172c0 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x120ec83d0 .functor BUFZ 16, L_0x120ec7ef0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x128044c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e183e0_0 .net *"_ivl_10", 0 0, L_0x128044c00;  1 drivers
v0x120e184a0_0 .net *"_ivl_5", 0 0, L_0x120ec8010;  1 drivers
v0x120e18550_0 .net *"_ivl_6", 15 0, L_0x120ec8150;  1 drivers
v0x120e18610_0 .net *"_ivl_8", 14 0, L_0x120ec80b0;  1 drivers
v0x120e186c0_0 .net "a", 15 0, L_0x120eb54e0;  alias, 1 drivers
v0x120e187b0_0 .net "b", 3 0, L_0x120ec7370;  alias, 1 drivers
v0x120e18860_0 .net "c", 15 0, L_0x120ec83d0;  alias, 1 drivers
v0x120e18910 .array "tmp", 0 3;
v0x120e18910_0 .net v0x120e18910 0, 15 0, L_0x120ec8230; 1 drivers
v0x120e18910_1 .net v0x120e18910 1, 15 0, L_0x120ec76f0; 1 drivers
v0x120e18910_2 .net v0x120e18910 2, 15 0, L_0x120ec7b30; 1 drivers
v0x120e18910_3 .net v0x120e18910 3, 15 0, L_0x120ec7ef0; 1 drivers
L_0x120ec74d0 .part L_0x120ec7370, 1, 1;
L_0x120ec7850 .part L_0x120ec7370, 2, 1;
L_0x120ec7c50 .part L_0x120ec7370, 3, 1;
L_0x120ec8010 .part L_0x120ec7370, 0, 1;
L_0x120ec80b0 .part L_0x120eb54e0, 1, 15;
L_0x120ec8150 .concat [ 15 1 0 0], L_0x120ec80b0, L_0x128044c00;
L_0x120ec8230 .functor MUXZ 16, L_0x120eb54e0, L_0x120ec8150, L_0x120ec8010, C4<>;
S_0x120e17490 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x120e170b0;
 .timescale -9 -12;
P_0x120e17660 .param/l "i" 1 4 317, +C4<01>;
v0x120e17700_0 .net *"_ivl_1", 0 0, L_0x120ec74d0;  1 drivers
v0x120e17790_0 .net *"_ivl_3", 15 0, L_0x120ec7610;  1 drivers
v0x120e17820_0 .net *"_ivl_5", 13 0, L_0x120ec7570;  1 drivers
L_0x128044b28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120e178b0_0 .net *"_ivl_7", 1 0, L_0x128044b28;  1 drivers
L_0x120ec7570 .part L_0x120ec8230, 2, 14;
L_0x120ec7610 .concat [ 14 2 0 0], L_0x120ec7570, L_0x128044b28;
L_0x120ec76f0 .functor MUXZ 16, L_0x120ec8230, L_0x120ec7610, L_0x120ec74d0, C4<>;
S_0x120e17950 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x120e170b0;
 .timescale -9 -12;
P_0x120e17b30 .param/l "i" 1 4 317, +C4<010>;
v0x120e17bc0_0 .net *"_ivl_1", 0 0, L_0x120ec7850;  1 drivers
v0x120e17c70_0 .net *"_ivl_3", 15 0, L_0x120ec7a10;  1 drivers
v0x120e17d20_0 .net *"_ivl_5", 11 0, L_0x120ec7970;  1 drivers
L_0x128044b70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x120e17de0_0 .net *"_ivl_7", 3 0, L_0x128044b70;  1 drivers
L_0x120ec7970 .part L_0x120ec76f0, 4, 12;
L_0x120ec7a10 .concat [ 12 4 0 0], L_0x120ec7970, L_0x128044b70;
L_0x120ec7b30 .functor MUXZ 16, L_0x120ec76f0, L_0x120ec7a10, L_0x120ec7850, C4<>;
S_0x120e17e90 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x120e170b0;
 .timescale -9 -12;
P_0x120e18080 .param/l "i" 1 4 317, +C4<011>;
v0x120e18110_0 .net *"_ivl_1", 0 0, L_0x120ec7c50;  1 drivers
v0x120e181c0_0 .net *"_ivl_3", 15 0, L_0x120ec7dd0;  1 drivers
v0x120e18270_0 .net *"_ivl_5", 7 0, L_0x120ec7cf0;  1 drivers
L_0x128044bb8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x120e18330_0 .net *"_ivl_7", 7 0, L_0x128044bb8;  1 drivers
L_0x120ec7cf0 .part L_0x120ec7b30, 8, 8;
L_0x120ec7dd0 .concat [ 8 8 0 0], L_0x120ec7cf0, L_0x128044bb8;
L_0x120ec7ef0 .functor MUXZ 16, L_0x120ec7b30, L_0x120ec7dd0, L_0x120ec7c50, C4<>;
S_0x120e18a40 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x120e18c00 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x120e18c40 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x120ed1840 .functor BUFZ 51, L_0x120ed12b0, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x128045350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e19db0_0 .net *"_ivl_10", 0 0, L_0x128045350;  1 drivers
v0x120e19e70_0 .net *"_ivl_5", 0 0, L_0x120ed13d0;  1 drivers
v0x120e19f20_0 .net *"_ivl_6", 50 0, L_0x120ed1540;  1 drivers
v0x120e19fe0_0 .net *"_ivl_8", 49 0, L_0x120ed1470;  1 drivers
v0x120e1a090_0 .net "a", 50 0, L_0x120ed1930;  1 drivers
v0x120e1a180_0 .net "b", 3 0, L_0x120ed06d0;  alias, 1 drivers
v0x120e1a230_0 .net "c", 50 0, L_0x120ed1840;  alias, 1 drivers
v0x120e1a2e0 .array "tmp", 0 3;
v0x120e1a2e0_0 .net v0x120e1a2e0 0, 50 0, L_0x120ed16a0; 1 drivers
v0x120e1a2e0_1 .net v0x120e1a2e0 1, 50 0, L_0x120ed0af0; 1 drivers
v0x120e1a2e0_2 .net v0x120e1a2e0 2, 50 0, L_0x120ed0ef0; 1 drivers
v0x120e1a2e0_3 .net v0x120e1a2e0 3, 50 0, L_0x120ed12b0; 1 drivers
L_0x120ed0850 .part L_0x120ed06d0, 1, 1;
L_0x120ed0c50 .part L_0x120ed06d0, 2, 1;
L_0x120ed1010 .part L_0x120ed06d0, 3, 1;
L_0x120ed13d0 .part L_0x120ed06d0, 0, 1;
L_0x120ed1470 .part L_0x120ed1930, 1, 50;
L_0x120ed1540 .concat [ 50 1 0 0], L_0x120ed1470, L_0x128045350;
L_0x120ed16a0 .functor MUXZ 51, L_0x120ed1930, L_0x120ed1540, L_0x120ed13d0, C4<>;
S_0x120e18e70 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x120e18a40;
 .timescale -9 -12;
P_0x120e19030 .param/l "i" 1 4 317, +C4<01>;
v0x120e190d0_0 .net *"_ivl_1", 0 0, L_0x120ed0850;  1 drivers
v0x120e19160_0 .net *"_ivl_3", 50 0, L_0x120ed0a10;  1 drivers
v0x120e191f0_0 .net *"_ivl_5", 48 0, L_0x120ed0970;  1 drivers
L_0x128045278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120e19280_0 .net *"_ivl_7", 1 0, L_0x128045278;  1 drivers
L_0x120ed0970 .part L_0x120ed16a0, 2, 49;
L_0x120ed0a10 .concat [ 49 2 0 0], L_0x120ed0970, L_0x128045278;
L_0x120ed0af0 .functor MUXZ 51, L_0x120ed16a0, L_0x120ed0a10, L_0x120ed0850, C4<>;
S_0x120e19320 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x120e18a40;
 .timescale -9 -12;
P_0x120e19500 .param/l "i" 1 4 317, +C4<010>;
v0x120e19590_0 .net *"_ivl_1", 0 0, L_0x120ed0c50;  1 drivers
v0x120e19640_0 .net *"_ivl_3", 50 0, L_0x120ed0dd0;  1 drivers
v0x120e196f0_0 .net *"_ivl_5", 46 0, L_0x120ed0cf0;  1 drivers
L_0x1280452c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x120e197b0_0 .net *"_ivl_7", 3 0, L_0x1280452c0;  1 drivers
L_0x120ed0cf0 .part L_0x120ed0af0, 4, 47;
L_0x120ed0dd0 .concat [ 47 4 0 0], L_0x120ed0cf0, L_0x1280452c0;
L_0x120ed0ef0 .functor MUXZ 51, L_0x120ed0af0, L_0x120ed0dd0, L_0x120ed0c50, C4<>;
S_0x120e19860 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x120e18a40;
 .timescale -9 -12;
P_0x120e19a50 .param/l "i" 1 4 317, +C4<011>;
v0x120e19ae0_0 .net *"_ivl_1", 0 0, L_0x120ed1010;  1 drivers
v0x120e19b90_0 .net *"_ivl_3", 50 0, L_0x120ed1190;  1 drivers
v0x120e19c40_0 .net *"_ivl_5", 42 0, L_0x120ed10b0;  1 drivers
L_0x128045308 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x120e19d00_0 .net *"_ivl_7", 7 0, L_0x128045308;  1 drivers
L_0x120ed10b0 .part L_0x120ed0ef0, 8, 43;
L_0x120ed1190 .concat [ 43 8 0 0], L_0x120ed10b0, L_0x128045308;
L_0x120ed12b0 .functor MUXZ 51, L_0x120ed0ef0, L_0x120ed1190, L_0x120ed1010, C4<>;
S_0x120e1a410 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x120e152a0;
 .timescale -9 -12;
L_0x128043ec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e1a5d0_0 .net/2u *"_ivl_0", 0 0, L_0x128043ec8;  1 drivers
L_0x120eb54e0 .concat [ 1 15 0 0], L_0x128043ec8, L_0x120ec5d20;
S_0x120e1a690 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x120e152a0;
 .timescale -9 -12;
L_0x128043f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e1a890_0 .net/2u *"_ivl_0", 0 0, L_0x128043f10;  1 drivers
L_0x120eb5dc0 .concat [ 1 15 0 0], L_0x128043f10, L_0x120ec5f90;
S_0x120e1a930 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x120e152a0;
 .timescale -9 -12;
L_0x120eb5fc0 .functor NOT 1, L_0x120eb5ee0, C4<0>, C4<0>, C4<0>;
v0x120e1aaf0_0 .net *"_ivl_0", 0 0, L_0x120eb5ee0;  1 drivers
v0x120e1abb0_0 .net *"_ivl_1", 0 0, L_0x120eb5fc0;  1 drivers
v0x120e1ac50_0 .net *"_ivl_3", 15 0, L_0x120eb6070;  1 drivers
v0x120e1ad00_0 .net *"_ivl_5", 0 0, L_0x120eb6260;  1 drivers
v0x120e1adb0_0 .net *"_ivl_6", 14 0, L_0x120eb61a0;  1 drivers
L_0x128043f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e1aea0_0 .net/2u *"_ivl_7", 0 0, L_0x128043f58;  1 drivers
LS_0x120eb6070_0_0 .concat [ 1 1 1 1], L_0x120eb5fc0, L_0x120eb5fc0, L_0x120eb5fc0, L_0x120eb5fc0;
LS_0x120eb6070_0_4 .concat [ 1 1 1 1], L_0x120eb5fc0, L_0x120eb5fc0, L_0x120eb5fc0, L_0x120eb5fc0;
LS_0x120eb6070_0_8 .concat [ 1 1 1 1], L_0x120eb5fc0, L_0x120eb5fc0, L_0x120eb5fc0, L_0x120eb5fc0;
LS_0x120eb6070_0_12 .concat [ 1 1 1 1], L_0x120eb5fc0, L_0x120eb5fc0, L_0x120eb5fc0, L_0x120eb5fc0;
L_0x120eb6070 .concat [ 4 4 4 4], LS_0x120eb6070_0_0, LS_0x120eb6070_0_4, LS_0x120eb6070_0_8, LS_0x120eb6070_0_12;
LS_0x120eb6560_0_0 .concat [ 1 15 2 1], L_0x128043f58, L_0x120eb61a0, L_0x120ecf6a0, L_0x120eb6260;
LS_0x120eb6560_0_4 .concat [ 16 0 0 0], L_0x120eb6070;
L_0x120eb6560 .concat [ 19 16 0 0], LS_0x120eb6560_0_0, LS_0x120eb6560_0_4;
S_0x120e1af50 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x120e1b110 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x120e1b150 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x120e28b70_0 .net "in", 15 0, L_0x120ec9070;  alias, 1 drivers
v0x120e28c40_0 .net "out", 3 0, L_0x120ecdae0;  alias, 1 drivers
v0x120e28d10_0 .net "vld", 0 0, L_0x120ecd830;  1 drivers
S_0x120e1b2f0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x120e1af50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e1b1d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x120e1b210 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x120e285f0_0 .net "in", 15 0, L_0x120ec9070;  alias, 1 drivers
v0x120e286b0_0 .net "out", 3 0, L_0x120ecdae0;  alias, 1 drivers
v0x120e28770_0 .net "vld", 0 0, L_0x120ecd830;  alias, 1 drivers
L_0x120ecb400 .part L_0x120ec9070, 0, 8;
L_0x120ecd790 .part L_0x120ec9070, 8, 8;
S_0x120e1b670 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e1b2f0;
 .timescale -9 -12;
L_0x120ecd830 .functor OR 1, L_0x120ecaff0, L_0x120ecd380, C4<0>, C4<0>;
L_0x128044f18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e27df0_0 .net/2u *"_ivl_4", 0 0, L_0x128044f18;  1 drivers
v0x120e27eb0_0 .net *"_ivl_6", 3 0, L_0x120ecd8e0;  1 drivers
v0x120e27f50_0 .net *"_ivl_8", 3 0, L_0x120ecd9c0;  1 drivers
v0x120e28000_0 .net "out_h", 2 0, L_0x120ecd630;  1 drivers
v0x120e280c0_0 .net "out_l", 2 0, L_0x120ecb2a0;  1 drivers
v0x120e28190_0 .net "out_vh", 0 0, L_0x120ecd380;  1 drivers
v0x120e28240_0 .net "out_vl", 0 0, L_0x120ecaff0;  1 drivers
L_0x120ecd8e0 .concat [ 3 1 0 0], L_0x120ecd630, L_0x128044f18;
L_0x120ecd9c0 .concat [ 3 1 0 0], L_0x120ecb2a0, L_0x120ecaff0;
L_0x120ecdae0 .functor MUXZ 4, L_0x120ecd9c0, L_0x120ecd8e0, L_0x120ecd380, C4<>;
S_0x120e1b840 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e1b670;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e1b500 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x120e1b540 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x120e21880_0 .net "in", 7 0, L_0x120ecd790;  1 drivers
v0x120e21940_0 .net "out", 2 0, L_0x120ecd630;  alias, 1 drivers
v0x120e219f0_0 .net "vld", 0 0, L_0x120ecd380;  alias, 1 drivers
L_0x120ecc370 .part L_0x120ecd790, 0, 4;
L_0x120ecd2a0 .part L_0x120ecd790, 4, 4;
S_0x120e1bbc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e1b840;
 .timescale -9 -12;
L_0x120ecd380 .functor OR 1, L_0x120ecbf60, L_0x120ecce90, C4<0>, C4<0>;
L_0x128044ed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e21080_0 .net/2u *"_ivl_4", 0 0, L_0x128044ed0;  1 drivers
v0x120e21140_0 .net *"_ivl_6", 2 0, L_0x120ecd430;  1 drivers
v0x120e211e0_0 .net *"_ivl_8", 2 0, L_0x120ecd510;  1 drivers
v0x120e21290_0 .net "out_h", 1 0, L_0x120ecd140;  1 drivers
v0x120e21350_0 .net "out_l", 1 0, L_0x120ecc210;  1 drivers
v0x120e21420_0 .net "out_vh", 0 0, L_0x120ecce90;  1 drivers
v0x120e214d0_0 .net "out_vl", 0 0, L_0x120ecbf60;  1 drivers
L_0x120ecd430 .concat [ 2 1 0 0], L_0x120ecd140, L_0x128044ed0;
L_0x120ecd510 .concat [ 2 1 0 0], L_0x120ecc210, L_0x120ecbf60;
L_0x120ecd630 .functor MUXZ 3, L_0x120ecd510, L_0x120ecd430, L_0x120ecce90, C4<>;
S_0x120e1bd90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e1bbc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e1ba50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e1ba90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e1e470_0 .net "in", 3 0, L_0x120ecd2a0;  1 drivers
v0x120e1e530_0 .net "out", 1 0, L_0x120ecd140;  alias, 1 drivers
v0x120e1e5e0_0 .net "vld", 0 0, L_0x120ecce90;  alias, 1 drivers
L_0x120ecc850 .part L_0x120ecd2a0, 0, 2;
L_0x120eccd70 .part L_0x120ecd2a0, 2, 2;
S_0x120e1c110 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e1bd90;
 .timescale -9 -12;
L_0x120ecce90 .functor OR 1, L_0x120ecc410, L_0x120ecc970, C4<0>, C4<0>;
L_0x128044e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e1dc70_0 .net/2u *"_ivl_4", 0 0, L_0x128044e88;  1 drivers
v0x120e1dd30_0 .net *"_ivl_6", 1 0, L_0x120eccf40;  1 drivers
v0x120e1ddd0_0 .net *"_ivl_8", 1 0, L_0x120ecd020;  1 drivers
v0x120e1de80_0 .net "out_h", 0 0, L_0x120eccc40;  1 drivers
v0x120e1df40_0 .net "out_l", 0 0, L_0x120ecc720;  1 drivers
v0x120e1e010_0 .net "out_vh", 0 0, L_0x120ecc970;  1 drivers
v0x120e1e0c0_0 .net "out_vl", 0 0, L_0x120ecc410;  1 drivers
L_0x120eccf40 .concat [ 1 1 0 0], L_0x120eccc40, L_0x128044e88;
L_0x120ecd020 .concat [ 1 1 0 0], L_0x120ecc720, L_0x120ecc410;
L_0x120ecd140 .functor MUXZ 2, L_0x120ecd020, L_0x120eccf40, L_0x120ecc970, C4<>;
S_0x120e1c2e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e1c110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e1bfa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e1bfe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e1cd10_0 .net "in", 1 0, L_0x120eccd70;  1 drivers
v0x120e1cdd0_0 .net "out", 0 0, L_0x120eccc40;  alias, 1 drivers
v0x120e1ce80_0 .net "vld", 0 0, L_0x120ecc970;  alias, 1 drivers
L_0x120ecca10 .part L_0x120eccd70, 1, 1;
L_0x120eccba0 .part L_0x120eccd70, 0, 1;
S_0x120e1c660 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e1c2e0;
 .timescale -9 -12;
L_0x120eccaf0 .functor NOT 1, L_0x120ecca10, C4<0>, C4<0>, C4<0>;
L_0x120eccc40 .functor AND 1, L_0x120eccaf0, L_0x120eccba0, C4<1>, C4<1>;
v0x120e1c830_0 .net *"_ivl_2", 0 0, L_0x120ecca10;  1 drivers
v0x120e1c8f0_0 .net *"_ivl_3", 0 0, L_0x120eccaf0;  1 drivers
v0x120e1c990_0 .net *"_ivl_5", 0 0, L_0x120eccba0;  1 drivers
L_0x120ecc970 .reduce/or L_0x120eccd70;
S_0x120e1ca20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e1c2e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e1ca20
v0x120e1cc70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x120e1cc70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e1cc70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_203.426 ;
    %load/vec4 v0x120e1cc70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_203.427, 5;
    %load/vec4 v0x120e1cc70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e1cc70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_203.426;
T_203.427 ;
    %end;
S_0x120e1cf80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e1c110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e1d150 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e1d190 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e1da00_0 .net "in", 1 0, L_0x120ecc850;  1 drivers
v0x120e1dac0_0 .net "out", 0 0, L_0x120ecc720;  alias, 1 drivers
v0x120e1db70_0 .net "vld", 0 0, L_0x120ecc410;  alias, 1 drivers
L_0x120ecc4f0 .part L_0x120ecc850, 1, 1;
L_0x120ecc680 .part L_0x120ecc850, 0, 1;
S_0x120e1d360 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e1cf80;
 .timescale -9 -12;
L_0x120ecc5d0 .functor NOT 1, L_0x120ecc4f0, C4<0>, C4<0>, C4<0>;
L_0x120ecc720 .functor AND 1, L_0x120ecc5d0, L_0x120ecc680, C4<1>, C4<1>;
v0x120e1d520_0 .net *"_ivl_2", 0 0, L_0x120ecc4f0;  1 drivers
v0x120e1d5e0_0 .net *"_ivl_3", 0 0, L_0x120ecc5d0;  1 drivers
v0x120e1d680_0 .net *"_ivl_5", 0 0, L_0x120ecc680;  1 drivers
L_0x120ecc410 .reduce/or L_0x120ecc850;
S_0x120e1d710 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e1cf80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e1d710
v0x120e1d960_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x120e1d960_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e1d960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_204.428 ;
    %load/vec4 v0x120e1d960_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_204.429, 5;
    %load/vec4 v0x120e1d960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e1d960_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_204.428;
T_204.429 ;
    %end;
S_0x120e1e170 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e1bd90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e1e170
v0x120e1e3c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x120e1e3c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e1e3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_205.430 ;
    %load/vec4 v0x120e1e3c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_205.431, 5;
    %load/vec4 v0x120e1e3c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e1e3c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_205.430;
T_205.431 ;
    %end;
S_0x120e1e6e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e1bbc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e1e8b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e1e8f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e20e10_0 .net "in", 3 0, L_0x120ecc370;  1 drivers
v0x120e20ed0_0 .net "out", 1 0, L_0x120ecc210;  alias, 1 drivers
v0x120e20f80_0 .net "vld", 0 0, L_0x120ecbf60;  alias, 1 drivers
L_0x120ecb920 .part L_0x120ecc370, 0, 2;
L_0x120ecbe40 .part L_0x120ecc370, 2, 2;
S_0x120e1eac0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e1e6e0;
 .timescale -9 -12;
L_0x120ecbf60 .functor OR 1, L_0x120ecb520, L_0x120ecba40, C4<0>, C4<0>;
L_0x128044e40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e20610_0 .net/2u *"_ivl_4", 0 0, L_0x128044e40;  1 drivers
v0x120e206d0_0 .net *"_ivl_6", 1 0, L_0x120ecc010;  1 drivers
v0x120e20770_0 .net *"_ivl_8", 1 0, L_0x120ecc0f0;  1 drivers
v0x120e20820_0 .net "out_h", 0 0, L_0x120ecbd10;  1 drivers
v0x120e208e0_0 .net "out_l", 0 0, L_0x120ecb7f0;  1 drivers
v0x120e209b0_0 .net "out_vh", 0 0, L_0x120ecba40;  1 drivers
v0x120e20a60_0 .net "out_vl", 0 0, L_0x120ecb520;  1 drivers
L_0x120ecc010 .concat [ 1 1 0 0], L_0x120ecbd10, L_0x128044e40;
L_0x120ecc0f0 .concat [ 1 1 0 0], L_0x120ecb7f0, L_0x120ecb520;
L_0x120ecc210 .functor MUXZ 2, L_0x120ecc0f0, L_0x120ecc010, L_0x120ecba40, C4<>;
S_0x120e1ec80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e1eac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e1e970 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e1e9b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e1f6b0_0 .net "in", 1 0, L_0x120ecbe40;  1 drivers
v0x120e1f770_0 .net "out", 0 0, L_0x120ecbd10;  alias, 1 drivers
v0x120e1f820_0 .net "vld", 0 0, L_0x120ecba40;  alias, 1 drivers
L_0x120ecbae0 .part L_0x120ecbe40, 1, 1;
L_0x120ecbc70 .part L_0x120ecbe40, 0, 1;
S_0x120e1f000 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e1ec80;
 .timescale -9 -12;
L_0x120ecbbc0 .functor NOT 1, L_0x120ecbae0, C4<0>, C4<0>, C4<0>;
L_0x120ecbd10 .functor AND 1, L_0x120ecbbc0, L_0x120ecbc70, C4<1>, C4<1>;
v0x120e1f1d0_0 .net *"_ivl_2", 0 0, L_0x120ecbae0;  1 drivers
v0x120e1f290_0 .net *"_ivl_3", 0 0, L_0x120ecbbc0;  1 drivers
v0x120e1f330_0 .net *"_ivl_5", 0 0, L_0x120ecbc70;  1 drivers
L_0x120ecba40 .reduce/or L_0x120ecbe40;
S_0x120e1f3c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e1ec80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e1f3c0
v0x120e1f610_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e1f610_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e1f610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_206.432 ;
    %load/vec4 v0x120e1f610_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_206.433, 5;
    %load/vec4 v0x120e1f610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e1f610_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_206.432;
T_206.433 ;
    %end;
S_0x120e1f920 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e1eac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e1faf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e1fb30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e203a0_0 .net "in", 1 0, L_0x120ecb920;  1 drivers
v0x120e20460_0 .net "out", 0 0, L_0x120ecb7f0;  alias, 1 drivers
v0x120e20510_0 .net "vld", 0 0, L_0x120ecb520;  alias, 1 drivers
L_0x120ecb5c0 .part L_0x120ecb920, 1, 1;
L_0x120ecb750 .part L_0x120ecb920, 0, 1;
S_0x120e1fd00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e1f920;
 .timescale -9 -12;
L_0x120ecb6a0 .functor NOT 1, L_0x120ecb5c0, C4<0>, C4<0>, C4<0>;
L_0x120ecb7f0 .functor AND 1, L_0x120ecb6a0, L_0x120ecb750, C4<1>, C4<1>;
v0x120e1fec0_0 .net *"_ivl_2", 0 0, L_0x120ecb5c0;  1 drivers
v0x120e1ff80_0 .net *"_ivl_3", 0 0, L_0x120ecb6a0;  1 drivers
v0x120e20020_0 .net *"_ivl_5", 0 0, L_0x120ecb750;  1 drivers
L_0x120ecb520 .reduce/or L_0x120ecb920;
S_0x120e200b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e1f920;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e200b0
v0x120e20300_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e20300_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e20300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_207.434 ;
    %load/vec4 v0x120e20300_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_207.435, 5;
    %load/vec4 v0x120e20300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e20300_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_207.434;
T_207.435 ;
    %end;
S_0x120e20b10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e1e6e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e20b10
v0x120e20d60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x120e20d60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e20d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_208.436 ;
    %load/vec4 v0x120e20d60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_208.437, 5;
    %load/vec4 v0x120e20d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e20d60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_208.436;
T_208.437 ;
    %end;
S_0x120e21580 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e1b840;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e21580
v0x120e217d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x120e217d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e217d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_209.438 ;
    %load/vec4 v0x120e217d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_209.439, 5;
    %load/vec4 v0x120e217d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e217d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_209.438;
T_209.439 ;
    %end;
S_0x120e21af0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e1b670;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e21cc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x120e21d00 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x120e27b80_0 .net "in", 7 0, L_0x120ecb400;  1 drivers
v0x120e27c40_0 .net "out", 2 0, L_0x120ecb2a0;  alias, 1 drivers
v0x120e27cf0_0 .net "vld", 0 0, L_0x120ecaff0;  alias, 1 drivers
L_0x120ec9fe0 .part L_0x120ecb400, 0, 4;
L_0x120ecaf10 .part L_0x120ecb400, 4, 4;
S_0x120e21ed0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e21af0;
 .timescale -9 -12;
L_0x120ecaff0 .functor OR 1, L_0x120ec9bd0, L_0x120ecab00, C4<0>, C4<0>;
L_0x128044df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e27380_0 .net/2u *"_ivl_4", 0 0, L_0x128044df8;  1 drivers
v0x120e27440_0 .net *"_ivl_6", 2 0, L_0x120ecb0a0;  1 drivers
v0x120e274e0_0 .net *"_ivl_8", 2 0, L_0x120ecb180;  1 drivers
v0x120e27590_0 .net "out_h", 1 0, L_0x120ecadb0;  1 drivers
v0x120e27650_0 .net "out_l", 1 0, L_0x120ec9e80;  1 drivers
v0x120e27720_0 .net "out_vh", 0 0, L_0x120ecab00;  1 drivers
v0x120e277d0_0 .net "out_vl", 0 0, L_0x120ec9bd0;  1 drivers
L_0x120ecb0a0 .concat [ 2 1 0 0], L_0x120ecadb0, L_0x128044df8;
L_0x120ecb180 .concat [ 2 1 0 0], L_0x120ec9e80, L_0x120ec9bd0;
L_0x120ecb2a0 .functor MUXZ 3, L_0x120ecb180, L_0x120ecb0a0, L_0x120ecab00, C4<>;
S_0x120e22090 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e21ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e21d80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e21dc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e24770_0 .net "in", 3 0, L_0x120ecaf10;  1 drivers
v0x120e24830_0 .net "out", 1 0, L_0x120ecadb0;  alias, 1 drivers
v0x120e248e0_0 .net "vld", 0 0, L_0x120ecab00;  alias, 1 drivers
L_0x120eca4c0 .part L_0x120ecaf10, 0, 2;
L_0x120eca9e0 .part L_0x120ecaf10, 2, 2;
S_0x120e22410 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e22090;
 .timescale -9 -12;
L_0x120ecab00 .functor OR 1, L_0x120eca080, L_0x120eca5e0, C4<0>, C4<0>;
L_0x128044db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e23f70_0 .net/2u *"_ivl_4", 0 0, L_0x128044db0;  1 drivers
v0x120e24030_0 .net *"_ivl_6", 1 0, L_0x120ecabb0;  1 drivers
v0x120e240d0_0 .net *"_ivl_8", 1 0, L_0x120ecac90;  1 drivers
v0x120e24180_0 .net "out_h", 0 0, L_0x120eca8b0;  1 drivers
v0x120e24240_0 .net "out_l", 0 0, L_0x120eca390;  1 drivers
v0x120e24310_0 .net "out_vh", 0 0, L_0x120eca5e0;  1 drivers
v0x120e243c0_0 .net "out_vl", 0 0, L_0x120eca080;  1 drivers
L_0x120ecabb0 .concat [ 1 1 0 0], L_0x120eca8b0, L_0x128044db0;
L_0x120ecac90 .concat [ 1 1 0 0], L_0x120eca390, L_0x120eca080;
L_0x120ecadb0 .functor MUXZ 2, L_0x120ecac90, L_0x120ecabb0, L_0x120eca5e0, C4<>;
S_0x120e225e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e22410;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e222a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e222e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e23010_0 .net "in", 1 0, L_0x120eca9e0;  1 drivers
v0x120e230d0_0 .net "out", 0 0, L_0x120eca8b0;  alias, 1 drivers
v0x120e23180_0 .net "vld", 0 0, L_0x120eca5e0;  alias, 1 drivers
L_0x120eca680 .part L_0x120eca9e0, 1, 1;
L_0x120eca810 .part L_0x120eca9e0, 0, 1;
S_0x120e22960 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e225e0;
 .timescale -9 -12;
L_0x120eca760 .functor NOT 1, L_0x120eca680, C4<0>, C4<0>, C4<0>;
L_0x120eca8b0 .functor AND 1, L_0x120eca760, L_0x120eca810, C4<1>, C4<1>;
v0x120e22b30_0 .net *"_ivl_2", 0 0, L_0x120eca680;  1 drivers
v0x120e22bf0_0 .net *"_ivl_3", 0 0, L_0x120eca760;  1 drivers
v0x120e22c90_0 .net *"_ivl_5", 0 0, L_0x120eca810;  1 drivers
L_0x120eca5e0 .reduce/or L_0x120eca9e0;
S_0x120e22d20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e225e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e22d20
v0x120e22f70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x120e22f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e22f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_210.440 ;
    %load/vec4 v0x120e22f70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_210.441, 5;
    %load/vec4 v0x120e22f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e22f70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_210.440;
T_210.441 ;
    %end;
S_0x120e23280 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e22410;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e23450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e23490 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e23d00_0 .net "in", 1 0, L_0x120eca4c0;  1 drivers
v0x120e23dc0_0 .net "out", 0 0, L_0x120eca390;  alias, 1 drivers
v0x120e23e70_0 .net "vld", 0 0, L_0x120eca080;  alias, 1 drivers
L_0x120eca160 .part L_0x120eca4c0, 1, 1;
L_0x120eca2f0 .part L_0x120eca4c0, 0, 1;
S_0x120e23660 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e23280;
 .timescale -9 -12;
L_0x120eca240 .functor NOT 1, L_0x120eca160, C4<0>, C4<0>, C4<0>;
L_0x120eca390 .functor AND 1, L_0x120eca240, L_0x120eca2f0, C4<1>, C4<1>;
v0x120e23820_0 .net *"_ivl_2", 0 0, L_0x120eca160;  1 drivers
v0x120e238e0_0 .net *"_ivl_3", 0 0, L_0x120eca240;  1 drivers
v0x120e23980_0 .net *"_ivl_5", 0 0, L_0x120eca2f0;  1 drivers
L_0x120eca080 .reduce/or L_0x120eca4c0;
S_0x120e23a10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e23280;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e23a10
v0x120e23c60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x120e23c60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e23c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_211.442 ;
    %load/vec4 v0x120e23c60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_211.443, 5;
    %load/vec4 v0x120e23c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e23c60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_211.442;
T_211.443 ;
    %end;
S_0x120e24470 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e22090;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e24470
v0x120e246c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e246c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e246c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_212.444 ;
    %load/vec4 v0x120e246c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_212.445, 5;
    %load/vec4 v0x120e246c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e246c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_212.444;
T_212.445 ;
    %end;
S_0x120e249e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e21ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e24bb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e24bf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e27110_0 .net "in", 3 0, L_0x120ec9fe0;  1 drivers
v0x120e271d0_0 .net "out", 1 0, L_0x120ec9e80;  alias, 1 drivers
v0x120e27280_0 .net "vld", 0 0, L_0x120ec9bd0;  alias, 1 drivers
L_0x120ec9590 .part L_0x120ec9fe0, 0, 2;
L_0x120ec9ab0 .part L_0x120ec9fe0, 2, 2;
S_0x120e24dc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e249e0;
 .timescale -9 -12;
L_0x120ec9bd0 .functor OR 1, L_0x120ec8f20, L_0x120ec96b0, C4<0>, C4<0>;
L_0x128044d68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e26910_0 .net/2u *"_ivl_4", 0 0, L_0x128044d68;  1 drivers
v0x120e269d0_0 .net *"_ivl_6", 1 0, L_0x120ec9c80;  1 drivers
v0x120e26a70_0 .net *"_ivl_8", 1 0, L_0x120ec9d60;  1 drivers
v0x120e26b20_0 .net "out_h", 0 0, L_0x120ec9980;  1 drivers
v0x120e26be0_0 .net "out_l", 0 0, L_0x120ec9460;  1 drivers
v0x120e26cb0_0 .net "out_vh", 0 0, L_0x120ec96b0;  1 drivers
v0x120e26d60_0 .net "out_vl", 0 0, L_0x120ec8f20;  1 drivers
L_0x120ec9c80 .concat [ 1 1 0 0], L_0x120ec9980, L_0x128044d68;
L_0x120ec9d60 .concat [ 1 1 0 0], L_0x120ec9460, L_0x120ec8f20;
L_0x120ec9e80 .functor MUXZ 2, L_0x120ec9d60, L_0x120ec9c80, L_0x120ec96b0, C4<>;
S_0x120e24f80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e24dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e24c70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e24cb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e259b0_0 .net "in", 1 0, L_0x120ec9ab0;  1 drivers
v0x120e25a70_0 .net "out", 0 0, L_0x120ec9980;  alias, 1 drivers
v0x120e25b20_0 .net "vld", 0 0, L_0x120ec96b0;  alias, 1 drivers
L_0x120ec9750 .part L_0x120ec9ab0, 1, 1;
L_0x120ec98e0 .part L_0x120ec9ab0, 0, 1;
S_0x120e25300 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e24f80;
 .timescale -9 -12;
L_0x120ec9830 .functor NOT 1, L_0x120ec9750, C4<0>, C4<0>, C4<0>;
L_0x120ec9980 .functor AND 1, L_0x120ec9830, L_0x120ec98e0, C4<1>, C4<1>;
v0x120e254d0_0 .net *"_ivl_2", 0 0, L_0x120ec9750;  1 drivers
v0x120e25590_0 .net *"_ivl_3", 0 0, L_0x120ec9830;  1 drivers
v0x120e25630_0 .net *"_ivl_5", 0 0, L_0x120ec98e0;  1 drivers
L_0x120ec96b0 .reduce/or L_0x120ec9ab0;
S_0x120e256c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e24f80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e256c0
v0x120e25910_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e25910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e25910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_213.446 ;
    %load/vec4 v0x120e25910_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_213.447, 5;
    %load/vec4 v0x120e25910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e25910_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_213.446;
T_213.447 ;
    %end;
S_0x120e25c20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e24dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e25df0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e25e30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e266a0_0 .net "in", 1 0, L_0x120ec9590;  1 drivers
v0x120e26760_0 .net "out", 0 0, L_0x120ec9460;  alias, 1 drivers
v0x120e26810_0 .net "vld", 0 0, L_0x120ec8f20;  alias, 1 drivers
L_0x120ec9270 .part L_0x120ec9590, 1, 1;
L_0x120ec93c0 .part L_0x120ec9590, 0, 1;
S_0x120e26000 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e25c20;
 .timescale -9 -12;
L_0x120ec9310 .functor NOT 1, L_0x120ec9270, C4<0>, C4<0>, C4<0>;
L_0x120ec9460 .functor AND 1, L_0x120ec9310, L_0x120ec93c0, C4<1>, C4<1>;
v0x120e261c0_0 .net *"_ivl_2", 0 0, L_0x120ec9270;  1 drivers
v0x120e26280_0 .net *"_ivl_3", 0 0, L_0x120ec9310;  1 drivers
v0x120e26320_0 .net *"_ivl_5", 0 0, L_0x120ec93c0;  1 drivers
L_0x120ec8f20 .reduce/or L_0x120ec9590;
S_0x120e263b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e25c20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e263b0
v0x120e26600_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e26600_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e26600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_214.448 ;
    %load/vec4 v0x120e26600_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_214.449, 5;
    %load/vec4 v0x120e26600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e26600_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_214.448;
T_214.449 ;
    %end;
S_0x120e26e10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e249e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e26e10
v0x120e27060_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e27060_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e27060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_215.450 ;
    %load/vec4 v0x120e27060_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_215.451, 5;
    %load/vec4 v0x120e27060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e27060_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_215.450;
T_215.451 ;
    %end;
S_0x120e27880 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e21af0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e27880
v0x120e27ad0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x120e27ad0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e27ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_216.452 ;
    %load/vec4 v0x120e27ad0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_216.453, 5;
    %load/vec4 v0x120e27ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e27ad0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_216.452;
T_216.453 ;
    %end;
S_0x120e282f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e1b2f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e282f0
v0x120e28540_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.log2 ;
    %load/vec4 v0x120e28540_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e28540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_217.454 ;
    %load/vec4 v0x120e28540_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_217.455, 5;
    %load/vec4 v0x120e28540_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e28540_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_217.454;
T_217.455 ;
    %end;
S_0x120e28860 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x120e1af50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e28860
v0x120e28ac0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.log2 ;
    %load/vec4 v0x120e28ac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e28ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_218.456 ;
    %load/vec4 v0x120e28ac0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_218.457, 5;
    %load/vec4 v0x120e28ac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e28ac0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_218.456;
T_218.457 ;
    %end;
S_0x120e28dd0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x120e152a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e28dd0
v0x120e29040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.log2 ;
    %load/vec4 v0x120e29040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e29040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_219.458 ;
    %load/vec4 v0x120e29040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_219.459, 5;
    %load/vec4 v0x120e29040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e29040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_219.458;
T_219.459 ;
    %end;
S_0x120e290f0 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x120e1a850 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x1280450c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e29980_0 .net/2u *"_ivl_0", 0 0, L_0x1280450c8;  1 drivers
L_0x128045110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e29a40_0 .net/2u *"_ivl_4", 0 0, L_0x128045110;  1 drivers
v0x120e29ae0_0 .net "a", 6 0, L_0x120ecf580;  1 drivers
v0x120e29b90_0 .net "ain", 7 0, L_0x120ecf1c0;  1 drivers
v0x120e29c50_0 .net "b", 6 0, L_0x120ecf040;  1 drivers
v0x120e29d30_0 .net "bin", 7 0, L_0x120ecf2e0;  1 drivers
v0x120e29dd0_0 .net "c", 7 0, L_0x120ecf400;  alias, 1 drivers
L_0x120ecf1c0 .concat [ 7 1 0 0], L_0x120ecf580, L_0x1280450c8;
L_0x120ecf2e0 .concat [ 7 1 0 0], L_0x120ecf040, L_0x128045110;
S_0x120e294a0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x120e290f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x120e29670 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x120e29370_0 .net "a", 7 0, L_0x120ecf1c0;  alias, 1 drivers
v0x120e297c0_0 .net "b", 7 0, L_0x120ecf2e0;  alias, 1 drivers
v0x120e29870_0 .net "c", 7 0, L_0x120ecf400;  alias, 1 drivers
L_0x120ecf400 .arith/sub 8, L_0x120ecf1c0, L_0x120ecf2e0;
S_0x120e29ec0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x120e2a080 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x1280448a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e2a1f0_0 .net/2u *"_ivl_0", 0 0, L_0x1280448a0;  1 drivers
v0x120e2a2b0_0 .net *"_ivl_11", 4 0, L_0x120ec62f0;  1 drivers
v0x120e2a350_0 .net *"_ivl_2", 4 0, L_0x120ec6130;  1 drivers
L_0x1280448e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e2a3e0_0 .net/2u *"_ivl_4", 0 0, L_0x1280448e8;  1 drivers
v0x120e2a470_0 .net *"_ivl_6", 4 0, L_0x120ec61d0;  1 drivers
L_0x128044930 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x120e2a540_0 .net *"_ivl_8", 4 0, L_0x128044930;  1 drivers
v0x120e2a5f0_0 .net "rc", 0 0, L_0x120ec57d0;  alias, 1 drivers
v0x120e2a690_0 .net "regime", 3 0, L_0x120ec59c0;  alias, 1 drivers
v0x120e2a740_0 .net "regime_N", 4 0, L_0x120ec63f0;  alias, 1 drivers
L_0x120ec6130 .concat [ 4 1 0 0], L_0x120ec59c0, L_0x1280448a0;
L_0x120ec61d0 .concat [ 4 1 0 0], L_0x120ec59c0, L_0x1280448e8;
L_0x120ec62f0 .arith/sub 5, L_0x128044930, L_0x120ec61d0;
L_0x120ec63f0 .functor MUXZ 5, L_0x120ec62f0, L_0x120ec6130, L_0x120ec57d0, C4<>;
S_0x120e2a8a0 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x120e2a500 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x128044978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e2ab90_0 .net/2u *"_ivl_0", 0 0, L_0x128044978;  1 drivers
v0x120e2ac50_0 .net *"_ivl_11", 4 0, L_0x120ec6750;  1 drivers
v0x120e2acf0_0 .net *"_ivl_2", 4 0, L_0x120ec6550;  1 drivers
L_0x1280449c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e2ad80_0 .net/2u *"_ivl_4", 0 0, L_0x1280449c0;  1 drivers
v0x120e2ae10_0 .net *"_ivl_6", 4 0, L_0x120ec6630;  1 drivers
L_0x128044a08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x120e2aee0_0 .net *"_ivl_8", 4 0, L_0x128044a08;  1 drivers
v0x120e2af90_0 .net "rc", 0 0, L_0x120ec5520;  alias, 1 drivers
v0x120e2b030_0 .net "regime", 3 0, L_0x120ec5870;  alias, 1 drivers
v0x120e2b0e0_0 .net "regime_N", 4 0, L_0x120ec6890;  alias, 1 drivers
L_0x120ec6550 .concat [ 4 1 0 0], L_0x120ec5870, L_0x128044978;
L_0x120ec6630 .concat [ 4 1 0 0], L_0x120ec5870, L_0x1280449c0;
L_0x120ec6750 .arith/sub 5, L_0x128044a08, L_0x120ec6630;
L_0x120ec6890 .functor MUXZ 5, L_0x120ec6750, L_0x120ec6550, L_0x120ec5520, C4<>;
S_0x120e2b240 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x120e2aea0 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x120e2b440_0 .net *"_ivl_0", 7 0, L_0x120ecf0e0;  1 drivers
L_0x1280451a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x120e2b580_0 .net *"_ivl_3", 6 0, L_0x1280451a0;  1 drivers
v0x120e2b630_0 .net "a", 7 0, L_0x120ecf400;  alias, 1 drivers
v0x120e2b720_0 .net "c", 7 0, L_0x120ecf830;  alias, 1 drivers
v0x120e2b7d0_0 .net "mant_ovf", 0 0, L_0x120ecf9b0;  1 drivers
L_0x120ecf0e0 .concat [ 1 7 0 0], L_0x120ecf9b0, L_0x1280451a0;
L_0x120ecf830 .arith/sum 8, L_0x120ecf400, L_0x120ecf0e0;
S_0x120e2b8c0 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x120e2ba80 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x120e2d660_0 .net "a", 15 0, L_0x120eb5dc0;  alias, 1 drivers
v0x120e2d750_0 .net "b", 15 0, L_0x120ec83d0;  alias, 1 drivers
v0x120e2d7e0_0 .net "c", 16 0, L_0x120ec8ac0;  alias, 1 drivers
v0x120e2d870_0 .net "c_add", 16 0, L_0x120ec86c0;  1 drivers
v0x120e2d950_0 .net "c_sub", 16 0, L_0x120ec89c0;  1 drivers
v0x120e2da60_0 .net "op", 0 0, L_0x120ec5620;  alias, 1 drivers
L_0x120ec8ac0 .functor MUXZ 17, L_0x120ec89c0, L_0x120ec86c0, L_0x120ec5620, C4<>;
S_0x120e2bc00 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x120e2b8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x120e2bdd0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x128044c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e2c3c0_0 .net/2u *"_ivl_0", 0 0, L_0x128044c48;  1 drivers
L_0x128044c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e2c480_0 .net/2u *"_ivl_4", 0 0, L_0x128044c90;  1 drivers
v0x120e2c520_0 .net "a", 15 0, L_0x120eb5dc0;  alias, 1 drivers
v0x120e2c5d0_0 .net "ain", 16 0, L_0x120ec8480;  1 drivers
v0x120e2c690_0 .net "b", 15 0, L_0x120ec83d0;  alias, 1 drivers
v0x120e2c760_0 .net "bin", 16 0, L_0x120ec85a0;  1 drivers
v0x120e2c810_0 .net "c", 16 0, L_0x120ec86c0;  alias, 1 drivers
L_0x120ec8480 .concat [ 16 1 0 0], L_0x120eb5dc0, L_0x128044c48;
L_0x120ec85a0 .concat [ 16 1 0 0], L_0x120ec83d0, L_0x128044c90;
S_0x120e2bee0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x120e2bc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x120e2c0b0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x120e2c1c0_0 .net "a", 16 0, L_0x120ec8480;  alias, 1 drivers
v0x120e2c280_0 .net "b", 16 0, L_0x120ec85a0;  alias, 1 drivers
v0x120e2c320_0 .net "c", 16 0, L_0x120ec86c0;  alias, 1 drivers
L_0x120ec86c0 .arith/sum 17, L_0x120ec8480, L_0x120ec85a0;
S_0x120e2c900 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x120e2b8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x120e2cad0 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x128044cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e2d110_0 .net/2u *"_ivl_0", 0 0, L_0x128044cd8;  1 drivers
L_0x128044d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e2d1d0_0 .net/2u *"_ivl_4", 0 0, L_0x128044d20;  1 drivers
v0x120e2d270_0 .net "a", 15 0, L_0x120eb5dc0;  alias, 1 drivers
v0x120e2d340_0 .net "ain", 16 0, L_0x120ec87c0;  1 drivers
v0x120e2d3f0_0 .net "b", 15 0, L_0x120ec83d0;  alias, 1 drivers
v0x120e2d500_0 .net "bin", 16 0, L_0x120ec88a0;  1 drivers
v0x120e2d590_0 .net "c", 16 0, L_0x120ec89c0;  alias, 1 drivers
L_0x120ec87c0 .concat [ 16 1 0 0], L_0x120eb5dc0, L_0x128044cd8;
L_0x120ec88a0 .concat [ 16 1 0 0], L_0x120ec83d0, L_0x128044d20;
S_0x120e2cc40 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x120e2c900;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x120e2ce00 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x120e2cf10_0 .net "a", 16 0, L_0x120ec87c0;  alias, 1 drivers
v0x120e2cfd0_0 .net "b", 16 0, L_0x120ec88a0;  alias, 1 drivers
v0x120e2d070_0 .net "c", 16 0, L_0x120ec89c0;  alias, 1 drivers
L_0x120ec89c0 .arith/sub 17, L_0x120ec87c0, L_0x120ec88a0;
S_0x120e2db10 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x120e2dcd0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x128045428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e2e320_0 .net/2u *"_ivl_0", 0 0, L_0x128045428;  1 drivers
L_0x128045470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e2e3e0_0 .net/2u *"_ivl_4", 0 0, L_0x128045470;  1 drivers
v0x120e2e480_0 .net "a", 15 0, L_0x120ed28f0;  1 drivers
v0x120e2e530_0 .net "ain", 16 0, L_0x120ed1c80;  1 drivers
v0x120e2e5f0_0 .net "b", 15 0, L_0x120ed2220;  alias, 1 drivers
v0x120e2e6d0_0 .net "bin", 16 0, L_0x120ed1da0;  1 drivers
v0x120e2e770_0 .net "c", 16 0, L_0x120ed27f0;  alias, 1 drivers
L_0x120ed1c80 .concat [ 16 1 0 0], L_0x120ed28f0, L_0x128045428;
L_0x120ed1da0 .concat [ 16 1 0 0], L_0x120ed2220, L_0x128045470;
S_0x120e2de40 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x120e2db10;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x120e2e010 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x120e2e120_0 .net "a", 16 0, L_0x120ed1c80;  alias, 1 drivers
v0x120e2e1e0_0 .net "b", 16 0, L_0x120ed1da0;  alias, 1 drivers
v0x120e2e280_0 .net "c", 16 0, L_0x120ed27f0;  alias, 1 drivers
L_0x120ed27f0 .arith/sum 17, L_0x120ed1c80, L_0x120ed1da0;
S_0x120e2e860 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x120e2ea20 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x120e2ea60 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x120e2eaa0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x120eb7e60 .functor BUFZ 16, L_0x120eb7a90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x120eb7ff0 .functor NOT 16, L_0x120eb7e60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x128044228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x120ebcd50 .functor XOR 1, L_0x120eb7ed0, L_0x128044228, C4<0>, C4<0>;
v0x120e3e810_0 .net/2u *"_ivl_10", 0 0, L_0x128044228;  1 drivers
v0x120e3e8c0_0 .net *"_ivl_12", 0 0, L_0x120ebcd50;  1 drivers
L_0x128044270 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x120e3e970_0 .net/2u *"_ivl_16", 3 0, L_0x128044270;  1 drivers
v0x120e3ea30_0 .net *"_ivl_18", 3 0, L_0x120ebcfa0;  1 drivers
v0x120e3eae0_0 .net *"_ivl_23", 13 0, L_0x120ebe270;  1 drivers
L_0x1280443d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120e3ebd0_0 .net/2u *"_ivl_24", 1 0, L_0x1280443d8;  1 drivers
v0x120e3ec80_0 .net *"_ivl_4", 15 0, L_0x120eb7ff0;  1 drivers
v0x120e3ed30_0 .net *"_ivl_9", 14 0, L_0x120ebccb0;  1 drivers
v0x120e3ede0_0 .net "exp", 1 0, L_0x120ebe470;  alias, 1 drivers
v0x120e3eef0_0 .net "in", 15 0, L_0x120eb7a90;  alias, 1 drivers
v0x120e3efa0_0 .net "k", 3 0, L_0x120ebcb10;  1 drivers
v0x120e3f040_0 .net "mant", 13 0, L_0x120ebe5a0;  alias, 1 drivers
v0x120e3f0f0_0 .net "rc", 0 0, L_0x120eb7ed0;  alias, 1 drivers
v0x120e3f190_0 .net "regime", 3 0, L_0x120ebd0a0;  alias, 1 drivers
v0x120e3f240_0 .net "xin", 15 0, L_0x120eb7e60;  1 drivers
v0x120e3f2f0_0 .net "xin_r", 15 0, L_0x120eb8060;  1 drivers
v0x120e3f3a0_0 .net "xin_tmp", 15 0, L_0x120ebe180;  1 drivers
L_0x120eb7ed0 .part L_0x120eb7e60, 14, 1;
L_0x120eb8060 .functor MUXZ 16, L_0x120eb7e60, L_0x120eb7ff0, L_0x120eb7ed0, C4<>;
L_0x120ebccb0 .part L_0x120eb8060, 0, 15;
L_0x120ebce40 .concat [ 1 15 0 0], L_0x120ebcd50, L_0x120ebccb0;
L_0x120ebcfa0 .arith/sub 4, L_0x120ebcb10, L_0x128044270;
L_0x120ebd0a0 .functor MUXZ 4, L_0x120ebcb10, L_0x120ebcfa0, L_0x120eb7ed0, C4<>;
L_0x120ebe270 .part L_0x120eb7e60, 0, 14;
L_0x120ebe350 .concat [ 2 14 0 0], L_0x1280443d8, L_0x120ebe270;
L_0x120ebe470 .part L_0x120ebe180, 14, 2;
L_0x120ebe5a0 .part L_0x120ebe180, 0, 14;
S_0x120e2ec90 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x120e2e860;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e2ec90
v0x120e2ef20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.log2 ;
    %load/vec4 v0x120e2ef20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e2ef20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_220.460 ;
    %load/vec4 v0x120e2ef20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_220.461, 5;
    %load/vec4 v0x120e2ef20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e2ef20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_220.460;
T_220.461 ;
    %end;
S_0x120e2efd0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x120e2e860;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x120e2f1a0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x120e2f1e0 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x120ebe180 .functor BUFZ 16, L_0x120ebdc60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x128044390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e30320_0 .net *"_ivl_10", 0 0, L_0x128044390;  1 drivers
v0x120e303e0_0 .net *"_ivl_5", 0 0, L_0x120ebdd80;  1 drivers
v0x120e30490_0 .net *"_ivl_6", 15 0, L_0x120ebdec0;  1 drivers
v0x120e30550_0 .net *"_ivl_8", 14 0, L_0x120ebde20;  1 drivers
v0x120e30600_0 .net "a", 15 0, L_0x120ebe350;  1 drivers
v0x120e306f0_0 .net "b", 3 0, L_0x120ebcb10;  alias, 1 drivers
v0x120e307a0_0 .net "c", 15 0, L_0x120ebe180;  alias, 1 drivers
v0x120e30850 .array "tmp", 0 3;
v0x120e30850_0 .net v0x120e30850 0, 15 0, L_0x120ebdfe0; 1 drivers
v0x120e30850_1 .net v0x120e30850 1, 15 0, L_0x120ebd420; 1 drivers
v0x120e30850_2 .net v0x120e30850 2, 15 0, L_0x120ebd8a0; 1 drivers
v0x120e30850_3 .net v0x120e30850 3, 15 0, L_0x120ebdc60; 1 drivers
L_0x120ebd1c0 .part L_0x120ebcb10, 1, 1;
L_0x120ebd580 .part L_0x120ebcb10, 2, 1;
L_0x120ebd9c0 .part L_0x120ebcb10, 3, 1;
L_0x120ebdd80 .part L_0x120ebcb10, 0, 1;
L_0x120ebde20 .part L_0x120ebe350, 0, 15;
L_0x120ebdec0 .concat [ 1 15 0 0], L_0x128044390, L_0x120ebde20;
L_0x120ebdfe0 .functor MUXZ 16, L_0x120ebe350, L_0x120ebdec0, L_0x120ebdd80, C4<>;
S_0x120e2f3d0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x120e2efd0;
 .timescale -9 -12;
P_0x120e2f5a0 .param/l "i" 1 4 296, +C4<01>;
v0x120e2f640_0 .net *"_ivl_1", 0 0, L_0x120ebd1c0;  1 drivers
v0x120e2f6d0_0 .net *"_ivl_3", 15 0, L_0x120ebd300;  1 drivers
v0x120e2f760_0 .net *"_ivl_5", 13 0, L_0x120ebd260;  1 drivers
L_0x1280442b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120e2f7f0_0 .net *"_ivl_7", 1 0, L_0x1280442b8;  1 drivers
L_0x120ebd260 .part L_0x120ebdfe0, 0, 14;
L_0x120ebd300 .concat [ 2 14 0 0], L_0x1280442b8, L_0x120ebd260;
L_0x120ebd420 .functor MUXZ 16, L_0x120ebdfe0, L_0x120ebd300, L_0x120ebd1c0, C4<>;
S_0x120e2f890 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x120e2efd0;
 .timescale -9 -12;
P_0x120e2fa70 .param/l "i" 1 4 296, +C4<010>;
v0x120e2fb00_0 .net *"_ivl_1", 0 0, L_0x120ebd580;  1 drivers
v0x120e2fbb0_0 .net *"_ivl_3", 15 0, L_0x120ebd7c0;  1 drivers
v0x120e2fc60_0 .net *"_ivl_5", 11 0, L_0x120ebd720;  1 drivers
L_0x128044300 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x120e2fd20_0 .net *"_ivl_7", 3 0, L_0x128044300;  1 drivers
L_0x120ebd720 .part L_0x120ebd420, 0, 12;
L_0x120ebd7c0 .concat [ 4 12 0 0], L_0x128044300, L_0x120ebd720;
L_0x120ebd8a0 .functor MUXZ 16, L_0x120ebd420, L_0x120ebd7c0, L_0x120ebd580, C4<>;
S_0x120e2fdd0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x120e2efd0;
 .timescale -9 -12;
P_0x120e2ffc0 .param/l "i" 1 4 296, +C4<011>;
v0x120e30050_0 .net *"_ivl_1", 0 0, L_0x120ebd9c0;  1 drivers
v0x120e30100_0 .net *"_ivl_3", 15 0, L_0x120ebdb40;  1 drivers
v0x120e301b0_0 .net *"_ivl_5", 7 0, L_0x120ebda60;  1 drivers
L_0x128044348 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x120e30270_0 .net *"_ivl_7", 7 0, L_0x128044348;  1 drivers
L_0x120ebda60 .part L_0x120ebd8a0, 0, 8;
L_0x120ebdb40 .concat [ 8 8 0 0], L_0x128044348, L_0x120ebda60;
L_0x120ebdc60 .functor MUXZ 16, L_0x120ebd8a0, L_0x120ebdb40, L_0x120ebd9c0, C4<>;
S_0x120e30980 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x120e2e860;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x120e30b40 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x120e30b80 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x120e3e5b0_0 .net "in", 15 0, L_0x120ebce40;  1 drivers
v0x120e3e680_0 .net "out", 3 0, L_0x120ebcb10;  alias, 1 drivers
v0x120e3e750_0 .net "vld", 0 0, L_0x120ebc860;  1 drivers
S_0x120e30d30 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x120e30980;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e30c00 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x120e30c40 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x120e3e030_0 .net "in", 15 0, L_0x120ebce40;  alias, 1 drivers
v0x120e3e0f0_0 .net "out", 3 0, L_0x120ebcb10;  alias, 1 drivers
v0x120e3e1b0_0 .net "vld", 0 0, L_0x120ebc860;  alias, 1 drivers
L_0x120eba430 .part L_0x120ebce40, 0, 8;
L_0x120ebc7c0 .part L_0x120ebce40, 8, 8;
S_0x120e310b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e30d30;
 .timescale -9 -12;
L_0x120ebc860 .functor OR 1, L_0x120eba020, L_0x120ebc3b0, C4<0>, C4<0>;
L_0x1280441e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e3d830_0 .net/2u *"_ivl_4", 0 0, L_0x1280441e0;  1 drivers
v0x120e3d8f0_0 .net *"_ivl_6", 3 0, L_0x120ebc910;  1 drivers
v0x120e3d990_0 .net *"_ivl_8", 3 0, L_0x120ebc9f0;  1 drivers
v0x120e3da40_0 .net "out_h", 2 0, L_0x120ebc660;  1 drivers
v0x120e3db00_0 .net "out_l", 2 0, L_0x120eba2d0;  1 drivers
v0x120e3dbd0_0 .net "out_vh", 0 0, L_0x120ebc3b0;  1 drivers
v0x120e3dc80_0 .net "out_vl", 0 0, L_0x120eba020;  1 drivers
L_0x120ebc910 .concat [ 3 1 0 0], L_0x120ebc660, L_0x1280441e0;
L_0x120ebc9f0 .concat [ 3 1 0 0], L_0x120eba2d0, L_0x120eba020;
L_0x120ebcb10 .functor MUXZ 4, L_0x120ebc9f0, L_0x120ebc910, L_0x120ebc3b0, C4<>;
S_0x120e31280 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e310b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e30f40 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x120e30f80 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x120e372c0_0 .net "in", 7 0, L_0x120ebc7c0;  1 drivers
v0x120e37380_0 .net "out", 2 0, L_0x120ebc660;  alias, 1 drivers
v0x120e37430_0 .net "vld", 0 0, L_0x120ebc3b0;  alias, 1 drivers
L_0x120ebb3a0 .part L_0x120ebc7c0, 0, 4;
L_0x120ebc2d0 .part L_0x120ebc7c0, 4, 4;
S_0x120e31600 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e31280;
 .timescale -9 -12;
L_0x120ebc3b0 .functor OR 1, L_0x120ebaf90, L_0x120ebbec0, C4<0>, C4<0>;
L_0x128044198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e36ac0_0 .net/2u *"_ivl_4", 0 0, L_0x128044198;  1 drivers
v0x120e36b80_0 .net *"_ivl_6", 2 0, L_0x120ebc460;  1 drivers
v0x120e36c20_0 .net *"_ivl_8", 2 0, L_0x120ebc540;  1 drivers
v0x120e36cd0_0 .net "out_h", 1 0, L_0x120ebc170;  1 drivers
v0x120e36d90_0 .net "out_l", 1 0, L_0x120ebb240;  1 drivers
v0x120e36e60_0 .net "out_vh", 0 0, L_0x120ebbec0;  1 drivers
v0x120e36f10_0 .net "out_vl", 0 0, L_0x120ebaf90;  1 drivers
L_0x120ebc460 .concat [ 2 1 0 0], L_0x120ebc170, L_0x128044198;
L_0x120ebc540 .concat [ 2 1 0 0], L_0x120ebb240, L_0x120ebaf90;
L_0x120ebc660 .functor MUXZ 3, L_0x120ebc540, L_0x120ebc460, L_0x120ebbec0, C4<>;
S_0x120e317d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e31600;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e31490 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e314d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e33eb0_0 .net "in", 3 0, L_0x120ebc2d0;  1 drivers
v0x120e33f70_0 .net "out", 1 0, L_0x120ebc170;  alias, 1 drivers
v0x120e34020_0 .net "vld", 0 0, L_0x120ebbec0;  alias, 1 drivers
L_0x120ebb880 .part L_0x120ebc2d0, 0, 2;
L_0x120ebbda0 .part L_0x120ebc2d0, 2, 2;
S_0x120e31b50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e317d0;
 .timescale -9 -12;
L_0x120ebbec0 .functor OR 1, L_0x120ebb440, L_0x120ebb9a0, C4<0>, C4<0>;
L_0x128044150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e336b0_0 .net/2u *"_ivl_4", 0 0, L_0x128044150;  1 drivers
v0x120e33770_0 .net *"_ivl_6", 1 0, L_0x120ebbf70;  1 drivers
v0x120e33810_0 .net *"_ivl_8", 1 0, L_0x120ebc050;  1 drivers
v0x120e338c0_0 .net "out_h", 0 0, L_0x120ebbc70;  1 drivers
v0x120e33980_0 .net "out_l", 0 0, L_0x120ebb750;  1 drivers
v0x120e33a50_0 .net "out_vh", 0 0, L_0x120ebb9a0;  1 drivers
v0x120e33b00_0 .net "out_vl", 0 0, L_0x120ebb440;  1 drivers
L_0x120ebbf70 .concat [ 1 1 0 0], L_0x120ebbc70, L_0x128044150;
L_0x120ebc050 .concat [ 1 1 0 0], L_0x120ebb750, L_0x120ebb440;
L_0x120ebc170 .functor MUXZ 2, L_0x120ebc050, L_0x120ebbf70, L_0x120ebb9a0, C4<>;
S_0x120e31d20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e31b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e319e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e31a20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e32750_0 .net "in", 1 0, L_0x120ebbda0;  1 drivers
v0x120e32810_0 .net "out", 0 0, L_0x120ebbc70;  alias, 1 drivers
v0x120e328c0_0 .net "vld", 0 0, L_0x120ebb9a0;  alias, 1 drivers
L_0x120ebba40 .part L_0x120ebbda0, 1, 1;
L_0x120ebbbd0 .part L_0x120ebbda0, 0, 1;
S_0x120e320a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e31d20;
 .timescale -9 -12;
L_0x120ebbb20 .functor NOT 1, L_0x120ebba40, C4<0>, C4<0>, C4<0>;
L_0x120ebbc70 .functor AND 1, L_0x120ebbb20, L_0x120ebbbd0, C4<1>, C4<1>;
v0x120e32270_0 .net *"_ivl_2", 0 0, L_0x120ebba40;  1 drivers
v0x120e32330_0 .net *"_ivl_3", 0 0, L_0x120ebbb20;  1 drivers
v0x120e323d0_0 .net *"_ivl_5", 0 0, L_0x120ebbbd0;  1 drivers
L_0x120ebb9a0 .reduce/or L_0x120ebbda0;
S_0x120e32460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e31d20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e32460
v0x120e326b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x120e326b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e326b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_221.462 ;
    %load/vec4 v0x120e326b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_221.463, 5;
    %load/vec4 v0x120e326b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e326b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_221.462;
T_221.463 ;
    %end;
S_0x120e329c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e31b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e32b90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e32bd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e33440_0 .net "in", 1 0, L_0x120ebb880;  1 drivers
v0x120e33500_0 .net "out", 0 0, L_0x120ebb750;  alias, 1 drivers
v0x120e335b0_0 .net "vld", 0 0, L_0x120ebb440;  alias, 1 drivers
L_0x120ebb520 .part L_0x120ebb880, 1, 1;
L_0x120ebb6b0 .part L_0x120ebb880, 0, 1;
S_0x120e32da0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e329c0;
 .timescale -9 -12;
L_0x120ebb600 .functor NOT 1, L_0x120ebb520, C4<0>, C4<0>, C4<0>;
L_0x120ebb750 .functor AND 1, L_0x120ebb600, L_0x120ebb6b0, C4<1>, C4<1>;
v0x120e32f60_0 .net *"_ivl_2", 0 0, L_0x120ebb520;  1 drivers
v0x120e33020_0 .net *"_ivl_3", 0 0, L_0x120ebb600;  1 drivers
v0x120e330c0_0 .net *"_ivl_5", 0 0, L_0x120ebb6b0;  1 drivers
L_0x120ebb440 .reduce/or L_0x120ebb880;
S_0x120e33150 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e329c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e33150
v0x120e333a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x120e333a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e333a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_222.464 ;
    %load/vec4 v0x120e333a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_222.465, 5;
    %load/vec4 v0x120e333a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e333a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_222.464;
T_222.465 ;
    %end;
S_0x120e33bb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e317d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e33bb0
v0x120e33e00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x120e33e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e33e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_223.466 ;
    %load/vec4 v0x120e33e00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_223.467, 5;
    %load/vec4 v0x120e33e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e33e00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_223.466;
T_223.467 ;
    %end;
S_0x120e34120 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e31600;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e342f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e34330 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e36850_0 .net "in", 3 0, L_0x120ebb3a0;  1 drivers
v0x120e36910_0 .net "out", 1 0, L_0x120ebb240;  alias, 1 drivers
v0x120e369c0_0 .net "vld", 0 0, L_0x120ebaf90;  alias, 1 drivers
L_0x120eba950 .part L_0x120ebb3a0, 0, 2;
L_0x120ebae70 .part L_0x120ebb3a0, 2, 2;
S_0x120e34500 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e34120;
 .timescale -9 -12;
L_0x120ebaf90 .functor OR 1, L_0x120eba510, L_0x120ebaa70, C4<0>, C4<0>;
L_0x128044108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e36050_0 .net/2u *"_ivl_4", 0 0, L_0x128044108;  1 drivers
v0x120e36110_0 .net *"_ivl_6", 1 0, L_0x120ebb040;  1 drivers
v0x120e361b0_0 .net *"_ivl_8", 1 0, L_0x120ebb120;  1 drivers
v0x120e36260_0 .net "out_h", 0 0, L_0x120ebad40;  1 drivers
v0x120e36320_0 .net "out_l", 0 0, L_0x120eba820;  1 drivers
v0x120e363f0_0 .net "out_vh", 0 0, L_0x120ebaa70;  1 drivers
v0x120e364a0_0 .net "out_vl", 0 0, L_0x120eba510;  1 drivers
L_0x120ebb040 .concat [ 1 1 0 0], L_0x120ebad40, L_0x128044108;
L_0x120ebb120 .concat [ 1 1 0 0], L_0x120eba820, L_0x120eba510;
L_0x120ebb240 .functor MUXZ 2, L_0x120ebb120, L_0x120ebb040, L_0x120ebaa70, C4<>;
S_0x120e346c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e34500;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e343b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e343f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e350f0_0 .net "in", 1 0, L_0x120ebae70;  1 drivers
v0x120e351b0_0 .net "out", 0 0, L_0x120ebad40;  alias, 1 drivers
v0x120e35260_0 .net "vld", 0 0, L_0x120ebaa70;  alias, 1 drivers
L_0x120ebab10 .part L_0x120ebae70, 1, 1;
L_0x120ebaca0 .part L_0x120ebae70, 0, 1;
S_0x120e34a40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e346c0;
 .timescale -9 -12;
L_0x120ebabf0 .functor NOT 1, L_0x120ebab10, C4<0>, C4<0>, C4<0>;
L_0x120ebad40 .functor AND 1, L_0x120ebabf0, L_0x120ebaca0, C4<1>, C4<1>;
v0x120e34c10_0 .net *"_ivl_2", 0 0, L_0x120ebab10;  1 drivers
v0x120e34cd0_0 .net *"_ivl_3", 0 0, L_0x120ebabf0;  1 drivers
v0x120e34d70_0 .net *"_ivl_5", 0 0, L_0x120ebaca0;  1 drivers
L_0x120ebaa70 .reduce/or L_0x120ebae70;
S_0x120e34e00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e346c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e34e00
v0x120e35050_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e35050_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e35050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_224.468 ;
    %load/vec4 v0x120e35050_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_224.469, 5;
    %load/vec4 v0x120e35050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e35050_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_224.468;
T_224.469 ;
    %end;
S_0x120e35360 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e34500;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e35530 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e35570 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e35de0_0 .net "in", 1 0, L_0x120eba950;  1 drivers
v0x120e35ea0_0 .net "out", 0 0, L_0x120eba820;  alias, 1 drivers
v0x120e35f50_0 .net "vld", 0 0, L_0x120eba510;  alias, 1 drivers
L_0x120eba5f0 .part L_0x120eba950, 1, 1;
L_0x120eba780 .part L_0x120eba950, 0, 1;
S_0x120e35740 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e35360;
 .timescale -9 -12;
L_0x120eba6d0 .functor NOT 1, L_0x120eba5f0, C4<0>, C4<0>, C4<0>;
L_0x120eba820 .functor AND 1, L_0x120eba6d0, L_0x120eba780, C4<1>, C4<1>;
v0x120e35900_0 .net *"_ivl_2", 0 0, L_0x120eba5f0;  1 drivers
v0x120e359c0_0 .net *"_ivl_3", 0 0, L_0x120eba6d0;  1 drivers
v0x120e35a60_0 .net *"_ivl_5", 0 0, L_0x120eba780;  1 drivers
L_0x120eba510 .reduce/or L_0x120eba950;
S_0x120e35af0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e35360;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e35af0
v0x120e35d40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e35d40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e35d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_225.470 ;
    %load/vec4 v0x120e35d40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_225.471, 5;
    %load/vec4 v0x120e35d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e35d40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_225.470;
T_225.471 ;
    %end;
S_0x120e36550 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e34120;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e36550
v0x120e367a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x120e367a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e367a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_226.472 ;
    %load/vec4 v0x120e367a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_226.473, 5;
    %load/vec4 v0x120e367a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e367a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_226.472;
T_226.473 ;
    %end;
S_0x120e36fc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e31280;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e36fc0
v0x120e37210_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x120e37210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e37210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_227.474 ;
    %load/vec4 v0x120e37210_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_227.475, 5;
    %load/vec4 v0x120e37210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e37210_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_227.474;
T_227.475 ;
    %end;
S_0x120e37530 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e310b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e37700 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x120e37740 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x120e3d5c0_0 .net "in", 7 0, L_0x120eba430;  1 drivers
v0x120e3d680_0 .net "out", 2 0, L_0x120eba2d0;  alias, 1 drivers
v0x120e3d730_0 .net "vld", 0 0, L_0x120eba020;  alias, 1 drivers
L_0x120eb9010 .part L_0x120eba430, 0, 4;
L_0x120eb9f40 .part L_0x120eba430, 4, 4;
S_0x120e37910 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e37530;
 .timescale -9 -12;
L_0x120eba020 .functor OR 1, L_0x120eb8c00, L_0x120eb9b30, C4<0>, C4<0>;
L_0x1280440c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e3cdc0_0 .net/2u *"_ivl_4", 0 0, L_0x1280440c0;  1 drivers
v0x120e3ce80_0 .net *"_ivl_6", 2 0, L_0x120eba0d0;  1 drivers
v0x120e3cf20_0 .net *"_ivl_8", 2 0, L_0x120eba1b0;  1 drivers
v0x120e3cfd0_0 .net "out_h", 1 0, L_0x120eb9de0;  1 drivers
v0x120e3d090_0 .net "out_l", 1 0, L_0x120eb8eb0;  1 drivers
v0x120e3d160_0 .net "out_vh", 0 0, L_0x120eb9b30;  1 drivers
v0x120e3d210_0 .net "out_vl", 0 0, L_0x120eb8c00;  1 drivers
L_0x120eba0d0 .concat [ 2 1 0 0], L_0x120eb9de0, L_0x1280440c0;
L_0x120eba1b0 .concat [ 2 1 0 0], L_0x120eb8eb0, L_0x120eb8c00;
L_0x120eba2d0 .functor MUXZ 3, L_0x120eba1b0, L_0x120eba0d0, L_0x120eb9b30, C4<>;
S_0x120e37ad0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e37910;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e377c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e37800 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e3a1b0_0 .net "in", 3 0, L_0x120eb9f40;  1 drivers
v0x120e3a270_0 .net "out", 1 0, L_0x120eb9de0;  alias, 1 drivers
v0x120e3a320_0 .net "vld", 0 0, L_0x120eb9b30;  alias, 1 drivers
L_0x120eb94f0 .part L_0x120eb9f40, 0, 2;
L_0x120eb9a10 .part L_0x120eb9f40, 2, 2;
S_0x120e37e50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e37ad0;
 .timescale -9 -12;
L_0x120eb9b30 .functor OR 1, L_0x120eb90b0, L_0x120eb9610, C4<0>, C4<0>;
L_0x128044078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e399b0_0 .net/2u *"_ivl_4", 0 0, L_0x128044078;  1 drivers
v0x120e39a70_0 .net *"_ivl_6", 1 0, L_0x120eb9be0;  1 drivers
v0x120e39b10_0 .net *"_ivl_8", 1 0, L_0x120eb9cc0;  1 drivers
v0x120e39bc0_0 .net "out_h", 0 0, L_0x120eb98e0;  1 drivers
v0x120e39c80_0 .net "out_l", 0 0, L_0x120eb93c0;  1 drivers
v0x120e39d50_0 .net "out_vh", 0 0, L_0x120eb9610;  1 drivers
v0x120e39e00_0 .net "out_vl", 0 0, L_0x120eb90b0;  1 drivers
L_0x120eb9be0 .concat [ 1 1 0 0], L_0x120eb98e0, L_0x128044078;
L_0x120eb9cc0 .concat [ 1 1 0 0], L_0x120eb93c0, L_0x120eb90b0;
L_0x120eb9de0 .functor MUXZ 2, L_0x120eb9cc0, L_0x120eb9be0, L_0x120eb9610, C4<>;
S_0x120e38020 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e37e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e37ce0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e37d20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e38a50_0 .net "in", 1 0, L_0x120eb9a10;  1 drivers
v0x120e38b10_0 .net "out", 0 0, L_0x120eb98e0;  alias, 1 drivers
v0x120e38bc0_0 .net "vld", 0 0, L_0x120eb9610;  alias, 1 drivers
L_0x120eb96b0 .part L_0x120eb9a10, 1, 1;
L_0x120eb9840 .part L_0x120eb9a10, 0, 1;
S_0x120e383a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e38020;
 .timescale -9 -12;
L_0x120eb9790 .functor NOT 1, L_0x120eb96b0, C4<0>, C4<0>, C4<0>;
L_0x120eb98e0 .functor AND 1, L_0x120eb9790, L_0x120eb9840, C4<1>, C4<1>;
v0x120e38570_0 .net *"_ivl_2", 0 0, L_0x120eb96b0;  1 drivers
v0x120e38630_0 .net *"_ivl_3", 0 0, L_0x120eb9790;  1 drivers
v0x120e386d0_0 .net *"_ivl_5", 0 0, L_0x120eb9840;  1 drivers
L_0x120eb9610 .reduce/or L_0x120eb9a10;
S_0x120e38760 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e38020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e38760
v0x120e389b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x120e389b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e389b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_228.476 ;
    %load/vec4 v0x120e389b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_228.477, 5;
    %load/vec4 v0x120e389b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e389b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_228.476;
T_228.477 ;
    %end;
S_0x120e38cc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e37e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e38e90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e38ed0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e39740_0 .net "in", 1 0, L_0x120eb94f0;  1 drivers
v0x120e39800_0 .net "out", 0 0, L_0x120eb93c0;  alias, 1 drivers
v0x120e398b0_0 .net "vld", 0 0, L_0x120eb90b0;  alias, 1 drivers
L_0x120eb9190 .part L_0x120eb94f0, 1, 1;
L_0x120eb9320 .part L_0x120eb94f0, 0, 1;
S_0x120e390a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e38cc0;
 .timescale -9 -12;
L_0x120eb9270 .functor NOT 1, L_0x120eb9190, C4<0>, C4<0>, C4<0>;
L_0x120eb93c0 .functor AND 1, L_0x120eb9270, L_0x120eb9320, C4<1>, C4<1>;
v0x120e39260_0 .net *"_ivl_2", 0 0, L_0x120eb9190;  1 drivers
v0x120e39320_0 .net *"_ivl_3", 0 0, L_0x120eb9270;  1 drivers
v0x120e393c0_0 .net *"_ivl_5", 0 0, L_0x120eb9320;  1 drivers
L_0x120eb90b0 .reduce/or L_0x120eb94f0;
S_0x120e39450 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e38cc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e39450
v0x120e396a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x120e396a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e396a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_229.478 ;
    %load/vec4 v0x120e396a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_229.479, 5;
    %load/vec4 v0x120e396a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e396a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_229.478;
T_229.479 ;
    %end;
S_0x120e39eb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e37ad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e39eb0
v0x120e3a100_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e3a100_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e3a100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_230.480 ;
    %load/vec4 v0x120e3a100_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_230.481, 5;
    %load/vec4 v0x120e3a100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e3a100_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_230.480;
T_230.481 ;
    %end;
S_0x120e3a420 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e37910;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e3a5f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e3a630 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e3cb50_0 .net "in", 3 0, L_0x120eb9010;  1 drivers
v0x120e3cc10_0 .net "out", 1 0, L_0x120eb8eb0;  alias, 1 drivers
v0x120e3ccc0_0 .net "vld", 0 0, L_0x120eb8c00;  alias, 1 drivers
L_0x120eb85c0 .part L_0x120eb9010, 0, 2;
L_0x120eb8ae0 .part L_0x120eb9010, 2, 2;
S_0x120e3a800 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e3a420;
 .timescale -9 -12;
L_0x120eb8c00 .functor OR 1, L_0x120eb8180, L_0x120eb86e0, C4<0>, C4<0>;
L_0x128044030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e3c350_0 .net/2u *"_ivl_4", 0 0, L_0x128044030;  1 drivers
v0x120e3c410_0 .net *"_ivl_6", 1 0, L_0x120eb8cb0;  1 drivers
v0x120e3c4b0_0 .net *"_ivl_8", 1 0, L_0x120eb8d90;  1 drivers
v0x120e3c560_0 .net "out_h", 0 0, L_0x120eb89b0;  1 drivers
v0x120e3c620_0 .net "out_l", 0 0, L_0x120eb8490;  1 drivers
v0x120e3c6f0_0 .net "out_vh", 0 0, L_0x120eb86e0;  1 drivers
v0x120e3c7a0_0 .net "out_vl", 0 0, L_0x120eb8180;  1 drivers
L_0x120eb8cb0 .concat [ 1 1 0 0], L_0x120eb89b0, L_0x128044030;
L_0x120eb8d90 .concat [ 1 1 0 0], L_0x120eb8490, L_0x120eb8180;
L_0x120eb8eb0 .functor MUXZ 2, L_0x120eb8d90, L_0x120eb8cb0, L_0x120eb86e0, C4<>;
S_0x120e3a9c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e3a800;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e3a6b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e3a6f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e3b3f0_0 .net "in", 1 0, L_0x120eb8ae0;  1 drivers
v0x120e3b4b0_0 .net "out", 0 0, L_0x120eb89b0;  alias, 1 drivers
v0x120e3b560_0 .net "vld", 0 0, L_0x120eb86e0;  alias, 1 drivers
L_0x120eb8780 .part L_0x120eb8ae0, 1, 1;
L_0x120eb8910 .part L_0x120eb8ae0, 0, 1;
S_0x120e3ad40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e3a9c0;
 .timescale -9 -12;
L_0x120eb8860 .functor NOT 1, L_0x120eb8780, C4<0>, C4<0>, C4<0>;
L_0x120eb89b0 .functor AND 1, L_0x120eb8860, L_0x120eb8910, C4<1>, C4<1>;
v0x120e3af10_0 .net *"_ivl_2", 0 0, L_0x120eb8780;  1 drivers
v0x120e3afd0_0 .net *"_ivl_3", 0 0, L_0x120eb8860;  1 drivers
v0x120e3b070_0 .net *"_ivl_5", 0 0, L_0x120eb8910;  1 drivers
L_0x120eb86e0 .reduce/or L_0x120eb8ae0;
S_0x120e3b100 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e3a9c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e3b100
v0x120e3b350_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e3b350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e3b350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_231.482 ;
    %load/vec4 v0x120e3b350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_231.483, 5;
    %load/vec4 v0x120e3b350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e3b350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_231.482;
T_231.483 ;
    %end;
S_0x120e3b660 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e3a800;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e3b830 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e3b870 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e3c0e0_0 .net "in", 1 0, L_0x120eb85c0;  1 drivers
v0x120e3c1a0_0 .net "out", 0 0, L_0x120eb8490;  alias, 1 drivers
v0x120e3c250_0 .net "vld", 0 0, L_0x120eb8180;  alias, 1 drivers
L_0x120eb8260 .part L_0x120eb85c0, 1, 1;
L_0x120eb83f0 .part L_0x120eb85c0, 0, 1;
S_0x120e3ba40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e3b660;
 .timescale -9 -12;
L_0x120eb8340 .functor NOT 1, L_0x120eb8260, C4<0>, C4<0>, C4<0>;
L_0x120eb8490 .functor AND 1, L_0x120eb8340, L_0x120eb83f0, C4<1>, C4<1>;
v0x120e3bc00_0 .net *"_ivl_2", 0 0, L_0x120eb8260;  1 drivers
v0x120e3bcc0_0 .net *"_ivl_3", 0 0, L_0x120eb8340;  1 drivers
v0x120e3bd60_0 .net *"_ivl_5", 0 0, L_0x120eb83f0;  1 drivers
L_0x120eb8180 .reduce/or L_0x120eb85c0;
S_0x120e3bdf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e3b660;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e3bdf0
v0x120e3c040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e3c040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e3c040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_232.484 ;
    %load/vec4 v0x120e3c040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_232.485, 5;
    %load/vec4 v0x120e3c040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e3c040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_232.484;
T_232.485 ;
    %end;
S_0x120e3c850 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e3a420;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e3c850
v0x120e3caa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e3caa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e3caa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_233.486 ;
    %load/vec4 v0x120e3caa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_233.487, 5;
    %load/vec4 v0x120e3caa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e3caa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_233.486;
T_233.487 ;
    %end;
S_0x120e3d2c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e37530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e3d2c0
v0x120e3d510_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x120e3d510_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e3d510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_234.488 ;
    %load/vec4 v0x120e3d510_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_234.489, 5;
    %load/vec4 v0x120e3d510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e3d510_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_234.488;
T_234.489 ;
    %end;
S_0x120e3dd30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e30d30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e3dd30
v0x120e3df80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x120e3df80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e3df80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_235.490 ;
    %load/vec4 v0x120e3df80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_235.491, 5;
    %load/vec4 v0x120e3df80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e3df80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_235.490;
T_235.491 ;
    %end;
S_0x120e3e2a0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x120e30980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e3e2a0
v0x120e3e500_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x120e3e500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e3e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_236.492 ;
    %load/vec4 v0x120e3e500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_236.493, 5;
    %load/vec4 v0x120e3e500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e3e500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_236.492;
T_236.493 ;
    %end;
S_0x120e3f530 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x120e3f6f0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x120e3f730 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x120e3f770 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x120ebe6c0 .functor BUFZ 16, L_0x120eb7cf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x120ebe810 .functor NOT 16, L_0x120ebe6c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x128044618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x120ec3570 .functor XOR 1, L_0x120ebe730, L_0x128044618, C4<0>, C4<0>;
v0x120e4f4b0_0 .net/2u *"_ivl_10", 0 0, L_0x128044618;  1 drivers
v0x120e4f560_0 .net *"_ivl_12", 0 0, L_0x120ec3570;  1 drivers
L_0x128044660 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x120e4f610_0 .net/2u *"_ivl_16", 3 0, L_0x128044660;  1 drivers
v0x120e4f6d0_0 .net *"_ivl_18", 3 0, L_0x120ec37c0;  1 drivers
v0x120e4f780_0 .net *"_ivl_23", 13 0, L_0x120ec4ae0;  1 drivers
L_0x1280447c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120e4f870_0 .net/2u *"_ivl_24", 1 0, L_0x1280447c8;  1 drivers
v0x120e4f920_0 .net *"_ivl_4", 15 0, L_0x120ebe810;  1 drivers
v0x120e4f9d0_0 .net *"_ivl_9", 14 0, L_0x120ec34d0;  1 drivers
v0x120e4fa80_0 .net "exp", 1 0, L_0x120ec4ce0;  alias, 1 drivers
v0x120e4fb90_0 .net "in", 15 0, L_0x120eb7cf0;  alias, 1 drivers
v0x120e4fc40_0 .net "k", 3 0, L_0x120ec3330;  1 drivers
v0x120e4fce0_0 .net "mant", 13 0, L_0x120ec4e10;  alias, 1 drivers
v0x120e4fd90_0 .net "rc", 0 0, L_0x120ebe730;  alias, 1 drivers
v0x120e4fe30_0 .net "regime", 3 0, L_0x120ec38c0;  alias, 1 drivers
v0x120e4fee0_0 .net "xin", 15 0, L_0x120ebe6c0;  1 drivers
v0x120e4ff90_0 .net "xin_r", 15 0, L_0x120ebe880;  1 drivers
v0x120e50040_0 .net "xin_tmp", 15 0, L_0x120ec49f0;  1 drivers
L_0x120ebe730 .part L_0x120ebe6c0, 14, 1;
L_0x120ebe880 .functor MUXZ 16, L_0x120ebe6c0, L_0x120ebe810, L_0x120ebe730, C4<>;
L_0x120ec34d0 .part L_0x120ebe880, 0, 15;
L_0x120ec3660 .concat [ 1 15 0 0], L_0x120ec3570, L_0x120ec34d0;
L_0x120ec37c0 .arith/sub 4, L_0x120ec3330, L_0x128044660;
L_0x120ec38c0 .functor MUXZ 4, L_0x120ec3330, L_0x120ec37c0, L_0x120ebe730, C4<>;
L_0x120ec4ae0 .part L_0x120ebe6c0, 0, 14;
L_0x120ec4bc0 .concat [ 2 14 0 0], L_0x1280447c8, L_0x120ec4ae0;
L_0x120ec4ce0 .part L_0x120ec49f0, 14, 2;
L_0x120ec4e10 .part L_0x120ec49f0, 0, 14;
S_0x120e3f940 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x120e3f530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e3f940
v0x120e3fbc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.log2 ;
    %load/vec4 v0x120e3fbc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e3fbc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_237.494 ;
    %load/vec4 v0x120e3fbc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_237.495, 5;
    %load/vec4 v0x120e3fbc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e3fbc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_237.494;
T_237.495 ;
    %end;
S_0x120e3fc70 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x120e3f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x120e3fe40 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x120e3fe80 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x120ec49f0 .functor BUFZ 16, L_0x120ec4480, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x128044780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e40fc0_0 .net *"_ivl_10", 0 0, L_0x128044780;  1 drivers
v0x120e41080_0 .net *"_ivl_5", 0 0, L_0x120ec45a0;  1 drivers
v0x120e41130_0 .net *"_ivl_6", 15 0, L_0x120ec4710;  1 drivers
v0x120e411f0_0 .net *"_ivl_8", 14 0, L_0x120ec4640;  1 drivers
v0x120e412a0_0 .net "a", 15 0, L_0x120ec4bc0;  1 drivers
v0x120e41390_0 .net "b", 3 0, L_0x120ec3330;  alias, 1 drivers
v0x120e41440_0 .net "c", 15 0, L_0x120ec49f0;  alias, 1 drivers
v0x120e414f0 .array "tmp", 0 3;
v0x120e414f0_0 .net v0x120e414f0 0, 15 0, L_0x120ec4850; 1 drivers
v0x120e414f0_1 .net v0x120e414f0 1, 15 0, L_0x120ec3c40; 1 drivers
v0x120e414f0_2 .net v0x120e414f0 2, 15 0, L_0x120ec40c0; 1 drivers
v0x120e414f0_3 .net v0x120e414f0 3, 15 0, L_0x120ec4480; 1 drivers
L_0x120ec39e0 .part L_0x120ec3330, 1, 1;
L_0x120ec3da0 .part L_0x120ec3330, 2, 1;
L_0x120ec41e0 .part L_0x120ec3330, 3, 1;
L_0x120ec45a0 .part L_0x120ec3330, 0, 1;
L_0x120ec4640 .part L_0x120ec4bc0, 0, 15;
L_0x120ec4710 .concat [ 1 15 0 0], L_0x128044780, L_0x120ec4640;
L_0x120ec4850 .functor MUXZ 16, L_0x120ec4bc0, L_0x120ec4710, L_0x120ec45a0, C4<>;
S_0x120e40070 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x120e3fc70;
 .timescale -9 -12;
P_0x120e40240 .param/l "i" 1 4 296, +C4<01>;
v0x120e402e0_0 .net *"_ivl_1", 0 0, L_0x120ec39e0;  1 drivers
v0x120e40370_0 .net *"_ivl_3", 15 0, L_0x120ec3b20;  1 drivers
v0x120e40400_0 .net *"_ivl_5", 13 0, L_0x120ec3a80;  1 drivers
L_0x1280446a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120e40490_0 .net *"_ivl_7", 1 0, L_0x1280446a8;  1 drivers
L_0x120ec3a80 .part L_0x120ec4850, 0, 14;
L_0x120ec3b20 .concat [ 2 14 0 0], L_0x1280446a8, L_0x120ec3a80;
L_0x120ec3c40 .functor MUXZ 16, L_0x120ec4850, L_0x120ec3b20, L_0x120ec39e0, C4<>;
S_0x120e40530 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x120e3fc70;
 .timescale -9 -12;
P_0x120e40710 .param/l "i" 1 4 296, +C4<010>;
v0x120e407a0_0 .net *"_ivl_1", 0 0, L_0x120ec3da0;  1 drivers
v0x120e40850_0 .net *"_ivl_3", 15 0, L_0x120ec3fe0;  1 drivers
v0x120e40900_0 .net *"_ivl_5", 11 0, L_0x120ec3f40;  1 drivers
L_0x1280446f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x120e409c0_0 .net *"_ivl_7", 3 0, L_0x1280446f0;  1 drivers
L_0x120ec3f40 .part L_0x120ec3c40, 0, 12;
L_0x120ec3fe0 .concat [ 4 12 0 0], L_0x1280446f0, L_0x120ec3f40;
L_0x120ec40c0 .functor MUXZ 16, L_0x120ec3c40, L_0x120ec3fe0, L_0x120ec3da0, C4<>;
S_0x120e40a70 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x120e3fc70;
 .timescale -9 -12;
P_0x120e40c60 .param/l "i" 1 4 296, +C4<011>;
v0x120e40cf0_0 .net *"_ivl_1", 0 0, L_0x120ec41e0;  1 drivers
v0x120e40da0_0 .net *"_ivl_3", 15 0, L_0x120ec4360;  1 drivers
v0x120e40e50_0 .net *"_ivl_5", 7 0, L_0x120ec4280;  1 drivers
L_0x128044738 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x120e40f10_0 .net *"_ivl_7", 7 0, L_0x128044738;  1 drivers
L_0x120ec4280 .part L_0x120ec40c0, 0, 8;
L_0x120ec4360 .concat [ 8 8 0 0], L_0x128044738, L_0x120ec4280;
L_0x120ec4480 .functor MUXZ 16, L_0x120ec40c0, L_0x120ec4360, L_0x120ec41e0, C4<>;
S_0x120e41620 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x120e3f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x120e417e0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x120e41820 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x120e4f250_0 .net "in", 15 0, L_0x120ec3660;  1 drivers
v0x120e4f320_0 .net "out", 3 0, L_0x120ec3330;  alias, 1 drivers
v0x120e4f3f0_0 .net "vld", 0 0, L_0x120ec3080;  1 drivers
S_0x120e419d0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x120e41620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e418a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x120e418e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x120e4ecd0_0 .net "in", 15 0, L_0x120ec3660;  alias, 1 drivers
v0x120e4ed90_0 .net "out", 3 0, L_0x120ec3330;  alias, 1 drivers
v0x120e4ee50_0 .net "vld", 0 0, L_0x120ec3080;  alias, 1 drivers
L_0x120ec0c50 .part L_0x120ec3660, 0, 8;
L_0x120ec2fe0 .part L_0x120ec3660, 8, 8;
S_0x120e41d50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e419d0;
 .timescale -9 -12;
L_0x120ec3080 .functor OR 1, L_0x120ec0840, L_0x120ec2bd0, C4<0>, C4<0>;
L_0x1280445d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e4e4d0_0 .net/2u *"_ivl_4", 0 0, L_0x1280445d0;  1 drivers
v0x120e4e590_0 .net *"_ivl_6", 3 0, L_0x120ec3130;  1 drivers
v0x120e4e630_0 .net *"_ivl_8", 3 0, L_0x120ec3210;  1 drivers
v0x120e4e6e0_0 .net "out_h", 2 0, L_0x120ec2e80;  1 drivers
v0x120e4e7a0_0 .net "out_l", 2 0, L_0x120ec0af0;  1 drivers
v0x120e4e870_0 .net "out_vh", 0 0, L_0x120ec2bd0;  1 drivers
v0x120e4e920_0 .net "out_vl", 0 0, L_0x120ec0840;  1 drivers
L_0x120ec3130 .concat [ 3 1 0 0], L_0x120ec2e80, L_0x1280445d0;
L_0x120ec3210 .concat [ 3 1 0 0], L_0x120ec0af0, L_0x120ec0840;
L_0x120ec3330 .functor MUXZ 4, L_0x120ec3210, L_0x120ec3130, L_0x120ec2bd0, C4<>;
S_0x120e41f20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e41d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e41be0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x120e41c20 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x120e47f60_0 .net "in", 7 0, L_0x120ec2fe0;  1 drivers
v0x120e48020_0 .net "out", 2 0, L_0x120ec2e80;  alias, 1 drivers
v0x120e480d0_0 .net "vld", 0 0, L_0x120ec2bd0;  alias, 1 drivers
L_0x120ec1bc0 .part L_0x120ec2fe0, 0, 4;
L_0x120ec2af0 .part L_0x120ec2fe0, 4, 4;
S_0x120e422a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e41f20;
 .timescale -9 -12;
L_0x120ec2bd0 .functor OR 1, L_0x120ec17b0, L_0x120ec26e0, C4<0>, C4<0>;
L_0x128044588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e47760_0 .net/2u *"_ivl_4", 0 0, L_0x128044588;  1 drivers
v0x120e47820_0 .net *"_ivl_6", 2 0, L_0x120ec2c80;  1 drivers
v0x120e478c0_0 .net *"_ivl_8", 2 0, L_0x120ec2d60;  1 drivers
v0x120e47970_0 .net "out_h", 1 0, L_0x120ec2990;  1 drivers
v0x120e47a30_0 .net "out_l", 1 0, L_0x120ec1a60;  1 drivers
v0x120e47b00_0 .net "out_vh", 0 0, L_0x120ec26e0;  1 drivers
v0x120e47bb0_0 .net "out_vl", 0 0, L_0x120ec17b0;  1 drivers
L_0x120ec2c80 .concat [ 2 1 0 0], L_0x120ec2990, L_0x128044588;
L_0x120ec2d60 .concat [ 2 1 0 0], L_0x120ec1a60, L_0x120ec17b0;
L_0x120ec2e80 .functor MUXZ 3, L_0x120ec2d60, L_0x120ec2c80, L_0x120ec26e0, C4<>;
S_0x120e42470 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e422a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e42130 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e42170 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e44b50_0 .net "in", 3 0, L_0x120ec2af0;  1 drivers
v0x120e44c10_0 .net "out", 1 0, L_0x120ec2990;  alias, 1 drivers
v0x120e44cc0_0 .net "vld", 0 0, L_0x120ec26e0;  alias, 1 drivers
L_0x120ec20a0 .part L_0x120ec2af0, 0, 2;
L_0x120ec25c0 .part L_0x120ec2af0, 2, 2;
S_0x120e427f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e42470;
 .timescale -9 -12;
L_0x120ec26e0 .functor OR 1, L_0x120ec1c60, L_0x120ec21c0, C4<0>, C4<0>;
L_0x128044540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e44350_0 .net/2u *"_ivl_4", 0 0, L_0x128044540;  1 drivers
v0x120e44410_0 .net *"_ivl_6", 1 0, L_0x120ec2790;  1 drivers
v0x120e444b0_0 .net *"_ivl_8", 1 0, L_0x120ec2870;  1 drivers
v0x120e44560_0 .net "out_h", 0 0, L_0x120ec2490;  1 drivers
v0x120e44620_0 .net "out_l", 0 0, L_0x120ec1f70;  1 drivers
v0x120e446f0_0 .net "out_vh", 0 0, L_0x120ec21c0;  1 drivers
v0x120e447a0_0 .net "out_vl", 0 0, L_0x120ec1c60;  1 drivers
L_0x120ec2790 .concat [ 1 1 0 0], L_0x120ec2490, L_0x128044540;
L_0x120ec2870 .concat [ 1 1 0 0], L_0x120ec1f70, L_0x120ec1c60;
L_0x120ec2990 .functor MUXZ 2, L_0x120ec2870, L_0x120ec2790, L_0x120ec21c0, C4<>;
S_0x120e429c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e427f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e42680 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e426c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e433f0_0 .net "in", 1 0, L_0x120ec25c0;  1 drivers
v0x120e434b0_0 .net "out", 0 0, L_0x120ec2490;  alias, 1 drivers
v0x120e43560_0 .net "vld", 0 0, L_0x120ec21c0;  alias, 1 drivers
L_0x120ec2260 .part L_0x120ec25c0, 1, 1;
L_0x120ec23f0 .part L_0x120ec25c0, 0, 1;
S_0x120e42d40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e429c0;
 .timescale -9 -12;
L_0x120ec2340 .functor NOT 1, L_0x120ec2260, C4<0>, C4<0>, C4<0>;
L_0x120ec2490 .functor AND 1, L_0x120ec2340, L_0x120ec23f0, C4<1>, C4<1>;
v0x120e42f10_0 .net *"_ivl_2", 0 0, L_0x120ec2260;  1 drivers
v0x120e42fd0_0 .net *"_ivl_3", 0 0, L_0x120ec2340;  1 drivers
v0x120e43070_0 .net *"_ivl_5", 0 0, L_0x120ec23f0;  1 drivers
L_0x120ec21c0 .reduce/or L_0x120ec25c0;
S_0x120e43100 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e429c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e43100
v0x120e43350_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x120e43350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e43350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_238.496 ;
    %load/vec4 v0x120e43350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_238.497, 5;
    %load/vec4 v0x120e43350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e43350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_238.496;
T_238.497 ;
    %end;
S_0x120e43660 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e427f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e43830 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e43870 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e440e0_0 .net "in", 1 0, L_0x120ec20a0;  1 drivers
v0x120e441a0_0 .net "out", 0 0, L_0x120ec1f70;  alias, 1 drivers
v0x120e44250_0 .net "vld", 0 0, L_0x120ec1c60;  alias, 1 drivers
L_0x120ec1d40 .part L_0x120ec20a0, 1, 1;
L_0x120ec1ed0 .part L_0x120ec20a0, 0, 1;
S_0x120e43a40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e43660;
 .timescale -9 -12;
L_0x120ec1e20 .functor NOT 1, L_0x120ec1d40, C4<0>, C4<0>, C4<0>;
L_0x120ec1f70 .functor AND 1, L_0x120ec1e20, L_0x120ec1ed0, C4<1>, C4<1>;
v0x120e43c00_0 .net *"_ivl_2", 0 0, L_0x120ec1d40;  1 drivers
v0x120e43cc0_0 .net *"_ivl_3", 0 0, L_0x120ec1e20;  1 drivers
v0x120e43d60_0 .net *"_ivl_5", 0 0, L_0x120ec1ed0;  1 drivers
L_0x120ec1c60 .reduce/or L_0x120ec20a0;
S_0x120e43df0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e43660;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e43df0
v0x120e44040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x120e44040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e44040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_239.498 ;
    %load/vec4 v0x120e44040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_239.499, 5;
    %load/vec4 v0x120e44040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e44040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_239.498;
T_239.499 ;
    %end;
S_0x120e44850 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e42470;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e44850
v0x120e44aa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x120e44aa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e44aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_240.500 ;
    %load/vec4 v0x120e44aa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_240.501, 5;
    %load/vec4 v0x120e44aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e44aa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_240.500;
T_240.501 ;
    %end;
S_0x120e44dc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e422a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e44f90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e44fd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e474f0_0 .net "in", 3 0, L_0x120ec1bc0;  1 drivers
v0x120e475b0_0 .net "out", 1 0, L_0x120ec1a60;  alias, 1 drivers
v0x120e47660_0 .net "vld", 0 0, L_0x120ec17b0;  alias, 1 drivers
L_0x120ec1170 .part L_0x120ec1bc0, 0, 2;
L_0x120ec1690 .part L_0x120ec1bc0, 2, 2;
S_0x120e451a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e44dc0;
 .timescale -9 -12;
L_0x120ec17b0 .functor OR 1, L_0x120ec0d30, L_0x120ec1290, C4<0>, C4<0>;
L_0x1280444f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e46cf0_0 .net/2u *"_ivl_4", 0 0, L_0x1280444f8;  1 drivers
v0x120e46db0_0 .net *"_ivl_6", 1 0, L_0x120ec1860;  1 drivers
v0x120e46e50_0 .net *"_ivl_8", 1 0, L_0x120ec1940;  1 drivers
v0x120e46f00_0 .net "out_h", 0 0, L_0x120ec1560;  1 drivers
v0x120e46fc0_0 .net "out_l", 0 0, L_0x120ec1040;  1 drivers
v0x120e47090_0 .net "out_vh", 0 0, L_0x120ec1290;  1 drivers
v0x120e47140_0 .net "out_vl", 0 0, L_0x120ec0d30;  1 drivers
L_0x120ec1860 .concat [ 1 1 0 0], L_0x120ec1560, L_0x1280444f8;
L_0x120ec1940 .concat [ 1 1 0 0], L_0x120ec1040, L_0x120ec0d30;
L_0x120ec1a60 .functor MUXZ 2, L_0x120ec1940, L_0x120ec1860, L_0x120ec1290, C4<>;
S_0x120e45360 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e451a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e45050 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e45090 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e45d90_0 .net "in", 1 0, L_0x120ec1690;  1 drivers
v0x120e45e50_0 .net "out", 0 0, L_0x120ec1560;  alias, 1 drivers
v0x120e45f00_0 .net "vld", 0 0, L_0x120ec1290;  alias, 1 drivers
L_0x120ec1330 .part L_0x120ec1690, 1, 1;
L_0x120ec14c0 .part L_0x120ec1690, 0, 1;
S_0x120e456e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e45360;
 .timescale -9 -12;
L_0x120ec1410 .functor NOT 1, L_0x120ec1330, C4<0>, C4<0>, C4<0>;
L_0x120ec1560 .functor AND 1, L_0x120ec1410, L_0x120ec14c0, C4<1>, C4<1>;
v0x120e458b0_0 .net *"_ivl_2", 0 0, L_0x120ec1330;  1 drivers
v0x120e45970_0 .net *"_ivl_3", 0 0, L_0x120ec1410;  1 drivers
v0x120e45a10_0 .net *"_ivl_5", 0 0, L_0x120ec14c0;  1 drivers
L_0x120ec1290 .reduce/or L_0x120ec1690;
S_0x120e45aa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e45360;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e45aa0
v0x120e45cf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e45cf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e45cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_241.502 ;
    %load/vec4 v0x120e45cf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_241.503, 5;
    %load/vec4 v0x120e45cf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e45cf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_241.502;
T_241.503 ;
    %end;
S_0x120e46000 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e451a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e461d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e46210 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e46a80_0 .net "in", 1 0, L_0x120ec1170;  1 drivers
v0x120e46b40_0 .net "out", 0 0, L_0x120ec1040;  alias, 1 drivers
v0x120e46bf0_0 .net "vld", 0 0, L_0x120ec0d30;  alias, 1 drivers
L_0x120ec0e10 .part L_0x120ec1170, 1, 1;
L_0x120ec0fa0 .part L_0x120ec1170, 0, 1;
S_0x120e463e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e46000;
 .timescale -9 -12;
L_0x120ec0ef0 .functor NOT 1, L_0x120ec0e10, C4<0>, C4<0>, C4<0>;
L_0x120ec1040 .functor AND 1, L_0x120ec0ef0, L_0x120ec0fa0, C4<1>, C4<1>;
v0x120e465a0_0 .net *"_ivl_2", 0 0, L_0x120ec0e10;  1 drivers
v0x120e46660_0 .net *"_ivl_3", 0 0, L_0x120ec0ef0;  1 drivers
v0x120e46700_0 .net *"_ivl_5", 0 0, L_0x120ec0fa0;  1 drivers
L_0x120ec0d30 .reduce/or L_0x120ec1170;
S_0x120e46790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e46000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e46790
v0x120e469e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e469e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e469e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_242.504 ;
    %load/vec4 v0x120e469e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_242.505, 5;
    %load/vec4 v0x120e469e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e469e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_242.504;
T_242.505 ;
    %end;
S_0x120e471f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e44dc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e471f0
v0x120e47440_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x120e47440_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e47440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_243.506 ;
    %load/vec4 v0x120e47440_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_243.507, 5;
    %load/vec4 v0x120e47440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e47440_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_243.506;
T_243.507 ;
    %end;
S_0x120e47c60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e41f20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e47c60
v0x120e47eb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x120e47eb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e47eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_244.508 ;
    %load/vec4 v0x120e47eb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_244.509, 5;
    %load/vec4 v0x120e47eb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e47eb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_244.508;
T_244.509 ;
    %end;
S_0x120e481d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e41d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e483a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x120e483e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x120e4e260_0 .net "in", 7 0, L_0x120ec0c50;  1 drivers
v0x120e4e320_0 .net "out", 2 0, L_0x120ec0af0;  alias, 1 drivers
v0x120e4e3d0_0 .net "vld", 0 0, L_0x120ec0840;  alias, 1 drivers
L_0x120ebf830 .part L_0x120ec0c50, 0, 4;
L_0x120ec0760 .part L_0x120ec0c50, 4, 4;
S_0x120e485b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e481d0;
 .timescale -9 -12;
L_0x120ec0840 .functor OR 1, L_0x120ebf420, L_0x120ec0350, C4<0>, C4<0>;
L_0x1280444b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e4da60_0 .net/2u *"_ivl_4", 0 0, L_0x1280444b0;  1 drivers
v0x120e4db20_0 .net *"_ivl_6", 2 0, L_0x120ec08f0;  1 drivers
v0x120e4dbc0_0 .net *"_ivl_8", 2 0, L_0x120ec09d0;  1 drivers
v0x120e4dc70_0 .net "out_h", 1 0, L_0x120ec0600;  1 drivers
v0x120e4dd30_0 .net "out_l", 1 0, L_0x120ebf6d0;  1 drivers
v0x120e4de00_0 .net "out_vh", 0 0, L_0x120ec0350;  1 drivers
v0x120e4deb0_0 .net "out_vl", 0 0, L_0x120ebf420;  1 drivers
L_0x120ec08f0 .concat [ 2 1 0 0], L_0x120ec0600, L_0x1280444b0;
L_0x120ec09d0 .concat [ 2 1 0 0], L_0x120ebf6d0, L_0x120ebf420;
L_0x120ec0af0 .functor MUXZ 3, L_0x120ec09d0, L_0x120ec08f0, L_0x120ec0350, C4<>;
S_0x120e48770 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e485b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e48460 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e484a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e4ae50_0 .net "in", 3 0, L_0x120ec0760;  1 drivers
v0x120e4af10_0 .net "out", 1 0, L_0x120ec0600;  alias, 1 drivers
v0x120e4afc0_0 .net "vld", 0 0, L_0x120ec0350;  alias, 1 drivers
L_0x120ebfd10 .part L_0x120ec0760, 0, 2;
L_0x120ec0230 .part L_0x120ec0760, 2, 2;
S_0x120e48af0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e48770;
 .timescale -9 -12;
L_0x120ec0350 .functor OR 1, L_0x120ebf8d0, L_0x120ebfe30, C4<0>, C4<0>;
L_0x128044468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e4a650_0 .net/2u *"_ivl_4", 0 0, L_0x128044468;  1 drivers
v0x120e4a710_0 .net *"_ivl_6", 1 0, L_0x120ec0400;  1 drivers
v0x120e4a7b0_0 .net *"_ivl_8", 1 0, L_0x120ec04e0;  1 drivers
v0x120e4a860_0 .net "out_h", 0 0, L_0x120ec0100;  1 drivers
v0x120e4a920_0 .net "out_l", 0 0, L_0x120ebfbe0;  1 drivers
v0x120e4a9f0_0 .net "out_vh", 0 0, L_0x120ebfe30;  1 drivers
v0x120e4aaa0_0 .net "out_vl", 0 0, L_0x120ebf8d0;  1 drivers
L_0x120ec0400 .concat [ 1 1 0 0], L_0x120ec0100, L_0x128044468;
L_0x120ec04e0 .concat [ 1 1 0 0], L_0x120ebfbe0, L_0x120ebf8d0;
L_0x120ec0600 .functor MUXZ 2, L_0x120ec04e0, L_0x120ec0400, L_0x120ebfe30, C4<>;
S_0x120e48cc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e48af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e48980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e489c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e496f0_0 .net "in", 1 0, L_0x120ec0230;  1 drivers
v0x120e497b0_0 .net "out", 0 0, L_0x120ec0100;  alias, 1 drivers
v0x120e49860_0 .net "vld", 0 0, L_0x120ebfe30;  alias, 1 drivers
L_0x120ebfed0 .part L_0x120ec0230, 1, 1;
L_0x120ec0060 .part L_0x120ec0230, 0, 1;
S_0x120e49040 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e48cc0;
 .timescale -9 -12;
L_0x120ebffb0 .functor NOT 1, L_0x120ebfed0, C4<0>, C4<0>, C4<0>;
L_0x120ec0100 .functor AND 1, L_0x120ebffb0, L_0x120ec0060, C4<1>, C4<1>;
v0x120e49210_0 .net *"_ivl_2", 0 0, L_0x120ebfed0;  1 drivers
v0x120e492d0_0 .net *"_ivl_3", 0 0, L_0x120ebffb0;  1 drivers
v0x120e49370_0 .net *"_ivl_5", 0 0, L_0x120ec0060;  1 drivers
L_0x120ebfe30 .reduce/or L_0x120ec0230;
S_0x120e49400 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e48cc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e49400
v0x120e49650_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x120e49650_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e49650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_245.510 ;
    %load/vec4 v0x120e49650_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_245.511, 5;
    %load/vec4 v0x120e49650_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e49650_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_245.510;
T_245.511 ;
    %end;
S_0x120e49960 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e48af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e49b30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e49b70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e4a3e0_0 .net "in", 1 0, L_0x120ebfd10;  1 drivers
v0x120e4a4a0_0 .net "out", 0 0, L_0x120ebfbe0;  alias, 1 drivers
v0x120e4a550_0 .net "vld", 0 0, L_0x120ebf8d0;  alias, 1 drivers
L_0x120ebf9b0 .part L_0x120ebfd10, 1, 1;
L_0x120ebfb40 .part L_0x120ebfd10, 0, 1;
S_0x120e49d40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e49960;
 .timescale -9 -12;
L_0x120ebfa90 .functor NOT 1, L_0x120ebf9b0, C4<0>, C4<0>, C4<0>;
L_0x120ebfbe0 .functor AND 1, L_0x120ebfa90, L_0x120ebfb40, C4<1>, C4<1>;
v0x120e49f00_0 .net *"_ivl_2", 0 0, L_0x120ebf9b0;  1 drivers
v0x120e49fc0_0 .net *"_ivl_3", 0 0, L_0x120ebfa90;  1 drivers
v0x120e4a060_0 .net *"_ivl_5", 0 0, L_0x120ebfb40;  1 drivers
L_0x120ebf8d0 .reduce/or L_0x120ebfd10;
S_0x120e4a0f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e49960;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e4a0f0
v0x120e4a340_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x120e4a340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e4a340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_246.512 ;
    %load/vec4 v0x120e4a340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_246.513, 5;
    %load/vec4 v0x120e4a340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e4a340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_246.512;
T_246.513 ;
    %end;
S_0x120e4ab50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e48770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e4ab50
v0x120e4ada0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e4ada0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e4ada0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_247.514 ;
    %load/vec4 v0x120e4ada0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_247.515, 5;
    %load/vec4 v0x120e4ada0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e4ada0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_247.514;
T_247.515 ;
    %end;
S_0x120e4b0c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e485b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e4b290 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x120e4b2d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x120e4d7f0_0 .net "in", 3 0, L_0x120ebf830;  1 drivers
v0x120e4d8b0_0 .net "out", 1 0, L_0x120ebf6d0;  alias, 1 drivers
v0x120e4d960_0 .net "vld", 0 0, L_0x120ebf420;  alias, 1 drivers
L_0x120ebede0 .part L_0x120ebf830, 0, 2;
L_0x120ebf300 .part L_0x120ebf830, 2, 2;
S_0x120e4b4a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x120e4b0c0;
 .timescale -9 -12;
L_0x120ebf420 .functor OR 1, L_0x120ebe9a0, L_0x120ebef00, C4<0>, C4<0>;
L_0x128044420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e4cff0_0 .net/2u *"_ivl_4", 0 0, L_0x128044420;  1 drivers
v0x120e4d0b0_0 .net *"_ivl_6", 1 0, L_0x120ebf4d0;  1 drivers
v0x120e4d150_0 .net *"_ivl_8", 1 0, L_0x120ebf5b0;  1 drivers
v0x120e4d200_0 .net "out_h", 0 0, L_0x120ebf1d0;  1 drivers
v0x120e4d2c0_0 .net "out_l", 0 0, L_0x120ebecb0;  1 drivers
v0x120e4d390_0 .net "out_vh", 0 0, L_0x120ebef00;  1 drivers
v0x120e4d440_0 .net "out_vl", 0 0, L_0x120ebe9a0;  1 drivers
L_0x120ebf4d0 .concat [ 1 1 0 0], L_0x120ebf1d0, L_0x128044420;
L_0x120ebf5b0 .concat [ 1 1 0 0], L_0x120ebecb0, L_0x120ebe9a0;
L_0x120ebf6d0 .functor MUXZ 2, L_0x120ebf5b0, L_0x120ebf4d0, L_0x120ebef00, C4<>;
S_0x120e4b660 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x120e4b4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e4b350 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e4b390 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e4c090_0 .net "in", 1 0, L_0x120ebf300;  1 drivers
v0x120e4c150_0 .net "out", 0 0, L_0x120ebf1d0;  alias, 1 drivers
v0x120e4c200_0 .net "vld", 0 0, L_0x120ebef00;  alias, 1 drivers
L_0x120ebefa0 .part L_0x120ebf300, 1, 1;
L_0x120ebf130 .part L_0x120ebf300, 0, 1;
S_0x120e4b9e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e4b660;
 .timescale -9 -12;
L_0x120ebf080 .functor NOT 1, L_0x120ebefa0, C4<0>, C4<0>, C4<0>;
L_0x120ebf1d0 .functor AND 1, L_0x120ebf080, L_0x120ebf130, C4<1>, C4<1>;
v0x120e4bbb0_0 .net *"_ivl_2", 0 0, L_0x120ebefa0;  1 drivers
v0x120e4bc70_0 .net *"_ivl_3", 0 0, L_0x120ebf080;  1 drivers
v0x120e4bd10_0 .net *"_ivl_5", 0 0, L_0x120ebf130;  1 drivers
L_0x120ebef00 .reduce/or L_0x120ebf300;
S_0x120e4bda0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e4b660;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e4bda0
v0x120e4bff0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x120e4bff0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e4bff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_248.516 ;
    %load/vec4 v0x120e4bff0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_248.517, 5;
    %load/vec4 v0x120e4bff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e4bff0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_248.516;
T_248.517 ;
    %end;
S_0x120e4c300 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x120e4b4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x120e4c4d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x120e4c510 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x120e4cd80_0 .net "in", 1 0, L_0x120ebede0;  1 drivers
v0x120e4ce40_0 .net "out", 0 0, L_0x120ebecb0;  alias, 1 drivers
v0x120e4cef0_0 .net "vld", 0 0, L_0x120ebe9a0;  alias, 1 drivers
L_0x120ebea80 .part L_0x120ebede0, 1, 1;
L_0x120ebec10 .part L_0x120ebede0, 0, 1;
S_0x120e4c6e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x120e4c300;
 .timescale -9 -12;
L_0x120ebeb60 .functor NOT 1, L_0x120ebea80, C4<0>, C4<0>, C4<0>;
L_0x120ebecb0 .functor AND 1, L_0x120ebeb60, L_0x120ebec10, C4<1>, C4<1>;
v0x120e4c8a0_0 .net *"_ivl_2", 0 0, L_0x120ebea80;  1 drivers
v0x120e4c960_0 .net *"_ivl_3", 0 0, L_0x120ebeb60;  1 drivers
v0x120e4ca00_0 .net *"_ivl_5", 0 0, L_0x120ebec10;  1 drivers
L_0x120ebe9a0 .reduce/or L_0x120ebede0;
S_0x120e4ca90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e4c300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e4ca90
v0x120e4cce0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e4cce0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e4cce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_249.518 ;
    %load/vec4 v0x120e4cce0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_249.519, 5;
    %load/vec4 v0x120e4cce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e4cce0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_249.518;
T_249.519 ;
    %end;
S_0x120e4d4f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e4b0c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e4d4f0
v0x120e4d740_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x120e4d740_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e4d740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_250.520 ;
    %load/vec4 v0x120e4d740_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_250.521, 5;
    %load/vec4 v0x120e4d740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e4d740_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_250.520;
T_250.521 ;
    %end;
S_0x120e4df60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e481d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e4df60
v0x120e4e1b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x120e4e1b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e4e1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_251.522 ;
    %load/vec4 v0x120e4e1b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_251.523, 5;
    %load/vec4 v0x120e4e1b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e4e1b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_251.522;
T_251.523 ;
    %end;
S_0x120e4e9d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x120e419d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e4e9d0
v0x120e4ec20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x120e4ec20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e4ec20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_252.524 ;
    %load/vec4 v0x120e4ec20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_252.525, 5;
    %load/vec4 v0x120e4ec20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e4ec20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_252.524;
T_252.525 ;
    %end;
S_0x120e4ef40 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x120e41620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x120e4ef40
v0x120e4f1a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x120e4f1a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x120e4f1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_253.526 ;
    %load/vec4 v0x120e4f1a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_253.527, 5;
    %load/vec4 v0x120e4f1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x120e4f1a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_253.526;
T_253.527 ;
    %end;
S_0x120e501d0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x120e50490 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x128044a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e50a50_0 .net/2u *"_ivl_0", 0 0, L_0x128044a50;  1 drivers
L_0x128044a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e50b10_0 .net/2u *"_ivl_4", 0 0, L_0x128044a98;  1 drivers
v0x120e50bb0_0 .net "a", 6 0, L_0x120ec6d30;  1 drivers
v0x120e50c60_0 .net "ain", 7 0, L_0x120ec69f0;  1 drivers
v0x120e50d20_0 .net "b", 6 0, L_0x120ec6030;  1 drivers
v0x120e50e00_0 .net "bin", 7 0, L_0x120ec6b10;  1 drivers
v0x120e50ea0_0 .net "c", 7 0, L_0x120ec6c30;  alias, 1 drivers
L_0x120ec69f0 .concat [ 7 1 0 0], L_0x120ec6d30, L_0x128044a50;
L_0x120ec6b10 .concat [ 7 1 0 0], L_0x120ec6030, L_0x128044a98;
S_0x120e505a0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x120e501d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x120e50760 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x120e50510_0 .net "a", 7 0, L_0x120ec69f0;  alias, 1 drivers
v0x120e50890_0 .net "b", 7 0, L_0x120ec6b10;  alias, 1 drivers
v0x120e50940_0 .net "c", 7 0, L_0x120ec6c30;  alias, 1 drivers
L_0x120ec6c30 .arith/sub 8, L_0x120ec69f0, L_0x120ec6b10;
S_0x120e50f90 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x120e152a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x120e51150 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x120e51190 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x120ecfc90 .functor NOT 7, L_0x120ed07b0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x120ed0020 .functor NOT 1, L_0x120ecff80, C4<0>, C4<0>, C4<0>;
L_0x120ed0250 .functor OR 1, L_0x120ed0020, L_0x120ed0170, C4<0>, C4<0>;
v0x120e51800_0 .net *"_ivl_10", 0 0, L_0x120ed0020;  1 drivers
v0x120e518b0_0 .net *"_ivl_13", 1 0, L_0x120ed0090;  1 drivers
v0x120e51960_0 .net *"_ivl_15", 0 0, L_0x120ed0170;  1 drivers
v0x120e51a10_0 .net *"_ivl_17", 0 0, L_0x120ed0250;  1 drivers
v0x120e51ab0_0 .net *"_ivl_19", 3 0, L_0x120ed0340;  1 drivers
L_0x128045230 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x120e51ba0_0 .net/2u *"_ivl_20", 3 0, L_0x128045230;  1 drivers
v0x120e51c50_0 .net *"_ivl_22", 3 0, L_0x120ed0420;  1 drivers
v0x120e51d00_0 .net *"_ivl_25", 3 0, L_0x120ed0560;  1 drivers
v0x120e51db0_0 .net *"_ivl_5", 0 0, L_0x120ecfd80;  1 drivers
v0x120e51ec0_0 .net *"_ivl_9", 0 0, L_0x120ecff80;  1 drivers
v0x120e51f70_0 .net "e_o", 1 0, L_0x120ecf6a0;  alias, 1 drivers
v0x120e52020_0 .net "exp_o", 6 0, L_0x120ed07b0;  1 drivers
v0x120e520d0_0 .net "exp_oN", 6 0, L_0x120ecfe20;  1 drivers
v0x120e52180_0 .net "exp_oN_tmp", 6 0, L_0x120ecf740;  1 drivers
v0x120e52240_0 .net "r_o", 3 0, L_0x120ed06d0;  alias, 1 drivers
L_0x120ecf6a0 .part L_0x120ed07b0, 0, 2;
L_0x120ecfd80 .part L_0x120ed07b0, 6, 1;
L_0x120ecfe20 .functor MUXZ 7, L_0x120ed07b0, L_0x120ecf740, L_0x120ecfd80, C4<>;
L_0x120ecff80 .part L_0x120ed07b0, 6, 1;
L_0x120ed0090 .part L_0x120ecfe20, 0, 2;
L_0x120ed0170 .reduce/or L_0x120ed0090;
L_0x120ed0340 .part L_0x120ecfe20, 2, 4;
L_0x120ed0420 .arith/sum 4, L_0x120ed0340, L_0x128045230;
L_0x120ed0560 .part L_0x120ecfe20, 2, 4;
L_0x120ed06d0 .functor MUXZ 4, L_0x120ed0560, L_0x120ed0420, L_0x120ed0250, C4<>;
S_0x120e51360 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x120e50f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x120e51530 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x1280451e8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x120e515b0_0 .net/2u *"_ivl_0", 6 0, L_0x1280451e8;  1 drivers
v0x120e51670_0 .net "a", 6 0, L_0x120ecfc90;  1 drivers
v0x120e51710_0 .net "c", 6 0, L_0x120ecf740;  alias, 1 drivers
L_0x120ecf740 .arith/sum 7, L_0x120ecfc90, L_0x1280451e8;
S_0x120e577f0 .scope function.vec4.s16, "trunc_nbits_abs" "trunc_nbits_abs" 3 29, 3 29 0, S_0x130e21dd0;
 .timescale -9 -12;
v0x120e57a30_0 .var "P", 15 0;
; Variable trunc_nbits_abs is vec4 return value of scope S_0x120e577f0
TD_fault_checker_tb.dut.trunc_nbits_abs ;
    %load/vec4 v0x120e57a30_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_254.528, 4;
    %load/vec4 v0x120e57a30_0;
    %inv;
    %addi 1, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ret/vec4 0, 0, 16;  Assign to trunc_nbits_abs (store_vec4_to_lval)
    %jmp T_254.529;
T_254.528 ;
    %load/vec4 v0x120e57a30_0;
    %ret/vec4 0, 0, 16;  Assign to trunc_nbits_abs (store_vec4_to_lval)
T_254.529 ;
    %end;
S_0x120e57b50 .scope function.vec4.s16, "trunc_posit" "trunc_posit" 3 39, 3 39 0, S_0x130e21dd0;
 .timescale -9 -12;
v0x120e57d10_0 .var "P", 31 0;
; Variable trunc_posit is vec4 return value of scope S_0x120e57b50
TD_fault_checker_tb.dut.trunc_posit ;
    %load/vec4 v0x120e57d10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %ret/vec4 0, 0, 16;  Assign to trunc_posit (store_vec4_to_lval)
    %end;
    .scope S_0x130e21dd0;
T_256 ;
    %wait E_0x130e1d860;
    %load/vec4 v0x120e57e50_0;
    %store/vec4 v0x130ea03e0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x130ea0200;
    %load/vec4 v0x120e57f40_0;
    %store/vec4 v0x130ea03e0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x130ea0200;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x130ea2000_0, 0, 32;
    %store/vec4 v0x130ea1db0_0, 0, 32;
    %store/vec4 v0x130ea1d20_0, 0, 32;
    %store/vec4 v0x130ea1c80_0, 0, 32;
    %store/vec4 v0x130ea1bc0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_trunc_check, S_0x130ea1a00;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120e58550_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x120e58160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120e58c70_0, 0, 32;
    %jmp T_256.1;
T_256.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120e58550_0, 0, 1;
    %load/vec4 v0x120e580b0_0;
    %store/vec4 v0x120e58c70_0, 0, 32;
T_256.1 ;
    %load/vec4 v0x120e58020_0;
    %store/vec4 v0x120e58860_0, 0, 32;
    %load/vec4 v0x120e58020_0;
    %store/vec4 v0x130ea03e0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x130ea0200;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x130ea1220_0, 0, 32;
    %store/vec4 v0x130ea1080_0, 0, 32;
    %store/vec4 v0x130ea0f30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x130ea0c90;
    %store/vec4 v0x120e587d0_0, 0, 7;
    %load/vec4 v0x120e58550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.2, 8;
    %load/vec4 v0x120e58160_0;
    %store/vec4 v0x120e57a30_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x120e577f0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x130ea1220_0, 0, 32;
    %store/vec4 v0x130ea1080_0, 0, 32;
    %store/vec4 v0x130ea0f30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x130ea0c90;
    %store/vec4 v0x120e58be0_0, 0, 7;
    %jmp T_256.3;
T_256.2 ;
    %load/vec4 v0x120e58c70_0;
    %store/vec4 v0x130ea03e0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x130ea0200;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x130ea1220_0, 0, 32;
    %store/vec4 v0x130ea1080_0, 0, 32;
    %store/vec4 v0x130ea0f30_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x130ea0c90;
    %store/vec4 v0x120e58be0_0, 0, 7;
T_256.3 ;
    %load/vec4 v0x120e58be0_0;
    %load/vec4 v0x120e587d0_0;
    %cmp/u;
    %jmp/0xz  T_256.4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x120e587d0_0;
    %pad/u 32;
    %load/vec4 v0x120e58be0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x120e58230_0, 0, 1;
    %jmp T_256.5;
T_256.4 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x120e58be0_0;
    %pad/u 32;
    %load/vec4 v0x120e587d0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x120e58230_0, 0, 1;
T_256.5 ;
    %jmp T_256;
    .thread T_256, $push;
    .scope S_0x130e21ae0;
T_257 ;
    %vpi_call 2 57 "$dumpfile", "switching.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x130e21ae0 {0 0 0};
    %vpi_call 2 60 "$display", "\012=== fault_checker automated testbench (Verilog-2001) ===" {0 0 0};
    %vpi_func 2 63 "$fopen" 32, "input.txt", "r" {0 0 0};
    %store/vec4 v0x120e58f20_0, 0, 32;
    %load/vec4 v0x120e58f20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_257.0, 4;
    %vpi_call 2 65 "$display", "ERROR: Could not open 'input.txt'." {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
T_257.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e58fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e58d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e58df0_0, 0, 32;
T_257.2 ;
    %vpi_func 2 74 "$feof" 32, v0x120e58f20_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_257.3, 8;
    %vpi_func 2 75 "$fscanf" 32, v0x120e58f20_0, "%h %h\012", v0x120e58d40_0, v0x120e58df0_0 {0 0 0};
    %store/vec4 v0x120e59170_0, 0, 32;
    %load/vec4 v0x120e59170_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_257.4, 4;
    %load/vec4 v0x120e58fb0_0;
    %addi 1, 0, 32;
    %vpi_call 2 77 "$display", "ERROR: malformed data on line %0d.", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_257.4 ;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "Line %0d: A=%h  B=%h  | true_sum=%h  used_sum=%h | true_scale=%b used_scale=%b | fault=%b  mode=%b", v0x120e58fb0_0, v0x120e58d40_0, v0x120e58df0_0, v0x120e592a0_0, &PV<v0x120e59460_0, 0, 16>, v0x120e59200_0, v0x120e593d0_0, v0x120e58e90_0, v0x120e590a0_0 {0 0 0};
    %load/vec4 v0x120e58fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x120e58fb0_0, 0, 32;
    %jmp T_257.2;
T_257.3 ;
    %vpi_call 2 91 "$fclose", v0x120e58f20_0 {0 0 0};
    %vpi_call 2 92 "$display", "=== Applied %0d vectors; testbench complete. ===", v0x120e58fb0_0 {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_257;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fault_checker_tb.v";
    "fault_checker.v";
    "posit_add.v";
