 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Thu Aug 28 01:19:55 2025
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)       0.51       0.51 r
  U0_SYS_CTRL/U95/Q (OR2X1)                0.65       1.16 r
  U0_SYS_CTRL/U148/Q (OR3X1)               0.41       1.56 r
  U0_SYS_CTRL/U149/ZN (INVX0)              0.33       1.90 f
  U0_SYS_CTRL/U5/Z (NBUFFX2)               0.42       2.32 f
  U0_SYS_CTRL/U139/Q (AND2X2)              0.36       2.67 f
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL)        0.00       2.67 f
  U0_ALU/ALU_FUN[1] (ALU)                  0.00       2.67 f
  U0_ALU/U162/QN (NOR2X0)                  0.41       3.08 r
  U0_ALU/U161/Q (AND2X2)                   0.97       4.05 r
  U0_ALU/U56/Q (AO22X1)                    4.82       8.87 r
  U0_ALU/U55/Q (AO221X1)                   0.27       9.13 r
  U0_ALU/U207/Q (OA21X2)                   0.30       9.44 r
  U0_ALU/ALU_OUT_reg[7]/D (DFFARX1)        0.03       9.46 r
  data arrival time                                   9.46

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CLK (DFFARX1)      0.00       9.80 r
  library setup time                      -0.33       9.47
  data required time                                  9.47
  -----------------------------------------------------------
  data required time                                  9.47
  data arrival time                                  -9.46
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: U0_REG_FILE/regfile_reg[1][0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW02_mult_0    ForQA                 saed90nm_max
  ALU_DW01_add_1     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[1][0]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[1][0]/QN (DFFARX1)              0.47       0.47 r
  U0_REG_FILE/U4/ZN (INVX0)                               0.13       0.60 f
  U0_REG_FILE/REG1[0] (REG_FILE)                          0.00       0.60 f
  U0_ALU/B[0] (ALU)                                       0.00       0.60 f
  U0_ALU/U7/ZN (INVX0)                                    0.14       0.74 r
  U0_ALU/U129/ZN (INVX0)                                  0.51       1.25 f
  U0_ALU/mult_42/B[0] (ALU_DW02_mult_0)                   0.00       1.25 f
  U0_ALU/mult_42/U119/ZN (INVX0)                          0.54       1.79 r
  U0_ALU/mult_42/U72/QN (NOR2X0)                          1.65       3.44 f
  U0_ALU/mult_42/S1_3_0/CO (FADDX1)                       0.57       4.01 f
  U0_ALU/mult_42/S1_4_0/CO (FADDX1)                       0.50       4.51 f
  U0_ALU/mult_42/S1_5_0/CO (FADDX1)                       0.50       5.02 f
  U0_ALU/mult_42/S1_6_0/CO (FADDX1)                       0.52       5.54 f
  U0_ALU/mult_42/S4_0/CO (FADDX1)                         0.56       6.10 f
  U0_ALU/mult_42/U66/Q (AND2X1)                           0.43       6.53 f
  U0_ALU/mult_42/FS_1/B[7] (ALU_DW01_add_1)               0.00       6.53 f
  U0_ALU/mult_42/FS_1/U46/Q (AND2X1)                      0.42       6.96 f
  U0_ALU/mult_42/FS_1/U20/QN (NAND2X0)                    0.26       7.22 r
  U0_ALU/mult_42/FS_1/U22/QN (NAND2X1)                    0.18       7.39 f
  U0_ALU/mult_42/FS_1/U52/Q (AO21X1)                      0.46       7.86 f
  U0_ALU/mult_42/FS_1/U16/QN (NAND2X1)                    0.29       8.15 r
  U0_ALU/mult_42/FS_1/U8/QN (NAND2X1)                     0.29       8.44 f
  U0_ALU/mult_42/FS_1/U45/Q (AO22X1)                      0.41       8.85 f
  U0_ALU/mult_42/FS_1/U34/Q (XOR2X1)                      0.29       9.14 r
  U0_ALU/mult_42/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       9.14 r
  U0_ALU/mult_42/PRODUCT[15] (ALU_DW02_mult_0)            0.00       9.14 r
  U0_ALU/U98/Q (AO21X1)                                   0.29       9.43 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFARX1)                      0.03       9.46 r
  data arrival time                                                  9.46

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CLK (DFFARX1)                    0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_REG_FILE/regfile_reg[1][0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW01_sub_0     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[1][0]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[1][0]/QN (DFFARX1)              0.43       0.43 f
  U0_REG_FILE/U4/ZN (INVX0)                               0.12       0.54 r
  U0_REG_FILE/REG1[0] (REG_FILE)                          0.00       0.54 r
  U0_ALU/B[0] (ALU)                                       0.00       0.54 r
  U0_ALU/U7/ZN (INVX0)                                    0.15       0.69 f
  U0_ALU/U130/ZN (INVX0)                                  0.55       1.24 r
  U0_ALU/sub_41/B[0] (ALU_DW01_sub_0)                     0.00       1.24 r
  U0_ALU/sub_41/U11/ZN (INVX0)                            2.09       3.34 f
  U0_ALU/sub_41/U1/Q (OR2X1)                              0.41       3.74 f
  U0_ALU/sub_41/U2_1/CO (FADDX1)                          0.49       4.23 f
  U0_ALU/sub_41/U2_2/CO (FADDX1)                          0.50       4.74 f
  U0_ALU/sub_41/U2_3/CO (FADDX1)                          0.50       5.24 f
  U0_ALU/sub_41/U2_4/CO (FADDX1)                          0.50       5.74 f
  U0_ALU/sub_41/U2_5/CO (FADDX1)                          0.50       6.25 f
  U0_ALU/sub_41/U2_6/CO (FADDX1)                          0.50       6.75 f
  U0_ALU/sub_41/U2_7/CO (FADDX1)                          0.46       7.21 f
  U0_ALU/sub_41/U12/ZN (INVX0)                            0.12       7.33 r
  U0_ALU/sub_41/DIFF[8] (ALU_DW01_sub_0)                  0.00       7.33 r
  U0_ALU/U4/QN (NAND2X1)                                  0.15       7.48 f
  U0_ALU/U239/QN (NAND2X0)                                0.25       7.74 r
  U0_ALU/U121/Q (AND2X1)                                  0.30       8.03 r
  U0_ALU/U141/ZN (INVX1)                                  0.66       8.69 f
  U0_ALU/U45/ZN (INVX1)                                   0.13       8.82 r
  U0_ALU/U108/Q (AO21X1)                                  0.60       9.42 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFARX1)                       0.03       9.45 r
  data arrival time                                                  9.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CLK (DFFARX1)                     0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_REG_FILE/regfile_reg[1][0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW01_sub_0     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[1][0]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[1][0]/QN (DFFARX1)              0.43       0.43 f
  U0_REG_FILE/U4/ZN (INVX0)                               0.12       0.54 r
  U0_REG_FILE/REG1[0] (REG_FILE)                          0.00       0.54 r
  U0_ALU/B[0] (ALU)                                       0.00       0.54 r
  U0_ALU/U7/ZN (INVX0)                                    0.15       0.69 f
  U0_ALU/U130/ZN (INVX0)                                  0.55       1.24 r
  U0_ALU/sub_41/B[0] (ALU_DW01_sub_0)                     0.00       1.24 r
  U0_ALU/sub_41/U11/ZN (INVX0)                            2.09       3.34 f
  U0_ALU/sub_41/U1/Q (OR2X1)                              0.41       3.74 f
  U0_ALU/sub_41/U2_1/CO (FADDX1)                          0.49       4.23 f
  U0_ALU/sub_41/U2_2/CO (FADDX1)                          0.50       4.74 f
  U0_ALU/sub_41/U2_3/CO (FADDX1)                          0.50       5.24 f
  U0_ALU/sub_41/U2_4/CO (FADDX1)                          0.50       5.74 f
  U0_ALU/sub_41/U2_5/CO (FADDX1)                          0.50       6.25 f
  U0_ALU/sub_41/U2_6/CO (FADDX1)                          0.50       6.75 f
  U0_ALU/sub_41/U2_7/CO (FADDX1)                          0.46       7.21 f
  U0_ALU/sub_41/U12/ZN (INVX0)                            0.12       7.33 r
  U0_ALU/sub_41/DIFF[8] (ALU_DW01_sub_0)                  0.00       7.33 r
  U0_ALU/U4/QN (NAND2X1)                                  0.15       7.48 f
  U0_ALU/U239/QN (NAND2X0)                                0.25       7.74 r
  U0_ALU/U121/Q (AND2X1)                                  0.30       8.03 r
  U0_ALU/U141/ZN (INVX1)                                  0.66       8.69 f
  U0_ALU/U45/ZN (INVX1)                                   0.13       8.82 r
  U0_ALU/U109/Q (AO21X1)                                  0.60       9.42 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFARX1)                      0.03       9.45 r
  data arrival time                                                  9.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CLK (DFFARX1)                    0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_REG_FILE/regfile_reg[0][3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW_div_uns_0   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][3]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][3]/QN (DFFARX1)              0.49       0.49 r
  U0_REG_FILE/U41/ZN (INVX1)                              0.17       0.66 f
  U0_REG_FILE/REG0[3] (REG_FILE)                          0.00       0.66 f
  U0_ALU/A[3] (ALU)                                       0.00       0.66 f
  U0_ALU/U48/Z (NBUFFX2)                                  0.53       1.19 f
  U0_ALU/div_43/a[3] (ALU_DW_div_uns_0)                   0.00       1.19 f
  U0_ALU/div_43/U32/ZN (INVX0)                            1.42       2.61 r
  U0_ALU/div_43/U39/QN (NAND2X0)                          0.14       2.75 f
  U0_ALU/div_43/U41/Q (AND4X1)                            0.33       3.08 f
  U0_ALU/div_43/U40/Q (MUX21X1)                           0.54       3.62 r
  U0_ALU/div_43/U22/CO (FADDX1)                           0.72       4.34 r
  U0_ALU/div_43/U23/QN (NAND2X1)                          0.30       4.64 f
  U0_ALU/div_43/U30/ZN (INVX0)                            0.26       4.90 r
  U0_ALU/div_43/U17/Q (MUX21X1)                           0.56       5.45 r
  U0_ALU/div_43/u_div/u_fa_PartRem_0_1_2/CO (FADDX1)      0.87       6.32 r
  U0_ALU/div_43/U15/QN (NAND2X1)                          0.31       6.63 f
  U0_ALU/div_43/U16/Q (MUX21X1)                           0.52       7.15 r
  U0_ALU/div_43/U5/CO (FADDX1)                            0.44       7.60 r
  U0_ALU/div_43/U9/QN (NAND2X0)                           0.28       7.88 f
  U0_ALU/div_43/U11/QN (NAND3X0)                          0.22       8.09 r
  U0_ALU/div_43/u_div/u_fa_PartRem_0_0_3/CO (FADDX1)      0.47       8.56 r
  U0_ALU/div_43/quotient[0] (ALU_DW_div_uns_0)            0.00       8.56 r
  U0_ALU/U64/QN (NAND2X1)                                 0.15       8.72 f
  U0_ALU/U39/QN (NAND2X1)                                 0.13       8.85 r
  U0_ALU/U103/Q (AO221X1)                                 0.26       9.11 r
  U0_ALU/U233/Q (OA21X1)                                  0.30       9.42 r
  U0_ALU/ALU_OUT_reg[0]/D (DFFARX1)                       0.03       9.44 r
  data arrival time                                                  9.44

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[0]/CLK (DFFARX1)                     0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)        0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                0.44       1.16 f
  U0_SYS_CTRL/U148/Q (OR3X1)               0.44       1.61 f
  U0_SYS_CTRL/U149/ZN (INVX0)              0.33       1.94 r
  U0_SYS_CTRL/U93/Q (AND2X1)               0.49       2.43 r
  U0_SYS_CTRL/ALU_FUN[2] (SYS_CTRL)        0.00       2.43 r
  U0_ALU/ALU_FUN[2] (ALU)                  0.00       2.43 r
  U0_ALU/U163/Z (NBUFFX4)                  0.42       2.85 r
  U0_ALU/U149/Q (AND2X1)                   1.27       4.12 r
  U0_ALU/U94/Q (AND2X1)                    1.08       5.20 r
  U0_ALU/U93/Q (AO222X1)                   3.78       8.98 r
  U0_ALU/U49/QN (NOR4X0)                   0.23       9.21 f
  U0_ALU/U191/QN (NOR2X2)                  0.17       9.38 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFARX1)        0.03       9.41 r
  data arrival time                                   9.41

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CLK (DFFARX1)      0.00       9.80 r
  library setup time                      -0.34       9.46
  data required time                                  9.46
  -----------------------------------------------------------
  data required time                                  9.46
  data arrival time                                  -9.41
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)        0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                0.44       1.16 f
  U0_SYS_CTRL/U148/Q (OR3X1)               0.44       1.61 f
  U0_SYS_CTRL/U149/ZN (INVX0)              0.33       1.94 r
  U0_SYS_CTRL/U93/Q (AND2X1)               0.49       2.43 r
  U0_SYS_CTRL/ALU_FUN[2] (SYS_CTRL)        0.00       2.43 r
  U0_ALU/ALU_FUN[2] (ALU)                  0.00       2.43 r
  U0_ALU/U163/Z (NBUFFX4)                  0.42       2.85 r
  U0_ALU/U149/Q (AND2X1)                   1.27       4.12 r
  U0_ALU/U94/Q (AND2X1)                    1.08       5.20 r
  U0_ALU/U24/Q (AO222X1)                   3.78       8.98 r
  U0_ALU/U47/QN (NOR4X0)                   0.23       9.21 f
  U0_ALU/U195/QN (NOR2X2)                  0.17       9.38 r
  U0_ALU/ALU_OUT_reg[3]/D (DFFARX1)        0.03       9.41 r
  data arrival time                                   9.41

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CLK (DFFARX1)      0.00       9.80 r
  library setup time                      -0.34       9.46
  data required time                                  9.46
  -----------------------------------------------------------
  data required time                                  9.46
  data arrival time                                  -9.41
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: U0_REG_FILE/regfile_reg[1][0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW01_sub_0     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[1][0]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[1][0]/QN (DFFARX1)              0.43       0.43 f
  U0_REG_FILE/U4/ZN (INVX0)                               0.12       0.54 r
  U0_REG_FILE/REG1[0] (REG_FILE)                          0.00       0.54 r
  U0_ALU/B[0] (ALU)                                       0.00       0.54 r
  U0_ALU/U7/ZN (INVX0)                                    0.15       0.69 f
  U0_ALU/U130/ZN (INVX0)                                  0.55       1.24 r
  U0_ALU/sub_41/B[0] (ALU_DW01_sub_0)                     0.00       1.24 r
  U0_ALU/sub_41/U11/ZN (INVX0)                            2.09       3.34 f
  U0_ALU/sub_41/U1/Q (OR2X1)                              0.41       3.74 f
  U0_ALU/sub_41/U2_1/CO (FADDX1)                          0.49       4.23 f
  U0_ALU/sub_41/U2_2/CO (FADDX1)                          0.50       4.74 f
  U0_ALU/sub_41/U2_3/CO (FADDX1)                          0.50       5.24 f
  U0_ALU/sub_41/U2_4/CO (FADDX1)                          0.50       5.74 f
  U0_ALU/sub_41/U2_5/CO (FADDX1)                          0.50       6.25 f
  U0_ALU/sub_41/U2_6/CO (FADDX1)                          0.50       6.75 f
  U0_ALU/sub_41/U2_7/CO (FADDX1)                          0.46       7.21 f
  U0_ALU/sub_41/U12/ZN (INVX0)                            0.12       7.33 r
  U0_ALU/sub_41/DIFF[8] (ALU_DW01_sub_0)                  0.00       7.33 r
  U0_ALU/U4/QN (NAND2X1)                                  0.15       7.48 f
  U0_ALU/U239/QN (NAND2X0)                                0.25       7.74 r
  U0_ALU/U121/Q (AND2X1)                                  0.30       8.03 r
  U0_ALU/U235/Z (NBUFFX4)                                 0.77       8.80 r
  U0_ALU/U102/Q (AO21X1)                                  0.59       9.39 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFARX1)                      0.03       9.42 r
  data arrival time                                                  9.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CLK (DFFARX1)                    0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_REG_FILE/regfile_reg[1][0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW01_sub_0     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[1][0]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[1][0]/QN (DFFARX1)              0.43       0.43 f
  U0_REG_FILE/U4/ZN (INVX0)                               0.12       0.54 r
  U0_REG_FILE/REG1[0] (REG_FILE)                          0.00       0.54 r
  U0_ALU/B[0] (ALU)                                       0.00       0.54 r
  U0_ALU/U7/ZN (INVX0)                                    0.15       0.69 f
  U0_ALU/U130/ZN (INVX0)                                  0.55       1.24 r
  U0_ALU/sub_41/B[0] (ALU_DW01_sub_0)                     0.00       1.24 r
  U0_ALU/sub_41/U11/ZN (INVX0)                            2.09       3.34 f
  U0_ALU/sub_41/U1/Q (OR2X1)                              0.41       3.74 f
  U0_ALU/sub_41/U2_1/CO (FADDX1)                          0.49       4.23 f
  U0_ALU/sub_41/U2_2/CO (FADDX1)                          0.50       4.74 f
  U0_ALU/sub_41/U2_3/CO (FADDX1)                          0.50       5.24 f
  U0_ALU/sub_41/U2_4/CO (FADDX1)                          0.50       5.74 f
  U0_ALU/sub_41/U2_5/CO (FADDX1)                          0.50       6.25 f
  U0_ALU/sub_41/U2_6/CO (FADDX1)                          0.50       6.75 f
  U0_ALU/sub_41/U2_7/CO (FADDX1)                          0.46       7.21 f
  U0_ALU/sub_41/U12/ZN (INVX0)                            0.12       7.33 r
  U0_ALU/sub_41/DIFF[8] (ALU_DW01_sub_0)                  0.00       7.33 r
  U0_ALU/U4/QN (NAND2X1)                                  0.15       7.48 f
  U0_ALU/U239/QN (NAND2X0)                                0.25       7.74 r
  U0_ALU/U121/Q (AND2X1)                                  0.30       8.03 r
  U0_ALU/U235/Z (NBUFFX4)                                 0.77       8.80 r
  U0_ALU/U101/Q (AO21X1)                                  0.59       9.39 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFARX1)                      0.03       9.42 r
  data arrival time                                                  9.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CLK (DFFARX1)                    0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_REG_FILE/regfile_reg[1][0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW01_sub_0     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[1][0]/CLK (DFFARX1)             0.00       0.00 r
  U0_REG_FILE/regfile_reg[1][0]/QN (DFFARX1)              0.43       0.43 f
  U0_REG_FILE/U4/ZN (INVX0)                               0.12       0.54 r
  U0_REG_FILE/REG1[0] (REG_FILE)                          0.00       0.54 r
  U0_ALU/B[0] (ALU)                                       0.00       0.54 r
  U0_ALU/U7/ZN (INVX0)                                    0.15       0.69 f
  U0_ALU/U130/ZN (INVX0)                                  0.55       1.24 r
  U0_ALU/sub_41/B[0] (ALU_DW01_sub_0)                     0.00       1.24 r
  U0_ALU/sub_41/U11/ZN (INVX0)                            2.09       3.34 f
  U0_ALU/sub_41/U1/Q (OR2X1)                              0.41       3.74 f
  U0_ALU/sub_41/U2_1/CO (FADDX1)                          0.49       4.23 f
  U0_ALU/sub_41/U2_2/CO (FADDX1)                          0.50       4.74 f
  U0_ALU/sub_41/U2_3/CO (FADDX1)                          0.50       5.24 f
  U0_ALU/sub_41/U2_4/CO (FADDX1)                          0.50       5.74 f
  U0_ALU/sub_41/U2_5/CO (FADDX1)                          0.50       6.25 f
  U0_ALU/sub_41/U2_6/CO (FADDX1)                          0.50       6.75 f
  U0_ALU/sub_41/U2_7/CO (FADDX1)                          0.46       7.21 f
  U0_ALU/sub_41/U12/ZN (INVX0)                            0.12       7.33 r
  U0_ALU/sub_41/DIFF[8] (ALU_DW01_sub_0)                  0.00       7.33 r
  U0_ALU/U4/QN (NAND2X1)                                  0.15       7.48 f
  U0_ALU/U239/QN (NAND2X0)                                0.25       7.74 r
  U0_ALU/U121/Q (AND2X1)                                  0.30       8.03 r
  U0_ALU/U235/Z (NBUFFX4)                                 0.77       8.80 r
  U0_ALU/U99/Q (AO21X1)                                   0.59       9.39 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFARX1)                      0.03       9.42 r
  data arrival time                                                  9.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CLK (DFFARX1)                    0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)        0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                0.44       1.16 f
  U0_SYS_CTRL/U148/Q (OR3X1)               0.44       1.61 f
  U0_SYS_CTRL/U149/ZN (INVX0)              0.33       1.94 r
  U0_SYS_CTRL/U93/Q (AND2X1)               0.49       2.43 r
  U0_SYS_CTRL/ALU_FUN[2] (SYS_CTRL)        0.00       2.43 r
  U0_ALU/ALU_FUN[2] (ALU)                  0.00       2.43 r
  U0_ALU/U163/Z (NBUFFX4)                  0.42       2.85 r
  U0_ALU/U149/Q (AND2X1)                   1.27       4.12 r
  U0_ALU/U94/Q (AND2X1)                    1.08       5.20 r
  U0_ALU/U87/Q (AO222X1)                   3.78       8.98 r
  U0_ALU/U59/QN (NOR4X0)                   0.21       9.19 f
  U0_ALU/U25/QN (NOR2X0)                   0.15       9.35 r
  U0_ALU/ALU_OUT_reg[2]/D (DFFARX1)        0.03       9.38 r
  data arrival time                                   9.38

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CLK (DFFARX1)      0.00       9.80 r
  library setup time                      -0.35       9.45
  data required time                                  9.45
  -----------------------------------------------------------
  data required time                                  9.45
  data arrival time                                  -9.38
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)        0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)               0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)             0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)              0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)               0.59       3.70 f
  U0_SYS_CTRL/U14/QN (NAND3X1)             0.51       4.21 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       4.21 r
  U0_ALU/Enable (ALU)                      0.00       4.21 r
  U0_ALU/U158/Q (AND2X2)                   2.44       6.65 r
  U0_ALU/U155/Q (AO21X1)                   2.70       9.36 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFARX1)       0.03       9.39 r
  data arrival time                                   9.39

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CLK (DFFARX1)     0.00       9.80 r
  library setup time                      -0.33       9.47
  data required time                                  9.47
  -----------------------------------------------------------
  data required time                                  9.47
  data arrival time                                  -9.39
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)        0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                0.44       1.16 f
  U0_SYS_CTRL/U148/Q (OR3X1)               0.44       1.61 f
  U0_SYS_CTRL/U149/ZN (INVX0)              0.33       1.94 r
  U0_SYS_CTRL/U93/Q (AND2X1)               0.49       2.43 r
  U0_SYS_CTRL/ALU_FUN[2] (SYS_CTRL)        0.00       2.43 r
  U0_ALU/ALU_FUN[2] (ALU)                  0.00       2.43 r
  U0_ALU/U163/Z (NBUFFX4)                  0.42       2.85 r
  U0_ALU/U149/Q (AND2X1)                   1.27       4.12 r
  U0_ALU/U94/Q (AND2X1)                    1.08       5.20 r
  U0_ALU/U63/Q (AO221X1)                   3.80       9.00 r
  U0_ALU/U208/Q (OA21X2)                   0.34       9.34 r
  U0_ALU/ALU_OUT_reg[6]/D (DFFARX1)        0.03       9.37 r
  data arrival time                                   9.37

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CLK (DFFARX1)      0.00       9.80 r
  library setup time                      -0.33       9.47
  data required time                                  9.47
  -----------------------------------------------------------
  data required time                                  9.47
  data arrival time                                  -9.37
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)        0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                0.44       1.16 f
  U0_SYS_CTRL/U148/Q (OR3X1)               0.44       1.61 f
  U0_SYS_CTRL/U149/ZN (INVX0)              0.33       1.94 r
  U0_SYS_CTRL/U93/Q (AND2X1)               0.49       2.43 r
  U0_SYS_CTRL/ALU_FUN[2] (SYS_CTRL)        0.00       2.43 r
  U0_ALU/ALU_FUN[2] (ALU)                  0.00       2.43 r
  U0_ALU/U163/Z (NBUFFX4)                  0.42       2.85 r
  U0_ALU/U149/Q (AND2X1)                   1.27       4.12 r
  U0_ALU/U94/Q (AND2X1)                    1.08       5.20 r
  U0_ALU/U69/Q (AO221X1)                   3.80       9.00 r
  U0_ALU/U209/Q (OA21X2)                   0.34       9.34 r
  U0_ALU/ALU_OUT_reg[5]/D (DFFARX1)        0.03       9.37 r
  data arrival time                                   9.37

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CLK (DFFARX1)      0.00       9.80 r
  library setup time                      -0.33       9.47
  data required time                                  9.47
  -----------------------------------------------------------
  data required time                                  9.47
  data arrival time                                  -9.37
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)        0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                0.44       1.16 f
  U0_SYS_CTRL/U148/Q (OR3X1)               0.44       1.61 f
  U0_SYS_CTRL/U149/ZN (INVX0)              0.33       1.94 r
  U0_SYS_CTRL/U93/Q (AND2X1)               0.49       2.43 r
  U0_SYS_CTRL/ALU_FUN[2] (SYS_CTRL)        0.00       2.43 r
  U0_ALU/ALU_FUN[2] (ALU)                  0.00       2.43 r
  U0_ALU/U163/Z (NBUFFX4)                  0.42       2.85 r
  U0_ALU/U149/Q (AND2X1)                   1.27       4.12 r
  U0_ALU/U94/Q (AND2X1)                    1.08       5.20 r
  U0_ALU/U75/Q (AO221X1)                   3.80       9.00 r
  U0_ALU/U210/Q (OA21X2)                   0.34       9.34 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFARX1)        0.03       9.37 r
  data arrival time                                   9.37

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CLK (DFFARX1)      0.00       9.80 r
  library setup time                      -0.33       9.47
  data required time                                  9.47
  -----------------------------------------------------------
  data required time                                  9.47
  data arrival time                                  -9.37
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)       0.51       0.51 r
  U0_SYS_CTRL/U95/Q (OR2X1)                0.65       1.16 r
  U0_SYS_CTRL/U148/Q (OR3X1)               0.41       1.56 r
  U0_SYS_CTRL/U149/ZN (INVX0)              0.33       1.90 f
  U0_SYS_CTRL/U5/Z (NBUFFX2)               0.42       2.32 f
  U0_SYS_CTRL/U139/Q (AND2X2)              0.36       2.67 f
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL)        0.00       2.67 f
  U0_ALU/ALU_FUN[1] (ALU)                  0.00       2.67 f
  U0_ALU/U162/QN (NOR2X0)                  0.41       3.08 r
  U0_ALU/U161/Q (AND2X2)                   0.97       4.05 r
  U0_ALU/U54/Q (AO21X1)                    4.79       8.85 r
  U0_ALU/U53/QN (AOI221X1)                 0.34       9.19 f
  U0_ALU/U204/QN (NOR2X2)                  0.15       9.34 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFARX1)        0.03       9.37 r
  data arrival time                                   9.37

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CLK (DFFARX1)      0.00       9.80 r
  library setup time                      -0.33       9.47
  data required time                                  9.47
  -----------------------------------------------------------
  data required time                                  9.47
  data arrival time                                  -9.37
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)        0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)               0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)             0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)              0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)               0.59       3.70 f
  U0_SYS_CTRL/U14/QN (NAND3X1)             0.51       4.21 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       4.21 r
  U0_ALU/Enable (ALU)                      0.00       4.21 r
  U0_ALU/U128/Z (NBUFFX2)                  2.33       6.54 r
  U0_ALU/OUT_VALID_reg/D (DFFARX1)         0.60       7.14 r
  data arrival time                                   7.14

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/OUT_VALID_reg/CLK (DFFARX1)       0.00       9.80 r
  library setup time                      -0.31       9.49
  data required time                                  9.49
  -----------------------------------------------------------
  data required time                                  9.49
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         2.35


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[10][7]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U189/QN (NAND2X2)                           1.65       5.89 r
  U0_REG_FILE/U55/Z (NBUFFX2)                             1.53       7.42 r
  U0_REG_FILE/U130/Q (AO22X1)                             2.02       9.43 r
  U0_REG_FILE/regfile_reg[10][7]/D (DFFARX1)              0.03       9.46 r
  data arrival time                                                  9.46

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[10][7]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[10][5]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U189/QN (NAND2X2)                           1.65       5.89 r
  U0_REG_FILE/U55/Z (NBUFFX2)                             1.53       7.42 r
  U0_REG_FILE/U128/Q (AO22X1)                             2.02       9.43 r
  U0_REG_FILE/regfile_reg[10][5]/D (DFFARX1)              0.03       9.46 r
  data arrival time                                                  9.46

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[10][5]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[10][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U189/QN (NAND2X2)                           1.65       5.89 r
  U0_REG_FILE/U55/Z (NBUFFX2)                             1.53       7.42 r
  U0_REG_FILE/U123/Q (AO22X1)                             2.02       9.43 r
  U0_REG_FILE/regfile_reg[10][0]/D (DFFARX1)              0.03       9.46 r
  data arrival time                                                  9.46

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[10][0]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[10][6]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U189/QN (NAND2X2)                           1.65       5.89 r
  U0_REG_FILE/U55/Z (NBUFFX2)                             1.53       7.42 r
  U0_REG_FILE/U129/Q (AO22X1)                             2.02       9.43 r
  U0_REG_FILE/regfile_reg[10][6]/D (DFFARX1)              0.03       9.46 r
  data arrival time                                                  9.46

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[10][6]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[10][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U189/QN (NAND2X2)                           1.65       5.89 r
  U0_REG_FILE/U55/Z (NBUFFX2)                             1.53       7.42 r
  U0_REG_FILE/U124/Q (AO22X1)                             2.02       9.43 r
  U0_REG_FILE/regfile_reg[10][1]/D (DFFARX1)              0.03       9.46 r
  data arrival time                                                  9.46

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[10][1]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[10][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U189/QN (NAND2X2)                           1.65       5.89 r
  U0_REG_FILE/U55/Z (NBUFFX2)                             1.53       7.42 r
  U0_REG_FILE/U127/Q (AO22X1)                             2.02       9.43 r
  U0_REG_FILE/regfile_reg[10][4]/D (DFFARX1)              0.03       9.46 r
  data arrival time                                                  9.46

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[10][4]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U136/Z (NBUFFX4)                            0.69       3.80 r
  U0_SYS_CTRL/U101/QN (AOI222X1)                          2.93       6.73 f
  U0_SYS_CTRL/U33/QN (NOR2X1)                             0.24       6.97 r
  U0_SYS_CTRL/UART_TX_DATA[4] (SYS_CTRL)                  0.00       6.97 r
  U0_ASYN_FIFO/WR_DATA[4] (ASYNC_FIFO)                    0.00       6.97 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_data[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       6.97 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U101/ZN (INVX1)          1.37       8.34 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U88/ZN (INVX1)           0.15       8.49 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U75/Q (AO22X1)           0.94       9.42 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][4]/D (DFFARX1)
                                                          0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][4]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U136/Z (NBUFFX4)                            0.69       3.80 r
  U0_SYS_CTRL/U101/QN (AOI222X1)                          2.93       6.73 f
  U0_SYS_CTRL/U33/QN (NOR2X1)                             0.24       6.97 r
  U0_SYS_CTRL/UART_TX_DATA[4] (SYS_CTRL)                  0.00       6.97 r
  U0_ASYN_FIFO/WR_DATA[4] (ASYNC_FIFO)                    0.00       6.97 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_data[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       6.97 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U101/ZN (INVX1)          1.37       8.34 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U88/ZN (INVX1)           0.15       8.49 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U39/Q (AO22X1)           0.94       9.42 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][4]/D (DFFARX1)
                                                          0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][4]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U136/Z (NBUFFX4)                            0.69       3.80 r
  U0_SYS_CTRL/U101/QN (AOI222X1)                          2.93       6.73 f
  U0_SYS_CTRL/U33/QN (NOR2X1)                             0.24       6.97 r
  U0_SYS_CTRL/UART_TX_DATA[4] (SYS_CTRL)                  0.00       6.97 r
  U0_ASYN_FIFO/WR_DATA[4] (ASYNC_FIFO)                    0.00       6.97 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_data[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       6.97 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U101/ZN (INVX1)          1.37       8.34 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U88/ZN (INVX1)           0.15       8.49 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U30/Q (AO22X1)           0.94       9.42 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][4]/D (DFFARX1)
                                                          0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][4]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U136/Z (NBUFFX4)                            0.69       3.80 r
  U0_SYS_CTRL/U101/QN (AOI222X1)                          2.93       6.73 f
  U0_SYS_CTRL/U33/QN (NOR2X1)                             0.24       6.97 r
  U0_SYS_CTRL/UART_TX_DATA[4] (SYS_CTRL)                  0.00       6.97 r
  U0_ASYN_FIFO/WR_DATA[4] (ASYNC_FIFO)                    0.00       6.97 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_data[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       6.97 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U101/ZN (INVX1)          1.37       8.34 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U88/ZN (INVX1)           0.15       8.49 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U21/Q (AO22X1)           0.93       9.42 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][4]/D (DFFARX1)
                                                          0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][4]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[12][7]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U377/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U58/Z (NBUFFX2)                             1.53       7.40 r
  U0_REG_FILE/U97/Q (AO22X1)                              2.02       9.42 r
  U0_REG_FILE/regfile_reg[12][7]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[12][7]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[14][5]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U384/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U227/Z (NBUFFX2)                            1.53       7.40 r
  U0_REG_FILE/U161/Q (AO22X1)                             2.02       9.42 r
  U0_REG_FILE/regfile_reg[14][5]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[14][5]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[14][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U384/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U227/Z (NBUFFX2)                            1.53       7.40 r
  U0_REG_FILE/U158/Q (AO22X1)                             2.02       9.42 r
  U0_REG_FILE/regfile_reg[14][2]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[14][2]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[14][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U384/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U227/Z (NBUFFX2)                            1.53       7.40 r
  U0_REG_FILE/U156/Q (AO22X1)                             2.02       9.42 r
  U0_REG_FILE/regfile_reg[14][0]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[14][0]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[12][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U377/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U58/Z (NBUFFX2)                             1.53       7.40 r
  U0_REG_FILE/U141/Q (AO22X1)                             2.02       9.42 r
  U0_REG_FILE/regfile_reg[12][2]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[12][2]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[12][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U377/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U58/Z (NBUFFX2)                             1.53       7.40 r
  U0_REG_FILE/U139/Q (AO22X1)                             2.02       9.42 r
  U0_REG_FILE/regfile_reg[12][0]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[12][0]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[14][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U384/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U227/Z (NBUFFX2)                            1.53       7.40 r
  U0_REG_FILE/U157/Q (AO22X1)                             2.02       9.42 r
  U0_REG_FILE/regfile_reg[14][1]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[14][1]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[12][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U377/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U58/Z (NBUFFX2)                             1.53       7.40 r
  U0_REG_FILE/U140/Q (AO22X1)                             2.02       9.42 r
  U0_REG_FILE/regfile_reg[12][1]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[12][1]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[12][6]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U377/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U58/Z (NBUFFX2)                             1.53       7.40 r
  U0_REG_FILE/U145/Q (AO22X1)                             2.02       9.42 r
  U0_REG_FILE/regfile_reg[12][6]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[12][6]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[14][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U384/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U227/Z (NBUFFX2)                            1.53       7.40 r
  U0_REG_FILE/U160/Q (AO22X1)                             2.02       9.42 r
  U0_REG_FILE/regfile_reg[14][4]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[14][4]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[14][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U384/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U227/Z (NBUFFX2)                            1.53       7.40 r
  U0_REG_FILE/U159/Q (AO22X1)                             2.02       9.42 r
  U0_REG_FILE/regfile_reg[14][3]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[14][3]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[12][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U377/QN (NAND2X2)                           1.64       5.87 r
  U0_REG_FILE/U58/Z (NBUFFX2)                             1.53       7.40 r
  U0_REG_FILE/U142/Q (AO22X1)                             2.02       9.42 r
  U0_REG_FILE/regfile_reg[12][3]/D (DFFARX1)              0.03       9.45 r
  data arrival time                                                  9.45

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[12][3]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U58/QN (NAND3X4)         0.87       6.23 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U113/Z (NBUFFX2)         2.26       8.49 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U175/ZN (INVX1)          0.51       9.00 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U36/Q (AO22X1)           0.41       9.41 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][1]/D (DFFARX1)
                                                          0.03       9.44 r
  data arrival time                                                  9.44

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][1]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U58/QN (NAND3X4)         0.87       6.23 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U113/Z (NBUFFX2)         2.26       8.49 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U175/ZN (INVX1)          0.51       9.00 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U35/Q (AO22X1)           0.41       9.41 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][0]/D (DFFARX1)
                                                          0.03       9.44 r
  data arrival time                                                  9.44

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][0]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U206/ZN (INVX1)                             0.31       3.99 r
  U0_REG_FILE/U201/ZN (INVX0)                             0.96       4.94 f
  U0_REG_FILE/U200/QN (NOR2X1)                            0.42       5.36 r
  U0_REG_FILE/U344/Q (AO22X1)                             3.51       8.87 r
  U0_REG_FILE/U345/Q (AO221X1)                            0.27       9.14 r
  U0_REG_FILE/U105/Q (AO22X1)                             0.27       9.41 r
  U0_REG_FILE/RdData_reg[7]/D (DFFARX1)                   0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/RdData_reg[7]/CLK (DFFARX1)                 0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_SYS_CTRL/stored_addr_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[1]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[1]/Q (DFFARX1)                       0.68       0.68 r
  U0_SYS_CTRL/U27/ZN (INVX0)                              0.28       0.96 f
  U0_SYS_CTRL/U92/ZN (INVX0)                              0.36       1.31 r
  U0_SYS_CTRL/U19/ZN (INVX0)                              1.49       2.81 f
  U0_SYS_CTRL/U86/QN (NAND4X0)                            1.31       4.12 r
  U0_SYS_CTRL/U82/Q (OA22X1)                              0.75       4.86 r
  U0_SYS_CTRL/U113/ZN (INVX1)                             0.32       5.18 f
  U0_SYS_CTRL/U74/QN (AOI221X1)                           0.49       5.68 r
  U0_SYS_CTRL/U73/QN (NAND4X0)                            0.27       5.95 f
  U0_SYS_CTRL/U66/Q (OR3X1)                               0.77       6.72 f
  U0_SYS_CTRL/U62/Q (AO21X1)                              0.37       7.09 f
  U0_SYS_CTRL/U102/ZN (INVX1)                             1.39       8.48 r
  U0_SYS_CTRL/U61/Q (AO22X1)                              0.93       9.40 r
  U0_SYS_CTRL/stored_addr_reg[3]/D (DFFARX1)              0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/stored_addr_reg[3]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_SYS_CTRL/stored_addr_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[1]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[1]/Q (DFFARX1)                       0.68       0.68 r
  U0_SYS_CTRL/U27/ZN (INVX0)                              0.28       0.96 f
  U0_SYS_CTRL/U92/ZN (INVX0)                              0.36       1.31 r
  U0_SYS_CTRL/U19/ZN (INVX0)                              1.49       2.81 f
  U0_SYS_CTRL/U86/QN (NAND4X0)                            1.31       4.12 r
  U0_SYS_CTRL/U82/Q (OA22X1)                              0.75       4.86 r
  U0_SYS_CTRL/U113/ZN (INVX1)                             0.32       5.18 f
  U0_SYS_CTRL/U74/QN (AOI221X1)                           0.49       5.68 r
  U0_SYS_CTRL/U73/QN (NAND4X0)                            0.27       5.95 f
  U0_SYS_CTRL/U66/Q (OR3X1)                               0.77       6.72 f
  U0_SYS_CTRL/U62/Q (AO21X1)                              0.37       7.09 f
  U0_SYS_CTRL/U102/ZN (INVX1)                             1.39       8.48 r
  U0_SYS_CTRL/U60/Q (AO22X1)                              0.93       9.40 r
  U0_SYS_CTRL/stored_addr_reg[2]/D (DFFARX1)              0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/stored_addr_reg[2]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_SYS_CTRL/stored_addr_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[1]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[1]/Q (DFFARX1)                       0.68       0.68 r
  U0_SYS_CTRL/U27/ZN (INVX0)                              0.28       0.96 f
  U0_SYS_CTRL/U92/ZN (INVX0)                              0.36       1.31 r
  U0_SYS_CTRL/U19/ZN (INVX0)                              1.49       2.81 f
  U0_SYS_CTRL/U86/QN (NAND4X0)                            1.31       4.12 r
  U0_SYS_CTRL/U82/Q (OA22X1)                              0.75       4.86 r
  U0_SYS_CTRL/U113/ZN (INVX1)                             0.32       5.18 f
  U0_SYS_CTRL/U74/QN (AOI221X1)                           0.49       5.68 r
  U0_SYS_CTRL/U73/QN (NAND4X0)                            0.27       5.95 f
  U0_SYS_CTRL/U66/Q (OR3X1)                               0.77       6.72 f
  U0_SYS_CTRL/U62/Q (AO21X1)                              0.37       7.09 f
  U0_SYS_CTRL/U102/ZN (INVX1)                             1.39       8.48 r
  U0_SYS_CTRL/U59/Q (AO22X1)                              0.93       9.40 r
  U0_SYS_CTRL/stored_addr_reg[1]/D (DFFARX1)              0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/stored_addr_reg[1]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_SYS_CTRL/stored_addr_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[1]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[1]/Q (DFFARX1)                       0.68       0.68 r
  U0_SYS_CTRL/U27/ZN (INVX0)                              0.28       0.96 f
  U0_SYS_CTRL/U92/ZN (INVX0)                              0.36       1.31 r
  U0_SYS_CTRL/U19/ZN (INVX0)                              1.49       2.81 f
  U0_SYS_CTRL/U86/QN (NAND4X0)                            1.31       4.12 r
  U0_SYS_CTRL/U82/Q (OA22X1)                              0.75       4.86 r
  U0_SYS_CTRL/U113/ZN (INVX1)                             0.32       5.18 f
  U0_SYS_CTRL/U74/QN (AOI221X1)                           0.49       5.68 r
  U0_SYS_CTRL/U73/QN (NAND4X0)                            0.27       5.95 f
  U0_SYS_CTRL/U66/Q (OR3X1)                               0.77       6.72 f
  U0_SYS_CTRL/U62/Q (AO21X1)                              0.37       7.09 f
  U0_SYS_CTRL/U102/ZN (INVX1)                             1.39       8.48 r
  U0_SYS_CTRL/U58/Q (AO22X1)                              0.93       9.40 r
  U0_SYS_CTRL/stored_addr_reg[0]/D (DFFARX1)              0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_SYS_CTRL/stored_addr_reg[0]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U206/ZN (INVX1)                             0.31       3.99 r
  U0_REG_FILE/U201/ZN (INVX0)                             0.96       4.94 f
  U0_REG_FILE/U200/QN (NOR2X1)                            0.42       5.36 r
  U0_REG_FILE/U335/Q (AO22X1)                             3.50       8.86 r
  U0_REG_FILE/U336/Q (AO221X1)                            0.27       9.13 r
  U0_REG_FILE/U182/Q (AO22X1)                             0.27       9.40 r
  U0_REG_FILE/RdData_reg[6]/D (DFFARX1)                   0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/RdData_reg[6]/CLK (DFFARX1)                 0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U206/ZN (INVX1)                             0.31       3.99 r
  U0_REG_FILE/U201/ZN (INVX0)                             0.96       4.94 f
  U0_REG_FILE/U200/QN (NOR2X1)                            0.42       5.36 r
  U0_REG_FILE/U325/Q (AO22X1)                             3.50       8.86 r
  U0_REG_FILE/U326/Q (AO221X1)                            0.27       9.13 r
  U0_REG_FILE/U181/Q (AO22X1)                             0.27       9.40 r
  U0_REG_FILE/RdData_reg[5]/D (DFFARX1)                   0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/RdData_reg[5]/CLK (DFFARX1)                 0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U206/ZN (INVX1)                             0.31       3.99 r
  U0_REG_FILE/U201/ZN (INVX0)                             0.96       4.94 f
  U0_REG_FILE/U200/QN (NOR2X1)                            0.42       5.36 r
  U0_REG_FILE/U317/Q (AO22X1)                             3.50       8.86 r
  U0_REG_FILE/U318/Q (AO221X1)                            0.27       9.13 r
  U0_REG_FILE/U180/Q (AO22X1)                             0.27       9.40 r
  U0_REG_FILE/RdData_reg[4]/D (DFFARX1)                   0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/RdData_reg[4]/CLK (DFFARX1)                 0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U206/ZN (INVX1)                             0.31       3.99 r
  U0_REG_FILE/U201/ZN (INVX0)                             0.96       4.94 f
  U0_REG_FILE/U200/QN (NOR2X1)                            0.42       5.36 r
  U0_REG_FILE/U309/Q (AO22X1)                             3.50       8.86 r
  U0_REG_FILE/U310/Q (AO221X1)                            0.27       9.13 r
  U0_REG_FILE/U179/Q (AO22X1)                             0.27       9.40 r
  U0_REG_FILE/RdData_reg[3]/D (DFFARX1)                   0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/RdData_reg[3]/CLK (DFFARX1)                 0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U206/ZN (INVX1)                             0.31       3.99 r
  U0_REG_FILE/U201/ZN (INVX0)                             0.96       4.94 f
  U0_REG_FILE/U200/QN (NOR2X1)                            0.42       5.36 r
  U0_REG_FILE/U301/Q (AO22X1)                             3.50       8.86 r
  U0_REG_FILE/U302/Q (AO221X1)                            0.27       9.13 r
  U0_REG_FILE/U178/Q (AO22X1)                             0.27       9.40 r
  U0_REG_FILE/RdData_reg[2]/D (DFFARX1)                   0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/RdData_reg[2]/CLK (DFFARX1)                 0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U206/ZN (INVX1)                             0.31       3.99 r
  U0_REG_FILE/U201/ZN (INVX0)                             0.96       4.94 f
  U0_REG_FILE/U200/QN (NOR2X1)                            0.42       5.36 r
  U0_REG_FILE/U293/Q (AO22X1)                             3.50       8.86 r
  U0_REG_FILE/U294/Q (AO221X1)                            0.27       9.13 r
  U0_REG_FILE/U177/Q (AO22X1)                             0.27       9.40 r
  U0_REG_FILE/RdData_reg[1]/D (DFFARX1)                   0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/RdData_reg[1]/CLK (DFFARX1)                 0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U206/ZN (INVX1)                             0.31       3.99 r
  U0_REG_FILE/U201/ZN (INVX0)                             0.96       4.94 f
  U0_REG_FILE/U200/QN (NOR2X1)                            0.42       5.36 r
  U0_REG_FILE/U285/Q (AO22X1)                             3.50       8.86 r
  U0_REG_FILE/U286/Q (AO221X1)                            0.27       9.13 r
  U0_REG_FILE/U176/Q (AO22X1)                             0.27       9.40 r
  U0_REG_FILE/RdData_reg[0]/D (DFFARX1)                   0.03       9.43 r
  data arrival time                                                  9.43

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/RdData_reg[0]/CLK (DFFARX1)                 0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][7]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U58/QN (NAND3X4)         0.87       6.23 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U51/ZN (INVX0)           2.21       8.44 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U42/Q (AO22X1)           0.95       9.39 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][7]/D (DFFARX1)
                                                          0.03       9.42 r
  data arrival time                                                  9.42

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][7]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U58/QN (NAND3X4)         0.87       6.23 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U51/ZN (INVX0)           2.21       8.44 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U38/Q (AO22X1)           0.95       9.39 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][3]/D (DFFARX1)
                                                          0.03       9.42 r
  data arrival time                                                  9.42

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][3]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][6]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U58/QN (NAND3X4)         0.87       6.23 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U51/ZN (INVX0)           2.21       8.44 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U41/Q (AO22X1)           0.95       9.39 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][6]/D (DFFARX1)
                                                          0.03       9.42 r
  data arrival time                                                  9.42

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][6]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U138/QN (NAND2X0)                           0.82       2.96 f
  U0_SYS_CTRL/U13/ZN (INVX1)                              0.35       3.31 r
  U0_SYS_CTRL/U135/QN (AOI222X2)                          3.44       6.75 f
  U0_SYS_CTRL/U32/QN (NOR2X1)                             0.24       6.99 r
  U0_SYS_CTRL/UART_TX_DATA[2] (SYS_CTRL)                  0.00       6.99 r
  U0_ASYN_FIFO/WR_DATA[2] (ASYNC_FIFO)                    0.00       6.99 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_data[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       6.99 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U86/Z (NBUFFX2)          0.90       7.89 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U73/Q (AO22X1)           1.45       9.34 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][2]/D (DFFARX1)
                                                          0.03       9.37 r
  data arrival time                                                  9.37

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][2]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U138/QN (NAND2X0)                           0.82       2.96 f
  U0_SYS_CTRL/U13/ZN (INVX1)                              0.35       3.31 r
  U0_SYS_CTRL/U135/QN (AOI222X2)                          3.44       6.75 f
  U0_SYS_CTRL/U32/QN (NOR2X1)                             0.24       6.99 r
  U0_SYS_CTRL/UART_TX_DATA[2] (SYS_CTRL)                  0.00       6.99 r
  U0_ASYN_FIFO/WR_DATA[2] (ASYNC_FIFO)                    0.00       6.99 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_data[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       6.99 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U86/Z (NBUFFX2)          0.90       7.89 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U28/Q (AO22X1)           1.45       9.34 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][2]/D (DFFARX1)
                                                          0.03       9.37 r
  data arrival time                                                  9.37

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][2]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U138/QN (NAND2X0)                           0.82       2.96 f
  U0_SYS_CTRL/U13/ZN (INVX1)                              0.35       3.31 r
  U0_SYS_CTRL/U135/QN (AOI222X2)                          3.44       6.75 f
  U0_SYS_CTRL/U32/QN (NOR2X1)                             0.24       6.99 r
  U0_SYS_CTRL/UART_TX_DATA[2] (SYS_CTRL)                  0.00       6.99 r
  U0_ASYN_FIFO/WR_DATA[2] (ASYNC_FIFO)                    0.00       6.99 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_data[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       6.99 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U86/Z (NBUFFX2)          0.90       7.89 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U82/Q (AO22X1)           1.45       9.34 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][2]/D (DFFARX1)
                                                          0.03       9.37 r
  data arrival time                                                  9.37

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][2]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U138/QN (NAND2X0)                           0.82       2.96 f
  U0_SYS_CTRL/U13/ZN (INVX1)                              0.35       3.31 r
  U0_SYS_CTRL/U135/QN (AOI222X2)                          3.44       6.75 f
  U0_SYS_CTRL/U32/QN (NOR2X1)                             0.24       6.99 r
  U0_SYS_CTRL/UART_TX_DATA[2] (SYS_CTRL)                  0.00       6.99 r
  U0_ASYN_FIFO/WR_DATA[2] (ASYNC_FIFO)                    0.00       6.99 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_data[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       6.99 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U86/Z (NBUFFX2)          0.90       7.89 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U56/Q (MUX21X2)          1.45       9.33 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][2]/D (DFFARX1)
                                                          0.03       9.36 r
  data arrival time                                                  9.36

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][2]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U167/QN (NAND2X0)        0.81       5.28 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U70/QN (NOR2X0)          0.34       5.62 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U109/QN (NAND3X0)        0.51       6.13 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U105/Z (NBUFFX2)         1.66       7.79 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U174/ZN (INVX1)          0.62       8.41 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U81/Q (AO22X1)           0.92       9.33 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][1]/D (DFFARX1)
                                                          0.03       9.36 r
  data arrival time                                                  9.36

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][1]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U167/QN (NAND2X0)        0.81       5.28 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U70/QN (NOR2X0)          0.34       5.62 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U109/QN (NAND3X0)        0.51       6.13 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U105/Z (NBUFFX2)         1.66       7.79 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U174/ZN (INVX1)          0.62       8.41 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U83/Q (AO22X1)           0.92       9.33 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][3]/D (DFFARX1)
                                                          0.03       9.36 r
  data arrival time                                                  9.36

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][3]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U167/QN (NAND2X0)        0.81       5.28 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U70/QN (NOR2X0)          0.34       5.62 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U109/QN (NAND3X0)        0.51       6.13 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U105/Z (NBUFFX2)         1.66       7.79 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U174/ZN (INVX1)          0.62       8.41 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U80/Q (AO22X1)           0.92       9.33 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][0]/D (DFFARX1)
                                                          0.03       9.36 r
  data arrival time                                                  9.36

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][0]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[7][5]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/WrEn (SYS_CTRL)                             0.00       2.74 r
  U11/ZN (INVX1)                                          0.56       3.30 f
  U6/ZN (INVX1)                                           0.13       3.44 r
  U0_REG_FILE/WrEn (REG_FILE)                             0.00       3.44 r
  U0_REG_FILE/U220/ZN (INVX1)                             0.30       3.74 f
  U0_REG_FILE/U259/QN (NOR2X2)                            0.39       4.13 r
  U0_REG_FILE/U260/Q (AND2X1)                             0.39       4.52 r
  U0_REG_FILE/U391/Q (AND2X2)                             0.95       5.47 r
  U0_REG_FILE/U262/ZN (INVX0)                             2.80       8.27 f
  U0_REG_FILE/U53/ZN (INVX1)                              0.14       8.41 r
  U0_REG_FILE/U103/Q (AO22X1)                             0.92       9.33 r
  U0_REG_FILE/regfile_reg[7][5]/D (DFFARX1)               0.03       9.36 r
  data arrival time                                                  9.36

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[7][5]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[7][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/WrEn (SYS_CTRL)                             0.00       2.74 r
  U11/ZN (INVX1)                                          0.56       3.30 f
  U6/ZN (INVX1)                                           0.13       3.44 r
  U0_REG_FILE/WrEn (REG_FILE)                             0.00       3.44 r
  U0_REG_FILE/U220/ZN (INVX1)                             0.30       3.74 f
  U0_REG_FILE/U259/QN (NOR2X2)                            0.39       4.13 r
  U0_REG_FILE/U260/Q (AND2X1)                             0.39       4.52 r
  U0_REG_FILE/U391/Q (AND2X2)                             0.95       5.47 r
  U0_REG_FILE/U262/ZN (INVX0)                             2.80       8.27 f
  U0_REG_FILE/U53/ZN (INVX1)                              0.14       8.41 r
  U0_REG_FILE/U100/Q (AO22X1)                             0.92       9.33 r
  U0_REG_FILE/regfile_reg[7][2]/D (DFFARX1)               0.03       9.36 r
  data arrival time                                                  9.36

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[7][2]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[7][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/WrEn (SYS_CTRL)                             0.00       2.74 r
  U11/ZN (INVX1)                                          0.56       3.30 f
  U6/ZN (INVX1)                                           0.13       3.44 r
  U0_REG_FILE/WrEn (REG_FILE)                             0.00       3.44 r
  U0_REG_FILE/U220/ZN (INVX1)                             0.30       3.74 f
  U0_REG_FILE/U259/QN (NOR2X2)                            0.39       4.13 r
  U0_REG_FILE/U260/Q (AND2X1)                             0.39       4.52 r
  U0_REG_FILE/U391/Q (AND2X2)                             0.95       5.47 r
  U0_REG_FILE/U262/ZN (INVX0)                             2.80       8.27 f
  U0_REG_FILE/U53/ZN (INVX1)                              0.14       8.41 r
  U0_REG_FILE/U102/Q (AO22X1)                             0.92       9.33 r
  U0_REG_FILE/regfile_reg[7][4]/D (DFFARX1)               0.03       9.36 r
  data arrival time                                                  9.36

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[7][4]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[7][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/WrEn (SYS_CTRL)                             0.00       2.74 r
  U11/ZN (INVX1)                                          0.56       3.30 f
  U6/ZN (INVX1)                                           0.13       3.44 r
  U0_REG_FILE/WrEn (REG_FILE)                             0.00       3.44 r
  U0_REG_FILE/U220/ZN (INVX1)                             0.30       3.74 f
  U0_REG_FILE/U259/QN (NOR2X2)                            0.39       4.13 r
  U0_REG_FILE/U260/Q (AND2X1)                             0.39       4.52 r
  U0_REG_FILE/U391/Q (AND2X2)                             0.95       5.47 r
  U0_REG_FILE/U262/ZN (INVX0)                             2.80       8.27 f
  U0_REG_FILE/U53/ZN (INVX1)                              0.14       8.41 r
  U0_REG_FILE/U101/Q (AO22X1)                             0.92       9.33 r
  U0_REG_FILE/regfile_reg[7][3]/D (DFFARX1)               0.03       9.36 r
  data arrival time                                                  9.36

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[7][3]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[5][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/WrEn (SYS_CTRL)                             0.00       2.74 r
  U11/ZN (INVX1)                                          0.56       3.30 f
  U6/ZN (INVX1)                                           0.13       3.44 r
  U0_REG_FILE/WrEn (REG_FILE)                             0.00       3.44 r
  U0_REG_FILE/U220/ZN (INVX1)                             0.30       3.74 f
  U0_REG_FILE/U259/QN (NOR2X2)                            0.39       4.13 r
  U0_REG_FILE/U260/Q (AND2X1)                             0.39       4.52 r
  U0_REG_FILE/U395/Q (AND2X2)                             0.95       5.47 r
  U0_REG_FILE/U366/ZN (INVX0)                             2.79       8.26 f
  U0_REG_FILE/U51/ZN (INVX1)                              0.14       8.41 r
  U0_REG_FILE/U83/Q (AO22X1)                              0.92       9.33 r
  U0_REG_FILE/regfile_reg[5][2]/D (DFFARX1)               0.03       9.35 r
  data arrival time                                                  9.35

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[5][2]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[5][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/WrEn (SYS_CTRL)                             0.00       2.74 r
  U11/ZN (INVX1)                                          0.56       3.30 f
  U6/ZN (INVX1)                                           0.13       3.44 r
  U0_REG_FILE/WrEn (REG_FILE)                             0.00       3.44 r
  U0_REG_FILE/U220/ZN (INVX1)                             0.30       3.74 f
  U0_REG_FILE/U259/QN (NOR2X2)                            0.39       4.13 r
  U0_REG_FILE/U260/Q (AND2X1)                             0.39       4.52 r
  U0_REG_FILE/U395/Q (AND2X2)                             0.95       5.47 r
  U0_REG_FILE/U366/ZN (INVX0)                             2.79       8.26 f
  U0_REG_FILE/U51/ZN (INVX1)                              0.14       8.41 r
  U0_REG_FILE/U81/Q (AO22X1)                              0.92       9.33 r
  U0_REG_FILE/regfile_reg[5][0]/D (DFFARX1)               0.03       9.35 r
  data arrival time                                                  9.35

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[5][0]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[5][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/WrEn (SYS_CTRL)                             0.00       2.74 r
  U11/ZN (INVX1)                                          0.56       3.30 f
  U6/ZN (INVX1)                                           0.13       3.44 r
  U0_REG_FILE/WrEn (REG_FILE)                             0.00       3.44 r
  U0_REG_FILE/U220/ZN (INVX1)                             0.30       3.74 f
  U0_REG_FILE/U259/QN (NOR2X2)                            0.39       4.13 r
  U0_REG_FILE/U260/Q (AND2X1)                             0.39       4.52 r
  U0_REG_FILE/U395/Q (AND2X2)                             0.95       5.47 r
  U0_REG_FILE/U366/ZN (INVX0)                             2.79       8.26 f
  U0_REG_FILE/U51/ZN (INVX1)                              0.14       8.41 r
  U0_REG_FILE/U85/Q (AO22X1)                              0.92       9.33 r
  U0_REG_FILE/regfile_reg[5][4]/D (DFFARX1)               0.03       9.35 r
  data arrival time                                                  9.35

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[5][4]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[5][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/WrEn (SYS_CTRL)                             0.00       2.74 r
  U11/ZN (INVX1)                                          0.56       3.30 f
  U6/ZN (INVX1)                                           0.13       3.44 r
  U0_REG_FILE/WrEn (REG_FILE)                             0.00       3.44 r
  U0_REG_FILE/U220/ZN (INVX1)                             0.30       3.74 f
  U0_REG_FILE/U259/QN (NOR2X2)                            0.39       4.13 r
  U0_REG_FILE/U260/Q (AND2X1)                             0.39       4.52 r
  U0_REG_FILE/U395/Q (AND2X2)                             0.95       5.47 r
  U0_REG_FILE/U366/ZN (INVX0)                             2.79       8.26 f
  U0_REG_FILE/U51/ZN (INVX1)                              0.14       8.41 r
  U0_REG_FILE/U84/Q (AO22X1)                              0.92       9.33 r
  U0_REG_FILE/regfile_reg[5][3]/D (DFFARX1)               0.03       9.35 r
  data arrival time                                                  9.35

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[5][3]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U52/QN (NAND3X0)         0.65       6.01 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U115/Z (NBUFFX2)         2.37       8.38 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U172/ZN (INVX1)          0.52       8.90 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U18/Q (AO22X1)           0.42       9.32 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][1]/D (DFFARX1)
                                                          0.03       9.35 r
  data arrival time                                                  9.35

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][1]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U52/QN (NAND3X0)         0.65       6.01 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U115/Z (NBUFFX2)         2.37       8.38 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U172/ZN (INVX1)          0.52       8.90 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U17/Q (AO22X1)           0.42       9.32 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][0]/D (DFFARX1)
                                                          0.03       9.35 r
  data arrival time                                                  9.35

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][0]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U99/QN (NAND3X1)         0.75       6.11 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U107/Z (NBUFFX2)         2.27       8.38 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U176/ZN (INVX1)          0.51       8.90 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U27/Q (AO22X1)           0.41       9.30 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][1]/D (DFFARX1)
                                                          0.03       9.33 r
  data arrival time                                                  9.33

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][1]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U138/QN (NAND2X0)                           0.82       2.96 f
  U0_SYS_CTRL/U13/ZN (INVX1)                              0.35       3.31 r
  U0_SYS_CTRL/U135/QN (AOI222X2)                          3.44       6.75 f
  U0_SYS_CTRL/U32/QN (NOR2X1)                             0.24       6.99 r
  U0_SYS_CTRL/UART_TX_DATA[2] (SYS_CTRL)                  0.00       6.99 r
  U0_ASYN_FIFO/WR_DATA[2] (ASYNC_FIFO)                    0.00       6.99 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_data[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       6.99 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U86/Z (NBUFFX2)          0.90       7.89 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U15/Q (MUX21X1)          1.42       9.31 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][2]/D (DFFARX1)
                                                          0.03       9.33 r
  data arrival time                                                  9.33

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][2]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U99/QN (NAND3X1)         0.75       6.11 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U107/Z (NBUFFX2)         2.27       8.38 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U176/ZN (INVX1)          0.51       8.90 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U26/Q (AO22X1)           0.41       9.30 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][0]/D (DFFARX1)
                                                          0.03       9.33 r
  data arrival time                                                  9.33

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][0]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][5]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U94/Q (AND2X1)           0.85       5.32 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U164/QN (NAND3X0)        0.28       5.61 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U79/ZN (INVX0)           2.03       7.64 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U163/ZN (INVX1)          0.35       7.99 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U160/Q (AO22X1)          1.40       9.38 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][5]/D (DFFARX1)
                                                          0.03       9.41 f
  data arrival time                                                  9.41

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][5]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -9.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U94/Q (AND2X1)           0.85       5.32 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U164/QN (NAND3X0)        0.28       5.61 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U79/ZN (INVX0)           2.03       7.64 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U163/ZN (INVX1)          0.35       7.99 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U44/Q (AO22X1)           1.40       9.38 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][0]/D (DFFARX1)
                                                          0.03       9.41 f
  data arrival time                                                  9.41

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][0]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -9.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U94/Q (AND2X1)           0.85       5.32 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U164/QN (NAND3X0)        0.28       5.61 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U79/ZN (INVX0)           2.03       7.64 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U163/ZN (INVX1)          0.35       7.99 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U46/Q (AO22X1)           1.40       9.38 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][2]/D (DFFARX1)
                                                          0.03       9.41 f
  data arrival time                                                  9.41

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][2]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -9.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U94/Q (AND2X1)           0.85       5.32 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U164/QN (NAND3X0)        0.28       5.61 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U79/ZN (INVX0)           2.03       7.64 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U163/ZN (INVX1)          0.35       7.99 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U48/Q (AO22X1)           1.40       9.38 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][4]/D (DFFARX1)
                                                          0.03       9.41 f
  data arrival time                                                  9.41

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][4]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -9.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U94/Q (AND2X1)           0.85       5.32 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U164/QN (NAND3X0)        0.28       5.61 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U79/ZN (INVX0)           2.03       7.64 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U163/ZN (INVX1)          0.35       7.99 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U45/Q (AO22X1)           1.40       9.38 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][1]/D (DFFARX1)
                                                          0.03       9.41 f
  data arrival time                                                  9.41

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][1]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -9.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[3][7]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U45/Q (AND2X1)                              0.46       4.14 f
  U0_REG_FILE/U390/QN (NAND2X0)                           1.50       5.64 r
  U0_REG_FILE/U49/Z (NBUFFX2)                             1.63       7.27 r
  U0_REG_FILE/U72/Q (AO22X1)                              2.02       9.29 r
  U0_REG_FILE/regfile_reg[3][7]/D (DFFARX1)               0.03       9.32 r
  data arrival time                                                  9.32

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[3][7]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[3][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U45/Q (AND2X1)                              0.46       4.14 f
  U0_REG_FILE/U390/QN (NAND2X0)                           1.50       5.64 r
  U0_REG_FILE/U49/Z (NBUFFX2)                             1.63       7.27 r
  U0_REG_FILE/U67/Q (AO22X1)                              2.02       9.29 r
  U0_REG_FILE/regfile_reg[3][2]/D (DFFARX1)               0.03       9.32 r
  data arrival time                                                  9.32

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[3][2]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[3][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U45/Q (AND2X1)                              0.46       4.14 f
  U0_REG_FILE/U390/QN (NAND2X0)                           1.50       5.64 r
  U0_REG_FILE/U49/Z (NBUFFX2)                             1.63       7.27 r
  U0_REG_FILE/U66/Q (AO22X1)                              2.02       9.29 r
  U0_REG_FILE/regfile_reg[3][1]/D (DFFARX1)               0.03       9.32 r
  data arrival time                                                  9.32

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[3][1]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[3][6]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U45/Q (AND2X1)                              0.46       4.14 f
  U0_REG_FILE/U390/QN (NAND2X0)                           1.50       5.64 r
  U0_REG_FILE/U49/Z (NBUFFX2)                             1.63       7.27 r
  U0_REG_FILE/U71/Q (AO22X1)                              2.02       9.29 r
  U0_REG_FILE/regfile_reg[3][6]/D (DFFARX1)               0.03       9.32 r
  data arrival time                                                  9.32

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[3][6]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[3][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U45/Q (AND2X1)                              0.46       4.14 f
  U0_REG_FILE/U390/QN (NAND2X0)                           1.50       5.64 r
  U0_REG_FILE/U49/Z (NBUFFX2)                             1.63       7.27 r
  U0_REG_FILE/U69/Q (AO22X1)                              2.02       9.29 r
  U0_REG_FILE/regfile_reg[3][4]/D (DFFARX1)               0.03       9.32 r
  data arrival time                                                  9.32

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[3][4]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[3][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.51       0.51 r
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.53       1.04 f
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.15       1.19 r
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.68       1.86 f
  U0_SYS_CTRL/U120/ZN (INVX0)                             0.47       2.33 r
  U0_SYS_CTRL/U42/Q (AND2X1)                              0.41       2.74 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL)                       0.00       2.74 r
  U0_REG_FILE/Address[2] (REG_FILE)                       0.00       2.74 r
  U0_REG_FILE/U205/ZN (INVX1)                             0.94       3.68 f
  U0_REG_FILE/U45/Q (AND2X1)                              0.46       4.14 f
  U0_REG_FILE/U390/QN (NAND2X0)                           1.50       5.64 r
  U0_REG_FILE/U49/Z (NBUFFX2)                             1.63       7.27 r
  U0_REG_FILE/U68/Q (AO22X1)                              2.02       9.29 r
  U0_REG_FILE/regfile_reg[3][3]/D (DFFARX1)               0.03       9.32 r
  data arrival time                                                  9.32

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[3][3]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][1]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U167/QN (NAND2X0)        0.81       5.28 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U104/QN (NOR2X0)         0.33       5.60 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U95/QN (NAND3X0)         0.45       6.05 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U162/Z (NBUFFX4)         1.53       7.58 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U102/ZN (INVX0)          1.07       8.65 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U54/Q (AO22X1)           0.64       9.29 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][1]/D (DFFARX1)
                                                          0.03       9.32 r
  data arrival time                                                  9.32

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][1]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][0]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U136/Z (NBUFFX4)                            0.69       3.80 r
  U0_SYS_CTRL/U105/QN (AOI222X1)                          2.93       6.73 f
  U0_SYS_CTRL/U34/QN (NOR2X1)                             0.23       6.96 r
  U0_SYS_CTRL/UART_TX_DATA[0] (SYS_CTRL)                  0.00       6.96 r
  U0_ASYN_FIFO/WR_DATA[0] (ASYNC_FIFO)                    0.00       6.96 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_data[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       6.96 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U31/ZN (INVX0)           1.21       8.17 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U2/ZN (INVX0)            0.16       8.33 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U71/Q (AO22X1)           0.96       9.29 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][0]/D (DFFARX1)
                                                          0.03       9.32 r
  data arrival time                                                  9.32

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][0]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U167/QN (NAND2X0)        0.81       5.28 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U104/QN (NOR2X0)         0.33       5.60 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U95/QN (NAND3X0)         0.45       6.05 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U162/Z (NBUFFX4)         1.53       7.58 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U102/ZN (INVX0)          1.07       8.65 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U57/Q (AO22X1)           0.64       9.29 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][4]/D (DFFARX1)
                                                          0.03       9.32 r
  data arrival time                                                  9.32

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][4]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][2]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U167/QN (NAND2X0)        0.81       5.28 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U104/QN (NOR2X0)         0.33       5.60 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U95/QN (NAND3X0)         0.45       6.05 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U162/Z (NBUFFX4)         1.53       7.58 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U102/ZN (INVX0)          1.07       8.65 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U55/Q (AO22X1)           0.64       9.29 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][2]/D (DFFARX1)
                                                          0.03       9.32 r
  data arrival time                                                  9.32

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][2]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U52/QN (NAND3X0)         0.65       6.01 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U100/Z (NBUFFX4)         2.41       8.42 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U20/Q (AO22X1)           0.95       9.36 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][3]/D (DFFARX1)
                                                          0.03       9.39 f
  data arrival time                                                  9.39

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][3]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][7]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U99/QN (NAND3X1)         0.75       6.11 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U96/ZN (INVX0)           2.22       8.33 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U33/Q (AO22X1)           0.95       9.28 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][7]/D (DFFARX1)
                                                          0.03       9.31 r
  data arrival time                                                  9.31

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][7]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][6]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U99/QN (NAND3X1)         0.75       6.11 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U96/ZN (INVX0)           2.22       8.33 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U32/Q (AO22X1)           0.95       9.28 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][6]/D (DFFARX1)
                                                          0.03       9.31 r
  data arrival time                                                  9.31

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][6]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][6]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U52/QN (NAND3X0)         0.65       6.01 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U171/ZN (INVX1)          2.26       8.26 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U23/Q (AO22X1)           0.97       9.24 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][6]/D (DFFARX1)
                                                          0.03       9.27 r
  data arrival time                                                  9.27

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][6]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][5]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U25/ZN (INVX0)                              0.29       1.01 r
  U0_SYS_CTRL/U9/ZN (INVX0)                               0.29       1.30 f
  U0_SYS_CTRL/U132/QN (NOR2X0)                            0.84       2.14 r
  U0_SYS_CTRL/U144/Q (AND3X1)                             0.97       3.11 r
  U0_SYS_CTRL/U91/ZN (INVX0)                              0.59       3.70 f
  U0_SYS_CTRL/U24/Q (AND2X1)                              0.34       4.05 f
  U0_SYS_CTRL/U51/QN (AOI21X1)                            0.42       4.47 r
  U0_SYS_CTRL/UART_TX_VLD (SYS_CTRL)                      0.00       4.47 r
  U0_ASYN_FIFO/W_INC (ASYNC_FIFO)                         0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       4.47 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U168/Q (AND2X2)          0.89       5.36 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U52/QN (NAND3X0)         0.65       6.01 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U171/ZN (INVX1)          2.26       8.26 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U22/Q (AO22X1)           0.97       9.24 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][5]/D (DFFARX1)
                                                          0.03       9.27 r
  data arrival time                                                  9.27

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][5]/CLK (DFFARX1)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[15][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U76/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[4] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[4] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U249/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U169/Q (AO22X1)                             3.51       9.14 r
  U0_REG_FILE/regfile_reg[15][4]/D (DFFARX1)              0.03       9.17 r
  data arrival time                                                  9.17

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[15][4]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[11][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U76/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[4] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[4] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U249/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U135/Q (AO22X1)                             3.51       9.14 r
  U0_REG_FILE/regfile_reg[11][4]/D (DFFARX1)              0.03       9.17 r
  data arrival time                                                  9.17

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[11][4]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[9][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U76/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[4] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[4] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U249/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U119/Q (AO22X1)                             3.51       9.14 r
  U0_REG_FILE/regfile_reg[9][4]/D (DFFARX1)               0.03       9.17 r
  data arrival time                                                  9.17

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[9][4]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[1][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U76/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[4] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[4] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U249/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U113/Q (AO22X1)                             3.51       9.14 r
  U0_REG_FILE/regfile_reg[1][4]/D (DFFARX1)               0.03       9.17 r
  data arrival time                                                  9.17

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[1][4]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[15][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U72/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[3] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[3] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U219/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U168/Q (AO22X1)                             3.51       9.14 r
  U0_REG_FILE/regfile_reg[15][3]/D (DFFARX1)              0.03       9.17 r
  data arrival time                                                  9.17

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[15][3]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[13][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U72/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[3] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[3] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U219/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U150/Q (AO22X1)                             3.51       9.14 r
  U0_REG_FILE/regfile_reg[13][3]/D (DFFARX1)              0.03       9.17 r
  data arrival time                                                  9.17

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[13][3]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[9][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U72/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[3] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[3] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U219/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U118/Q (AO22X1)                             3.51       9.14 r
  U0_REG_FILE/regfile_reg[9][3]/D (DFFARX1)               0.03       9.17 r
  data arrival time                                                  9.17

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[9][3]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[1][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U72/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[3] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[3] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U219/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U79/Q (AO22X1)                              3.51       9.14 r
  U0_REG_FILE/regfile_reg[1][3]/D (DFFARX1)               0.03       9.17 r
  data arrival time                                                  9.17

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[1][3]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[8][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U72/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[3] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[3] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U248/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U268/Q (AO22X1)                             3.50       9.13 r
  U0_REG_FILE/regfile_reg[8][3]/D (DFFARX1)               0.03       9.16 r
  data arrival time                                                  9.16

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[8][3]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[6][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U72/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[3] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[3] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U248/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U92/Q (AO22X1)                              3.50       9.13 r
  U0_REG_FILE/regfile_reg[6][3]/D (DFFARX1)               0.03       9.16 r
  data arrival time                                                  9.16

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[6][3]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[4][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U72/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[3] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[3] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U248/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U76/Q (AO22X1)                              3.50       9.13 r
  U0_REG_FILE/regfile_reg[4][3]/D (DFFARX1)               0.03       9.16 r
  data arrival time                                                  9.16

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[4][3]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[2][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U72/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[3] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[3] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U248/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U60/Q (AO22X1)                              3.50       9.13 r
  U0_REG_FILE/regfile_reg[2][3]/D (DFFARX1)               0.03       9.16 r
  data arrival time                                                  9.16

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[2][3]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[11][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U72/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[3] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[3] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U219/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U27/Q (MUX21X2)                             3.50       9.13 r
  U0_REG_FILE/regfile_reg[11][3]/D (DFFARX1)              0.03       9.16 r
  data arrival time                                                  9.16

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[11][3]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[0][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U72/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[3] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[3] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U248/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U204/Q (AO22X1)                             3.50       9.13 r
  U0_REG_FILE/regfile_reg[0][3]/D (DFFARX1)               0.03       9.16 r
  data arrival time                                                  9.16

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[0][3]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[2][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U76/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[4] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[4] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U250/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U106/QN (NAND2X0)                           3.33       8.96 f
  U0_REG_FILE/U144/QN (NAND2X1)                           0.14       9.10 r
  U0_REG_FILE/regfile_reg[2][4]/D (DFFARX1)               0.03       9.13 r
  data arrival time                                                  9.13

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[2][4]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[13][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U76/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[4] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[4] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U249/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U29/Q (MUX21X1)                             3.48       9.11 r
  U0_REG_FILE/regfile_reg[13][4]/D (DFFARX1)              0.03       9.14 r
  data arrival time                                                  9.14

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[13][4]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[8][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U76/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[4] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[4] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U250/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U271/Q (AO22X1)                             3.47       9.11 r
  U0_REG_FILE/regfile_reg[8][4]/D (DFFARX1)               0.03       9.14 r
  data arrival time                                                  9.14

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[8][4]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[6][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U76/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[4] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[4] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U250/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U93/Q (AO22X1)                              3.47       9.11 r
  U0_REG_FILE/regfile_reg[6][4]/D (DFFARX1)               0.03       9.14 r
  data arrival time                                                  9.14

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[6][4]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_SYS_CTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[4][4]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[2]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[2]/Q (DFFARX1)                       0.72       0.72 f
  U0_SYS_CTRL/U95/Q (OR2X1)                               0.44       1.16 f
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.29       1.45 r
  U0_SYS_CTRL/U141/QN (NAND3X1)                           0.68       2.13 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.61       2.74 r
  U0_SYS_CTRL/U23/ZN (INVX0)                              0.62       3.36 f
  U0_SYS_CTRL/U20/ZN (INVX0)                              0.54       3.90 r
  U0_SYS_CTRL/U30/ZN (INVX0)                              0.61       4.51 f
  U0_SYS_CTRL/U76/QN (NOR2X0)                             0.59       5.10 r
  U0_SYS_CTRL/WrData[4] (SYS_CTRL)                        0.00       5.10 r
  U0_REG_FILE/WrData[4] (REG_FILE)                        0.00       5.10 r
  U0_REG_FILE/U250/Z (NBUFFX4)                            0.53       5.63 r
  U0_REG_FILE/U77/Q (AO22X1)                              3.47       9.11 r
  U0_REG_FILE/regfile_reg[4][4]/D (DFFARX1)               0.03       9.14 r
  data arrival time                                                  9.14

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[4][4]/CLK (DFFARX1)             0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[11][7]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U258/Q (AND2X1)                             0.36       4.20 f
  U0_REG_FILE/U211/ZN (INVX1)                             0.63       4.83 r
  U0_REG_FILE/U212/ZN (INVX1)                             0.15       4.98 f
  U0_REG_FILE/U190/QN (NAND2X2)                           0.65       5.63 r
  U0_REG_FILE/U56/Z (NBUFFX4)                             1.45       7.08 r
  U0_REG_FILE/U138/Q (AO22X1)                             2.02       9.10 r
  U0_REG_FILE/regfile_reg[11][7]/D (DFFARX1)              0.03       9.13 r
  data arrival time                                                  9.13

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[11][7]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[11][5]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U258/Q (AND2X1)                             0.36       4.20 f
  U0_REG_FILE/U211/ZN (INVX1)                             0.63       4.83 r
  U0_REG_FILE/U212/ZN (INVX1)                             0.15       4.98 f
  U0_REG_FILE/U190/QN (NAND2X2)                           0.65       5.63 r
  U0_REG_FILE/U56/Z (NBUFFX4)                             1.45       7.08 r
  U0_REG_FILE/U136/Q (AO22X1)                             2.02       9.10 r
  U0_REG_FILE/regfile_reg[11][5]/D (DFFARX1)              0.03       9.13 r
  data arrival time                                                  9.13

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[11][5]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: RX_IN (input port clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_RX/samp_inst/samples_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  data_sampling      ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.00      54.26 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.26 r
  U0_UART/U0_RX/RX_IN (UART_RX)                           0.00      54.26 r
  U0_UART/U0_RX/samp_inst/RX_IN (data_sampling)           0.00      54.26 r
  U0_UART/U0_RX/samp_inst/U44/Q (AND2X1)                  0.36      54.62 r
  U0_UART/U0_RX/samp_inst/U21/Q (MUX21X1)                 0.73      55.35 r
  U0_UART/U0_RX/samp_inst/samples_reg[2]/D (DFFARX1)      0.03      55.38 r
  data arrival time                                                 55.38

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/samp_inst/samples_reg[2]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -55.38
  --------------------------------------------------------------------------
  slack (MET)                                                      215.36


  Startpoint: RX_IN (input port clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_RX/samp_inst/samples_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  data_sampling      ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.00      54.26 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.26 r
  U0_UART/U0_RX/RX_IN (UART_RX)                           0.00      54.26 r
  U0_UART/U0_RX/samp_inst/RX_IN (data_sampling)           0.00      54.26 r
  U0_UART/U0_RX/samp_inst/U44/Q (AND2X1)                  0.36      54.62 r
  U0_UART/U0_RX/samp_inst/U28/Q (MUX21X1)                 0.73      55.35 r
  U0_UART/U0_RX/samp_inst/samples_reg[1]/D (DFFARX1)      0.03      55.38 r
  data arrival time                                                 55.38

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/samp_inst/samples_reg[1]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -55.38
  --------------------------------------------------------------------------
  slack (MET)                                                      215.36


  Startpoint: RX_IN (input port clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_RX/samp_inst/samples_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  data_sampling      ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.00      54.26 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.26 r
  U0_UART/U0_RX/RX_IN (UART_RX)                           0.00      54.26 r
  U0_UART/U0_RX/samp_inst/RX_IN (data_sampling)           0.00      54.26 r
  U0_UART/U0_RX/samp_inst/U44/Q (AND2X1)                  0.36      54.62 r
  U0_UART/U0_RX/samp_inst/U36/Q (MUX21X1)                 0.73      55.35 r
  U0_UART/U0_RX/samp_inst/samples_reg[0]/D (DFFARX1)      0.03      55.38 r
  data arrival time                                                 55.38

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/samp_inst/samples_reg[0]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -55.38
  --------------------------------------------------------------------------
  slack (MET)                                                      215.36


  Startpoint: RX_IN (input port clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.00      54.26 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.26 f
  U0_UART/U0_RX/RX_IN (UART_RX)                           0.00      54.26 f
  U0_UART/U0_RX/fsm_inst/ser_data (uart_rx_fsm)           0.00      54.26 f
  U0_UART/U0_RX/fsm_inst/U34/Q (OA22X1)                   0.39      54.64 f
  U0_UART/U0_RX/fsm_inst/U31/Q (OA22X1)                   0.30      54.95 f
  U0_UART/U0_RX/fsm_inst/U8/QN (NOR2X2)                   0.20      55.15 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/D (DFFARX1)            0.03      55.18 r
  data arrival time                                                 55.18

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -55.18
  --------------------------------------------------------------------------
  slack (MET)                                                      215.56


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/QN (DFFARX1)           0.58       0.58 r
  U0_UART/U0_RX/fsm_inst/U39/QN (NAND3X0)                 3.34       3.91 f
  U0_UART/U0_RX/fsm_inst/U38/QN (NAND3X0)                 1.17       5.09 r
  U0_UART/U0_RX/fsm_inst/counter_en (uart_rx_fsm)         0.00       5.09 r
  U0_UART/U0_RX/counter_inst/enable (edge_bit_counter)
                                                          0.00       5.09 r
  U0_UART/U0_RX/counter_inst/U8/ZN (INVX1)                1.82       6.91 f
  U0_UART/U0_RX/counter_inst/U7/QN (NOR2X2)               0.83       7.74 r
  U0_UART/U0_RX/counter_inst/U6/ZN (INVX1)                5.00      12.74 f
  U0_UART/U0_RX/counter_inst/U21/QN (NAND3X0)             0.26      13.00 r
  U0_UART/U0_RX/counter_inst/U24/Q (OA21X2)               0.29      13.30 r
  U0_UART/U0_RX/counter_inst/U13/QN (NOR2X2)              0.20      13.50 f
  U0_UART/U0_RX/counter_inst/U20/Q (AO22X1)               0.27      13.77 f
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[1]/D (DFFARX1)
                                                          0.03      13.80 f
  data arrival time                                                 13.80

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[1]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -13.80
  --------------------------------------------------------------------------
  slack (MET)                                                      257.02


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/QN (DFFARX1)           0.58       0.58 r
  U0_UART/U0_RX/fsm_inst/U39/QN (NAND3X0)                 3.34       3.91 f
  U0_UART/U0_RX/fsm_inst/U38/QN (NAND3X0)                 1.17       5.09 r
  U0_UART/U0_RX/fsm_inst/counter_en (uart_rx_fsm)         0.00       5.09 r
  U0_UART/U0_RX/counter_inst/enable (edge_bit_counter)
                                                          0.00       5.09 r
  U0_UART/U0_RX/counter_inst/U8/ZN (INVX1)                1.82       6.91 f
  U0_UART/U0_RX/counter_inst/U7/QN (NOR2X2)               0.83       7.74 r
  U0_UART/U0_RX/counter_inst/U6/ZN (INVX1)                5.00      12.74 f
  U0_UART/U0_RX/counter_inst/U22/QN (OAI21X1)             0.52      13.26 r
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]/D (DFFARX1)
                                                          0.03      13.29 r
  data arrival time                                                 13.29

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -13.29
  --------------------------------------------------------------------------
  slack (MET)                                                      257.46


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/QN (DFFARX1)           0.58       0.58 r
  U0_UART/U0_RX/fsm_inst/U39/QN (NAND3X0)                 3.34       3.91 f
  U0_UART/U0_RX/fsm_inst/U38/QN (NAND3X0)                 1.17       5.09 r
  U0_UART/U0_RX/fsm_inst/counter_en (uart_rx_fsm)         0.00       5.09 r
  U0_UART/U0_RX/counter_inst/enable (edge_bit_counter)
                                                          0.00       5.09 r
  U0_UART/U0_RX/counter_inst/U8/ZN (INVX1)                1.82       6.91 f
  U0_UART/U0_RX/counter_inst/U7/QN (NOR2X2)               0.83       7.74 r
  U0_UART/U0_RX/counter_inst/U30/Q (AND2X1)               5.14      12.88 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[0]/D (DFFARX1)
                                                          0.03      12.91 r
  data arrival time                                                 12.91

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[0]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -12.91
  --------------------------------------------------------------------------
  slack (MET)                                                      257.84


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/QN (DFFARX1)           0.58       0.58 r
  U0_UART/U0_RX/fsm_inst/U39/QN (NAND3X0)                 3.34       3.91 f
  U0_UART/U0_RX/fsm_inst/U38/QN (NAND3X0)                 1.17       5.09 r
  U0_UART/U0_RX/fsm_inst/counter_en (uart_rx_fsm)         0.00       5.09 r
  U0_UART/U0_RX/counter_inst/enable (edge_bit_counter)
                                                          0.00       5.09 r
  U0_UART/U0_RX/counter_inst/U8/ZN (INVX1)                1.82       6.91 f
  U0_UART/U0_RX/counter_inst/U7/QN (NOR2X2)               0.83       7.74 r
  U0_UART/U0_RX/counter_inst/U25/Q (AND2X1)               5.14      12.88 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[5]/D (DFFARX1)
                                                          0.03      12.91 r
  data arrival time                                                 12.91

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[5]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -12.91
  --------------------------------------------------------------------------
  slack (MET)                                                      257.84


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/QN (DFFARX1)           0.58       0.58 r
  U0_UART/U0_RX/fsm_inst/U39/QN (NAND3X0)                 3.34       3.91 f
  U0_UART/U0_RX/fsm_inst/U38/QN (NAND3X0)                 1.17       5.09 r
  U0_UART/U0_RX/fsm_inst/counter_en (uart_rx_fsm)         0.00       5.09 r
  U0_UART/U0_RX/counter_inst/enable (edge_bit_counter)
                                                          0.00       5.09 r
  U0_UART/U0_RX/counter_inst/U8/ZN (INVX1)                1.82       6.91 f
  U0_UART/U0_RX/counter_inst/U7/QN (NOR2X2)               0.83       7.74 r
  U0_UART/U0_RX/counter_inst/U26/Q (AND2X1)               5.14      12.88 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/D (DFFARX1)
                                                          0.03      12.91 r
  data arrival time                                                 12.91

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -12.91
  --------------------------------------------------------------------------
  slack (MET)                                                      257.84


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/QN (DFFARX1)           0.58       0.58 r
  U0_UART/U0_RX/fsm_inst/U39/QN (NAND3X0)                 3.34       3.91 f
  U0_UART/U0_RX/fsm_inst/U38/QN (NAND3X0)                 1.17       5.09 r
  U0_UART/U0_RX/fsm_inst/counter_en (uart_rx_fsm)         0.00       5.09 r
  U0_UART/U0_RX/counter_inst/enable (edge_bit_counter)
                                                          0.00       5.09 r
  U0_UART/U0_RX/counter_inst/U8/ZN (INVX1)                1.82       6.91 f
  U0_UART/U0_RX/counter_inst/U7/QN (NOR2X2)               0.83       7.74 r
  U0_UART/U0_RX/counter_inst/U27/Q (AND2X1)               5.14      12.88 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[3]/D (DFFARX1)
                                                          0.03      12.91 r
  data arrival time                                                 12.91

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[3]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -12.91
  --------------------------------------------------------------------------
  slack (MET)                                                      257.84


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/QN (DFFARX1)           0.58       0.58 r
  U0_UART/U0_RX/fsm_inst/U39/QN (NAND3X0)                 3.34       3.91 f
  U0_UART/U0_RX/fsm_inst/U38/QN (NAND3X0)                 1.17       5.09 r
  U0_UART/U0_RX/fsm_inst/counter_en (uart_rx_fsm)         0.00       5.09 r
  U0_UART/U0_RX/counter_inst/enable (edge_bit_counter)
                                                          0.00       5.09 r
  U0_UART/U0_RX/counter_inst/U8/ZN (INVX1)                1.82       6.91 f
  U0_UART/U0_RX/counter_inst/U7/QN (NOR2X2)               0.83       7.74 r
  U0_UART/U0_RX/counter_inst/U28/Q (AND2X1)               5.14      12.88 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[2]/D (DFFARX1)
                                                          0.03      12.91 r
  data arrival time                                                 12.91

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[2]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -12.91
  --------------------------------------------------------------------------
  slack (MET)                                                      257.84


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/QN (DFFARX1)           0.58       0.58 r
  U0_UART/U0_RX/fsm_inst/U39/QN (NAND3X0)                 3.34       3.91 f
  U0_UART/U0_RX/fsm_inst/U38/QN (NAND3X0)                 1.17       5.09 r
  U0_UART/U0_RX/fsm_inst/counter_en (uart_rx_fsm)         0.00       5.09 r
  U0_UART/U0_RX/counter_inst/enable (edge_bit_counter)
                                                          0.00       5.09 r
  U0_UART/U0_RX/counter_inst/U8/ZN (INVX1)                1.82       6.91 f
  U0_UART/U0_RX/counter_inst/U7/QN (NOR2X2)               0.83       7.74 r
  U0_UART/U0_RX/counter_inst/U29/Q (AND2X1)               5.14      12.88 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[1]/D (DFFARX1)
                                                          0.03      12.91 r
  data arrival time                                                 12.91

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[1]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -12.91
  --------------------------------------------------------------------------
  slack (MET)                                                      257.84


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/edge_cnt[4] (uart_rx_fsm)        0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U47/Q (XNOR2X1)                  3.41       4.19 r
  U0_UART/U0_RX/fsm_inst/U48/QN (NAND2X2)                 0.17       4.36 f
  U0_UART/U0_RX/fsm_inst/U11/Q (OR4X1)                    0.40       4.76 f
  U0_UART/U0_RX/fsm_inst/U37/QN (NOR3X0)                  1.76       6.52 r
  U0_UART/U0_RX/fsm_inst/deser_en (uart_rx_fsm)           0.00       6.52 r
  U0_UART/U0_RX/deser_inst/deser_en (deserializer)        0.00       6.52 r
  U0_UART/U0_RX/deser_inst/U7/Z (NBUFFX2)                 1.16       7.68 r
  U0_UART/U0_RX/deser_inst/U6/ZN (INVX1)                  2.96      10.64 f
  U0_UART/U0_RX/deser_inst/U15/Q (AO22X1)                 0.91      11.55 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[7]/D (DFFARX1)      0.03      11.58 f
  data arrival time                                                 11.58

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/deser_inst/P_DATA_reg[7]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -11.58
  --------------------------------------------------------------------------
  slack (MET)                                                      259.24


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/edge_cnt[4] (uart_rx_fsm)        0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U47/Q (XNOR2X1)                  3.41       4.19 r
  U0_UART/U0_RX/fsm_inst/U48/QN (NAND2X2)                 0.17       4.36 f
  U0_UART/U0_RX/fsm_inst/U11/Q (OR4X1)                    0.40       4.76 f
  U0_UART/U0_RX/fsm_inst/U37/QN (NOR3X0)                  1.76       6.52 r
  U0_UART/U0_RX/fsm_inst/deser_en (uart_rx_fsm)           0.00       6.52 r
  U0_UART/U0_RX/deser_inst/deser_en (deserializer)        0.00       6.52 r
  U0_UART/U0_RX/deser_inst/U7/Z (NBUFFX2)                 1.16       7.68 r
  U0_UART/U0_RX/deser_inst/U6/ZN (INVX1)                  2.96      10.64 f
  U0_UART/U0_RX/deser_inst/U13/Q (AO22X1)                 0.91      11.55 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[6]/D (DFFARX1)      0.03      11.58 f
  data arrival time                                                 11.58

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/deser_inst/P_DATA_reg[6]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -11.58
  --------------------------------------------------------------------------
  slack (MET)                                                      259.24


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/edge_cnt[4] (uart_rx_fsm)        0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U47/Q (XNOR2X1)                  3.41       4.19 r
  U0_UART/U0_RX/fsm_inst/U48/QN (NAND2X2)                 0.17       4.36 f
  U0_UART/U0_RX/fsm_inst/U11/Q (OR4X1)                    0.40       4.76 f
  U0_UART/U0_RX/fsm_inst/U37/QN (NOR3X0)                  1.76       6.52 r
  U0_UART/U0_RX/fsm_inst/deser_en (uart_rx_fsm)           0.00       6.52 r
  U0_UART/U0_RX/deser_inst/deser_en (deserializer)        0.00       6.52 r
  U0_UART/U0_RX/deser_inst/U7/Z (NBUFFX2)                 1.16       7.68 r
  U0_UART/U0_RX/deser_inst/U6/ZN (INVX1)                  2.96      10.64 f
  U0_UART/U0_RX/deser_inst/U11/Q (AO22X1)                 0.91      11.55 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[5]/D (DFFARX1)      0.03      11.58 f
  data arrival time                                                 11.58

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/deser_inst/P_DATA_reg[5]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -11.58
  --------------------------------------------------------------------------
  slack (MET)                                                      259.24


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/edge_cnt[4] (uart_rx_fsm)        0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U47/Q (XNOR2X1)                  3.41       4.19 r
  U0_UART/U0_RX/fsm_inst/U48/QN (NAND2X2)                 0.17       4.36 f
  U0_UART/U0_RX/fsm_inst/U11/Q (OR4X1)                    0.40       4.76 f
  U0_UART/U0_RX/fsm_inst/U37/QN (NOR3X0)                  1.76       6.52 r
  U0_UART/U0_RX/fsm_inst/deser_en (uart_rx_fsm)           0.00       6.52 r
  U0_UART/U0_RX/deser_inst/deser_en (deserializer)        0.00       6.52 r
  U0_UART/U0_RX/deser_inst/U7/Z (NBUFFX2)                 1.16       7.68 r
  U0_UART/U0_RX/deser_inst/U6/ZN (INVX1)                  2.96      10.64 f
  U0_UART/U0_RX/deser_inst/U9/Q (AO22X1)                  0.91      11.55 f
  U0_UART/U0_RX/deser_inst/P_DATA_reg[4]/D (DFFARX1)      0.03      11.58 f
  data arrival time                                                 11.58

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/deser_inst/P_DATA_reg[4]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -11.58
  --------------------------------------------------------------------------
  slack (MET)                                                      259.24


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/edge_cnt[4] (uart_rx_fsm)        0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U47/Q (XNOR2X1)                  3.41       4.19 r
  U0_UART/U0_RX/fsm_inst/U48/QN (NAND2X2)                 0.17       4.36 f
  U0_UART/U0_RX/fsm_inst/U11/Q (OR4X1)                    0.40       4.76 f
  U0_UART/U0_RX/fsm_inst/U37/QN (NOR3X0)                  1.76       6.52 r
  U0_UART/U0_RX/fsm_inst/deser_en (uart_rx_fsm)           0.00       6.52 r
  U0_UART/U0_RX/deser_inst/deser_en (deserializer)        0.00       6.52 r
  U0_UART/U0_RX/deser_inst/U7/Z (NBUFFX2)                 1.16       7.68 r
  U0_UART/U0_RX/deser_inst/U5/Q (MUX21X1)                 3.12      10.80 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[3]/D (DFFARX1)      0.03      10.83 r
  data arrival time                                                 10.83

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/deser_inst/P_DATA_reg[3]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -10.83
  --------------------------------------------------------------------------
  slack (MET)                                                      259.91


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/edge_cnt[4] (uart_rx_fsm)        0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U47/Q (XNOR2X1)                  3.41       4.19 r
  U0_UART/U0_RX/fsm_inst/U48/QN (NAND2X2)                 0.17       4.36 f
  U0_UART/U0_RX/fsm_inst/U11/Q (OR4X1)                    0.40       4.76 f
  U0_UART/U0_RX/fsm_inst/U37/QN (NOR3X0)                  1.76       6.52 r
  U0_UART/U0_RX/fsm_inst/deser_en (uart_rx_fsm)           0.00       6.52 r
  U0_UART/U0_RX/deser_inst/deser_en (deserializer)        0.00       6.52 r
  U0_UART/U0_RX/deser_inst/U7/Z (NBUFFX2)                 1.16       7.68 r
  U0_UART/U0_RX/deser_inst/U4/Q (MUX21X1)                 3.12      10.80 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[2]/D (DFFARX1)      0.03      10.83 r
  data arrival time                                                 10.83

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/deser_inst/P_DATA_reg[2]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -10.83
  --------------------------------------------------------------------------
  slack (MET)                                                      259.91


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/edge_cnt[4] (uart_rx_fsm)        0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U47/Q (XNOR2X1)                  3.41       4.19 r
  U0_UART/U0_RX/fsm_inst/U48/QN (NAND2X2)                 0.17       4.36 f
  U0_UART/U0_RX/fsm_inst/U11/Q (OR4X1)                    0.40       4.76 f
  U0_UART/U0_RX/fsm_inst/U37/QN (NOR3X0)                  1.76       6.52 r
  U0_UART/U0_RX/fsm_inst/deser_en (uart_rx_fsm)           0.00       6.52 r
  U0_UART/U0_RX/deser_inst/deser_en (deserializer)        0.00       6.52 r
  U0_UART/U0_RX/deser_inst/U7/Z (NBUFFX2)                 1.16       7.68 r
  U0_UART/U0_RX/deser_inst/U3/Q (MUX21X1)                 3.12      10.80 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[1]/D (DFFARX1)      0.03      10.83 r
  data arrival time                                                 10.83

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/deser_inst/P_DATA_reg[1]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -10.83
  --------------------------------------------------------------------------
  slack (MET)                                                      259.91


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/deser_inst/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  deserializer       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/edge_cnt[4] (uart_rx_fsm)        0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U47/Q (XNOR2X1)                  3.41       4.19 r
  U0_UART/U0_RX/fsm_inst/U48/QN (NAND2X2)                 0.17       4.36 f
  U0_UART/U0_RX/fsm_inst/U11/Q (OR4X1)                    0.40       4.76 f
  U0_UART/U0_RX/fsm_inst/U37/QN (NOR3X0)                  1.76       6.52 r
  U0_UART/U0_RX/fsm_inst/deser_en (uart_rx_fsm)           0.00       6.52 r
  U0_UART/U0_RX/deser_inst/deser_en (deserializer)        0.00       6.52 r
  U0_UART/U0_RX/deser_inst/U7/Z (NBUFFX2)                 1.16       7.68 r
  U0_UART/U0_RX/deser_inst/U2/Q (MUX21X1)                 3.12      10.80 r
  U0_UART/U0_RX/deser_inst/P_DATA_reg[0]/D (DFFARX1)      0.03      10.83 r
  data arrival time                                                 10.83

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/deser_inst/P_DATA_reg[0]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -10.83
  --------------------------------------------------------------------------
  slack (MET)                                                      259.91


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/QN (DFFARX1)           0.58       0.58 r
  U0_UART/U0_RX/fsm_inst/U39/QN (NAND3X0)                 3.34       3.91 f
  U0_UART/U0_RX/fsm_inst/U38/QN (NAND3X0)                 1.17       5.09 r
  U0_UART/U0_RX/fsm_inst/counter_en (uart_rx_fsm)         0.00       5.09 r
  U0_UART/U0_RX/counter_inst/enable (edge_bit_counter)
                                                          0.00       5.09 r
  U0_UART/U0_RX/counter_inst/U8/ZN (INVX1)                1.82       6.91 f
  U0_UART/U0_RX/counter_inst/U18/QN (NOR3X0)              0.88       7.79 r
  U0_UART/U0_RX/counter_inst/U14/QN (NAND3X0)             0.38       8.17 f
  U0_UART/U0_RX/counter_inst/U31/QN (NAND2X2)             0.18       8.35 r
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[3]/D (DFFARX1)
                                                          0.03       8.38 r
  data arrival time                                                  8.38

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[3]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                      262.35


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  edge_bit_counter   ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/QN (DFFARX1)           0.58       0.58 r
  U0_UART/U0_RX/fsm_inst/U39/QN (NAND3X0)                 3.34       3.91 f
  U0_UART/U0_RX/fsm_inst/U38/QN (NAND3X0)                 1.17       5.09 r
  U0_UART/U0_RX/fsm_inst/counter_en (uart_rx_fsm)         0.00       5.09 r
  U0_UART/U0_RX/counter_inst/enable (edge_bit_counter)
                                                          0.00       5.09 r
  U0_UART/U0_RX/counter_inst/U8/ZN (INVX1)                1.82       6.91 f
  U0_UART/U0_RX/counter_inst/U18/QN (NOR3X0)              0.88       7.79 r
  U0_UART/U0_RX/counter_inst/U17/Q (AO22X1)               0.48       8.27 r
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]/D (DFFARX1)
                                                          0.03       8.30 r
  data arrival time                                                  8.30

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                      262.44


  Startpoint: U0_UART/U0_RX/fsm_inst/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/samp_inst/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  data_sampling      ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  U0_UART/U0_RX/fsm_inst/cs_reg[0]/QN (DFFARX1)           0.58       0.58 r
  U0_UART/U0_RX/fsm_inst/U39/QN (NAND3X0)                 3.34       3.91 f
  U0_UART/U0_RX/fsm_inst/U38/QN (NAND3X0)                 1.17       5.09 r
  U0_UART/U0_RX/fsm_inst/U45/Z (NBUFFX2)                  1.89       6.98 r
  U0_UART/U0_RX/fsm_inst/data_samp_en (uart_rx_fsm)       0.00       6.98 r
  U0_UART/U0_RX/samp_inst/enable (data_sampling)          0.00       6.98 r
  U0_UART/U0_RX/samp_inst/U47/Q (MUX21X1)                 0.81       7.79 r
  U0_UART/U0_RX/samp_inst/sampled_bit_reg/D (DFFARX1)     0.03       7.82 r
  data arrival time                                                  7.82

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/samp_inst/sampled_bit_reg/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.82
  --------------------------------------------------------------------------
  slack (MET)                                                      262.93


  Startpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/fsm_inst/cs_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/bit_cnt[2] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/bit_cnt[2] (uart_rx_fsm)         0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U17/ZN (INVX1)                   3.77       4.54 f
  U0_UART/U0_RX/fsm_inst/U36/QN (NAND3X0)                 0.24       4.78 r
  U0_UART/U0_RX/fsm_inst/U7/QN (NOR2X2)                   0.91       5.69 f
  U0_UART/U0_RX/fsm_inst/U6/ZN (INVX1)                    0.33       6.03 r
  U0_UART/U0_RX/fsm_inst/U22/QN (NOR2X2)                  0.45       6.48 f
  U0_UART/U0_RX/fsm_inst/U30/Q (OA22X1)                   0.28       6.76 f
  U0_UART/U0_RX/fsm_inst/U27/QN (OAI21X1)                 0.40       7.16 r
  U0_UART/U0_RX/fsm_inst/cs_reg[1]/D (DFFARX1)            0.03       7.19 r
  data arrival time                                                  7.19

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/fsm_inst/cs_reg[1]/CLK (DFFARX1)          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -7.19
  --------------------------------------------------------------------------
  slack (MET)                                                      263.56


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/par_chk_inst/par_err_reg
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  parity_check       ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/edge_cnt[4] (uart_rx_fsm)        0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U47/Q (XNOR2X1)                  3.41       4.19 r
  U0_UART/U0_RX/fsm_inst/U48/QN (NAND2X2)                 0.17       4.36 f
  U0_UART/U0_RX/fsm_inst/U11/Q (OR4X1)                    0.40       4.76 f
  U0_UART/U0_RX/fsm_inst/U24/QN (NOR3X0)                  1.69       6.46 r
  U0_UART/U0_RX/fsm_inst/par_chk_en (uart_rx_fsm)         0.00       6.46 r
  U0_UART/U0_RX/par_chk_inst/enable (parity_check)        0.00       6.46 r
  U0_UART/U0_RX/par_chk_inst/U9/ZN (INVX1)                0.33       6.78 f
  U0_UART/U0_RX/par_chk_inst/U2/Q (AO22X1)                0.34       7.13 f
  U0_UART/U0_RX/par_chk_inst/par_err_reg/D (DFFARX1)      0.03       7.15 f
  data arrival time                                                  7.15

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/par_chk_inst/par_err_reg/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -7.15
  --------------------------------------------------------------------------
  slack (MET)                                                      263.66


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/stp_chk_inst/stp_err_reg
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  stop_check         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/edge_cnt[4] (uart_rx_fsm)        0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U47/Q (XNOR2X1)                  3.41       4.19 r
  U0_UART/U0_RX/fsm_inst/U48/QN (NAND2X2)                 0.17       4.36 f
  U0_UART/U0_RX/fsm_inst/U11/Q (OR4X1)                    0.40       4.76 f
  U0_UART/U0_RX/fsm_inst/U40/QN (NOR2X2)                  1.54       6.31 r
  U0_UART/U0_RX/fsm_inst/stp_chk_en (uart_rx_fsm)         0.00       6.31 r
  U0_UART/U0_RX/stp_chk_inst/enable (stop_check)          0.00       6.31 r
  U0_UART/U0_RX/stp_chk_inst/U3/ZN (INVX1)                0.29       6.60 f
  U0_UART/U0_RX/stp_chk_inst/U2/QN (OAI22X1)              0.41       7.01 r
  U0_UART/U0_RX/stp_chk_inst/stp_err_reg/D (DFFARX1)      0.03       7.04 r
  data arrival time                                                  7.04

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/stp_chk_inst/stp_err_reg/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -7.04
  --------------------------------------------------------------------------
  slack (MET)                                                      263.71


  Startpoint: U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max
  strt_check         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/edge_cnt[4] (uart_rx_fsm)        0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U47/Q (XNOR2X1)                  3.41       4.19 r
  U0_UART/U0_RX/fsm_inst/U48/QN (NAND2X2)                 0.17       4.36 f
  U0_UART/U0_RX/fsm_inst/U11/Q (OR4X1)                    0.40       4.76 f
  U0_UART/U0_RX/fsm_inst/U23/QN (NOR2X2)                  1.57       6.33 r
  U0_UART/U0_RX/fsm_inst/strt_chk_en (uart_rx_fsm)        0.00       6.33 r
  U0_UART/U0_RX/strt_chk_inst/enable (strt_check)         0.00       6.33 r
  U0_UART/U0_RX/strt_chk_inst/U2/Q (AO22X1)               0.52       6.85 r
  U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg/D (DFFARX1)
                                                          0.03       6.88 r
  data arrival time                                                  6.88

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                      263.86


  Startpoint: U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Endpoint: U0_UART/U0_RX/fsm_inst/cs_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  UART_RX            ForQA                 saed90nm_max
  uart_rx_fsm        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_RX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]/Q (DFFARX1)
                                                          0.78       0.78 r
  U0_UART/U0_RX/counter_inst/bit_cnt[2] (edge_bit_counter)
                                                          0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/bit_cnt[2] (uart_rx_fsm)         0.00       0.78 r
  U0_UART/U0_RX/fsm_inst/U17/ZN (INVX1)                   3.77       4.54 f
  U0_UART/U0_RX/fsm_inst/U36/QN (NAND3X0)                 0.24       4.78 r
  U0_UART/U0_RX/fsm_inst/U7/QN (NOR2X2)                   0.91       5.69 f
  U0_UART/U0_RX/fsm_inst/U6/ZN (INVX1)                    0.33       6.03 r
  U0_UART/U0_RX/fsm_inst/U20/Q (OR3X1)                    0.54       6.57 r
  U0_UART/U0_RX/fsm_inst/U18/QN (AOI21X1)                 0.35       6.92 f
  U0_UART/U0_RX/fsm_inst/cs_reg[2]/D (DFFARX1)            0.03       6.95 f
  data arrival time                                                  6.95

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/fsm_inst/cs_reg[2]/CLK (DFFARX1)          0.00     271.07 r
  library setup time                                     -0.24     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -6.95
  --------------------------------------------------------------------------
  slack (MET)                                                      263.88


  Startpoint: U0_UART/U0_TX/U0_MUX/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: TX_OUT (output port clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_MUX/TX_OUT_reg/CLK (DFFASX1)           0.00       0.00 r
  U0_UART/U0_TX/U0_MUX/TX_OUT_reg/Q (DFFASX1)             0.72       0.72 f
  U0_UART/U0_TX/U0_MUX/TX_OUT (mux4x1)                    0.00       0.72 f
  U0_UART/U0_TX/TX_OUT (UART_TX)                          0.00       0.72 f
  U0_UART/TX_OUT_S (UART)                                 0.00       0.72 f
  TX_OUT (out)                                            0.01       0.74 f
  data arrival time                                                  0.74

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                 -54.25    8626.09
  data required time                                              8626.09
  --------------------------------------------------------------------------
  data required time                                              8626.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                     8625.35


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.53       7.07 f
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.22       7.29 r
  U0_ASYN_FIFO/U0_FIFO_RD/U4/ZN (INVX1)                   0.47       7.76 f
  U0_ASYN_FIFO/U0_FIFO_RD/r_empty (FIFO_RD_PTR_WIDTH4)
                                                          0.00       7.76 f
  U0_ASYN_FIFO/EMPTY (ASYNC_FIFO)                         0.00       7.76 f
  U5/ZN (INVX1)                                           0.23       7.99 r
  U0_UART/TX_IN_V (UART)                                  0.00       7.99 r
  U0_UART/U0_TX/Data_Valid (UART_TX)                      0.00       7.99 r
  U0_UART/U0_TX/U0_SER/Data_Valid (serializer)            0.00       7.99 r
  U0_UART/U0_TX/U0_SER/U10/ZN (INVX1)                     8.14      16.13 f
  U0_UART/U0_TX/U0_SER/U4/QN (NOR2X2)                     0.22      16.35 r
  U0_UART/U0_TX/U0_SER/U8/Z (NBUFFX2)                     2.02      18.37 r
  U0_UART/U0_TX/U0_SER/U6/QN (NOR2X2)                     2.36      20.73 f
  U0_UART/U0_TX/U0_SER/U7/QN (NOR2X2)                     4.49      25.23 r
  U0_UART/U0_TX/U0_SER/U12/Q (AO22X1)                     3.94      29.17 r
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/D (DFFARX1)
                                                          0.03      29.20 r
  data arrival time                                                 29.20

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                -29.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8650.82


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.53       7.07 f
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.22       7.29 r
  U0_ASYN_FIFO/U0_FIFO_RD/U4/ZN (INVX1)                   0.47       7.76 f
  U0_ASYN_FIFO/U0_FIFO_RD/r_empty (FIFO_RD_PTR_WIDTH4)
                                                          0.00       7.76 f
  U0_ASYN_FIFO/EMPTY (ASYNC_FIFO)                         0.00       7.76 f
  U5/ZN (INVX1)                                           0.23       7.99 r
  U0_UART/TX_IN_V (UART)                                  0.00       7.99 r
  U0_UART/U0_TX/Data_Valid (UART_TX)                      0.00       7.99 r
  U0_UART/U0_TX/U0_SER/Data_Valid (serializer)            0.00       7.99 r
  U0_UART/U0_TX/U0_SER/U10/ZN (INVX1)                     8.14      16.13 f
  U0_UART/U0_TX/U0_SER/U4/QN (NOR2X2)                     0.22      16.35 r
  U0_UART/U0_TX/U0_SER/U8/Z (NBUFFX2)                     2.02      18.37 r
  U0_UART/U0_TX/U0_SER/U6/QN (NOR2X2)                     2.36      20.73 f
  U0_UART/U0_TX/U0_SER/U7/QN (NOR2X2)                     4.49      25.23 r
  U0_UART/U0_TX/U0_SER/U18/Q (AO222X1)                    3.89      29.12 r
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[1]/D (DFFARX1)
                                                          0.03      29.15 r
  data arrival time                                                 29.15

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[1]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.34    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                -29.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8650.86


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[6]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.53       7.07 f
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.22       7.29 r
  U0_ASYN_FIFO/U0_FIFO_RD/U4/ZN (INVX1)                   0.47       7.76 f
  U0_ASYN_FIFO/U0_FIFO_RD/r_empty (FIFO_RD_PTR_WIDTH4)
                                                          0.00       7.76 f
  U0_ASYN_FIFO/EMPTY (ASYNC_FIFO)                         0.00       7.76 f
  U5/ZN (INVX1)                                           0.23       7.99 r
  U0_UART/TX_IN_V (UART)                                  0.00       7.99 r
  U0_UART/U0_TX/Data_Valid (UART_TX)                      0.00       7.99 r
  U0_UART/U0_TX/U0_SER/Data_Valid (serializer)            0.00       7.99 r
  U0_UART/U0_TX/U0_SER/U10/ZN (INVX1)                     8.14      16.13 f
  U0_UART/U0_TX/U0_SER/U4/QN (NOR2X2)                     0.22      16.35 r
  U0_UART/U0_TX/U0_SER/U8/Z (NBUFFX2)                     2.02      18.37 r
  U0_UART/U0_TX/U0_SER/U6/QN (NOR2X2)                     2.36      20.73 f
  U0_UART/U0_TX/U0_SER/U7/QN (NOR2X2)                     4.49      25.23 r
  U0_UART/U0_TX/U0_SER/U13/Q (AO222X1)                    3.89      29.12 r
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[6]/D (DFFARX1)
                                                          0.03      29.15 r
  data arrival time                                                 29.15

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[6]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.34    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                -29.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8650.86


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[5]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.53       7.07 f
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.22       7.29 r
  U0_ASYN_FIFO/U0_FIFO_RD/U4/ZN (INVX1)                   0.47       7.76 f
  U0_ASYN_FIFO/U0_FIFO_RD/r_empty (FIFO_RD_PTR_WIDTH4)
                                                          0.00       7.76 f
  U0_ASYN_FIFO/EMPTY (ASYNC_FIFO)                         0.00       7.76 f
  U5/ZN (INVX1)                                           0.23       7.99 r
  U0_UART/TX_IN_V (UART)                                  0.00       7.99 r
  U0_UART/U0_TX/Data_Valid (UART_TX)                      0.00       7.99 r
  U0_UART/U0_TX/U0_SER/Data_Valid (serializer)            0.00       7.99 r
  U0_UART/U0_TX/U0_SER/U10/ZN (INVX1)                     8.14      16.13 f
  U0_UART/U0_TX/U0_SER/U4/QN (NOR2X2)                     0.22      16.35 r
  U0_UART/U0_TX/U0_SER/U8/Z (NBUFFX2)                     2.02      18.37 r
  U0_UART/U0_TX/U0_SER/U6/QN (NOR2X2)                     2.36      20.73 f
  U0_UART/U0_TX/U0_SER/U7/QN (NOR2X2)                     4.49      25.23 r
  U0_UART/U0_TX/U0_SER/U14/Q (AO222X1)                    3.89      29.12 r
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[5]/D (DFFARX1)
                                                          0.03      29.15 r
  data arrival time                                                 29.15

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[5]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.34    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                -29.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8650.86


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[4]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.53       7.07 f
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.22       7.29 r
  U0_ASYN_FIFO/U0_FIFO_RD/U4/ZN (INVX1)                   0.47       7.76 f
  U0_ASYN_FIFO/U0_FIFO_RD/r_empty (FIFO_RD_PTR_WIDTH4)
                                                          0.00       7.76 f
  U0_ASYN_FIFO/EMPTY (ASYNC_FIFO)                         0.00       7.76 f
  U5/ZN (INVX1)                                           0.23       7.99 r
  U0_UART/TX_IN_V (UART)                                  0.00       7.99 r
  U0_UART/U0_TX/Data_Valid (UART_TX)                      0.00       7.99 r
  U0_UART/U0_TX/U0_SER/Data_Valid (serializer)            0.00       7.99 r
  U0_UART/U0_TX/U0_SER/U10/ZN (INVX1)                     8.14      16.13 f
  U0_UART/U0_TX/U0_SER/U4/QN (NOR2X2)                     0.22      16.35 r
  U0_UART/U0_TX/U0_SER/U8/Z (NBUFFX2)                     2.02      18.37 r
  U0_UART/U0_TX/U0_SER/U6/QN (NOR2X2)                     2.36      20.73 f
  U0_UART/U0_TX/U0_SER/U7/QN (NOR2X2)                     4.49      25.23 r
  U0_UART/U0_TX/U0_SER/U15/Q (AO222X1)                    3.89      29.12 r
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[4]/D (DFFARX1)
                                                          0.03      29.15 r
  data arrival time                                                 29.15

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[4]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.34    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                -29.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8650.86


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.53       7.07 f
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.22       7.29 r
  U0_ASYN_FIFO/U0_FIFO_RD/U4/ZN (INVX1)                   0.47       7.76 f
  U0_ASYN_FIFO/U0_FIFO_RD/r_empty (FIFO_RD_PTR_WIDTH4)
                                                          0.00       7.76 f
  U0_ASYN_FIFO/EMPTY (ASYNC_FIFO)                         0.00       7.76 f
  U5/ZN (INVX1)                                           0.23       7.99 r
  U0_UART/TX_IN_V (UART)                                  0.00       7.99 r
  U0_UART/U0_TX/Data_Valid (UART_TX)                      0.00       7.99 r
  U0_UART/U0_TX/U0_SER/Data_Valid (serializer)            0.00       7.99 r
  U0_UART/U0_TX/U0_SER/U10/ZN (INVX1)                     8.14      16.13 f
  U0_UART/U0_TX/U0_SER/U4/QN (NOR2X2)                     0.22      16.35 r
  U0_UART/U0_TX/U0_SER/U8/Z (NBUFFX2)                     2.02      18.37 r
  U0_UART/U0_TX/U0_SER/U6/QN (NOR2X2)                     2.36      20.73 f
  U0_UART/U0_TX/U0_SER/U7/QN (NOR2X2)                     4.49      25.23 r
  U0_UART/U0_TX/U0_SER/U16/Q (AO222X1)                    3.89      29.12 r
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[3]/D (DFFARX1)
                                                          0.03      29.15 r
  data arrival time                                                 29.15

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[3]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.34    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                -29.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8650.86


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.53       7.07 f
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.22       7.29 r
  U0_ASYN_FIFO/U0_FIFO_RD/U4/ZN (INVX1)                   0.47       7.76 f
  U0_ASYN_FIFO/U0_FIFO_RD/r_empty (FIFO_RD_PTR_WIDTH4)
                                                          0.00       7.76 f
  U0_ASYN_FIFO/EMPTY (ASYNC_FIFO)                         0.00       7.76 f
  U5/ZN (INVX1)                                           0.23       7.99 r
  U0_UART/TX_IN_V (UART)                                  0.00       7.99 r
  U0_UART/U0_TX/Data_Valid (UART_TX)                      0.00       7.99 r
  U0_UART/U0_TX/U0_SER/Data_Valid (serializer)            0.00       7.99 r
  U0_UART/U0_TX/U0_SER/U10/ZN (INVX1)                     8.14      16.13 f
  U0_UART/U0_TX/U0_SER/U4/QN (NOR2X2)                     0.22      16.35 r
  U0_UART/U0_TX/U0_SER/U8/Z (NBUFFX2)                     2.02      18.37 r
  U0_UART/U0_TX/U0_SER/U6/QN (NOR2X2)                     2.36      20.73 f
  U0_UART/U0_TX/U0_SER/U7/QN (NOR2X2)                     4.49      25.23 r
  U0_UART/U0_TX/U0_SER/U17/Q (AO222X1)                    3.89      29.12 r
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[2]/D (DFFARX1)
                                                          0.03      29.15 r
  data arrival time                                                 29.15

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[2]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.34    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                -29.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8650.86


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.53       7.07 f
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.22       7.29 r
  U0_ASYN_FIFO/U0_FIFO_RD/U4/ZN (INVX1)                   0.47       7.76 f
  U0_ASYN_FIFO/U0_FIFO_RD/r_empty (FIFO_RD_PTR_WIDTH4)
                                                          0.00       7.76 f
  U0_ASYN_FIFO/EMPTY (ASYNC_FIFO)                         0.00       7.76 f
  U5/ZN (INVX1)                                           0.23       7.99 r
  U0_UART/TX_IN_V (UART)                                  0.00       7.99 r
  U0_UART/U0_TX/Data_Valid (UART_TX)                      0.00       7.99 r
  U0_UART/U0_TX/U0_SER/Data_Valid (serializer)            0.00       7.99 r
  U0_UART/U0_TX/U0_SER/U10/ZN (INVX1)                     8.14      16.13 f
  U0_UART/U0_TX/U0_SER/U4/QN (NOR2X2)                     0.22      16.35 r
  U0_UART/U0_TX/U0_SER/U8/Z (NBUFFX2)                     2.02      18.37 r
  U0_UART/U0_TX/U0_SER/U6/QN (NOR2X2)                     2.36      20.73 f
  U0_UART/U0_TX/U0_SER/U7/QN (NOR2X2)                     4.49      25.23 r
  U0_UART/U0_TX/U0_SER/U11/Q (AO222X1)                    3.89      29.12 r
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[0]/D (DFFARX1)
                                                          0.03      29.15 r
  data arrival time                                                 29.15

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[0]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.34    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                -29.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8650.86


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_addr[1] (FIFO_RD_PTR_WIDTH4)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_addr[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U123/ZN (INVX1)          5.44       6.26 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U50/QN (NOR2X2)          0.58       6.84 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U108/Z (NBUFFX2)         1.78       8.62 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U156/Q (AO221X1)        10.42      19.04 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U159/Q (AO22X1)          0.34      19.38 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_data[7] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00      19.38 r
  U0_ASYN_FIFO/RD_DATA[7] (ASYNC_FIFO)                    0.00      19.38 r
  U0_UART/TX_IN_P[7] (UART)                               0.00      19.38 r
  U0_UART/U0_TX/P_DATA[7] (UART_TX)                       0.00      19.38 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA[7] (parity_calc)
                                                          0.00      19.38 r
  U0_UART/U0_TX/U0_PARITY_CALC/U22/Q (AO22X1)             0.44      19.82 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]/D (DFFARX1)
                                                          0.03      19.85 r
  data arrival time                                                 19.85

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                -19.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8660.16


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_addr[1] (FIFO_RD_PTR_WIDTH4)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_addr[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U123/ZN (INVX1)          5.44       6.26 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U50/QN (NOR2X2)          0.58       6.84 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U108/Z (NBUFFX2)         1.78       8.62 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U137/Q (AO221X1)        10.42      19.04 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U140/Q (AO22X1)          0.34      19.38 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_data[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00      19.38 r
  U0_ASYN_FIFO/RD_DATA[2] (ASYNC_FIFO)                    0.00      19.38 r
  U0_UART/TX_IN_P[2] (UART)                               0.00      19.38 r
  U0_UART/U0_TX/P_DATA[2] (UART_TX)                       0.00      19.38 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA[2] (parity_calc)
                                                          0.00      19.38 r
  U0_UART/U0_TX/U0_PARITY_CALC/U12/Q (AO22X1)             0.43      19.81 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2]/D (DFFARX1)
                                                          0.03      19.84 r
  data arrival time                                                 19.84

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                -19.84
  --------------------------------------------------------------------------
  slack (MET)                                                     8660.17


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_addr[1] (FIFO_RD_PTR_WIDTH4)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_addr[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U123/ZN (INVX1)          5.44       6.26 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U50/QN (NOR2X2)          0.58       6.84 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U108/Z (NBUFFX2)         1.78       8.62 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U132/Q (AO221X1)        10.42      19.04 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U135/Q (AO22X1)          0.34      19.38 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_data[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00      19.38 r
  U0_ASYN_FIFO/RD_DATA[1] (ASYNC_FIFO)                    0.00      19.38 r
  U0_UART/TX_IN_P[1] (UART)                               0.00      19.38 r
  U0_UART/U0_TX/P_DATA[1] (UART_TX)                       0.00      19.38 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA[1] (parity_calc)
                                                          0.00      19.38 r
  U0_UART/U0_TX/U0_PARITY_CALC/U10/Q (AO22X1)             0.43      19.81 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1]/D (DFFARX1)
                                                          0.03      19.84 r
  data arrival time                                                 19.84

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                -19.84
  --------------------------------------------------------------------------
  slack (MET)                                                     8660.17


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_addr[1] (FIFO_RD_PTR_WIDTH4)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_addr[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U123/ZN (INVX1)          5.44       6.26 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U50/QN (NOR2X2)          0.58       6.84 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U108/Z (NBUFFX2)         1.78       8.62 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U127/Q (AO221X1)        10.42      19.04 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U130/Q (AO22X1)          0.34      19.38 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_data[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00      19.38 r
  U0_ASYN_FIFO/RD_DATA[0] (ASYNC_FIFO)                    0.00      19.38 r
  U0_UART/TX_IN_P[0] (UART)                               0.00      19.38 r
  U0_UART/U0_TX/P_DATA[0] (UART_TX)                       0.00      19.38 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA[0] (parity_calc)
                                                          0.00      19.38 r
  U0_UART/U0_TX/U0_PARITY_CALC/U8/Q (AO22X1)              0.43      19.81 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0]/D (DFFARX1)
                                                          0.03      19.84 r
  data arrival time                                                 19.84

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                -19.84
  --------------------------------------------------------------------------
  slack (MET)                                                     8660.17


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_addr[1] (FIFO_RD_PTR_WIDTH4)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_addr[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U123/ZN (INVX1)          5.44       6.26 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U50/QN (NOR2X2)          0.58       6.84 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U108/Z (NBUFFX2)         1.78       8.62 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U155/Q (AO221X1)        10.43      19.05 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U7/Q (MUX21X1)           0.32      19.37 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_data[6] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00      19.37 r
  U0_ASYN_FIFO/RD_DATA[6] (ASYNC_FIFO)                    0.00      19.37 r
  U0_UART/TX_IN_P[6] (UART)                               0.00      19.37 r
  U0_UART/U0_TX/P_DATA[6] (UART_TX)                       0.00      19.37 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA[6] (parity_calc)
                                                          0.00      19.37 r
  U0_UART/U0_TX/U0_PARITY_CALC/U20/Q (AO22X1)             0.43      19.80 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6]/D (DFFARX1)
                                                          0.03      19.82 r
  data arrival time                                                 19.82

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                -19.82
  --------------------------------------------------------------------------
  slack (MET)                                                     8660.19


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_addr[1] (FIFO_RD_PTR_WIDTH4)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_addr[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U123/ZN (INVX1)          5.44       6.26 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U50/QN (NOR2X2)          0.58       6.84 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U108/Z (NBUFFX2)         1.78       8.62 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U151/Q (AO221X1)        10.43      19.05 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U29/Q (MUX21X1)          0.32      19.37 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_data[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00      19.37 r
  U0_ASYN_FIFO/RD_DATA[5] (ASYNC_FIFO)                    0.00      19.37 r
  U0_UART/TX_IN_P[5] (UART)                               0.00      19.37 r
  U0_UART/U0_TX/P_DATA[5] (UART_TX)                       0.00      19.37 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA[5] (parity_calc)
                                                          0.00      19.37 r
  U0_UART/U0_TX/U0_PARITY_CALC/U18/Q (AO22X1)             0.43      19.80 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5]/D (DFFARX1)
                                                          0.03      19.82 r
  data arrival time                                                 19.82

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                -19.82
  --------------------------------------------------------------------------
  slack (MET)                                                     8660.19


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_addr[1] (FIFO_RD_PTR_WIDTH4)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_addr[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U123/ZN (INVX1)          5.44       6.26 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U50/QN (NOR2X2)          0.58       6.84 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U108/Z (NBUFFX2)         1.78       8.62 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U147/Q (AO221X1)        10.43      19.05 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U14/Q (MUX21X1)          0.32      19.37 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_data[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00      19.37 r
  U0_ASYN_FIFO/RD_DATA[4] (ASYNC_FIFO)                    0.00      19.37 r
  U0_UART/TX_IN_P[4] (UART)                               0.00      19.37 r
  U0_UART/U0_TX/P_DATA[4] (UART_TX)                       0.00      19.37 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA[4] (parity_calc)
                                                          0.00      19.37 r
  U0_UART/U0_TX/U0_PARITY_CALC/U16/Q (AO22X1)             0.43      19.80 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4]/D (DFFARX1)
                                                          0.03      19.82 r
  data arrival time                                                 19.82

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                -19.82
  --------------------------------------------------------------------------
  slack (MET)                                                     8660.19


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8
                     ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_addr[1] (FIFO_RD_PTR_WIDTH4)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_addr[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00       0.82 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U123/ZN (INVX1)          5.44       6.26 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U50/QN (NOR2X2)          0.58       6.84 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U108/Z (NBUFFX2)         1.78       8.62 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U144/Q (AO221X1)        10.43      19.05 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U3/Q (MUX21X1)           0.32      19.37 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/r_data[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8)
                                                          0.00      19.37 r
  U0_ASYN_FIFO/RD_DATA[3] (ASYNC_FIFO)                    0.00      19.37 r
  U0_UART/TX_IN_P[3] (UART)                               0.00      19.37 r
  U0_UART/U0_TX/P_DATA[3] (UART_TX)                       0.00      19.37 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA[3] (parity_calc)
                                                          0.00      19.37 r
  U0_UART/U0_TX/U0_PARITY_CALC/U14/Q (AO22X1)             0.43      19.80 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3]/D (DFFARX1)
                                                          0.03      19.82 r
  data arrival time                                                 19.82

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3]/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                -19.82
  --------------------------------------------------------------------------
  slack (MET)                                                     8660.19


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_FSM/cs_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.53       7.07 f
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.22       7.29 r
  U0_ASYN_FIFO/U0_FIFO_RD/U4/ZN (INVX1)                   0.47       7.76 f
  U0_ASYN_FIFO/U0_FIFO_RD/r_empty (FIFO_RD_PTR_WIDTH4)
                                                          0.00       7.76 f
  U0_ASYN_FIFO/EMPTY (ASYNC_FIFO)                         0.00       7.76 f
  U5/ZN (INVX1)                                           0.23       7.99 r
  U0_UART/TX_IN_V (UART)                                  0.00       7.99 r
  U0_UART/U0_TX/Data_Valid (UART_TX)                      0.00       7.99 r
  U0_UART/U0_TX/U0_FSM/Data_Valid (controller_fsm)        0.00       7.99 r
  U0_UART/U0_TX/U0_FSM/U15/QN (NAND3X0)                   8.22      16.21 f
  U0_UART/U0_TX/U0_FSM/U9/QN (NAND2X2)                    0.18      16.38 r
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/D (DFFARX1)              0.03      16.41 r
  data arrival time                                                 16.41

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/CLK (DFFARX1)            0.00    8680.34 r
  library setup time                                     -0.33    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                -16.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8663.61


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.56       7.11 r
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.24       7.35 f
  U0_ASYN_FIFO/U0_FIFO_RD/U3/QN (NAND2X2)                 0.47       7.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U5/QN (NOR2X2)                  0.47       8.29 f
  U0_ASYN_FIFO/U0_FIFO_RD/U6/QN (NAND2X2)                 0.43       8.71 r
  U0_ASYN_FIFO/U0_FIFO_RD/U7/QN (NOR2X2)                  0.48       9.19 f
  U0_ASYN_FIFO/U0_FIFO_RD/U8/Q (XOR2X1)                   0.32       9.51 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[3]/D (DFFARX1)        0.03       9.54 r
  data arrival time                                                  9.54

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[3]/CLK (DFFARX1)      0.00    8680.34 r
  library setup time                                     -0.33    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -9.54
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.48


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.56       7.11 r
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.24       7.35 f
  U0_ASYN_FIFO/U0_FIFO_RD/U3/QN (NAND2X2)                 0.47       7.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U5/QN (NOR2X2)                  0.47       8.29 f
  U0_ASYN_FIFO/U0_FIFO_RD/U6/QN (NAND2X2)                 0.43       8.71 r
  U0_ASYN_FIFO/U0_FIFO_RD/U9/Q (XNOR2X1)                  0.76       9.47 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[2]/D (DFFARX1)        0.03       9.50 r
  data arrival time                                                  9.50

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[2]/CLK (DFFARX1)      0.00    8680.34 r
  library setup time                                     -0.33    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.52


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.56       7.11 r
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.24       7.35 f
  U0_ASYN_FIFO/U0_FIFO_RD/U3/QN (NAND2X2)                 0.47       7.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U5/QN (NOR2X2)                  0.47       8.29 f
  U0_ASYN_FIFO/U0_FIFO_RD/U10/Q (XOR2X1)                  0.60       8.89 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/D (DFFARX1)        0.03       8.92 r
  data arrival time                                                  8.92

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.09


  Startpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ASYNC_FIFO         ForQA                 saed90nm_max
  FIFO_RD_PTR_WIDTH4 ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/Q (DFFARX1)        0.82       0.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U18/Q (XNOR2X1)                 5.72       6.54 r
  U0_ASYN_FIFO/U0_FIFO_RD/U16/Q (XNOR2X1)                 0.56       7.11 r
  U0_ASYN_FIFO/U0_FIFO_RD/U12/QN (NAND4X0)                0.24       7.35 f
  U0_ASYN_FIFO/U0_FIFO_RD/U3/QN (NAND2X2)                 0.47       7.82 r
  U0_ASYN_FIFO/U0_FIFO_RD/U11/Q (XNOR2X1)                 0.76       8.57 r
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[0]/D (DFFARX1)        0.03       8.60 r
  data arrival time                                                  8.60

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[0]/CLK (DFFARX1)      0.00    8680.34 r
  library setup time                                     -0.33    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.42


  Startpoint: U0_UART/U0_TX/U0_FSM/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/counter_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max
  UART_TX            ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/CLK (DFFARX1)            0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/Q (DFFARX1)              0.74       0.74 r
  U0_UART/U0_TX/U0_FSM/U10/QN (NOR2X2)                    1.24       1.98 f
  U0_UART/U0_TX/U0_FSM/U17/Q (AND2X1)                     0.41       2.39 f
  U0_UART/U0_TX/U0_FSM/ser_en (controller_fsm)            0.00       2.39 f
  U0_UART/U0_TX/U0_SER/ser_en (serializer)                0.00       2.39 f
  U0_UART/U0_TX/U0_SER/U9/ZN (INVX1)                      0.62       3.01 r
  U0_UART/U0_TX/U0_SER/U19/QN (NOR2X2)                    1.16       4.17 f
  U0_UART/U0_TX/U0_SER/U20/Q (AO22X1)                     0.44       4.61 f
  U0_UART/U0_TX/U0_SER/counter_reg[2]/D (DFFARX1)         0.03       4.64 f
  data arrival time                                                  4.64

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_SER/counter_reg[2]/CLK (DFFARX1)       0.00    8680.34 r
  library setup time                                     -0.25    8680.09
  data required time                                              8680.09
  --------------------------------------------------------------------------
  data required time                                              8680.09
  data arrival time                                                 -4.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.46


  Startpoint: U0_UART/U0_TX/U0_FSM/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/counter_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max
  UART_TX            ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/CLK (DFFARX1)            0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/Q (DFFARX1)              0.74       0.74 r
  U0_UART/U0_TX/U0_FSM/U10/QN (NOR2X2)                    1.24       1.98 f
  U0_UART/U0_TX/U0_FSM/U17/Q (AND2X1)                     0.41       2.39 f
  U0_UART/U0_TX/U0_FSM/ser_en (controller_fsm)            0.00       2.39 f
  U0_UART/U0_TX/U0_SER/ser_en (serializer)                0.00       2.39 f
  U0_UART/U0_TX/U0_SER/U9/ZN (INVX1)                      0.62       3.01 r
  U0_UART/U0_TX/U0_SER/U19/QN (NOR2X2)                    1.16       4.17 f
  U0_UART/U0_TX/U0_SER/counter_reg[0]/D (DFFARX1)         0.14       4.31 f
  data arrival time                                                  4.31

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_SER/counter_reg[0]/CLK (DFFARX1)       0.00    8680.34 r
  library setup time                                     -0.25    8680.09
  data required time                                              8680.09
  --------------------------------------------------------------------------
  data required time                                              8680.09
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.78


  Startpoint: U0_UART/U0_TX/U0_FSM/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_SER/counter_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max
  UART_TX            ForQA                 saed90nm_max
  serializer         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/CLK (DFFARX1)            0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/Q (DFFARX1)              0.74       0.74 r
  U0_UART/U0_TX/U0_FSM/U10/QN (NOR2X2)                    1.24       1.98 f
  U0_UART/U0_TX/U0_FSM/U17/Q (AND2X1)                     0.41       2.39 f
  U0_UART/U0_TX/U0_FSM/ser_en (controller_fsm)            0.00       2.39 f
  U0_UART/U0_TX/U0_SER/ser_en (serializer)                0.00       2.39 f
  U0_UART/U0_TX/U0_SER/U9/ZN (INVX1)                      0.62       3.01 r
  U0_UART/U0_TX/U0_SER/U24/QN (NOR2X2)                    1.18       4.19 f
  U0_UART/U0_TX/U0_SER/counter_reg[1]/D (DFFARX1)         0.03       4.22 f
  data arrival time                                                  4.22

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_SER/counter_reg[1]/CLK (DFFARX1)       0.00    8680.34 r
  library setup time                                     -0.25    8680.09
  data required time                                              8680.09
  --------------------------------------------------------------------------
  data required time                                              8680.09
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.87


  Startpoint: U0_UART/U0_TX/U0_FSM/cs_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_MUX/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max
  UART_TX            ForQA                 saed90nm_max
  mux4x1             ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/CLK (DFFARX1)            0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/Q (DFFARX1)              0.74       0.74 f
  U0_UART/U0_TX/U0_FSM/U20/QN (NAND3X0)                   1.03       1.77 r
  U0_UART/U0_TX/U0_FSM/U5/QN (NAND2X2)                    1.32       3.09 f
  U0_UART/U0_TX/U0_FSM/mux_sel[1] (controller_fsm)        0.00       3.09 f
  U0_UART/U0_TX/U0_MUX/mux_sel[1] (mux4x1)                0.00       3.09 f
  U0_UART/U0_TX/U0_MUX/U4/ZN (INVX1)                      0.27       3.36 r
  U0_UART/U0_TX/U0_MUX/U5/Q (AO22X1)                      0.26       3.62 r
  U0_UART/U0_TX/U0_MUX/TX_OUT_reg/D (DFFASX1)             0.03       3.65 r
  data arrival time                                                  3.65

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_MUX/TX_OUT_reg/CLK (DFFASX1)           0.00    8680.34 r
  library setup time                                     -0.36    8679.98
  data required time                                              8679.98
  --------------------------------------------------------------------------
  data required time                                              8679.98
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.33


  Startpoint: U0_UART/U0_TX/U0_FSM/cs_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_FSM/cs_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/CLK (DFFARX1)            0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/Q (DFFARX1)              0.72       0.72 r
  U0_UART/U0_TX/U0_FSM/U20/QN (NAND3X0)                   1.06       1.77 f
  U0_UART/U0_TX/U0_FSM/U7/ZN (INVX1)                      1.24       3.01 r
  U0_UART/U0_TX/U0_FSM/U13/QN (NAND3X0)                   0.19       3.20 f
  U0_UART/U0_TX/U0_FSM/U6/QN (NAND2X2)                    0.18       3.38 r
  U0_UART/U0_TX/U0_FSM/cs_reg[2]/D (DFFARX1)              0.03       3.41 r
  data arrival time                                                  3.41

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_FSM/cs_reg[2]/CLK (DFFARX1)            0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -3.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.60


  Startpoint: U0_UART/U0_TX/U0_FSM/cs_reg[1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_FSM/cs_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/CLK (DFFARX1)            0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/Q (DFFARX1)              0.74       0.74 f
  U0_UART/U0_TX/U0_FSM/U20/QN (NAND3X0)                   1.03       1.77 r
  U0_UART/U0_TX/U0_FSM/U14/Q (AO21X1)                     1.48       3.26 r
  U0_UART/U0_TX/U0_FSM/U8/QN (NAND2X2)                    0.19       3.44 f
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/D (DFFARX1)              0.03       3.47 f
  data arrival time                                                  3.47

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_FSM/cs_reg[1]/CLK (DFFARX1)            0.00    8680.34 r
  library setup time                                     -0.25    8680.09
  data required time                                              8680.09
  --------------------------------------------------------------------------
  data required time                                              8680.09
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.62


  Startpoint: U0_UART/U0_TX/U0_FSM/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_FSM/busy_reg
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  controller_fsm     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/CLK (DFFARX1)            0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/cs_reg[0]/Q (DFFARX1)              0.74       0.74 r
  U0_UART/U0_TX/U0_FSM/U19/QN (NAND3X0)                   1.39       2.13 f
  U0_UART/U0_TX/U0_FSM/U4/QN (NAND3X0)                    0.97       3.10 r
  U0_UART/U0_TX/U0_FSM/busy_reg/D (DFFARX1)               0.03       3.13 r
  data arrival time                                                  3.13

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_FSM/busy_reg/CLK (DFFARX1)             0.00    8680.34 r
  library setup time                                     -0.37    8679.98
  data required time                                              8679.98
  --------------------------------------------------------------------------
  data required time                                              8679.98
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.85


  Startpoint: U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  parity_calc        ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]/CLK (DFFARX1)
                                                          0.00       0.00 r
  U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]/QN (DFFARX1)
                                                          0.49       0.49 r
  U0_UART/U0_TX/U0_PARITY_CALC/U4/Q (XOR3X1)              0.76       1.25 f
  U0_UART/U0_TX/U0_PARITY_CALC/U3/Q (XOR3X1)              0.71       1.96 r
  U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg/D (DFFARX1)
                                                          0.03       1.99 r
  data arrival time                                                  1.99

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg/CLK (DFFARX1)
                                                          0.00    8680.34 r
  library setup time                                     -0.34    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.02


  Startpoint: U0_UART/U0_TX/U0_FSM/busy_reg
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_PULSE_GEN/SYNC_REG_reg
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_FSM/busy_reg/CLK (DFFARX1)             0.00       0.00 r
  U0_UART/U0_TX/U0_FSM/busy_reg/Q (DFFARX1)               0.72       0.72 r
  U0_UART/U0_TX/U0_FSM/busy (controller_fsm)              0.00       0.72 r
  U0_UART/U0_TX/Busy (UART_TX)                            0.00       0.72 r
  U0_UART/TX_OUT_V (UART)                                 0.00       0.72 r
  U0_PULSE_GEN/LVL_SIG (PULSE_GEN_0)                      0.00       0.72 r
  U0_PULSE_GEN/SYNC_REG_reg/D (DFFARX1)                   0.58       1.30 r
  data arrival time                                                  1.30

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_PULSE_GEN/SYNC_REG_reg/CLK (DFFARX1)                 0.00    8680.34 r
  library setup time                                     -0.36    8679.98
  data required time                                              8679.98
  --------------------------------------------------------------------------
  data required time                                              8679.98
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.69


  Startpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][3]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][3]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_0
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][3]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][3]/Q (DFFARX1)        0.66       0.66 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][3]/D (DFFARX1)        0.03       0.69 r
  data arrival time                                                  0.69

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][3]/CLK (DFFARX1)      0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.32


  Startpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][2]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][2]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_0
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][2]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][2]/Q (DFFARX1)        0.66       0.66 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][2]/D (DFFARX1)        0.03       0.69 r
  data arrival time                                                  0.69

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][2]/CLK (DFFARX1)      0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.32


  Startpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][1]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][1]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_0
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][1]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][1]/Q (DFFARX1)        0.66       0.66 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][1]/D (DFFARX1)        0.03       0.69 r
  data arrival time                                                  0.69

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][1]/CLK (DFFARX1)      0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.32


  Startpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][0]
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][0]
            (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_0
                     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][0]/CLK (DFFARX1)      0.00       0.00 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][0]/Q (DFFARX1)        0.66       0.66 r
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][0]/D (DFFARX1)        0.03       0.69 r
  data arrival time                                                  0.69

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][0]/CLK (DFFARX1)      0.00    8680.34 r
  library setup time                                     -0.33    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.32


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/QN (DFFARX1)                  0.51       0.51 r
  RX_CLK_DIV/U3/Q (XOR3X1)                                0.94       1.45 f
  RX_CLK_DIV/U45/QN (NAND4X0)                             0.18       1.63 r
  RX_CLK_DIV/U44/QN (NOR4X1)                              0.37       2.00 f
  RX_CLK_DIV/U43/Q (MUX21X1)                              0.36       2.35 f
  RX_CLK_DIV/U42/ZN (INVX1)                               0.79       3.14 r
  RX_CLK_DIV/U41/Q (AND2X1)                               2.61       5.76 r
  RX_CLK_DIV/counter_reg[0]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/counter_reg[0]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.96


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[6]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/QN (DFFARX1)                  0.51       0.51 r
  RX_CLK_DIV/U3/Q (XOR3X1)                                0.94       1.45 f
  RX_CLK_DIV/U45/QN (NAND4X0)                             0.18       1.63 r
  RX_CLK_DIV/U44/QN (NOR4X1)                              0.37       2.00 f
  RX_CLK_DIV/U43/Q (MUX21X1)                              0.36       2.35 f
  RX_CLK_DIV/U42/ZN (INVX1)                               0.79       3.14 r
  RX_CLK_DIV/U35/Q (AND2X1)                               2.61       5.76 r
  RX_CLK_DIV/counter_reg[6]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.96


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[5]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/QN (DFFARX1)                  0.51       0.51 r
  RX_CLK_DIV/U3/Q (XOR3X1)                                0.94       1.45 f
  RX_CLK_DIV/U45/QN (NAND4X0)                             0.18       1.63 r
  RX_CLK_DIV/U44/QN (NOR4X1)                              0.37       2.00 f
  RX_CLK_DIV/U43/Q (MUX21X1)                              0.36       2.35 f
  RX_CLK_DIV/U42/ZN (INVX1)                               0.79       3.14 r
  RX_CLK_DIV/U36/Q (AND2X1)                               2.61       5.76 r
  RX_CLK_DIV/counter_reg[5]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/counter_reg[5]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.96


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[4]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/QN (DFFARX1)                  0.51       0.51 r
  RX_CLK_DIV/U3/Q (XOR3X1)                                0.94       1.45 f
  RX_CLK_DIV/U45/QN (NAND4X0)                             0.18       1.63 r
  RX_CLK_DIV/U44/QN (NOR4X1)                              0.37       2.00 f
  RX_CLK_DIV/U43/Q (MUX21X1)                              0.36       2.35 f
  RX_CLK_DIV/U42/ZN (INVX1)                               0.79       3.14 r
  RX_CLK_DIV/U37/Q (AND2X1)                               2.61       5.76 r
  RX_CLK_DIV/counter_reg[4]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.96


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/QN (DFFARX1)                  0.51       0.51 r
  RX_CLK_DIV/U3/Q (XOR3X1)                                0.94       1.45 f
  RX_CLK_DIV/U45/QN (NAND4X0)                             0.18       1.63 r
  RX_CLK_DIV/U44/QN (NOR4X1)                              0.37       2.00 f
  RX_CLK_DIV/U43/Q (MUX21X1)                              0.36       2.35 f
  RX_CLK_DIV/U42/ZN (INVX1)                               0.79       3.14 r
  RX_CLK_DIV/U38/Q (AND2X1)                               2.61       5.76 r
  RX_CLK_DIV/counter_reg[3]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/counter_reg[3]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.96


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/QN (DFFARX1)                  0.51       0.51 r
  RX_CLK_DIV/U3/Q (XOR3X1)                                0.94       1.45 f
  RX_CLK_DIV/U45/QN (NAND4X0)                             0.18       1.63 r
  RX_CLK_DIV/U44/QN (NOR4X1)                              0.37       2.00 f
  RX_CLK_DIV/U43/Q (MUX21X1)                              0.36       2.35 f
  RX_CLK_DIV/U42/ZN (INVX1)                               0.79       3.14 r
  RX_CLK_DIV/U39/Q (AND2X1)                               2.61       5.76 r
  RX_CLK_DIV/counter_reg[2]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/counter_reg[2]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.96


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/QN (DFFARX1)                  0.51       0.51 r
  RX_CLK_DIV/U3/Q (XOR3X1)                                0.94       1.45 f
  RX_CLK_DIV/U45/QN (NAND4X0)                             0.18       1.63 r
  RX_CLK_DIV/U44/QN (NOR4X1)                              0.37       2.00 f
  RX_CLK_DIV/U43/Q (MUX21X1)                              0.36       2.35 f
  RX_CLK_DIV/U42/ZN (INVX1)                               0.79       3.14 r
  RX_CLK_DIV/U40/Q (AND2X1)                               2.61       5.76 r
  RX_CLK_DIV/counter_reg[1]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/counter_reg[1]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.96


  Startpoint: TX_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[4]/QN (DFFARX1)                  0.51       0.51 r
  TX_CLK_DIV/U6/Q (XOR3X1)                                0.92       1.42 f
  TX_CLK_DIV/U46/QN (NAND4X0)                             0.20       1.62 r
  TX_CLK_DIV/U45/QN (NOR4X1)                              0.37       1.99 f
  TX_CLK_DIV/U44/Q (MUX21X1)                              0.36       2.35 f
  TX_CLK_DIV/U43/ZN (INVX1)                               0.79       3.14 r
  TX_CLK_DIV/U42/Q (AND2X1)                               2.61       5.75 r
  TX_CLK_DIV/counter_reg[0]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/counter_reg[0]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.97


  Startpoint: TX_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[6]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[4]/QN (DFFARX1)                  0.51       0.51 r
  TX_CLK_DIV/U6/Q (XOR3X1)                                0.92       1.42 f
  TX_CLK_DIV/U46/QN (NAND4X0)                             0.20       1.62 r
  TX_CLK_DIV/U45/QN (NOR4X1)                              0.37       1.99 f
  TX_CLK_DIV/U44/Q (MUX21X1)                              0.36       2.35 f
  TX_CLK_DIV/U43/ZN (INVX1)                               0.79       3.14 r
  TX_CLK_DIV/U36/Q (AND2X1)                               2.61       5.75 r
  TX_CLK_DIV/counter_reg[6]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.97


  Startpoint: TX_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[5]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[4]/QN (DFFARX1)                  0.51       0.51 r
  TX_CLK_DIV/U6/Q (XOR3X1)                                0.92       1.42 f
  TX_CLK_DIV/U46/QN (NAND4X0)                             0.20       1.62 r
  TX_CLK_DIV/U45/QN (NOR4X1)                              0.37       1.99 f
  TX_CLK_DIV/U44/Q (MUX21X1)                              0.36       2.35 f
  TX_CLK_DIV/U43/ZN (INVX1)                               0.79       3.14 r
  TX_CLK_DIV/U37/Q (AND2X1)                               2.61       5.75 r
  TX_CLK_DIV/counter_reg[5]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/counter_reg[5]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.97


  Startpoint: TX_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[4]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[4]/QN (DFFARX1)                  0.51       0.51 r
  TX_CLK_DIV/U6/Q (XOR3X1)                                0.92       1.42 f
  TX_CLK_DIV/U46/QN (NAND4X0)                             0.20       1.62 r
  TX_CLK_DIV/U45/QN (NOR4X1)                              0.37       1.99 f
  TX_CLK_DIV/U44/Q (MUX21X1)                              0.36       2.35 f
  TX_CLK_DIV/U43/ZN (INVX1)                               0.79       3.14 r
  TX_CLK_DIV/U38/Q (AND2X1)                               2.61       5.75 r
  TX_CLK_DIV/counter_reg[4]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.97


  Startpoint: TX_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[3]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[4]/QN (DFFARX1)                  0.51       0.51 r
  TX_CLK_DIV/U6/Q (XOR3X1)                                0.92       1.42 f
  TX_CLK_DIV/U46/QN (NAND4X0)                             0.20       1.62 r
  TX_CLK_DIV/U45/QN (NOR4X1)                              0.37       1.99 f
  TX_CLK_DIV/U44/Q (MUX21X1)                              0.36       2.35 f
  TX_CLK_DIV/U43/ZN (INVX1)                               0.79       3.14 r
  TX_CLK_DIV/U39/Q (AND2X1)                               2.61       5.75 r
  TX_CLK_DIV/counter_reg[3]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/counter_reg[3]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.97


  Startpoint: TX_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[2]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[4]/QN (DFFARX1)                  0.51       0.51 r
  TX_CLK_DIV/U6/Q (XOR3X1)                                0.92       1.42 f
  TX_CLK_DIV/U46/QN (NAND4X0)                             0.20       1.62 r
  TX_CLK_DIV/U45/QN (NOR4X1)                              0.37       1.99 f
  TX_CLK_DIV/U44/Q (MUX21X1)                              0.36       2.35 f
  TX_CLK_DIV/U43/ZN (INVX1)                               0.79       3.14 r
  TX_CLK_DIV/U40/Q (AND2X1)                               2.61       5.75 r
  TX_CLK_DIV/counter_reg[2]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/counter_reg[2]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.97


  Startpoint: TX_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/counter_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[4]/QN (DFFARX1)                  0.51       0.51 r
  TX_CLK_DIV/U6/Q (XOR3X1)                                0.92       1.42 f
  TX_CLK_DIV/U46/QN (NAND4X0)                             0.20       1.62 r
  TX_CLK_DIV/U45/QN (NOR4X1)                              0.37       1.99 f
  TX_CLK_DIV/U44/Q (MUX21X1)                              0.36       2.35 f
  TX_CLK_DIV/U43/ZN (INVX1)                               0.79       3.14 r
  TX_CLK_DIV/U41/Q (AND2X1)                               2.61       5.75 r
  TX_CLK_DIV/counter_reg[1]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/counter_reg[1]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.97


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/QN (DFFARX1)                  0.51       0.51 r
  RX_CLK_DIV/U3/Q (XOR3X1)                                0.92       1.43 r
  RX_CLK_DIV/U45/QN (NAND4X0)                             0.20       1.63 f
  RX_CLK_DIV/U44/QN (NOR4X1)                              0.38       2.01 r
  RX_CLK_DIV/U43/Q (MUX21X1)                              0.35       2.36 r
  RX_CLK_DIV/U34/Q (XOR2X1)                               0.96       3.32 r
  RX_CLK_DIV/div_clk_reg/D (DFFARX1)                      0.03       3.35 r
  data arrival time                                                  3.35

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/div_clk_reg/CLK (DFFARX1)                    0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (MET)                                                      267.39


  Startpoint: TX_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[4]/QN (DFFARX1)                  0.51       0.51 r
  TX_CLK_DIV/U6/Q (XOR3X1)                                0.90       1.40 r
  TX_CLK_DIV/U46/QN (NAND4X0)                             0.22       1.63 f
  TX_CLK_DIV/U45/QN (NOR4X1)                              0.38       2.00 r
  TX_CLK_DIV/U44/Q (MUX21X1)                              0.35       2.36 r
  TX_CLK_DIV/U35/Q (XOR2X1)                               0.96       3.31 r
  TX_CLK_DIV/div_clk_reg/D (DFFARX1)                      0.03       3.34 r
  data arrival time                                                  3.34

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/div_clk_reg/CLK (DFFARX1)                    0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                      267.40


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/odd_flag_toggle_reg
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/QN (DFFARX1)                  0.51       0.51 r
  RX_CLK_DIV/U3/Q (XOR3X1)                                0.92       1.43 r
  RX_CLK_DIV/U45/QN (NAND4X0)                             0.20       1.63 f
  RX_CLK_DIV/U44/QN (NOR4X1)                              0.38       2.01 r
  RX_CLK_DIV/U43/Q (MUX21X1)                              0.35       2.36 r
  RX_CLK_DIV/U33/Q (XOR2X1)                               0.92       3.28 r
  RX_CLK_DIV/odd_flag_toggle_reg/D (DFFARX1)              0.03       3.31 r
  data arrival time                                                  3.31

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/odd_flag_toggle_reg/CLK (DFFARX1)            0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                      267.43


  Startpoint: TX_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: TX_CLK_DIV/odd_flag_toggle_reg
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_0           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/counter_reg[4]/CLK (DFFARX1)                 0.00       0.00 r
  TX_CLK_DIV/counter_reg[4]/QN (DFFARX1)                  0.51       0.51 r
  TX_CLK_DIV/U6/Q (XOR3X1)                                0.90       1.40 r
  TX_CLK_DIV/U46/QN (NAND4X0)                             0.22       1.63 f
  TX_CLK_DIV/U45/QN (NOR4X1)                              0.38       2.00 r
  TX_CLK_DIV/U44/Q (MUX21X1)                              0.35       2.36 r
  TX_CLK_DIV/U34/Q (XOR2X1)                               0.92       3.28 r
  TX_CLK_DIV/odd_flag_toggle_reg/D (DFFARX1)              0.03       3.31 r
  data arrival time                                                  3.31

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  TX_CLK_DIV/odd_flag_toggle_reg/CLK (DFFARX1)            0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                      267.43


  Startpoint: RST_SYNC_2/sync_rst_reg[0]/CLK
              (internal path startpoint clocked by FUN_UART_CLK)
  Endpoint: RST_SYNC_2/sync_rst_reg[1]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  RST_SYNC_1         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/sync_rst_reg[0]/CLK (DFFARX1)                0.00       0.00 r
  RST_SYNC_2/sync_rst_reg[0]/Q (DFFARX1)                  0.66       0.66 r
  RST_SYNC_2/sync_rst_reg[1]/D (DFFARX1)                  0.03       0.69 r
  data arrival time                                                  0.69

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RST_SYNC_2/sync_rst_reg[1]/CLK (DFFARX1)                0.00     271.07 r
  library setup time                                     -0.33     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                      270.04


1
