// Seed: 3245355761
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always id_2 = 1;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  tri1 id_4, id_5, id_6, id_7;
  assign id_6 = 1;
  supply1 id_8 = 1;
endmodule
macromodule module_2 (
    output tri id_0,
    input tri0 id_1,
    output tri id_2,
    input uwire id_3,
    output uwire id_4,
    input wire id_5,
    output supply1 id_6
);
  id_8(
      id_5
  );
  assign id_0 = 1;
  wire id_9;
  wire id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
