# CPU_FPGA_bitstream
this repo only used for OJ submitting

verilog source: https://github.com/Vexoben/RISCV-CPU-for-Course
