# Reading Z:/home/tommy/School/cpen211/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui work.tb_q1 
# Start time: 21:56:48 on Oct 24,2024
# Error loading design
# End time: 21:56:49 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_q1
# vsim work.tb_q1 
# Start time: 21:56:55 on Oct 24,2024
# Error loading design
# End time: 21:56:56 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog q1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:33 on Oct 24,2024
# vlog -reportprogress 300 q1.sv 
# -- Compiling module q1
# 
# Top level modules:
# 	q1
# End time: 21:57:33 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog tb_q1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:34 on Oct 24,2024
# vlog -reportprogress 300 tb_q1.sv 
# -- Compiling module tb_q1
# 
# Top level modules:
# 	tb_q1
# End time: 21:57:34 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_q1
# vsim work.tb_q1 
# Start time: 21:57:37 on Oct 24,2024
# Error loading design
# End time: 21:57:37 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
