# üè≠ Day 3 ‚Äî Standard Cells: Silicon ‚Üí Synthesis

Deep dive into standard cell design, fabrication-to-GDS view, and synthesis mapping.



## üöÄ IC Design Flow: From Blueprint to Chip

```mermaid
graph TD
    %% 1. The Foundation (PDK)
    A("üìê PDK: The Design Blueprint")
    
    %% 2. Creation (Cell Design)
    B{"‚ú® Custom Cell Creation"}
    
    %% 3. Artistry (Layout)
    C["üé® Layout: The Silicon Tapestry"]
    
    %% 4. Validation (Characterization)
    D("üî¨ Post-Layout Characterization")
    
    %% 5. Output Data (Library Files)
    E("üìà .lib Files: The Performance Catalog")
    
    %% 6. Automation (Synthesis)
    F[üíª Logic & Synthesis Engine]
    
    %% 7. The Final Product
    G(((üíé Your Final Chip!)))

    %% Connections and Descriptions
    A -- provides foundational rules --> B
    B -- transforms into geometric art --> C
    C -- ensures perfection with tests --> D
    D -- generates essential performance data --> E
    E -- feeds crucial info to --> F
    F -- magically translates design into --> G
    
    %% Professional Styling for README
    style A fill:#e0f7fa, stroke:#00BCD4, stroke-width:2px, color:#000000
    style B fill:#ffe0b2, stroke:#FF9800, stroke-width:2px, color:#000000
    style C fill:#c8e6c9, stroke:#4CAF50, stroke-width:2px, color:#000000
    style D fill:#f8bbd0, stroke:#E91E63, stroke-width:2px, color:#000000
    style E fill:#e1bee7, stroke:#9C27B0, stroke-width:2px, color:#000000
    style F fill:#bbdefb, stroke:#2196F3, stroke-width:2px, color:#000000
    style G fill:#fffde7, stroke:#FFEB3B, stroke-width:3px, color:#000000

```

Think of library cells as **pre-built LEGO blocks** for chips. Instead of designing every transistor, you snap together tested, characterized cells!

---

## üß© What's in a Standard Cell Library?

```mermaid
graph TD
    A[Standard Cell Library] --> B[Logic Gates]
    A --> C[Sequential Elements]
    A --> D[Special Cells]
    
    B --> B1[INV, NAND, NOR<br/>AND, OR, XOR]
    C --> C1[DFF, LATCH<br/>with Reset/Set]
    D --> D1[MUX, Clock Buffers<br/>Decap, Filler]
    
    style A fill:#ffeb3b
    style B fill:#81c784
    style C fill:#64b5f6
    style D fill:#ba68c8
```

### üîã Drive Strength Variants - Choose Your Power!

| Cell | Drive | Width | Best For | Example |
|------|-------|-------|----------|---------|
| **X1** | 1x | W | üê≠ Short wire, 1-2 fanout | Local connections |
| **X2** | 2x | 2W | üêá Medium wire, 3-5 fanout | Standard logic |
| **X4** | 4x | 4W | üêé Long wire, 6-10 fanout | Critical paths |
| **X8** | 8x | 8W | ü¶Å Very long wire, high fanout | Clock buffers |

> üí° **Note :** Bigger drive = More speed + More area + More power

---

## üèóÔ∏è The Cell Design Journey

```mermaid
flowchart TD
    Start([üé¨ Start: Need a NAND2 Gate]) --> Input[üì• Gather Inputs]
    
    Input --> PDK[üìê PDK: Rules & Models]
    Input --> DRC[‚úÖ DRC Rules]
    Input --> LVS[üîç LVS Rules]
    Input --> SPICE[‚ö° SPICE Models]
    
    PDK --> Circuit[üß† 1. Circuit Design]
    DRC --> Circuit
    LVS --> Circuit
    SPICE --> Circuit
    
    Circuit --> |Define Logic| Schematic[Draw Schematic]
    Schematic --> |Size Transistors| Simulate[SPICE Simulation]
    Simulate --> |Verify Function| CircuitDone[‚úÖ Circuit Complete]
    
    CircuitDone --> Layout[üé® 2. Layout Design]
    Layout --> Draw[Draw Physical Shapes]
    Draw --> Metal[Add Metal Layers]
    Metal --> Verify[DRC + LVS Check]
    Verify --> |Pass?| LayoutDone[‚úÖ Layout Complete]
    
    LayoutDone --> Char[üî¨ 3. Characterization]
    Char --> Extract[Extract Parasitics]
    Extract --> Sweep[Run PVT Simulations]
    Sweep --> Tables[Generate Timing Tables]
    Tables --> Output[üì§ Output Files]
    
    Output --> LEF[üìê LEF: Physical info]
    Output --> LIB[üìä .lib: Timing data]
    Output --> GDS[üíæ GDS: Full layout]
    
    LEF --> Done([üéâ Ready for Synthesis!])
    LIB --> Done
    GDS --> Done
    
    style Start fill:#4caf50
    style Done fill:#4caf50
    style Circuit fill:#2196f3
    style Layout fill:#ff9800
    style Char fill:#9c27b0
    style Output fill:#f44336
```

---

## üß† Phase 1: Circuit Design

### Example: 2-Input NAND Gate

```
Truth Table:          Circuit:
A  B ‚îÇ Y                VDD
‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ               ‚îÇ
0  0 ‚îÇ 1          ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
0  1 ‚îÇ 1          ‚îÇ           ‚îÇ
1  0 ‚îÇ 1        [PMOS_A]   [PMOS_B]  ‚Üê Parallel (pull-up)
1  1 ‚îÇ 0          ‚îÇ           ‚îÇ
                   ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
                         Y
                         ‚îÇ
                   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
                   ‚îÇ           ‚îÇ
                 [NMOS_A]   [NMOS_B]  ‚Üê Series (pull-down)
                   ‚îÇ           ‚îÇ
                   ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
                         ‚îÇ
                        GND
```

**Key Sizing Rules:**
- PMOS width = 2√ó NMOS (compensate lower mobility)
- Series NMOS = 2√ó wider (reduce resistance)
- Balance rise/fall times for symmetry

---

## üé® Phase 2: Layout Design

### The Layer Stack

```mermaid
graph TB
    subgraph Layout Layers
    M3[üü™ Metal 3: Long Routes]
    V2[‚ö™ Via 2]
    M2[üüß Metal 2: Power Rails VDD/GND]
    V1[‚ö™ Via 1]
    M1[üü® Metal 1: Local Connections]
    CNT[‚ö´ Contacts]
    POLY[üü• Polysilicon: Gates]
    DIFF[üü© Diffusion: Source/Drain]
    NWELL[üü¶ N-Well: PMOS Region]
    SUB[‚¨õ P-Substrate]
    end
    
    M3 --> V2 --> M2 --> V1 --> M1 --> CNT --> POLY
    CNT --> DIFF --> NWELL --> SUB
    
    style M3 fill:#ba68c8
    style M2 fill:#ff9800
    style M1 fill:#ffeb3b
    style POLY fill:#f44336
    style DIFF fill:#4caf50
    style NWELL fill:#2196f3
```

### Layout Checklist
‚úÖ Follow ALL DRC rules  
‚úÖ Minimize area (cost!)  
‚úÖ Power rails: VDD top, GND bottom  
‚úÖ Align to placement grid  
‚úÖ Keep symmetry for matching  
‚úÖ Verify with DRC + LVS

---

## üî¨ Phase 3: Characterization - The Magic Numbers

### What Gets Measured?

```mermaid
graph LR
    A[Cell Characterization] --> B[‚è±Ô∏è Timing]
    A --> C[üîã Power]
    A --> D[üìâ Noise]
    
    B --> B1[Delay<br/>Rise/Fall Time<br/>Setup/Hold]
    C --> C1[Dynamic Power<br/>Leakage<br/>Internal Power]
    D --> D1[Noise Margin<br/>Crosstalk]
    
    style A fill:#ffeb3b
    style B fill:#64b5f6
    style C fill:#81c784
    style D fill:#e57373
```

### The Characterization Loop

```mermaid
flowchart LR
    A[Extract Parasitics] --> B[Create Testbench]
    B --> C[Sweep Parameters]
    C --> D[Run SPICE]
    D --> E[Measure Delays]
    E --> F[Build Tables]
    F --> G[Generate .lib]
    
    C --> |Input Slew:<br/>0.05 to 2ns| C
    C --> |Output Load:<br/>5 to 100fF| C
    
    style A fill:#90caf9
    style G fill:#a5d6a7
```

### Timing Parameters Visualized

```
Input Signal (A)      Output Signal (Y)
                     
    1.8V ‚îê               ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
         ‚îÇ               ‚îÇ
    0.9V ‚î§‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚î§
         ‚îÇ     ‚îÇ    ‚îÇ    ‚îÇ
      0V ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
         
         ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§          ‚Üê Input Slew (20% to 80%)
               ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§   ‚Üê Cell Delay (50% to 50%)
                    ‚îú‚îÄ‚îÄ‚î§ ‚Üê Output Rise Time (20% to 80%)
```

---

## üå°Ô∏è PVT Corners - Testing Reality

Your chip must work in **ALL** conditions!

```mermaid
graph TD
    PVT[PVT Corners] --> P[üìä Process]
    PVT --> V[‚ö° Voltage]
    PVT --> T[üå°Ô∏è Temperature]
    
    P --> P1[FF: Fast-Fast ‚ö°]
    P --> P2[TT: Typical üéØ]
    P --> P3[SS: Slow-Slow üêå]
    
    V --> V1[High: +10% 1.98V]
    V --> V2[Nominal: 1.8V]
    V --> V3[Low: -10% 1.62V]
    
    T --> T1[Cold: -40¬∞C ‚ùÑÔ∏è]
    T --> T2[Room: 25¬∞C üè†]
    T --> T3[Hot: 125¬∞C üî•]
    
    style PVT fill:#ffeb3b
    style P fill:#e1bee7
    style V fill:#c5e1a5
    style T fill:#ffccbc
```

### Critical Corner Combinations

| Analysis | Corner | Why? |
|----------|--------|------|
| **Setup Time** (Max Delay) | SS + Hot + Low Voltage | üêå Slowest possible |
| **Hold Time** (Min Delay) | FF + Cold + High Voltage | ‚ö° Fastest possible |
| **Power** (Worst Case) | SS + Hot | üî• Maximum leakage |
| **Performance** (Typical) | TT + 25¬∞C + Nominal | üéØ Expected behavior |

---

## üì§ Output Files - What You Get

```mermaid
graph TD
    Cell[Characterized Cell] --> LEF[üìê LEF File]
    Cell --> LIB[üìä .lib File]
    Cell --> GDS[üíæ GDS File]
    Cell --> SPICE[‚ö° SPICE File]
    
    LEF --> |Used by| PR[Place & Route]
    LIB --> |Used by| SYN[Synthesis]
    LIB --> |Used by| STA[Timing Analysis]
    GDS --> |Used by| FAB[Fabrication]
    SPICE --> |Used by| VER[Verification]
    
    style Cell fill:#ffeb3b
    style LEF fill:#90caf9
    style LIB fill:#a5d6a7
    style GDS fill:#ef9a9a
    style SPICE fill:#ce93d8
```

### File Purpose Quick Reference

| File | Contains | Who Uses It |
|------|----------|-------------|
| **üìê LEF** | Physical dimensions, pin locations, blockages | Place & Route tool |
| **üìä .lib** | Timing delays, power, capacitance tables | Synthesis & STA tools |
| **üíæ GDS** | Complete layout geometry | Foundry for fabrication |
| **‚ö° SPICE** | Circuit netlist with parasitics | Verification tools |

---

## üìä Example: Timing Table in .lib File

```
cell_rise_delay (5x5 table):

                Output Load (fF) ‚Üí
Input      5fF    10fF   20fF   50fF   100fF
Slew ‚Üì
0.05ns   0.12   0.15   0.21   0.35   0.62
0.1ns    0.13   0.16   0.22   0.36   0.63
0.5ns    0.18   0.21   0.27   0.41   0.68
1.0ns    0.25   0.28   0.34   0.48   0.75
2.0ns    0.38   0.41   0.47   0.61   0.88

Values in nanoseconds (ns)
```

**How to read:** Input slew = 0.5ns, Load = 20fF ‚Üí Delay = 0.27ns

---

# üß™ LAB: Hands-On Cell Characterization

## üéØ Lab Overview

```mermaid
flowchart LR
    A[üì• Clone Cell Design] --> B[üé® View in Magic]
    B --> C[‚ö° Extract SPICE]
    C --> D[üîß Modify Netlist]
    D --> E[üìä Run ngspice]
    E --> F[üìà Characterize]
    F --> G[üìê Generate LEF]
    
    style A fill:#e1f5ff
    style E fill:#fff4e1
    style G fill:#e8f5e9
```

---

## üîß Step 1: Get the Inverter Cell

**Clone the standard cell design repository:**

```bash
git clone https://github.com/nickson-jose/vsdstdcelldesign
cd vsdstdcelldesign
```

üì¶ **What you get:** Pre-designed CMOS inverter layout in Magic format

---

## üé® Step 2: View Layout in Magic

```bash
magic -T sky130A.tech sky130_inv.mag
```

### üñºÔ∏è Magic Layout View

![Magic Inverter Layout](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/a78fab185dfbad47a9b1f408ce0b20f859ae0e9f/week6/Day3/day3_images/inv_magic.png)

**What you see:**
- üü¶ **N-well** (blue) - PMOS region
- üü© **Diffusion** (green) - Source/Drain
- üü• **Polysilicon** (red) - Gates
- üü® **Metal layers** - Connections
- ‚ö´ **Contacts** - Layer connections

---

## ‚ö° Step 3: Extract Parasitics

In Magic's `tkcon` window, run:

```tcl
extract all
ext2spice cthresh 0 rthresh 0
ext2spice
```

**What happens:**
- ‚úÖ Extracts all parasitic capacitances
- ‚úÖ Extracts all parasitic resistances
- ‚úÖ Generates SPICE netlist with real-world effects

üéØ **Result:** You get `sky130_inv.spice` file with extracted parasitics

---

## üîß Step 4: Modify SPICE Netlist


**Key modifications needed:**

```spice
* Title: CMOS Inverter Characterization
.include ./libs/pshort.lib
.include ./libs/nshort.lib

* Supply voltage
VDD VPWR 0 3.3V
VSS VGND 0 0V

* Input stimulus
Va A VGND PULSE(0V 3.3V 0 0.1ns 0.1ns 2ns 4ns)

* Load capacitance
C_load Y VGND 2fF

* Include extracted cell
.include sky130_inv.spice

* Transient analysis
.tran 0.01ns 20ns
.control
run
plot V(A) V(Y)
.endc
.end
```

---

Here‚Äôs an upgraded, **more engaging and professional** version of your README section ‚Äî clear, well-organized, and with a bit of storytelling that shows your curiosity and exploration:

---

## ‚ö° Step 5: SPICE Simulation with PySpice & Ngspice

Traditionally, SPICE simulations are executed using:

```bash
ngspice sky130_inv.spice
```


---

### üìä Simulation Results

Here‚Äôs a glimpse of what I observed from the inverter simulation using the Sky130 PDK:

| üß† Analysis Type                                                                                                        | üì∑ Visualization                                                                       |
| ----------------------------------------------------------------------------------------------------------------------- | -------------------------------------------------------------------------------------- |
| **Inverter Transient Response**<br>Shows the switching behavior of the CMOS inverter under a pulse input.               | ![Inverter Transient Response](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/a78fab185dfbad47a9b1f408ce0b20f859ae0e9f/week6/Day3/day3_images/inv_tran.png)                |
| **Rise and Fall Delay Measurement**<br>Captures propagation delays during high-to-low and low-to-high transitions.      | ![Rise and Fall Delay Measurement](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/a78fab185dfbad47a9b1f408ce0b20f859ae0e9f/week6/Day3/day3_images/inv_rft.png)                    |



---


## üìè Step 6: Characterize Timing Parameters

### ‚è±Ô∏è Critical Measurements

```mermaid
graph TD
    A[Timing Parameters] --> B[‚¨ÜÔ∏è Rise Time]
    A --> C[‚¨áÔ∏è Fall Time]
    A --> D[‚è© Propagation Delay]
    A --> E[‚è¨ Cell Fall Delay]
    
    B --> B1[20% ‚Üí 80%<br/>Output Rising]
    C --> C1[80% ‚Üí 20%<br/>Output Falling]
    D --> D1[50% Input ‚Üí 50% Output<br/>Low to High]
    E --> E1[50% Input ‚Üí 50% Output<br/>High to Low]
    
    style A fill:#ffeb3b
    style B fill:#81c784
    style C fill:#e57373
    style D fill:#64b5f6
    style E fill:#ba68c8
```

---

### 1Ô∏è‚É£ Rise Time (tr)

**Definition:** Time for output to go from 20% to 80% of VDD

```
Measurements:
‚îú‚îÄ 20% of 3.3V = 0.66V at t‚ÇÄ = 4.01982 ns
‚îî‚îÄ 80% of 3.3V = 2.64V at t‚ÇÅ = 4.0836 ns

Rise Time = t‚ÇÅ - t‚ÇÄ = 0.0638 ns = 63.8 ps ‚úÖ
```

---

### 2Ô∏è‚É£ Fall Time (tf)

**Definition:** Time for output to go from 80% to 20% of VDD

```
Measurements:
‚îú‚îÄ 80% of 3.3V = 2.64V at t‚ÇÄ = 6.1217 ns
‚îî‚îÄ 20% of 3.3V = 0.66V at t‚ÇÅ = 6.1806 ns

Fall Time = t‚ÇÅ - t‚ÇÄ = 0.0589 ns = 58.9 ps ‚úÖ
```

---

### 3Ô∏è‚É£ Propagation Delay (tpLH)

**Definition:** 50% input ‚Üí 50% output (Low to High transition)

```
Measurements:
‚îú‚îÄ Input 50% = 1.65V at t‚ÇÄ = 2.14900 ns
‚îî‚îÄ Output 50% = 1.65V at t‚ÇÅ = 2.39100 ns

Prop Delay = t‚ÇÅ - t‚ÇÄ = 0.242 ns = 242 ps ‚úÖ
```

---

### 4Ô∏è‚É£ Cell Fall Delay (tpHL)

**Definition:** 50% input ‚Üí 50% output (High to Low transition)

```
Measurements:
‚îú‚îÄ Input 50% = 1.65V at t‚ÇÄ = 4.05001 ns
‚îî‚îÄ Output 50% = 1.65V at t‚ÇÅ = 4.05432 ns

Cell Fall Delay = t‚ÇÅ - t‚ÇÄ = 0.0043 ns = 4.3 ps ‚úÖ
```

---

## üìä Characterization Summary

| Parameter | Symbol | Value | Quality Check |
|-----------|--------|-------|---------------|
| **Rise Time** | tr | 63.8 ps | ‚úÖ Fast |
| **Fall Time** | tf | 58.9 ps | ‚úÖ Fast |
| **Propagation Delay** | tpLH | 242 ps | ‚úÖ Good |
| **Cell Fall Delay** | tpHL | 4.3 ps | ‚úÖ Excellent |

üéØ **Cell Performance:** Symmetric, fast switching, low delay - **Production Ready!**

---

## üìê Step 7: Generate LEF File

### üéØ Why LEF?

```mermaid
graph LR
    A[Full GDS<br/>Layout] --> |Abstract| B[LEF File]
    B --> C[Place & Route]
    
    A --> |Contains| A1[Every polygon<br/>Every layer<br/>IP details]
    B --> |Contains| B1[Cell boundary<br/>Pin locations<br/>Blockages only]
    
    style A fill:#ef9a9a
    style B fill:#90caf9
    style C fill:#a5d6a7
```

**LEF = Physical abstract WITHOUT revealing internal design (IP protection!)**

---

### üìù LEF File Requirements

Before creating LEF, ensure:

‚úÖ **Grid alignment:** Cells must align to placement grid  
‚úÖ **Track alignment:** Ports must be on routing tracks  
‚úÖ **Standard height:** Cell height = multiple of track pitch  
‚úÖ **Standard width:** Cell width = odd multiple of track pitch  
‚úÖ **Port definitions:** All pins properly labeled

---

### üõ§Ô∏è Understanding Tracks

**Check track info:**

```bash
cat tracks.info
```

**Sample output:**

```
li1 X 0.23 0.46    # Metal1: X-direction, offset 0.23¬µm, pitch 0.46¬µm
li1 Y 0.17 0.34    # Metal1: Y-direction, offset 0.17¬µm, pitch 0.34¬µm
met1 X 0.17 0.34   # Metal2: X-direction
met1 Y 0.17 0.34   # Metal2: Y-direction
```

**What this means:**
- üîπ **Pitch:** Distance between routing tracks
- üîπ **Offset:** Starting position of first track
- üîπ **Direction:** Preferred routing direction per layer

---

### üé® Verify Grid Alignment in Magic

```tcl
# In Magic tkcon window
grid 0.46um 0.34um 0.23um 0.17um
```

**This displays routing grid overlay on your layout**

**Check:**
- ‚úÖ Input/output ports sit on grid intersections
- ‚úÖ Cell width is odd multiple of X-pitch
- ‚úÖ Cell height is odd multiple of Y-pitch

---



# Magic VLSI DRC Guide

## Introduction to DRC in VLSI

Design Rule Checking (DRC) ensures that integrated circuit layouts comply with manufacturing constraints. Magic VLSI provides an interactive environment for layout editing and DRC verification.

## Setting up Magic VLSI

### Installation

* Install dependencies
* Build Magic from source
* Set environment variables

## Performing DRC Checks
### Lab: Common DRC Violations

**Download DRC test patterns:**

```bash
wget http://opencircuitdesign.com/open_pdks/archive/drc_tests.tgz
tar xfz drc_tests.tgz
cd drc_tests
magic 
```


### Loading Layouts

```bash
magic poly.mag
```

### Running DRC

```tcl
drc check
drc full
```

### DRC Styles

* **fast**: Quick checks
* **full**: Comprehensive check
* **routing**: Routing-specific rules

## Understanding DRC Errors

* Use the white cross markers to locate errors

```tcl
drc list
drc why
```

* Common errors: spacing, width, overlap

## Solving DRC Errors

Magic provides several geometry manipulation commands to resolve DRC violations.

### 1. Fixing Width Violations

* Identify narrow shapes:

```tcl
drc why
```

* Widen polygon:

```tcl
select area
stretch n 0.05um
stretch s 0.05um
```
 * Note: n - north, s - south, w - west, e - east, top, bottom, right, left  
* Repaint layer:

```tcl
paint polysilicon
```

### 2. Fixing Spacing Violations

* Move geometry:

```tcl
select area
move e 0.1um
```

* Use box operations:

```tcl
box grow 0.1um
paint metal1
```

### 3. Fixing Overlap Errors

```tcl
erase metal1
paint ndiffusion
```

### 4. Recursive DRC Resolution Workflow

1. Run complete DRC scan:

```tcl
drc full
```

2. List all errors:

```tcl
drc list
```

3. Navigate to each error:

```tcl
drc find
```

4. For each error:
   * Use `drc why` to understand cause
   * Use `select`, `move`, `stretch`, `erase`, `paint` to fix
5. Re-run DRC:

```tcl
drc check
```

6. Repeat until `drc count` returns 0

### Useful Recursive Commands

```tcl
drc count
```

```tcl
drc find
```

```tcl
drc euclidean on
```
---

## End-to-End Example Workflow

![Magic layout loaded](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/a78fab185dfbad47a9b1f408ce0b20f859ae0e9f/week6/Day3/day3_images/drc_error_1.png) 

This example walks through a minimal end-to-end DRC checking and fixing cycle for a simple layout: two NMOS transistors connected by a metal1 wire with a contact.

This example walks through a minimal end-to-end DRC checking and fixing cycle for a simple layout: two NMOS transistors connected by a metal1 wire with a contact. The example uses typical Magic commands and shows the recursive workflow.


### Example layout assumptions

* Files: `poly.mag` (Magic native format) 
* Layers used: `polysilicon`, `ndiffusion (nwell)`, `pdiffusion (pwell)`, `metal1`, `contact`
* Rules: minimum metal1 width = 0.18um, metal1 spacing = 0.21um, poly width = 0.15um (hypothetical technology for illustration)


### 1. Start Magic and load layout

```bash
magic poly.mag
```

Expected startup message (abridged):

```
Magic 8.x.x
Reading file simple_chain.mag ...
```


### 2. Run an initial DRC scan (fast then full)

```tcl
drc style fast
drc check
# quick summary printed in the console, e.g.:
# DRC: WARNING: 7 errors found

# Now run a comprehensive check
drc style full
drc full
# Output will list errors and locations
```

### 3. List errors and count

```tcl
drc list
# lists each error ID and short description
drc count
# returns number, e.g. "7"
```

 ![DRC marker](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/a78fab185dfbad47a9b1f408ce0b20f859ae0e9f/week6/Day3/day3_images/image1.png) 

### 4. Investigate the first error

```tcl
# center view on first error
drc find 1
# show why (reason) for that error
drc why 1

```

* `drc why` explains which rules triggered the violation and which shapes are involved.

### 5. Fix the error (spacing violation)

```tcl
# visually select the two metal shapes or press 's' to select the object
select area 12.20 5.50 12.60 5.80 
# move the right shape rightwards by 0.05um
move e 0.05um
# or grow one box to add spacing
box grow 0.05um
paint metal1
# save intermediate state
save poly1.mag
```

Re-run DRC for just the changed area:


### 6. Repeat for other errors (width, poly narrowness, contact overlap)

````tcl
# > **Log Snippet:**
> ```
> Error 2: poly width < 0.15um at (5.12, 7.44)
> Selected poly shape ID #24
> ```

# Example: fix poly width violation
drc why 2
# output: "poly width < 0.15um at poly@x=5.12,y=7.44"
select area 5.00 7.30 5.30 7.60
stretch e 0.03um
stretch w 0.03um
paint poly
save poly.mag
drc check
````

### 7. Use erase/paint to correct mis-layered shapes (overlap errors)

```tcl
# Suppose a diffusion was accidentally painted as metal1
drc why 3
# show the offending shape ID
select area 8.00 3.00 8.40 3.40
erase metal1
paint ndiffusion
save poly.mag
drc check
```

### 8. Verify with `drc list` and `drc count`

```tcl
drc list
drc count
# expected: 0 once all fixes are done
```

### 9. Run final comprehensive DRC and optionally export report

```tcl
drc style full
drc full
# Export a textual report (example built-in: drc report)
drc report drc_report.txt
# Or save a snapshot of the layout
save poly_drc_clean.mag
```

![Poly clean](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/a78fab185dfbad47a9b1f408ce0b20f859ae0e9f/week6/Day3/day3_images/drc_clean.png)

---

## DRC Troubleshooting

> Poly width violation: ![Poly width error](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/a78fab185dfbad47a9b1f408ce0b20f859ae0e9f/week6/Day3/day3_images/image.png)

> Metal spacing error: ![Metal spacing error](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/a78fab185dfbad47a9b1f408ce0b20f859ae0e9f/week6/Day3/day3_images/metal_contact.png)



## Verification and Iteration

* Re-run `drc full` after fixing errors

---

### Summary of Commands Used

| Category | Command Syntax | Purpose in your Session |
| :--- | :--- | :--- |
| **DRC Checking** | `drc why` | Used repeatedly to read the specific error message (e.g., `poly.overhang`, `poly.spacing`) for the area under the white box. |
| | `drc check` | Forces Magic to re-check the design rules in the current area. |
| **The "Box" Tool** | `box width [val]` | Sets the width of the cursor box (e.g., `box width 0.21um`). You used this frequently to measure or create exact shapes. |
| | `box height [val]` | Sets the height of the cursor box. |
| **Selection** | `select [layer]` | **(Attempted)** Tries to select a chunk of paint. *Note: You often got "No paint of this type" because the mouse cursor wasn't hovering exactly over that color.* |
| | `what` | Tells you exactly what layers are currently selected or under the box. |
| **Modification** | `move [x] [y]` | Moves the selection by a coordinate offset (e.g., `move 0.21um 0um`). |
| | `move [dir] [val]` | Moves the selection in a specific direction (e.g., `move right 0.15um`). |
| | `stretch [dir] [val]` | Stretches the edge of the selected shape. You used this to fix the `poly.overhang` and `diffusion overhang` errors. |
| | `grow [dir] [val]` | Expands the shape in a specific direction (e.g., `grow left 0.15um`). |
| **Drawing** | `paint [layer]` | Fills the cursor box with a specific material (e.g., `paint polysilicon`, `paint ndiffusion`, `paint npolyres`). |
| | `erase [layer]` | Deletes a specific material from the selected area (e.g., `erase ptransistor`). |
| **System** | `undo` | Reverses the last action (used frequently when a move or paint didn't go as planned). |
| | `save` | Saves your layout to the disk. |

---

## Example Workflow

1. Load layout
2. Run DRC
3. Investigate errors
4. Fix geometry
5. Re-run DRC

## Advanced Topics

* Custom tech files
* Integration with netgen and OpenLane

---

##  Key Takeaways

```mermaid
mindmap
  root((Day 3 Complete!))
    Theory
      Library cell basics
      Drive strengths
      PVT corners
      Characterization flow
    Practical Labs
      Magic layout tool
      SPICE extraction
      ngspice simulation
      Timing measurements
    DRC Expertise
      Identify violations
      Fix tech files
      Verify corrections
    Output Files
      LEF generation
      Track alignment
      Grid requirements
```

---

###  What we Learned

 **Understand library cells** - Building blocks of chip design  
 **Layout in Magic** - Visualize actual transistor placement  
 **Extract parasitics** - Get real-world RC effects  
 **Characterize timing** - Measure rise, fall, and delays  
 **Master DRC checks** - Find and fix layout violations  
 **Generate LEF files** - Create abstract views for P&R
