<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

</twCmdLine><twDesign>ADC_CTRL.ncd</twDesign><twDesignPath>ADC_CTRL.ncd</twDesignPath><twPCF>ADC_CTRL.pcf</twPCF><twPcfPath>ADC_CTRL.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx150</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2802 - Read 130 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these constraints.  For more details please do a search for &quot;timing:2802&quot; at http://www.xilinx.com/support.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_CLOCK&quot; = PERIOD &quot;CLOCK&quot; 10 ns HIGH 50%;" ScopeName="">TS_CLOCK = PERIOD TIMEGRP &quot;CLOCK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP &quot;CLOCK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.075" period="4.000" constraintValue="4.000" deviceLimit="0.925" freqLimit="1081.081" physResource="PLL_250_INST/pll_base_inst/PLL_ADV/CLKOUT1" logResource="PLL_250_INST/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="PLL_250_INST/clkout1"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_250_INST/pll_base_inst/PLL_ADV/CLKIN1" logResource="PLL_250_INST/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="PLL_250_INST/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_250_INST/pll_base_inst/PLL_ADV/CLKIN1" logResource="PLL_250_INST/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="PLL_250_INST/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_CLOCK&quot; = PERIOD &quot;CLOCK&quot; 10 ns HIGH 50%;" ScopeName="">TS_PLL_250_INST_clkout3 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout3&quot; TS_CLOCK / 0.5         HIGH 50%;</twConstName><twItemCnt>828</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>190</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>17.536</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FVAL_SEQ_SYNC (SLICE_X84Y140.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.616</twSlack><twSrc BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">FVAL_SEQ_SYNC</twDest><twTotPathDel>3.831</twTotPathDel><twClkSkew dest = "1.426" src = "1.752">0.326</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.202" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.227</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>FVAL_SEQ_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X3Y78.CLKA</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">CLOCK_100</twSrcClk><twPathDel><twSite>RAMB16_X3Y78.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>FVAL_SEQ_SYNC</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281</twBEL><twBEL>FVAL_SEQ_SYNC</twBEL></twPathDel><twLogDel>2.139</twLogDel><twRouteDel>1.692</twRouteDel><twTotDel>3.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_50</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FVAL_SEQ_SYNC (SLICE_X84Y140.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.757</twSlack><twSrc BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">FVAL_SEQ_SYNC</twDest><twTotPathDel>3.698</twTotPathDel><twClkSkew dest = "1.426" src = "1.744">0.318</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.202" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.227</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>FVAL_SEQ_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X3Y76.CLKA</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">CLOCK_100</twSrcClk><twPathDel><twSite>RAMB16_X3Y76.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>FVAL_SEQ_SYNC</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281</twBEL><twBEL>FVAL_SEQ_SYNC</twBEL></twPathDel><twLogDel>2.139</twLogDel><twRouteDel>1.559</twRouteDel><twTotDel>3.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_50</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LVAL_SEQ_SYNC (SLICE_X85Y150.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.818</twSlack><twSrc BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">LVAL_SEQ_SYNC</twDest><twTotPathDel>3.629</twTotPathDel><twClkSkew dest = "1.426" src = "1.752">0.326</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.202" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.227</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>LVAL_SEQ_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X3Y78.CLKA</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">CLOCK_100</twSrcClk><twPathDel><twSite>RAMB16_X3Y78.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y150.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y150.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>LVAL_SEQ_SYNC</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271</twBEL><twBEL>LVAL_SEQ_SYNC</twBEL></twPathDel><twLogDel>2.172</twLogDel><twRouteDel>1.457</twRouteDel><twTotDel>3.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_50</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PLL_250_INST_clkout3 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout3&quot; TS_CLOCK / 0.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G7TX_DESER_INST/DIGIF_SER_RST_DLY_23 (SLICE_X70Y97.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">G7TX_DESER_INST/DIGIF_SER_RST_DLY_22</twSrc><twDest BELType="FF">G7TX_DESER_INST/DIGIF_SER_RST_DLY_23</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G7TX_DESER_INST/DIGIF_SER_RST_DLY_22</twSrc><twDest BELType='FF'>G7TX_DESER_INST/DIGIF_SER_RST_DLY_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_50</twSrcClk><twPathDel><twSite>SLICE_X70Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>G7TX_DESER_INST/DIGIF_SER_RST_DLY&lt;23&gt;</twComp><twBEL>G7TX_DESER_INST/DIGIF_SER_RST_DLY_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y97.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>G7TX_DESER_INST/DIGIF_SER_RST_DLY&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>G7TX_DESER_INST/DIGIF_SER_RST_DLY&lt;23&gt;</twComp><twBEL>G7TX_DESER_INST/DIGIF_SER_RST_DLY_23</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_50</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G7TX_DESER_INST/DIGIF_SER_RST_DLY_15 (SLICE_X74Y99.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">G7TX_DESER_INST/DIGIF_SER_RST_DLY_14</twSrc><twDest BELType="FF">G7TX_DESER_INST/DIGIF_SER_RST_DLY_15</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G7TX_DESER_INST/DIGIF_SER_RST_DLY_14</twSrc><twDest BELType='FF'>G7TX_DESER_INST/DIGIF_SER_RST_DLY_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_50</twSrcClk><twPathDel><twSite>SLICE_X74Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>G7TX_DESER_INST/DIGIF_SER_RST_DLY&lt;15&gt;</twComp><twBEL>G7TX_DESER_INST/DIGIF_SER_RST_DLY_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>G7TX_DESER_INST/DIGIF_SER_RST_DLY&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>G7TX_DESER_INST/DIGIF_SER_RST_DLY&lt;15&gt;</twComp><twBEL>G7TX_DESER_INST/DIGIF_SER_RST_DLY_15</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_50</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G7TX_DESER_INST/DIGIF_SER_RST_DLY_55 (SLICE_X82Y96.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">G7TX_DESER_INST/DIGIF_SER_RST_DLY_54</twSrc><twDest BELType="FF">G7TX_DESER_INST/DIGIF_SER_RST_DLY_55</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G7TX_DESER_INST/DIGIF_SER_RST_DLY_54</twSrc><twDest BELType='FF'>G7TX_DESER_INST/DIGIF_SER_RST_DLY_55</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_50</twSrcClk><twPathDel><twSite>SLICE_X82Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>G7TX_DESER_INST/DIGIF_SER_RST_DLY&lt;55&gt;</twComp><twBEL>G7TX_DESER_INST/DIGIF_SER_RST_DLY_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y96.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>G7TX_DESER_INST/DIGIF_SER_RST_DLY&lt;54&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>G7TX_DESER_INST/DIGIF_SER_RST_DLY&lt;55&gt;</twComp><twBEL>G7TX_DESER_INST/DIGIF_SER_RST_DLY_55</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_50</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_PLL_250_INST_clkout3 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout3&quot; TS_CLOCK / 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="PLL_250_INST/clkout4_buf/I0" logResource="PLL_250_INST/clkout4_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="PLL_250_INST/clkout3"/><twPinLimit anchorID="26" type="MINPERIOD" name="Tockper" slack="18.361" period="20.000" constraintValue="20.000" deviceLimit="1.639" freqLimit="610.128" physResource="d_digif_serial_rst_OBUF/CLK0" logResource="d_digif_serial_rst/CK0" locationPin="OLOGIC_X18Y2.CLK0" clockNet="CLOCK_50"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tockper" slack="18.361" period="20.000" constraintValue="20.000" deviceLimit="1.639" freqLimit="610.128" physResource="CLOCK_DIGIF_OBUFDS/CLK0" logResource="ODDR2_DIGIF_INST/CK0" locationPin="OLOGIC_X19Y175.CLK0" clockNet="CLOCK_50"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CLOCK&quot; = PERIOD &quot;CLOCK&quot; 10 ns HIGH 50%;" ScopeName="">TS_PLL_250_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout1&quot; TS_CLOCK / 2.5         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_PLL_250_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout1&quot; TS_CLOCK / 2.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINPERIOD" name="Tbcper_I" slack="2.270" period="4.000" constraintValue="4.000" deviceLimit="1.730" freqLimit="578.035" physResource="PLL_250_INST/clkout2_buf/I0" logResource="PLL_250_INST/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="PLL_250_INST/clkout1"/><twPinLimit anchorID="31" type="MINPERIOD" name="Tockper" slack="2.361" period="4.000" constraintValue="4.000" deviceLimit="1.639" freqLimit="610.128" physResource="CLOCK_COUNT_OBUFDS/CLK0" logResource="ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK0" locationPin="OLOGIC_X18Y173.CLK0" clockNet="CLOCK_250"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tockper" slack="2.597" period="4.000" constraintValue="4.000" deviceLimit="1.403" freqLimit="712.758" physResource="CLOCK_COUNT_OBUFDS/CLK1" logResource="ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK1" locationPin="OLOGIC_X18Y173.CLK1" clockNet="CLOCK_250"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_CLOCK&quot; = PERIOD &quot;CLOCK&quot; 10 ns HIGH 50%;" ScopeName="">TS_PLL_250_INST_clkout0 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout0&quot; TS_CLOCK HIGH         50%;</twConstName><twItemCnt>57224</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9830</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.893</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96 (OLOGIC_X23Y2.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.107</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="FF">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96</twDest><twTotPathDel>10.314</twTotPathDel><twClkSkew dest = "1.251" src = "0.735">-0.516</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='FF'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>G4TX_DESER_INST/I_DESERIALIZER_LSB/PDAT_OUT_EVAL.v_pdat_index&lt;1&gt;</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/Mcount_spiclkgen.sck_counter_val1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">7.177</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/Mcount_spiclkgen.sck_counter_val</twComp></twPathDel><twPathDel><twSite>OLOGIC_X23Y2.CLK0</twSite><twDelType>Torsrck</twDelType><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_96</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>9.178</twRouteDel><twTotDel>10.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12 (SLICE_X76Y114.CE), 16 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.240</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd8</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12</twDest><twTotPathDel>4.593</twTotPathDel><twClkSkew dest = "0.692" src = "0.764">0.072</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd8</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X75Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd10</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.C3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/_n0467_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG&lt;15&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>3.461</twRouteDel><twTotDel>4.593</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">CLOCK_100</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd6</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12</twDest><twTotPathDel>4.551</twTotPathDel><twClkSkew dest = "0.692" src = "0.764">0.072</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd6</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X75Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd10</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/_n0467_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG&lt;15&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>3.419</twRouteDel><twTotDel>4.551</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">CLOCK_100</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd7</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12</twDest><twTotPathDel>4.508</twTotPathDel><twClkSkew dest = "0.692" src = "0.764">0.072</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd7</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X75Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd10</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.C4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_FVAL_OUT</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_PRESENT_STATE_RD_AR__n0467_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/_n0467_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG&lt;15&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_READ_FROM_SEG_12</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>3.376</twRouteDel><twTotDel>4.508</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">CLOCK_100</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y22.WEA0), 2 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1</twSrc><twDest BELType="RAM">FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.813</twTotPathDel><twClkSkew dest = "0.796" src = "0.643">-0.153</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1</twSrc><twDest BELType='RAM'>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y47.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X83Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_1</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y22.WEA0</twSite><twDelType>net</twDelType><twFanCnt>124</twFanCnt><twDelInfo twEdge="twRising">3.526</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y22.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>3.913</twRouteDel><twTotDel>4.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.585</twSlack><twSrc BELType="FF">FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>5.476</twTotPathDel><twClkSkew dest = "0.796" src = "0.640">-0.156</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X89Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y48.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y22.WEA0</twSite><twDelType>net</twDelType><twFanCnt>124</twFanCnt><twDelInfo twEdge="twRising">3.526</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y22.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>4.576</twRouteDel><twTotDel>5.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PLL_250_INST_clkout0 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout0&quot; TS_CLOCK HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y56.ADDRB6), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2</twSrc><twDest BELType="RAM">I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2</twSrc><twDest BELType='RAM'>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X42Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;4&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y56.ADDRB6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y56.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y62.ADDRB5), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.298</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1</twSrc><twDest BELType="RAM">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.301</twTotPathDel><twClkSkew dest = "0.075" src = "0.072">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1</twSrc><twDest BELType='RAM'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X103Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;4&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y62.ADDRB5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X4Y62.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y56.ADDRB11), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.301</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7</twSrc><twDest BELType="RAM">I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.306</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7</twSrc><twDest BELType='RAM'>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X42Y114.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;4&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y56.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y56.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.134</twRouteDel><twTotDel>0.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_PLL_250_INST_clkout0 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout0&quot; TS_CLOCK HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y76.CLKA" clockNet="CLOCK_100"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y78.CLKA" clockNet="CLOCK_100"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y75.CLKAWRCLK" clockNet="CLOCK_100"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_CLOCK&quot; = PERIOD &quot;CLOCK&quot; 10 ns HIGH 50%;" ScopeName="">TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /         0.166666667 HIGH 50%;</twConstName><twItemCnt>14748</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8567</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>47.619</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3 (SLICE_X101Y110.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.064</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3</twDest><twTotPathDel>11.773</twTotPathDel><twClkSkew dest = "3.530" src = "-0.750">-4.280</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.426" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.443</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;9&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y111.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">6.430</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.315</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3</twBEL></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>10.745</twRouteDel><twTotDel>11.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>53.470</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3</twDest><twTotPathDel>6.387</twTotPathDel><twClkSkew dest = "0.243" src = "0.257">0.014</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.129</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_6BIT</twSrcClk><twPathDel><twSite>SLICE_X98Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.315</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3</twBEL></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>5.359</twRouteDel><twTotDel>6.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4 (SLICE_X101Y110.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.085</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4</twDest><twTotPathDel>11.752</twTotPathDel><twClkSkew dest = "3.530" src = "-0.750">-4.280</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.426" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.443</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;9&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y111.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">6.430</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.315</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4</twBEL></twPathDel><twLogDel>1.007</twLogDel><twRouteDel>10.745</twRouteDel><twTotDel>11.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>53.491</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4</twDest><twTotPathDel>6.366</twTotPathDel><twClkSkew dest = "0.243" src = "0.257">0.014</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.129</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_6BIT</twSrcClk><twPathDel><twSite>SLICE_X98Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.315</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4</twBEL></twPathDel><twLogDel>1.007</twLogDel><twRouteDel>5.359</twRouteDel><twTotDel>6.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2 (SLICE_X101Y110.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.101</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2</twDest><twTotPathDel>11.736</twTotPathDel><twClkSkew dest = "3.530" src = "-0.750">-4.280</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.426" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.443</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;9&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y111.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">6.430</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.315</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>10.745</twRouteDel><twTotDel>11.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>53.507</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2</twDest><twTotPathDel>6.350</twTotPathDel><twClkSkew dest = "0.243" src = "0.257">0.014</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.129</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_6BIT</twSrcClk><twPathDel><twSite>SLICE_X98Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.315</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>5.359</twRouteDel><twTotDel>6.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /
        0.166666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 (SLICE_X61Y132.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2</twDest><twTotPathDel>4.135</twTotPathDel><twClkSkew dest = "4.193" src = "0.514">-3.679</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.426" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.443</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y105.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;9&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.291</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y132.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.101</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>3.564</twRouteDel><twTotDel>4.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.073</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2</twDest><twTotPathDel>1.080</twTotPathDel><twClkSkew dest = "0.038" src = "0.031">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twSrcClk><twPathDel><twSite>SLICE_X60Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y132.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y132.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>0.509</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0 (SLICE_X61Y134.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0</twDest><twTotPathDel>4.148</twTotPathDel><twClkSkew dest = "4.188" src = "0.514">-3.674</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.426" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.443</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y105.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.428</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;9&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y134.D4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">3.518</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y134.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_dpot</twBEL><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0</twBEL></twPathDel><twLogDel>0.630</twLogDel><twRouteDel>3.518</twRouteDel><twTotDel>4.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5 (SLICE_X61Y132.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.033</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5</twDest><twTotPathDel>4.155</twTotPathDel><twClkSkew dest = "4.193" src = "0.514">-3.679</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.426" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.443</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y105.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;9&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.291</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y132.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5</twBEL></twPathDel><twLogDel>0.591</twLogDel><twRouteDel>3.564</twRouteDel><twTotDel>4.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.074</twSlack><twSrc BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5</twDest><twTotPathDel>1.081</twTotPathDel><twClkSkew dest = "0.038" src = "0.031">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twSrcClk><twPathDel><twSite>SLICE_X60Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y132.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y132.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>0.509</twRouteDel><twTotDel>1.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_6BIT</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /
        0.166666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="56.876" period="60.000" constraintValue="60.000" deviceLimit="3.124" freqLimit="320.102" physResource="I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y44.CLKA" clockNet="CLOCK_DESER_6BIT"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="56.876" period="60.000" constraintValue="60.000" deviceLimit="3.124" freqLimit="320.102" physResource="I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y50.CLKA" clockNet="CLOCK_DESER_6BIT"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="56.876" period="60.000" constraintValue="60.000" deviceLimit="3.124" freqLimit="320.102" physResource="I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y54.CLKA" clockNet="CLOCK_DESER_6BIT"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_CLOCK&quot; = PERIOD &quot;CLOCK&quot; 10 ns HIGH 50%;" ScopeName="">TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP &quot;CLOCK_DESER_1BIT&quot; TS_CLOCK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="84"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP &quot;CLOCK_DESER_1BIT&quot; TS_CLOCK HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.627</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X102Y160.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>2.373</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>7.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.976</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y160.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>1.801</twLogDel><twRouteDel>5.826</twRouteDel><twTotDel>7.627</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>5.826</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>4.174</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.442</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y160.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>3.292</twRouteDel><twTotDel>4.174</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>6.780</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>3.220</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y160.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>0.938</twLogDel><twRouteDel>2.282</twRouteDel><twTotDel>3.220</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X102Y160.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>2.655</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>7.345</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.976</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>5.832</twRouteDel><twTotDel>7.345</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>6.108</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>3.892</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.442</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.298</twRouteDel><twTotDel>3.892</twTotDel><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>7.062</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>2.938</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.288</twRouteDel><twTotDel>2.938</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X102Y160.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="98"><twSlack>1.830</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y160.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>1.298</twRouteDel><twTotDel>1.830</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="99"><twSlack>2.468</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y160.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>2.468</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="100"><twSlack>4.727</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.176</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_7_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y160.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>3.666</twRouteDel><twTotDel>4.727</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X102Y160.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="101"><twSlack>1.700</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER_94_1</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.310</twRouteDel><twTotDel>1.700</twTotDel><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="102"><twSlack>2.338</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.984</twRouteDel><twTotDel>2.338</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="103"><twSlack>4.597</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.176</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_P_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_6_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.678</twRouteDel><twTotDel>4.597</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="104" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.768</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X108Y160.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>3.232</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>6.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.005</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y160.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>4.930</twRouteDel><twTotDel>6.768</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathFromToDelay"><twSlack>5.124</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>4.876</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.032</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y160.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.957</twRouteDel><twTotDel>4.876</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathFromToDelay"><twSlack>6.039</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>3.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.117</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y160.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.042</twRouteDel><twTotDel>3.961</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X108Y160.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathFromToDelay"><twSlack>3.686</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>6.314</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.005</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.745</twRouteDel><twTotDel>6.314</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathFromToDelay"><twSlack>5.578</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>4.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.032</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.772</twRouteDel><twTotDel>4.422</twTotDel><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>6.493</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>3.507</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.117</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.857</twRouteDel><twTotDel>3.507</twTotDel><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X108Y160.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="117"><twSlack>2.259</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y160.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>1.773</twRouteDel><twTotDel>2.259</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="118"><twSlack>2.897</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y160.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>2.897</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="119"><twSlack>4.147</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.569</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_9_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y160.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>3.096</twRouteDel><twTotDel>4.147</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X108Y160.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="120"><twSlack>1.977</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.377</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.623</twRouteDel><twTotDel>1.977</twTotDel><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="121"><twSlack>2.615</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.377</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.261</twRouteDel><twTotDel>2.615</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="122"><twSlack>3.865</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y169.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.569</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_C_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.377</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_8_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.946</twRouteDel><twTotDel>3.865</twTotDel><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="123" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.148</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X111Y172.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>3.852</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>6.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.805</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y172.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>4.307</twRouteDel><twTotDel>6.148</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>4.756</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>5.244</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.820</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y172.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>4.322</twRouteDel><twTotDel>5.244</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>6.459</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>3.541</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.117</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y172.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.619</twRouteDel><twTotDel>3.541</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X111Y172.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>3.863</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>6.137</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.805</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.622</twRouteDel><twTotDel>6.137</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>4.767</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>5.233</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.820</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.637</twRouteDel><twTotDel>5.233</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>6.470</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>3.530</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.117</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.934</twRouteDel><twTotDel>3.530</twTotDel><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X111Y172.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="136"><twSlack>2.129</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y172.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.593</twRouteDel><twTotDel>2.129</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="137"><twSlack>3.204</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.367</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y172.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.668</twRouteDel><twTotDel>3.204</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="138"><twSlack>3.828</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_11_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y172.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>2.727</twRouteDel><twTotDel>3.828</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X111Y172.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="139"><twSlack>2.055</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.715</twRouteDel><twTotDel>2.055</twTotDel><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="140"><twSlack>3.130</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.367</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>3.130</twTotDel><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="141"><twSlack>3.754</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_10_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.849</twRouteDel><twTotDel>3.754</twTotDel><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="142" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.119</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X117Y173.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathFromToDelay"><twSlack>3.881</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>6.119</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>6.119</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathFromToDelay"><twSlack>4.766</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>5.234</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.723</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.250</twRouteDel><twTotDel>5.234</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathFromToDelay"><twSlack>6.031</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>3.969</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>2.915</twRouteDel><twTotDel>3.969</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X117Y173.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathFromToDelay"><twSlack>4.243</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>5.757</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.188</twRouteDel><twTotDel>5.757</twTotDel><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathFromToDelay"><twSlack>5.128</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>4.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.723</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.222</twRouteDel><twTotDel>4.872</twTotDel><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathFromToDelay"><twSlack>6.393</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>3.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>2.887</twRouteDel><twTotDel>3.607</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X117Y173.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="155"><twSlack>2.380</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>0.602</twLogDel><twRouteDel>1.778</twRouteDel><twTotDel>2.380</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="156"><twSlack>3.200</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.345</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.644</twRouteDel><twTotDel>3.200</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="157"><twSlack>3.709</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.289</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_13_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.588</twRouteDel><twTotDel>3.709</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X117Y173.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="158"><twSlack>2.112</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.712</twRouteDel><twTotDel>2.112</twTotDel><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="159"><twSlack>2.932</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.345</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.578</twRouteDel><twTotDel>2.932</twTotDel><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="160"><twSlack>3.441</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.289</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_12_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>3.441</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="161" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.027</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X119Y177.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>3.973</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>6.027</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.404</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>4.176</twRouteDel><twTotDel>6.027</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathFromToDelay"><twSlack>4.120</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>5.880</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.176</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.948</twRouteDel><twTotDel>5.880</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathFromToDelay"><twSlack>6.673</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>3.327</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;90&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>3.327</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X119Y177.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>4.377</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>5.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.404</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.110</twRouteDel><twTotDel>5.623</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>4.524</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>5.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.176</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.882</twRouteDel><twTotDel>5.476</twTotDel><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>7.077</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>2.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;90&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twComp></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>2.259</twRouteDel><twTotDel>2.923</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X119Y177.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="174"><twSlack>1.900</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;90&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>1.310</twRouteDel><twTotDel>1.900</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="175"><twSlack>3.523</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.594</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.979</twRouteDel><twTotDel>3.523</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="176"><twSlack>3.690</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.196</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_15_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.581</twRouteDel><twTotDel>3.690</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X119Y177.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="177"><twSlack>1.696</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;90&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.296</twRouteDel><twTotDel>1.696</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="178"><twSlack>3.319</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.594</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.965</twRouteDel><twTotDel>3.319</twTotDel><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="179"><twSlack>3.486</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.196</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_14_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.567</twRouteDel><twTotDel>3.486</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="180" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.629</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X114Y178.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathFromToDelay"><twSlack>4.371</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>5.629</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.204</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>4.695</twRouteDel><twTotDel>5.629</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathFromToDelay"><twSlack>4.462</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>5.538</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.194</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>3.685</twRouteDel><twTotDel>5.538</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathFromToDelay"><twSlack>6.673</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>3.327</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;89&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.327</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X114Y178.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>4.606</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>5.394</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.204</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.744</twRouteDel><twTotDel>5.394</twTotDel><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathFromToDelay"><twSlack>4.697</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>5.303</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.194</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.734</twRouteDel><twTotDel>5.303</twTotDel><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathFromToDelay"><twSlack>6.908</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>3.092</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;89&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twComp></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>2.372</twRouteDel><twTotDel>3.092</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X114Y178.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="193"><twSlack>1.952</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;89&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>1.398</twRouteDel><twTotDel>1.952</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="194"><twSlack>3.357</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.580</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>2.849</twRouteDel><twTotDel>3.357</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="195"><twSlack>3.385</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.043</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_17_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>2.312</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X114Y178.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="196"><twSlack>1.788</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;89&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.388</twRouteDel><twTotDel>1.788</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="197"><twSlack>3.193</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.580</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.839</twRouteDel><twTotDel>3.193</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="198"><twSlack>3.221</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.C1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.043</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_16_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>3.221</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="199" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.410</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X116Y182.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>3.590</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>6.410</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.979</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>5.543</twRouteDel><twTotDel>6.410</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathFromToDelay"><twSlack>5.038</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>4.962</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.176</twRouteDel><twTotDel>4.962</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathFromToDelay"><twSlack>7.227</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>2.773</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;88&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>1.836</twRouteDel><twTotDel>2.773</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X116Y182.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathFromToDelay"><twSlack>3.724</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>6.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.979</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.682</twRouteDel><twTotDel>6.276</twTotDel><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathFromToDelay"><twSlack>5.172</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>4.828</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.315</twRouteDel><twTotDel>4.828</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathFromToDelay"><twSlack>7.361</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>2.639</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;88&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>1.975</twRouteDel><twTotDel>2.639</twTotDel><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X116Y182.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="212"><twSlack>1.571</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;88&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>0.520</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>1.571</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="213"><twSlack>2.982</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.627</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.943</twRouteDel><twTotDel>2.982</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="214"><twSlack>3.964</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.174</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_19_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>3.490</twRouteDel><twTotDel>3.964</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X116Y182.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="215"><twSlack>1.570</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;88&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.435</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.170</twRouteDel><twTotDel>1.570</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="216"><twSlack>2.981</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.627</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.435</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.062</twRouteDel><twTotDel>2.981</twTotDel><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="217"><twSlack>3.963</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.174</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.435</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.609</twRouteDel><twTotDel>3.963</twTotDel><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="218" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.191</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X118Y175.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathFromToDelay"><twSlack>3.809</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>6.191</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.620</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>4.338</twRouteDel><twTotDel>6.191</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathFromToDelay"><twSlack>4.671</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>5.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.677</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>4.395</twRouteDel><twTotDel>5.329</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathFromToDelay"><twSlack>7.409</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>2.591</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>1.640</twRouteDel><twTotDel>2.591</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X118Y175.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathFromToDelay"><twSlack>4.242</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>5.758</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.620</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.189</twRouteDel><twTotDel>5.758</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathFromToDelay"><twSlack>5.104</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>4.896</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.677</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.246</twRouteDel><twTotDel>4.896</twTotDel><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathFromToDelay"><twSlack>7.842</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>2.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.491</twRouteDel><twTotDel>2.158</twTotDel><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X118Y175.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="231"><twSlack>1.423</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.913</twRouteDel><twTotDel>1.423</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="232"><twSlack>3.201</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.282</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>2.693</twRouteDel><twTotDel>3.201</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="233"><twSlack>3.785</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.301</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_21_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>2.712</twRouteDel><twTotDel>3.785</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X118Y175.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="234"><twSlack>1.140</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.784</twRouteDel><twTotDel>1.140</twTotDel><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="235"><twSlack>2.918</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.282</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.564</twRouteDel><twTotDel>2.918</twTotDel><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="236"><twSlack>3.502</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.301</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_20_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.583</twRouteDel><twTotDel>3.502</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="237" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.884</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X120Y175.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathFromToDelay"><twSlack>4.116</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>5.884</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.285</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.098</twRouteDel><twTotDel>5.884</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathFromToDelay"><twSlack>4.449</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>5.551</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.871</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.684</twRouteDel><twTotDel>5.551</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathFromToDelay"><twSlack>7.005</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>2.995</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;86&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>2.111</twRouteDel><twTotDel>2.995</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X120Y175.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathFromToDelay"><twSlack>4.417</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>5.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.285</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.070</twRouteDel><twTotDel>5.583</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathFromToDelay"><twSlack>4.750</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>5.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.871</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.656</twRouteDel><twTotDel>5.250</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathFromToDelay"><twSlack>7.306</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>2.694</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;86&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.083</twRouteDel><twTotDel>2.694</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X120Y175.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="250"><twSlack>1.682</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;86&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>1.206</twRouteDel><twTotDel>1.682</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="251"><twSlack>3.342</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.399</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>2.868</twRouteDel><twTotDel>3.342</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="252"><twSlack>3.556</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_23_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.517</twRouteDel><twTotDel>3.556</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X120Y175.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="253"><twSlack>1.552</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;86&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.459</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.196</twRouteDel><twTotDel>1.552</twTotDel><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="254"><twSlack>3.212</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.399</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.459</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.858</twRouteDel><twTotDel>3.212</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="255"><twSlack>3.426</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.459</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_22_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.507</twRouteDel><twTotDel>3.426</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="256" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.669</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X122Y179.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathFromToDelay"><twSlack>3.331</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>6.669</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.522</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>5.787</twRouteDel><twTotDel>6.669</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathFromToDelay"><twSlack>3.665</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>6.335</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.269</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>1.801</twLogDel><twRouteDel>4.534</twRouteDel><twTotDel>6.335</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathFromToDelay"><twSlack>7.129</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>2.871</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;85&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>2.871</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X122Y179.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathFromToDelay"><twSlack>3.917</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>6.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.522</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.489</twRouteDel><twTotDel>6.083</twTotDel><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>4.251</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>5.749</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.269</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.236</twRouteDel><twTotDel>5.749</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>7.715</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>2.285</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;85&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.674</twRouteDel><twTotDel>2.285</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X122Y179.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="269"><twSlack>1.581</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;85&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>1.083</twRouteDel><twTotDel>1.581</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="270"><twSlack>3.847</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>2.786</twRouteDel><twTotDel>3.847</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="271"><twSlack>4.055</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.850</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_25_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>3.559</twRouteDel><twTotDel>4.055</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X122Y179.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="272"><twSlack>1.300</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;85&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.944</twRouteDel><twTotDel>1.300</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="273"><twSlack>3.566</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.647</twRouteDel><twTotDel>3.566</twTotDel><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="274"><twSlack>3.774</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.850</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_24_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.420</twRouteDel><twTotDel>3.774</twTotDel><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="275" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.470</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X125Y178.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathFromToDelay"><twSlack>3.530</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>6.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.338</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>5.538</twRouteDel><twTotDel>6.470</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathFromToDelay"><twSlack>3.869</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>6.131</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.080</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>4.280</twRouteDel><twTotDel>6.131</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathFromToDelay"><twSlack>6.564</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>3.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;84&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>2.487</twRouteDel><twTotDel>3.436</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X125Y178.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathFromToDelay"><twSlack>3.717</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>6.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.338</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.689</twRouteDel><twTotDel>6.283</twTotDel><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathFromToDelay"><twSlack>4.056</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>5.944</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.080</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.431</twRouteDel><twTotDel>5.944</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathFromToDelay"><twSlack>6.751</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>3.249</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;84&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.638</twRouteDel><twTotDel>3.249</twTotDel><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X125Y178.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="288"><twSlack>1.999</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;84&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.453</twRouteDel><twTotDel>1.999</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="289"><twSlack>3.752</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.643</twRouteDel><twTotDel>3.752</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="290"><twSlack>3.968</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_27_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.424</twRouteDel><twTotDel>3.968</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X125Y178.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="291"><twSlack>1.941</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;84&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.826</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.585</twRouteDel><twTotDel>1.941</twTotDel><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="292"><twSlack>3.694</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.826</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.775</twRouteDel><twTotDel>3.694</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="293"><twSlack>3.910</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.826</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_26_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.556</twRouteDel><twTotDel>3.910</twTotDel><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="294" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.532</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X125Y179.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathFromToDelay"><twSlack>3.468</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>6.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.328</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.548</twRouteDel><twTotDel>6.532</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathFromToDelay"><twSlack>3.873</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>6.127</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.004</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.224</twRouteDel><twTotDel>6.127</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathFromToDelay"><twSlack>6.844</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>3.156</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>2.155</twRouteDel><twTotDel>3.156</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X125Y179.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathFromToDelay"><twSlack>3.850</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>6.150</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.328</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.500</twRouteDel><twTotDel>6.150</twTotDel><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathFromToDelay"><twSlack>4.255</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>5.745</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.004</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.176</twRouteDel><twTotDel>5.745</twTotDel><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathFromToDelay"><twSlack>7.226</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>2.774</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.107</twRouteDel><twTotDel>2.774</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X125Y179.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="307"><twSlack>1.840</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>1.840</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="308"><twSlack>3.731</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.610</twRouteDel><twTotDel>3.731</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="309"><twSlack>4.012</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.714</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_29_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.456</twRouteDel><twTotDel>4.012</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X125Y179.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="310"><twSlack>1.580</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.224</twRouteDel><twTotDel>1.580</twTotDel><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="311"><twSlack>3.471</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.552</twRouteDel><twTotDel>3.471</twTotDel><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="312"><twSlack>3.752</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.714</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_28_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.398</twRouteDel><twTotDel>3.752</twTotDel><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="313" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.960</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X122Y176.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathFromToDelay"><twSlack>4.040</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>5.960</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.038</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>5.078</twRouteDel><twTotDel>5.960</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathFromToDelay"><twSlack>4.102</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>5.898</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.057</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>1.801</twLogDel><twRouteDel>4.097</twRouteDel><twTotDel>5.898</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathFromToDelay"><twSlack>7.046</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>2.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;82&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>2.055</twRouteDel><twTotDel>2.954</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X122Y176.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathFromToDelay"><twSlack>4.331</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>5.669</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.038</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.075</twRouteDel><twTotDel>5.669</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathFromToDelay"><twSlack>4.393</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>5.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.057</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.094</twRouteDel><twTotDel>5.607</twTotDel><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathFromToDelay"><twSlack>7.337</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>2.663</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;82&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.052</twRouteDel><twTotDel>2.663</twTotDel><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X122Y176.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="326"><twSlack>1.638</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;82&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>1.140</twRouteDel><twTotDel>1.638</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="327"><twSlack>3.551</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.917</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>3.551</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="328"><twSlack>3.571</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_31_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>3.075</twRouteDel><twTotDel>3.571</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X122Y176.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="329"><twSlack>1.503</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;82&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.580</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.147</twRouteDel><twTotDel>1.503</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="330"><twSlack>3.416</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.917</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.580</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.497</twRouteDel><twTotDel>3.416</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="331"><twSlack>3.436</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.580</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.082</twRouteDel><twTotDel>3.436</twTotDel><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="332" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.976</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X124Y177.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="333"><twConstPath anchorID="334" twDataPathType="twDataPathFromToDelay"><twSlack>3.024</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>6.976</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.782</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>6.382</twRouteDel><twTotDel>6.976</twTotDel><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="335"><twConstPath anchorID="336" twDataPathType="twDataPathFromToDelay"><twSlack>4.313</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>5.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.574</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.174</twRouteDel><twTotDel>5.687</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="337"><twConstPath anchorID="338" twDataPathType="twDataPathFromToDelay"><twSlack>6.875</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>3.125</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;81&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.514</twRouteDel><twTotDel>3.125</twTotDel><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X124Y177.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="339"><twConstPath anchorID="340" twDataPathType="twDataPathFromToDelay"><twSlack>3.041</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>6.959</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.782</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>6.092</twRouteDel><twTotDel>6.959</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathFromToDelay"><twSlack>4.330</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>5.670</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.574</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.884</twRouteDel><twTotDel>5.670</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathFromToDelay"><twSlack>6.892</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>3.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;81&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>2.224</twRouteDel><twTotDel>3.108</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X124Y177.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="345"><twSlack>1.783</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;81&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>1.307</twRouteDel><twTotDel>1.783</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="346"><twSlack>3.440</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.633</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.401</twRouteDel><twTotDel>3.440</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="347"><twSlack>4.226</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.984</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_33_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>3.752</twRouteDel><twTotDel>4.226</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X124Y177.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="348"><twSlack>1.852</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;81&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.957</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.496</twRouteDel><twTotDel>1.852</twTotDel><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="349"><twSlack>3.509</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.633</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.957</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.590</twRouteDel><twTotDel>3.509</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="350"><twSlack>4.295</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.984</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.957</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.941</twRouteDel><twTotDel>4.295</twTotDel><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="351" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.941</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X112Y180.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathFromToDelay"><twSlack>4.059</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>5.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.727</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>5.022</twRouteDel><twTotDel>5.941</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathFromToDelay"><twSlack>5.286</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>4.714</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.581</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>2.876</twRouteDel><twTotDel>4.714</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathFromToDelay"><twSlack>8.102</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>1.898</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;80&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>0.962</twRouteDel><twTotDel>1.898</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X112Y180.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathFromToDelay"><twSlack>4.151</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>5.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.727</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.199</twRouteDel><twTotDel>5.849</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathFromToDelay"><twSlack>5.378</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>4.622</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.581</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.053</twRouteDel><twTotDel>4.622</twTotDel><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathFromToDelay"><twSlack>8.194</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>1.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;80&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.139</twRouteDel><twTotDel>1.806</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X112Y180.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="364"><twSlack>0.986</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;80&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.498</twRouteDel><twTotDel>0.986</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="365"><twSlack>2.784</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>1.733</twRouteDel><twTotDel>2.784</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="366"><twSlack>3.604</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.993</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_35_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>3.118</twRouteDel><twTotDel>3.604</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X112Y180.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="367"><twSlack>0.992</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;80&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.263</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.636</twRouteDel><twTotDel>0.992</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="368"><twSlack>2.790</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.263</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.871</twRouteDel><twTotDel>2.790</twTotDel><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="369"><twSlack>3.610</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.993</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.263</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_34_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.256</twRouteDel><twTotDel>3.610</twTotDel><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="370" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.914</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y185.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathFromToDelay"><twSlack>3.086</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>6.914</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.151</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y185.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.930</twRouteDel><twTotDel>6.914</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathFromToDelay"><twSlack>5.033</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>4.967</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.285</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y185.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.064</twRouteDel><twTotDel>4.967</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="375"><twConstPath anchorID="376" twDataPathType="twDataPathFromToDelay"><twSlack>7.278</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>2.722</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y185.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>2.722</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y185.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="377"><twConstPath anchorID="378" twDataPathType="twDataPathFromToDelay"><twSlack>3.596</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>6.404</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.151</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.754</twRouteDel><twTotDel>6.404</twTotDel><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="379"><twConstPath anchorID="380" twDataPathType="twDataPathFromToDelay"><twSlack>5.543</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>4.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.285</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.888</twRouteDel><twTotDel>4.457</twTotDel><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="381"><twConstPath anchorID="382" twDataPathType="twDataPathFromToDelay"><twSlack>7.788</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>2.212</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.562</twRouteDel><twTotDel>2.212</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y185.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="383"><twSlack>1.583</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y185.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.027</twRouteDel><twTotDel>1.583</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="384"><twSlack>3.024</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y185.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>3.024</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="385"><twSlack>4.274</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.255</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_37_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y185.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.718</twRouteDel><twTotDel>4.274</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y185.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="386"><twSlack>1.240</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.886</twRouteDel><twTotDel>1.240</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="387"><twSlack>2.681</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.762</twRouteDel><twTotDel>2.681</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="388"><twSlack>3.931</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y185.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.255</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_36_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.577</twRouteDel><twTotDel>3.931</twTotDel><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="389" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.956</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X119Y189.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="390"><twConstPath anchorID="391" twDataPathType="twDataPathFromToDelay"><twSlack>3.044</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>6.956</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>6.024</twRouteDel><twTotDel>6.956</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="392"><twConstPath anchorID="393" twDataPathType="twDataPathFromToDelay"><twSlack>5.439</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>4.561</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.999</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>2.710</twRouteDel><twTotDel>4.561</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="394"><twConstPath anchorID="395" twDataPathType="twDataPathFromToDelay"><twSlack>7.104</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>2.896</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;78&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.964</twRouteDel><twTotDel>2.896</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X119Y189.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="396"><twConstPath anchorID="397" twDataPathType="twDataPathFromToDelay"><twSlack>3.308</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>6.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>6.098</twRouteDel><twTotDel>6.692</twTotDel><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="398"><twConstPath anchorID="399" twDataPathType="twDataPathFromToDelay"><twSlack>5.703</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>4.297</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.999</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>4.297</twTotDel><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="400"><twConstPath anchorID="401" twDataPathType="twDataPathFromToDelay"><twSlack>7.368</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>2.632</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;78&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.038</twRouteDel><twTotDel>2.632</twTotDel><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X119Y189.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="402"><twSlack>1.589</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;78&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.045</twRouteDel><twTotDel>1.589</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="403"><twSlack>2.707</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>2.707</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="404"><twSlack>4.213</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.321</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_39_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.669</twRouteDel><twTotDel>4.213</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X119Y189.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="405"><twSlack>1.476</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;78&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.122</twRouteDel><twTotDel>1.476</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="406"><twSlack>2.594</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.675</twRouteDel><twTotDel>2.594</twTotDel><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="407"><twSlack>4.100</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y189.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.321</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_C_74</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_38_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.746</twRouteDel><twTotDel>4.100</twTotDel><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="408" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.565</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X108Y188.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="409"><twConstPath anchorID="410" twDataPathType="twDataPathFromToDelay"><twSlack>3.435</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>6.565</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.351</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>5.681</twRouteDel><twTotDel>6.565</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="411"><twConstPath anchorID="412" twDataPathType="twDataPathFromToDelay"><twSlack>5.898</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>4.102</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>1.803</twLogDel><twRouteDel>2.299</twRouteDel><twTotDel>4.102</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="413"><twConstPath anchorID="414" twDataPathType="twDataPathFromToDelay"><twSlack>8.082</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>1.918</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;77&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>1.034</twRouteDel><twTotDel>1.918</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X108Y188.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathFromToDelay"><twSlack>3.581</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>6.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.351</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.825</twRouteDel><twTotDel>6.419</twTotDel><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathFromToDelay"><twSlack>6.044</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>3.956</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>2.443</twRouteDel><twTotDel>3.956</twTotDel><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathFromToDelay"><twSlack>8.228</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>1.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;77&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.178</twRouteDel><twTotDel>1.772</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X108Y188.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="421"><twSlack>1.059</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;77&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>0.537</twRouteDel><twTotDel>1.059</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="422"><twSlack>2.521</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.434</twRouteDel><twTotDel>2.521</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="423"><twSlack>4.015</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_41_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>3.493</twRouteDel><twTotDel>4.015</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X108Y188.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="424"><twSlack>1.015</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;77&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.661</twRouteDel><twTotDel>1.015</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="425"><twSlack>2.477</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.558</twRouteDel><twTotDel>2.477</twTotDel><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="426"><twSlack>3.971</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_40_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.617</twRouteDel><twTotDel>3.971</twTotDel><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="427" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.684</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X106Y189.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="428"><twConstPath anchorID="429" twDataPathType="twDataPathFromToDelay"><twSlack>3.316</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>6.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.217</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>6.034</twRouteDel><twTotDel>6.684</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="430"><twConstPath anchorID="431" twDataPathType="twDataPathFromToDelay"><twSlack>6.070</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>3.930</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.361</twRouteDel><twTotDel>3.930</twTotDel><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="432"><twConstPath anchorID="433" twDataPathType="twDataPathFromToDelay"><twSlack>7.679</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>2.321</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;76&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>2.321</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X106Y189.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="434"><twConstPath anchorID="435" twDataPathType="twDataPathFromToDelay"><twSlack>3.368</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>6.632</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.217</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>5.698</twRouteDel><twTotDel>6.632</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="436"><twConstPath anchorID="437" twDataPathType="twDataPathFromToDelay"><twSlack>6.122</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>3.878</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>3.878</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="438"><twConstPath anchorID="439" twDataPathType="twDataPathFromToDelay"><twSlack>7.731</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>2.269</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;76&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>1.335</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X106Y189.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="440"><twSlack>1.295</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;76&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.295</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="441"><twSlack>2.332</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>1.259</twRouteDel><twTotDel>2.332</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="442"><twSlack>4.039</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_43_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>3.531</twRouteDel><twTotDel>4.039</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X106Y189.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="443"><twSlack>1.264</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;76&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.910</twRouteDel><twTotDel>1.264</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="444"><twSlack>2.301</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.382</twRouteDel><twTotDel>2.301</twTotDel><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="445"><twSlack>4.008</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_42_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.654</twRouteDel><twTotDel>4.008</twTotDel><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="446" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.013</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X109Y190.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathFromToDelay"><twSlack>2.987</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>7.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.746</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y190.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>6.081</twRouteDel><twTotDel>7.013</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathFromToDelay"><twSlack>6.375</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>3.625</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y190.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>1.774</twRouteDel><twTotDel>3.625</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathFromToDelay"><twSlack>7.519</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>2.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y190.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>1.485</twRouteDel><twTotDel>2.481</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X109Y190.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="453"><twConstPath anchorID="454" twDataPathType="twDataPathFromToDelay"><twSlack>3.186</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>6.814</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.746</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>6.220</twRouteDel><twTotDel>6.814</twTotDel><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="455"><twConstPath anchorID="456" twDataPathType="twDataPathFromToDelay"><twSlack>6.574</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>3.426</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>1.913</twRouteDel><twTotDel>3.426</twTotDel><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="457"><twConstPath anchorID="458" twDataPathType="twDataPathFromToDelay"><twSlack>7.718</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>2.282</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>1.624</twRouteDel><twTotDel>2.282</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X109Y190.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="459"><twSlack>1.394</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y190.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>0.584</twLogDel><twRouteDel>0.810</twRouteDel><twTotDel>1.394</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="460"><twSlack>2.178</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y190.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>1.069</twRouteDel><twTotDel>2.178</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="461"><twSlack>4.253</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.537</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_45_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y190.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.709</twRouteDel><twTotDel>4.253</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X109Y190.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="462"><twSlack>1.323</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>0.929</twRouteDel><twTotDel>1.323</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="463"><twSlack>2.107</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.188</twRouteDel><twTotDel>2.107</twTotDel><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="464"><twSlack>4.182</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y190.B3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.537</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_P_73</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_44_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.828</twRouteDel><twTotDel>4.182</twTotDel><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="465" twConstType="PATHDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.908</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X107Y189.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="466"><twConstPath anchorID="467" twDataPathType="twDataPathFromToDelay"><twSlack>3.092</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>6.908</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.456</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.924</twRouteDel><twTotDel>6.908</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="468"><twConstPath anchorID="469" twDataPathType="twDataPathFromToDelay"><twSlack>6.123</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>3.877</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>1.974</twRouteDel><twTotDel>3.877</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="470"><twConstPath anchorID="471" twDataPathType="twDataPathFromToDelay"><twSlack>7.546</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>2.454</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;74&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>1.406</twRouteDel><twTotDel>2.454</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X107Y189.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="472"><twConstPath anchorID="473" twDataPathType="twDataPathFromToDelay"><twSlack>3.417</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>6.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.456</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.933</twRouteDel><twTotDel>6.583</twTotDel><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="474"><twConstPath anchorID="475" twDataPathType="twDataPathFromToDelay"><twSlack>6.448</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>3.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>1.983</twRouteDel><twTotDel>3.552</twTotDel><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="476"><twConstPath anchorID="477" twDataPathType="twDataPathFromToDelay"><twSlack>7.871</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>2.129</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;74&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>1.415</twRouteDel><twTotDel>2.129</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X107Y189.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="478"><twSlack>1.398</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;74&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.802</twRouteDel><twTotDel>1.398</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="479"><twSlack>2.340</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.219</twRouteDel><twTotDel>2.340</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="480"><twSlack>4.228</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.411</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_47_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.672</twRouteDel><twTotDel>4.228</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X107Y189.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="481"><twSlack>1.229</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;74&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>0.835</twRouteDel><twTotDel>1.229</twTotDel><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="482"><twSlack>2.171</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>2.171</twTotDel><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="483"><twSlack>4.059</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.D2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.411</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_46_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.705</twRouteDel><twTotDel>4.059</twTotDel><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="484" twConstType="PATHDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.283</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X114Y191.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="485"><twConstPath anchorID="486" twDataPathType="twDataPathFromToDelay"><twSlack>2.717</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>7.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.777</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y191.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>6.349</twRouteDel><twTotDel>7.283</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="487"><twConstPath anchorID="488" twDataPathType="twDataPathFromToDelay"><twSlack>5.985</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>4.015</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y191.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>2.162</twRouteDel><twTotDel>4.015</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="489"><twConstPath anchorID="490" twDataPathType="twDataPathFromToDelay"><twSlack>7.097</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>2.903</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.333</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;73&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y191.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>0.998</twLogDel><twRouteDel>1.905</twRouteDel><twTotDel>2.903</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X114Y191.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="491"><twConstPath anchorID="492" twDataPathType="twDataPathFromToDelay"><twSlack>2.822</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>7.178</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.777</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>6.528</twRouteDel><twTotDel>7.178</twTotDel><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="493"><twConstPath anchorID="494" twDataPathType="twDataPathFromToDelay"><twSlack>6.090</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>3.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>3.910</twTotDel><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="495"><twConstPath anchorID="496" twDataPathType="twDataPathFromToDelay"><twSlack>7.202</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>2.798</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.333</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;73&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.084</twRouteDel><twTotDel>2.798</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X114Y191.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="497"><twSlack>1.606</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;73&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>1.058</twRouteDel><twTotDel>1.606</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="498"><twSlack>2.395</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>1.322</twRouteDel><twTotDel>2.395</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="499"><twSlack>4.364</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.569</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_49_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>3.856</twRouteDel><twTotDel>4.364</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X114Y191.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="500"><twSlack>1.592</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;73&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.427</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.198</twRouteDel><twTotDel>1.592</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="501"><twSlack>2.381</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.427</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.462</twRouteDel><twTotDel>2.381</twTotDel><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="502"><twSlack>4.350</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y191.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.569</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y191.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.427</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_48_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.996</twRouteDel><twTotDel>4.350</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="503" twConstType="PATHDELAY" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.775</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X113Y189.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="504"><twConstPath anchorID="505" twDataPathType="twDataPathFromToDelay"><twSlack>3.225</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>6.775</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.314</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.791</twRouteDel><twTotDel>6.775</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="506"><twConstPath anchorID="507" twDataPathType="twDataPathFromToDelay"><twSlack>5.638</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>4.362</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.459</twRouteDel><twTotDel>4.362</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="508"><twConstPath anchorID="509" twDataPathType="twDataPathFromToDelay"><twSlack>7.313</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>2.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>1.639</twRouteDel><twTotDel>2.687</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X113Y189.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="510"><twConstPath anchorID="511" twDataPathType="twDataPathFromToDelay"><twSlack>3.355</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>6.645</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.314</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.995</twRouteDel><twTotDel>6.645</twTotDel><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="512"><twConstPath anchorID="513" twDataPathType="twDataPathFromToDelay"><twSlack>5.768</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>4.232</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.663</twRouteDel><twTotDel>4.232</twTotDel><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="514"><twConstPath anchorID="515" twDataPathType="twDataPathFromToDelay"><twSlack>7.443</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>2.557</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>1.843</twRouteDel><twTotDel>2.557</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X113Y189.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="516"><twSlack>1.521</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.925</twRouteDel><twTotDel>1.521</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="517"><twSlack>2.685</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.564</twRouteDel><twTotDel>2.685</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="518"><twSlack>4.187</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.335</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_51_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.631</twRouteDel><twTotDel>4.187</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X113Y189.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="519"><twSlack>1.377</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y183.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>0.983</twRouteDel><twTotDel>1.377</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="520"><twSlack>2.541</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.622</twRouteDel><twTotDel>2.541</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="521"><twSlack>4.043</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.335</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_50_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.689</twRouteDel><twTotDel>4.043</twTotDel><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="522" twConstType="PATHDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.886</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X117Y189.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="523"><twConstPath anchorID="524" twDataPathType="twDataPathFromToDelay"><twSlack>3.114</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>6.886</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.362</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.902</twRouteDel><twTotDel>6.886</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="525"><twConstPath anchorID="526" twDataPathType="twDataPathFromToDelay"><twSlack>5.694</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>4.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.403</twRouteDel><twTotDel>4.306</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="527"><twConstPath anchorID="528" twDataPathType="twDataPathFromToDelay"><twSlack>7.339</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>2.661</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>1.607</twRouteDel><twTotDel>2.661</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X117Y189.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="529"><twConstPath anchorID="530" twDataPathType="twDataPathFromToDelay"><twSlack>3.489</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>6.511</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.362</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.861</twRouteDel><twTotDel>6.511</twTotDel><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="531"><twConstPath anchorID="532" twDataPathType="twDataPathFromToDelay"><twSlack>6.069</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>3.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.362</twRouteDel><twTotDel>3.931</twTotDel><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="533"><twConstPath anchorID="534" twDataPathType="twDataPathFromToDelay"><twSlack>7.714</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>2.286</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twComp></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>1.566</twRouteDel><twTotDel>2.286</twTotDel><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X117Y189.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="535"><twSlack>1.474</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>0.602</twLogDel><twRouteDel>0.872</twRouteDel><twTotDel>1.474</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="536"><twSlack>2.630</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.509</twRouteDel><twTotDel>2.630</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="537"><twSlack>4.236</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.368</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_53_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.680</twRouteDel><twTotDel>4.236</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X117Y189.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="538"><twSlack>1.193</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>0.793</twRouteDel><twTotDel>1.193</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="539"><twSlack>2.349</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.430</twRouteDel><twTotDel>2.349</twTotDel><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="540"><twSlack>3.955</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y189.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.368</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_52_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.601</twRouteDel><twTotDel>3.955</twTotDel><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="541" twConstType="PATHDELAY" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.209</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X122Y186.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="542"><twConstPath anchorID="543" twDataPathType="twDataPathFromToDelay"><twSlack>2.791</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>7.209</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>6.327</twRouteDel><twTotDel>7.209</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="544"><twConstPath anchorID="545" twDataPathType="twDataPathFromToDelay"><twSlack>4.821</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>5.179</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>1.801</twLogDel><twRouteDel>3.378</twRouteDel><twTotDel>5.179</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="546"><twConstPath anchorID="547" twDataPathType="twDataPathFromToDelay"><twSlack>6.816</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>3.184</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;70&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>2.232</twRouteDel><twTotDel>3.184</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X122Y186.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="548"><twConstPath anchorID="549" twDataPathType="twDataPathFromToDelay"><twSlack>3.245</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>6.755</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>6.161</twRouteDel><twTotDel>6.755</twTotDel><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="550"><twConstPath anchorID="551" twDataPathType="twDataPathFromToDelay"><twSlack>5.275</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>4.725</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.212</twRouteDel><twTotDel>4.725</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="552"><twConstPath anchorID="553" twDataPathType="twDataPathFromToDelay"><twSlack>7.270</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>2.730</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;70&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>2.066</twRouteDel><twTotDel>2.730</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X122Y186.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="554"><twSlack>1.845</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;70&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>1.303</twRouteDel><twTotDel>1.845</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="555"><twSlack>3.111</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>2.050</twRouteDel><twTotDel>3.111</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="556"><twSlack>4.405</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.279</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_55_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>3.909</twRouteDel><twTotDel>4.405</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X122Y186.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="557"><twSlack>1.646</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;70&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.246</twRouteDel><twTotDel>1.646</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="558"><twSlack>2.912</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.993</twRouteDel><twTotDel>2.912</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="559"><twSlack>4.206</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.279</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_54_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.852</twRouteDel><twTotDel>4.206</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="560" twConstType="PATHDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.517</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X123Y184.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="561"><twConstPath anchorID="562" twDataPathType="twDataPathFromToDelay"><twSlack>3.483</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>6.517</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.742</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y184.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.533</twRouteDel><twTotDel>6.517</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="563"><twConstPath anchorID="564" twDataPathType="twDataPathFromToDelay"><twSlack>4.885</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>5.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.421</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y184.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.212</twRouteDel><twTotDel>5.115</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="565"><twConstPath anchorID="566" twDataPathType="twDataPathFromToDelay"><twSlack>7.113</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>2.887</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;69&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y184.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>1.833</twRouteDel><twTotDel>2.887</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X123Y184.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="567"><twConstPath anchorID="568" twDataPathType="twDataPathFromToDelay"><twSlack>3.641</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>6.359</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.742</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.709</twRouteDel><twTotDel>6.359</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="569"><twConstPath anchorID="570" twDataPathType="twDataPathFromToDelay"><twSlack>5.043</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>4.957</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.421</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.388</twRouteDel><twTotDel>4.957</twTotDel><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="571"><twConstPath anchorID="572" twDataPathType="twDataPathFromToDelay"><twSlack>7.271</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>2.729</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;69&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twComp></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>2.009</twRouteDel><twTotDel>2.729</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X123Y184.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="573"><twSlack>1.654</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;69&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y184.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>0.602</twLogDel><twRouteDel>1.052</twRouteDel><twTotDel>1.654</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="574"><twSlack>3.097</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y184.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.976</twRouteDel><twTotDel>3.097</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="575"><twSlack>3.968</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.979</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_57_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y184.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.412</twRouteDel><twTotDel>3.968</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X123Y184.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="576"><twSlack>1.589</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;69&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>1.589</twTotDel><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="577"><twSlack>3.032</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.113</twRouteDel><twTotDel>3.032</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="578"><twSlack>3.903</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.979</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_56_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.549</twRouteDel><twTotDel>3.903</twTotDel><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="579" twConstType="PATHDELAY" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.438</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X119Y182.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="580"><twConstPath anchorID="581" twDataPathType="twDataPathFromToDelay"><twSlack>3.562</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>6.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.702</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.454</twRouteDel><twTotDel>6.438</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="582"><twConstPath anchorID="583" twDataPathType="twDataPathFromToDelay"><twSlack>4.693</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>5.307</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.404</twRouteDel><twTotDel>5.307</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="584"><twConstPath anchorID="585" twDataPathType="twDataPathFromToDelay"><twSlack>7.314</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>2.686</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;68&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>1.632</twRouteDel><twTotDel>2.686</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X119Y182.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="586"><twConstPath anchorID="587" twDataPathType="twDataPathFromToDelay"><twSlack>3.904</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>6.096</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.702</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.446</twRouteDel><twTotDel>6.096</twTotDel><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="588"><twConstPath anchorID="589" twDataPathType="twDataPathFromToDelay"><twSlack>5.035</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>4.965</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.396</twRouteDel><twTotDel>4.965</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="590"><twConstPath anchorID="591" twDataPathType="twDataPathFromToDelay"><twSlack>7.656</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>2.344</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;68&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twComp></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>1.624</twRouteDel><twTotDel>2.344</twTotDel><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X119Y182.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="592"><twSlack>1.542</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;68&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>0.602</twLogDel><twRouteDel>0.940</twRouteDel><twTotDel>1.542</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="593"><twSlack>3.224</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.103</twRouteDel><twTotDel>3.224</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="594"><twSlack>3.945</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.951</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_59_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.389</twRouteDel><twTotDel>3.945</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X119Y182.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="595"><twSlack>1.277</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y183.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;68&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.375</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>0.877</twRouteDel><twTotDel>1.277</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="596"><twSlack>2.959</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.375</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.040</twRouteDel><twTotDel>2.959</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="597"><twSlack>3.680</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.951</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.375</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_58_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.326</twRouteDel><twTotDel>3.680</twTotDel><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="598" twConstType="PATHDELAY" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.425</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X121Y180.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="599"><twConstPath anchorID="600" twDataPathType="twDataPathFromToDelay"><twSlack>3.575</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>6.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.775</twRouteDel><twTotDel>6.425</twTotDel><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="601"><twConstPath anchorID="602" twDataPathType="twDataPathFromToDelay"><twSlack>4.173</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>5.827</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.258</twRouteDel><twTotDel>5.827</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="603"><twConstPath anchorID="604" twDataPathType="twDataPathFromToDelay"><twSlack>6.889</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>3.111</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.444</twRouteDel><twTotDel>3.111</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X121Y180.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="605"><twConstPath anchorID="606" twDataPathType="twDataPathFromToDelay"><twSlack>3.594</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>6.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.422</twRouteDel><twTotDel>6.406</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="607"><twConstPath anchorID="608" twDataPathType="twDataPathFromToDelay"><twSlack>4.192</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>5.808</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.905</twRouteDel><twTotDel>5.808</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="609"><twConstPath anchorID="610" twDataPathType="twDataPathFromToDelay"><twSlack>6.908</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>3.092</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>2.091</twRouteDel><twTotDel>3.092</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X121Y180.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="611"><twSlack>1.801</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.243</twRouteDel><twTotDel>1.801</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="612"><twSlack>3.492</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.371</twRouteDel><twTotDel>3.492</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="613"><twSlack>3.911</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_61_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.355</twRouteDel><twTotDel>3.911</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X121Y180.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="614"><twSlack>1.783</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.766</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.427</twRouteDel><twTotDel>1.783</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="615"><twSlack>3.474</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.766</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.555</twRouteDel><twTotDel>3.474</twTotDel><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="616"><twSlack>3.893</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.766</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_60_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.539</twRouteDel><twTotDel>3.893</twTotDel><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="617" twConstType="PATHDELAY" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.861</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X121Y176.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="618"><twConstPath anchorID="619" twDataPathType="twDataPathFromToDelay"><twSlack>4.139</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>5.861</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.201</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>4.010</twRouteDel><twTotDel>5.861</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="620"><twConstPath anchorID="621" twDataPathType="twDataPathFromToDelay"><twSlack>4.307</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>5.693</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.952</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.761</twRouteDel><twTotDel>5.693</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="622"><twConstPath anchorID="623" twDataPathType="twDataPathFromToDelay"><twSlack>7.173</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>2.827</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;66&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>1.878</twRouteDel><twTotDel>2.827</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X121Y176.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="624"><twConstPath anchorID="625" twDataPathType="twDataPathFromToDelay"><twSlack>4.503</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>5.497</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.201</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twComp></twPathDel><twLogDel>1.514</twLogDel><twRouteDel>3.983</twRouteDel><twTotDel>5.497</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="626"><twConstPath anchorID="627" twDataPathType="twDataPathFromToDelay"><twSlack>4.671</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>5.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.952</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>4.734</twRouteDel><twTotDel>5.329</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="628"><twConstPath anchorID="629" twDataPathType="twDataPathFromToDelay"><twSlack>7.537</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>2.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;66&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twComp></twPathDel><twLogDel>0.612</twLogDel><twRouteDel>1.851</twRouteDel><twTotDel>2.463</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X121Y176.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="630"><twSlack>1.657</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;66&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.111</twRouteDel><twTotDel>1.657</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="631"><twSlack>3.496</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.479</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.952</twRouteDel><twTotDel>3.496</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="632"><twSlack>3.576</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.994</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_63_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>3.576</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X121Y176.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="633"><twSlack>1.458</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;66&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.102</twRouteDel><twTotDel>1.458</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="634"><twSlack>3.297</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.479</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.943</twRouteDel><twTotDel>3.297</twTotDel><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="635"><twSlack>3.377</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.994</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_62_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.458</twRouteDel><twTotDel>3.377</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="636" twConstType="PATHDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.354</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X114Y176.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="637"><twConstPath anchorID="638" twDataPathType="twDataPathFromToDelay"><twSlack>4.646</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>5.354</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.211</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>1.801</twLogDel><twRouteDel>3.553</twRouteDel><twTotDel>5.354</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="639"><twConstPath anchorID="640" twDataPathType="twDataPathFromToDelay"><twSlack>4.824</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>5.176</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.952</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>4.294</twRouteDel><twTotDel>5.176</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="641"><twConstPath anchorID="642" twDataPathType="twDataPathFromToDelay"><twSlack>7.647</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>2.353</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;65&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>1.454</twRouteDel><twTotDel>2.353</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X114Y176.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="643"><twConstPath anchorID="644" twDataPathType="twDataPathFromToDelay"><twSlack>4.781</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>5.219</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.211</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.706</twRouteDel><twTotDel>5.219</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="645"><twConstPath anchorID="646" twDataPathType="twDataPathFromToDelay"><twSlack>4.959</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>5.041</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.952</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.447</twRouteDel><twTotDel>5.041</twTotDel><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="647"><twConstPath anchorID="648" twDataPathType="twDataPathFromToDelay"><twSlack>7.782</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>2.218</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;65&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.607</twRouteDel><twTotDel>2.218</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X114Y176.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="649"><twSlack>1.299</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;65&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.801</twRouteDel><twTotDel>1.299</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="650"><twSlack>3.079</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>2.583</twRouteDel><twTotDel>3.079</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="651"><twSlack>3.208</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.010</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_65_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>2.147</twRouteDel><twTotDel>3.208</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X114Y176.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="652"><twSlack>1.291</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;65&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.271</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.935</twRouteDel><twTotDel>1.291</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="653"><twSlack>3.071</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.271</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.717</twRouteDel><twTotDel>3.071</twTotDel><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="654"><twSlack>3.200</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.010</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.271</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_64_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.281</twRouteDel><twTotDel>3.200</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="655" twConstType="PATHDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.053</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X115Y174.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="656"><twConstPath anchorID="657" twDataPathType="twDataPathFromToDelay"><twSlack>3.947</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>6.053</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.678</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y174.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>4.202</twRouteDel><twTotDel>6.053</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="658"><twConstPath anchorID="659" twDataPathType="twDataPathFromToDelay"><twSlack>4.855</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>5.145</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y174.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.213</twRouteDel><twTotDel>5.145</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="660"><twConstPath anchorID="661" twDataPathType="twDataPathFromToDelay"><twSlack>7.209</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>2.791</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y174.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>1.842</twRouteDel><twTotDel>2.791</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X115Y174.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="662"><twConstPath anchorID="663" twDataPathType="twDataPathFromToDelay"><twSlack>4.498</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>5.502</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.678</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.989</twRouteDel><twTotDel>5.502</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="664"><twConstPath anchorID="665" twDataPathType="twDataPathFromToDelay"><twSlack>5.406</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>4.594</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.000</twRouteDel><twTotDel>4.594</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="666"><twConstPath anchorID="667" twDataPathType="twDataPathFromToDelay"><twSlack>7.760</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>2.240</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.629</twRouteDel><twTotDel>2.240</twTotDel><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X115Y174.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="668"><twSlack>1.605</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y174.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.059</twRouteDel><twTotDel>1.605</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="669"><twSlack>3.094</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y174.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.094</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="670"><twSlack>3.708</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.317</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_67_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y174.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.599</twRouteDel><twTotDel>3.708</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X115Y174.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="671"><twSlack>1.257</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.901</twRouteDel><twTotDel>1.257</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="672"><twSlack>2.746</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.392</twRouteDel><twTotDel>2.746</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="673"><twSlack>3.360</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.317</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_66_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.441</twRouteDel><twTotDel>3.360</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="674" twConstType="PATHDELAY" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.152</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X117Y176.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="675"><twConstPath anchorID="676" twDataPathType="twDataPathFromToDelay"><twSlack>3.848</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>6.152</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.249</twRouteDel><twTotDel>6.152</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="677"><twConstPath anchorID="678" twDataPathType="twDataPathFromToDelay"><twSlack>4.050</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>5.950</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.096</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.966</twRouteDel><twTotDel>5.950</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="679"><twConstPath anchorID="680" twDataPathType="twDataPathFromToDelay"><twSlack>7.254</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>2.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.762</twRouteDel><twTotDel>2.746</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X117Y176.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="681"><twConstPath anchorID="682" twDataPathType="twDataPathFromToDelay"><twSlack>4.327</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>5.673</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.104</twRouteDel><twTotDel>5.673</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="683"><twConstPath anchorID="684" twDataPathType="twDataPathFromToDelay"><twSlack>4.529</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>5.471</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.096</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.821</twRouteDel><twTotDel>5.471</twTotDel><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="685"><twConstPath anchorID="686" twDataPathType="twDataPathFromToDelay"><twSlack>7.733</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>2.267</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.617</twRouteDel><twTotDel>2.267</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X117Y176.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="687"><twSlack>1.534</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.978</twRouteDel><twTotDel>1.534</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="688"><twSlack>3.610</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.561</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.054</twRouteDel><twTotDel>3.610</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="689"><twSlack>3.805</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.191</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_69_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.684</twRouteDel><twTotDel>3.805</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X117Y176.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="690"><twSlack>1.204</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.365</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.850</twRouteDel><twTotDel>1.204</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="691"><twSlack>3.280</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.561</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.365</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.926</twRouteDel><twTotDel>3.280</twTotDel><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="692"><twSlack>3.475</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y178.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.191</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_C_25</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.365</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_68_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.556</twRouteDel><twTotDel>3.475</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="693" twConstType="PATHDELAY" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.837</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X117Y178.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="694"><twConstPath anchorID="695" twDataPathType="twDataPathFromToDelay"><twSlack>4.163</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>5.837</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.176</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.905</twRouteDel><twTotDel>5.837</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="696"><twConstPath anchorID="697" twDataPathType="twDataPathFromToDelay"><twSlack>4.226</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>5.774</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.194</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>3.923</twRouteDel><twTotDel>5.774</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="698"><twConstPath anchorID="699" twDataPathType="twDataPathFromToDelay"><twSlack>7.498</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>2.502</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.570</twRouteDel><twTotDel>2.502</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X117Y178.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="700"><twConstPath anchorID="701" twDataPathType="twDataPathFromToDelay"><twSlack>4.691</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>5.309</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.176</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>4.714</twRouteDel><twTotDel>5.309</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="702"><twConstPath anchorID="703" twDataPathType="twDataPathFromToDelay"><twSlack>4.754</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>5.246</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.194</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twComp></twPathDel><twLogDel>1.514</twLogDel><twRouteDel>3.732</twRouteDel><twTotDel>5.246</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="704"><twConstPath anchorID="705" twDataPathType="twDataPathFromToDelay"><twSlack>8.026</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>1.974</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.379</twRouteDel><twTotDel>1.974</twTotDel><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X117Y178.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="706"><twSlack>1.432</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.888</twRouteDel><twTotDel>1.432</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="707"><twSlack>3.593</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.041</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>3.593</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="708"><twSlack>3.614</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.627</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_71_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.070</twRouteDel><twTotDel>3.614</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X117Y178.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="709"><twSlack>1.107</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.753</twRouteDel><twTotDel>1.107</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="710"><twSlack>3.268</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.041</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.349</twRouteDel><twTotDel>3.268</twTotDel><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="711"><twSlack>3.289</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.627</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_C_24</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_70_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.935</twRouteDel><twTotDel>3.289</twTotDel><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="712" twConstType="PATHDELAY" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.122</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X125Y181.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="713"><twConstPath anchorID="714" twDataPathType="twDataPathFromToDelay"><twSlack>2.878</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>7.122</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.708</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>6.138</twRouteDel><twTotDel>7.122</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="715"><twConstPath anchorID="716" twDataPathType="twDataPathFromToDelay"><twSlack>4.035</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>5.965</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.632</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.062</twRouteDel><twTotDel>5.965</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="717"><twConstPath anchorID="718" twDataPathType="twDataPathFromToDelay"><twSlack>6.807</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>3.193</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.209</twRouteDel><twTotDel>3.193</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X125Y181.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="719"><twConstPath anchorID="720" twDataPathType="twDataPathFromToDelay"><twSlack>3.214</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>6.786</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.708</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>6.136</twRouteDel><twTotDel>6.786</twTotDel><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="721"><twConstPath anchorID="722" twDataPathType="twDataPathFromToDelay"><twSlack>4.371</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>5.629</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.632</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.060</twRouteDel><twTotDel>5.629</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="723"><twConstPath anchorID="724" twDataPathType="twDataPathFromToDelay"><twSlack>7.143</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>2.857</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>2.857</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X125Y181.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="725"><twSlack>1.788</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.232</twRouteDel><twTotDel>1.788</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="726"><twSlack>3.641</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.520</twRouteDel><twTotDel>3.641</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="727"><twSlack>4.385</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.974</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_73_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.829</twRouteDel><twTotDel>4.385</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X125Y181.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="728"><twSlack>1.582</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.851</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.228</twRouteDel><twTotDel>1.582</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="729"><twSlack>3.435</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.851</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.516</twRouteDel><twTotDel>3.435</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="730"><twSlack>4.179</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.974</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_P_3</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.851</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_72_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.825</twRouteDel><twTotDel>4.179</twTotDel><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="731" twConstType="PATHDELAY" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.909</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X122Y184.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="732"><twConstPath anchorID="733" twDataPathType="twDataPathFromToDelay"><twSlack>3.091</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>6.909</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.160</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y184.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>5.975</twRouteDel><twTotDel>6.909</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="734"><twConstPath anchorID="735" twDataPathType="twDataPathFromToDelay"><twSlack>4.903</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>5.097</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y184.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>3.244</twRouteDel><twTotDel>5.097</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="736"><twConstPath anchorID="737" twDataPathType="twDataPathFromToDelay"><twSlack>7.496</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>2.504</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y184.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>1.570</twRouteDel><twTotDel>2.504</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X122Y184.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="738"><twConstPath anchorID="739" twDataPathType="twDataPathFromToDelay"><twSlack>3.377</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>6.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.160</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.973</twRouteDel><twTotDel>6.623</twTotDel><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="740"><twConstPath anchorID="741" twDataPathType="twDataPathFromToDelay"><twSlack>5.189</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>4.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.242</twRouteDel><twTotDel>4.811</twTotDel><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="742"><twConstPath anchorID="743" twDataPathType="twDataPathFromToDelay"><twSlack>7.782</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>2.218</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.568</twRouteDel><twTotDel>2.218</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X122Y184.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="744"><twSlack>1.342</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y184.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.834</twRouteDel><twTotDel>1.342</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="745"><twSlack>3.081</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y184.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>2.008</twRouteDel><twTotDel>3.081</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="746"><twSlack>4.269</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_75_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y184.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>3.761</twRouteDel><twTotDel>4.269</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X122Y184.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="747"><twSlack>1.184</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.830</twRouteDel><twTotDel>1.184</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="748"><twSlack>2.923</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.004</twRouteDel><twTotDel>2.923</twTotDel><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="749"><twSlack>4.111</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y184.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_74_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.757</twRouteDel><twTotDel>4.111</twTotDel><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="750" twConstType="PATHDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.764</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X120Y183.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="751"><twConstPath anchorID="752" twDataPathType="twDataPathFromToDelay"><twSlack>3.236</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>6.764</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.058</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>5.845</twRouteDel><twTotDel>6.764</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="753"><twConstPath anchorID="754" twDataPathType="twDataPathFromToDelay"><twSlack>4.805</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>5.195</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.570</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>3.357</twRouteDel><twTotDel>5.195</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="755"><twConstPath anchorID="756" twDataPathType="twDataPathFromToDelay"><twSlack>7.448</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>2.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.552</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X120Y183.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="757"><twConstPath anchorID="758" twDataPathType="twDataPathFromToDelay"><twSlack>3.508</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>6.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.058</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.842</twRouteDel><twTotDel>6.492</twTotDel><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="759"><twConstPath anchorID="760" twDataPathType="twDataPathFromToDelay"><twSlack>5.077</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>4.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.570</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.354</twRouteDel><twTotDel>4.923</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="761"><twConstPath anchorID="762" twDataPathType="twDataPathFromToDelay"><twSlack>7.720</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>2.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>1.566</twRouteDel><twTotDel>2.280</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X120Y183.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="763"><twSlack>1.447</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>1.447</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="764"><twSlack>3.148</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>2.097</twRouteDel><twTotDel>3.148</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="765"><twSlack>4.163</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.206</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_77_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>3.677</twRouteDel><twTotDel>4.163</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X120Y183.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="766"><twSlack>1.310</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.466</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>0.916</twRouteDel><twTotDel>1.310</twTotDel><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="767"><twSlack>3.011</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.466</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>3.011</twTotDel><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="768"><twSlack>4.026</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.206</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.466</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_76_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.672</twRouteDel><twTotDel>4.026</twTotDel><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="769" twConstType="PATHDELAY" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.625</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X118Y182.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="770"><twConstPath anchorID="771" twDataPathType="twDataPathFromToDelay"><twSlack>3.375</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>6.625</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.033</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>5.743</twRouteDel><twTotDel>6.625</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="772"><twConstPath anchorID="773" twDataPathType="twDataPathFromToDelay"><twSlack>4.958</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>5.042</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>1.801</twLogDel><twRouteDel>3.241</twRouteDel><twTotDel>5.042</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="774"><twConstPath anchorID="775" twDataPathType="twDataPathFromToDelay"><twSlack>7.294</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>2.706</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.760</twRouteDel><twTotDel>2.706</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X118Y182.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="776"><twConstPath anchorID="777" twDataPathType="twDataPathFromToDelay"><twSlack>3.588</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>6.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.033</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.818</twRouteDel><twTotDel>6.412</twTotDel><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="778"><twConstPath anchorID="779" twDataPathType="twDataPathFromToDelay"><twSlack>5.171</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>4.829</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.316</twRouteDel><twTotDel>4.829</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="780"><twConstPath anchorID="781" twDataPathType="twDataPathFromToDelay"><twSlack>7.507</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>2.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>1.835</twRouteDel><twTotDel>2.493</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X118Y182.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="782"><twSlack>1.475</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>0.939</twRouteDel><twTotDel>1.475</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="783"><twSlack>2.988</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>1.927</twRouteDel><twTotDel>2.988</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="784"><twSlack>3.867</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_79_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>3.371</twRouteDel><twTotDel>3.867</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X118Y182.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="785"><twSlack>1.411</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.017</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="786"><twSlack>2.924</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.005</twRouteDel><twTotDel>2.924</twTotDel><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="787"><twSlack>3.803</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_78_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.449</twRouteDel><twTotDel>3.803</twTotDel><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="788" twConstType="PATHDELAY" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.736</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X115Y177.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="789"><twConstPath anchorID="790" twDataPathType="twDataPathFromToDelay"><twSlack>4.264</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>5.736</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.281</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.804</twRouteDel><twTotDel>5.736</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="791"><twConstPath anchorID="792" twDataPathType="twDataPathFromToDelay"><twSlack>4.563</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>5.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.063</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>3.586</twRouteDel><twTotDel>5.437</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="793"><twConstPath anchorID="794" twDataPathType="twDataPathFromToDelay"><twSlack>7.455</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>2.545</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>2.545</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X115Y177.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="795"><twConstPath anchorID="796" twDataPathType="twDataPathFromToDelay"><twSlack>4.813</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>5.187</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.281</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.593</twRouteDel><twTotDel>5.187</twTotDel><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="797"><twConstPath anchorID="798" twDataPathType="twDataPathFromToDelay"><twSlack>5.112</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>4.888</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.063</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.375</twRouteDel><twTotDel>4.888</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="799"><twConstPath anchorID="800" twDataPathType="twDataPathFromToDelay"><twSlack>8.004</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>1.996</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>1.338</twRouteDel><twTotDel>1.996</twTotDel><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X115Y177.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="801"><twSlack>1.440</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>0.584</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>1.440</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="802"><twSlack>3.301</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.911</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.192</twRouteDel><twTotDel>3.301</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="803"><twSlack>3.510</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.685</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_81_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.966</twRouteDel><twTotDel>3.510</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X115Y177.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="804"><twSlack>1.094</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>0.700</twRouteDel><twTotDel>1.094</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="805"><twSlack>2.955</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.911</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.036</twRouteDel><twTotDel>2.955</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="806"><twSlack>3.164</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y177.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.685</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y177.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_30_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_80_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.810</twRouteDel><twTotDel>3.164</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="807" twConstType="PATHDELAY" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.044</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X112Y172.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="808"><twConstPath anchorID="809" twDataPathType="twDataPathFromToDelay"><twSlack>3.956</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>6.044</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.920</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.258</twRouteDel><twTotDel>6.044</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="810"><twConstPath anchorID="811" twDataPathType="twDataPathFromToDelay"><twSlack>4.824</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>5.176</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.971</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.309</twRouteDel><twTotDel>5.176</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="812"><twConstPath anchorID="813" twDataPathType="twDataPathFromToDelay"><twSlack>7.432</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>2.568</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>1.637</twRouteDel><twTotDel>2.568</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X112Y172.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="814"><twConstPath anchorID="815" twDataPathType="twDataPathFromToDelay"><twSlack>4.098</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>5.902</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.920</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.389</twRouteDel><twTotDel>5.902</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="816"><twConstPath anchorID="817" twDataPathType="twDataPathFromToDelay"><twSlack>4.966</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>5.034</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.971</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.440</twRouteDel><twTotDel>5.034</twTotDel><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="818"><twConstPath anchorID="819" twDataPathType="twDataPathFromToDelay"><twSlack>7.574</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>2.426</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>1.768</twRouteDel><twTotDel>2.426</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X112Y172.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="820"><twSlack>1.404</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y172.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>0.890</twRouteDel><twTotDel>1.404</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="821"><twSlack>3.129</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y172.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>2.655</twRouteDel><twTotDel>3.129</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="822"><twSlack>3.683</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.469</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_83_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y172.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.644</twRouteDel><twTotDel>3.683</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X112Y172.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="823"><twSlack>1.395</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y182.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.001</twRouteDel><twTotDel>1.395</twTotDel><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="824"><twSlack>3.120</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.766</twRouteDel><twTotDel>3.120</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="825"><twSlack>3.674</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.469</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_82_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.755</twRouteDel><twTotDel>3.674</twTotDel><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="826" twConstType="PATHDELAY" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.502</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X106Y167.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="827"><twConstPath anchorID="828" twDataPathType="twDataPathFromToDelay"><twSlack>3.498</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>6.502</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>4.711</twRouteDel><twTotDel>6.502</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="829"><twConstPath anchorID="830" twDataPathType="twDataPathFromToDelay"><twSlack>5.807</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>4.193</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>3.321</twRouteDel><twTotDel>4.193</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="831"><twConstPath anchorID="832" twDataPathType="twDataPathFromToDelay"><twSlack>6.895</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>3.105</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>2.163</twRouteDel><twTotDel>3.105</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X106Y167.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="833"><twConstPath anchorID="834" twDataPathType="twDataPathFromToDelay"><twSlack>3.530</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>6.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.955</twRouteDel><twTotDel>6.470</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="835"><twConstPath anchorID="836" twDataPathType="twDataPathFromToDelay"><twSlack>5.839</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>4.161</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.565</twRouteDel><twTotDel>4.161</twTotDel><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="837"><twConstPath anchorID="838" twDataPathType="twDataPathFromToDelay"><twSlack>6.927</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>3.073</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twComp></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>2.407</twRouteDel><twTotDel>3.073</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X106Y167.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="839"><twSlack>1.804</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y167.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>0.534</twLogDel><twRouteDel>1.270</twRouteDel><twTotDel>1.804</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="840"><twSlack>2.554</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y167.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>2.066</twRouteDel><twTotDel>2.554</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="841"><twSlack>4.037</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.680</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_85_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y167.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.984</twRouteDel><twTotDel>4.037</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X106Y167.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="842"><twSlack>1.774</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twComp></twPathDel><twLogDel>0.386</twLogDel><twRouteDel>1.388</twRouteDel><twTotDel>1.774</twTotDel><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="843"><twSlack>2.524</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.184</twRouteDel><twTotDel>2.524</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="844"><twSlack>4.007</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.680</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_84_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.102</twRouteDel><twTotDel>4.007</twTotDel><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="845" twConstType="PATHDELAY" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.325</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X108Y162.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="846"><twConstPath anchorID="847" twDataPathType="twDataPathFromToDelay"><twSlack>3.675</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>6.325</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.387</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y162.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>1.776</twLogDel><twRouteDel>4.549</twRouteDel><twTotDel>6.325</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="848"><twConstPath anchorID="849" twDataPathType="twDataPathFromToDelay"><twSlack>4.532</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>5.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.449</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y162.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>4.611</twRouteDel><twTotDel>5.468</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="850"><twConstPath anchorID="851" twDataPathType="twDataPathFromToDelay"><twSlack>6.715</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>3.285</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y162.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>2.358</twRouteDel><twTotDel>3.285</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X108Y162.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="852"><twConstPath anchorID="853" twDataPathType="twDataPathFromToDelay"><twSlack>4.157</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>5.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.387</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.328</twRouteDel><twTotDel>5.843</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="854"><twConstPath anchorID="855" twDataPathType="twDataPathFromToDelay"><twSlack>5.014</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>4.986</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.449</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.390</twRouteDel><twTotDel>4.986</twTotDel><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="856"><twConstPath anchorID="857" twDataPathType="twDataPathFromToDelay"><twSlack>7.197</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>2.803</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twComp></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>2.137</twRouteDel><twTotDel>2.803</twTotDel><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X108Y162.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="858"><twSlack>1.887</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y162.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>0.512</twLogDel><twRouteDel>1.375</twRouteDel><twTotDel>1.887</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="859"><twSlack>3.250</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y162.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>3.250</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="860"><twSlack>3.836</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.137</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_87_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y162.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>1.031</twLogDel><twRouteDel>2.805</twRouteDel><twTotDel>3.836</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X108Y162.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="861"><twSlack>1.587</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.494</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twComp></twPathDel><twLogDel>0.386</twLogDel><twRouteDel>1.201</twRouteDel><twTotDel>1.587</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="862"><twSlack>2.950</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.494</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.610</twRouteDel><twTotDel>2.950</twTotDel><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="863"><twSlack>3.536</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.137</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y162.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.494</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_86_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.631</twRouteDel><twTotDel>3.536</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="864" twConstType="PATHDELAY" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.530</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X106Y165.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="865"><twConstPath anchorID="866" twDataPathType="twDataPathFromToDelay"><twSlack>3.470</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>6.530</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.404</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>4.739</twRouteDel><twTotDel>6.530</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="867"><twConstPath anchorID="868" twDataPathType="twDataPathFromToDelay"><twSlack>6.209</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>3.791</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>2.919</twRouteDel><twTotDel>3.791</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="869"><twConstPath anchorID="870" twDataPathType="twDataPathFromToDelay"><twSlack>6.930</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>3.070</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>2.128</twRouteDel><twTotDel>3.070</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X106Y165.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="871"><twConstPath anchorID="872" twDataPathType="twDataPathFromToDelay"><twSlack>3.604</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>6.396</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.404</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.881</twRouteDel><twTotDel>6.396</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="873"><twConstPath anchorID="874" twDataPathType="twDataPathFromToDelay"><twSlack>6.343</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>3.657</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.061</twRouteDel><twTotDel>3.657</twTotDel><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="875"><twConstPath anchorID="876" twDataPathType="twDataPathFromToDelay"><twSlack>7.064</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>2.936</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twComp></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>2.270</twRouteDel><twTotDel>2.936</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X106Y165.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="877"><twSlack>1.754</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y165.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>0.534</twLogDel><twRouteDel>1.220</twRouteDel><twTotDel>1.754</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="878"><twSlack>2.245</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y165.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.757</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="879"><twSlack>4.034</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_89_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y165.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.981</twRouteDel><twTotDel>4.034</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X106Y165.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="880"><twSlack>1.728</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twComp></twPathDel><twLogDel>0.386</twLogDel><twRouteDel>1.342</twRouteDel><twTotDel>1.728</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="881"><twSlack>2.219</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>2.219</twTotDel><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="882"><twSlack>4.008</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_88_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>4.008</twTotDel><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="883" twConstType="PATHDELAY" ><twConstHead uID="49"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.846</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X109Y163.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="884"><twConstPath anchorID="885" twDataPathType="twDataPathFromToDelay"><twSlack>3.154</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>6.846</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.441</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y163.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.943</twRouteDel><twTotDel>6.846</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="886"><twConstPath anchorID="887" twDataPathType="twDataPathFromToDelay"><twSlack>5.782</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>4.218</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.732</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y163.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>3.234</twRouteDel><twTotDel>4.218</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="888"><twConstPath anchorID="889" twDataPathType="twDataPathFromToDelay"><twSlack>6.265</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>3.735</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.179</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y163.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>2.681</twRouteDel><twTotDel>3.735</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X109Y163.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="890"><twConstPath anchorID="891" twDataPathType="twDataPathFromToDelay"><twSlack>3.544</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>6.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.441</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.887</twRouteDel><twTotDel>6.456</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="892"><twConstPath anchorID="893" twDataPathType="twDataPathFromToDelay"><twSlack>6.172</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>3.828</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.732</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.178</twRouteDel><twTotDel>3.828</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="894"><twConstPath anchorID="895" twDataPathType="twDataPathFromToDelay"><twSlack>6.655</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>3.345</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.179</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twComp></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>2.625</twRouteDel><twTotDel>3.345</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X109Y163.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="896"><twSlack>2.203</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y163.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>0.602</twLogDel><twRouteDel>1.601</twRouteDel><twTotDel>2.203</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="897"><twSlack>2.518</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y163.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.962</twRouteDel><twTotDel>2.518</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="898"><twSlack>4.229</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.825</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_91_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y163.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>3.108</twRouteDel><twTotDel>4.229</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X109Y163.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="899"><twSlack>1.928</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y182.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.528</twRouteDel><twTotDel>1.928</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="900"><twSlack>2.243</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.889</twRouteDel><twTotDel>2.243</twTotDel><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="901"><twSlack>3.954</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.825</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_90_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.035</twRouteDel><twTotDel>3.954</twTotDel><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="902" twConstType="PATHDELAY" ><twConstHead uID="50"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.683</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X108Y166.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="903"><twConstPath anchorID="904" twDataPathType="twDataPathFromToDelay"><twSlack>3.317</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>6.683</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.401</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y166.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.897</twRouteDel><twTotDel>6.683</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="905"><twConstPath anchorID="906" twDataPathType="twDataPathFromToDelay"><twSlack>5.863</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>4.137</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.774</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y166.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.137</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="907"><twConstPath anchorID="908" twDataPathType="twDataPathFromToDelay"><twSlack>7.301</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>2.699</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y166.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.776</twRouteDel><twTotDel>2.699</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X108Y166.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="909"><twConstPath anchorID="910" twDataPathType="twDataPathFromToDelay"><twSlack>3.619</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>6.381</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.401</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.868</twRouteDel><twTotDel>6.381</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="911"><twConstPath anchorID="912" twDataPathType="twDataPathFromToDelay"><twSlack>6.165</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>3.835</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.774</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.241</twRouteDel><twTotDel>3.835</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="913"><twConstPath anchorID="914" twDataPathType="twDataPathFromToDelay"><twSlack>7.603</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>2.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.747</twRouteDel><twTotDel>2.397</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X108Y166.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="915"><twSlack>1.514</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y166.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.004</twRouteDel><twTotDel>1.514</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="916"><twSlack>2.425</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y166.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.951</twRouteDel><twTotDel>2.425</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="917"><twSlack>4.078</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.770</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_93_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y166.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>3.039</twRouteDel><twTotDel>4.078</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X108Y166.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="918"><twSlack>1.383</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.383</twTotDel><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="919"><twSlack>2.294</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.940</twRouteDel><twTotDel>2.294</twTotDel><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="920"><twSlack>3.947</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y167.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.770</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_C_51</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_92_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.028</twRouteDel><twTotDel>3.947</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="921" twConstType="PATHDELAY" ><twConstHead uID="51"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.958</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X108Y169.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="922"><twConstPath anchorID="923" twDataPathType="twDataPathFromToDelay"><twSlack>4.042</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>5.958</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.837</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.172</twRouteDel><twTotDel>5.958</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="924"><twConstPath anchorID="925" twDataPathType="twDataPathFromToDelay"><twSlack>5.767</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>4.233</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>3.366</twRouteDel><twTotDel>4.233</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="926"><twConstPath anchorID="927" twDataPathType="twDataPathFromToDelay"><twSlack>7.241</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>2.759</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.836</twRouteDel><twTotDel>2.759</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X108Y169.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="928"><twConstPath anchorID="929" twDataPathType="twDataPathFromToDelay"><twSlack>4.176</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>5.824</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.837</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.311</twRouteDel><twTotDel>5.824</twTotDel><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="930"><twConstPath anchorID="931" twDataPathType="twDataPathFromToDelay"><twSlack>5.901</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>4.099</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.505</twRouteDel><twTotDel>4.099</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="932"><twConstPath anchorID="933" twDataPathType="twDataPathFromToDelay"><twSlack>7.375</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>2.625</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.975</twRouteDel><twTotDel>2.625</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X108Y169.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="934"><twSlack>1.530</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y169.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>1.530</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="935"><twSlack>2.516</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y169.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>2.516</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="936"><twSlack>3.630</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_95_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y169.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.591</twRouteDel><twTotDel>3.630</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X108Y169.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="937"><twSlack>1.529</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.139</twRouteDel><twTotDel>1.529</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="938"><twSlack>2.515</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.161</twRouteDel><twTotDel>2.515</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="939"><twSlack>3.629</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_94_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.710</twRouteDel><twTotDel>3.629</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="940" twConstType="PATHDELAY" ><twConstHead uID="52"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.102</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X104Y168.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="941"><twConstPath anchorID="942" twDataPathType="twDataPathFromToDelay"><twSlack>3.898</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>6.102</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.631</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.316</twRouteDel><twTotDel>6.102</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="943"><twConstPath anchorID="944" twDataPathType="twDataPathFromToDelay"><twSlack>4.957</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>5.043</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.491</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.176</twRouteDel><twTotDel>5.043</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="945"><twConstPath anchorID="946" twDataPathType="twDataPathFromToDelay"><twSlack>7.312</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>2.688</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.765</twRouteDel><twTotDel>2.688</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X104Y168.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="947"><twConstPath anchorID="948" twDataPathType="twDataPathFromToDelay"><twSlack>4.382</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>5.618</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.631</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.105</twRouteDel><twTotDel>5.618</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="949"><twConstPath anchorID="950" twDataPathType="twDataPathFromToDelay"><twSlack>5.441</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>4.559</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.491</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.965</twRouteDel><twTotDel>4.559</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="951"><twConstPath anchorID="952" twDataPathType="twDataPathFromToDelay"><twSlack>7.796</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>2.204</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.554</twRouteDel><twTotDel>2.204</twTotDel><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X104Y168.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="953"><twSlack>1.515</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y168.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.005</twRouteDel><twTotDel>1.515</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="954"><twSlack>3.024</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y168.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.024</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="955"><twSlack>3.698</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.277</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_97_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y168.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.659</twRouteDel><twTotDel>3.698</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X104Y168.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="956"><twSlack>1.239</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.849</twRouteDel><twTotDel>1.239</twTotDel><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="957"><twSlack>2.748</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.394</twRouteDel><twTotDel>2.748</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="958"><twSlack>3.422</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y171.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.277</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_96_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.503</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="959" twConstType="PATHDELAY" ><twConstHead uID="53"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.160</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X106Y170.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="960"><twConstPath anchorID="961" twDataPathType="twDataPathFromToDelay"><twSlack>3.840</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>6.160</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.838</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y170.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>1.801</twLogDel><twRouteDel>4.359</twRouteDel><twTotDel>6.160</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="962"><twConstPath anchorID="963" twDataPathType="twDataPathFromToDelay"><twSlack>5.276</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>4.724</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.321</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y170.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>3.842</twRouteDel><twTotDel>4.724</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="964"><twConstPath anchorID="965" twDataPathType="twDataPathFromToDelay"><twSlack>7.301</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>2.699</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y170.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>0.938</twLogDel><twRouteDel>1.761</twRouteDel><twTotDel>2.699</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X106Y170.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="966"><twConstPath anchorID="967" twDataPathType="twDataPathFromToDelay"><twSlack>4.338</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>5.662</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.838</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.149</twRouteDel><twTotDel>5.662</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="968"><twConstPath anchorID="969" twDataPathType="twDataPathFromToDelay"><twSlack>5.774</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>4.226</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.321</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.632</twRouteDel><twTotDel>4.226</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="970"><twConstPath anchorID="971" twDataPathType="twDataPathFromToDelay"><twSlack>7.799</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>2.201</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.551</twRouteDel><twTotDel>2.201</twTotDel><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X106Y170.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="972"><twSlack>1.530</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y170.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.998</twRouteDel><twTotDel>1.530</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="973"><twSlack>2.837</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.062</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y170.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>2.837</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="974"><twSlack>3.773</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_99_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y170.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>2.712</twRouteDel><twTotDel>3.773</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X106Y170.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="975"><twSlack>1.233</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X104Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.843</twRouteDel><twTotDel>1.233</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="976"><twSlack>2.540</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.062</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.186</twRouteDel><twTotDel>2.540</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="977"><twSlack>3.476</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y170.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y170.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_P_48</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_98_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.557</twRouteDel><twTotDel>3.476</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="978" twConstType="PATHDELAY" ><twConstHead uID="54"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.836</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X104Y172.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="979"><twConstPath anchorID="980" twDataPathType="twDataPathFromToDelay"><twSlack>4.164</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>5.836</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y172.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>5.836</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="981"><twConstPath anchorID="982" twDataPathType="twDataPathFromToDelay"><twSlack>5.090</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>4.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.514</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y172.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.991</twRouteDel><twTotDel>4.910</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="983"><twConstPath anchorID="984" twDataPathType="twDataPathFromToDelay"><twSlack>7.686</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>2.314</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y172.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>1.378</twRouteDel><twTotDel>2.314</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X104Y172.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="985"><twConstPath anchorID="986" twDataPathType="twDataPathFromToDelay"><twSlack>4.226</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>5.774</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.205</twRouteDel><twTotDel>5.774</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="987"><twConstPath anchorID="988" twDataPathType="twDataPathFromToDelay"><twSlack>5.152</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>4.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.514</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.198</twRouteDel><twTotDel>4.848</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="989"><twConstPath anchorID="990" twDataPathType="twDataPathFromToDelay"><twSlack>7.748</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>2.252</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.585</twRouteDel><twTotDel>2.252</twTotDel><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X104Y172.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="991"><twSlack>1.306</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y172.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.818</twRouteDel><twTotDel>1.306</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="992"><twSlack>2.965</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y172.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>2.479</twRouteDel><twTotDel>2.965</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="993"><twSlack>3.565</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_101_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y172.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>2.514</twRouteDel><twTotDel>3.565</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X104Y172.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="994"><twSlack>1.235</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.879</twRouteDel><twTotDel>1.235</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="995"><twSlack>2.894</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.540</twRouteDel><twTotDel>2.894</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="996"><twSlack>3.494</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_P_47</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y172.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_100_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.575</twRouteDel><twTotDel>3.494</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="997" twConstType="PATHDELAY" ><twConstHead uID="55"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.274</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X105Y177.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="998"><twConstPath anchorID="999" twDataPathType="twDataPathFromToDelay"><twSlack>4.726</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>5.274</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.012</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.342</twRouteDel><twTotDel>5.274</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1000"><twConstPath anchorID="1001" twDataPathType="twDataPathFromToDelay"><twSlack>4.817</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>5.183</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.002</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>5.183</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1002"><twConstPath anchorID="1003" twDataPathType="twDataPathFromToDelay"><twSlack>8.042</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>1.958</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>1.009</twRouteDel><twTotDel>1.958</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X105Y177.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1004"><twConstPath anchorID="1005" twDataPathType="twDataPathFromToDelay"><twSlack>4.920</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>5.080</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.012</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.486</twRouteDel><twTotDel>5.080</twTotDel><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1006"><twConstPath anchorID="1007" twDataPathType="twDataPathFromToDelay"><twSlack>5.011</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>4.989</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.002</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.476</twRouteDel><twTotDel>4.989</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1008"><twConstPath anchorID="1009" twDataPathType="twDataPathFromToDelay"><twSlack>8.236</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>1.764</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>1.764</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X105Y177.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1010"><twSlack>1.120</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.574</twRouteDel><twTotDel>1.120</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1011"><twSlack>3.144</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.035</twRouteDel><twTotDel>3.144</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1012"><twSlack>3.201</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_103_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.657</twRouteDel><twTotDel>3.201</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X105Y177.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1013"><twSlack>1.054</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.698</twRouteDel><twTotDel>1.054</twTotDel><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1014"><twSlack>3.078</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.159</twRouteDel><twTotDel>3.078</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1015"><twSlack>3.135</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_C_46</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_102_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.781</twRouteDel><twTotDel>3.135</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1016" twConstType="PATHDELAY" ><twConstHead uID="56"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.928</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X106Y179.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1017"><twConstPath anchorID="1018" twDataPathType="twDataPathFromToDelay"><twSlack>4.072</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>5.928</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.303</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>5.056</twRouteDel><twTotDel>5.928</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1019"><twConstPath anchorID="1020" twDataPathType="twDataPathFromToDelay"><twSlack>4.898</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>5.102</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>3.311</twRouteDel><twTotDel>5.102</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1021"><twConstPath anchorID="1022" twDataPathType="twDataPathFromToDelay"><twSlack>7.962</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>2.038</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>1.149</twRouteDel><twTotDel>2.038</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X106Y179.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1023"><twConstPath anchorID="1024" twDataPathType="twDataPathFromToDelay"><twSlack>4.627</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>5.373</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.303</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.777</twRouteDel><twTotDel>5.373</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1025"><twConstPath anchorID="1026" twDataPathType="twDataPathFromToDelay"><twSlack>5.453</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>4.547</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.032</twRouteDel><twTotDel>4.547</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1027"><twConstPath anchorID="1028" twDataPathType="twDataPathFromToDelay"><twSlack>8.517</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>1.483</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>0.870</twRouteDel><twTotDel>1.483</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X106Y179.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1029"><twSlack>1.071</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>0.581</twRouteDel><twTotDel>1.071</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1030"><twSlack>3.027</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.974</twRouteDel><twTotDel>3.027</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1031"><twSlack>3.524</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_105_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>3.036</twRouteDel><twTotDel>3.524</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X106Y179.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1032"><twSlack>0.839</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.497</twRouteDel><twTotDel>0.839</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1033"><twSlack>2.795</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.890</twRouteDel><twTotDel>2.795</twTotDel><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1034"><twSlack>3.292</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_104_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.952</twRouteDel><twTotDel>3.292</twTotDel><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1035" twConstType="PATHDELAY" ><twConstHead uID="57"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.377</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X108Y182.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1036"><twConstPath anchorID="1037" twDataPathType="twDataPathFromToDelay"><twSlack>3.623</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>6.377</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.923</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>5.510</twRouteDel><twTotDel>6.377</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1038"><twConstPath anchorID="1039" twDataPathType="twDataPathFromToDelay"><twSlack>5.219</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>4.781</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.408</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>2.995</twRouteDel><twTotDel>4.781</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1040"><twConstPath anchorID="1041" twDataPathType="twDataPathFromToDelay"><twSlack>7.598</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>2.402</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>1.518</twRouteDel><twTotDel>2.402</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X108Y182.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1042"><twConstPath anchorID="1043" twDataPathType="twDataPathFromToDelay"><twSlack>4.009</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>5.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.923</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.397</twRouteDel><twTotDel>5.991</twTotDel><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1044"><twConstPath anchorID="1045" twDataPathType="twDataPathFromToDelay"><twSlack>5.605</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>4.395</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.408</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>2.882</twRouteDel><twTotDel>4.395</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1046"><twConstPath anchorID="1047" twDataPathType="twDataPathFromToDelay"><twSlack>7.984</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>2.016</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.405</twRouteDel><twTotDel>2.016</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X108Y182.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1048"><twSlack>1.217</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.217</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1049"><twSlack>2.787</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.748</twRouteDel><twTotDel>2.787</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1050"><twSlack>3.742</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.054</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_107_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>3.268</twRouteDel><twTotDel>3.742</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X108Y182.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1051"><twSlack>1.174</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.818</twRouteDel><twTotDel>1.174</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1052"><twSlack>2.744</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.825</twRouteDel><twTotDel>2.744</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1053"><twSlack>3.699</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.054</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_106_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.345</twRouteDel><twTotDel>3.699</twTotDel><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1054" twConstType="PATHDELAY" ><twConstHead uID="58"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.034</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X110Y183.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1055"><twConstPath anchorID="1056" twDataPathType="twDataPathFromToDelay"><twSlack>3.966</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>6.034</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.848</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>5.162</twRouteDel><twTotDel>6.034</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1057"><twConstPath anchorID="1058" twDataPathType="twDataPathFromToDelay"><twSlack>5.509</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>4.491</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>2.700</twRouteDel><twTotDel>4.491</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1059"><twConstPath anchorID="1060" twDataPathType="twDataPathFromToDelay"><twSlack>7.774</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>2.226</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.354</twRouteDel><twTotDel>2.226</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X110Y183.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1061"><twConstPath anchorID="1062" twDataPathType="twDataPathFromToDelay"><twSlack>4.088</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>5.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.848</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>5.316</twRouteDel><twTotDel>5.912</twTotDel><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1063"><twConstPath anchorID="1064" twDataPathType="twDataPathFromToDelay"><twSlack>5.631</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>4.369</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>2.854</twRouteDel><twTotDel>4.369</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1065"><twConstPath anchorID="1066" twDataPathType="twDataPathFromToDelay"><twSlack>7.896</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>2.104</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.508</twRouteDel><twTotDel>2.104</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X110Y183.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1067"><twSlack>1.223</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.735</twRouteDel><twTotDel>1.223</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1068"><twSlack>2.678</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.625</twRouteDel><twTotDel>2.678</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1069"><twSlack>3.630</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.018</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_109_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>3.142</twRouteDel><twTotDel>3.630</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X110Y183.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1070"><twSlack>1.210</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.870</twRouteDel><twTotDel>1.210</twTotDel><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1071"><twSlack>2.665</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.760</twRouteDel><twTotDel>2.665</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1072"><twSlack>3.617</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.018</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_C_43</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_108_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>3.617</twTotDel><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1073" twConstType="PATHDELAY" ><twConstHead uID="59"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.929</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X110Y181.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1074"><twConstPath anchorID="1075" twDataPathType="twDataPathFromToDelay"><twSlack>4.071</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>5.929</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.500</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>4.995</twRouteDel><twTotDel>5.929</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1076"><twConstPath anchorID="1077" twDataPathType="twDataPathFromToDelay"><twSlack>5.267</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>4.733</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>4.733</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1078"><twConstPath anchorID="1079" twDataPathType="twDataPathFromToDelay"><twSlack>7.871</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>2.129</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>1.195</twRouteDel><twTotDel>2.129</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X110Y181.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1080"><twConstPath anchorID="1081" twDataPathType="twDataPathFromToDelay"><twSlack>4.540</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>5.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.500</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.810</twRouteDel><twTotDel>5.460</twTotDel><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1082"><twConstPath anchorID="1083" twDataPathType="twDataPathFromToDelay"><twSlack>5.736</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>4.264</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.695</twRouteDel><twTotDel>4.264</twTotDel><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1084"><twConstPath anchorID="1085" twDataPathType="twDataPathFromToDelay"><twSlack>8.340</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>1.660</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.010</twRouteDel><twTotDel>1.660</twTotDel><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X110Y181.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1086"><twSlack>1.161</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>1.161</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1087"><twSlack>2.866</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>1.793</twRouteDel><twTotDel>2.866</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1088"><twSlack>3.556</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.775</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_111_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>3.048</twRouteDel><twTotDel>3.556</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X110Y181.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1089"><twSlack>0.857</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>0.857</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1090"><twSlack>2.562</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.643</twRouteDel><twTotDel>2.562</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1091"><twSlack>3.252</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.775</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_C_44</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_110_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.898</twRouteDel><twTotDel>3.252</twTotDel><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1092" twConstType="PATHDELAY" ><twConstHead uID="60"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.745</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X110Y178.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1093"><twConstPath anchorID="1094" twDataPathType="twDataPathFromToDelay"><twSlack>4.255</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>5.745</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.330</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>4.811</twRouteDel><twTotDel>5.745</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1095"><twConstPath anchorID="1096" twDataPathType="twDataPathFromToDelay"><twSlack>4.854</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>5.146</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>3.293</twRouteDel><twTotDel>5.146</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1097"><twConstPath anchorID="1098" twDataPathType="twDataPathFromToDelay"><twSlack>7.924</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>2.076</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>1.142</twRouteDel><twTotDel>2.076</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X110Y178.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1099"><twConstPath anchorID="1100" twDataPathType="twDataPathFromToDelay"><twSlack>4.339</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>5.661</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.330</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.011</twRouteDel><twTotDel>5.661</twTotDel><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1101"><twConstPath anchorID="1102" twDataPathType="twDataPathFromToDelay"><twSlack>4.938</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>5.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.493</twRouteDel><twTotDel>5.062</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1103"><twConstPath anchorID="1104" twDataPathType="twDataPathFromToDelay"><twSlack>8.008</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>1.992</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.342</twRouteDel><twTotDel>1.992</twTotDel><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X110Y178.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1105"><twSlack>1.166</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.658</twRouteDel><twTotDel>1.166</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1106"><twSlack>3.137</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>2.064</twRouteDel><twTotDel>3.137</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1107"><twSlack>3.520</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.712</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_113_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>3.012</twRouteDel><twTotDel>3.520</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X110Y178.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1108"><twSlack>1.066</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.712</twRouteDel><twTotDel>1.066</twTotDel><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1109"><twSlack>3.037</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.037</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1110"><twSlack>3.420</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.712</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_112_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.066</twRouteDel><twTotDel>3.420</twTotDel><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1111" twConstType="PATHDELAY" ><twConstHead uID="61"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.784</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X104Y173.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1112"><twConstPath anchorID="1113" twDataPathType="twDataPathFromToDelay"><twSlack>4.216</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>5.784</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.410</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>5.784</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1114"><twConstPath anchorID="1115" twDataPathType="twDataPathFromToDelay"><twSlack>4.851</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>5.149</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.694</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.282</twRouteDel><twTotDel>5.149</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1116"><twConstPath anchorID="1117" twDataPathType="twDataPathFromToDelay"><twSlack>7.508</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>2.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.625</twRouteDel><twTotDel>2.492</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X104Y173.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1118"><twConstPath anchorID="1119" twDataPathType="twDataPathFromToDelay"><twSlack>4.603</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>5.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.410</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.884</twRouteDel><twTotDel>5.397</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1120"><twConstPath anchorID="1121" twDataPathType="twDataPathFromToDelay"><twSlack>5.238</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>4.762</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.694</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.168</twRouteDel><twTotDel>4.762</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1122"><twConstPath anchorID="1123" twDataPathType="twDataPathFromToDelay"><twSlack>7.895</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>2.105</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.511</twRouteDel><twTotDel>2.105</twTotDel><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X104Y173.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1124"><twSlack>1.286</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.812</twRouteDel><twTotDel>1.286</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1125"><twSlack>2.984</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>2.510</twRouteDel><twTotDel>2.984</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1126"><twSlack>3.386</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.132</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_115_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>3.386</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X104Y173.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1127"><twSlack>1.242</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.888</twRouteDel><twTotDel>1.242</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1128"><twSlack>2.940</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.586</twRouteDel><twTotDel>2.940</twTotDel><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1129"><twSlack>3.342</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.132</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_114_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>3.342</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1130" twConstType="PATHDELAY" ><twConstHead uID="62"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.056</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X109Y170.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1131"><twConstPath anchorID="1132" twDataPathType="twDataPathFromToDelay"><twSlack>3.944</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>6.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.838</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.153</twRouteDel><twTotDel>6.056</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1133"><twConstPath anchorID="1134" twDataPathType="twDataPathFromToDelay"><twSlack>5.498</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>4.502</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>3.518</twRouteDel><twTotDel>4.502</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1135"><twConstPath anchorID="1136" twDataPathType="twDataPathFromToDelay"><twSlack>7.438</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>2.562</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>1.514</twRouteDel><twTotDel>2.562</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X109Y170.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1137"><twConstPath anchorID="1138" twDataPathType="twDataPathFromToDelay"><twSlack>4.283</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>5.717</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.838</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.148</twRouteDel><twTotDel>5.717</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1139"><twConstPath anchorID="1140" twDataPathType="twDataPathFromToDelay"><twSlack>5.837</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>4.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.513</twRouteDel><twTotDel>4.163</twTotDel><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1141"><twConstPath anchorID="1142" twDataPathType="twDataPathFromToDelay"><twSlack>7.777</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>2.223</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>1.509</twRouteDel><twTotDel>2.223</twTotDel><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X109Y170.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1143"><twSlack>1.389</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y170.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.793</twRouteDel><twTotDel>1.389</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1144"><twSlack>2.710</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y170.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.154</twRouteDel><twTotDel>2.710</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1145"><twSlack>3.738</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.445</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_117_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y170.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.617</twRouteDel><twTotDel>3.738</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X109Y170.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1146"><twSlack>1.180</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>0.786</twRouteDel><twTotDel>1.180</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1147"><twSlack>2.501</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.147</twRouteDel><twTotDel>2.501</twTotDel><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1148"><twSlack>3.529</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.445</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_116_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.610</twRouteDel><twTotDel>3.529</twTotDel><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1149" twConstType="PATHDELAY" ><twConstHead uID="63"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.186</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X111Y168.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1150"><twConstPath anchorID="1151" twDataPathType="twDataPathFromToDelay"><twSlack>3.814</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>6.186</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.010</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y168.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>4.345</twRouteDel><twTotDel>6.186</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1152"><twConstPath anchorID="1153" twDataPathType="twDataPathFromToDelay"><twSlack>5.614</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>4.386</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y168.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>3.464</twRouteDel><twTotDel>4.386</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1154"><twConstPath anchorID="1155" twDataPathType="twDataPathFromToDelay"><twSlack>7.560</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>2.440</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y168.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>1.454</twRouteDel><twTotDel>2.440</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X111Y168.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1156"><twConstPath anchorID="1157" twDataPathType="twDataPathFromToDelay"><twSlack>3.998</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>6.002</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.010</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.487</twRouteDel><twTotDel>6.002</twTotDel><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1158"><twConstPath anchorID="1159" twDataPathType="twDataPathFromToDelay"><twSlack>5.798</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>4.202</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.606</twRouteDel><twTotDel>4.202</twTotDel><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1160"><twConstPath anchorID="1161" twDataPathType="twDataPathFromToDelay"><twSlack>7.744</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>2.256</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>1.596</twRouteDel><twTotDel>2.256</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X111Y168.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1162"><twSlack>1.372</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y168.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>0.796</twRouteDel><twTotDel>1.372</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1163"><twSlack>2.650</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y168.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.114</twRouteDel><twTotDel>2.650</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1164"><twSlack>3.778</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.505</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_119_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y168.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>2.677</twRouteDel><twTotDel>3.778</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X111Y168.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1165"><twSlack>1.298</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.918</twRouteDel><twTotDel>1.298</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1166"><twSlack>2.576</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.236</twRouteDel><twTotDel>2.576</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1167"><twSlack>3.704</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y168.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.505</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_C_93</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y168.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_118_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.799</twRouteDel><twTotDel>3.704</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1168" twConstType="PATHDELAY" ><twConstHead uID="64"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.258</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X110Y167.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1169"><twConstPath anchorID="1170" twDataPathType="twDataPathFromToDelay"><twSlack>3.742</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>6.258</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.943</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>4.467</twRouteDel><twTotDel>6.258</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1171"><twConstPath anchorID="1172" twDataPathType="twDataPathFromToDelay"><twSlack>5.842</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>4.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>3.286</twRouteDel><twTotDel>4.158</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1173"><twConstPath anchorID="1174" twDataPathType="twDataPathFromToDelay"><twSlack>7.269</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>2.731</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.731</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X110Y167.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1175"><twConstPath anchorID="1176" twDataPathType="twDataPathFromToDelay"><twSlack>4.005</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>5.995</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.943</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.480</twRouteDel><twTotDel>5.995</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1177"><twConstPath anchorID="1178" twDataPathType="twDataPathFromToDelay"><twSlack>6.105</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>3.895</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.299</twRouteDel><twTotDel>3.895</twTotDel><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1179"><twConstPath anchorID="1180" twDataPathType="twDataPathFromToDelay"><twSlack>7.532</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>2.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>1.808</twRouteDel><twTotDel>2.468</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X110Y167.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1181"><twSlack>1.505</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y167.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>1.505</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1182"><twSlack>2.363</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y167.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.875</twRouteDel><twTotDel>2.363</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1183"><twSlack>3.783</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y167.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.730</twRouteDel><twTotDel>3.783</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X110Y167.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1184"><twSlack>1.424</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.424</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1185"><twSlack>2.282</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.942</twRouteDel><twTotDel>2.282</twTotDel><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1186"><twSlack>3.702</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y167.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_120_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.797</twRouteDel><twTotDel>3.702</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1187" twConstType="PATHDELAY" ><twConstHead uID="65"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.509</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X107Y164.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1188"><twConstPath anchorID="1189" twDataPathType="twDataPathFromToDelay"><twSlack>3.491</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>6.509</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.333</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y164.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>4.668</twRouteDel><twTotDel>6.509</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1190"><twConstPath anchorID="1191" twDataPathType="twDataPathFromToDelay"><twSlack>6.177</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>3.823</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.566</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y164.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.901</twRouteDel><twTotDel>3.823</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1192"><twConstPath anchorID="1193" twDataPathType="twDataPathFromToDelay"><twSlack>7.350</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>2.650</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y164.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>1.664</twRouteDel><twTotDel>2.650</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X107Y164.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1194"><twConstPath anchorID="1195" twDataPathType="twDataPathFromToDelay"><twSlack>3.683</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>6.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.333</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.802</twRouteDel><twTotDel>6.317</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1196"><twConstPath anchorID="1197" twDataPathType="twDataPathFromToDelay"><twSlack>6.369</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>3.631</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.566</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.035</twRouteDel><twTotDel>3.631</twTotDel><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1198"><twConstPath anchorID="1199" twDataPathType="twDataPathFromToDelay"><twSlack>7.542</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>2.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>1.798</twRouteDel><twTotDel>2.458</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X107Y164.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1200"><twSlack>1.509</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y164.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>1.509</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1201"><twSlack>2.287</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y164.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.751</twRouteDel><twTotDel>2.287</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1202"><twSlack>3.999</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.726</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_123_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y164.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>2.898</twRouteDel><twTotDel>3.999</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X107Y164.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1203"><twSlack>1.427</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y178.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.047</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1204"><twSlack>2.205</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.865</twRouteDel><twTotDel>2.205</twTotDel><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1205"><twSlack>3.917</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y164.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.726</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_P_36</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_122_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.012</twRouteDel><twTotDel>3.917</twTotDel><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1206" twConstType="PATHDELAY" ><twConstHead uID="66"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.284</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X104Y166.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1207"><twConstPath anchorID="1208" twDataPathType="twDataPathFromToDelay"><twSlack>3.716</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>6.284</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.928</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y166.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>4.446</twRouteDel><twTotDel>6.284</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1209"><twConstPath anchorID="1210" twDataPathType="twDataPathFromToDelay"><twSlack>5.486</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>4.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.077</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y166.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.595</twRouteDel><twTotDel>4.514</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1211"><twConstPath anchorID="1212" twDataPathType="twDataPathFromToDelay"><twSlack>7.403</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>2.597</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y166.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>1.608</twRouteDel><twTotDel>2.597</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X104Y166.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1213"><twConstPath anchorID="1214" twDataPathType="twDataPathFromToDelay"><twSlack>4.030</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>5.970</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.928</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.401</twRouteDel><twTotDel>5.970</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1215"><twConstPath anchorID="1216" twDataPathType="twDataPathFromToDelay"><twSlack>5.800</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>4.200</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.077</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.550</twRouteDel><twTotDel>4.200</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1217"><twConstPath anchorID="1218" twDataPathType="twDataPathFromToDelay"><twSlack>7.717</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>2.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twComp></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>1.563</twRouteDel><twTotDel>2.283</twTotDel><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X104Y166.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1219"><twSlack>1.456</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y166.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.924</twRouteDel><twTotDel>1.456</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1220"><twSlack>2.659</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y166.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>2.173</twRouteDel><twTotDel>2.659</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1221"><twSlack>3.823</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.473</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_125_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y166.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>2.772</twRouteDel><twTotDel>3.823</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X104Y166.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1222"><twSlack>1.262</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>0.862</twRouteDel><twTotDel>1.262</twTotDel><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1223"><twSlack>2.465</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.111</twRouteDel><twTotDel>2.465</twTotDel><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1224"><twSlack>3.629</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y168.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.473</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_124_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.710</twRouteDel><twTotDel>3.629</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1225" twConstType="PATHDELAY" ><twConstHead uID="67"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.452</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X104Y165.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1226"><twConstPath anchorID="1227" twDataPathType="twDataPathFromToDelay"><twSlack>3.548</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>6.452</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.331</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.666</twRouteDel><twTotDel>6.452</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1228"><twConstPath anchorID="1229" twDataPathType="twDataPathFromToDelay"><twSlack>6.137</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>3.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>3.863</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1230"><twConstPath anchorID="1231" twDataPathType="twDataPathFromToDelay"><twSlack>7.185</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>2.815</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>1.878</twRouteDel><twTotDel>2.815</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X104Y165.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1232"><twConstPath anchorID="1233" twDataPathType="twDataPathFromToDelay"><twSlack>3.682</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>6.318</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.331</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.805</twRouteDel><twTotDel>6.318</twTotDel><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1234"><twConstPath anchorID="1235" twDataPathType="twDataPathFromToDelay"><twSlack>6.271</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>3.729</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.135</twRouteDel><twTotDel>3.729</twTotDel><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1236"><twConstPath anchorID="1237" twDataPathType="twDataPathFromToDelay"><twSlack>7.319</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>2.681</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twComp></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>2.681</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X104Y165.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1238"><twSlack>1.578</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y165.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>0.520</twLogDel><twRouteDel>1.058</twRouteDel><twTotDel>1.578</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1239"><twSlack>2.265</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y165.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.791</twRouteDel><twTotDel>2.265</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1240"><twSlack>3.934</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.723</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_127_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y165.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.895</twRouteDel><twTotDel>3.934</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X104Y165.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1241"><twSlack>1.577</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.177</twRouteDel><twTotDel>1.577</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1242"><twSlack>2.264</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.910</twRouteDel><twTotDel>2.264</twTotDel><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1243"><twSlack>3.933</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.B5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.723</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_126_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.014</twRouteDel><twTotDel>3.933</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1244" twConstType="PATHDELAY" ><twConstHead uID="68"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.864</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y163.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1245"><twConstPath anchorID="1246" twDataPathType="twDataPathFromToDelay"><twSlack>3.136</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>6.864</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.462</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y163.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.961</twRouteDel><twTotDel>6.864</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1247"><twConstPath anchorID="1248" twDataPathType="twDataPathFromToDelay"><twSlack>6.054</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>3.946</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y163.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.962</twRouteDel><twTotDel>3.946</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1249"><twConstPath anchorID="1250" twDataPathType="twDataPathFromToDelay"><twSlack>6.853</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>3.147</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y163.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>2.093</twRouteDel><twTotDel>3.147</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y163.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1251"><twConstPath anchorID="1252" twDataPathType="twDataPathFromToDelay"><twSlack>3.433</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>6.567</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.462</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.998</twRouteDel><twTotDel>6.567</twTotDel><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1253"><twConstPath anchorID="1254" twDataPathType="twDataPathFromToDelay"><twSlack>6.351</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>3.649</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>3.649</twTotDel><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1255"><twConstPath anchorID="1256" twDataPathType="twDataPathFromToDelay"><twSlack>7.150</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>2.850</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twComp></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>2.130</twRouteDel><twTotDel>2.850</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y163.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1257"><twSlack>1.760</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y163.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>0.602</twLogDel><twRouteDel>1.158</twRouteDel><twTotDel>1.760</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1258"><twSlack>2.252</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y163.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.696</twRouteDel><twTotDel>2.252</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1259"><twSlack>4.176</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_129_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y163.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>3.055</twRouteDel><twTotDel>4.176</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y163.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1260"><twSlack>1.629</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.229</twRouteDel><twTotDel>1.629</twTotDel><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1261"><twSlack>2.121</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.767</twRouteDel><twTotDel>2.121</twTotDel><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1262"><twSlack>4.045</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y163.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_C_53</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_128_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>4.045</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1263" twConstType="PATHDELAY" ><twConstHead uID="69"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.718</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X108Y161.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1264"><twConstPath anchorID="1265" twDataPathType="twDataPathFromToDelay"><twSlack>3.282</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>6.718</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.624</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y161.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>1.776</twLogDel><twRouteDel>4.942</twRouteDel><twTotDel>6.718</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1266"><twConstPath anchorID="1267" twDataPathType="twDataPathFromToDelay"><twSlack>4.320</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>5.680</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.505</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y161.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>4.823</twRouteDel><twTotDel>5.680</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1268"><twConstPath anchorID="1269" twDataPathType="twDataPathFromToDelay"><twSlack>6.467</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>3.533</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y161.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>2.606</twRouteDel><twTotDel>3.533</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X108Y161.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1270"><twConstPath anchorID="1271" twDataPathType="twDataPathFromToDelay"><twSlack>3.920</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>6.080</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.624</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.565</twRouteDel><twTotDel>6.080</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1272"><twConstPath anchorID="1273" twDataPathType="twDataPathFromToDelay"><twSlack>4.958</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>5.042</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.505</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.446</twRouteDel><twTotDel>5.042</twTotDel><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1274"><twConstPath anchorID="1275" twDataPathType="twDataPathFromToDelay"><twSlack>7.105</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>2.895</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>2.229</twRouteDel><twTotDel>2.895</twTotDel><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X108Y161.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1276"><twSlack>2.016</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y161.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>0.512</twLogDel><twRouteDel>1.504</twRouteDel><twTotDel>2.016</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1277"><twSlack>3.424</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y161.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>2.958</twRouteDel><twTotDel>3.424</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1278"><twSlack>4.091</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.299</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_131_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y161.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>1.031</twLogDel><twRouteDel>3.060</twRouteDel><twTotDel>4.091</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X108Y161.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1279"><twSlack>1.623</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X105Y179.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.494</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp></twPathDel><twLogDel>0.386</twLogDel><twRouteDel>1.237</twRouteDel><twTotDel>1.623</twTotDel><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1280"><twSlack>3.031</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.494</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>3.031</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1281"><twSlack>3.698</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.299</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.494</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_130_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.793</twRouteDel><twTotDel>3.698</twTotDel><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1282" twConstType="PATHDELAY" ><twConstHead uID="70"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.174</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X107Y166.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1283"><twConstPath anchorID="1284" twDataPathType="twDataPathFromToDelay"><twSlack>3.826</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>6.174</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.788</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y166.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>4.333</twRouteDel><twTotDel>6.174</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1285"><twConstPath anchorID="1286" twDataPathType="twDataPathFromToDelay"><twSlack>5.746</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>4.254</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.787</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y166.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>4.254</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1287"><twConstPath anchorID="1288" twDataPathType="twDataPathFromToDelay"><twSlack>7.333</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>2.667</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y166.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.745</twRouteDel><twTotDel>2.667</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X107Y166.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1289"><twConstPath anchorID="1290" twDataPathType="twDataPathFromToDelay"><twSlack>4.013</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>5.987</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.788</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.472</twRouteDel><twTotDel>5.987</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1291"><twConstPath anchorID="1292" twDataPathType="twDataPathFromToDelay"><twSlack>5.933</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>4.067</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.787</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.471</twRouteDel><twTotDel>4.067</twTotDel><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1293"><twConstPath anchorID="1294" twDataPathType="twDataPathFromToDelay"><twSlack>7.520</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>2.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>2.480</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X107Y166.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1295"><twSlack>1.556</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y166.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>1.556</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1296"><twSlack>2.550</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y166.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.014</twRouteDel><twTotDel>2.550</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1297"><twSlack>3.793</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_133_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y166.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>2.692</twRouteDel><twTotDel>3.793</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X107Y166.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1298"><twSlack>1.479</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.139</twRouteDel><twTotDel>1.479</twTotDel><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1299"><twSlack>2.473</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>2.473</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1300"><twSlack>3.716</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_132_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.811</twRouteDel><twTotDel>3.716</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1301" twConstType="PATHDELAY" ><twConstHead uID="71"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.616</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X105Y167.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1302"><twConstPath anchorID="1303" twDataPathType="twDataPathFromToDelay"><twSlack>3.384</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>6.616</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.215</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>4.765</twRouteDel><twTotDel>6.616</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1304"><twConstPath anchorID="1305" twDataPathType="twDataPathFromToDelay"><twSlack>5.437</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>4.563</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.081</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>3.631</twRouteDel><twTotDel>4.563</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1306"><twConstPath anchorID="1307" twDataPathType="twDataPathFromToDelay"><twSlack>7.396</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>2.604</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.672</twRouteDel><twTotDel>2.604</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X105Y167.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1308"><twConstPath anchorID="1309" twDataPathType="twDataPathFromToDelay"><twSlack>3.959</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>6.041</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.215</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.528</twRouteDel><twTotDel>6.041</twTotDel><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1310"><twConstPath anchorID="1311" twDataPathType="twDataPathFromToDelay"><twSlack>6.012</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>3.988</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.081</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.394</twRouteDel><twTotDel>3.988</twTotDel><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1312"><twConstPath anchorID="1313" twDataPathType="twDataPathFromToDelay"><twSlack>7.971</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>2.029</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.435</twRouteDel><twTotDel>2.029</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X105Y167.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1314"><twSlack>1.483</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y167.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.939</twRouteDel><twTotDel>1.483</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1315"><twSlack>2.791</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y167.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.247</twRouteDel><twTotDel>2.791</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1316"><twSlack>4.098</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.666</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_135_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y167.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.989</twRouteDel><twTotDel>4.098</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X105Y167.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1317"><twSlack>1.111</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.757</twRouteDel><twTotDel>1.111</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1318"><twSlack>2.419</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.065</twRouteDel><twTotDel>2.419</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1319"><twSlack>3.726</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y168.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.666</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_134_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.807</twRouteDel><twTotDel>3.726</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1320" twConstType="PATHDELAY" ><twConstHead uID="72"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.765</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X107Y171.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1321"><twConstPath anchorID="1322" twDataPathType="twDataPathFromToDelay"><twSlack>4.235</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>5.765</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.426</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y171.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>3.924</twRouteDel><twTotDel>5.765</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1323"><twConstPath anchorID="1324" twDataPathType="twDataPathFromToDelay"><twSlack>5.109</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>4.891</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.471</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y171.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>3.969</twRouteDel><twTotDel>4.891</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1325"><twConstPath anchorID="1326" twDataPathType="twDataPathFromToDelay"><twSlack>7.678</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>2.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y171.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.400</twRouteDel><twTotDel>2.322</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X107Y171.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1327"><twConstPath anchorID="1328" twDataPathType="twDataPathFromToDelay"><twSlack>4.589</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>5.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.426</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.896</twRouteDel><twTotDel>5.411</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1329"><twConstPath anchorID="1330" twDataPathType="twDataPathFromToDelay"><twSlack>5.463</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>4.537</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.471</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.941</twRouteDel><twTotDel>4.537</twTotDel><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1331"><twConstPath anchorID="1332" twDataPathType="twDataPathFromToDelay"><twSlack>8.032</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>1.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.372</twRouteDel><twTotDel>1.968</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X107Y171.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1333"><twSlack>1.308</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y171.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.308</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1334"><twSlack>2.946</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.139</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y171.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.410</twRouteDel><twTotDel>2.946</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1335"><twSlack>3.531</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_137_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y171.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>2.430</twRouteDel><twTotDel>3.531</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X107Y171.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1336"><twSlack>1.102</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.762</twRouteDel><twTotDel>1.102</twTotDel><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1337"><twSlack>2.740</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.139</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.400</twRouteDel><twTotDel>2.740</twTotDel><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1338"><twSlack>3.325</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y172.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_136_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.420</twRouteDel><twTotDel>3.325</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1339" twConstType="PATHDELAY" ><twConstHead uID="73"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.989</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X113Y179.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1340"><twConstPath anchorID="1341" twDataPathType="twDataPathFromToDelay"><twSlack>4.011</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>5.989</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.528</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.005</twRouteDel><twTotDel>5.989</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1342"><twConstPath anchorID="1343" twDataPathType="twDataPathFromToDelay"><twSlack>4.552</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>5.448</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.068</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.545</twRouteDel><twTotDel>5.448</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1344"><twConstPath anchorID="1345" twDataPathType="twDataPathFromToDelay"><twSlack>7.898</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>2.102</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.118</twRouteDel><twTotDel>2.102</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X113Y179.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1346"><twConstPath anchorID="1347" twDataPathType="twDataPathFromToDelay"><twSlack>4.142</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>5.858</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.528</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.208</twRouteDel><twTotDel>5.858</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1348"><twConstPath anchorID="1349" twDataPathType="twDataPathFromToDelay"><twSlack>4.683</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>5.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.068</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.748</twRouteDel><twTotDel>5.317</twTotDel><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1350"><twConstPath anchorID="1351" twDataPathType="twDataPathFromToDelay"><twSlack>8.029</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>1.971</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.321</twRouteDel><twTotDel>1.971</twTotDel><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X113Y179.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1352"><twSlack>1.198</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.642</twRouteDel><twTotDel>1.198</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1353"><twSlack>3.335</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.214</twRouteDel><twTotDel>3.335</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1354"><twSlack>3.712</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.860</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_139_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.156</twRouteDel><twTotDel>3.712</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X113Y179.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1355"><twSlack>1.053</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.699</twRouteDel><twTotDel>1.053</twTotDel><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1356"><twSlack>3.190</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.271</twRouteDel><twTotDel>3.190</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1357"><twSlack>3.567</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.860</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_138_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.213</twRouteDel><twTotDel>3.567</twTotDel><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1358" twConstType="PATHDELAY" ><twConstHead uID="74"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.131</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X114Y181.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1359"><twConstPath anchorID="1360" twDataPathType="twDataPathFromToDelay"><twSlack>3.869</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>6.131</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.730</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>5.249</twRouteDel><twTotDel>6.131</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1361"><twConstPath anchorID="1362" twDataPathType="twDataPathFromToDelay"><twSlack>4.834</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>5.166</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.846</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>1.801</twLogDel><twRouteDel>3.365</twRouteDel><twTotDel>5.166</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1363"><twConstPath anchorID="1364" twDataPathType="twDataPathFromToDelay"><twSlack>7.833</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>2.167</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>1.268</twRouteDel><twTotDel>2.167</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X114Y181.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1365"><twConstPath anchorID="1366" twDataPathType="twDataPathFromToDelay"><twSlack>4.362</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>5.638</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.730</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.044</twRouteDel><twTotDel>5.638</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1367"><twConstPath anchorID="1368" twDataPathType="twDataPathFromToDelay"><twSlack>5.327</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>4.673</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.846</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.160</twRouteDel><twTotDel>4.673</twTotDel><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1369"><twConstPath anchorID="1370" twDataPathType="twDataPathFromToDelay"><twSlack>8.326</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>1.674</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.063</twRouteDel><twTotDel>1.674</twTotDel><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X114Y181.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1371"><twSlack>1.167</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.669</twRouteDel><twTotDel>1.167</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1372"><twSlack>3.155</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>2.094</twRouteDel><twTotDel>3.155</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1373"><twSlack>3.755</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.982</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_141_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>3.259</twRouteDel><twTotDel>3.755</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X114Y181.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1374"><twSlack>0.875</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>0.875</twTotDel><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1375"><twSlack>2.863</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.944</twRouteDel><twTotDel>2.863</twTotDel><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1376"><twSlack>3.463</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.982</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_140_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.109</twRouteDel><twTotDel>3.463</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1377" twConstType="PATHDELAY" ><twConstHead uID="75"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.991</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X116Y181.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1378"><twConstPath anchorID="1379" twDataPathType="twDataPathFromToDelay"><twSlack>4.009</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>5.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.568</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>5.124</twRouteDel><twTotDel>5.991</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1380"><twConstPath anchorID="1381" twDataPathType="twDataPathFromToDelay"><twSlack>4.824</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>5.176</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.834</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.390</twRouteDel><twTotDel>5.176</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1382"><twConstPath anchorID="1383" twDataPathType="twDataPathFromToDelay"><twSlack>7.891</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>2.109</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>1.225</twRouteDel><twTotDel>2.109</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X116Y181.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1384"><twConstPath anchorID="1385" twDataPathType="twDataPathFromToDelay"><twSlack>4.343</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>5.657</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.568</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.063</twRouteDel><twTotDel>5.657</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1386"><twConstPath anchorID="1387" twDataPathType="twDataPathFromToDelay"><twSlack>5.158</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>4.842</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.834</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.329</twRouteDel><twTotDel>4.842</twTotDel><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1388"><twConstPath anchorID="1389" twDataPathType="twDataPathFromToDelay"><twSlack>8.225</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>1.775</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.164</twRouteDel><twTotDel>1.775</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X116Y181.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1390"><twSlack>1.144</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.668</twRouteDel><twTotDel>1.144</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1391"><twSlack>3.166</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.127</twRouteDel><twTotDel>3.166</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1392"><twSlack>3.628</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.846</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_143_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>3.154</twRouteDel><twTotDel>3.628</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X116Y181.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1393"><twSlack>0.945</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.589</twRouteDel><twTotDel>0.945</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1394"><twSlack>2.967</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.048</twRouteDel><twTotDel>2.967</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1395"><twSlack>3.429</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.846</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_142_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.075</twRouteDel><twTotDel>3.429</twTotDel><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1396" twConstType="PATHDELAY" ><twConstHead uID="76"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.662</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X113Y180.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1397"><twConstPath anchorID="1398" twDataPathType="twDataPathFromToDelay"><twSlack>4.338</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>5.662</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.395</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.730</twRouteDel><twTotDel>5.662</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1399"><twConstPath anchorID="1400" twDataPathType="twDataPathFromToDelay"><twSlack>5.018</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>4.982</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.796</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>3.131</twRouteDel><twTotDel>4.982</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1401"><twConstPath anchorID="1402" twDataPathType="twDataPathFromToDelay"><twSlack>7.968</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>2.032</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>1.083</twRouteDel><twTotDel>2.032</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X113Y180.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1403"><twConstPath anchorID="1404" twDataPathType="twDataPathFromToDelay"><twSlack>4.537</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>5.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.395</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.869</twRouteDel><twTotDel>5.463</twTotDel><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1405"><twConstPath anchorID="1406" twDataPathType="twDataPathFromToDelay"><twSlack>5.217</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>4.783</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.796</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.783</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1407"><twConstPath anchorID="1408" twDataPathType="twDataPathFromToDelay"><twSlack>8.167</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>1.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.222</twRouteDel><twTotDel>1.833</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X113Y180.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1409"><twSlack>1.147</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.601</twRouteDel><twTotDel>1.147</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1410"><twSlack>3.039</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>1.930</twRouteDel><twTotDel>3.039</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1411"><twSlack>3.453</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_145_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.909</twRouteDel><twTotDel>3.453</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X113Y180.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1412"><twSlack>1.076</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.076</twTotDel><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1413"><twSlack>2.968</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.049</twRouteDel><twTotDel>2.968</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1414"><twSlack>3.382</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_144_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.028</twRouteDel><twTotDel>3.382</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1415" twConstType="PATHDELAY" ><twConstHead uID="77"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.107</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X111Y178.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1416"><twConstPath anchorID="1417" twDataPathType="twDataPathFromToDelay"><twSlack>3.893</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>6.107</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.241</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>5.185</twRouteDel><twTotDel>6.107</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1418"><twConstPath anchorID="1419" twDataPathType="twDataPathFromToDelay"><twSlack>4.488</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>5.512</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.727</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>3.671</twRouteDel><twTotDel>5.512</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1420"><twConstPath anchorID="1421" twDataPathType="twDataPathFromToDelay"><twSlack>7.237</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>2.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>1.824</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X111Y178.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1422"><twConstPath anchorID="1423" twDataPathType="twDataPathFromToDelay"><twSlack>4.686</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>5.314</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.241</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.718</twRouteDel><twTotDel>5.314</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1424"><twConstPath anchorID="1425" twDataPathType="twDataPathFromToDelay"><twSlack>5.281</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>4.719</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.727</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.204</twRouteDel><twTotDel>4.719</twTotDel><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1426"><twConstPath anchorID="1427" twDataPathType="twDataPathFromToDelay"><twSlack>8.030</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>1.970</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.357</twRouteDel><twTotDel>1.970</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X111Y178.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1428"><twSlack>1.551</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>1.013</twRouteDel><twTotDel>1.551</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1429"><twSlack>3.327</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>2.226</twRouteDel><twTotDel>3.327</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1430"><twSlack>3.617</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.573</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_147_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.081</twRouteDel><twTotDel>3.617</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X111Y178.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1431"><twSlack>1.141</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.799</twRouteDel><twTotDel>1.141</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1432"><twSlack>2.917</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.012</twRouteDel><twTotDel>2.917</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1433"><twSlack>3.207</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y178.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.573</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_146_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.867</twRouteDel><twTotDel>3.207</twTotDel><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1434" twConstType="PATHDELAY" ><twConstHead uID="78"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.999</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X111Y170.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1435"><twConstPath anchorID="1436" twDataPathType="twDataPathFromToDelay"><twSlack>4.001</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>5.999</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.634</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y170.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>4.158</twRouteDel><twTotDel>5.999</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1437"><twConstPath anchorID="1438" twDataPathType="twDataPathFromToDelay"><twSlack>4.627</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>5.373</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.927</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y170.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>4.451</twRouteDel><twTotDel>5.373</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1439"><twConstPath anchorID="1440" twDataPathType="twDataPathFromToDelay"><twSlack>7.401</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>2.599</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y170.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.992</twLogDel><twRouteDel>1.607</twRouteDel><twTotDel>2.599</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X111Y170.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1441"><twConstPath anchorID="1442" twDataPathType="twDataPathFromToDelay"><twSlack>4.188</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>5.812</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.634</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.297</twRouteDel><twTotDel>5.812</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1443"><twConstPath anchorID="1444" twDataPathType="twDataPathFromToDelay"><twSlack>4.814</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>5.186</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.927</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.590</twRouteDel><twTotDel>5.186</twTotDel><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1445"><twConstPath anchorID="1446" twDataPathType="twDataPathFromToDelay"><twSlack>7.588</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>2.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>1.746</twRouteDel><twTotDel>2.412</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X111Y170.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1447"><twSlack>1.496</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y170.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.582</twLogDel><twRouteDel>0.914</twRouteDel><twTotDel>1.496</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1448"><twSlack>3.314</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.493</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y170.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.778</twRouteDel><twTotDel>3.314</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1449"><twSlack>3.677</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.291</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_149_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y170.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>2.576</twRouteDel><twTotDel>3.677</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X111Y170.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1450"><twSlack>1.419</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp></twPathDel><twLogDel>0.386</twLogDel><twRouteDel>1.033</twRouteDel><twTotDel>1.419</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1451"><twSlack>3.237</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.493</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.897</twRouteDel><twTotDel>3.237</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1452"><twSlack>3.600</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y172.D4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.291</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y170.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_148_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.695</twRouteDel><twTotDel>3.600</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1453" twConstType="PATHDELAY" ><twConstHead uID="79"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.455</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X112Y169.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1454"><twConstPath anchorID="1455" twDataPathType="twDataPathFromToDelay"><twSlack>3.545</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>6.455</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.904</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y169.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.669</twRouteDel><twTotDel>6.455</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1456"><twConstPath anchorID="1457" twDataPathType="twDataPathFromToDelay"><twSlack>5.170</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>4.830</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y169.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>3.963</twRouteDel><twTotDel>4.830</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1458"><twConstPath anchorID="1459" twDataPathType="twDataPathFromToDelay"><twSlack>6.932</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>3.068</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.366</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y169.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.131</twRouteDel><twTotDel>3.068</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X112Y169.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1460"><twConstPath anchorID="1461" twDataPathType="twDataPathFromToDelay"><twSlack>3.827</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>6.173</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.904</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.660</twRouteDel><twTotDel>6.173</twTotDel><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1462"><twConstPath anchorID="1463" twDataPathType="twDataPathFromToDelay"><twSlack>5.452</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>4.548</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.954</twRouteDel><twTotDel>4.548</twTotDel><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1464"><twConstPath anchorID="1465" twDataPathType="twDataPathFromToDelay"><twSlack>7.214</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>2.786</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.366</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twComp></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>2.122</twRouteDel><twTotDel>2.786</twTotDel><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X112Y169.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1466"><twSlack>1.725</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y169.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.520</twLogDel><twRouteDel>1.205</twRouteDel><twTotDel>1.725</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1467"><twSlack>2.867</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.973</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y169.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>2.393</twRouteDel><twTotDel>2.867</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1468"><twSlack>3.919</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_151_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y169.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>3.919</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X112Y169.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1469"><twSlack>1.583</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.183</twRouteDel><twTotDel>1.583</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1470"><twSlack>2.725</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.973</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.371</twRouteDel><twTotDel>2.725</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1471"><twSlack>3.777</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y170.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_P_22</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_150_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.858</twRouteDel><twTotDel>3.777</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1472" twConstType="PATHDELAY" ><twConstHead uID="80"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.779</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X109Y174.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1473"><twConstPath anchorID="1474" twDataPathType="twDataPathFromToDelay"><twSlack>4.221</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>5.779</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.615</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>3.928</twRouteDel><twTotDel>5.779</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1475"><twConstPath anchorID="1476" twDataPathType="twDataPathFromToDelay"><twSlack>4.621</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>5.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.134</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.447</twRouteDel><twTotDel>5.379</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1477"><twConstPath anchorID="1478" twDataPathType="twDataPathFromToDelay"><twSlack>7.758</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>2.242</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>1.240</twRouteDel><twTotDel>2.242</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X109Y174.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1479"><twConstPath anchorID="1480" twDataPathType="twDataPathFromToDelay"><twSlack>4.405</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>5.595</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.615</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.082</twRouteDel><twTotDel>5.595</twTotDel><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1481"><twConstPath anchorID="1482" twDataPathType="twDataPathFromToDelay"><twSlack>4.805</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>5.195</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.134</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.601</twRouteDel><twTotDel>5.195</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1483"><twConstPath anchorID="1484" twDataPathType="twDataPathFromToDelay"><twSlack>7.942</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>2.058</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twComp></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>1.394</twRouteDel><twTotDel>2.058</twTotDel><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X109Y174.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1485"><twSlack>1.214</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y174.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.624</twRouteDel><twTotDel>1.214</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1486"><twSlack>3.267</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.600</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y174.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.723</twRouteDel><twTotDel>3.267</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1487"><twSlack>3.517</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.285</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_153_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y174.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.408</twRouteDel><twTotDel>3.517</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X109Y174.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1488"><twSlack>1.159</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>0.759</twRouteDel><twTotDel>1.159</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1489"><twSlack>3.212</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.600</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.858</twRouteDel><twTotDel>3.212</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1490"><twSlack>3.462</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.285</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_152_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.543</twRouteDel><twTotDel>3.462</twTotDel><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1491" twConstType="PATHDELAY" ><twConstHead uID="81"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.478</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X106Y173.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1492"><twConstPath anchorID="1493" twDataPathType="twDataPathFromToDelay"><twSlack>4.522</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>5.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>3.687</twRouteDel><twTotDel>5.478</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1494"><twConstPath anchorID="1495" twDataPathType="twDataPathFromToDelay"><twSlack>5.107</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>4.893</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.707</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>4.021</twRouteDel><twTotDel>4.893</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1496"><twConstPath anchorID="1497" twDataPathType="twDataPathFromToDelay"><twSlack>8.132</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>1.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>0.926</twRouteDel><twTotDel>1.868</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X106Y173.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1498"><twConstPath anchorID="1499" twDataPathType="twDataPathFromToDelay"><twSlack>4.650</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>5.350</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.835</twRouteDel><twTotDel>5.350</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1500"><twConstPath anchorID="1501" twDataPathType="twDataPathFromToDelay"><twSlack>5.235</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>4.765</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.707</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.169</twRouteDel><twTotDel>4.765</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1502"><twConstPath anchorID="1503" twDataPathType="twDataPathFromToDelay"><twSlack>8.260</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>1.740</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twComp></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>1.074</twRouteDel><twTotDel>1.740</twTotDel><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X106Y173.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1504"><twSlack>0.957</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.534</twLogDel><twRouteDel>0.423</twRouteDel><twTotDel>0.957</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1505"><twSlack>2.907</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>2.419</twRouteDel><twTotDel>2.907</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1506"><twSlack>3.323</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.146</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_155_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.270</twRouteDel><twTotDel>3.323</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X106Y173.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1507"><twSlack>0.938</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y179.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.253</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twComp></twPathDel><twLogDel>0.386</twLogDel><twRouteDel>0.552</twRouteDel><twTotDel>0.938</twTotDel><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1508"><twSlack>2.888</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.253</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.548</twRouteDel><twTotDel>2.888</twTotDel><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1509"><twSlack>3.304</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y174.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.146</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y174.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_C_20</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.253</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_154_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.399</twRouteDel><twTotDel>3.304</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1510" twConstType="PATHDELAY" ><twConstHead uID="82"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.590</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X107Y175.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1511"><twConstPath anchorID="1512" twDataPathType="twDataPathFromToDelay"><twSlack>4.410</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>5.590</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.074</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.606</twRouteDel><twTotDel>5.590</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1513"><twConstPath anchorID="1514" twDataPathType="twDataPathFromToDelay"><twSlack>4.628</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>5.372</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.937</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.469</twRouteDel><twTotDel>5.372</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1515"><twConstPath anchorID="1516" twDataPathType="twDataPathFromToDelay"><twSlack>7.702</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>2.298</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>1.250</twRouteDel><twTotDel>2.298</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X107Y175.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1517"><twConstPath anchorID="1518" twDataPathType="twDataPathFromToDelay"><twSlack>4.802</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>5.198</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.074</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.548</twRouteDel><twTotDel>5.198</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1519"><twConstPath anchorID="1520" twDataPathType="twDataPathFromToDelay"><twSlack>5.020</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>4.980</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.937</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.411</twRouteDel><twTotDel>4.980</twTotDel><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1521"><twConstPath anchorID="1522" twDataPathType="twDataPathFromToDelay"><twSlack>8.094</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>1.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>1.192</twRouteDel><twTotDel>1.906</twTotDel><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X107Y175.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1523"><twSlack>1.247</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.651</twRouteDel><twTotDel>1.247</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1524"><twSlack>3.234</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.113</twRouteDel><twTotDel>3.234</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1525"><twSlack>3.355</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.539</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_157_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.799</twRouteDel><twTotDel>3.355</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X107Y175.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1526"><twSlack>1.076</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>0.682</twRouteDel><twTotDel>1.076</twTotDel><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1527"><twSlack>3.063</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.144</twRouteDel><twTotDel>3.063</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1528"><twSlack>3.184</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.539</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_156_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.830</twRouteDel><twTotDel>3.184</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1529" twConstType="PATHDELAY" ><twConstHead uID="83"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.563</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X114Y175.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1530"><twConstPath anchorID="1531" twDataPathType="twDataPathFromToDelay"><twSlack>4.437</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>5.563</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.392</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>3.710</twRouteDel><twTotDel>5.563</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1532"><twConstPath anchorID="1533" twDataPathType="twDataPathFromToDelay"><twSlack>5.023</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>4.977</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.725</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>4.043</twRouteDel><twTotDel>4.977</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1534"><twConstPath anchorID="1535" twDataPathType="twDataPathFromToDelay"><twSlack>7.652</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>2.348</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.998</twLogDel><twRouteDel>1.350</twRouteDel><twTotDel>2.348</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X114Y175.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1536"><twConstPath anchorID="1537" twDataPathType="twDataPathFromToDelay"><twSlack>4.546</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>5.454</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.392</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.885</twRouteDel><twTotDel>5.454</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1538"><twConstPath anchorID="1539" twDataPathType="twDataPathFromToDelay"><twSlack>5.132</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>4.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.725</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.218</twRouteDel><twTotDel>4.868</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1540"><twConstPath anchorID="1541" twDataPathType="twDataPathFromToDelay"><twSlack>7.761</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>2.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>1.525</twRouteDel><twTotDel>2.239</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X114Y175.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1542"><twSlack>1.274</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>0.726</twRouteDel><twTotDel>1.274</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1543"><twSlack>2.956</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>2.448</twRouteDel><twTotDel>2.956</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1544"><twSlack>3.301</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.095</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_159_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>2.228</twRouteDel><twTotDel>3.301</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X114Y175.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1545"><twSlack>1.256</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>0.862</twRouteDel><twTotDel>1.256</twTotDel><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1546"><twSlack>2.938</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.584</twRouteDel><twTotDel>2.938</twTotDel><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1547"><twSlack>3.283</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y175.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.095</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y175.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_158_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.364</twRouteDel><twTotDel>3.283</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1548" twConstType="PATHDELAY" ><twConstHead uID="84"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.863</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X112Y176.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1549"><twConstPath anchorID="1550" twDataPathType="twDataPathFromToDelay"><twSlack>4.137</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>5.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.490</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.077</twRouteDel><twTotDel>5.863</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1551"><twConstPath anchorID="1552" twDataPathType="twDataPathFromToDelay"><twSlack>4.432</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>5.568</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.114</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.701</twRouteDel><twTotDel>5.568</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1553"><twConstPath anchorID="1554" twDataPathType="twDataPathFromToDelay"><twSlack>7.318</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>2.682</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>1.751</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X112Y176.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1555"><twConstPath anchorID="1556" twDataPathType="twDataPathFromToDelay"><twSlack>4.523</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>5.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.490</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.964</twRouteDel><twTotDel>5.477</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1557"><twConstPath anchorID="1558" twDataPathType="twDataPathFromToDelay"><twSlack>4.818</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>5.182</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.114</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.588</twRouteDel><twTotDel>5.182</twTotDel><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1559"><twConstPath anchorID="1560" twDataPathType="twDataPathFromToDelay"><twSlack>7.704</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>2.296</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>1.638</twRouteDel><twTotDel>2.296</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X112Y176.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1561"><twSlack>1.383</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>0.869</twRouteDel><twTotDel>1.383</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1562"><twSlack>3.270</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.582</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>2.796</twRouteDel><twTotDel>3.270</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1563"><twSlack>3.454</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.201</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_161_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.415</twRouteDel><twTotDel>3.454</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X112Y176.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1564"><twSlack>1.340</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>0.946</twRouteDel><twTotDel>1.340</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1565"><twSlack>3.227</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.582</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.873</twRouteDel><twTotDel>3.227</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1566"><twSlack>3.411</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.201</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_160_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>3.411</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1567" twConstType="PATHDELAY" ><twConstHead uID="85"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.797</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X111Y174.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1568"><twConstPath anchorID="1569" twDataPathType="twDataPathFromToDelay"><twSlack>4.203</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>5.797</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.407</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y174.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.894</twRouteDel><twTotDel>5.797</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1570"><twConstPath anchorID="1571" twDataPathType="twDataPathFromToDelay"><twSlack>4.682</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>5.318</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.847</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y174.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.334</twRouteDel><twTotDel>5.318</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1572"><twConstPath anchorID="1573" twDataPathType="twDataPathFromToDelay"><twSlack>7.391</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>2.609</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y174.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>1.561</twRouteDel><twTotDel>2.609</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X111Y174.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1574"><twConstPath anchorID="1575" twDataPathType="twDataPathFromToDelay"><twSlack>4.713</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>5.287</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.407</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.718</twRouteDel><twTotDel>5.287</twTotDel><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1576"><twConstPath anchorID="1577" twDataPathType="twDataPathFromToDelay"><twSlack>5.192</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>4.808</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.847</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.158</twRouteDel><twTotDel>4.808</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1578"><twConstPath anchorID="1579" twDataPathType="twDataPathFromToDelay"><twSlack>7.901</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>2.099</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>1.385</twRouteDel><twTotDel>2.099</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X111Y174.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1580"><twSlack>1.482</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y174.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.886</twRouteDel><twTotDel>1.482</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1581"><twSlack>3.202</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y174.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.646</twRouteDel><twTotDel>3.202</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1582"><twSlack>3.564</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_163_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y174.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.443</twRouteDel><twTotDel>3.564</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X111Y174.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1583"><twSlack>1.139</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X106Y180.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>0.745</twRouteDel><twTotDel>1.139</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1584"><twSlack>2.859</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.505</twRouteDel><twTotDel>2.859</twTotDel><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1585"><twSlack>3.221</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_162_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>3.221</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1586" twConstType="PATHDELAY" ><twConstHead uID="86"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.682</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X108Y173.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1587"><twConstPath anchorID="1588" twDataPathType="twDataPathFromToDelay"><twSlack>4.318</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>5.682</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.401</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.896</twRouteDel><twTotDel>5.682</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1589"><twConstPath anchorID="1590" twDataPathType="twDataPathFromToDelay"><twSlack>4.756</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>5.244</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.882</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.377</twRouteDel><twTotDel>5.244</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1591"><twConstPath anchorID="1592" twDataPathType="twDataPathFromToDelay"><twSlack>7.661</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>2.339</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y173.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.472</twRouteDel><twTotDel>2.339</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X108Y173.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1593"><twConstPath anchorID="1594" twDataPathType="twDataPathFromToDelay"><twSlack>4.801</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>5.199</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.401</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.686</twRouteDel><twTotDel>5.199</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1595"><twConstPath anchorID="1596" twDataPathType="twDataPathFromToDelay"><twSlack>5.239</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>4.761</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.882</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.167</twRouteDel><twTotDel>4.761</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1597"><twConstPath anchorID="1598" twDataPathType="twDataPathFromToDelay"><twSlack>8.144</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>1.856</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.262</twRouteDel><twTotDel>1.856</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X108Y173.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1599"><twSlack>1.302</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>1.302</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1600"><twSlack>3.120</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.378</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>2.646</twRouteDel><twTotDel>3.120</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1601"><twSlack>3.475</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_165_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y173.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.436</twRouteDel><twTotDel>3.475</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X108Y173.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1602"><twSlack>1.027</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.673</twRouteDel><twTotDel>1.027</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1603"><twSlack>2.845</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.378</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.491</twRouteDel><twTotDel>2.845</twTotDel><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1604"><twSlack>3.200</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_P_16</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_164_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.281</twRouteDel><twTotDel>3.200</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1605" twConstType="PATHDELAY" ><twConstHead uID="87"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.563</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X111Y175.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1606"><twConstPath anchorID="1607" twDataPathType="twDataPathFromToDelay"><twSlack>4.437</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>5.563</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.211</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.660</twRouteDel><twTotDel>5.563</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1608"><twConstPath anchorID="1609" twDataPathType="twDataPathFromToDelay"><twSlack>4.612</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>5.388</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.955</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.404</twRouteDel><twTotDel>5.388</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1610"><twConstPath anchorID="1611" twDataPathType="twDataPathFromToDelay"><twSlack>7.927</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>2.073</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y175.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.089</twRouteDel><twTotDel>2.073</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X111Y175.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1612"><twConstPath anchorID="1613" twDataPathType="twDataPathFromToDelay"><twSlack>4.774</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>5.226</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.211</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.657</twRouteDel><twTotDel>5.226</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1614"><twConstPath anchorID="1615" twDataPathType="twDataPathFromToDelay"><twSlack>4.949</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>5.051</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.955</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.401</twRouteDel><twTotDel>5.051</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1616"><twConstPath anchorID="1617" twDataPathType="twDataPathFromToDelay"><twSlack>8.264</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>1.736</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.086</twRouteDel><twTotDel>1.736</twTotDel><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X111Y175.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1618"><twSlack>1.086</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.530</twRouteDel><twTotDel>1.086</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1619"><twSlack>3.226</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.670</twRouteDel><twTotDel>3.226</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1620"><twSlack>3.363</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_167_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y175.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.242</twRouteDel><twTotDel>3.363</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X111Y175.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1621"><twSlack>0.879</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.525</twRouteDel><twTotDel>0.879</twTotDel><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1622"><twSlack>3.019</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.665</twRouteDel><twTotDel>3.019</twTotDel><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1623"><twSlack>3.156</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_166_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.237</twRouteDel><twTotDel>3.156</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1624" twConstType="PATHDELAY" ><twConstHead uID="88"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.900</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X108Y179.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1625"><twConstPath anchorID="1626" twDataPathType="twDataPathFromToDelay"><twSlack>4.100</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>5.900</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.531</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>5.033</twRouteDel><twTotDel>5.900</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1627"><twConstPath anchorID="1628" twDataPathType="twDataPathFromToDelay"><twSlack>5.139</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>4.861</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.573</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.075</twRouteDel><twTotDel>4.861</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1629"><twConstPath anchorID="1630" twDataPathType="twDataPathFromToDelay"><twSlack>7.988</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>2.012</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.145</twRouteDel><twTotDel>2.012</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X108Y179.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1631"><twConstPath anchorID="1632" twDataPathType="twDataPathFromToDelay"><twSlack>4.194</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>5.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.531</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.212</twRouteDel><twTotDel>5.806</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1633"><twConstPath anchorID="1634" twDataPathType="twDataPathFromToDelay"><twSlack>5.233</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>4.767</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.573</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.254</twRouteDel><twTotDel>4.767</twTotDel><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1635"><twConstPath anchorID="1636" twDataPathType="twDataPathFromToDelay"><twSlack>8.082</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>1.918</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.324</twRouteDel><twTotDel>1.918</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X108Y179.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1637"><twSlack>1.091</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.617</twRouteDel><twTotDel>1.091</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1638"><twSlack>2.939</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>2.939</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1639"><twSlack>3.608</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.833</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_169_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>3.134</twRouteDel><twTotDel>3.608</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X108Y179.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1640"><twSlack>1.024</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.670</twRouteDel><twTotDel>1.024</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1641"><twSlack>2.872</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.953</twRouteDel><twTotDel>2.872</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1642"><twSlack>3.541</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.833</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_168_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.187</twRouteDel><twTotDel>3.541</twTotDel><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1643" twConstType="PATHDELAY" ><twConstHead uID="89"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.839</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X115Y180.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1644"><twConstPath anchorID="1645" twDataPathType="twDataPathFromToDelay"><twSlack>4.161</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>5.839</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.855</twRouteDel><twTotDel>5.839</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1646"><twConstPath anchorID="1647" twDataPathType="twDataPathFromToDelay"><twSlack>4.519</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>5.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.038</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.578</twRouteDel><twTotDel>5.481</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1648"><twConstPath anchorID="1649" twDataPathType="twDataPathFromToDelay"><twSlack>7.583</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>2.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.433</twRouteDel><twTotDel>2.417</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X115Y180.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1650"><twConstPath anchorID="1651" twDataPathType="twDataPathFromToDelay"><twSlack>4.724</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>5.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.626</twRouteDel><twTotDel>5.276</twTotDel><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1652"><twConstPath anchorID="1653" twDataPathType="twDataPathFromToDelay"><twSlack>5.082</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>4.918</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.038</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.349</twRouteDel><twTotDel>4.918</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1654"><twConstPath anchorID="1655" twDataPathType="twDataPathFromToDelay"><twSlack>8.146</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>1.854</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.204</twRouteDel><twTotDel>1.854</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X115Y180.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1656"><twSlack>1.293</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.737</twRouteDel><twTotDel>1.293</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1657"><twSlack>3.328</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.946</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>3.328</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1658"><twSlack>3.521</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.704</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_171_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.965</twRouteDel><twTotDel>3.521</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X115Y180.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1659"><twSlack>0.954</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>0.954</twTotDel><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1660"><twSlack>2.989</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.946</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>2.989</twTotDel><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1661"><twSlack>3.182</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.704</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_170_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.828</twRouteDel><twTotDel>3.182</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1662" twConstType="PATHDELAY" ><twConstHead uID="90"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.158</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X120Y180.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1663"><twConstPath anchorID="1664" twDataPathType="twDataPathFromToDelay"><twSlack>3.842</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>6.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.363</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>5.239</twRouteDel><twTotDel>6.158</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1665"><twConstPath anchorID="1666" twDataPathType="twDataPathFromToDelay"><twSlack>4.476</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>5.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.810</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>3.686</twRouteDel><twTotDel>5.524</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1667"><twConstPath anchorID="1668" twDataPathType="twDataPathFromToDelay"><twSlack>7.468</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>2.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.613</twRouteDel><twTotDel>2.532</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X120Y180.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1669"><twConstPath anchorID="1670" twDataPathType="twDataPathFromToDelay"><twSlack>4.206</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>5.794</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.363</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.144</twRouteDel><twTotDel>5.794</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1671"><twConstPath anchorID="1672" twDataPathType="twDataPathFromToDelay"><twSlack>4.840</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>5.160</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.810</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.591</twRouteDel><twTotDel>5.160</twTotDel><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1673"><twConstPath anchorID="1674" twDataPathType="twDataPathFromToDelay"><twSlack>7.832</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>2.168</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.518</twRouteDel><twTotDel>2.168</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X120Y180.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1675"><twSlack>1.377</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>0.891</twRouteDel><twTotDel>1.377</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1676"><twSlack>3.254</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>2.203</twRouteDel><twTotDel>3.254</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1677"><twSlack>3.686</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_173_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>3.200</twRouteDel><twTotDel>3.686</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X120Y180.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1678"><twSlack>1.245</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.463</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.891</twRouteDel><twTotDel>1.245</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1679"><twSlack>3.122</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.463</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.203</twRouteDel><twTotDel>3.122</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1680"><twSlack>3.554</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y180.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.463</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_172_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.200</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1681" twConstType="PATHDELAY" ><twConstHead uID="91"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.315</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X120Y178.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1682"><twConstPath anchorID="1683" twDataPathType="twDataPathFromToDelay"><twSlack>3.685</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>6.315</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.360</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>5.448</twRouteDel><twTotDel>6.315</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1684"><twConstPath anchorID="1685" twDataPathType="twDataPathFromToDelay"><twSlack>3.849</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>6.151</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.277</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.365</twRouteDel><twTotDel>6.151</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1686"><twConstPath anchorID="1687" twDataPathType="twDataPathFromToDelay"><twSlack>7.364</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>2.636</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y178.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.769</twRouteDel><twTotDel>2.636</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X120Y178.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1688"><twConstPath anchorID="1689" twDataPathType="twDataPathFromToDelay"><twSlack>4.015</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>5.985</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.360</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.391</twRouteDel><twTotDel>5.985</twTotDel><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1690"><twConstPath anchorID="1691" twDataPathType="twDataPathFromToDelay"><twSlack>4.179</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>5.821</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.277</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.308</twRouteDel><twTotDel>5.821</twTotDel><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1692"><twConstPath anchorID="1693" twDataPathType="twDataPathFromToDelay"><twSlack>7.694</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>2.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.712</twRouteDel><twTotDel>2.306</twTotDel><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X120Y178.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1694"><twSlack>1.439</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.965</twRouteDel><twTotDel>1.439</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1695"><twSlack>3.735</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.086</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.696</twRouteDel><twTotDel>3.735</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1696"><twSlack>3.798</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.714</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_175_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y178.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>3.324</twRouteDel><twTotDel>3.798</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X120Y178.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1697"><twSlack>1.272</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.563</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.918</twRouteDel><twTotDel>1.272</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1698"><twSlack>3.568</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.086</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.563</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.649</twRouteDel><twTotDel>3.568</twTotDel><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1699"><twSlack>3.631</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.714</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y178.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.563</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_174_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>3.631</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1700" twConstType="PATHDELAY" ><twConstHead uID="92"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.236</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X119Y180.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1701"><twConstPath anchorID="1702" twDataPathType="twDataPathFromToDelay"><twSlack>3.764</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>6.236</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.557</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>5.304</twRouteDel><twTotDel>6.236</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1703"><twConstPath anchorID="1704" twDataPathType="twDataPathFromToDelay"><twSlack>4.327</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>5.673</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.075</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>3.822</twRouteDel><twTotDel>5.673</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1705"><twConstPath anchorID="1706" twDataPathType="twDataPathFromToDelay"><twSlack>7.627</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>2.373</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>2.373</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X119Y180.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1707"><twConstPath anchorID="1708" twDataPathType="twDataPathFromToDelay"><twSlack>4.276</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>5.724</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.557</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.130</twRouteDel><twTotDel>5.724</twTotDel><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1709"><twConstPath anchorID="1710" twDataPathType="twDataPathFromToDelay"><twSlack>4.839</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>5.161</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.075</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.648</twRouteDel><twTotDel>5.161</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1711"><twConstPath anchorID="1712" twDataPathType="twDataPathFromToDelay"><twSlack>8.139</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>1.861</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.267</twRouteDel><twTotDel>1.861</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X119Y180.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1713"><twSlack>1.324</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.780</twRouteDel><twTotDel>1.324</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1714"><twSlack>3.478</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.369</twRouteDel><twTotDel>3.478</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1715"><twSlack>3.837</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.873</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_177_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.293</twRouteDel><twTotDel>3.837</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X119Y180.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1716"><twSlack>1.000</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>1.000</twTotDel><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1717"><twSlack>3.154</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.235</twRouteDel><twTotDel>3.154</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1718"><twSlack>3.513</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.873</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_176_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.159</twRouteDel><twTotDel>3.513</twTotDel><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1719" twConstType="PATHDELAY" ><twConstHead uID="93"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.936</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y183.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1720"><twConstPath anchorID="1721" twDataPathType="twDataPathFromToDelay"><twSlack>3.064</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>6.936</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.944</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>6.004</twRouteDel><twTotDel>6.936</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1722"><twConstPath anchorID="1723" twDataPathType="twDataPathFromToDelay"><twSlack>4.236</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>5.764</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>3.913</twRouteDel><twTotDel>5.764</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1724"><twConstPath anchorID="1725" twDataPathType="twDataPathFromToDelay"><twSlack>7.111</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>2.889</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.957</twRouteDel><twTotDel>2.889</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y183.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1726"><twConstPath anchorID="1727" twDataPathType="twDataPathFromToDelay"><twSlack>3.864</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>6.136</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.944</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.542</twRouteDel><twTotDel>6.136</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1728"><twConstPath anchorID="1729" twDataPathType="twDataPathFromToDelay"><twSlack>5.036</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>4.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.451</twRouteDel><twTotDel>4.964</twTotDel><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1730"><twConstPath anchorID="1731" twDataPathType="twDataPathFromToDelay"><twSlack>7.911</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>2.089</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.495</twRouteDel><twTotDel>2.089</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y183.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1732"><twSlack>1.662</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.118</twRouteDel><twTotDel>1.662</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1733"><twSlack>3.538</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.429</twRouteDel><twTotDel>3.538</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1734"><twSlack>4.269</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.120</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_179_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.725</twRouteDel><twTotDel>4.269</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y183.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1735"><twSlack>1.184</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.830</twRouteDel><twTotDel>1.184</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1736"><twSlack>3.060</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.141</twRouteDel><twTotDel>3.060</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1737"><twSlack>3.791</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.120</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_178_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.437</twRouteDel><twTotDel>3.791</twTotDel><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1738" twConstType="PATHDELAY" ><twConstHead uID="94"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.198</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X117Y183.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1739"><twConstPath anchorID="1740" twDataPathType="twDataPathFromToDelay"><twSlack>3.802</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>6.198</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.701</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>5.266</twRouteDel><twTotDel>6.198</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1741"><twConstPath anchorID="1742" twDataPathType="twDataPathFromToDelay"><twSlack>4.936</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>5.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.648</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>3.213</twRouteDel><twTotDel>5.064</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1743"><twConstPath anchorID="1744" twDataPathType="twDataPathFromToDelay"><twSlack>7.557</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>2.443</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>2.443</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X117Y183.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1745"><twConstPath anchorID="1746" twDataPathType="twDataPathFromToDelay"><twSlack>4.171</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>5.829</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.701</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>5.235</twRouteDel><twTotDel>5.829</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1747"><twConstPath anchorID="1748" twDataPathType="twDataPathFromToDelay"><twSlack>5.305</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>4.695</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.648</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.182</twRouteDel><twTotDel>4.695</twTotDel><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1749"><twConstPath anchorID="1750" twDataPathType="twDataPathFromToDelay"><twSlack>7.926</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>2.074</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twComp></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>1.410</twRouteDel><twTotDel>2.074</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X117Y183.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1751"><twSlack>1.388</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.798</twRouteDel><twTotDel>1.388</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1752"><twSlack>3.097</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>1.988</twRouteDel><twTotDel>3.097</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1753"><twSlack>3.798</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.937</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_181_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.254</twRouteDel><twTotDel>3.798</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X117Y183.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1754"><twSlack>1.185</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>0.785</twRouteDel><twTotDel>1.185</twTotDel><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1755"><twSlack>2.894</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.975</twRouteDel><twTotDel>2.894</twTotDel><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1756"><twSlack>3.595</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y183.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.937</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_32_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_180_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.241</twRouteDel><twTotDel>3.595</twTotDel><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1757" twConstType="PATHDELAY" ><twConstHead uID="95"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.842</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X117Y187.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1758"><twConstPath anchorID="1759" twDataPathType="twDataPathFromToDelay"><twSlack>3.158</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>6.842</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.358</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y187.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.858</twRouteDel><twTotDel>6.842</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1760"><twConstPath anchorID="1761" twDataPathType="twDataPathFromToDelay"><twSlack>5.519</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>4.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.078</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y187.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.578</twRouteDel><twTotDel>4.481</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1762"><twConstPath anchorID="1763" twDataPathType="twDataPathFromToDelay"><twSlack>7.511</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>2.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y187.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>1.435</twRouteDel><twTotDel>2.489</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X117Y187.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1764"><twConstPath anchorID="1765" twDataPathType="twDataPathFromToDelay"><twSlack>3.315</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>6.685</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.358</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>6.035</twRouteDel><twTotDel>6.685</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1766"><twConstPath anchorID="1767" twDataPathType="twDataPathFromToDelay"><twSlack>5.676</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>4.324</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.078</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.755</twRouteDel><twTotDel>4.324</twTotDel><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1768"><twConstPath anchorID="1769" twDataPathType="twDataPathFromToDelay"><twSlack>7.668</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>2.332</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>1.612</twRouteDel><twTotDel>2.332</twTotDel><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X117Y187.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1770"><twSlack>1.380</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y187.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.602</twLogDel><twRouteDel>0.778</twRouteDel><twTotDel>1.380</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1771"><twSlack>2.666</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y187.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.545</twRouteDel><twTotDel>2.666</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1772"><twSlack>4.178</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.386</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_183_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y187.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.622</twRouteDel><twTotDel>4.178</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X117Y187.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1773"><twSlack>1.316</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>0.916</twRouteDel><twTotDel>1.316</twTotDel><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1774"><twSlack>2.602</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.683</twRouteDel><twTotDel>2.602</twTotDel><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1775"><twSlack>4.114</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.386</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_182_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.760</twRouteDel><twTotDel>4.114</twTotDel><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1776" twConstType="PATHDELAY" ><twConstHead uID="96"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.036</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X117Y188.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1777"><twConstPath anchorID="1778" twDataPathType="twDataPathFromToDelay"><twSlack>2.964</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>7.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.383</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>6.104</twRouteDel><twTotDel>7.036</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1779"><twConstPath anchorID="1780" twDataPathType="twDataPathFromToDelay"><twSlack>5.393</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>4.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.035</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>2.756</twRouteDel><twTotDel>4.607</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1781"><twConstPath anchorID="1782" twDataPathType="twDataPathFromToDelay"><twSlack>7.128</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>2.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>2.872</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X117Y188.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1783"><twConstPath anchorID="1784" twDataPathType="twDataPathFromToDelay"><twSlack>3.346</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>6.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.383</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>6.060</twRouteDel><twTotDel>6.654</twTotDel><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1785"><twConstPath anchorID="1786" twDataPathType="twDataPathFromToDelay"><twSlack>5.775</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>4.225</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.035</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>2.712</twRouteDel><twTotDel>4.225</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1787"><twConstPath anchorID="1788" twDataPathType="twDataPathFromToDelay"><twSlack>7.510</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>2.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>1.826</twRouteDel><twTotDel>2.490</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X117Y188.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1789"><twSlack>1.584</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.994</twRouteDel><twTotDel>1.584</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1790"><twSlack>2.763</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>1.654</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1791"><twSlack>4.304</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.395</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_185_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.760</twRouteDel><twTotDel>4.304</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X117Y188.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1792"><twSlack>1.403</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.003</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1793"><twSlack>2.582</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.663</twRouteDel><twTotDel>2.582</twTotDel><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1794"><twSlack>4.123</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y188.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.395</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_184_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.769</twRouteDel><twTotDel>4.123</twTotDel><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1795" twConstType="PATHDELAY" ><twConstHead uID="97"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.420</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X115Y186.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1796"><twConstPath anchorID="1797" twDataPathType="twDataPathFromToDelay"><twSlack>3.580</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>6.420</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.949</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.436</twRouteDel><twTotDel>6.420</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1798"><twConstPath anchorID="1799" twDataPathType="twDataPathFromToDelay"><twSlack>5.382</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>4.618</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.228</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.715</twRouteDel><twTotDel>4.618</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1800"><twConstPath anchorID="1801" twDataPathType="twDataPathFromToDelay"><twSlack>7.501</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>2.499</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>1.445</twRouteDel><twTotDel>2.499</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X115Y186.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1802"><twConstPath anchorID="1803" twDataPathType="twDataPathFromToDelay"><twSlack>4.091</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>5.909</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.949</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.259</twRouteDel><twTotDel>5.909</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1804"><twConstPath anchorID="1805" twDataPathType="twDataPathFromToDelay"><twSlack>5.893</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>4.107</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.228</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.538</twRouteDel><twTotDel>4.107</twTotDel><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1806"><twConstPath anchorID="1807" twDataPathType="twDataPathFromToDelay"><twSlack>8.012</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>1.988</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>1.268</twRouteDel><twTotDel>1.988</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X115Y186.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1808"><twSlack>1.383</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.602</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>1.383</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1809"><twSlack>2.812</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.691</twRouteDel><twTotDel>2.812</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1810"><twSlack>3.931</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.110</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_187_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.375</twRouteDel><twTotDel>3.931</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X115Y186.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1811"><twSlack>1.039</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y181.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>0.639</twRouteDel><twTotDel>1.039</twTotDel><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1812"><twSlack>2.468</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>2.468</twTotDel><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1813"><twSlack>3.587</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y186.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.110</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_186_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.233</twRouteDel><twTotDel>3.587</twTotDel><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1814" twConstType="PATHDELAY" ><twConstHead uID="98"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.316</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X115Y183.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1815"><twConstPath anchorID="1816" twDataPathType="twDataPathFromToDelay"><twSlack>3.684</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>6.316</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.702</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>5.384</twRouteDel><twTotDel>6.316</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1817"><twConstPath anchorID="1818" twDataPathType="twDataPathFromToDelay"><twSlack>4.855</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>5.145</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>3.294</twRouteDel><twTotDel>5.145</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1819"><twConstPath anchorID="1820" twDataPathType="twDataPathFromToDelay"><twSlack>7.586</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>2.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>1.412</twRouteDel><twTotDel>2.414</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X115Y183.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1821"><twConstPath anchorID="1822" twDataPathType="twDataPathFromToDelay"><twSlack>4.186</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>5.814</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.702</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>5.219</twRouteDel><twTotDel>5.814</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1823"><twConstPath anchorID="1824" twDataPathType="twDataPathFromToDelay"><twSlack>5.357</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>4.643</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twComp></twPathDel><twLogDel>1.514</twLogDel><twRouteDel>3.129</twRouteDel><twTotDel>4.643</twTotDel><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1825"><twConstPath anchorID="1826" twDataPathType="twDataPathFromToDelay"><twSlack>8.088</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>1.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twComp></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>1.247</twRouteDel><twTotDel>1.912</twTotDel><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X115Y183.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1827"><twSlack>1.390</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>1.390</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1828"><twSlack>3.145</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.036</twRouteDel><twTotDel>3.145</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1829"><twSlack>3.885</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.965</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_189_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.341</twRouteDel><twTotDel>3.885</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X115Y183.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1830"><twSlack>1.120</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.120</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1831"><twSlack>2.875</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.956</twRouteDel><twTotDel>2.875</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1832"><twSlack>3.615</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.C5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.965</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y182.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_18_o</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_188_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.261</twRouteDel><twTotDel>3.615</twTotDel><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1833" twConstType="PATHDELAY" ><twConstHead uID="99"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.209</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X111Y177.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1834"><twConstPath anchorID="1835" twDataPathType="twDataPathFromToDelay"><twSlack>4.791</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>5.209</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.949</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>4.287</twRouteDel><twTotDel>5.209</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1836"><twConstPath anchorID="1837" twDataPathType="twDataPathFromToDelay"><twSlack>4.868</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>5.132</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.953</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>3.291</twRouteDel><twTotDel>5.132</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1838"><twConstPath anchorID="1839" twDataPathType="twDataPathFromToDelay"><twSlack>7.983</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>2.017</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y177.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.992</twLogDel><twRouteDel>1.025</twRouteDel><twTotDel>2.017</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X111Y177.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1840"><twConstPath anchorID="1841" twDataPathType="twDataPathFromToDelay"><twSlack>4.981</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>5.019</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.949</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.423</twRouteDel><twTotDel>5.019</twTotDel><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1842"><twConstPath anchorID="1843" twDataPathType="twDataPathFromToDelay"><twSlack>5.058</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>4.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.953</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.427</twRouteDel><twTotDel>4.942</twTotDel><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1844"><twConstPath anchorID="1845" twDataPathType="twDataPathFromToDelay"><twSlack>8.173</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>1.827</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twComp></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>1.161</twRouteDel><twTotDel>1.827</twTotDel><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X111Y177.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1846"><twSlack>1.134</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.582</twLogDel><twRouteDel>0.552</twRouteDel><twTotDel>1.134</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1847"><twSlack>3.109</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.833</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>2.008</twRouteDel><twTotDel>3.109</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1848"><twSlack>3.165</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_191_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y177.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.629</twRouteDel><twTotDel>3.165</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X111Y177.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1849"><twSlack>1.054</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twComp></twPathDel><twLogDel>0.386</twLogDel><twRouteDel>0.668</twRouteDel><twTotDel>1.054</twTotDel><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1850"><twSlack>3.029</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.833</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.124</twRouteDel><twTotDel>3.029</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1851"><twSlack>3.085</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_C_14</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_190_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.745</twRouteDel><twTotDel>3.085</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1852" twConstType="PATHDELAY" ><twConstHead uID="100"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.812</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y165.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1853"><twConstPath anchorID="1854" twDataPathType="twDataPathFromToDelay"><twSlack>3.188</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>6.812</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.615</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>5.299</twRouteDel><twTotDel>6.812</twTotDel><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1855"><twConstPath anchorID="1856" twDataPathType="twDataPathFromToDelay"><twSlack>5.878</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>4.122</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.844</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.528</twRouteDel><twTotDel>4.122</twTotDel><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1857"><twConstPath anchorID="1858" twDataPathType="twDataPathFromToDelay"><twSlack>7.180</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>2.820</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twComp></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>2.156</twRouteDel><twTotDel>2.820</twTotDel><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y165.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1859"><twConstPath anchorID="1860" twDataPathType="twDataPathFromToDelay"><twSlack>3.196</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>6.804</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.615</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>4.953</twRouteDel><twTotDel>6.804</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1861"><twConstPath anchorID="1862" twDataPathType="twDataPathFromToDelay"><twSlack>5.886</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>4.114</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.844</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>3.182</twRouteDel><twTotDel>4.114</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1863"><twConstPath anchorID="1864" twDataPathType="twDataPathFromToDelay"><twSlack>7.188</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>2.812</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y165.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>1.810</twRouteDel><twTotDel>2.812</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y165.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1865"><twSlack>1.599</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y165.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>1.009</twRouteDel><twTotDel>1.599</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1866"><twSlack>2.451</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y165.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.907</twRouteDel><twTotDel>2.451</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1867"><twSlack>4.203</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_193_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y165.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>3.094</twRouteDel><twTotDel>4.203</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y165.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1868"><twSlack>1.591</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X107Y180.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.191</twRouteDel><twTotDel>1.591</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1869"><twSlack>2.443</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.089</twRouteDel><twTotDel>2.443</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1870"><twSlack>4.195</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y165.B1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_C_52</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_192_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>4.195</twTotDel><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1871" twConstType="PATHDELAY" ><twConstHead uID="101"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.421</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X76Y176.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1872"><twConstPath anchorID="1873" twDataPathType="twDataPathFromToDelay"><twSlack>2.579</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>7.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">5.114</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>5.583</twRouteDel><twTotDel>7.421</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1874"><twConstPath anchorID="1875" twDataPathType="twDataPathFromToDelay"><twSlack>5.911</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>4.089</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.701</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.170</twRouteDel><twTotDel>4.089</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1876"><twConstPath anchorID="1877" twDataPathType="twDataPathFromToDelay"><twSlack>7.891</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>2.109</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X82Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X82Y175.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;129&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y176.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>1.173</twRouteDel><twTotDel>2.109</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X76Y176.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1878"><twConstPath anchorID="1879" twDataPathType="twDataPathFromToDelay"><twSlack>2.637</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>7.363</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">5.114</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>5.794</twRouteDel><twTotDel>7.363</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1880"><twConstPath anchorID="1881" twDataPathType="twDataPathFromToDelay"><twSlack>5.969</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>4.031</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.701</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.381</twRouteDel><twTotDel>4.031</twTotDel><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1882"><twConstPath anchorID="1883" twDataPathType="twDataPathFromToDelay"><twSlack>7.949</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>2.051</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X82Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X82Y175.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;129&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.384</twRouteDel><twTotDel>2.051</twTotDel><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X76Y176.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1884"><twSlack>1.149</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X82Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X82Y175.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;129&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.661</twRouteDel><twTotDel>1.149</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1885"><twSlack>2.412</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>1.926</twRouteDel><twTotDel>2.412</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1886"><twSlack>4.570</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_200_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y176.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>3.519</twRouteDel><twTotDel>4.570</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X76Y176.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1887"><twSlack>1.082</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X82Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X82Y175.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;129&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.726</twRouteDel><twTotDel>1.082</twTotDel><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1888"><twSlack>2.345</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.991</twRouteDel><twTotDel>2.345</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1889"><twSlack>4.503</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y176.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_C_30</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y176.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_199_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.584</twRouteDel><twTotDel>4.503</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1890" twConstType="PATHDELAY" ><twConstHead uID="102"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.894</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X78Y179.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1891"><twConstPath anchorID="1892" twDataPathType="twDataPathFromToDelay"><twSlack>3.106</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>6.894</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.366</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>5.103</twRouteDel><twTotDel>6.894</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1893"><twConstPath anchorID="1894" twDataPathType="twDataPathFromToDelay"><twSlack>4.716</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>5.284</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.675</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>4.412</twRouteDel><twTotDel>5.284</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1895"><twConstPath anchorID="1896" twDataPathType="twDataPathFromToDelay"><twSlack>5.887</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>4.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;125&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>3.144</twRouteDel><twTotDel>4.113</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X78Y179.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1897"><twConstPath anchorID="1898" twDataPathType="twDataPathFromToDelay"><twSlack>3.159</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>6.841</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.366</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.960</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>5.326</twRouteDel><twTotDel>6.841</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1899"><twConstPath anchorID="1900" twDataPathType="twDataPathFromToDelay"><twSlack>4.769</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>5.231</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.675</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.960</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.635</twRouteDel><twTotDel>5.231</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1901"><twConstPath anchorID="1902" twDataPathType="twDataPathFromToDelay"><twSlack>5.940</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>4.060</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;125&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.960</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp></twPathDel><twLogDel>0.693</twLogDel><twRouteDel>3.367</twRouteDel><twTotDel>4.060</twTotDel><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X78Y179.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1903"><twSlack>2.381</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;125&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.825</twRouteDel><twTotDel>2.381</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1904"><twSlack>3.111</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>2.623</twRouteDel><twTotDel>3.111</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1905"><twSlack>4.260</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_202_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>3.207</twRouteDel><twTotDel>4.260</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X78Y179.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1906"><twSlack>2.405</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;125&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.193</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp></twPathDel><twLogDel>0.408</twLogDel><twRouteDel>1.997</twRouteDel><twTotDel>2.405</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1907"><twSlack>3.135</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.193</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>3.135</twTotDel><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1908"><twSlack>4.284</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.D3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.193</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_201_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.379</twRouteDel><twTotDel>4.284</twTotDel><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1909" twConstType="PATHDELAY" ><twConstHead uID="103"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.340</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X81Y182.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1910"><twConstPath anchorID="1911" twDataPathType="twDataPathFromToDelay"><twSlack>1.660</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>8.340</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.570</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.848</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>7.418</twRouteDel><twTotDel>8.340</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1912"><twConstPath anchorID="1913" twDataPathType="twDataPathFromToDelay"><twSlack>2.300</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>7.700</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.011</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.848</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>5.859</twRouteDel><twTotDel>7.700</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1914"><twConstPath anchorID="1915" twDataPathType="twDataPathFromToDelay"><twSlack>4.373</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>5.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;124&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.848</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.019</twLogDel><twRouteDel>4.608</twRouteDel><twTotDel>5.627</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X81Y182.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1916"><twConstPath anchorID="1917" twDataPathType="twDataPathFromToDelay"><twSlack>2.691</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>7.309</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.570</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.143</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>6.713</twRouteDel><twTotDel>7.309</twTotDel><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1918"><twConstPath anchorID="1919" twDataPathType="twDataPathFromToDelay"><twSlack>3.331</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>6.669</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.011</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.143</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>5.154</twRouteDel><twTotDel>6.669</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1920"><twConstPath anchorID="1921" twDataPathType="twDataPathFromToDelay"><twSlack>5.404</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>4.596</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;124&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.143</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twComp></twPathDel><twLogDel>0.693</twLogDel><twRouteDel>3.903</twRouteDel><twTotDel>4.596</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X81Y182.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1922"><twSlack>3.368</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;124&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>2.764</twRouteDel><twTotDel>3.368</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1923"><twSlack>4.791</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.970</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>3.690</twRouteDel><twTotDel>4.791</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1924"><twSlack>5.067</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.811</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_204_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>4.531</twRouteDel><twTotDel>5.067</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X81Y182.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1925"><twSlack>2.754</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;124&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twComp></twPathDel><twLogDel>0.408</twLogDel><twRouteDel>2.346</twRouteDel><twTotDel>2.754</twTotDel><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1926"><twSlack>4.177</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.970</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.272</twRouteDel><twTotDel>4.177</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1927"><twSlack>4.453</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.811</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_203_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>4.113</twRouteDel><twTotDel>4.453</twTotDel><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1928" twConstType="PATHDELAY" ><twConstHead uID="104"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.068</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X79Y185.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1929"><twConstPath anchorID="1930" twDataPathType="twDataPathFromToDelay"><twSlack>0.932</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>9.068</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.627</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.457</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y185.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>8.084</twRouteDel><twTotDel>9.068</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1931"><twConstPath anchorID="1932" twDataPathType="twDataPathFromToDelay"><twSlack>1.728</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>8.272</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.912</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.457</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y185.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>6.369</twRouteDel><twTotDel>8.272</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1933"><twConstPath anchorID="1934" twDataPathType="twDataPathFromToDelay"><twSlack>3.778</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>6.222</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.457</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y185.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>1.081</twLogDel><twRouteDel>5.141</twRouteDel><twTotDel>6.222</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X79Y185.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1935"><twConstPath anchorID="1936" twDataPathType="twDataPathFromToDelay"><twSlack>1.492</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>8.508</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.627</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>7.858</twRouteDel><twTotDel>8.508</twTotDel><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1937"><twConstPath anchorID="1938" twDataPathType="twDataPathFromToDelay"><twSlack>2.288</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>7.712</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.912</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>6.143</twRouteDel><twTotDel>7.712</twTotDel><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1939"><twConstPath anchorID="1940" twDataPathType="twDataPathFromToDelay"><twSlack>4.338</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>5.662</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp></twPathDel><twLogDel>0.747</twLogDel><twRouteDel>4.915</twRouteDel><twTotDel>5.662</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X79Y185.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1941"><twSlack>3.737</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y185.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.624</twLogDel><twRouteDel>3.113</twRouteDel><twTotDel>3.737</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1942"><twSlack>5.172</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.946</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y185.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>4.051</twRouteDel><twTotDel>5.172</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1943"><twSlack>5.498</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.837</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_206_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y185.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>4.942</twRouteDel><twTotDel>5.498</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X79Y185.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1944"><twSlack>3.378</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.948</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp></twPathDel><twLogDel>0.422</twLogDel><twRouteDel>2.956</twRouteDel><twTotDel>3.378</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1945"><twSlack>4.813</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.946</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.948</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.894</twRouteDel><twTotDel>4.813</twTotDel><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1946"><twSlack>5.139</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.837</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.948</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_205_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>4.785</twRouteDel><twTotDel>5.139</twTotDel><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1947" twConstType="PATHDELAY" ><twConstHead uID="105"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.783</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X76Y186.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1948"><twConstPath anchorID="1949" twDataPathType="twDataPathFromToDelay"><twSlack>1.217</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>8.783</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.022</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.904</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>7.926</twRouteDel><twTotDel>8.783</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1950"><twConstPath anchorID="1951" twDataPathType="twDataPathFromToDelay"><twSlack>2.768</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>7.232</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.552</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.904</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.776</twLogDel><twRouteDel>5.456</twRouteDel><twTotDel>7.232</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1952"><twConstPath anchorID="1953" twDataPathType="twDataPathFromToDelay"><twSlack>4.320</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>5.680</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;122&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.904</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>4.726</twRouteDel><twTotDel>5.680</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X76Y186.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1954"><twConstPath anchorID="1955" twDataPathType="twDataPathFromToDelay"><twSlack>1.361</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>8.639</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.022</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.021</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>8.043</twRouteDel><twTotDel>8.639</twTotDel><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1956"><twConstPath anchorID="1957" twDataPathType="twDataPathFromToDelay"><twSlack>2.912</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>7.088</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.552</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.021</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>5.573</twRouteDel><twTotDel>7.088</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1958"><twConstPath anchorID="1959" twDataPathType="twDataPathFromToDelay"><twSlack>4.464</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>5.536</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;122&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.021</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twComp></twPathDel><twLogDel>0.693</twLogDel><twRouteDel>4.843</twRouteDel><twTotDel>5.536</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X76Y186.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1960"><twSlack>3.322</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;122&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.534</twLogDel><twRouteDel>2.788</twRouteDel><twTotDel>3.322</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1961"><twSlack>4.462</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.031</twLogDel><twRouteDel>3.431</twRouteDel><twTotDel>4.462</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1962"><twSlack>5.340</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.128</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_208_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>4.874</twRouteDel><twTotDel>5.340</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X76Y186.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1963"><twSlack>3.234</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X90Y175.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;133&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;122&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.784</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twComp></twPathDel><twLogDel>0.408</twLogDel><twRouteDel>2.826</twRouteDel><twTotDel>3.234</twTotDel><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1964"><twSlack>4.374</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.784</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.469</twRouteDel><twTotDel>4.374</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1965"><twSlack>5.252</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y188.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.128</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_C_19</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.784</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_207_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>4.912</twRouteDel><twTotDel>5.252</twTotDel><twPctLog>6.5</twPctLog><twPctRoute>93.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1966" twConstType="PATHDELAY" ><twConstHead uID="106"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.529</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X74Y187.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1967"><twConstPath anchorID="1968" twDataPathType="twDataPathFromToDelay"><twSlack>1.471</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>8.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.273</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>7.014</twRouteDel><twTotDel>8.529</twTotDel><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1969"><twConstPath anchorID="1970" twDataPathType="twDataPathFromToDelay"><twSlack>1.999</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>8.001</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.132</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.273</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>7.405</twRouteDel><twTotDel>8.001</twTotDel><twPctLog>7.4</twPctLog><twPctRoute>92.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1971"><twConstPath anchorID="1972" twDataPathType="twDataPathFromToDelay"><twSlack>2.305</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>7.695</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.273</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>7.099</twRouteDel><twTotDel>7.695</twTotDel><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X74Y187.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1973"><twConstPath anchorID="1974" twDataPathType="twDataPathFromToDelay"><twSlack>2.174</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>7.826</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.294</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y187.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>6.035</twRouteDel><twTotDel>7.826</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1975"><twConstPath anchorID="1976" twDataPathType="twDataPathFromToDelay"><twSlack>2.702</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>7.298</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.132</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.294</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y187.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>6.426</twRouteDel><twTotDel>7.298</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1977"><twConstPath anchorID="1978" twDataPathType="twDataPathFromToDelay"><twSlack>3.008</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>6.992</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.826</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.294</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y187.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>6.120</twRouteDel><twTotDel>6.992</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X74Y187.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1979"><twSlack>4.184</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y187.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>3.696</twRouteDel><twTotDel>4.184</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1980"><twSlack>4.339</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y187.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>3.851</twRouteDel><twTotDel>4.339</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1981"><twSlack>4.853</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_210_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y187.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>3.800</twRouteDel><twTotDel>4.853</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X74Y187.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1982"><twSlack>4.662</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.609</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>4.322</twRouteDel><twTotDel>4.662</twTotDel><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1983"><twSlack>4.817</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.609</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>4.477</twRouteDel><twTotDel>4.817</twTotDel><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1984"><twSlack>5.331</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.609</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>4.426</twRouteDel><twTotDel>5.331</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1985" twConstType="PATHDELAY" ><twConstHead uID="107"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.945</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X73Y186.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1986"><twConstPath anchorID="1987" twDataPathType="twDataPathFromToDelay"><twSlack>1.055</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>8.945</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.590</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.433</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>8.023</twRouteDel><twTotDel>8.945</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1988"><twConstPath anchorID="1989" twDataPathType="twDataPathFromToDelay"><twSlack>1.799</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>8.201</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.927</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.433</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>6.360</twRouteDel><twTotDel>8.201</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1990"><twConstPath anchorID="1991" twDataPathType="twDataPathFromToDelay"><twSlack>2.830</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>7.170</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.815</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;120&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.433</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>6.248</twRouteDel><twTotDel>7.170</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X73Y186.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1992"><twConstPath anchorID="1993" twDataPathType="twDataPathFromToDelay"><twSlack>1.601</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>8.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.590</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>7.803</twRouteDel><twTotDel>8.399</twTotDel><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1994"><twConstPath anchorID="1995" twDataPathType="twDataPathFromToDelay"><twSlack>2.345</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>7.655</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.927</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>6.140</twRouteDel><twTotDel>7.655</twTotDel><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1996"><twConstPath anchorID="1997" twDataPathType="twDataPathFromToDelay"><twSlack>3.376</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>6.624</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.815</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;120&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>6.028</twRouteDel><twTotDel>6.624</twTotDel><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X73Y186.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1998"><twSlack>4.288</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.675</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;120&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.752</twRouteDel><twTotDel>4.288</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1999"><twSlack>5.112</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>4.011</twRouteDel><twTotDel>5.112</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2000"><twSlack>5.451</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.838</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_212_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>4.915</twRouteDel><twTotDel>5.451</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X73Y186.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2001"><twSlack>3.960</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.675</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;120&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.945</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>3.620</twRouteDel><twTotDel>3.960</twTotDel><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2002"><twSlack>4.784</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.945</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.879</twRouteDel><twTotDel>4.784</twTotDel><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2003"><twSlack>5.123</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.838</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.945</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_211_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>4.783</twRouteDel><twTotDel>5.123</twTotDel><twPctLog>6.6</twPctLog><twPctRoute>93.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2004" twConstType="PATHDELAY" ><twConstHead uID="108"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.203</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X79Y190.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2005"><twConstPath anchorID="2006" twDataPathType="twDataPathFromToDelay"><twSlack>0.797</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>9.203</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.022</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.197</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y190.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>8.219</twRouteDel><twTotDel>9.203</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2007"><twConstPath anchorID="2008" twDataPathType="twDataPathFromToDelay"><twSlack>2.395</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>7.605</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.505</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.197</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y190.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>5.702</twRouteDel><twTotDel>7.605</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2009"><twConstPath anchorID="2010" twDataPathType="twDataPathFromToDelay"><twSlack>2.743</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>7.257</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.076</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.197</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y190.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>6.273</twRouteDel><twTotDel>7.257</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X79Y190.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2011"><twConstPath anchorID="2012" twDataPathType="twDataPathFromToDelay"><twSlack>1.063</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>8.937</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.022</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>8.287</twRouteDel><twTotDel>8.937</twTotDel><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2013"><twConstPath anchorID="2014" twDataPathType="twDataPathFromToDelay"><twSlack>2.661</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>7.339</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.505</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>5.770</twRouteDel><twTotDel>7.339</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2015"><twConstPath anchorID="2016" twDataPathType="twDataPathFromToDelay"><twSlack>3.009</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>6.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.076</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>6.341</twRouteDel><twTotDel>6.991</twTotDel><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X79Y190.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2017"><twSlack>4.331</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y190.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.775</twRouteDel><twTotDel>4.331</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2018"><twSlack>4.641</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y190.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>3.520</twRouteDel><twTotDel>4.641</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2019"><twSlack>5.560</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.106</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_214_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y190.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>5.004</twRouteDel><twTotDel>5.560</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X79Y190.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2020"><twSlack>4.231</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.000</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.877</twRouteDel><twTotDel>4.231</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2021"><twSlack>4.541</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.000</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.622</twRouteDel><twTotDel>4.541</twTotDel><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2022"><twSlack>5.460</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.106</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.000</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>5.106</twRouteDel><twTotDel>5.460</twTotDel><twPctLog>6.5</twPctLog><twPctRoute>93.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2023" twConstType="PATHDELAY" ><twConstHead uID="109"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.105</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X70Y189.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2024"><twConstPath anchorID="2025" twDataPathType="twDataPathFromToDelay"><twSlack>0.895</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>9.105</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.833</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.338</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>8.171</twRouteDel><twTotDel>9.105</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2026"><twConstPath anchorID="2027" twDataPathType="twDataPathFromToDelay"><twSlack>2.222</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>7.778</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.587</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.338</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>5.925</twRouteDel><twTotDel>7.778</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2028"><twConstPath anchorID="2029" twDataPathType="twDataPathFromToDelay"><twSlack>2.803</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>7.197</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.925</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;118&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.338</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>6.263</twRouteDel><twTotDel>7.197</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X70Y189.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2030"><twConstPath anchorID="2031" twDataPathType="twDataPathFromToDelay"><twSlack>1.428</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>8.572</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.833</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.089</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>7.922</twRouteDel><twTotDel>8.572</twTotDel><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2032"><twConstPath anchorID="2033" twDataPathType="twDataPathFromToDelay"><twSlack>2.755</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>7.245</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.587</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.089</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>5.676</twRouteDel><twTotDel>7.245</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2034"><twConstPath anchorID="2035" twDataPathType="twDataPathFromToDelay"><twSlack>3.336</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>6.664</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.925</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;118&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.089</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>6.014</twRouteDel><twTotDel>6.664</twTotDel><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X70Y189.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2036"><twSlack>4.345</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;118&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.041</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>3.837</twRouteDel><twTotDel>4.345</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2037"><twSlack>4.835</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.041</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>3.762</twRouteDel><twTotDel>4.835</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2038"><twSlack>5.505</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.041</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_216_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>4.997</twRouteDel><twTotDel>5.505</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X70Y189.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2039"><twSlack>3.979</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;118&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.829</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.625</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2040"><twSlack>4.469</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.829</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.550</twRouteDel><twTotDel>4.469</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2041"><twSlack>5.139</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_213_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.829</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_215_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>4.785</twRouteDel><twTotDel>5.139</twTotDel><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2042" twConstType="PATHDELAY" ><twConstHead uID="110"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.186</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X98Y189.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2043"><twConstPath anchorID="2044" twDataPathType="twDataPathFromToDelay"><twSlack>3.814</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>6.186</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.980</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>5.314</twRouteDel><twTotDel>6.186</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2045"><twConstPath anchorID="2046" twDataPathType="twDataPathFromToDelay"><twSlack>5.347</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>4.653</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.528</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>2.862</twRouteDel><twTotDel>4.653</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2047"><twConstPath anchorID="2048" twDataPathType="twDataPathFromToDelay"><twSlack>8.021</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>1.979</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>1.090</twRouteDel><twTotDel>1.979</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X98Y189.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2049"><twConstPath anchorID="2050" twDataPathType="twDataPathFromToDelay"><twSlack>3.950</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>6.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.980</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>5.454</twRouteDel><twTotDel>6.050</twTotDel><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2051"><twConstPath anchorID="2052" twDataPathType="twDataPathFromToDelay"><twSlack>5.483</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>4.517</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.528</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.002</twRouteDel><twTotDel>4.517</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2053"><twConstPath anchorID="2054" twDataPathType="twDataPathFromToDelay"><twSlack>8.157</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>1.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.230</twRouteDel><twTotDel>1.843</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X98Y189.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2055"><twSlack>1.080</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>0.590</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2056"><twSlack>2.871</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.818</twRouteDel><twTotDel>2.871</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2057"><twSlack>3.721</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_218_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>3.233</twRouteDel><twTotDel>3.721</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X98Y189.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2058"><twSlack>1.052</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.710</twRouteDel><twTotDel>1.052</twTotDel><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2059"><twSlack>2.843</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.938</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2060"><twSlack>3.693</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_217_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>3.353</twRouteDel><twTotDel>3.693</twTotDel><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2061" twConstType="PATHDELAY" ><twConstHead uID="111"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.663</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X98Y191.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2062"><twConstPath anchorID="2063" twDataPathType="twDataPathFromToDelay"><twSlack>3.337</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>6.663</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.135</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y191.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>5.791</twRouteDel><twTotDel>6.663</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2064"><twConstPath anchorID="2065" twDataPathType="twDataPathFromToDelay"><twSlack>5.159</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>4.841</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y191.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>3.050</twRouteDel><twTotDel>4.841</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2066"><twConstPath anchorID="2067" twDataPathType="twDataPathFromToDelay"><twSlack>7.836</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>2.164</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;116&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y191.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>1.275</twRouteDel><twTotDel>2.164</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X98Y191.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2068"><twConstPath anchorID="2069" twDataPathType="twDataPathFromToDelay"><twSlack>3.823</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>6.177</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.135</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>5.581</twRouteDel><twTotDel>6.177</twTotDel><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2070"><twConstPath anchorID="2071" twDataPathType="twDataPathFromToDelay"><twSlack>5.645</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>4.355</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>2.840</twRouteDel><twTotDel>4.355</twTotDel><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2072"><twConstPath anchorID="2073" twDataPathType="twDataPathFromToDelay"><twSlack>8.322</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>1.678</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;116&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.065</twRouteDel><twTotDel>1.678</twTotDel><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X98Y191.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2074"><twSlack>1.174</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;116&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>0.684</twRouteDel><twTotDel>1.174</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2075"><twSlack>3.003</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.950</twRouteDel><twTotDel>3.003</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2076"><twSlack>3.957</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.104</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_220_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>3.469</twRouteDel><twTotDel>3.957</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X98Y191.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2077"><twSlack>0.871</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;116&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>0.871</twTotDel><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2078"><twSlack>2.700</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.700</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2079"><twSlack>3.654</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y189.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.104</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y189.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_219_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>3.314</twRouteDel><twTotDel>3.654</twTotDel><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2080" twConstType="PATHDELAY" ><twConstHead uID="112"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.300</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X99Y188.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2081"><twConstPath anchorID="2082" twDataPathType="twDataPathFromToDelay"><twSlack>3.700</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>6.300</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.694</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>5.316</twRouteDel><twTotDel>6.300</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2083"><twConstPath anchorID="2084" twDataPathType="twDataPathFromToDelay"><twSlack>4.581</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>5.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.894</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.516</twRouteDel><twTotDel>5.419</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2085"><twConstPath anchorID="2086" twDataPathType="twDataPathFromToDelay"><twSlack>7.778</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>2.222</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.221</twRouteDel><twTotDel>2.222</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X99Y188.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2087"><twConstPath anchorID="2088" twDataPathType="twDataPathFromToDelay"><twSlack>4.208</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>5.792</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.694</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.142</twRouteDel><twTotDel>5.792</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2089"><twConstPath anchorID="2090" twDataPathType="twDataPathFromToDelay"><twSlack>5.089</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>4.911</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.894</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.342</twRouteDel><twTotDel>4.911</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2091"><twConstPath anchorID="2092" twDataPathType="twDataPathFromToDelay"><twSlack>8.286</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>1.714</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.047</twRouteDel><twTotDel>1.714</twTotDel><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X99Y188.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2093"><twSlack>1.224</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.666</twRouteDel><twTotDel>1.224</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2094"><twSlack>3.396</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.275</twRouteDel><twTotDel>3.396</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2095"><twSlack>3.766</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.859</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_222_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.210</twRouteDel><twTotDel>3.766</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X99Y188.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2096"><twSlack>0.883</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.527</twRouteDel><twTotDel>0.883</twTotDel><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2097"><twSlack>3.055</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.136</twRouteDel><twTotDel>3.055</twTotDel><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2098"><twSlack>3.425</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.C4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.859</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.071</twRouteDel><twTotDel>3.425</twTotDel><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2099" twConstType="PATHDELAY" ><twConstHead uID="113"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.026</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X98Y190.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2100"><twConstPath anchorID="2101" twDataPathType="twDataPathFromToDelay"><twSlack>2.974</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>7.026</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.253</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y190.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>6.154</twRouteDel><twTotDel>7.026</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2102"><twConstPath anchorID="2103" twDataPathType="twDataPathFromToDelay"><twSlack>4.535</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>5.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y190.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>3.674</twRouteDel><twTotDel>5.465</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2104"><twConstPath anchorID="2105" twDataPathType="twDataPathFromToDelay"><twSlack>7.429</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>2.571</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y190.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>1.682</twRouteDel><twTotDel>2.571</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X98Y190.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2106"><twConstPath anchorID="2107" twDataPathType="twDataPathFromToDelay"><twSlack>3.485</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>6.515</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.253</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>5.919</twRouteDel><twTotDel>6.515</twTotDel><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2108"><twConstPath anchorID="2109" twDataPathType="twDataPathFromToDelay"><twSlack>5.046</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>4.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.439</twRouteDel><twTotDel>4.954</twTotDel><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2110"><twConstPath anchorID="2111" twDataPathType="twDataPathFromToDelay"><twSlack>7.940</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>2.060</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.447</twRouteDel><twTotDel>2.060</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X98Y190.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2112"><twSlack>1.431</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y190.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>0.941</twRouteDel><twTotDel>1.431</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2113"><twSlack>3.360</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y190.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>3.360</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2114"><twSlack>4.231</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.263</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_224_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y190.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>3.743</twRouteDel><twTotDel>4.231</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X98Y190.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2115"><twSlack>1.198</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.395</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>1.198</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2116"><twSlack>3.127</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.395</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.222</twRouteDel><twTotDel>3.127</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2117"><twSlack>3.998</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.263</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.395</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_223_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>3.658</twRouteDel><twTotDel>3.998</twTotDel><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2118" twConstType="PATHDELAY" ><twConstHead uID="114"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.389</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X74Y189.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2119"><twConstPath anchorID="2120" twDataPathType="twDataPathFromToDelay"><twSlack>0.611</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>9.389</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.628</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.889</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>8.517</twRouteDel><twTotDel>9.389</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2121"><twConstPath anchorID="2122" twDataPathType="twDataPathFromToDelay"><twSlack>1.659</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>8.341</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.661</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.889</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>6.550</twRouteDel><twTotDel>8.341</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2123"><twConstPath anchorID="2124" twDataPathType="twDataPathFromToDelay"><twSlack>2.267</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>7.733</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;113&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.889</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y189.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>6.791</twRouteDel><twTotDel>7.733</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X74Y189.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2125"><twConstPath anchorID="2126" twDataPathType="twDataPathFromToDelay"><twSlack>1.495</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>8.505</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.628</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.281</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>7.909</twRouteDel><twTotDel>8.505</twTotDel><twPctLog>7.0</twPctLog><twPctRoute>93.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2127"><twConstPath anchorID="2128" twDataPathType="twDataPathFromToDelay"><twSlack>2.543</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>7.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.661</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.281</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>5.942</twRouteDel><twTotDel>7.457</twTotDel><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2129"><twConstPath anchorID="2130" twDataPathType="twDataPathFromToDelay"><twSlack>3.151</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>6.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;113&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.281</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>6.183</twRouteDel><twTotDel>6.849</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X74Y189.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2131"><twSlack>4.613</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.765</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;113&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.314</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.534</twLogDel><twRouteDel>4.079</twRouteDel><twTotDel>4.613</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2132"><twSlack>5.092</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.314</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>4.039</twRouteDel><twTotDel>5.092</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2133"><twSlack>5.674</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.872</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.314</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_226_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y189.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>5.186</twRouteDel><twTotDel>5.674</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X74Y189.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2134"><twSlack>4.122</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.765</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;113&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.971</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp></twPathDel><twLogDel>0.386</twLogDel><twRouteDel>3.736</twRouteDel><twTotDel>4.122</twTotDel><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2135"><twSlack>4.601</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.971</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.696</twRouteDel><twTotDel>4.601</twTotDel><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2136"><twSlack>5.183</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.872</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y186.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.971</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_225_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>4.843</twRouteDel><twTotDel>5.183</twTotDel><twPctLog>6.6</twPctLog><twPctRoute>93.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2137" twConstType="PATHDELAY" ><twConstHead uID="115"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.953</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X76Y188.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2138"><twConstPath anchorID="2139" twDataPathType="twDataPathFromToDelay"><twSlack>1.047</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>8.953</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">6.853</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>7.167</twRouteDel><twTotDel>8.953</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2140"><twConstPath anchorID="2141" twDataPathType="twDataPathFromToDelay"><twSlack>5.213</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>4.787</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.606</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>3.920</twRouteDel><twTotDel>4.787</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2142"><twConstPath anchorID="2143" twDataPathType="twDataPathFromToDelay"><twSlack>7.932</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>2.068</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;112&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>1.131</twRouteDel><twTotDel>2.068</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X76Y188.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2144"><twConstPath anchorID="2145" twDataPathType="twDataPathFromToDelay"><twSlack>1.167</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>8.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">6.853</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>7.320</twRouteDel><twTotDel>8.833</twTotDel><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2146"><twConstPath anchorID="2147" twDataPathType="twDataPathFromToDelay"><twSlack>5.333</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>4.667</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.606</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.073</twRouteDel><twTotDel>4.667</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2148"><twConstPath anchorID="2149" twDataPathType="twDataPathFromToDelay"><twSlack>8.052</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>1.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;112&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twComp></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>1.284</twRouteDel><twTotDel>1.948</twTotDel><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X76Y188.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2150"><twSlack>1.093</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;112&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.520</twLogDel><twRouteDel>0.573</twRouteDel><twTotDel>1.093</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2151"><twSlack>2.806</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>2.332</twRouteDel><twTotDel>2.806</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2152"><twSlack>5.455</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.292</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_228_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>4.416</twRouteDel><twTotDel>5.455</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X76Y188.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2153"><twSlack>1.107</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;112&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twComp></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>0.707</twRouteDel><twTotDel>1.107</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2154"><twSlack>2.820</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.466</twRouteDel><twTotDel>2.820</twTotDel><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2155"><twSlack>5.469</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.292</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_P_26</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_227_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>4.550</twRouteDel><twTotDel>5.469</twTotDel><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2156" twConstType="PATHDELAY" ><twConstHead uID="116"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.834</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X78Y191.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2157"><twConstPath anchorID="2158" twDataPathType="twDataPathFromToDelay"><twSlack>0.166</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>9.834</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.881</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.081</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y191.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>8.962</twRouteDel><twTotDel>9.834</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2159"><twConstPath anchorID="2160" twDataPathType="twDataPathFromToDelay"><twSlack>1.420</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>8.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.708</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.081</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y191.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>6.789</twRouteDel><twTotDel>8.580</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2161"><twConstPath anchorID="2162" twDataPathType="twDataPathFromToDelay"><twSlack>2.168</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>7.832</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.081</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y191.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>6.890</twRouteDel><twTotDel>7.832</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X78Y191.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2163"><twConstPath anchorID="2164" twDataPathType="twDataPathFromToDelay"><twSlack>1.660</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>8.340</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.881</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.863</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>7.744</twRouteDel><twTotDel>8.340</twTotDel><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2165"><twConstPath anchorID="2166" twDataPathType="twDataPathFromToDelay"><twSlack>2.914</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>7.086</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.708</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.863</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>5.571</twRouteDel><twTotDel>7.086</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2167"><twConstPath anchorID="2168" twDataPathType="twDataPathFromToDelay"><twSlack>3.662</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>6.338</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.863</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>5.672</twRouteDel><twTotDel>6.338</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X78Y191.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2169"><twSlack>4.645</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.534</twLogDel><twRouteDel>4.111</twRouteDel><twTotDel>4.645</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2170"><twSlack>5.275</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.794</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>4.222</twRouteDel><twTotDel>5.275</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2171"><twSlack>5.931</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.015</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_230_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>5.443</twRouteDel><twTotDel>5.931</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X78Y191.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2172"><twSlack>3.766</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.697</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp></twPathDel><twLogDel>0.386</twLogDel><twRouteDel>3.380</twRouteDel><twTotDel>3.766</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2173"><twSlack>4.396</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.794</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.697</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.491</twRouteDel><twTotDel>4.396</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2174"><twSlack>5.052</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.015</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.697</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_229_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>4.712</twRouteDel><twTotDel>5.052</twTotDel><twPctLog>6.7</twPctLog><twPctRoute>93.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2175" twConstType="PATHDELAY" ><twConstHead uID="117"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.156</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X77Y186.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2176"><twConstPath anchorID="2177" twDataPathType="twDataPathFromToDelay"><twSlack>1.844</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>8.156</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.621</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.020</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>6.641</twRouteDel><twTotDel>8.156</twTotDel><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2178"><twConstPath anchorID="2179" twDataPathType="twDataPathFromToDelay"><twSlack>2.126</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>7.874</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;110&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.020</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twComp></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>7.208</twRouteDel><twTotDel>7.874</twTotDel><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2180"><twConstPath anchorID="2181" twDataPathType="twDataPathFromToDelay"><twSlack>2.290</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>7.710</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.020</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>7.114</twRouteDel><twTotDel>7.710</twTotDel><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X77Y186.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2182"><twConstPath anchorID="2183" twDataPathType="twDataPathFromToDelay"><twSlack>1.868</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>8.132</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.621</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>6.291</twRouteDel><twTotDel>8.132</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2184"><twConstPath anchorID="2185" twDataPathType="twDataPathFromToDelay"><twSlack>2.150</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>7.850</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;110&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.992</twLogDel><twRouteDel>6.858</twRouteDel><twTotDel>7.850</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2186"><twConstPath anchorID="2187" twDataPathType="twDataPathFromToDelay"><twSlack>2.314</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>7.686</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>6.764</twRouteDel><twTotDel>7.686</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X77Y186.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2188"><twSlack>4.560</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.834</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>4.024</twRouteDel><twTotDel>4.560</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2189"><twSlack>4.703</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;110&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.582</twLogDel><twRouteDel>4.121</twRouteDel><twTotDel>4.703</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2190"><twSlack>5.017</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_232_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>3.916</twRouteDel><twTotDel>5.017</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X77Y186.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2191"><twSlack>4.559</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.834</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.385</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>4.219</twRouteDel><twTotDel>4.559</twTotDel><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2192"><twSlack>4.702</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X79Y186.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;110&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.385</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twComp></twPathDel><twLogDel>0.386</twLogDel><twRouteDel>4.316</twRouteDel><twTotDel>4.702</twTotDel><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2193"><twSlack>5.016</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.385</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_231_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>4.111</twRouteDel><twTotDel>5.016</twTotDel><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2194" twConstType="PATHDELAY" ><twConstHead uID="118"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.898</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X78Y184.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2195"><twConstPath anchorID="2196" twDataPathType="twDataPathFromToDelay"><twSlack>1.102</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>8.898</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.786</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.516</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>8.302</twRouteDel><twTotDel>8.898</twTotDel><twPctLog>6.7</twPctLog><twPctRoute>93.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2197"><twConstPath anchorID="2198" twDataPathType="twDataPathFromToDelay"><twSlack>2.191</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>7.809</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.778</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.516</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>6.294</twRouteDel><twTotDel>7.809</twTotDel><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2199"><twConstPath anchorID="2200" twDataPathType="twDataPathFromToDelay"><twSlack>5.164</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>4.836</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;109&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.516</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>4.176</twRouteDel><twTotDel>4.836</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X78Y184.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2201"><twConstPath anchorID="2202" twDataPathType="twDataPathFromToDelay"><twSlack>1.906</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>8.094</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.786</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.436</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y184.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>7.222</twRouteDel><twTotDel>8.094</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2203"><twConstPath anchorID="2204" twDataPathType="twDataPathFromToDelay"><twSlack>2.995</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>7.005</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.778</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.436</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y184.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>5.214</twRouteDel><twTotDel>7.005</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2205"><twConstPath anchorID="2206" twDataPathType="twDataPathFromToDelay"><twSlack>5.968</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>4.032</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;109&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.436</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y184.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.096</twRouteDel><twTotDel>4.032</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X78Y184.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2207"><twSlack>2.327</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;109&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y184.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>1.799</twRouteDel><twTotDel>2.327</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2208"><twSlack>4.323</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y184.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.323</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2209"><twSlack>4.893</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.951</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_234_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y184.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>4.405</twRouteDel><twTotDel>4.893</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X78Y184.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2210"><twSlack>2.804</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;109&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.079</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>2.424</twRouteDel><twTotDel>2.804</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2211"><twSlack>4.800</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A1</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.079</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.895</twRouteDel><twTotDel>4.800</twTotDel><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2212"><twSlack>5.370</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y184.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.951</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.079</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_233_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>5.030</twRouteDel><twTotDel>5.370</twTotDel><twPctLog>6.3</twPctLog><twPctRoute>93.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2213" twConstType="PATHDELAY" ><twConstHead uID="119"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.704</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X78Y182.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2214"><twConstPath anchorID="2215" twDataPathType="twDataPathFromToDelay"><twSlack>1.296</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>8.704</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.592</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.178</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>7.770</twRouteDel><twTotDel>8.704</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2216"><twConstPath anchorID="2217" twDataPathType="twDataPathFromToDelay"><twSlack>1.957</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>8.043</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.012</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.178</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>6.190</twRouteDel><twTotDel>8.043</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2218"><twConstPath anchorID="2219" twDataPathType="twDataPathFromToDelay"><twSlack>4.964</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>5.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;108&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.178</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.998</twLogDel><twRouteDel>4.038</twRouteDel><twTotDel>5.036</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X78Y182.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2220"><twConstPath anchorID="2221" twDataPathType="twDataPathFromToDelay"><twSlack>2.595</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>7.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.592</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>6.755</twRouteDel><twTotDel>7.405</twTotDel><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2222"><twConstPath anchorID="2223" twDataPathType="twDataPathFromToDelay"><twSlack>3.256</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>6.744</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.012</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>5.175</twRouteDel><twTotDel>6.744</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2224"><twConstPath anchorID="2225" twDataPathType="twDataPathFromToDelay"><twSlack>6.263</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>3.737</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;108&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.023</twRouteDel><twTotDel>3.737</twTotDel><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X78Y182.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2226"><twSlack>2.969</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;108&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.421</twRouteDel><twTotDel>2.969</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2227"><twSlack>4.967</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.979</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>3.894</twRouteDel><twTotDel>4.967</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2228"><twSlack>5.254</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.831</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_236_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>4.746</twRouteDel><twTotDel>5.254</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X78Y182.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2229"><twSlack>2.188</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;108&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.794</twRouteDel><twTotDel>2.188</twTotDel><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2230"><twSlack>4.186</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.979</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.267</twRouteDel><twTotDel>4.186</twTotDel><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2231"><twSlack>4.473</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.831</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_235_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>4.119</twRouteDel><twTotDel>4.473</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2232" twConstType="PATHDELAY" ><twConstHead uID="120"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.485</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X81Y179.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2233"><twConstPath anchorID="2234" twDataPathType="twDataPathFromToDelay"><twSlack>2.515</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>7.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.184</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>5.644</twRouteDel><twTotDel>7.485</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2235"><twConstPath anchorID="2236" twDataPathType="twDataPathFromToDelay"><twSlack>3.750</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>6.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>5.328</twRouteDel><twTotDel>6.250</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2237"><twConstPath anchorID="2238" twDataPathType="twDataPathFromToDelay"><twSlack>5.650</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>4.350</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y179.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>3.364</twRouteDel><twTotDel>4.350</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X81Y179.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2239"><twConstPath anchorID="2240" twDataPathType="twDataPathFromToDelay"><twSlack>3.089</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>6.911</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.184</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.212</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>5.396</twRouteDel><twTotDel>6.911</twTotDel><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2241"><twConstPath anchorID="2242" twDataPathType="twDataPathFromToDelay"><twSlack>4.324</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>5.676</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.212</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>5.080</twRouteDel><twTotDel>5.676</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2243"><twConstPath anchorID="2244" twDataPathType="twDataPathFromToDelay"><twSlack>6.224</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>3.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.212</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>3.116</twRouteDel><twTotDel>3.776</twTotDel><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X81Y179.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2245"><twSlack>2.552</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>1.976</twRouteDel><twTotDel>2.552</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2246"><twSlack>3.733</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.197</twRouteDel><twTotDel>3.733</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2247"><twSlack>4.668</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_238_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y179.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>3.567</twRouteDel><twTotDel>4.668</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X81Y179.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2248"><twSlack>2.201</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.323</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.821</twRouteDel><twTotDel>2.201</twTotDel><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2249"><twSlack>3.382</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.323</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>3.042</twRouteDel><twTotDel>3.382</twTotDel><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2250"><twSlack>4.317</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.323</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_237_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.412</twRouteDel><twTotDel>4.317</twTotDel><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2251" twConstType="PATHDELAY" ><twConstHead uID="121"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.813</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X80Y182.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2252"><twConstPath anchorID="2253" twDataPathType="twDataPathFromToDelay"><twSlack>2.187</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>7.813</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.844</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.373</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>7.217</twRouteDel><twTotDel>7.813</twTotDel><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2254"><twConstPath anchorID="2255" twDataPathType="twDataPathFromToDelay"><twSlack>2.787</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>7.213</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.325</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.373</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>5.698</twRouteDel><twTotDel>7.213</twTotDel><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2256"><twConstPath anchorID="2257" twDataPathType="twDataPathFromToDelay"><twSlack>6.322</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>3.678</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;106&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.373</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>3.678</twTotDel><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X80Y182.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2258"><twConstPath anchorID="2259" twDataPathType="twDataPathFromToDelay"><twSlack>2.307</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>7.693</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.844</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>6.836</twRouteDel><twTotDel>7.693</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2260"><twConstPath anchorID="2261" twDataPathType="twDataPathFromToDelay"><twSlack>2.907</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>7.093</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.325</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>1.776</twLogDel><twRouteDel>5.317</twRouteDel><twTotDel>7.093</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2262"><twConstPath anchorID="2263" twDataPathType="twDataPathFromToDelay"><twSlack>6.442</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>3.558</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;106&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y182.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.921</twLogDel><twRouteDel>2.637</twRouteDel><twTotDel>3.558</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X80Y182.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2264"><twSlack>1.982</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;106&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.506</twLogDel><twRouteDel>1.476</twRouteDel><twTotDel>1.982</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2265"><twSlack>4.399</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>1.031</twLogDel><twRouteDel>3.368</twRouteDel><twTotDel>4.399</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2266"><twSlack>4.645</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.015</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_240_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y182.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>4.179</twRouteDel><twTotDel>4.645</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X80Y182.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2267"><twSlack>2.098</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X102Y185.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;106&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.406</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.718</twRouteDel><twTotDel>2.098</twTotDel><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2268"><twSlack>4.515</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.406</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.610</twRouteDel><twTotDel>4.515</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2269"><twSlack>4.761</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.015</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.406</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_239_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>4.421</twRouteDel><twTotDel>4.761</twTotDel><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2270" twConstType="PATHDELAY" ><twConstHead uID="122"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.252</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X79Y188.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2271"><twConstPath anchorID="2272" twDataPathType="twDataPathFromToDelay"><twSlack>0.748</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>9.252</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.004</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.264</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>8.268</twRouteDel><twTotDel>9.252</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2273"><twConstPath anchorID="2274" twDataPathType="twDataPathFromToDelay"><twSlack>2.059</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>7.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.774</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.264</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>6.038</twRouteDel><twTotDel>7.941</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2275"><twConstPath anchorID="2276" twDataPathType="twDataPathFromToDelay"><twSlack>2.635</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>7.365</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.100</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.264</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>6.364</twRouteDel><twTotDel>7.365</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X79Y188.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2277"><twConstPath anchorID="2278" twDataPathType="twDataPathFromToDelay"><twSlack>1.145</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>8.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">5.004</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.201</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>8.205</twRouteDel><twTotDel>8.855</twTotDel><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2279"><twConstPath anchorID="2280" twDataPathType="twDataPathFromToDelay"><twSlack>2.456</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>7.544</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.774</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.201</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>5.975</twRouteDel><twTotDel>7.544</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2281"><twConstPath anchorID="2282" twDataPathType="twDataPathFromToDelay"><twSlack>3.032</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>6.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.100</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.201</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>6.301</twRouteDel><twTotDel>6.968</twTotDel><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X79Y188.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2283"><twSlack>4.372</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>3.814</twRouteDel><twTotDel>4.372</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2284"><twSlack>4.941</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>3.820</twRouteDel><twTotDel>4.941</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2285"><twSlack>5.697</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.157</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_242_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>5.141</twRouteDel><twTotDel>5.697</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X79Y188.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2286"><twSlack>4.131</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.945</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.775</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2287"><twSlack>4.700</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.945</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.781</twRouteDel><twTotDel>4.700</twTotDel><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2288"><twSlack>5.456</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y186.B2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.157</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y186.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_221_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.945</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_241_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>5.102</twRouteDel><twTotDel>5.456</twTotDel><twPctLog>6.5</twPctLog><twPctRoute>93.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2289" twConstType="PATHDELAY" ><twConstHead uID="123"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.091</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X70Y188.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2290"><twConstPath anchorID="2291" twDataPathType="twDataPathFromToDelay"><twSlack>0.909</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>9.091</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.729</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.766</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>8.495</twRouteDel><twTotDel>9.091</twTotDel><twPctLog>6.6</twPctLog><twPctRoute>93.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2292"><twConstPath anchorID="2293" twDataPathType="twDataPathFromToDelay"><twSlack>2.184</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>7.816</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.535</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.766</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>6.301</twRouteDel><twTotDel>7.816</twTotDel><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2294"><twConstPath anchorID="2295" twDataPathType="twDataPathFromToDelay"><twSlack>2.812</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>7.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;104&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.766</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>6.575</twRouteDel><twTotDel>7.188</twTotDel><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X70Y188.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2296"><twConstPath anchorID="2297" twDataPathType="twDataPathFromToDelay"><twSlack>1.128</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>8.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.729</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.271</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>8.000</twRouteDel><twTotDel>8.872</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2298"><twConstPath anchorID="2299" twDataPathType="twDataPathFromToDelay"><twSlack>2.403</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>7.597</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.535</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.271</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>5.806</twRouteDel><twTotDel>7.597</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2300"><twConstPath anchorID="2301" twDataPathType="twDataPathFromToDelay"><twSlack>3.031</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>6.969</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;104&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.271</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>6.080</twRouteDel><twTotDel>6.969</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X70Y188.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2302"><twSlack>4.190</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;104&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.979</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>3.700</twRouteDel><twTotDel>4.190</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2303"><twSlack>4.696</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.979</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>3.643</twRouteDel><twTotDel>4.696</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2304"><twSlack>5.364</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.897</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.979</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_244_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>4.876</twRouteDel><twTotDel>5.364</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X70Y188.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2305"><twSlack>4.295</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;104&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.232</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>3.953</twRouteDel><twTotDel>4.295</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2306"><twSlack>4.801</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.232</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.896</twRouteDel><twTotDel>4.801</twTotDel><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2307"><twSlack>5.469</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.897</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_209_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.232</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_243_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>5.129</twRouteDel><twTotDel>5.469</twTotDel><twPctLog>6.2</twPctLog><twPctRoute>93.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2308" twConstType="PATHDELAY" ><twConstHead uID="124"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.162</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X77Y188.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2309"><twConstPath anchorID="2310" twDataPathType="twDataPathFromToDelay"><twSlack>0.838</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>9.162</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">6.727</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>7.259</twRouteDel><twTotDel>9.162</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2311"><twConstPath anchorID="2312" twDataPathType="twDataPathFromToDelay"><twSlack>4.846</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>5.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.638</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.170</twRouteDel><twTotDel>5.154</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2313"><twConstPath anchorID="2314" twDataPathType="twDataPathFromToDelay"><twSlack>7.797</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>2.203</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.202</twRouteDel><twTotDel>2.203</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X77Y188.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2315"><twConstPath anchorID="2316" twDataPathType="twDataPathFromToDelay"><twSlack>1.134</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>8.866</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">6.727</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>7.297</twRouteDel><twTotDel>8.866</twTotDel><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2317"><twConstPath anchorID="2318" twDataPathType="twDataPathFromToDelay"><twSlack>5.142</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>4.858</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.638</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.208</twRouteDel><twTotDel>4.858</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2319"><twConstPath anchorID="2320" twDataPathType="twDataPathFromToDelay"><twSlack>8.093</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>1.907</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.240</twRouteDel><twTotDel>1.907</twTotDel><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X77Y188.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2321"><twSlack>1.206</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.648</twRouteDel><twTotDel>1.206</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2322"><twSlack>3.048</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.232</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>3.048</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2323"><twSlack>5.577</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.196</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_246_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y188.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>4.456</twRouteDel><twTotDel>5.577</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X77Y188.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2324"><twSlack>1.027</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.671</twRouteDel><twTotDel>1.027</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2325"><twSlack>2.869</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.232</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.515</twRouteDel><twTotDel>2.869</twTotDel><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2326"><twSlack>5.398</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.A5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.196</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y188.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_245_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>4.479</twRouteDel><twTotDel>5.398</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2327" twConstType="PATHDELAY" ><twConstHead uID="125"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.896</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X75Y186.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2328"><twConstPath anchorID="2329" twDataPathType="twDataPathFromToDelay"><twSlack>1.104</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>8.896</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">6.521</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>7.045</twRouteDel><twTotDel>8.896</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2330"><twConstPath anchorID="2331" twDataPathType="twDataPathFromToDelay"><twSlack>5.099</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>4.901</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>3.969</twRouteDel><twTotDel>4.901</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2332"><twConstPath anchorID="2333" twDataPathType="twDataPathFromToDelay"><twSlack>7.618</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>2.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>1.433</twRouteDel><twTotDel>2.382</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X75Y186.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2334"><twConstPath anchorID="2335" twDataPathType="twDataPathFromToDelay"><twSlack>1.473</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>8.527</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">6.521</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>7.014</twRouteDel><twTotDel>8.527</twTotDel><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2336"><twConstPath anchorID="2337" twDataPathType="twDataPathFromToDelay"><twSlack>5.468</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>4.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.938</twRouteDel><twTotDel>4.532</twTotDel><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2338"><twConstPath anchorID="2339" twDataPathType="twDataPathFromToDelay"><twSlack>7.987</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>2.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.402</twRouteDel><twTotDel>2.013</twTotDel><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X75Y186.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2340"><twSlack>1.306</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.760</twRouteDel><twTotDel>1.306</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2341"><twSlack>2.937</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.393</twRouteDel><twTotDel>2.937</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2342"><twSlack>5.446</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.055</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_248_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y186.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>4.337</twRouteDel><twTotDel>5.446</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X75Y186.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2343"><twSlack>1.103</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X78Y187.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.747</twRouteDel><twTotDel>1.103</twTotDel><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2344"><twSlack>2.734</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.380</twRouteDel><twTotDel>2.734</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2345"><twSlack>5.243</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">4.055</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y186.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_247_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>4.324</twRouteDel><twTotDel>5.243</twTotDel><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2346" twConstType="PATHDELAY" ><twConstHead uID="126"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.109</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X80Y183.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2347"><twConstPath anchorID="2348" twDataPathType="twDataPathFromToDelay"><twSlack>1.891</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>8.109</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.881</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.632</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>7.513</twRouteDel><twTotDel>8.109</twTotDel><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2349"><twConstPath anchorID="2350" twDataPathType="twDataPathFromToDelay"><twSlack>2.993</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>7.007</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.860</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.632</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>5.492</twRouteDel><twTotDel>7.007</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2351"><twConstPath anchorID="2352" twDataPathType="twDataPathFromToDelay"><twSlack>6.113</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>3.887</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.632</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>3.274</twRouteDel><twTotDel>3.887</twTotDel><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X80Y183.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2353"><twConstPath anchorID="2354" twDataPathType="twDataPathFromToDelay"><twSlack>1.893</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>8.107</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.881</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>7.250</twRouteDel><twTotDel>8.107</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2355"><twConstPath anchorID="2356" twDataPathType="twDataPathFromToDelay"><twSlack>2.995</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>7.005</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.860</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.776</twLogDel><twRouteDel>5.229</twRouteDel><twTotDel>7.005</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2357"><twConstPath anchorID="2358" twDataPathType="twDataPathFromToDelay"><twSlack>6.115</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>3.885</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>3.011</twRouteDel><twTotDel>3.885</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X80Y183.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2359"><twSlack>2.239</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.468</twLogDel><twRouteDel>1.771</twRouteDel><twTotDel>2.239</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2360"><twSlack>4.307</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.031</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>4.307</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2361"><twSlack>4.905</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.033</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_250_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>4.439</twRouteDel><twTotDel>4.905</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X80Y183.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2362"><twSlack>2.309</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.602</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>1.967</twRouteDel><twTotDel>2.309</twTotDel><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2363"><twSlack>4.377</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.602</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.472</twRouteDel><twTotDel>4.377</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2364"><twSlack>4.975</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">3.033</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.602</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_249_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>4.635</twRouteDel><twTotDel>4.975</twTotDel><twPctLog>6.8</twPctLog><twPctRoute>93.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2365" twConstType="PATHDELAY" ><twConstHead uID="127"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.585</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X74Y180.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2366"><twConstPath anchorID="2367" twDataPathType="twDataPathFromToDelay"><twSlack>2.415</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>7.585</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.468</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.245</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>6.713</twRouteDel><twTotDel>7.585</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2368"><twConstPath anchorID="2369" twDataPathType="twDataPathFromToDelay"><twSlack>2.792</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>7.208</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.172</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.245</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>5.417</twRouteDel><twTotDel>7.208</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2370"><twConstPath anchorID="2371" twDataPathType="twDataPathFromToDelay"><twSlack>6.120</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>3.880</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;100&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.245</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y180.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>2.991</twRouteDel><twTotDel>3.880</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X74Y180.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2372"><twConstPath anchorID="2373" twDataPathType="twDataPathFromToDelay"><twSlack>2.802</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>7.198</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.468</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>6.602</twRouteDel><twTotDel>7.198</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2374"><twConstPath anchorID="2375" twDataPathType="twDataPathFromToDelay"><twSlack>3.179</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>6.821</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.172</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>5.306</twRouteDel><twTotDel>6.821</twTotDel><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2376"><twConstPath anchorID="2377" twDataPathType="twDataPathFromToDelay"><twSlack>6.507</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>3.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;100&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>3.493</twTotDel><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X74Y180.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2378"><twSlack>2.296</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;100&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>1.806</twRouteDel><twTotDel>2.296</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2379"><twSlack>4.481</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.067</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>3.428</twRouteDel><twTotDel>4.481</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2380"><twSlack>4.603</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.754</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_252_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>4.115</twRouteDel><twTotDel>4.603</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X74Y180.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2381"><twSlack>2.048</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;100&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>1.706</twRouteDel><twTotDel>2.048</twTotDel><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2382"><twSlack>4.233</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.067</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.328</twRouteDel><twTotDel>4.233</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2383"><twSlack>4.355</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.754</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_251_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>4.015</twRouteDel><twTotDel>4.355</twTotDel><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2384" twConstType="PATHDELAY" ><twConstHead uID="128"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.448</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X76Y183.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2385"><twConstPath anchorID="2386" twDataPathType="twDataPathFromToDelay"><twSlack>2.552</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>7.448</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.980</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.953</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>5.933</twRouteDel><twTotDel>7.448</twTotDel><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2387"><twConstPath anchorID="2388" twDataPathType="twDataPathFromToDelay"><twSlack>3.555</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>6.445</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.896</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.953</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>5.849</twRouteDel><twTotDel>6.445</twTotDel><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2389"><twConstPath anchorID="2390" twDataPathType="twDataPathFromToDelay"><twSlack>5.797</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>4.203</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.953</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>3.590</twRouteDel><twTotDel>4.203</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X76Y183.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2391"><twConstPath anchorID="2392" twDataPathType="twDataPathFromToDelay"><twSlack>2.649</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>7.351</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.980</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.595</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>1.776</twLogDel><twRouteDel>5.575</twRouteDel><twTotDel>7.351</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2393"><twConstPath anchorID="2394" twDataPathType="twDataPathFromToDelay"><twSlack>3.652</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>6.348</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.896</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.595</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>5.491</twRouteDel><twTotDel>6.348</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2395"><twConstPath anchorID="2396" twDataPathType="twDataPathFromToDelay"><twSlack>5.894</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>4.106</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.595</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y183.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>3.232</twRouteDel><twTotDel>4.106</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X76Y183.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2397"><twSlack>2.419</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.468</twLogDel><twRouteDel>1.951</twRouteDel><twTotDel>2.419</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2398"><twSlack>3.771</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.734</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>3.305</twRouteDel><twTotDel>3.771</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2399"><twSlack>4.563</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.961</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_254_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>1.031</twLogDel><twRouteDel>3.532</twRouteDel><twTotDel>4.563</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X76Y183.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2400"><twSlack>2.485</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.763</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.143</twRouteDel><twTotDel>2.485</twTotDel><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2401"><twSlack>3.837</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.734</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.763</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>3.497</twRouteDel><twTotDel>3.837</twTotDel><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2402"><twSlack>4.629</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y183.D2</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.961</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.763</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_253_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.724</twRouteDel><twTotDel>4.629</twTotDel><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2403" twConstType="PATHDELAY" ><twConstHead uID="129"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.935</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X98Y181.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2404"><twConstPath anchorID="2405" twDataPathType="twDataPathFromToDelay"><twSlack>4.065</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>5.935</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.520</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>5.001</twRouteDel><twTotDel>5.935</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2406"><twConstPath anchorID="2407" twDataPathType="twDataPathFromToDelay"><twSlack>4.654</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>5.346</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.012</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>1.853</twLogDel><twRouteDel>3.493</twRouteDel><twTotDel>5.346</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2408"><twConstPath anchorID="2409" twDataPathType="twDataPathFromToDelay"><twSlack>7.997</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>2.003</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>1.052</twRouteDel><twTotDel>2.003</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X98Y181.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2410"><twConstPath anchorID="2411" twDataPathType="twDataPathFromToDelay"><twSlack>4.147</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>5.853</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">4.520</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.203</twRouteDel><twTotDel>5.853</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2412"><twConstPath anchorID="2413" twDataPathType="twDataPathFromToDelay"><twSlack>4.736</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>5.264</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">3.012</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.695</twRouteDel><twTotDel>5.264</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2414"><twConstPath anchorID="2415" twDataPathType="twDataPathFromToDelay"><twSlack>8.079</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>1.921</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.254</twRouteDel><twTotDel>1.921</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X98Y181.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2416"><twSlack>1.125</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.615</twRouteDel><twTotDel>1.125</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2417"><twSlack>3.317</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>2.244</twRouteDel><twTotDel>3.317</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2418"><twSlack>3.619</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.811</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_256_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>3.111</twRouteDel><twTotDel>3.619</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X98Y181.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2419"><twSlack>1.027</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X98Y184.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.671</twRouteDel><twTotDel>1.027</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2420"><twSlack>3.219</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.300</twRouteDel><twTotDel>3.219</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2421"><twSlack>3.521</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.811</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_255_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.167</twRouteDel><twTotDel>3.521</twTotDel><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2422" twConstType="PATHDELAY" ><twConstHead uID="130"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.580</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X99Y181.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2423"><twConstPath anchorID="2424" twDataPathType="twDataPathFromToDelay"><twSlack>4.420</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>5.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.948</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.677</twRouteDel><twTotDel>5.580</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2425"><twConstPath anchorID="2426" twDataPathType="twDataPathFromToDelay"><twSlack>5.413</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>4.587</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.874</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>3.603</twRouteDel><twTotDel>4.587</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2427"><twConstPath anchorID="2428" twDataPathType="twDataPathFromToDelay"><twSlack>7.594</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>2.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.422</twRouteDel><twTotDel>2.406</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X99Y181.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2429"><twConstPath anchorID="2430" twDataPathType="twDataPathFromToDelay"><twSlack>5.009</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>4.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">2.948</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.422</twRouteDel><twTotDel>4.991</twTotDel><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2431"><twConstPath anchorID="2432" twDataPathType="twDataPathFromToDelay"><twSlack>6.002</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>3.998</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.874</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.348</twRouteDel><twTotDel>3.998</twTotDel><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2433"><twConstPath anchorID="2434" twDataPathType="twDataPathFromToDelay"><twSlack>8.183</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>1.817</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.167</twRouteDel><twTotDel>1.817</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC&quot;
        TS_PLL_250_INST_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X99Y181.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2435"><twSlack>1.335</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.779</twRouteDel><twTotDel>1.335</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2436"><twSlack>2.647</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.091</twRouteDel><twTotDel>2.647</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2437"><twSlack>3.386</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_258_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y181.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.265</twRouteDel><twTotDel>3.386</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X99Y181.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2438"><twSlack>1.053</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y184.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X99Y184.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.699</twRouteDel><twTotDel>1.053</twTotDel><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2439"><twSlack>2.365</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DAC_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X91Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp><twBEL>SREG_CONTROL_INST/SPI_DAC_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D4</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DAC_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.011</twRouteDel><twTotDel>2.365</twTotDel><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2440"><twSlack>3.104</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp192.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>819</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_257_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.185</twRouteDel><twTotDel>3.104</twTotDel><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="2441"><twConstRollup name="TS_CLOCK" fullName="TS_CLOCK = PERIOD TIMEGRP &quot;CLOCK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.893" errors="0" errorRollup="0" items="0" itemsRollup="73544"/><twConstRollup name="TS_PLL_250_INST_clkout3" fullName="TS_PLL_250_INST_clkout3 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout3&quot; TS_CLOCK / 0.5         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="17.536" actualRollup="N/A" errors="0" errorRollup="0" items="828" itemsRollup="0"/><twConstRollup name="TS_PLL_250_INST_clkout1" fullName="TS_PLL_250_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout1&quot; TS_CLOCK / 2.5         HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_PLL_250_INST_clkout0" fullName="TS_PLL_250_INST_clkout0 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout0&quot; TS_CLOCK HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.893" actualRollup="9.834" errors="0" errorRollup="0" items="57224" itemsRollup="744"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.627" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.768" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.148" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.119" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.027" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.629" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.410" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.191" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.884" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.669" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.470" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.532" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.960" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.976" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.941" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.914" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.956" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.565" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.684" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.013" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.908" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.283" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.775" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.886" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.209" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.517" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.438" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.425" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.861" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.354" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.053" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.152" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.837" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.122" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.909" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.764" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.625" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.736" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.044" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.502" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.325" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.530" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.846" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.683" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.958" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.102" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.160" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.836" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.274" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.928" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.377" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.034" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.929" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.745" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.784" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.056" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.186" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.258" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.509" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.284" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.452" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.864" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.718" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.174" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.616" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.765" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.989" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.131" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.991" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.662" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.107" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.999" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.455" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.779" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.478" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.590" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.563" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.863" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.797" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.682" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.563" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.900" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.839" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.158" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.315" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.236" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.936" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.198" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.842" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.036" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.420" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.316" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.209" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.812" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.421" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.894" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.340" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.068" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.783" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.529" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.945" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.203" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.105" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.186" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.663" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.300" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.026" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.389" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.953" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.834" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.156" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.898" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.704" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.485" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.813" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.252" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.091" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.162" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.896" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.109" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.585" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.448" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.935" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.580" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_PLL_DESER_INST_clkout1" fullName="TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /         0.166666667 HIGH 50%;" type="child" depth="1" requirement="60.000" prefType="period" actual="47.619" actualRollup="N/A" errors="0" errorRollup="0" items="14748" itemsRollup="0"/><twConstRollup name="TS_CLOCK_DESER_1BIT" fullName="TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP &quot;CLOCK_DESER_1BIT&quot; TS_CLOCK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="2442">0</twUnmetConstCnt><twDataSheet anchorID="2443" twNameLen="15"><twClk2SUList anchorID="2444" twDestWidth="5"><twDest>CLOCK</twDest><twClk2SU><twSrc>CLOCK</twSrc><twRiseRise>11.983</twRiseRise><twFallRise>6.656</twFallRise><twRiseFall>6.415</twRiseFall><twFallFall>6.003</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="2445" twDestWidth="5"><twDest>RESET</twDest><twClk2SU><twSrc>CLOCK</twSrc><twRiseFall>9.834</twRiseFall></twClk2SU><twClk2SU><twSrc>RESET</twSrc><twRiseFall>1.981</twRiseFall><twFallFall>1.981</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="2446"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>73544</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>21318</twConnCnt></twConstCov><twStats anchorID="2447"><twMinPer>47.619</twMinPer><twFootnote number="1" /><twMaxFreq>21.000</twMaxFreq><twMaxFromToDel>9.834</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Dec 12 16:24:24 2016 </twTimestamp></twFoot><twClientInfo anchorID="2448"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 684 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
