<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="40" Path="/home/ubuntu/Desktop/lyra2rev3_pci_2T_2/lyra2rev3_pci_2T/lyra2rev3.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="f99969ec65e547349774abe0e38a953e"/>
    <Option Name="Part" Val="xcvu9p-fsgd2104-2L-e"/>
    <Option Name="CompiledLibDir" Val="$PPRDIR/../../monero/projs/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PPRDIR/../../../../../program_files2/modeltech64_10.5/vivado_lib"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PPRDIR/../../monero/projs/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="xilinx.com:vcu1525:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="/home/ubuntu/Desktop/lyra2rev3_pci_2T/lyra2rev3_pci_2T/lyra2rev3.cache/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/../../lyra2rev3_pci_2T/lyra2rev3/lyra2rev3.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/../../lyra2rev3_pci_2T/lyra2rev3/lyra2rev3.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSABoardId" Val="vcu1525"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="76"/>
    <Option Name="WTModelSimLaunchSim" Val="53"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="1"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="58"/>
    <Option Name="WTModelSimExportSim" Val="58"/>
    <Option Name="WTQuestaExportSim" Val="58"/>
    <Option Name="WTIesExportSim" Val="58"/>
    <Option Name="WTVcsExportSim" Val="58"/>
    <Option Name="WTRivieraExportSim" Val="58"/>
    <Option Name="WTActivehdlExportSim" Val="58"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Desktop/blake.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../xdma_0_ex.srcs/sources_1/imports/sources_1/imports/Desktop/blake.v"/>
          <Attr Name="ImportTime" Val="1563926856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Desktop/bmw.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../xdma_0_ex.srcs/sources_1/imports/sources_1/imports/Desktop/bmw.v"/>
          <Attr Name="ImportTime" Val="1564009342"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Desktop/cubehash.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../xdma_0_ex.srcs/sources_1/imports/sources_1/imports/Desktop/cubehash.v"/>
          <Attr Name="ImportTime" Val="1563910814"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Desktop/lyra2.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../xdma_0_ex.srcs/sources_1/imports/sources_1/imports/Desktop/lyra2.v"/>
          <Attr Name="ImportTime" Val="1564121671"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/lyra2rev3.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../xdma_0_ex.srcs/sources_1/imports/sources_1/new/lyra2rev3.v"/>
          <Attr Name="ImportTime" Val="1564011718"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/miner.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/pcie4_uscale_plus_0_ex.srcs/rtl/miner.v"/>
          <Attr Name="ImportTime" Val="1564129148"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/mmcm_blk.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/pcie4_uscale_plus_0_ex.srcs/rtl/mmcm_blk.v"/>
          <Attr Name="ImportTime" Val="1563547498"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/x13_fpga_0417/imports/mypio_ep_xpm_sdpram_wrap.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/mypio_ep_xpm_sdpram_wrap.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/x13_fpga_0417/imports/pcie_app_uscale.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pcie_app_uscale.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/x13_fpga_0417/imports/pio.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pio.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/x13_fpga_0417/imports/pio_ep.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pio_ep.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/x13_fpga_0417/imports/pio_ep_mem_access.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pio_ep_mem_access.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/x13_fpga_0417/imports/pio_intr_ctrl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pio_intr_ctrl.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/x13_fpga_0417/imports/pio_rx_engine.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pio_rx_engine.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/x13_fpga_0417/imports/pio_to_ctrl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pio_to_ctrl.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/x13_fpga_0417/imports/pio_tx_engine.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pio_tx_engine.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/tribus_core.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/pcie4_uscale_plus_0_ex.srcs/rtl/tribus_core.v"/>
          <Attr Name="ImportTime" Val="1564115683"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/tribus_regs.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/pcie4_uscale_plus_0_ex.srcs/rtl/tribus_regs.v"/>
          <Attr Name="ImportTime" Val="1563547498"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/tribus_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/pcie4_uscale_plus_0_ex.srcs/rtl/tribus_top.v"/>
          <Attr Name="ImportTime" Val="1563547498"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/x13_fpga_0417/imports/xilinx_pcie4_uscale_ep.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/xilinx_pcie4_uscale_ep.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="xilinx_pcie4_uscale_ep"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/imports/xilinx_pcie4_uscale_plus_x1y2.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/xilinx_pcie4_uscale_plus_x1y2.xdc"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/imports/xilinx_pcie4_uscale_plus_x1y2.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/miner_tb.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/board_common.vh">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/board_common.vh"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/pci_exp_usrapp_cfg.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pci_exp_usrapp_cfg.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/pci_exp_expect_tasks.vh">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pci_exp_expect_tasks.vh"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/pci_exp_usrapp_com.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pci_exp_usrapp_com.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/pci_exp_usrapp_rx.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pci_exp_usrapp_rx.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/tests.vh">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/tests.vh"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/pci_exp_usrapp_tx.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pci_exp_usrapp_tx.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/pcie_4_0_rp.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/pcie_4_0_rp.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/sys_clk_gen.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/sys_clk_gen.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/sys_clk_gen_ds.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/sys_clk_gen_ds.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/xilinx_pcie_uscale_rp.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/xilinx_pcie_uscale_rp.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/xp4_usp_smsw_model_core_top.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/xp4_usp_smsw_model_core_top.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/board.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/board.v"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/sample_tests.vh">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/imports/sample_tests.vh"/>
          <Attr Name="ImportTime" Val="1555557931"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="miner_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_dp1_ff_32x64" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_dp1_ff_32x64">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_dp1_ff_32x64/fifo_generator_dp1_ff_32x64.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/x13_fpga_0719_1/pcie4_uscale_plus_0_ex.srcs/sources_1/ip/fifo_generator_dp1_ff_32x64/fifo_generator_dp1_ff_32x64.xci"/>
          <Attr Name="ImportTime" Val="1563547498"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_dp1_ff_32x64"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="pcie4_uscale_plus_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/pcie4_uscale_plus_0">
      <File Path="$PSRCDIR/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../x13_fpga_0719_1/project_1/project_1.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0.xci"/>
          <Attr Name="ImportTime" Val="1529375628"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="pcie4_uscale_plus_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xcvu9p-fsgd2104-2L-e" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design">
          <Option Id="ResourceSharing">2</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_generator_dp1_ff_32x64_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_dp1_ff_32x64" Part="xcvu9p-fsgd2104-2L-e" ConstrsSet="fifo_generator_dp1_ff_32x64" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/fifo_generator_dp1_ff_32x64_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="pcie4_uscale_plus_0_synth_1" Type="Ft3:Synth" SrcSet="pcie4_uscale_plus_0" Part="xcvu9p-fsgd2104-2L-e" ConstrsSet="pcie4_uscale_plus_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/pcie4_uscale_plus_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_3" Type="Ft2:EntireDesign" Part="xcvu9p-fsgd2104-2L-e" ConstrsSet="constrs_1" Description="A placement variation for SSI devices to balance logic packing between SLRs." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_3" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_BalanceSLRs" Flow="Vivado Implementation 2019">
          <Desc>A placement variation for SSI devices to balance logic packing between SLRs.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">13</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_generator_dp1_ff_32x64_impl_1" Type="Ft2:EntireDesign" Part="xcvu9p-fsgd2104-2L-e" ConstrsSet="fifo_generator_dp1_ff_32x64" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="fifo_generator_dp1_ff_32x64_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="pcie4_uscale_plus_0_impl_1" Type="Ft2:EntireDesign" Part="xcvu9p-fsgd2104-2L-e" ConstrsSet="pcie4_uscale_plus_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="pcie4_uscale_plus_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board>
    <Jumpers/>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_3#impl_3_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_3#impl_3_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_3#impl_3_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_3#impl_3_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_3#impl_3_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
  <BootPmcSettings Version="1" Minor="0">
    <Parameters>
      <Parameter Name="PMC_CDO.ATTRS.LOADADDR" Value="" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_FB_CLK" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_FREQ" Value="300" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_BUS_WIDTH" Value="x1" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_DATA_MODE" Value="Single" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_FREQ" Value="200" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_SLOT_TYPE" Value="SD 2.0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_DATA_TRANSFER_MODE" Value="4Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_FREQ" Value="200" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_SLOT_TYPE" Value="SD 2.0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_DATA_TRANSFER_MODE" Value="4Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.OSPI_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.OSPI_FREQ" Value="300" Type="string"/>
      <Parameter Name="BOOT.USB_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SMAP_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SMAP_DATA_WIDTH" Value="32 Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.OSC_FREQ" Value="33.333" Type="string"/>
      <Parameter Name="BOOT.SECONDARY.PCIE_ENABLE" Value="0" Type="string"/>
    </Parameters>
  </BootPmcSettings>
</Project>
