<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F407_RCC: system/include/stm32f4-hal/stm32f4xx_hal_dma.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F407_RCC
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f4xx__hal__dma_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f4xx_hal_dma.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of DMA HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx__hal__def_8h_source.html">stm32f4xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f4xx__hal__dma__ex_8h_source.html">stm32f4xx_hal_dma_ex.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f4xx_hal_dma.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__hal__dma_8h__incl.png" border="0" usemap="#asystem_2include_2stm32f4-hal_2stm32f4xx__hal__dma_8h" alt=""/></div>
<map name="asystem_2include_2stm32f4-hal_2stm32f4xx__hal__dma_8h" id="asystem_2include_2stm32f4-hal_2stm32f4xx__hal__dma_8h">
<area shape="rect" title="Header file of DMA HAL module." alt="" coords="127,5,302,47"/>
<area shape="rect" href="stm32f4xx__hal__def_8h.html" title="This file contains HAL common defines, enumeration, macros and structures definitions." alt="" coords="144,169,285,196"/>
<area shape="rect" href="stm32f4xx__hal__dma__ex_8h.html" title="Header file of DMA HAL extension module." alt="" coords="191,95,361,121"/>
<area shape="rect" href="stm32f4xx_8h.html" title="CMSIS STM32F4xx Device Peripheral Access Layer Header File." alt="" coords="5,244,99,271"/>
<area shape="rect" href="stm32__hal__legacy_8h.html" title="This file contains aliases definition for the STM32Cube HAL constants macros and functions maintained..." alt="" coords="123,244,307,271"/>
<area shape="rect" title=" " alt="" coords="331,244,392,271"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__hal__dma_8h__dep__incl.png" border="0" usemap="#asystem_2include_2stm32f4-hal_2stm32f4xx__hal__dma_8hdep" alt=""/></div>
<map name="asystem_2include_2stm32f4-hal_2stm32f4xx__hal__dma_8hdep" id="asystem_2include_2stm32f4-hal_2stm32f4xx__hal__dma_8hdep">
<area shape="rect" title="Header file of DMA HAL module." alt="" coords="4639,5,4814,47"/>
<area shape="rect" href="stm32f4xx__hal__conf_8h.html" title=" " alt="" coords="4561,102,4711,143"/>
<area shape="rect" href="stm32f4xx__hal__conf__template_8h.html" title="HAL configuration template file. This file should be copied to the application folder and renamed to ..." alt="" coords="4736,95,4899,151"/>
<area shape="rect" href="stm32f4xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver." alt="" coords="4556,199,4716,240"/>
<area shape="rect" href="src_2__initialize__hardware_8c.html" title=" " alt="" coords="5,303,173,329"/>
<area shape="rect" href="stm32f4xx__hal__msp_8c.html" title=" " alt="" coords="197,303,368,329"/>
<area shape="rect" href="stm32f4xx__hal_8c.html" title="HAL module driver. This is the common part of the HAL initialization." alt="" coords="393,295,535,337"/>
<area shape="rect" href="stm32f4xx__hal__adc_8c.html" title="This file provides firmware functions to manage the following functionalities of the Analog to Digita..." alt="" coords="560,295,731,337"/>
<area shape="rect" href="stm32f4xx__hal__adc__ex_8c.html" title="This file provides firmware functions to manage the following functionalities of the ADC extension pe..." alt="" coords="755,295,946,337"/>
<area shape="rect" href="stm32f4xx__hal__can_8c.html" title="This file provides firmware functions to manage the following functionalities of the Controller Area ..." alt="" coords="971,295,1141,337"/>
<area shape="rect" href="stm32f4xx__hal__cec_8c.html" title="CEC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="1165,295,1336,337"/>
<area shape="rect" href="stm32f4xx__hal__cortex_8c.html" title="CORTEX HAL module driver. This file provides firmware functions to manage the following functionaliti..." alt="" coords="1361,295,1546,337"/>
<area shape="rect" href="stm32f4xx__hal__crc_8c.html" title="CRC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="1570,295,1737,337"/>
<area shape="rect" href="stm32f4xx__hal__cryp_8c.html" title="CRYP HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="1761,295,1935,337"/>
<area shape="rect" href="stm32f4xx__hal__cryp__ex_8c.html" title="Extended CRYP HAL module driver This file provides firmware functions to manage the following functio..." alt="" coords="1960,295,2155,337"/>
<area shape="rect" href="stm32f4xx__hal__dac_8c.html" title="DAC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2179,295,2349,337"/>
<area shape="rect" href="stm32f4xx__hal__dac__ex_8c.html" title="DAC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2374,295,2565,337"/>
<area shape="rect" href="stm32f4xx__hal__dcmi_8c.html" title="DCMI HAL module driver This file provides firmware functions to manage the following functionalities ..." alt="" coords="2589,295,2766,337"/>
<area shape="rect" href="stm32f4xx__hal__dcmi__ex_8c.html" title="DCMI Extension HAL module driver This file provides firmware functions to manage the following functi..." alt="" coords="2790,295,2989,337"/>
<area shape="rect" href="stm32f4xx__hal__dfsdm_8c.html" title="This file provides firmware functions to manage the following functionalities of the Digital Filter f..." alt="" coords="3013,295,3197,337"/>
<area shape="rect" href="stm32f4xx__hal__dma_8c.html" title="DMA HAL module driver." alt="" coords="3222,295,3397,337"/>
<area shape="rect" href="stm32f4xx__hal__dma2d_8c.html" title="DMA2D HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="3421,295,3609,337"/>
<area shape="rect" href="stm32f4xx__hal__dma__ex_8c.html" title="DMA Extension HAL module driver This file provides firmware functions to manage the following functio..." alt="" coords="3633,295,3828,337"/>
<area shape="rect" href="stm32f4xx__hal__dsi_8c.html" title="DSI HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="3853,295,4019,337"/>
<area shape="rect" href="stm32f4xx__hal__eth_8c.html" title="ETH HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="4043,295,4210,337"/>
<area shape="rect" href="stm32f4xx__hal__flash_8c.html" title="FLASH HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="4235,295,4411,337"/>
<area shape="rect" href="stm32f4xx__hal__flash__ex_8c.html" title="Extended FLASH HAL module driver. This file provides firmware functions to manage the following funct..." alt="" coords="4435,295,4632,337"/>
<area shape="rect" href="stm32f4xx__hal__flash__ramfunc_8c.html" title="FLASH RAMFUNC module driver. This file provides a FLASH firmware functions which should be executed f..." alt="" coords="4656,288,4821,344"/>
<area shape="rect" href="stm32f4xx__hal__fmpi2c_8c.html" title="FMPI2C HAL module driver. This file provides firmware functions to manage the following functionaliti..." alt="" coords="4845,295,5032,337"/>
<area shape="rect" href="stm32f4xx__hal__fmpi2c__ex_8c.html" title="FMPI2C Extended HAL module driver. This file provides firmware functions to manage the following func..." alt="" coords="5056,295,5264,337"/>
<area shape="rect" href="stm32f4xx__hal__gpio_8c.html" title="GPIO HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="5288,295,5461,337"/>
<area shape="rect" href="stm32f4xx__hal__hash_8c.html" title="HASH HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="5486,295,5663,337"/>
<area shape="rect" href="stm32f4xx__hal__hash__ex_8c.html" title="HASH HAL Extension module driver. This file provides firmware functions to manage the following funct..." alt="" coords="5687,295,5886,337"/>
<area shape="rect" href="stm32f4xx__hal__hcd_8c.html" title="HCD HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="5911,295,6081,337"/>
<area shape="rect" href="stm32f4xx__hal__i2c_8c.html" title="I2C HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="6106,295,6273,337"/>
<area shape="rect" href="stm32f4xx__hal__i2c__ex_8c.html" title="I2C Extension HAL module driver. This file provides firmware functions to manage the following functi..." alt="" coords="6297,295,6484,337"/>
<area shape="rect" href="stm32f4xx__hal__i2s_8c.html" title="I2S HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="6509,295,6675,337"/>
<area shape="rect" href="stm32f4xx__hal__i2s__ex_8c.html" title="I2S HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="6700,295,6887,337"/>
<area shape="rect" href="stm32f4xx__hal__irda_8c.html" title="IRDA HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="6911,295,7081,337"/>
<area shape="rect" href="stm32f4xx__hal__iwdg_8c.html" title="IWDG HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="7106,295,7281,337"/>
<area shape="rect" href="stm32f4xx__hal__lptim_8c.html" title="LPTIM HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="7305,295,7482,337"/>
<area shape="rect" href="stm32f4xx__hal__ltdc_8c.html" title="LTDC HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="7507,295,7677,337"/>
<area shape="rect" href="stm32f4xx__hal__ltdc__ex_8c.html" title="LTDC Extension HAL module driver." alt="" coords="7702,295,7893,337"/>
<area shape="rect" href="stm32f4xx__hal__msp__template_8c.html" title="This file contains the HAL System and Peripheral (PPP) MSP initialization and de&#45;initialization funct..." alt="" coords="7917,288,8080,344"/>
<area shape="rect" href="stm32f4xx__hal__nand_8c.html" title="NAND HAL module driver. This file provides a generic firmware to drive NAND memories mounted as exter..." alt="" coords="8105,295,8282,337"/>
<area shape="rect" href="stm32f4xx__hal__nor_8c.html" title="NOR HAL module driver. This file provides a generic firmware to drive NOR memories mounted as externa..." alt="" coords="8306,295,8473,337"/>
<area shape="rect" href="stm32f4xx__hal__pccard_8c.html" title="PCCARD HAL module driver. This file provides a generic firmware to drive PCCARD memories mounted as e..." alt="" coords="8497,295,8685,337"/>
<area shape="rect" href="stm32f4xx__hal__pcd_8c.html" title="PCD HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="8709,295,8880,337"/>
<area shape="rect" href="stm32f4xx__hal__pcd__ex_8c.html" title="PCD HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="8905,295,9095,337"/>
<area shape="rect" href="stm32f4xx__hal__pwr_8c.html" title="PWR HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="9119,295,9289,337"/>
</map>
</div>
</div>
<p><a href="stm32f4xx__hal__dma_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Configuration Structure definition.  <a href="struct_d_m_a___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA handle Structure definition.  <a href="struct_____d_m_a___handle_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaad4009390bfbe05a1bb7115d03c25a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gaad4009390bfbe05a1bb7115d03c25a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9882442c5f8f0170917934bbee1cc92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga9882442c5f8f0170917934bbee1cc92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019411712b9aee1d34b57d029a461fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#ga019411712b9aee1d34b57d029a461fa4">HAL_DMA_ERROR_FE</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga019411712b9aee1d34b57d029a461fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac48184446aea8f467483382fc6689b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#gabac48184446aea8f467483382fc6689b">HAL_DMA_ERROR_DME</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gabac48184446aea8f467483382fc6689b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf6a5b8881ff36ed4316a29bbfb5b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga6cf6a5b8881ff36ed4316a29bbfb5b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aaaad3b88a77147d1e3daa3a3ad9e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#ga5aaaad3b88a77147d1e3daa3a3ad9e60">HAL_DMA_ERROR_PARAM</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga5aaaad3b88a77147d1e3daa3a3ad9e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7526e686427f26bf3b6af062d5a690b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:gab7526e686427f26bf3b6af062d5a690b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7432f31f9972e1c0a398a3f20587d118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga7432f31f9972e1c0a398a3f20587d118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7de138931e93a90fc6c4eab5916bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#gabd7de138931e93a90fc6c4eab5916bbe">DMA_CHANNEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gabd7de138931e93a90fc6c4eab5916bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283364370e9876af6406b9fa70e2944f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#ga283364370e9876af6406b9fa70e2944f">DMA_CHANNEL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga283364370e9876af6406b9fa70e2944f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9688f3e78cbc2109d214b7ca049e22df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#ga9688f3e78cbc2109d214b7ca049e22df">DMA_CHANNEL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga9688f3e78cbc2109d214b7ca049e22df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac689673fec4d72ede49a0d657e3a7e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#gac689673fec4d72ede49a0d657e3a7e70">DMA_CHANNEL_3</a>&#160;&#160;&#160;((uint32_t)0x06000000U)</td></tr>
<tr class="separator:gac689673fec4d72ede49a0d657e3a7e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b51f5b39e23b28ad99520ad5be596f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#ga51b51f5b39e23b28ad99520ad5be596f">DMA_CHANNEL_4</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga51b51f5b39e23b28ad99520ad5be596f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbaa82f3cff89858e50363c04ed0cca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#gafbaa82f3cff89858e50363c04ed0cca0">DMA_CHANNEL_5</a>&#160;&#160;&#160;((uint32_t)0x0A000000U)</td></tr>
<tr class="separator:gafbaa82f3cff89858e50363c04ed0cca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23679661d8da3bc1aaacc62f99821f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#gad23679661d8da3bc1aaacc62f99821f7">DMA_CHANNEL_6</a>&#160;&#160;&#160;((uint32_t)0x0C000000U)</td></tr>
<tr class="separator:gad23679661d8da3bc1aaacc62f99821f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ff4e8675a3991feb20e385242f34ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#ga77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>&#160;&#160;&#160;((uint32_t)0x0E000000U)</td></tr>
<tr class="separator:ga77ff4e8675a3991feb20e385242f34ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2cbf03ecae6804ae4a6f60a3e37c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___data__transfer__direction.html#gacb2cbf03ecae6804ae4a6f60a3e37c12">DMA_PERIPH_TO_MEMORY</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gacb2cbf03ecae6804ae4a6f60a3e37c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e76fc559a2d5c766c969e6e921b1ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e">DMA_SxCR_DIR_0</a>)</td></tr>
<tr class="separator:ga9e76fc559a2d5c766c969e6e921b1ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0695035d725855ccf64d2d8452a33810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae">DMA_SxCR_DIR_1</a>)</td></tr>
<tr class="separator:ga0695035d725855ccf64d2d8452a33810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d84e5805302516d26c06fb4497a346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__incremented__mode.html#gab6d84e5805302516d26c06fb4497a346">DMA_PINC_ENABLE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>)</td></tr>
<tr class="separator:gab6d84e5805302516d26c06fb4497a346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e2aff2973d1a8f01d5d7b6e4894f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__incremented__mode.html#ga63e2aff2973d1a8f01d5d7b6e4894f39">DMA_PINC_DISABLE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga63e2aff2973d1a8f01d5d7b6e4894f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d30885699cc8378562316ff4fed1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__incremented__mode.html#ga43d30885699cc8378562316ff4fed1cd">DMA_MINC_ENABLE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>)</td></tr>
<tr class="separator:ga43d30885699cc8378562316ff4fed1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32625330516c188151743473fad97a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__incremented__mode.html#ga32625330516c188151743473fad97a33">DMA_MINC_DISABLE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga32625330516c188151743473fad97a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b8c8f5ec95f10d26d6c5b1c9136730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__data__size.html#ga55b8c8f5ec95f10d26d6c5b1c9136730">DMA_PDATAALIGN_BYTE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga55b8c8f5ec95f10d26d6c5b1c9136730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08bfd907442dba5358830b247135bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__data__size.html#gac08bfd907442dba5358830b247135bcc">DMA_PDATAALIGN_HALFWORD</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f">DMA_SxCR_PSIZE_0</a>)</td></tr>
<tr class="separator:gac08bfd907442dba5358830b247135bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad50e97cbc4a726660db9c3f42ac93b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__data__size.html#gaad50e97cbc4a726660db9c3f42ac93b0">DMA_PDATAALIGN_WORD</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302">DMA_SxCR_PSIZE_1</a>)</td></tr>
<tr class="separator:gaad50e97cbc4a726660db9c3f42ac93b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed07bddf736298eba11508382ea4d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51">DMA_MDATAALIGN_BYTE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga9ed07bddf736298eba11508382ea4d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7355971c0da34a7ffe50ec87403071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071">DMA_MDATAALIGN_HALFWORD</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f">DMA_SxCR_MSIZE_0</a>)</td></tr>
<tr class="separator:ga2c7355971c0da34a7ffe50ec87403071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8812da819f18c873249074f3920220b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__data__size.html#ga8812da819f18c873249074f3920220b2">DMA_MDATAALIGN_WORD</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263">DMA_SxCR_MSIZE_1</a>)</td></tr>
<tr class="separator:ga8812da819f18c873249074f3920220b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04941acfbbdefc53e1e08133cffa3b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__mode.html#ga04941acfbbdefc53e1e08133cffa3b8a">DMA_NORMAL</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga04941acfbbdefc53e1e08133cffa3b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c4f425cba13edffb3c831c036c91e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__mode.html#ga4c4f425cba13edffb3c831c036c91e01">DMA_CIRCULAR</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>)</td></tr>
<tr class="separator:ga4c4f425cba13edffb3c831c036c91e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7974ee645c8e275a2297cf37eec9e022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__mode.html#ga7974ee645c8e275a2297cf37eec9e022">DMA_PFCTRL</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>)</td></tr>
<tr class="separator:ga7974ee645c8e275a2297cf37eec9e022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1ed2bc9229ba3c953002bcf3a72130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___priority__level.html#ga0d1ed2bc9229ba3c953002bcf3a72130">DMA_PRIORITY_LOW</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga0d1ed2bc9229ba3c953002bcf3a72130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6fbeee76fd4a02cbed64365bb4c1781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___priority__level.html#gad6fbeee76fd4a02cbed64365bb4c1781">DMA_PRIORITY_MEDIUM</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6">DMA_SxCR_PL_0</a>)</td></tr>
<tr class="separator:gad6fbeee76fd4a02cbed64365bb4c1781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2f5c5e22895f8b4bd52a27ec6cae2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___priority__level.html#ga6b2f5c5e22895f8b4bd52a27ec6cae2a">DMA_PRIORITY_HIGH</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77">DMA_SxCR_PL_1</a>)</td></tr>
<tr class="separator:ga6b2f5c5e22895f8b4bd52a27ec6cae2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed0542331a4d875d1d8d5b2878e9372c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___priority__level.html#gaed0542331a4d875d1d8d5b2878e9372c">DMA_PRIORITY_VERY_HIGH</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>)</td></tr>
<tr class="separator:gaed0542331a4d875d1d8d5b2878e9372c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec22b199f9da9214bf908d7edbcd83e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__direct__mode.html#gaec22b199f9da9214bf908d7edbcd83e8">DMA_FIFOMODE_DISABLE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gaec22b199f9da9214bf908d7edbcd83e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18709570bed6b9112520701c482fbe4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__direct__mode.html#ga18709570bed6b9112520701c482fbe4b">DMA_FIFOMODE_ENABLE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>)</td></tr>
<tr class="separator:ga18709570bed6b9112520701c482fbe4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4debbd5733190b61b2115613d4b3658b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga4debbd5733190b61b2115613d4b3658b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b071aa3a3bfc936017f12fb956c56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8">DMA_SxFCR_FTH_0</a>)</td></tr>
<tr class="separator:gad2b071aa3a3bfc936017f12fb956c56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e4ba12bae8440421e6672795d71223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1">DMA_SxFCR_FTH_1</a>)</td></tr>
<tr class="separator:gae1e4ba12bae8440421e6672795d71223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de463bb24dc12fe7bbb300e1e4493f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>)</td></tr>
<tr class="separator:ga5de463bb24dc12fe7bbb300e1e4493f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e94b7250e6a4f53d702b42b15796953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__burst.html#ga4e94b7250e6a4f53d702b42b15796953">DMA_MBURST_SINGLE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga4e94b7250e6a4f53d702b42b15796953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9efcb13b2f0a715edb931dde213c000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__burst.html#gac9efcb13b2f0a715edb931dde213c000">DMA_MBURST_INC4</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca">DMA_SxCR_MBURST_0</a>)</td></tr>
<tr class="separator:gac9efcb13b2f0a715edb931dde213c000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8834930bb3b93cd3fcf04660b6933d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__burst.html#ga4b8834930bb3b93cd3fcf04660b6933d">DMA_MBURST_INC8</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>)</td></tr>
<tr class="separator:ga4b8834930bb3b93cd3fcf04660b6933d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7812aea620b09c4f4281d614d86e6094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__burst.html#ga7812aea620b09c4f4281d614d86e6094">DMA_MBURST_INC16</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>)</td></tr>
<tr class="separator:ga7812aea620b09c4f4281d614d86e6094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__burst.html#ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff">DMA_PBURST_SINGLE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc54efc746528ed9e0173dad956f7caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__burst.html#gacc54efc746528ed9e0173dad956f7caf">DMA_PBURST_INC4</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16">DMA_SxCR_PBURST_0</a>)</td></tr>
<tr class="separator:gacc54efc746528ed9e0173dad956f7caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76dd9b208c8606e8c5ae7abf8c26532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__burst.html#gaf76dd9b208c8606e8c5ae7abf8c26532">DMA_PBURST_INC8</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda">DMA_SxCR_PBURST_1</a>)</td></tr>
<tr class="separator:gaf76dd9b208c8606e8c5ae7abf8c26532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705a631ea96b34aa5afa7fed06a487e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__burst.html#ga705a631ea96b34aa5afa7fed06a487e0">DMA_PBURST_INC16</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>)</td></tr>
<tr class="separator:ga705a631ea96b34aa5afa7fed06a487e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e83dd277e0d3e5635cf8ce8dfd6e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>)</td></tr>
<tr class="separator:ga06e83dd277e0d3e5635cf8ce8dfd6e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf11c572b9797e04a14b105fdc2e5f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>)</td></tr>
<tr class="separator:gadf11c572b9797e04a14b105fdc2e5f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d92649d2a0146f663ff253d8f3b59e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>)</td></tr>
<tr class="separator:gaf9d92649d2a0146f663ff253d8f3b59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71137443f7bdced1ee80697596e9ea98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>)</td></tr>
<tr class="separator:ga71137443f7bdced1ee80697596e9ea98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93164ec039fc5579662c382e68d7d13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga93164ec039fc5579662c382e68d7d13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f44b274316a463c9302d770b8205640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a>&#160;&#160;&#160;((uint32_t)0x00800001U)</td></tr>
<tr class="separator:ga6f44b274316a463c9302d770b8205640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0e6da831d62bc84e9e28e59b8e9ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a>&#160;&#160;&#160;((uint32_t)0x00800004U)</td></tr>
<tr class="separator:gaee0e6da831d62bc84e9e28e59b8e9ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98ef70ba0c1498d4c967a10b3f6e67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gab98ef70ba0c1498d4c967a10b3f6e67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976fee242270824013f1fc0b6bd4c446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga976fee242270824013f1fc0b6bd4c446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19dfe70176841c6972818e279ba02436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:ga19dfe70176841c6972818e279ba02436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a04159a9a7c434ac02e5c6ff630b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga16a04159a9a7c434ac02e5c6ff630b2e">DMA_FLAG_FEIF1_5</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga16a04159a9a7c434ac02e5c6ff630b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae665bbda7f888f0b8ac3d10688bfc5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaae665bbda7f888f0b8ac3d10688bfc5d">DMA_FLAG_DMEIF1_5</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:gaae665bbda7f888f0b8ac3d10688bfc5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4c5bac7bdcdb23b4d38186e918ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga9d4c5bac7bdcdb23b4d38186e918ae9e">DMA_FLAG_TEIF1_5</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga9d4c5bac7bdcdb23b4d38186e918ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9522a20a6ace45958413034b7f3af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2c9522a20a6ace45958413034b7f3af8">DMA_FLAG_HTIF1_5</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:ga2c9522a20a6ace45958413034b7f3af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9546185449ae979fad0aa5e33310c0ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga9546185449ae979fad0aa5e33310c0ab">DMA_FLAG_TCIF1_5</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga9546185449ae979fad0aa5e33310c0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba3e6950c089013f9f675b83d78cab5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaba3e6950c089013f9f675b83d78cab5c">DMA_FLAG_FEIF2_6</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:gaba3e6950c089013f9f675b83d78cab5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8963d8e64fa5610d7617d8fe81c76704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga8963d8e64fa5610d7617d8fe81c76704">DMA_FLAG_DMEIF2_6</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga8963d8e64fa5610d7617d8fe81c76704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7801bd49cbbe19be612718965e8c675e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga7801bd49cbbe19be612718965e8c675e">DMA_FLAG_TEIF2_6</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga7801bd49cbbe19be612718965e8c675e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae0054d63c453a14b6d3822c503e7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2ae0054d63c453a14b6d3822c503e7b4">DMA_FLAG_HTIF2_6</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga2ae0054d63c453a14b6d3822c503e7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8096a50b81e30e474e2b1148b55a983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab8096a50b81e30e474e2b1148b55a983">DMA_FLAG_TCIF2_6</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gab8096a50b81e30e474e2b1148b55a983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8077c9d9c55c53024c9f90e7f2c76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaea8077c9d9c55c53024c9f90e7f2c76f">DMA_FLAG_FEIF3_7</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gaea8077c9d9c55c53024c9f90e7f2c76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3053e2fb5ef245cf9c847c4de3fd1732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga3053e2fb5ef245cf9c847c4de3fd1732">DMA_FLAG_DMEIF3_7</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:ga3053e2fb5ef245cf9c847c4de3fd1732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7070307dcd59da45137962c521a06562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga7070307dcd59da45137962c521a06562">DMA_FLAG_TEIF3_7</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga7070307dcd59da45137962c521a06562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139d44f447ab2cf5c18311cf6b6ee6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga139d44f447ab2cf5c18311cf6b6ee6e2">DMA_FLAG_HTIF3_7</a>&#160;&#160;&#160;((uint32_t)0x04000000U)</td></tr>
<tr class="separator:ga139d44f447ab2cf5c18311cf6b6ee6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acf62e6807442dd5b611d95d1617b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga4acf62e6807442dd5b611d95d1617b98">DMA_FLAG_TCIF3_7</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga4acf62e6807442dd5b611d95d1617b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcee34f0999c8eafd37de2f69daa0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaadcee34f0999c8eafd37de2f69daa0ac">__HAL_DMA_RESET_HANDLE_STATE</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;State = <a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a>)</td></tr>
<tr class="memdesc:gaadcee34f0999c8eafd37de2f69daa0ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset DMA handle state.  <a href="group___d_m_a.html#gaadcee34f0999c8eafd37de2f69daa0ac">More...</a><br /></td></tr>
<tr class="separator:gaadcee34f0999c8eafd37de2f69daa0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0ff408d25904040b9d23ee7f6af080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga8f0ff408d25904040b9d23ee7f6af080">__HAL_DMA_GET_FS</a>(__HANDLE__)&#160;&#160;&#160;(((__HANDLE__)-&gt;Instance-&gt;FCR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a>)))</td></tr>
<tr class="memdesc:ga8f0ff408d25904040b9d23ee7f6af080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream FIFO filled level.  <a href="group___d_m_a.html#ga8f0ff408d25904040b9d23ee7f6af080">More...</a><br /></td></tr>
<tr class="separator:ga8f0ff408d25904040b9d23ee7f6af080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93900b3ef3f87ef924eb887279a434b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;CR |=  <a class="el" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>)</td></tr>
<tr class="memdesc:ga93900b3ef3f87ef924eb887279a434b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified DMA Stream.  <a href="group___d_m_a.html#ga93900b3ef3f87ef924eb887279a434b4">More...</a><br /></td></tr>
<tr class="separator:ga93900b3ef3f87ef924eb887279a434b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeef4c5e8c3f015cdecc0f37bbe063dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;CR &amp;=  ~<a class="el" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>)</td></tr>
<tr class="memdesc:gafeef4c5e8c3f015cdecc0f37bbe063dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified DMA Stream.  <a href="group___d_m_a.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">More...</a><br /></td></tr>
<tr class="separator:gafeef4c5e8c3f015cdecc0f37bbe063dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3feef5ea50ff13a6a5b98cb353c87b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae3feef5ea50ff13a6a5b98cb353c87b0">__HAL_DMA_GET_TC_FLAG_INDEX</a>(__HANDLE__)</td></tr>
<tr class="memdesc:gae3feef5ea50ff13a6a5b98cb353c87b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream transfer complete flag.  <a href="group___d_m_a.html#gae3feef5ea50ff13a6a5b98cb353c87b0">More...</a><br /></td></tr>
<tr class="separator:gae3feef5ea50ff13a6a5b98cb353c87b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0095f5f3166a82bedc67744ac94acfba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga0095f5f3166a82bedc67744ac94acfba">__HAL_DMA_GET_HT_FLAG_INDEX</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga0095f5f3166a82bedc67744ac94acfba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream half transfer complete flag.  <a href="group___d_m_a.html#ga0095f5f3166a82bedc67744ac94acfba">More...</a><br /></td></tr>
<tr class="separator:ga0095f5f3166a82bedc67744ac94acfba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e765bb3b1c5fc9f1b1abbbb764250bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga5e765bb3b1c5fc9f1b1abbbb764250bc">__HAL_DMA_GET_TE_FLAG_INDEX</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga5e765bb3b1c5fc9f1b1abbbb764250bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream transfer error flag.  <a href="group___d_m_a.html#ga5e765bb3b1c5fc9f1b1abbbb764250bc">More...</a><br /></td></tr>
<tr class="separator:ga5e765bb3b1c5fc9f1b1abbbb764250bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5878c3a1dbcf01e6840fffcf1f244088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga5878c3a1dbcf01e6840fffcf1f244088">__HAL_DMA_GET_FE_FLAG_INDEX</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga5878c3a1dbcf01e6840fffcf1f244088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream FIFO error flag.  <a href="group___d_m_a.html#ga5878c3a1dbcf01e6840fffcf1f244088">More...</a><br /></td></tr>
<tr class="separator:ga5878c3a1dbcf01e6840fffcf1f244088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d1f282af3b9aa7aa396dcad94865d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga23d1f282af3b9aa7aa396dcad94865d8">__HAL_DMA_GET_DME_FLAG_INDEX</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga23d1f282af3b9aa7aa396dcad94865d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream direct mode error flag.  <a href="group___d_m_a.html#ga23d1f282af3b9aa7aa396dcad94865d8">More...</a><br /></td></tr>
<tr class="separator:ga23d1f282af3b9aa7aa396dcad94865d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798d4b3b3fbd32b95540967bb35b35be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga798d4b3b3fbd32b95540967bb35b35be">__HAL_DMA_GET_FLAG</a>(__HANDLE__,  __FLAG__)</td></tr>
<tr class="memdesc:ga798d4b3b3fbd32b95540967bb35b35be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the DMA Stream pending flags.  <a href="group___d_m_a.html#ga798d4b3b3fbd32b95540967bb35b35be">More...</a><br /></td></tr>
<tr class="separator:ga798d4b3b3fbd32b95540967bb35b35be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc041fb1c85ea7a3af94e42470ef7f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gabc041fb1c85ea7a3af94e42470ef7f2a">__HAL_DMA_CLEAR_FLAG</a>(__HANDLE__,  __FLAG__)</td></tr>
<tr class="memdesc:gabc041fb1c85ea7a3af94e42470ef7f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the DMA Stream pending flags.  <a href="group___d_m_a.html#gabc041fb1c85ea7a3af94e42470ef7f2a">More...</a><br /></td></tr>
<tr class="separator:gabc041fb1c85ea7a3af94e42470ef7f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2124233229c04ca90b790cd8cddfa98b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga2124233229c04ca90b790cd8cddfa98b">__HAL_DMA_ENABLE_IT</a>(__HANDLE__,  __INTERRUPT__)</td></tr>
<tr class="memdesc:ga2124233229c04ca90b790cd8cddfa98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified DMA Stream interrupts.  <a href="group___d_m_a.html#ga2124233229c04ca90b790cd8cddfa98b">More...</a><br /></td></tr>
<tr class="separator:ga2124233229c04ca90b790cd8cddfa98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2867eab09398df2daac55c3f327654da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga2867eab09398df2daac55c3f327654da">__HAL_DMA_DISABLE_IT</a>(__HANDLE__,  __INTERRUPT__)</td></tr>
<tr class="memdesc:ga2867eab09398df2daac55c3f327654da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified DMA Stream interrupts.  <a href="group___d_m_a.html#ga2867eab09398df2daac55c3f327654da">More...</a><br /></td></tr>
<tr class="separator:ga2867eab09398df2daac55c3f327654da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206f24e6bee4600515b9b6b1ec79365b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(__HANDLE__,  __INTERRUPT__)</td></tr>
<tr class="memdesc:ga206f24e6bee4600515b9b6b1ec79365b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified DMA Stream interrupt is enabled or disabled.  <a href="group___d_m_a.html#ga206f24e6bee4600515b9b6b1ec79365b">More...</a><br /></td></tr>
<tr class="separator:ga206f24e6bee4600515b9b6b1ec79365b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448a8f809df86ccffae200ffd33d0a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga448a8f809df86ccffae200ffd33d0a82">__HAL_DMA_SET_COUNTER</a>(__HANDLE__,  __COUNTER__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;NDTR = (uint16_t)(__COUNTER__))</td></tr>
<tr class="memdesc:ga448a8f809df86ccffae200ffd33d0a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the number of data units to be transferred on the DMA Stream.  <a href="group___d_m_a.html#ga448a8f809df86ccffae200ffd33d0a82">More...</a><br /></td></tr>
<tr class="separator:ga448a8f809df86ccffae200ffd33d0a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082d691311bac96641dc35a17cfe8e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga082d691311bac96641dc35a17cfe8e63">__HAL_DMA_GET_COUNTER</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;NDTR)</td></tr>
<tr class="memdesc:ga082d691311bac96641dc35a17cfe8e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of remaining data units in the current DMAy Streamx transfer.  <a href="group___d_m_a.html#ga082d691311bac96641dc35a17cfe8e63">More...</a><br /></td></tr>
<tr class="separator:ga082d691311bac96641dc35a17cfe8e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f4709d9244f25b853789d888a74d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gac7f4709d9244f25b853789d888a74d46">IS_DMA_CHANNEL</a>(CHANNEL)</td></tr>
<tr class="separator:gac7f4709d9244f25b853789d888a74d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b02e8e823854bcd7c5746cdd29e70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a>(DIRECTION)</td></tr>
<tr class="separator:gae2b02e8e823854bcd7c5746cdd29e70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ef4033bb3bc2cdfdbe579083b05e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(SIZE)&#160;&#160;&#160;(((SIZE) &gt;= 0x01U) &amp;&amp; ((SIZE) &lt; 0x10000U))</td></tr>
<tr class="separator:ga72ef4033bb3bc2cdfdbe579083b05e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28762105b3f567c16ba79a47e68ff0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a>(STATE)</td></tr>
<tr class="separator:ga28762105b3f567c16ba79a47e68ff0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa880f39d499d1e80449cf80381e4eb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a>(STATE)</td></tr>
<tr class="separator:gaa880f39d499d1e80449cf80381e4eb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7916e0ae55cdf5efdfa68a09a028037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a>(SIZE)</td></tr>
<tr class="separator:gad7916e0ae55cdf5efdfa68a09a028037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e3748cebcb16d4ae4206d562bc804c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a>(SIZE)</td></tr>
<tr class="separator:gac9e3748cebcb16d4ae4206d562bc804c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88ee5030574d6a573904378fb62c7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a>(MODE)</td></tr>
<tr class="separator:gad88ee5030574d6a573904378fb62c7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1cae2ab458948511596467c87cd02b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a>(PRIORITY)</td></tr>
<tr class="separator:gaa1cae2ab458948511596467c87cd02b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb90a893aeb49fd4bc14af750af3837c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a>(STATE)</td></tr>
<tr class="separator:gadb90a893aeb49fd4bc14af750af3837c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafc0d9e327d6e5b26cd37f6744b232f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a>(THRESHOLD)</td></tr>
<tr class="separator:gaeafc0d9e327d6e5b26cd37f6744b232f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921ebf06447dc036180fff50b7e4846a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a>(BURST)</td></tr>
<tr class="separator:ga921ebf06447dc036180fff50b7e4846a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c60961178e2a32e9e364a220a8aca88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a>(BURST)</td></tr>
<tr class="separator:ga7c60961178e2a32e9e364a220a8aca88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga41b754a906b86bce54dc79938970138b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a></td></tr>
<tr class="memdesc:ga41b754a906b86bce54dc79938970138b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA handle Structure definition.  <a href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">More...</a><br /></td></tr>
<tr class="separator:ga41b754a906b86bce54dc79938970138b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga9c012af359987a240826f29073bbe463"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a> = 0x00U
, <a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a> = 0x01U
, <a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a> = 0x02U
, <a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</a> = 0x03U
, <br />
&#160;&#160;<a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742">HAL_DMA_STATE_ERROR</a> = 0x04U
, <a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a> = 0x05U
<br />
 }</td></tr>
<tr class="memdesc:ga9c012af359987a240826f29073bbe463"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL DMA State structures definition.  <a href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">More...</a><br /></td></tr>
<tr class="separator:ga9c012af359987a240826f29073bbe463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3245eea8fa938edeb35a6c9596fd86"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a> { <a class="el" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a> = 0x00U
, <a class="el" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8">HAL_DMA_HALF_TRANSFER</a> = 0x01U
 }</td></tr>
<tr class="memdesc:gaee3245eea8fa938edeb35a6c9596fd86"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL DMA Error Code structure definition.  <a href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">More...</a><br /></td></tr>
<tr class="separator:gaee3245eea8fa938edeb35a6c9596fd86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe8b2bd9ce2128de6cdc08ccde7e8ad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a> = 0x00U
, <a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a> = 0x01U
, <a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051">HAL_DMA_XFER_M1CPLT_CB_ID</a> = 0x02U
, <a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9">HAL_DMA_XFER_M1HALFCPLT_CB_ID</a> = 0x03U
, <br />
&#160;&#160;<a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a> = 0x04U
, <a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a> = 0x05U
, <a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a> = 0x06U
<br />
 }</td></tr>
<tr class="memdesc:gafbe8b2bd9ce2128de6cdc08ccde7e8ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL DMA Error Code structure definition.  <a href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">More...</a><br /></td></tr>
<tr class="separator:gafbe8b2bd9ce2128de6cdc08ccde7e8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0fbcb690074233a03f2fa366dc22ff01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group1.html#ga0fbcb690074233a03f2fa366dc22ff01">HAL_DMA_Init</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:ga0fbcb690074233a03f2fa366dc22ff01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb8587d642da11252a97f5c41c389ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group1.html#ga7bb8587d642da11252a97f5c41c389ef">HAL_DMA_DeInit</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:ga7bb8587d642da11252a97f5c41c389ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fbd9c285135f558fd9283a57406330"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga96fbd9c285135f558fd9283a57406330">HAL_DMA_Start</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</td></tr>
<tr class="separator:ga96fbd9c285135f558fd9283a57406330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eddc0931ac8a3d77b23d6d5e68407c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga7eddc0931ac8a3d77b23d6d5e68407c7">HAL_DMA_Start_IT</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</td></tr>
<tr class="separator:ga7eddc0931ac8a3d77b23d6d5e68407c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001f9fb04328a7460f9ff16908ff987c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga001f9fb04328a7460f9ff16908ff987c">HAL_DMA_Abort</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:ga001f9fb04328a7460f9ff16908ff987c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6677d7e614747341a58ffd7a048fd390"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga6677d7e614747341a58ffd7a048fd390">HAL_DMA_Abort_IT</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:ga6677d7e614747341a58ffd7a048fd390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976a30472df973e3ad983f21289c9b5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga976a30472df973e3ad983f21289c9b5d">HAL_DMA_PollForTransfer</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma, <a class="el" href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a> CompleteLevel, uint32_t Timeout)</td></tr>
<tr class="separator:ga976a30472df973e3ad983f21289c9b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8564d06f6d39b702af1c5cbb7dd54a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga8c8564d06f6d39b702af1c5cbb7dd54a">HAL_DMA_IRQHandler</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:ga8c8564d06f6d39b702af1c5cbb7dd54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf511e4e6e0653fafdd9b40ce4a08b1db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#gaf511e4e6e0653fafdd9b40ce4a08b1db">HAL_DMA_CleanCallbacks</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:gaf511e4e6e0653fafdd9b40ce4a08b1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabec77de08a59c94f2c6265ce7ae8261"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#gaabec77de08a59c94f2c6265ce7ae8261">HAL_DMA_RegisterCallback</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma, <a class="el" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> CallbackID, void(*pCallback)(<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *_hdma))</td></tr>
<tr class="separator:gaabec77de08a59c94f2c6265ce7ae8261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87842d3780f0e54c7fb29a003e6b5ac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga87842d3780f0e54c7fb29a003e6b5ac4">HAL_DMA_UnRegisterCallback</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma, <a class="el" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> CallbackID)</td></tr>
<tr class="separator:ga87842d3780f0e54c7fb29a003e6b5ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef09509c41da57dc118c8ffb9533ce3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group3.html#gaef09509c41da57dc118c8ffb9533ce3f">HAL_DMA_GetState</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:gaef09509c41da57dc118c8ffb9533ce3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0735694a0dd08e352b796d7fa7634f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group3.html#gabc0735694a0dd08e352b796d7fa7634f">HAL_DMA_GetError</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:gabc0735694a0dd08e352b796d7fa7634f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of DMA HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.5.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>06-May-2016</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p class="definition">Definition in file <a class="el" href="stm32f4xx__hal__dma_8h_source.html">stm32f4xx_hal_dma.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e8522150b400a43ebfdbd1fed060b8e2.html">system</a></li><li class="navelem"><a class="el" href="dir_b8171f2a0c866f9b78a20cc4950afddf.html">include</a></li><li class="navelem"><a class="el" href="dir_74f688f73d216738ac69b70466d4c681.html">stm32f4-hal</a></li><li class="navelem"><a class="el" href="stm32f4xx__hal__dma_8h.html">stm32f4xx_hal_dma.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
