
module TopModule (
  input clk,
  input in,
  output logic out
);
// Initialize the flipâ€‘flop output to a known value (0) so that

// VERILOG-EVAL: abnormal backticks count
// VERILOG-EVAL: endmodule not found
