verilog xil_defaultlib --include "../../../../cora_distance.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cora_distance.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../cora_distance.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../cora_distance.srcs/sources_1/bd/design_1/ip/design_1_PmodMAXSONAR_0_0/ipshared/5912/src/pmod_concat.v" \
"../../../bd/design_1/ip/design_1_PmodMAXSONAR_0_0/src/PmodMAXSONAR_pmod_bridge_0_0/sim/PmodMAXSONAR_pmod_bridge_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodMAXSONAR_0_0/src/PmodMAXSONAR_xlslice_0_0/sim/PmodMAXSONAR_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodMAXSONAR_0_0/src/PmodMAXSONAR_xlconstant_0_0/sim/PmodMAXSONAR_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodMAXSONAR_0_0/ipshared/d9d6/hdl/pulseLength.v" \
"../../../bd/design_1/ip/design_1_PmodMAXSONAR_0_0/ipshared/d9d6/hdl/PWM_Analyzer_v1_0_S00_AXI.v" \
"../../../bd/design_1/ip/design_1_PmodMAXSONAR_0_0/ipshared/d9d6/hdl/PWM_Analyzer_v1_0.v" \
"../../../bd/design_1/ip/design_1_PmodMAXSONAR_0_0/src/PmodMAXSONAR_PWM_Analyzer_0_1/sim/PmodMAXSONAR_PWM_Analyzer_0_1.v" \
"../../../bd/design_1/ipshared/ce41/src/PmodMAXSONAR.v" \
"../../../bd/design_1/ip/design_1_PmodMAXSONAR_0_0/sim/design_1_PmodMAXSONAR_0_0.v" \
"../../../bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/sim/PmodMTDS_pmod_bridge_0_0.v" \
"../../../../cora_distance.srcs/sources_1/bd/design_1/ipshared/39e1/src/PmodMTDS.v" \
"../../../bd/design_1/ip/design_1_PmodMTDS_0_0/sim/design_1_PmodMTDS_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
