Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec 12 21:09:18 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.316     -967.096                    105                 4952        0.027        0.000                      0                 4952        3.500        0.000                       0                  1930  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk              -14.316     -967.096                    105                 4952        0.027        0.000                      0                 4952        3.500        0.000                       0                  1930  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :          105  Failing Endpoints,  Worst Slack      -14.316ns,  Total Violation     -967.096ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.316ns  (required time - arrival time)
  Source:                 inst_ssd/left_smac_input_reg[4][41]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            min_ssd_sofar_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        23.655ns  (logic 10.654ns (45.039%)  route 13.001ns (54.961%))
  Logic Levels:           32  (CARRY4=16 LUT2=5 LUT3=3 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1933, routed)        1.617     5.125    inst_ssd/clk_100mhz_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  inst_ssd/left_smac_input_reg[4][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.643 r  inst_ssd/left_smac_input_reg[4][41]/Q
                         net (fo=4, routed)           0.663     6.305    inst_ssd/left_smac_input_reg_n_0_[4][41]
    SLICE_X4Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.429 r  inst_ssd/min_ssd_sofar[11]_i_880/O
                         net (fo=1, routed)           0.000     6.429    inst_ssd/min_ssd_sofar[11]_i_880_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.961 r  inst_ssd/min_ssd_sofar_reg[11]_i_774/CO[3]
                         net (fo=7, routed)           1.152     8.113    inst_ssd/smac_loop[4].inst/pixel_0_diff1
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.152     8.265 r  inst_ssd/min_ssd_sofar[11]_i_610/O
                         net (fo=1, routed)           0.000     8.265    inst_ssd/min_ssd_sofar[11]_i_610_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     8.748 r  inst_ssd/min_ssd_sofar_reg[11]_i_452/CO[3]
                         net (fo=1, routed)           0.000     8.748    inst_ssd/min_ssd_sofar_reg[11]_i_452_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.082 r  inst_ssd/min_ssd_sofar_reg[21]_i_1509/O[1]
                         net (fo=28, routed)          0.687     9.769    inst_ssd/min_ssd_sofar_reg[21]_i_1509_n_6
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.303    10.072 r  inst_ssd/min_ssd_sofar[11]_i_961/O
                         net (fo=2, routed)           1.004    11.076    inst_ssd/min_ssd_sofar[11]_i_961_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.200 r  inst_ssd/min_ssd_sofar[11]_i_965/O
                         net (fo=1, routed)           0.000    11.200    inst_ssd/min_ssd_sofar[11]_i_965_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.580 r  inst_ssd/min_ssd_sofar_reg[11]_i_863/CO[3]
                         net (fo=1, routed)           0.000    11.580    inst_ssd/min_ssd_sofar_reg[11]_i_863_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.799 r  inst_ssd/min_ssd_sofar_reg[21]_i_1512/O[0]
                         net (fo=3, routed)           0.605    12.403    inst_ssd/min_ssd_sofar_reg[21]_i_1512_n_7
    SLICE_X7Y79          LUT4 (Prop_lut4_I1_O)        0.295    12.698 r  inst_ssd/min_ssd_sofar[21]_i_1685/O
                         net (fo=3, routed)           1.024    13.723    inst_ssd/min_ssd_sofar[21]_i_1685_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.124    13.847 r  inst_ssd/min_ssd_sofar[21]_i_1485_comp/O
                         net (fo=1, routed)           0.000    13.847    inst_ssd/min_ssd_sofar[21]_i_1485_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.095 r  inst_ssd/min_ssd_sofar_reg[21]_i_1198/O[3]
                         net (fo=1, routed)           0.793    14.888    inst_ssd/smac_loop[4].inst/accumulator4[10]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.306    15.194 r  inst_ssd/min_ssd_sofar[21]_i_860/O
                         net (fo=1, routed)           0.000    15.194    inst_ssd/min_ssd_sofar[21]_i_860_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.621 r  inst_ssd/min_ssd_sofar_reg[21]_i_573/O[1]
                         net (fo=1, routed)           0.606    16.227    inst_ssd/min_ssd_sofar_reg[21]_i_573_n_6
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.306    16.533 r  inst_ssd/min_ssd_sofar[21]_i_842/O
                         net (fo=1, routed)           0.000    16.533    inst_ssd/min_ssd_sofar[21]_i_842_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.909 r  inst_ssd/min_ssd_sofar_reg[21]_i_566/CO[3]
                         net (fo=1, routed)           0.000    16.909    inst_ssd/min_ssd_sofar_reg[21]_i_566_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.128 r  inst_ssd/min_ssd_sofar_reg[21]_i_315/O[0]
                         net (fo=1, routed)           0.556    17.685    inst_ssd/min_ssd_sofar_reg[21]_i_315_n_7
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.295    17.980 r  inst_ssd/min_ssd_sofar[21]_i_314/O
                         net (fo=1, routed)           0.000    17.980    inst_ssd/min_ssd_sofar[21]_i_314_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.404 r  inst_ssd/min_ssd_sofar_reg[21]_i_171/O[1]
                         net (fo=1, routed)           0.504    18.908    inst_ssd/min_ssd_sofar_reg[21]_i_171_n_6
    SLICE_X13Y88         LUT2 (Prop_lut2_I1_O)        0.303    19.211 r  inst_ssd/min_ssd_sofar[21]_i_169/O
                         net (fo=1, routed)           0.000    19.211    inst_ssd/min_ssd_sofar[21]_i_169_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.438 r  inst_ssd/min_ssd_sofar_reg[21]_i_96/O[1]
                         net (fo=1, routed)           0.573    20.011    inst_ssd/smac_loop[4].inst/C[13]
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.303    20.314 r  inst_ssd/min_ssd_sofar[21]_i_66/O
                         net (fo=1, routed)           0.000    20.314    inst_ssd/min_ssd_sofar[21]_i_66_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.892 r  inst_ssd/min_ssd_sofar_reg[21]_i_52/O[2]
                         net (fo=3, routed)           0.927    21.819    inst_ssd/ssd_by_col[4]_4[14]
    SLICE_X14Y81         LUT3 (Prop_lut3_I0_O)        0.301    22.120 r  inst_ssd/min_ssd_sofar[19]_i_37/O
                         net (fo=1, routed)           0.477    22.598    inst_ssd/min_ssd_sofar[19]_i_37_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.983 r  inst_ssd/min_ssd_sofar_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.983    inst_ssd/min_ssd_sofar_reg[19]_i_17_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.317 r  inst_ssd/min_ssd_sofar_reg[21]_i_28/O[1]
                         net (fo=4, routed)           0.332    23.648    inst_ssd/min_ssd_sofar_reg[21]_i_28_n_6
    SLICE_X15Y81         LUT3 (Prop_lut3_I1_O)        0.303    23.951 r  inst_ssd/min_ssd_sofar[19]_i_13/O
                         net (fo=2, routed)           0.674    24.625    inst_ssd/min_ssd_sofar[19]_i_13_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I3_O)        0.124    24.749 r  inst_ssd/min_ssd_sofar[19]_i_9/O
                         net (fo=1, routed)           0.000    24.749    inst_ssd/min_ssd_sofar[19]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.392 r  inst_ssd/min_ssd_sofar_reg[19]_i_2/O[3]
                         net (fo=3, routed)           1.036    26.428    inst_ssd/ssd_out[19]
    SLICE_X14Y88         LUT4 (Prop_lut4_I1_O)        0.307    26.735 r  inst_ssd/min_ssd_sofar[21]_i_15/O
                         net (fo=1, routed)           0.000    26.735    inst_ssd/min_ssd_sofar[21]_i_15_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.268 r  inst_ssd/min_ssd_sofar_reg[21]_i_7/CO[3]
                         net (fo=4, routed)           0.834    28.103    inst_ssd/min_ssd_sofar_reg[21]_i_7_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I4_O)        0.124    28.227 r  inst_ssd/min_ssd_sofar[21]_i_1_comp/O
                         net (fo=22, routed)          0.553    28.780    inst_ssd_n_6
    SLICE_X14Y89         FDSE                                         r  min_ssd_sofar_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1933, routed)        1.438    14.767    clk_100mhz_IBUF_BUFG
    SLICE_X14Y89         FDSE                                         r  min_ssd_sofar_reg[16]/C
                         clock pessimism              0.257    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X14Y89         FDSE (Setup_fdse_C_S)       -0.524    14.464    min_ssd_sofar_reg[16]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -28.780    
  -------------------------------------------------------------------
                         slack                                -14.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 inst_update/right_front_buffer_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            inst_ssd/right_smac_input_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.945%)  route 0.171ns (45.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1933, routed)        0.555     1.423    inst_update/clk_100mhz_IBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  inst_update/right_front_buffer_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164     1.587 r  inst_update/right_front_buffer_reg[0][20]/Q
                         net (fo=2, routed)           0.171     1.759    inst_update/right_front_buffer[0][20]
    SLICE_X36Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.804 r  inst_update/right_smac_input[0][12]_i_1/O
                         net (fo=1, routed)           0.000     1.804    inst_ssd/right_smac_input_reg[0][47]_0[12]
    SLICE_X36Y66         FDRE                                         r  inst_ssd/right_smac_input_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1933, routed)        0.822     1.936    inst_ssd/clk_100mhz_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  inst_ssd/right_smac_input_reg[0][12]/C
                         clock pessimism             -0.250     1.686    
    SLICE_X36Y66         FDRE (Hold_fdre_C_D)         0.091     1.777    inst_ssd/right_smac_input_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y36   ssd_addr_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X28Y96  SAVE_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y96  SAVE_counter_reg[0]/C



