<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › dvb › ddbridge › ddbridge-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ddbridge-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ddbridge-regs.h: Digital Devices PCIe bridge driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010-2011 Digital Devices GmbH</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * version 2 only, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA</span>
<span class="cm"> * 02110-1301, USA</span>
<span class="cm"> * Or, point your browser to http://www.gnu.org/copyleft/gpl.html</span>
<span class="cm"> */</span>

<span class="cm">/* DD-DVBBridgeV1.h 273 2010-09-17 05:03:16Z manfred */</span>

<span class="cm">/* Register Definitions */</span>

<span class="cp">#define CUR_REGISTERMAP_VERSION 0x10000</span>

<span class="cp">#define HARDWARE_VERSION       0x00</span>
<span class="cp">#define REGISTERMAP_VERSION    0x04</span>

<span class="cm">/* ------------------------------------------------------------------------- */</span>
<span class="cm">/* SPI Controller */</span>

<span class="cp">#define SPI_CONTROL     0x10</span>
<span class="cp">#define SPI_DATA        0x14</span>

<span class="cm">/* ------------------------------------------------------------------------- */</span>

<span class="cm">/* Interrupt controller                                     */</span>
<span class="cm">/* How many MSI&#39;s are available depends on HW (Min 2 max 8) */</span>
<span class="cm">/* How many are usable also depends on Host platform        */</span>

<span class="cp">#define INTERRUPT_BASE   (0x40)</span>

<span class="cp">#define INTERRUPT_ENABLE (INTERRUPT_BASE + 0x00)</span>
<span class="cp">#define MSI0_ENABLE      (INTERRUPT_BASE + 0x00)</span>
<span class="cp">#define MSI1_ENABLE      (INTERRUPT_BASE + 0x04)</span>
<span class="cp">#define MSI2_ENABLE      (INTERRUPT_BASE + 0x08)</span>
<span class="cp">#define MSI3_ENABLE      (INTERRUPT_BASE + 0x0C)</span>
<span class="cp">#define MSI4_ENABLE      (INTERRUPT_BASE + 0x10)</span>
<span class="cp">#define MSI5_ENABLE      (INTERRUPT_BASE + 0x14)</span>
<span class="cp">#define MSI6_ENABLE      (INTERRUPT_BASE + 0x18)</span>
<span class="cp">#define MSI7_ENABLE      (INTERRUPT_BASE + 0x1C)</span>

<span class="cp">#define INTERRUPT_STATUS (INTERRUPT_BASE + 0x20)</span>
<span class="cp">#define INTERRUPT_ACK    (INTERRUPT_BASE + 0x20)</span>

<span class="cp">#define INTMASK_I2C1        (0x00000001)</span>
<span class="cp">#define INTMASK_I2C2        (0x00000002)</span>
<span class="cp">#define INTMASK_I2C3        (0x00000004)</span>
<span class="cp">#define INTMASK_I2C4        (0x00000008)</span>

<span class="cp">#define INTMASK_CIRQ1       (0x00000010)</span>
<span class="cp">#define INTMASK_CIRQ2       (0x00000020)</span>
<span class="cp">#define INTMASK_CIRQ3       (0x00000040)</span>
<span class="cp">#define INTMASK_CIRQ4       (0x00000080)</span>

<span class="cp">#define INTMASK_TSINPUT1    (0x00000100)</span>
<span class="cp">#define INTMASK_TSINPUT2    (0x00000200)</span>
<span class="cp">#define INTMASK_TSINPUT3    (0x00000400)</span>
<span class="cp">#define INTMASK_TSINPUT4    (0x00000800)</span>
<span class="cp">#define INTMASK_TSINPUT5    (0x00001000)</span>
<span class="cp">#define INTMASK_TSINPUT6    (0x00002000)</span>
<span class="cp">#define INTMASK_TSINPUT7    (0x00004000)</span>
<span class="cp">#define INTMASK_TSINPUT8    (0x00008000)</span>

<span class="cp">#define INTMASK_TSOUTPUT1   (0x00010000)</span>
<span class="cp">#define INTMASK_TSOUTPUT2   (0x00020000)</span>
<span class="cp">#define INTMASK_TSOUTPUT3   (0x00040000)</span>
<span class="cp">#define INTMASK_TSOUTPUT4   (0x00080000)</span>

<span class="cm">/* ------------------------------------------------------------------------- */</span>
<span class="cm">/* I2C Master Controller */</span>

<span class="cp">#define I2C_BASE        (0x80)  </span><span class="cm">/* Byte offset */</span><span class="cp"></span>

<span class="cp">#define I2C_COMMAND     (0x00)</span>
<span class="cp">#define I2C_TIMING      (0x04)</span>
<span class="cp">#define I2C_TASKLENGTH  (0x08)     </span><span class="cm">/* High read, low write */</span><span class="cp"></span>
<span class="cp">#define I2C_TASKADDRESS (0x0C)     </span><span class="cm">/* High read, low write */</span><span class="cp"></span>

<span class="cp">#define I2C_MONITOR     (0x1C)</span>

<span class="cp">#define I2C_BASE_1      (I2C_BASE + 0x00)</span>
<span class="cp">#define I2C_BASE_2      (I2C_BASE + 0x20)</span>
<span class="cp">#define I2C_BASE_3      (I2C_BASE + 0x40)</span>
<span class="cp">#define I2C_BASE_4      (I2C_BASE + 0x60)</span>

<span class="cp">#define I2C_BASE_N(i)   (I2C_BASE + (i) * 0x20)</span>

<span class="cp">#define I2C_TASKMEM_BASE    (0x1000)    </span><span class="cm">/* Byte offset */</span><span class="cp"></span>
<span class="cp">#define I2C_TASKMEM_SIZE    (0x1000)</span>

<span class="cp">#define I2C_SPEED_400   (0x04030404)</span>
<span class="cp">#define I2C_SPEED_200   (0x09080909)</span>
<span class="cp">#define I2C_SPEED_154   (0x0C0B0C0C)</span>
<span class="cp">#define I2C_SPEED_100   (0x13121313)</span>
<span class="cp">#define I2C_SPEED_77    (0x19181919)</span>
<span class="cp">#define I2C_SPEED_50    (0x27262727)</span>


<span class="cm">/* ------------------------------------------------------------------------- */</span>
<span class="cm">/* DMA  Controller */</span>

<span class="cp">#define DMA_BASE_WRITE        (0x100)</span>
<span class="cp">#define DMA_BASE_READ         (0x140)</span>

<span class="cp">#define DMA_CONTROL     (0x00)                  </span><span class="cm">/* 64 */</span><span class="cp"></span>
<span class="cp">#define DMA_ERROR       (0x04)                  </span><span class="cm">/* 65 ( only read instance ) */</span><span class="cp"></span>

<span class="cp">#define DMA_DIAG_CONTROL                (0x1C)  </span><span class="cm">/* 71 */</span><span class="cp"></span>
<span class="cp">#define DMA_DIAG_PACKETCOUNTER_LOW      (0x20)  </span><span class="cm">/* 72 */</span><span class="cp"></span>
<span class="cp">#define DMA_DIAG_PACKETCOUNTER_HIGH     (0x24)  </span><span class="cm">/* 73 */</span><span class="cp"></span>
<span class="cp">#define DMA_DIAG_TIMECOUNTER_LOW        (0x28)  </span><span class="cm">/* 74 */</span><span class="cp"></span>
<span class="cp">#define DMA_DIAG_TIMECOUNTER_HIGH       (0x2C)  </span><span class="cm">/* 75 */</span><span class="cp"></span>
<span class="cp">#define DMA_DIAG_RECHECKCOUNTER         (0x30)  </span><span class="cm">/* 76  ( Split completions on read ) */</span><span class="cp"></span>
<span class="cp">#define DMA_DIAG_WAITTIMEOUTINIT        (0x34)  </span><span class="cm">/* 77 */</span><span class="cp"></span>
<span class="cp">#define DMA_DIAG_WAITOVERFLOWCOUNTER    (0x38)  </span><span class="cm">/* 78 */</span><span class="cp"></span>
<span class="cp">#define DMA_DIAG_WAITCOUNTER            (0x3C)  </span><span class="cm">/* 79 */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------- */</span>
<span class="cm">/* DMA  Buffer */</span>

<span class="cp">#define TS_INPUT_BASE       (0x200)</span>
<span class="cp">#define TS_INPUT_CONTROL(i)         (TS_INPUT_BASE + (i) * 16 + 0x00)</span>

<span class="cp">#define TS_OUTPUT_BASE       (0x280)</span>
<span class="cp">#define TS_OUTPUT_CONTROL(i)         (TS_OUTPUT_BASE + (i) * 16 + 0x00)</span>

<span class="cp">#define DMA_BUFFER_BASE     (0x300)</span>

<span class="cp">#define DMA_BUFFER_CONTROL(i)       (DMA_BUFFER_BASE + (i) * 16 + 0x00)</span>
<span class="cp">#define DMA_BUFFER_ACK(i)           (DMA_BUFFER_BASE + (i) * 16 + 0x04)</span>
<span class="cp">#define DMA_BUFFER_CURRENT(i)       (DMA_BUFFER_BASE + (i) * 16 + 0x08)</span>
<span class="cp">#define DMA_BUFFER_SIZE(i)          (DMA_BUFFER_BASE + (i) * 16 + 0x0c)</span>

<span class="cp">#define DMA_BASE_ADDRESS_TABLE  (0x2000)</span>
<span class="cp">#define DMA_BASE_ADDRESS_TABLE_ENTRIES (512)</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
