// Seed: 578865009
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign id_3 = 1;
  module_2(
      id_1, id_2, id_2
  );
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input supply1 id_3
);
  wire id_5;
  nor (id_2, id_3, id_0, id_1);
  module_0(
      id_5, id_5, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  specify
    (id_4 *> id_5) = 1;
  endspecify
endmodule
