
---------- Begin Simulation Statistics ----------
final_tick                               1718601754500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 241640                       # Simulator instruction rate (inst/s)
host_mem_usage                                4679848                       # Number of bytes of host memory used
host_op_rate                                   499228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6207.58                       # Real time elapsed on the host
host_tick_rate                               86304651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    3099000494                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.535743                       # Number of seconds simulated
sim_ticks                                535743211500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   110                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       523492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1046876                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    215617513                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       337885                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     27864696                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    183327100                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     44858070                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    215617513                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    170759443                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       242119482                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        22457773                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     26185001                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         549682649                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        316351595                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     27878665                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          112614160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      51898658                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    663712661                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1032584852                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    841599656                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.226931                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.266705                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    563188887     66.92%     66.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     65048075      7.73%     74.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     44430896      5.28%     79.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     63322063      7.52%     87.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     21960629      2.61%     90.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12585582      1.50%     91.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11404957      1.36%     92.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7759909      0.92%     93.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     51898658      6.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    841599656                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            3726123                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     12807155                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1028681826                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             149680731                       # Number of loads committed
system.switch_cpus.commit.membars                5990                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2213209      0.21%      0.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    787286319     76.24%     76.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       993444      0.10%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2146902      0.21%     76.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       126851      0.01%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd         6150      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       297938      0.03%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        96022      0.01%     76.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       977705      0.09%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift         8988      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    149418901     14.47%     91.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     86926928      8.42%     99.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       261830      0.03%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1823664      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1032584851                       # Class of committed instruction
system.switch_cpus.commit.refs              238431323                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1032584851                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.142973                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.142973                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     127634100                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     2011458156                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        495828429                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         279083392                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       28049302                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      15270962                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           201810656                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               4032813                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           113029507                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                783897                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           242119482                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         142901473                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             377316669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      12562927                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles    120152416                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1042192193                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     23329939                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles          116                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       131627                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        56098604                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.225966                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    396886115                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     67315843                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.972660                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    945866190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.260786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.396286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        622577390     65.82%     65.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         15110078      1.60%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         16838568      1.78%     69.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         14374534      1.52%     70.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         17497250      1.85%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16723394      1.77%     74.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         17691325      1.87%     76.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13692646      1.45%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        211361005     22.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    945866190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           7067464                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          3232203                       # number of floating regfile writes
system.switch_cpus.idleCycles               125620233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     36841635                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        143563345                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.343433                       # Inst execution rate
system.switch_cpus.iew.exec_refs            328227119                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          113015896                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       102406615                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     242253282                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         8239                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1940050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    138263627                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1697722515                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     215211223                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     59082571                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1439470012                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         550877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2680835                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       28049302                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3443714                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      2947518                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     14622474                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       152475                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       159274                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       418748                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     92572547                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     49513034                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       159274                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     34333680                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2507955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1507021160                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1398854268                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.636572                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         959327221                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.305527                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1410652938                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2140619816                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1141127998                       # number of integer regfile writes
system.switch_cpus.ipc                       0.466641                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.466641                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     12392133      0.83%      0.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1134882922     75.73%     76.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1178385      0.08%     76.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2200658      0.15%     76.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       137559      0.01%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            2      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        10165      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       305380      0.02%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       120150      0.01%     76.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1025993      0.07%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        10818      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd          242      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    224373885     14.97%     91.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    115395348      7.70%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2325889      0.16%     99.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      4193055      0.28%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1498552586                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9223615                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     17798001                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      7167544                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     13612447                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            27850079                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018585                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        22137890     79.49%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          36097      0.13%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            120      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            93      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3699820     13.28%     92.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1048319      3.76%     96.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       489122      1.76%     98.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       438617      1.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1504786917                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3963494824                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1391686724                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2349397404                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1697692425                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1498552586                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        30090                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    665137614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     10471387                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        20468                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    908448836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    945866190                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.584318                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.323983                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    562408193     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     55883263      5.91%     65.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     62265764      6.58%     71.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     58558654      6.19%     78.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     58225689      6.16%     84.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     48681782      5.15%     89.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     50512775      5.34%     94.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     31567043      3.34%     98.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     17763027      1.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    945866190                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.398574                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           142927499                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1808250                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      7194881                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7047012                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    242253282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    138263627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       643658130                       # number of misc regfile reads
system.switch_cpus.numCycles               1071486423                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       109560280                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1087006399                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5947320                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        511030227                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         294069                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        207488                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4682876182                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1909986915                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1997055555                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         277336077                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       12334583                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       28049302                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      19871289                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        910049063                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8675885                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2967449202                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        19010                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          27852105                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          344                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2485227975                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3498352446                       # The number of ROB writes
system.switch_cpus.timesIdled                12540322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        98063                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           54                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23037115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3821                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     46060241                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3875                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             279057                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       298358                       # Transaction distribution
system.membus.trans_dist::CleanEvict           225046                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               86                       # Transaction distribution
system.membus.trans_dist::ReadExReq            244329                       # Transaction distribution
system.membus.trans_dist::ReadExResp           244329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        279057                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1570262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1570262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1570262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     52591616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     52591616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                52591616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            523472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  523472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              523472                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2382613826                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2840079181                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1718601754500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22038525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1856762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     19516383                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2039390                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4998                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4998                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           852177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          852177                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      19521029                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2517497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     58551341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10119018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              68670359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2497939968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    315396992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2813336960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          533577                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19549248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23549758                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004321                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065627                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23448054     99.57%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 101650      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     54      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23549758                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        44243855047                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5057048922                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       29282489560                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     19459399                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      2900819                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22360218                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     19459399                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      2900819                       # number of overall hits
system.l2.overall_hits::total                22360218                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst        54531                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       468855                       # number of demand (read+write) misses
system.l2.demand_misses::total                 523386                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst        54531                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       468855                       # number of overall misses
system.l2.overall_misses::total                523386                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   4521663392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  39919123790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44440787182                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   4521663392                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  39919123790                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44440787182                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     19513930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3369674                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22883604                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     19513930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3369674                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22883604                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.002794                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.139140                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022872                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.002794                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.139140                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022872                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82919.135758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85141.725672                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84910.156523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82919.135758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85141.725672                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84910.156523                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           78409498                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    523472                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     149.787377                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              298358                       # number of writebacks
system.l2.writebacks::total                    298358                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst        54531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       468855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            523386                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        54531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       468855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           523386                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   3976353392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35230573790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  39206927182                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   3976353392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35230573790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  39206927182                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.002794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.139140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022872                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.002794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.139140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022872                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72919.135758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75141.725672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74910.156523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72919.135758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75141.725672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74910.156523                       # average overall mshr miss latency
system.l2.replacements                         526478                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1558404                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1558404                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1558404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1558404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     19501539                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         19501539                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     19501539                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     19501539                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          510                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           510                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data         4912                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4912                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 86                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        60499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        60499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data         4998                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4998                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.017207                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.017207                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data   703.476744                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   703.476744                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      1723000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1723000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.017207                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.017207                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20034.883721                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20034.883721                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       607848                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                607848                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       244329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              244329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  20303441789                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20303441789                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       852177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            852177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.286712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.286712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83098.779879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83098.779879                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       244329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         244329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  17860151789                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17860151789                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.286712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.286712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73098.779879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73098.779879                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     19459399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           19459399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst        54531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            54531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   4521663392                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4521663392                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     19513930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       19513930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.002794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82919.135758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82919.135758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        54531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   3976353392                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3976353392                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.002794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72919.135758                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72919.135758                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2292971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2292971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       224526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          224526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19615682001                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19615682001                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2517497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2517497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.089186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87364.857527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87364.857527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       224526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       224526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  17370422001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17370422001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.089186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77364.857527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77364.857527                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    51002209                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    526478                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     96.874340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     283.322880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       342.662587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       254.607329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1697.589293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5613.817911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.041829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.031080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.207225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.685281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4047                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 732646270                       # Number of tag accesses
system.l2.tags.data_accesses                732646270                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst      3489984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     30006720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33496704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      3489984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3489984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19094912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19094912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        54531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       468855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              523386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       298358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             298358                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      6514285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     56009520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              62523805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6514285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6514285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35641911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35641911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35641911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6514285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     56009520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             98165716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    298358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     54531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    468356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004369364500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17229                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17229                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1475071                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             281313                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      523386                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     298358                       # Number of write requests accepted
system.mem_ctrls.readBursts                    523386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   298358                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    499                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            32435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            32664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            18546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18618                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7837929569                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2614435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17642060819                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14989.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33739.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   209476                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  143629                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                523386                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               298358                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  522887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       468114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.275967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.028904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.734337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       297918     63.64%     63.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       131073     28.00%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26378      5.63%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6644      1.42%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2290      0.49%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1152      0.25%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          643      0.14%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          408      0.09%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1608      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       468114                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.348424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.551580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.835003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17223     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17229                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.315747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.288996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.950796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5855     33.98%     33.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              150      0.87%     34.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11153     64.73%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               71      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17229                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33464768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19093312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33496704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19094912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        62.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     62.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  535742976500                       # Total gap between requests
system.mem_ctrls.avgGap                     651958.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      3489984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29974784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19093312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6514285.062480907887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 55949909.129179880023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35638924.750052571297                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        54531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       468855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       298358                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   1726124187                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15915936632                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12693583855000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31654.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33946.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  42544808.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1667547000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            886318455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1859812920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          776699460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42290919840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     152485684080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      77316390240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       277283371995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.567682                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 199554786896                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17889560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 318298864604                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1674794100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            890174175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1873600260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          780598800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42290919840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     151217971020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      78383518560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       277111576755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        517.247015                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 202339835640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17889560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 315513815860                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1182858543000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   535743211500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1274736957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    122373742                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1397110699                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1274736957                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    122373742                       # number of overall hits
system.cpu.icache.overall_hits::total      1397110699                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     24582752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     19521029                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       44103781                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     24582752                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     19521029                       # number of overall misses
system.cpu.icache.overall_misses::total      44103781                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 279758306500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 279758306500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 279758306500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 279758306500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1299319709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    141894771                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1441214480                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1299319709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    141894771                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1441214480                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018920                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.137574                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.030602                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018920                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.137574                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.030602                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14331.124988                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6343.181926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14331.124988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6343.181926                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    518347825                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          19521029                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.553304                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     44098623                       # number of writebacks
system.cpu.icache.writebacks::total          44098623                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     19521029                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     19521029                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     19521029                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     19521029                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 260237278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 260237278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 260237278500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 260237278500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.137574                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013545                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.137574                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013545                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13331.125040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13331.125040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13331.125040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13331.125040                       # average overall mshr miss latency
system.cpu.icache.replacements               44098623                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1274736957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    122373742                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1397110699                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     24582752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     19521029                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      44103781                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 279758306500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 279758306500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1299319709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    141894771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1441214480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.137574                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.030602                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14331.124988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6343.181926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     19521029                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     19521029                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 260237278500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 260237278500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.137574                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13331.125040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13331.125040                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.966137                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1441207155                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          44103268                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.678013                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   352.429813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   159.536324                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.688339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.311594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5808961700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5808961700                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    466705300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    267744082                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        734449382                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    466717835                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    268070258                       # number of overall hits
system.cpu.dcache.overall_hits::total       734788093                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3363359                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9468008                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6110750                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3374672                       # number of overall misses
system.cpu.dcache.overall_misses::total       9485422                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  79313509655                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  79313509655                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  79313509655                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  79313509655                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    472809949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    271107441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    743917390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    472828585                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    271444930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    744273515                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.012406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012727                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.012432                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012745                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23581.636589                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8377.000701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23502.583260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8361.621618                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    152616682                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3374672                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.224153                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4697051                       # number of writebacks
system.cpu.dcache.writebacks::total           4697051                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3363359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3363359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3374672                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3374672                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  75950150655                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75950150655                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  76322984155                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76322984155                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004521                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004534                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22581.636589                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22581.636589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22616.415508                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22616.415508                       # average overall mshr miss latency
system.cpu.dcache.replacements                9479912                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    289269324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    179849048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       469118372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4306224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2506184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6812408                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50213281500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50213281500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    293575548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    182355232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    475930780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20035.752163                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7370.856458                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2506184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2506184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  47707097500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47707097500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013743                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19035.752163                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19035.752163                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    177435976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     87895034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      265331010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1798425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       857175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2655600                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  29100228155                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29100228155                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    179234401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     88752209                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    267986610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009658                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 33948.993094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10958.061513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       857175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       857175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  28243053155                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28243053155                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003199                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 32948.993094                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32948.993094                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        12535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       326176                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        338711                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6101                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        11313                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        17414                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        18636                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       337489                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       356125                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.327377                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.033521                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.048899                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        11313                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        11313                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    372833500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    372833500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.033521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031767                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 32956.200831                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 32956.200831                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1718601754500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994849                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           742633203                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9479912                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.337563                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   352.633987                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   159.360862                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.688738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.311252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2986574484                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2986574484                       # Number of data accesses

---------- End Simulation Statistics   ----------
