Timing Analyzer report for lvds_external_pll
Fri Aug 11 14:17:08 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'rx_inclock'
 13. Slow 1200mV 85C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'rx_inclock'
 17. Slow 1200mV 85C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'rx_inclock'
 26. Slow 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'rx_inclock'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'rx_inclock'
 38. Fast 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 40. Fast 1200mV 0C Model Hold: 'rx_inclock'
 41. Fast 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; lvds_external_pll                                       ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency  ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000  ; 50.0 MHz   ; 0.000   ; 10.000  ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000  ; 40.0 MHz   ; -12.500 ; 0.000   ; 50.00      ; 5         ; 4           ; -180.0 ;        ;           ;            ; false    ; clk    ; lvds_pll|altpll_component|auto_generated|pll1|inclk[0] ; { lvds_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz   ; 60.000  ; 110.000 ; 50.00      ; 5         ; 1           ; 216.0  ;        ;           ;            ; false    ; clk    ; lvds_pll|altpll_component|auto_generated|pll1|inclk[0] ; { lvds_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; rx_inclock                                           ; Base      ; 1.000   ; 1000.0 MHz ; 0.000   ; 0.500   ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                                        ; { rx_inclock }                                           ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                   ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 391.54 MHz  ; 250.0 MHz       ; rx_inclock                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 470.37 MHz  ; 402.09 MHz      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin)                ;
; 1064.96 MHz ; 402.09 MHz      ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; rx_inclock                                           ; -1.554 ; -14.780       ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.334  ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 99.061 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.464 ; 0.000         ;
; rx_inclock                                           ; 0.500 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.501 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; rx_inclock                                           ; -3.000 ; -44.636       ;
; clk                                                  ; 9.934  ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 12.218 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 49.718 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rx_inclock'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.554 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.472      ;
; -1.460 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.378      ;
; -1.460 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.378      ;
; -1.460 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.378      ;
; -1.450 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.368      ;
; -1.449 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.367      ;
; -1.443 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.361      ;
; -1.375 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.293      ;
; -1.366 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.284      ;
; -1.365 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.283      ;
; -1.329 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.247      ;
; -1.315 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.233      ;
; -1.127 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.045      ;
; -1.090 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 2.008      ;
; -0.991 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.909      ;
; -0.990 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.908      ;
; -0.979 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.897      ;
; -0.969 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.887      ;
; -0.943 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.861      ;
; -0.942 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.860      ;
; -0.933 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.851      ;
; -0.890 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.808      ;
; -0.890 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.808      ;
; -0.890 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.808      ;
; -0.806 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.724      ;
; -0.805 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.723      ;
; -0.804 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.722      ;
; -0.803 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.721      ;
; -0.740 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.658      ;
; -0.702 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.620      ;
; -0.685 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.603      ;
; -0.678 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.596      ;
; -0.655 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.573      ;
; -0.611 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.529      ;
; -0.523 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.095     ; 1.429      ;
; -0.515 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; rx_inclock   ; rx_inclock  ; 0.500        ; -0.132     ; 0.884      ;
; -0.481 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.399      ;
; -0.473 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.094     ; 1.380      ;
; -0.428 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.346      ;
; -0.419 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.082     ; 1.338      ;
; -0.395 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.313      ;
; -0.372 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.082     ; 1.291      ;
; -0.342 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.260      ;
; -0.323 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.082     ; 1.242      ;
; -0.189 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.107      ;
; -0.176 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.082     ; 1.095      ;
; -0.162 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.080      ;
; -0.154 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg0                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.084     ; 1.071      ;
; -0.124 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 1.042      ;
; -0.033 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.083     ; 0.951      ;
; 0.007  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.082     ; 0.912      ;
; 0.011  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.082     ; 0.908      ;
; 0.038  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.082     ; 0.881      ;
; 0.038  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.082     ; 0.881      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.334  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.981      ;
; 0.666  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.649      ;
; 0.666  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.649      ;
; 0.666  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.649      ;
; 0.666  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.649      ;
; 0.666  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.649      ;
; 0.666  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.649      ;
; 0.697  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.618      ;
; 0.697  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.618      ;
; 0.697  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.618      ;
; 0.697  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.618      ;
; 0.697  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.618      ;
; 0.697  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.618      ;
; 1.005  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.310      ;
; 1.028  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.186     ; 1.287      ;
; 22.874 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 2.045      ;
; 22.887 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 2.032      ;
; 22.951 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.968      ;
; 23.034 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.885      ;
; 23.059 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.860      ;
; 23.081 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.119     ; 1.215      ;
; 23.210 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.709      ;
; 23.281 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.638      ;
; 23.362 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.557      ;
; 23.443 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.476      ;
; 23.480 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.119     ; 1.272      ;
; 23.588 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.331      ;
; 23.606 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.313      ;
; 23.608 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.311      ;
; 23.634 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.285      ;
; 23.646 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.273      ;
; 23.656 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.263      ;
; 23.657 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.262      ;
; 23.657 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.262      ;
; 23.815 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.104      ;
; 23.818 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.101      ;
; 23.822 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.097      ;
; 23.827 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.092      ;
; 23.829 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.090      ;
; 23.853 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.066      ;
; 23.854 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 1.065      ;
; 23.937 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.982      ;
; 23.937 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.982      ;
; 23.937 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.982      ;
; 23.937 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.982      ;
; 23.937 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.982      ;
; 23.950 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.969      ;
; 23.950 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.969      ;
; 24.000 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.919      ;
; 24.023 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.896      ;
; 24.023 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.896      ;
; 24.026 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.893      ;
; 24.037 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.882      ;
; 24.037 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 0.882      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 99.061 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.082     ; 0.858      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.464 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rx_inclock'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.500 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 0.794      ;
; 0.523 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 0.818      ;
; 0.526 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 0.820      ;
; 0.528 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 0.822      ;
; 0.647 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 0.942      ;
; 0.668 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 0.962      ;
; 0.689 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 0.983      ;
; 0.706 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.001      ;
; 0.712 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg0                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.080      ; 1.004      ;
; 0.779 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.074      ;
; 0.790 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.085      ;
; 0.802 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.097      ;
; 0.848 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.143      ;
; 0.907 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 1.201      ;
; 0.918 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.213      ;
; 0.943 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.238      ;
; 0.987 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.070      ; 1.269      ;
; 1.008 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.303      ;
; 1.028 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.070      ; 1.310      ;
; 1.031 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; rx_inclock   ; rx_inclock  ; -0.500       ; 0.033      ; 0.796      ;
; 1.115 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.410      ;
; 1.123 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.418      ;
; 1.132 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.427      ;
; 1.143 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.438      ;
; 1.156 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.451      ;
; 1.157 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.452      ;
; 1.161 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.456      ;
; 1.162 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.457      ;
; 1.172 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.467      ;
; 1.209 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.504      ;
; 1.221 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.516      ;
; 1.228 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 1.522      ;
; 1.312 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.607      ;
; 1.365 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.660      ;
; 1.428 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 1.722      ;
; 1.436 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 1.730      ;
; 1.439 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.734      ;
; 1.452 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.747      ;
; 1.453 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.748      ;
; 1.496 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.791      ;
; 1.564 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.859      ;
; 1.673 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.968      ;
; 1.674 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 1.969      ;
; 1.773 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 2.068      ;
; 1.776 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 2.071      ;
; 1.802 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 2.097      ;
; 1.881 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 2.176      ;
; 1.981 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.083      ; 2.276      ;
; 2.043 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 2.337      ;
; 2.043 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 2.337      ;
; 2.043 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.082      ; 2.337      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.501  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.507  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.508  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.539  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.833      ;
; 0.539  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.833      ;
; 0.539  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.833      ;
; 0.540  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.834      ;
; 0.540  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.834      ;
; 0.556  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.850      ;
; 0.556  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.850      ;
; 0.640  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.645  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.939      ;
; 0.697  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.699  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.993      ;
; 0.705  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.999      ;
; 0.740  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.743  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.787  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.081      ;
; 0.788  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.082      ;
; 0.789  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.083      ;
; 0.789  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.083      ;
; 0.790  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.084      ;
; 0.799  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.093      ;
; 0.963  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.257      ;
; 0.964  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.258      ;
; 0.978  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.124      ;
; 1.027  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.173      ;
; 1.042  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.336      ;
; 1.079  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.373      ;
; 1.116  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.180  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.474      ;
; 1.211  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.505      ;
; 1.358  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.652      ;
; 1.361  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.655      ;
; 1.503  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.797      ;
; 1.513  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.807      ;
; 23.184 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.094      ;
; 23.202 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.112      ;
; 23.509 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.419      ;
; 23.781 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.691      ;
; 23.781 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.691      ;
; 23.781 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.691      ;
; 23.781 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.691      ;
; 23.781 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.691      ;
; 23.781 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.691      ;
; 23.816 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.726      ;
; 23.816 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.726      ;
; 23.816 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.726      ;
; 23.816 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.726      ;
; 23.816 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.726      ;
; 23.816 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.178      ; 1.726      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 413.56 MHz  ; 250.0 MHz       ; rx_inclock                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 508.65 MHz  ; 402.09 MHz      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin)                ;
; 1187.65 MHz ; 402.09 MHz      ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; rx_inclock                                           ; -1.418 ; -12.417       ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.557  ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 99.158 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.415 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.467 ; 0.000         ;
; rx_inclock                                           ; 0.470 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; rx_inclock                                           ; -3.000 ; -44.636       ;
; clk                                                  ; 9.943  ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 12.217 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 49.717 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rx_inclock'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.418 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 2.346      ;
; -1.320 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 2.248      ;
; -1.302 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.075     ; 2.229      ;
; -1.302 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.075     ; 2.229      ;
; -1.302 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.075     ; 2.229      ;
; -1.227 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 2.155      ;
; -1.210 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 2.138      ;
; -1.209 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 2.137      ;
; -1.194 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 2.122      ;
; -1.168 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 2.096      ;
; -1.142 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 2.070      ;
; -1.141 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 2.069      ;
; -0.981 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.909      ;
; -0.904 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.832      ;
; -0.880 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.808      ;
; -0.849 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.075     ; 1.776      ;
; -0.804 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.732      ;
; -0.802 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.730      ;
; -0.786 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.075     ; 1.713      ;
; -0.779 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.707      ;
; -0.766 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.694      ;
; -0.730 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.658      ;
; -0.730 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.658      ;
; -0.730 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.658      ;
; -0.666 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.594      ;
; -0.633 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.561      ;
; -0.632 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.560      ;
; -0.631 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.559      ;
; -0.612 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.540      ;
; -0.582 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.075     ; 1.509      ;
; -0.555 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.483      ;
; -0.528 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.456      ;
; -0.506 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.434      ;
; -0.450 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.082     ; 1.370      ;
; -0.450 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.378      ;
; -0.398 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.081     ; 1.319      ;
; -0.393 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; rx_inclock   ; rx_inclock  ; 0.500        ; -0.098     ; 0.797      ;
; -0.354 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.073     ; 1.283      ;
; -0.346 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.274      ;
; -0.281 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.209      ;
; -0.275 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.073     ; 1.204      ;
; -0.259 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.187      ;
; -0.236 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.075     ; 1.163      ;
; -0.202 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.073     ; 1.131      ;
; -0.090 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg0                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.018      ;
; -0.088 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 1.016      ;
; -0.064 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 0.992      ;
; -0.054 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 0.982      ;
; -0.051 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 0.979      ;
; 0.066  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 0.862      ;
; 0.106  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 0.822      ;
; 0.110  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.074     ; 0.818      ;
; 0.134  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.073     ; 0.795      ;
; 0.136  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.071     ; 0.795      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.557  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.781      ;
; 0.791  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.547      ;
; 0.791  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.547      ;
; 0.791  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.547      ;
; 0.791  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.547      ;
; 0.791  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.547      ;
; 0.791  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.547      ;
; 0.814  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.524      ;
; 0.814  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.524      ;
; 0.814  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.524      ;
; 0.814  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.524      ;
; 0.814  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.524      ;
; 0.814  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.524      ;
; 1.156  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.182      ;
; 1.178  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.164     ; 1.160      ;
; 23.034 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.894      ;
; 23.047 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.881      ;
; 23.158 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.770      ;
; 23.185 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.743      ;
; 23.208 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.720      ;
; 23.253 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 1.106      ;
; 23.331 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.597      ;
; 23.400 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.528      ;
; 23.476 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.452      ;
; 23.553 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.375      ;
; 23.604 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 1.164      ;
; 23.706 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.222      ;
; 23.708 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.220      ;
; 23.728 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.200      ;
; 23.768 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.160      ;
; 23.778 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.150      ;
; 23.786 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.142      ;
; 23.787 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.141      ;
; 23.787 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.141      ;
; 23.884 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.044      ;
; 23.888 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.040      ;
; 23.913 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.015      ;
; 23.924 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.004      ;
; 23.927 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 1.001      ;
; 23.962 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.966      ;
; 23.963 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.965      ;
; 24.038 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.890      ;
; 24.038 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.890      ;
; 24.038 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.890      ;
; 24.038 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.890      ;
; 24.038 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.890      ;
; 24.057 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.871      ;
; 24.057 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.871      ;
; 24.093 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.835      ;
; 24.119 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.809      ;
; 24.120 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.808      ;
; 24.123 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.805      ;
; 24.132 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.796      ;
; 24.132 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 0.796      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 99.158 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.074     ; 0.770      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.415 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.684      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.467  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.736      ;
; 0.469  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.476  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.477  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.478  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.497  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.766      ;
; 0.497  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.766      ;
; 0.498  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.767      ;
; 0.498  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.767      ;
; 0.498  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.767      ;
; 0.519  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.788      ;
; 0.519  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.788      ;
; 0.597  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.600  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.869      ;
; 0.643  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.912      ;
; 0.645  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.652  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.921      ;
; 0.653  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.922      ;
; 0.657  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.926      ;
; 0.732  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.001      ;
; 0.733  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.002      ;
; 0.734  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.003      ;
; 0.734  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.003      ;
; 0.734  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.003      ;
; 0.739  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.008      ;
; 0.883  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.152      ;
; 0.885  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.154      ;
; 0.912  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.041      ;
; 0.928  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.197      ;
; 0.960  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.089      ;
; 0.980  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.249      ;
; 1.027  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.296      ;
; 1.056  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.325      ;
; 1.103  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.372      ;
; 1.244  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.513      ;
; 1.264  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.533      ;
; 1.377  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.646      ;
; 1.390  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.659      ;
; 23.141 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.014      ;
; 23.154 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.027      ;
; 23.431 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.304      ;
; 23.673 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.546      ;
; 23.673 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.546      ;
; 23.673 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.546      ;
; 23.673 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.546      ;
; 23.673 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.546      ;
; 23.673 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.546      ;
; 23.701 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.574      ;
; 23.701 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.574      ;
; 23.701 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.574      ;
; 23.701 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.574      ;
; 23.701 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.574      ;
; 23.701 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.158      ; 1.574      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rx_inclock'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.470 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.071      ; 0.738      ;
; 0.485 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 0.754      ;
; 0.490 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 0.759      ;
; 0.493 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 0.762      ;
; 0.606 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 0.875      ;
; 0.610 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.073      ; 0.878      ;
; 0.620 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 0.889      ;
; 0.627 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg0                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 0.896      ;
; 0.654 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 0.923      ;
; 0.734 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.003      ;
; 0.742 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.011      ;
; 0.750 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.019      ;
; 0.790 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.075      ; 1.060      ;
; 0.813 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.082      ;
; 0.841 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.073      ; 1.109      ;
; 0.869 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.138      ;
; 0.875 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.066      ; 1.136      ;
; 0.907 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.066      ; 1.168      ;
; 0.907 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.176      ;
; 0.977 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; rx_inclock   ; rx_inclock  ; -0.500       ; 0.048      ; 0.740      ;
; 1.005 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.274      ;
; 1.032 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.301      ;
; 1.042 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.311      ;
; 1.047 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.316      ;
; 1.069 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.338      ;
; 1.074 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.343      ;
; 1.081 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.350      ;
; 1.082 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.351      ;
; 1.091 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.360      ;
; 1.094 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.363      ;
; 1.097 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.366      ;
; 1.107 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.073      ; 1.375      ;
; 1.193 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.462      ;
; 1.278 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.073      ; 1.546      ;
; 1.285 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.554      ;
; 1.285 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.073      ; 1.553      ;
; 1.291 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.560      ;
; 1.356 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.625      ;
; 1.357 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.626      ;
; 1.381 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.650      ;
; 1.437 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.706      ;
; 1.437 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.706      ;
; 1.437 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.706      ;
; 1.565 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.834      ;
; 1.565 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.834      ;
; 1.590 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.859      ;
; 1.598 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.867      ;
; 1.612 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.881      ;
; 1.676 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 1.945      ;
; 1.766 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.074      ; 2.035      ;
; 1.857 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.073      ; 2.125      ;
; 1.857 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.073      ; 2.125      ;
; 1.857 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.073      ; 2.125      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; rx_inclock                                           ; -0.325 ; -0.789        ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.558  ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 99.591 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; rx_inclock                                           ; 0.191 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.193 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; rx_inclock                                           ; -3.000 ; -32.908       ;
; clk                                                  ; 9.594  ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 12.297 ; 0.000         ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 49.798 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rx_inclock'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.325 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; rx_inclock   ; rx_inclock  ; 0.500        ; -0.437     ; 0.375      ;
; -0.137 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 1.087      ;
; -0.080 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.038     ; 1.029      ;
; -0.080 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.038     ; 1.029      ;
; -0.080 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.038     ; 1.029      ;
; -0.068 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 1.018      ;
; -0.068 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 1.018      ;
; -0.067 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 1.017      ;
; -0.049 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.999      ;
; -0.027 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.977      ;
; -0.026 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.976      ;
; -0.025 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.975      ;
; -0.019 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.969      ;
; 0.078  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.872      ;
; 0.080  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.870      ;
; 0.135  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.038     ; 0.814      ;
; 0.139  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.811      ;
; 0.140  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.810      ;
; 0.151  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.038     ; 0.798      ;
; 0.152  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.798      ;
; 0.171  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.779      ;
; 0.186  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.764      ;
; 0.186  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.764      ;
; 0.186  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.764      ;
; 0.187  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.763      ;
; 0.212  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.738      ;
; 0.214  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.736      ;
; 0.215  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.735      ;
; 0.216  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.734      ;
; 0.247  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.703      ;
; 0.252  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.698      ;
; 0.259  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.691      ;
; 0.278  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.038     ; 0.671      ;
; 0.285  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.665      ;
; 0.291  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.659      ;
; 0.320  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.042     ; 0.625      ;
; 0.340  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.042     ; 0.605      ;
; 0.353  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.597      ;
; 0.373  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.577      ;
; 0.379  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.571      ;
; 0.387  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.563      ;
; 0.414  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.536      ;
; 0.417  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.036     ; 0.534      ;
; 0.428  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.038     ; 0.521      ;
; 0.486  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg0                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.038     ; 0.463      ;
; 0.490  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.460      ;
; 0.497  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.038     ; 0.452      ;
; 0.497  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.453      ;
; 0.503  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.447      ;
; 0.552  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.398      ;
; 0.562  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.388      ;
; 0.565  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.037     ; 0.385      ;
; 0.576  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.038     ; 0.373      ;
; 0.576  ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; rx_inclock   ; rx_inclock  ; 1.000        ; -0.039     ; 0.372      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.558  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.841      ;
; 1.691  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.708      ;
; 1.691  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.708      ;
; 1.691  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.708      ;
; 1.691  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.708      ;
; 1.691  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.708      ;
; 1.691  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.708      ;
; 1.713  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.686      ;
; 1.713  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.686      ;
; 1.713  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.686      ;
; 1.713  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.686      ;
; 1.713  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.686      ;
; 1.713  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.686      ;
; 1.838  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.561      ;
; 1.848  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.551      ;
; 24.096 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.854      ;
; 24.097 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.853      ;
; 24.115 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.835      ;
; 24.151 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.799      ;
; 24.158 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.792      ;
; 24.179 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 0.509      ;
; 24.258 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.692      ;
; 24.272 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.678      ;
; 24.310 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.640      ;
; 24.329 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.621      ;
; 24.354 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 0.525      ;
; 24.379 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.571      ;
; 24.399 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.551      ;
; 24.401 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.549      ;
; 24.403 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.547      ;
; 24.406 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.544      ;
; 24.407 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.543      ;
; 24.409 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.541      ;
; 24.410 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.540      ;
; 24.472 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.478      ;
; 24.476 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.474      ;
; 24.503 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.447      ;
; 24.505 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.445      ;
; 24.506 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.444      ;
; 24.510 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.440      ;
; 24.512 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.438      ;
; 24.536 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.414      ;
; 24.536 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.414      ;
; 24.537 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.413      ;
; 24.537 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.413      ;
; 24.537 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.413      ;
; 24.537 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.413      ;
; 24.537 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.413      ;
; 24.566 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.384      ;
; 24.569 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.381      ;
; 24.569 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.381      ;
; 24.571 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.379      ;
; 24.576 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.374      ;
; 24.577 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 0.373      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 99.591 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.037     ; 0.359      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rx_inclock'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.191 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.038      ; 0.314      ;
; 0.205 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[3]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.328      ;
; 0.212 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.333      ;
; 0.257 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.378      ;
; 0.260 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.381      ;
; 0.265 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[3]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.386      ;
; 0.268 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg0                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.389      ;
; 0.272 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.393      ;
; 0.319 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.038      ; 0.445      ;
; 0.328 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.449      ;
; 0.339 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.036      ; 0.459      ;
; 0.346 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.038      ; 0.468      ;
; 0.363 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.038      ; 0.485      ;
; 0.391 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[1]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[2]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.033      ; 0.508      ;
; 0.399 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.520      ;
; 0.407 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[1]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.032      ; 0.523      ;
; 0.444 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.565      ;
; 0.461 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[3]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.583      ;
; 0.465 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.589      ;
; 0.471 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.592      ;
; 0.477 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.598      ;
; 0.493 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.614      ;
; 0.514 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.635      ;
; 0.550 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.671      ;
; 0.553 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.036      ; 0.673      ;
; 0.558 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.036      ; 0.678      ;
; 0.565 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[1]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[2]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.686      ;
; 0.573 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.694      ;
; 0.574 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.695      ;
; 0.608 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.729      ;
; 0.646 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.767      ;
; 0.646 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.767      ;
; 0.646 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_bitslip_reg                                 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.767      ;
; 0.667 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.788      ;
; 0.668 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.789      ;
; 0.695 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.816      ;
; 0.708 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|l_shiftreg1a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.829      ;
; 0.727 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe|dffe7a[0]             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                             ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.848      ;
; 0.737 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.858      ;
; 0.769 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|cda_l_shiftreg4a[2]                             ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|h_shiftreg2a[0]                                 ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.037      ; 0.890      ;
; 0.821 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.036      ; 0.941      ;
; 0.821 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.036      ; 0.941      ;
; 0.821 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|int_sync_reg1                                   ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; rx_inclock   ; rx_inclock  ; 0.000        ; 0.036      ; 0.941      ;
; 1.071 ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; rx_inclock   ; rx_inclock  ; -0.500       ; -0.359     ; 0.316      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.193  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.198  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.203  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.220  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.220  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.220  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.220  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.221  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.342      ;
; 0.221  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.342      ;
; 0.221  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.342      ;
; 0.252  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.266  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.270  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.280  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.284  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.315  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[3] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[2]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[2] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.324  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                     ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[1]  ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.445      ;
; 0.359  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.480      ;
; 0.361  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.398  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg12|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 0.457      ;
; 0.416  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_shift_reg:shift_reg13|shift_reg[0] ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 0.475      ;
; 0.420  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.541      ;
; 0.430  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.551      ;
; 0.453  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]      ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.479  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.600      ;
; 0.486  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.607      ;
; 0.532  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.552  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.673      ;
; 0.590  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.614  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                  ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.735      ;
; 22.755 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe11                                      ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.443      ;
; 22.765 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[0]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.453      ;
; 22.892 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|lvds_tx_cntr:cntr2|counter_reg_bit[1]       ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.580      ;
; 23.002 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.690      ;
; 23.002 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe8a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.690      ;
; 23.002 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.690      ;
; 23.002 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.690      ;
; 23.002 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe5a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.690      ;
; 23.002 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe3a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.690      ;
; 23.004 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.692      ;
; 23.004 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.692      ;
; 23.004 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe4a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.692      ;
; 23.004 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe6a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.692      ;
; 23.004 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[0]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.692      ;
; 23.004 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a                                ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|dffe7a[1]                                   ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; -22.500      ; 0.084      ; 0.692      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lvds_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.193 ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_tx:lvds_tx|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx:auto_generated|sync_dffe1a ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -1.554  ; 0.191 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                  ; N/A     ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.334   ; 0.193 ; N/A      ; N/A     ; 12.217              ;
;  lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 99.061  ; 0.193 ; N/A      ; N/A     ; 49.717              ;
;  rx_inclock                                           ; -1.554  ; 0.191 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                       ; -14.78  ; 0.0   ; 0.0      ; 0.0     ; -44.636             ;
;  clk                                                  ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  rx_inclock                                           ; -14.780 ; 0.000 ; N/A      ; N/A     ; -44.636             ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lvds_txp      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_inclock    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_outclk     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_locked     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_outclock   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_locked    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_out[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; lvds_rxp                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_inclock              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_data_align           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lvds_txp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tx_inclock    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tx_outclk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rx_locked     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rx_outclock   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; clk_locked    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lvds_txp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tx_inclock    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tx_outclk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rx_locked     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rx_outclock   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; clk_locked    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lvds_txp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_inclock    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_outclk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_locked     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_outclock   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; clk_locked    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rx_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_out[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 39       ; 0        ; 0        ; 0        ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 15       ; 0        ; 0        ; 0        ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; rx_inclock                                           ; rx_inclock                                           ; 60       ; 1        ; 0        ; 1        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 39       ; 0        ; 0        ; 0        ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; 15       ; 0        ; 0        ; 0        ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; rx_inclock                                           ; rx_inclock                                           ; 60       ; 1        ; 0        ; 1        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; lvds_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; lvds_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; rx_inclock                                           ; rx_inclock                                           ; Base      ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; data_in[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_rxp      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data_align ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lvds_txp    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_inclock  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_outclk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; data_in[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lvds_rxp      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data_align ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lvds_txp    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_out[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_inclock  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_outclk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Aug 11 14:17:06 2023
Info: Command: quartus_sta lvds_external_pll -c lvds_external_pll
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lvds_external_pll.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {lvds_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -phase -180.00 -duty_cycle 50.00 -name {lvds_pll|altpll_component|auto_generated|pll1|clk[0]} {lvds_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {lvds_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 216.00 -duty_cycle 50.00 -name {lvds_pll|altpll_component|auto_generated|pll1|clk[1]} {lvds_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name rx_inclock rx_inclock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.554             -14.780 rx_inclock 
    Info (332119):     0.334               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    99.061               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.464               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.500               0.000 rx_inclock 
    Info (332119):     0.501               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.636 rx_inclock 
    Info (332119):     9.934               0.000 clk 
    Info (332119):    12.218               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.718               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.418             -12.417 rx_inclock 
    Info (332119):     0.557               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    99.158               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.415               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.467               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.470               0.000 rx_inclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.636 rx_inclock 
    Info (332119):     9.943               0.000 clk 
    Info (332119):    12.217               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.717               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.325              -0.789 rx_inclock 
    Info (332119):     1.558               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    99.591               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.191               0.000 rx_inclock 
    Info (332119):     0.193               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -32.908 rx_inclock 
    Info (332119):     9.594               0.000 clk 
    Info (332119):    12.297               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.798               0.000 lvds_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Fri Aug 11 14:17:08 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


