<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Oct 28 11:06:18 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="graphic_controller_0" PORT="clk"/>
        <CONNECTION INSTANCE="core_logic_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/core_logic_0" HWVERSION="1.0" INSTANCE="core_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="core_logic" VLNV="xilinx.com:module_ref:core_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="iidle" VALUE="&quot;110&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_core_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="pipe" SIGIS="undef" SIGNAME="graphic_controller_0_pipe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="pipe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="sba" RIGHT="0" SIGIS="undef" SIGNAME="graphic_controller_0_sba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="sba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rbf" SIGIS="undef" SIGNAME="graphic_controller_0_rbf">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="rbf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="st" RIGHT="0" SIGIS="undef" SIGNAME="core_logic_0_st">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="st"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gnt" SIGIS="undef" SIGNAME="core_logic_0_gnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="gnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="ad_stb0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="ad_stb1" SIGIS="undef"/>
        <PORT DIR="I" NAME="sb_stb" SIGIS="undef" SIGNAME="graphic_controller_0_sb_stb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="sb_stb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="irdy" SIGIS="undef" SIGNAME="graphic_controller_0_irdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="irdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trdy" SIGIS="undef" SIGNAME="core_logic_0_trdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="trdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="serr" SIGIS="undef" SIGNAME="graphic_controller_0_serr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="serr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req" SIGIS="undef" SIGNAME="graphic_controller_0_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="rst" SIGIS="rst"/>
        <PORT DIR="I" LEFT="31" NAME="ad" RIGHT="0" SIGIS="undef" SIGNAME="graphic_controller_0_ad">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="ad"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c_be" RIGHT="0" SIGIS="undef" SIGNAME="graphic_controller_0_c_be">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="c_be"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inta" SIGIS="undef" SIGNAME="graphic_controller_0_inta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="inta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="intb" SIGIS="undef" SIGNAME="graphic_controller_0_intb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="graphic_controller_0" PORT="intb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/graphic_controller_0" HWVERSION="1.0" INSTANCE="graphic_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="graphic_controller" VLNV="xilinx.com:module_ref:graphic_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="iidle" VALUE="&quot;110&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_graphic_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="pipe" SIGIS="undef" SIGNAME="graphic_controller_0_pipe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="pipe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="sba" RIGHT="0" SIGIS="undef" SIGNAME="graphic_controller_0_sba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="sba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rbf" SIGIS="undef" SIGNAME="graphic_controller_0_rbf">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="rbf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="st" RIGHT="0" SIGIS="undef" SIGNAME="core_logic_0_st">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="st"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gnt" SIGIS="undef" SIGNAME="core_logic_0_gnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="gnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="ad_stb0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="ad_stb1" SIGIS="undef"/>
        <PORT DIR="O" NAME="sb_stb" SIGIS="undef" SIGNAME="graphic_controller_0_sb_stb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="sb_stb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irdy" SIGIS="undef" SIGNAME="graphic_controller_0_irdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="irdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trdy" SIGIS="undef" SIGNAME="core_logic_0_trdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="trdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="serr" SIGIS="undef" SIGNAME="graphic_controller_0_serr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="serr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req" SIGIS="undef" SIGNAME="graphic_controller_0_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="rst" SIGIS="rst"/>
        <PORT DIR="O" LEFT="31" NAME="ad" RIGHT="0" SIGIS="undef" SIGNAME="graphic_controller_0_ad">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="ad"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="c_be" RIGHT="0" SIGIS="undef" SIGNAME="graphic_controller_0_c_be">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="c_be"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inta" SIGIS="undef" SIGNAME="graphic_controller_0_inta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="inta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="intb" SIGIS="undef" SIGNAME="graphic_controller_0_intb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="core_logic_0" PORT="intb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
