/*
** ###################################################################
**     Processor:           S32G399A_M7
**     Compiler:            Keil ARM C/C++ Compiler
**     Reference manual:    S32G3xx RM Rev.3
**     Version:             rev. 2.9, 2023-02-20
**     Build:               b230220
**
**     Abstract:
**         Peripheral Access Layer for S32G399A_M7
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2023 NXP
**
**     NXP Confidential. This software is owned or controlled by NXP and may
**     only be used strictly in accordance with the applicable license terms.
**     By expressly accepting such terms or by downloading, installing,
**     activating and/or otherwise using the software, you are agreeing that
**     you have read, and that you agree to comply with and are bound by,
**     such license terms. If you do not agree to be bound by the applicable
**     license terms, then you may not retain, install, activate or otherwise
**     use the software.
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
** ###################################################################
*/

/*!
 * @file S32G399A_LLCE_Core_to_core.h
 * @version 2.9
 * @date 2023-02-20
 * @brief Peripheral Access Layer for S32G399A_LLCE_Core_to_core
 *
 * This file contains register definitions and macros for easy access to their
 * bit fields.
 *
 * This file assumes LITTLE endian system.
 */

/**
* @page misra_violations MISRA-C:2012 violations
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
* The SoC header defines typedef for all modules.
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
* The SoC header defines macros for all modules and registers.
*
* @section [global]
* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
* These are generated macros used for accessing the bit-fields from registers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.1, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.2, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.4, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.5, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
* This type qualifier is needed to ensure correct I/O access and addressing.
*/

/* Prevention from multiple including the same memory map */
#if !defined(S32G399A_LLCE_Core_to_core_H_)  /* Check if memory map has not been already included */
#define S32G399A_LLCE_Core_to_core_H_

#include "S32G399A_COMMON.h"

/* ----------------------------------------------------------------------------
   -- LLCE_Core_to_core Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LLCE_Core_to_core_Peripheral_Access_Layer LLCE_Core_to_core Peripheral Access Layer
 * @{
 */

/** LLCE_Core_to_core - Size of Registers Arrays */
#define LLCE_Core_to_core_HINTCNR_COUNT           4u
#define LLCE_Core_to_core_CNINTHR_COUNT           4u
#define LLCE_Core_to_core_HINTCNER_COUNT          4u

/** LLCE_Core_to_core - Register Layout Typedef */
typedef struct {
  __IO uint32_t HINTCR[LLCE_Core_to_core_HINTCNR_COUNT]; /**< Host Interrupt From Core 0..Host Interrupt From Core 3, array offset: 0x0, array step: 0x4 */
  uint8_t RESERVED_0[16];
  __IO uint32_t CINTHR[LLCE_Core_to_core_CNINTHR_COUNT]; /**< Core 0 Interrupt From Host..Core 3 Interrupt From Host, array offset: 0x20, array step: 0x4 */
  uint8_t RESERVED_1[48];
  __IO uint32_t HINTCER[LLCE_Core_to_core_HINTCNER_COUNT]; /**< Host Interrupt From Core 0 Enable..Host Interrupt From Core 3 Enable, array offset: 0x60, array step: 0x4 */
} LLCE_Core_to_core_Type, *LLCE_Core_to_core_MemMapPtr;

/** Number of instances of the LLCE_Core_to_core module. */
#define LLCE_Core_to_core_INSTANCE_COUNT         (1u)

/* LLCE_Core_to_core - Peripheral instance base addresses */
/** Peripheral LLCE_CORE_TO_CORE base address */
#define IP_LLCE_CORE_TO_CORE_BASE                (0x43C26000u)
/** Peripheral LLCE_CORE_TO_CORE base pointer */
#define IP_LLCE_CORE_TO_CORE                     ((LLCE_Core_to_core_Type *)IP_LLCE_CORE_TO_CORE_BASE)
/** Array initializer of LLCE_Core_to_core peripheral base addresses */
#define IP_LLCE_Core_to_core_BASE_ADDRS          { IP_LLCE_CORE_TO_CORE_BASE }
/** Array initializer of LLCE_Core_to_core peripheral base pointers */
#define IP_LLCE_Core_to_core_BASE_PTRS           { IP_LLCE_CORE_TO_CORE }

/* ----------------------------------------------------------------------------
   -- LLCE_Core_to_core Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LLCE_Core_to_core_Register_Masks LLCE_Core_to_core Register Masks
 * @{
 */

/*! @name HINTCR - Host Interrupt From Core 0..Host Interrupt From Core 3 */
/*! @{ */

#define LLCE_Core_to_core_HINTCR_FLG0_MASK       (0x1U)
#define LLCE_Core_to_core_HINTCR_FLG0_SHIFT      (0U)
#define LLCE_Core_to_core_HINTCR_FLG0_WIDTH      (1U)
#define LLCE_Core_to_core_HINTCR_FLG0(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG0_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG0_MASK)

#define LLCE_Core_to_core_HINTCR_FLG1_MASK       (0x2U)
#define LLCE_Core_to_core_HINTCR_FLG1_SHIFT      (1U)
#define LLCE_Core_to_core_HINTCR_FLG1_WIDTH      (1U)
#define LLCE_Core_to_core_HINTCR_FLG1(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG1_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG1_MASK)

#define LLCE_Core_to_core_HINTCR_FLG2_MASK       (0x4U)
#define LLCE_Core_to_core_HINTCR_FLG2_SHIFT      (2U)
#define LLCE_Core_to_core_HINTCR_FLG2_WIDTH      (1U)
#define LLCE_Core_to_core_HINTCR_FLG2(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG2_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG2_MASK)

#define LLCE_Core_to_core_HINTCR_FLG3_MASK       (0x8U)
#define LLCE_Core_to_core_HINTCR_FLG3_SHIFT      (3U)
#define LLCE_Core_to_core_HINTCR_FLG3_WIDTH      (1U)
#define LLCE_Core_to_core_HINTCR_FLG3(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG3_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG3_MASK)

#define LLCE_Core_to_core_HINTCR_FLG4_MASK       (0x10U)
#define LLCE_Core_to_core_HINTCR_FLG4_SHIFT      (4U)
#define LLCE_Core_to_core_HINTCR_FLG4_WIDTH      (1U)
#define LLCE_Core_to_core_HINTCR_FLG4(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG4_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG4_MASK)

#define LLCE_Core_to_core_HINTCR_FLG5_MASK       (0x20U)
#define LLCE_Core_to_core_HINTCR_FLG5_SHIFT      (5U)
#define LLCE_Core_to_core_HINTCR_FLG5_WIDTH      (1U)
#define LLCE_Core_to_core_HINTCR_FLG5(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG5_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG5_MASK)

#define LLCE_Core_to_core_HINTCR_FLG6_MASK       (0x40U)
#define LLCE_Core_to_core_HINTCR_FLG6_SHIFT      (6U)
#define LLCE_Core_to_core_HINTCR_FLG6_WIDTH      (1U)
#define LLCE_Core_to_core_HINTCR_FLG6(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG6_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG6_MASK)

#define LLCE_Core_to_core_HINTCR_FLG7_MASK       (0x80U)
#define LLCE_Core_to_core_HINTCR_FLG7_SHIFT      (7U)
#define LLCE_Core_to_core_HINTCR_FLG7_WIDTH      (1U)
#define LLCE_Core_to_core_HINTCR_FLG7(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG7_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG7_MASK)

#define LLCE_Core_to_core_HINTCR_FLG8_MASK       (0x100U)
#define LLCE_Core_to_core_HINTCR_FLG8_SHIFT      (8U)
#define LLCE_Core_to_core_HINTCR_FLG8_WIDTH      (1U)
#define LLCE_Core_to_core_HINTCR_FLG8(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG8_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG8_MASK)

#define LLCE_Core_to_core_HINTCR_FLG9_MASK       (0x200U)
#define LLCE_Core_to_core_HINTCR_FLG9_SHIFT      (9U)
#define LLCE_Core_to_core_HINTCR_FLG9_WIDTH      (1U)
#define LLCE_Core_to_core_HINTCR_FLG9(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG9_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG9_MASK)

#define LLCE_Core_to_core_HINTCR_FLG10_MASK      (0x400U)
#define LLCE_Core_to_core_HINTCR_FLG10_SHIFT     (10U)
#define LLCE_Core_to_core_HINTCR_FLG10_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCR_FLG10(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG10_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG10_MASK)

#define LLCE_Core_to_core_HINTCR_FLG11_MASK      (0x800U)
#define LLCE_Core_to_core_HINTCR_FLG11_SHIFT     (11U)
#define LLCE_Core_to_core_HINTCR_FLG11_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCR_FLG11(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG11_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG11_MASK)

#define LLCE_Core_to_core_HINTCR_FLG12_MASK      (0x1000U)
#define LLCE_Core_to_core_HINTCR_FLG12_SHIFT     (12U)
#define LLCE_Core_to_core_HINTCR_FLG12_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCR_FLG12(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG12_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG12_MASK)

#define LLCE_Core_to_core_HINTCR_FLG13_MASK      (0x2000U)
#define LLCE_Core_to_core_HINTCR_FLG13_SHIFT     (13U)
#define LLCE_Core_to_core_HINTCR_FLG13_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCR_FLG13(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG13_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG13_MASK)

#define LLCE_Core_to_core_HINTCR_FLG14_MASK      (0x4000U)
#define LLCE_Core_to_core_HINTCR_FLG14_SHIFT     (14U)
#define LLCE_Core_to_core_HINTCR_FLG14_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCR_FLG14(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG14_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG14_MASK)

#define LLCE_Core_to_core_HINTCR_FLG15_MASK      (0x8000U)
#define LLCE_Core_to_core_HINTCR_FLG15_SHIFT     (15U)
#define LLCE_Core_to_core_HINTCR_FLG15_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCR_FLG15(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCR_FLG15_SHIFT)) & LLCE_Core_to_core_HINTCR_FLG15_MASK)
/*! @} */

/*! @name CINTHR - Core 0 Interrupt From Host..Core 3 Interrupt From Host */
/*! @{ */

#define LLCE_Core_to_core_CINTHR_FLG0_MASK       (0x1U)
#define LLCE_Core_to_core_CINTHR_FLG0_SHIFT      (0U)
#define LLCE_Core_to_core_CINTHR_FLG0_WIDTH      (1U)
#define LLCE_Core_to_core_CINTHR_FLG0(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG0_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG0_MASK)

#define LLCE_Core_to_core_CINTHR_FLG1_MASK       (0x2U)
#define LLCE_Core_to_core_CINTHR_FLG1_SHIFT      (1U)
#define LLCE_Core_to_core_CINTHR_FLG1_WIDTH      (1U)
#define LLCE_Core_to_core_CINTHR_FLG1(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG1_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG1_MASK)

#define LLCE_Core_to_core_CINTHR_FLG2_MASK       (0x4U)
#define LLCE_Core_to_core_CINTHR_FLG2_SHIFT      (2U)
#define LLCE_Core_to_core_CINTHR_FLG2_WIDTH      (1U)
#define LLCE_Core_to_core_CINTHR_FLG2(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG2_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG2_MASK)

#define LLCE_Core_to_core_CINTHR_FLG3_MASK       (0x8U)
#define LLCE_Core_to_core_CINTHR_FLG3_SHIFT      (3U)
#define LLCE_Core_to_core_CINTHR_FLG3_WIDTH      (1U)
#define LLCE_Core_to_core_CINTHR_FLG3(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG3_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG3_MASK)

#define LLCE_Core_to_core_CINTHR_FLG4_MASK       (0x10U)
#define LLCE_Core_to_core_CINTHR_FLG4_SHIFT      (4U)
#define LLCE_Core_to_core_CINTHR_FLG4_WIDTH      (1U)
#define LLCE_Core_to_core_CINTHR_FLG4(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG4_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG4_MASK)

#define LLCE_Core_to_core_CINTHR_FLG5_MASK       (0x20U)
#define LLCE_Core_to_core_CINTHR_FLG5_SHIFT      (5U)
#define LLCE_Core_to_core_CINTHR_FLG5_WIDTH      (1U)
#define LLCE_Core_to_core_CINTHR_FLG5(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG5_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG5_MASK)

#define LLCE_Core_to_core_CINTHR_FLG6_MASK       (0x40U)
#define LLCE_Core_to_core_CINTHR_FLG6_SHIFT      (6U)
#define LLCE_Core_to_core_CINTHR_FLG6_WIDTH      (1U)
#define LLCE_Core_to_core_CINTHR_FLG6(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG6_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG6_MASK)

#define LLCE_Core_to_core_CINTHR_FLG7_MASK       (0x80U)
#define LLCE_Core_to_core_CINTHR_FLG7_SHIFT      (7U)
#define LLCE_Core_to_core_CINTHR_FLG7_WIDTH      (1U)
#define LLCE_Core_to_core_CINTHR_FLG7(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG7_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG7_MASK)

#define LLCE_Core_to_core_CINTHR_FLG8_MASK       (0x100U)
#define LLCE_Core_to_core_CINTHR_FLG8_SHIFT      (8U)
#define LLCE_Core_to_core_CINTHR_FLG8_WIDTH      (1U)
#define LLCE_Core_to_core_CINTHR_FLG8(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG8_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG8_MASK)

#define LLCE_Core_to_core_CINTHR_FLG9_MASK       (0x200U)
#define LLCE_Core_to_core_CINTHR_FLG9_SHIFT      (9U)
#define LLCE_Core_to_core_CINTHR_FLG9_WIDTH      (1U)
#define LLCE_Core_to_core_CINTHR_FLG9(x)         (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG9_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG9_MASK)

#define LLCE_Core_to_core_CINTHR_FLG10_MASK      (0x400U)
#define LLCE_Core_to_core_CINTHR_FLG10_SHIFT     (10U)
#define LLCE_Core_to_core_CINTHR_FLG10_WIDTH     (1U)
#define LLCE_Core_to_core_CINTHR_FLG10(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG10_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG10_MASK)

#define LLCE_Core_to_core_CINTHR_FLG11_MASK      (0x800U)
#define LLCE_Core_to_core_CINTHR_FLG11_SHIFT     (11U)
#define LLCE_Core_to_core_CINTHR_FLG11_WIDTH     (1U)
#define LLCE_Core_to_core_CINTHR_FLG11(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG11_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG11_MASK)

#define LLCE_Core_to_core_CINTHR_FLG12_MASK      (0x1000U)
#define LLCE_Core_to_core_CINTHR_FLG12_SHIFT     (12U)
#define LLCE_Core_to_core_CINTHR_FLG12_WIDTH     (1U)
#define LLCE_Core_to_core_CINTHR_FLG12(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG12_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG12_MASK)

#define LLCE_Core_to_core_CINTHR_FLG13_MASK      (0x2000U)
#define LLCE_Core_to_core_CINTHR_FLG13_SHIFT     (13U)
#define LLCE_Core_to_core_CINTHR_FLG13_WIDTH     (1U)
#define LLCE_Core_to_core_CINTHR_FLG13(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG13_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG13_MASK)

#define LLCE_Core_to_core_CINTHR_FLG14_MASK      (0x4000U)
#define LLCE_Core_to_core_CINTHR_FLG14_SHIFT     (14U)
#define LLCE_Core_to_core_CINTHR_FLG14_WIDTH     (1U)
#define LLCE_Core_to_core_CINTHR_FLG14(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG14_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG14_MASK)

#define LLCE_Core_to_core_CINTHR_FLG15_MASK      (0x8000U)
#define LLCE_Core_to_core_CINTHR_FLG15_SHIFT     (15U)
#define LLCE_Core_to_core_CINTHR_FLG15_WIDTH     (1U)
#define LLCE_Core_to_core_CINTHR_FLG15(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_CINTHR_FLG15_SHIFT)) & LLCE_Core_to_core_CINTHR_FLG15_MASK)
/*! @} */

/*! @name HINTCER - Host Interrupt From Core 0 Enable..Host Interrupt From Core 3 Enable */
/*! @{ */

#define LLCE_Core_to_core_HINTCER_IEN0_MASK      (0x1U)
#define LLCE_Core_to_core_HINTCER_IEN0_SHIFT     (0U)
#define LLCE_Core_to_core_HINTCER_IEN0_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCER_IEN0(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN0_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN0_MASK)

#define LLCE_Core_to_core_HINTCER_IEN1_MASK      (0x2U)
#define LLCE_Core_to_core_HINTCER_IEN1_SHIFT     (1U)
#define LLCE_Core_to_core_HINTCER_IEN1_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCER_IEN1(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN1_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN1_MASK)

#define LLCE_Core_to_core_HINTCER_IEN2_MASK      (0x4U)
#define LLCE_Core_to_core_HINTCER_IEN2_SHIFT     (2U)
#define LLCE_Core_to_core_HINTCER_IEN2_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCER_IEN2(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN2_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN2_MASK)

#define LLCE_Core_to_core_HINTCER_IEN3_MASK      (0x8U)
#define LLCE_Core_to_core_HINTCER_IEN3_SHIFT     (3U)
#define LLCE_Core_to_core_HINTCER_IEN3_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCER_IEN3(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN3_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN3_MASK)

#define LLCE_Core_to_core_HINTCER_IEN4_MASK      (0x10U)
#define LLCE_Core_to_core_HINTCER_IEN4_SHIFT     (4U)
#define LLCE_Core_to_core_HINTCER_IEN4_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCER_IEN4(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN4_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN4_MASK)

#define LLCE_Core_to_core_HINTCER_IEN5_MASK      (0x20U)
#define LLCE_Core_to_core_HINTCER_IEN5_SHIFT     (5U)
#define LLCE_Core_to_core_HINTCER_IEN5_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCER_IEN5(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN5_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN5_MASK)

#define LLCE_Core_to_core_HINTCER_IEN6_MASK      (0x40U)
#define LLCE_Core_to_core_HINTCER_IEN6_SHIFT     (6U)
#define LLCE_Core_to_core_HINTCER_IEN6_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCER_IEN6(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN6_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN6_MASK)

#define LLCE_Core_to_core_HINTCER_IEN7_MASK      (0x80U)
#define LLCE_Core_to_core_HINTCER_IEN7_SHIFT     (7U)
#define LLCE_Core_to_core_HINTCER_IEN7_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCER_IEN7(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN7_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN7_MASK)

#define LLCE_Core_to_core_HINTCER_IEN8_MASK      (0x100U)
#define LLCE_Core_to_core_HINTCER_IEN8_SHIFT     (8U)
#define LLCE_Core_to_core_HINTCER_IEN8_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCER_IEN8(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN8_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN8_MASK)

#define LLCE_Core_to_core_HINTCER_IEN9_MASK      (0x200U)
#define LLCE_Core_to_core_HINTCER_IEN9_SHIFT     (9U)
#define LLCE_Core_to_core_HINTCER_IEN9_WIDTH     (1U)
#define LLCE_Core_to_core_HINTCER_IEN9(x)        (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN9_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN9_MASK)

#define LLCE_Core_to_core_HINTCER_IEN10_MASK     (0x400U)
#define LLCE_Core_to_core_HINTCER_IEN10_SHIFT    (10U)
#define LLCE_Core_to_core_HINTCER_IEN10_WIDTH    (1U)
#define LLCE_Core_to_core_HINTCER_IEN10(x)       (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN10_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN10_MASK)

#define LLCE_Core_to_core_HINTCER_IEN11_MASK     (0x800U)
#define LLCE_Core_to_core_HINTCER_IEN11_SHIFT    (11U)
#define LLCE_Core_to_core_HINTCER_IEN11_WIDTH    (1U)
#define LLCE_Core_to_core_HINTCER_IEN11(x)       (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN11_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN11_MASK)

#define LLCE_Core_to_core_HINTCER_IEN12_MASK     (0x1000U)
#define LLCE_Core_to_core_HINTCER_IEN12_SHIFT    (12U)
#define LLCE_Core_to_core_HINTCER_IEN12_WIDTH    (1U)
#define LLCE_Core_to_core_HINTCER_IEN12(x)       (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN12_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN12_MASK)

#define LLCE_Core_to_core_HINTCER_IEN13_MASK     (0x2000U)
#define LLCE_Core_to_core_HINTCER_IEN13_SHIFT    (13U)
#define LLCE_Core_to_core_HINTCER_IEN13_WIDTH    (1U)
#define LLCE_Core_to_core_HINTCER_IEN13(x)       (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN13_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN13_MASK)

#define LLCE_Core_to_core_HINTCER_IEN14_MASK     (0x4000U)
#define LLCE_Core_to_core_HINTCER_IEN14_SHIFT    (14U)
#define LLCE_Core_to_core_HINTCER_IEN14_WIDTH    (1U)
#define LLCE_Core_to_core_HINTCER_IEN14(x)       (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN14_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN14_MASK)

#define LLCE_Core_to_core_HINTCER_IEN15_MASK     (0x8000U)
#define LLCE_Core_to_core_HINTCER_IEN15_SHIFT    (15U)
#define LLCE_Core_to_core_HINTCER_IEN15_WIDTH    (1U)
#define LLCE_Core_to_core_HINTCER_IEN15(x)       (((uint32_t)(((uint32_t)(x)) << LLCE_Core_to_core_HINTCER_IEN15_SHIFT)) & LLCE_Core_to_core_HINTCER_IEN15_MASK)
/*! @} */

/*!
 * @}
 */ /* end of group LLCE_Core_to_core_Register_Masks */

/*!
 * @}
 */ /* end of group LLCE_Core_to_core_Peripheral_Access_Layer */

#endif  /* #if !defined(S32G399A_LLCE_Core_to_core_H_) */
