{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 15 15:16:33 2018 " "Info: Processing started: Wed Aug 15 15:16:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nox3_test -c nox3_test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nox3_test -c nox3_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GCKP43 " "Info: Assuming node \"GCKP43\" is an undefined clock" {  } { { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GCKP43" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CKHH~8bal " "Info: Detected gated clock \"CKHH~8bal\" as buffer" {  } { { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CKHH~8bal" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLOCK " "Info: Detected ripple clock \"CLOCK\" as buffer" {  } { { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "S2\[2\] " "Info: Detected ripple clock \"S2\[2\]\" as buffer" {  } { { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "S2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "S1\[2\] " "Info: Detected ripple clock \"S1\[2\]\" as buffer" {  } { { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "S1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:F_rtl_2\|dffs\[13\] " "Info: Detected ripple clock \"lpm_counter:F_rtl_2\|dffs\[13\]\" as buffer" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:F_rtl_2\|dffs\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CKH\[4\] " "Info: Detected ripple clock \"CKH\[4\]\" as buffer" {  } { { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CKH\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GCKP43 register lpm_counter:H0S_rtl_0\|dffs\[0\] register lpm_counter:H0S_rtl_0\|dffs\[1\] 59.88 MHz 16.7 ns Internal " "Info: Clock \"GCKP43\" has Internal fmax of 59.88 MHz between source register \"lpm_counter:H0S_rtl_0\|dffs\[0\]\" and destination register \"lpm_counter:H0S_rtl_0\|dffs\[1\]\" (period= 16.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.700 ns + Longest register register " "Info: + Longest register to register delay is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:H0S_rtl_0\|dffs\[0\] 1 REG LC17 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC17; Fanout = 12; REG Node = 'lpm_counter:H0S_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.200 ns) 5.700 ns lpm_counter:H0S_rtl_0\|dffs\[1\] 2 REG LC19 12 " "Info: 2: + IC(2.500 ns) + CELL(3.200 ns) = 5.700 ns; Loc. = LC19; Fanout = 12; REG Node = 'lpm_counter:H0S_rtl_0\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { lpm_counter:H0S_rtl_0|dffs[0] lpm_counter:H0S_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 56.14 % ) " "Info: Total cell delay = 3.200 ns ( 56.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 43.86 % ) " "Info: Total interconnect delay = 2.500 ns ( 43.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { lpm_counter:H0S_rtl_0|dffs[0] lpm_counter:H0S_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { lpm_counter:H0S_rtl_0|dffs[0] {} lpm_counter:H0S_rtl_0|dffs[1] {} } { 0.000ns 2.500ns } { 0.000ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.500 ns - Smallest " "Info: - Smallest clock skew is -6.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCKP43 destination 17.000 ns + Shortest register " "Info: + Shortest clock path from clock \"GCKP43\" to destination register is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns GCKP43 1 CLK PIN_43 26 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 26; CLK Node = 'GCKP43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCKP43 } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns CLOCK 2 REG LC35 5 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC35; Fanout = 5; REG Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { GCKP43 CLOCK } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 12.000 ns CKHH~8bal 3 COMB LC34 6 " "Info: 3: + IC(2.300 ns) + CELL(4.500 ns) = 12.000 ns; Loc. = LC34; Fanout = 6; COMB Node = 'CKHH~8bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { CLOCK CKHH~8bal } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.500 ns) 17.000 ns lpm_counter:H0S_rtl_0\|dffs\[1\] 4 REG LC19 12 " "Info: 4: + IC(2.500 ns) + CELL(2.500 ns) = 17.000 ns; Loc. = LC19; Fanout = 12; REG Node = 'lpm_counter:H0S_rtl_0\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CKHH~8bal lpm_counter:H0S_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.200 ns ( 71.76 % ) " "Info: Total cell delay = 12.200 ns ( 71.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 28.24 % ) " "Info: Total interconnect delay = 4.800 ns ( 28.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { GCKP43 CLOCK CKHH~8bal lpm_counter:H0S_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { GCKP43 {} GCKP43~out {} CLOCK {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCKP43 source 23.500 ns - Longest register " "Info: - Longest clock path from clock \"GCKP43\" to source register is 23.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns GCKP43 1 CLK PIN_43 26 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 26; CLK Node = 'GCKP43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCKP43 } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:F_rtl_2\|dffs\[13\] 2 REG LC4 12 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC4; Fanout = 12; REG Node = 'lpm_counter:F_rtl_2\|dffs\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { GCKP43 lpm_counter:F_rtl_2|dffs[13] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(4.100 ns) 11.700 ns S1\[2\] 3 REG LC45 15 " "Info: 3: + IC(2.400 ns) + CELL(4.100 ns) = 11.700 ns; Loc. = LC45; Fanout = 15; REG Node = 'S1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { lpm_counter:F_rtl_2|dffs[13] S1[2] } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 18.500 ns CKHH~8bal 4 COMB LC34 6 " "Info: 4: + IC(2.300 ns) + CELL(4.500 ns) = 18.500 ns; Loc. = LC34; Fanout = 6; COMB Node = 'CKHH~8bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { S1[2] CKHH~8bal } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.500 ns) 23.500 ns lpm_counter:H0S_rtl_0\|dffs\[0\] 5 REG LC17 12 " "Info: 5: + IC(2.500 ns) + CELL(2.500 ns) = 23.500 ns; Loc. = LC17; Fanout = 12; REG Node = 'lpm_counter:H0S_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.300 ns ( 69.36 % ) " "Info: Total cell delay = 16.300 ns ( 69.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 30.64 % ) " "Info: Total interconnect delay = 7.200 ns ( 30.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.500 ns" { GCKP43 lpm_counter:F_rtl_2|dffs[13] S1[2] CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.500 ns" { GCKP43 {} GCKP43~out {} lpm_counter:F_rtl_2|dffs[13] {} S1[2] {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.400ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { GCKP43 CLOCK CKHH~8bal lpm_counter:H0S_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { GCKP43 {} GCKP43~out {} CLOCK {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.500ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.500 ns" { GCKP43 lpm_counter:F_rtl_2|dffs[13] S1[2] CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.500 ns" { GCKP43 {} GCKP43~out {} lpm_counter:F_rtl_2|dffs[13] {} S1[2] {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.400ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { lpm_counter:H0S_rtl_0|dffs[0] lpm_counter:H0S_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { lpm_counter:H0S_rtl_0|dffs[0] {} lpm_counter:H0S_rtl_0|dffs[1] {} } { 0.000ns 2.500ns } { 0.000ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { GCKP43 CLOCK CKHH~8bal lpm_counter:H0S_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { GCKP43 {} GCKP43~out {} CLOCK {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.500ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.500 ns" { GCKP43 lpm_counter:F_rtl_2|dffs[13] S1[2] CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.500 ns" { GCKP43 {} GCKP43~out {} lpm_counter:F_rtl_2|dffs[13] {} S1[2] {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.400ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "GCKP43 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"GCKP43\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter:H0S_rtl_0\|dffs\[0\] lpm_counter:H0S_rtl_0\|dffs\[0\] GCKP43 700 ps " "Info: Found hold time violation between source  pin or register \"lpm_counter:H0S_rtl_0\|dffs\[0\]\" and destination pin or register \"lpm_counter:H0S_rtl_0\|dffs\[0\]\" for clock \"GCKP43\" (Hold time is 700 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.500 ns + Largest " "Info: + Largest clock skew is 6.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCKP43 destination 23.500 ns + Longest register " "Info: + Longest clock path from clock \"GCKP43\" to destination register is 23.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns GCKP43 1 CLK PIN_43 26 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 26; CLK Node = 'GCKP43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCKP43 } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:F_rtl_2\|dffs\[13\] 2 REG LC4 12 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC4; Fanout = 12; REG Node = 'lpm_counter:F_rtl_2\|dffs\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { GCKP43 lpm_counter:F_rtl_2|dffs[13] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(4.100 ns) 11.700 ns S1\[2\] 3 REG LC45 15 " "Info: 3: + IC(2.400 ns) + CELL(4.100 ns) = 11.700 ns; Loc. = LC45; Fanout = 15; REG Node = 'S1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { lpm_counter:F_rtl_2|dffs[13] S1[2] } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 18.500 ns CKHH~8bal 4 COMB LC34 6 " "Info: 4: + IC(2.300 ns) + CELL(4.500 ns) = 18.500 ns; Loc. = LC34; Fanout = 6; COMB Node = 'CKHH~8bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { S1[2] CKHH~8bal } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.500 ns) 23.500 ns lpm_counter:H0S_rtl_0\|dffs\[0\] 5 REG LC17 12 " "Info: 5: + IC(2.500 ns) + CELL(2.500 ns) = 23.500 ns; Loc. = LC17; Fanout = 12; REG Node = 'lpm_counter:H0S_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.300 ns ( 69.36 % ) " "Info: Total cell delay = 16.300 ns ( 69.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 30.64 % ) " "Info: Total interconnect delay = 7.200 ns ( 30.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.500 ns" { GCKP43 lpm_counter:F_rtl_2|dffs[13] S1[2] CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.500 ns" { GCKP43 {} GCKP43~out {} lpm_counter:F_rtl_2|dffs[13] {} S1[2] {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.400ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCKP43 source 17.000 ns - Shortest register " "Info: - Shortest clock path from clock \"GCKP43\" to source register is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns GCKP43 1 CLK PIN_43 26 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 26; CLK Node = 'GCKP43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCKP43 } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns CLOCK 2 REG LC35 5 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC35; Fanout = 5; REG Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { GCKP43 CLOCK } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 12.000 ns CKHH~8bal 3 COMB LC34 6 " "Info: 3: + IC(2.300 ns) + CELL(4.500 ns) = 12.000 ns; Loc. = LC34; Fanout = 6; COMB Node = 'CKHH~8bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { CLOCK CKHH~8bal } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.500 ns) 17.000 ns lpm_counter:H0S_rtl_0\|dffs\[0\] 4 REG LC17 12 " "Info: 4: + IC(2.500 ns) + CELL(2.500 ns) = 17.000 ns; Loc. = LC17; Fanout = 12; REG Node = 'lpm_counter:H0S_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.200 ns ( 71.76 % ) " "Info: Total cell delay = 12.200 ns ( 71.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 28.24 % ) " "Info: Total interconnect delay = 4.800 ns ( 28.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { GCKP43 CLOCK CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { GCKP43 {} GCKP43~out {} CLOCK {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.500 ns" { GCKP43 lpm_counter:F_rtl_2|dffs[13] S1[2] CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.500 ns" { GCKP43 {} GCKP43~out {} lpm_counter:F_rtl_2|dffs[13] {} S1[2] {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.400ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { GCKP43 CLOCK CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { GCKP43 {} GCKP43~out {} CLOCK {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.500ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns - " "Info: - Micro clock to output delay of source is 1.600 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.500 ns - Shortest register register " "Info: - Shortest register to register delay is 5.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:H0S_rtl_0\|dffs\[0\] 1 REG LC17 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC17; Fanout = 12; REG Node = 'lpm_counter:H0S_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.500 ns) 5.500 ns lpm_counter:H0S_rtl_0\|dffs\[0\] 2 REG LC17 12 " "Info: 2: + IC(0.000 ns) + CELL(5.500 ns) = 5.500 ns; Loc. = LC17; Fanout = 12; REG Node = 'lpm_counter:H0S_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { lpm_counter:H0S_rtl_0|dffs[0] lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 100.00 % ) " "Info: Total cell delay = 5.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { lpm_counter:H0S_rtl_0|dffs[0] lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { lpm_counter:H0S_rtl_0|dffs[0] {} lpm_counter:H0S_rtl_0|dffs[0] {} } { 0.000ns 0.000ns } { 0.000ns 5.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.500 ns" { GCKP43 lpm_counter:F_rtl_2|dffs[13] S1[2] CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.500 ns" { GCKP43 {} GCKP43~out {} lpm_counter:F_rtl_2|dffs[13] {} S1[2] {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.400ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { GCKP43 CLOCK CKHH~8bal lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { GCKP43 {} GCKP43~out {} CLOCK {} CKHH~8bal {} lpm_counter:H0S_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.500ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { lpm_counter:H0S_rtl_0|dffs[0] lpm_counter:H0S_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { lpm_counter:H0S_rtl_0|dffs[0] {} lpm_counter:H0S_rtl_0|dffs[0] {} } { 0.000ns 0.000ns } { 0.000ns 5.500ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CLOCK P22CLOCK GCKP43 6.200 ns register " "Info: tsu for register \"CLOCK\" (data pin = \"P22CLOCK\", clock pin = \"GCKP43\") is 6.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns + Longest pin register " "Info: + Longest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns P22CLOCK 1 PIN PIN_9 2 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_9; Fanout = 2; PIN Node = 'P22CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P22CLOCK } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 6.900 ns CLOCK 2 REG LC35 5 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 6.900 ns; Loc. = LC35; Fanout = 5; REG Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { P22CLOCK CLOCK } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 66.67 % ) " "Info: Total cell delay = 4.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.300 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { P22CLOCK CLOCK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { P22CLOCK {} P22CLOCK~out {} CLOCK {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCKP43 destination 3.600 ns - Shortest register " "Info: - Shortest clock path from clock \"GCKP43\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns GCKP43 1 CLK PIN_43 26 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 26; CLK Node = 'GCKP43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCKP43 } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns CLOCK 2 REG LC35 5 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC35; Fanout = 5; REG Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { GCKP43 CLOCK } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { GCKP43 CLOCK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { GCKP43 {} GCKP43~out {} CLOCK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { P22CLOCK CLOCK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { P22CLOCK {} P22CLOCK~out {} CLOCK {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { GCKP43 CLOCK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { GCKP43 {} GCKP43~out {} CLOCK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "GCKP43 H10o\[0\] H10S\[0\] 26.900 ns register " "Info: tco from clock \"GCKP43\" to destination pin \"H10o\[0\]\" through register \"H10S\[0\]\" is 26.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCKP43 source 23.500 ns + Longest register " "Info: + Longest clock path from clock \"GCKP43\" to source register is 23.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns GCKP43 1 CLK PIN_43 26 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 26; CLK Node = 'GCKP43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCKP43 } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:F_rtl_2\|dffs\[13\] 2 REG LC4 12 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC4; Fanout = 12; REG Node = 'lpm_counter:F_rtl_2\|dffs\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { GCKP43 lpm_counter:F_rtl_2|dffs[13] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(4.100 ns) 11.700 ns S1\[2\] 3 REG LC45 15 " "Info: 3: + IC(2.400 ns) + CELL(4.100 ns) = 11.700 ns; Loc. = LC45; Fanout = 15; REG Node = 'S1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { lpm_counter:F_rtl_2|dffs[13] S1[2] } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 18.500 ns CKHH~8bal 4 COMB LC34 6 " "Info: 4: + IC(2.300 ns) + CELL(4.500 ns) = 18.500 ns; Loc. = LC34; Fanout = 6; COMB Node = 'CKHH~8bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { S1[2] CKHH~8bal } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.500 ns) 23.500 ns H10S\[0\] 5 REG LC49 4 " "Info: 5: + IC(2.500 ns) + CELL(2.500 ns) = 23.500 ns; Loc. = LC49; Fanout = 4; REG Node = 'H10S\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CKHH~8bal H10S[0] } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.300 ns ( 69.36 % ) " "Info: Total cell delay = 16.300 ns ( 69.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 30.64 % ) " "Info: Total interconnect delay = 7.200 ns ( 30.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.500 ns" { GCKP43 lpm_counter:F_rtl_2|dffs[13] S1[2] CKHH~8bal H10S[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.500 ns" { GCKP43 {} GCKP43~out {} lpm_counter:F_rtl_2|dffs[13] {} S1[2] {} CKHH~8bal {} H10S[0] {} } { 0.000ns 0.000ns 0.000ns 2.400ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns + Longest register pin " "Info: + Longest register to pin delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns H10S\[0\] 1 REG LC49 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC49; Fanout = 4; REG Node = 'H10S\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H10S[0] } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 1.800 ns H10o\[0\] 2 PIN PIN_33 0 " "Info: 2: + IC(0.000 ns) + CELL(1.800 ns) = 1.800 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'H10o\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { H10S[0] H10o[0] } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 100.00 % ) " "Info: Total cell delay = 1.800 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { H10S[0] H10o[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { H10S[0] {} H10o[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.500 ns" { GCKP43 lpm_counter:F_rtl_2|dffs[13] S1[2] CKHH~8bal H10S[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.500 ns" { GCKP43 {} GCKP43~out {} lpm_counter:F_rtl_2|dffs[13] {} S1[2] {} CKHH~8bal {} H10S[0] {} } { 0.000ns 0.000ns 0.000ns 2.400ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { H10S[0] H10o[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { H10S[0] {} H10o[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "P7CKM P8CKM 10.000 ns Longest " "Info: Longest tpd from source pin \"P7CKM\" to destination pin \"P8CKM\" is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns P7CKM 1 PIN PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_25; Fanout = 3; PIN Node = 'P7CKM'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P7CKM } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 8.200 ns P8CKM~11 2 COMB LC33 1 " "Info: 2: + IC(2.300 ns) + CELL(4.500 ns) = 8.200 ns; Loc. = LC33; Fanout = 1; COMB Node = 'P8CKM~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { P7CKM P8CKM~11 } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 10.000 ns P8CKM 3 PIN PIN_24 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 10.000 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'P8CKM'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { P8CKM~11 P8CKM } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 77.00 % ) " "Info: Total cell delay = 7.700 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { P7CKM P8CKM~11 P8CKM } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { P7CKM {} P7CKM~out {} P8CKM~11 {} P8CKM {} } { 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 1.400ns 4.500ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CLOCK P22CLOCK GCKP43 -2.000 ns register " "Info: th for register \"CLOCK\" (data pin = \"P22CLOCK\", clock pin = \"GCKP43\") is -2.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCKP43 destination 3.600 ns + Longest register " "Info: + Longest clock path from clock \"GCKP43\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns GCKP43 1 CLK PIN_43 26 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 26; CLK Node = 'GCKP43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCKP43 } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns CLOCK 2 REG LC35 5 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC35; Fanout = 5; REG Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { GCKP43 CLOCK } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { GCKP43 CLOCK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { GCKP43 {} GCKP43~out {} CLOCK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns P22CLOCK 1 PIN PIN_9 2 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_9; Fanout = 2; PIN Node = 'P22CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P22CLOCK } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 6.900 ns CLOCK 2 REG LC35 5 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 6.900 ns; Loc. = LC35; Fanout = 5; REG Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { P22CLOCK CLOCK } "NODE_NAME" } } { "nox3_test.vhd" "" { Text "D:/2018Digital_electronic_grade_B/107/20180815_Nox3_tset/nox3_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 66.67 % ) " "Info: Total cell delay = 4.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.300 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { P22CLOCK CLOCK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { P22CLOCK {} P22CLOCK~out {} CLOCK {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { GCKP43 CLOCK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { GCKP43 {} GCKP43~out {} CLOCK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { P22CLOCK CLOCK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { P22CLOCK {} P22CLOCK~out {} CLOCK {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 15 15:16:33 2018 " "Info: Processing ended: Wed Aug 15 15:16:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
