/dts-v1/;

/ {
	compatible = "axera,ax620e";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	cpu_opp_table {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x03>;

		opp00 {
			opp-hz = <0x00 0x16e3600>;
		};

		opp01 {
			opp-hz = <0x00 0xc65d400>;
		};

		opp02 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		opp03 {
			opp-hz = <0x00 0x2faf0800>;
		};

		opp04 {
			opp-hz = <0x00 0x47868c00>;
		};
	};

	aclk_cpu_top_dfs {
		compatible = "operating-points-v2";
		phandle = <0x35>;

		aclk-cpu-top-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		aclk-cpu-top-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		aclk-cpu-top-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		aclk-cpu-top-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		aclk-cpu-top-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		aclk-cpu-top-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	aclk_isp_top_dfs {
		compatible = "operating-points-v2";
		phandle = <0x36>;

		aclk-isp-top-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		aclk-isp-top-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		aclk-isp-top-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		aclk-isp-top-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		aclk-isp-top-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		aclk-isp-top-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	aclk_vpu_top_dfs {
		compatible = "operating-points-v2";
		phandle = <0x37>;

		aclk-vpu-top-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		aclk-vpu-top-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		aclk-vpu-top-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		aclk-vpu-top-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		aclk-vpu-top-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		aclk-vpu-top-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	aclk_ocm_top_dfs {
		compatible = "operating-points-v2";
		phandle = <0x38>;

		aclk-ocm-top-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		aclk-ocm-top-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		aclk-ocm-top-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		aclk-ocm-top-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		aclk-ocm-top-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		aclk-ocm-top-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	aclk_nn_top_dfs {
		compatible = "operating-points-v2";
		phandle = <0x39>;

		aclk-nn-top-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		aclk-nn-top-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		aclk-nn-top-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		aclk-nn-top-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		aclk-nn-top-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		aclk-nn-top-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	aclk_mm_top_dfs {
		compatible = "operating-points-v2";
		phandle = <0x3a>;

		aclk-mm-top-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		aclk-mm-top-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		aclk-mm-top-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		aclk-mm-top-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		aclk-mm-top-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		aclk-mm-top-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	aclk_isp_mm_dfs {
		compatible = "operating-points-v2";
		phandle = <0x3b>;

		clk-isp-mm-100 {
			opp-hz = <0x00 0x5f5e100>;
		};

		clk-isp-mm-156 {
			opp-hz = <0x00 0x94c5f00>;
		};

		clk-isp-mm-250 {
			opp-hz = <0x00 0xee6b280>;
		};

		clk-isp-mm-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		clk-isp-mm-416 {
			opp-hz = <0x00 0x18cba800>;
		};
	};

	pclk_top_dfs {
		compatible = "operating-points-v2";
		phandle = <0x3c>;

		pclk-top-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		pclk-top-100 {
			opp-hz = <0x00 0x5f5e100>;
		};

		pclk-top-156 {
			opp-hz = <0x00 0x94c5f00>;
		};

		pclk-top-208 {
			opp-hz = <0x00 0xc65d400>;
		};
	};

	vpp_dfs {
		compatible = "operating-points-v2";
		phandle = <0x4c>;

		vpp-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		vpp-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		vpp-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		vpp-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		vpp-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		vpp-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	tdp_dfs {
		compatible = "operating-points-v2";
		phandle = <0x4e>;

		tdp-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		tdp-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		tdp-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		tdp-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		tdp-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		tdp-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	gdc_dfs {
		compatible = "operating-points-v2";
		phandle = <0x4d>;

		gdc-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		gdc-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		gdc-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		gdc-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		gdc-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		gdc-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	vo0_dfs {
		compatible = "operating-points-v2";
		phandle = <0x52>;

		vo-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		vo-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		vo-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		vo-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		vo-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		vo-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	ddr_dfs_table {
		compatible = "operating-points-v2";
		phandle = <0x41>;

		ddr-3200 {
			opp-hz = <0x00 0xc80>;
		};

		ddr-1600 {
			opp-hz = <0x00 0x640>;
		};
	};

	vo1_dfs {
		compatible = "operating-points-v2";
		phandle = <0x53>;

		vo-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		vo-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		vo-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		vo-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		vo-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		vo-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	venc_dfs {
		compatible = "operating-points-v2";
		phandle = <0x48>;

		venc-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		venc-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		venc-375 {
			opp-hz = <0x00 0x165a0bc0>;
		};

		venc-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		venc-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		venc-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	jenc_dfs {
		compatible = "operating-points-v2";
		phandle = <0x49>;

		jenc-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		jenc-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		jenc-375 {
			opp-hz = <0x00 0x165a0bc0>;
		};

		jenc-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		jenc-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		jenc-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	vdec_dfs {
		compatible = "operating-points-v2";
		phandle = <0x47>;

		vdec-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		vdec-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		vdec-375 {
			opp-hz = <0x00 0x165a0bc0>;
		};

		vdec-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		vdec-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		vdec-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	npu_opp_table {
		compatible = "operating-points-v2";
		phandle = <0x31>;

		opp_800 {
			opp-hz = <0x00 0x2faf0800>;
		};

		opp_594 {
			opp-hz = <0x00 0x2367b880>;
		};

		opp_500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		opp_416 {
			opp-hz = <0x00 0x18cba800>;
		};

		opp_24 {
			opp-hz = <0x00 0x16e3600>;
		};
	};

	ive_dfs {
		compatible = "operating-points-v2";
		phandle = <0x44>;

		ive-24 {
			opp-hz = <0x00 0x16e3600>;
		};

		ive-208 {
			opp-hz = <0x00 0xc65d400>;
		};

		ive-312 {
			opp-hz = <0x00 0x1298be00>;
		};

		ive-416 {
			opp-hz = <0x00 0x18cba800>;
		};

		ive-500 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		ive-533 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	isp_top_opp_table {
		compatible = "operating-points-v2";
		phandle = <0x3d>;

		opp-24000000 {
			opp-hz = <0x00 0x16e3600>;
		};

		opp-156000000 {
			opp-hz = <0x00 0x94c5f00>;
		};

		opp-208000000 {
			opp-hz = <0x00 0xc65d400>;
		};

		opp-250000000 {
			opp-hz = <0x00 0xee6b280>;
		};

		opp-312000000 {
			opp-hz = <0x00 0x1298be00>;
		};

		opp-416000000 {
			opp-hz = <0x00 0x18cba800>;
		};
	};

	isp_axi_opp_table {
		compatible = "operating-points-v2";
		phandle = <0x3e>;

		opp-24000000 {
			opp-hz = <0x00 0x16e3600>;
		};

		opp-208000000 {
			opp-hz = <0x00 0xc65d400>;
		};

		opp-312000000 {
			opp-hz = <0x00 0x1298be00>;
		};

		opp-416000000 {
			opp-hz = <0x00 0x18cba800>;
		};

		opp-500000000 {
			opp-hz = <0x00 0x1dcd6500>;
		};

		opp-533000000 {
			opp-hz = <0x00 0x1fca0555>;
		};
	};

	isp_ir_opp_table {
		compatible = "operating-points-v2";
		phandle = <0x3f>;

		opp-100000000 {
			opp-hz = <0x00 0x5f5e100>;
		};

		opp-208000000 {
			opp-hz = <0x00 0xc65d400>;
		};

		opp-250000000 {
			opp-hz = <0x00 0xee6b280>;
		};

		opp-297000000 {
			opp-hz = <0x00 0x11b3dc40>;
		};
	};

	aliases {
		ethernet0 = "/soc/ethernet@104C0000";
		serial0 = "/soc/ax_uart@4880000";
		serial1 = "/soc/ax_uart@4881000";
		serial2 = "/soc/ax_uart@4882000";
		serial3 = "/soc/ax_uart@6080000";
		serial4 = "/soc/ax_uart@6081000";
		serial5 = "/soc/ax_uart@6082000";
		spi0 = "/soc/spi@6070000";
		spi1 = "/soc/spi@6071000";
		spi2 = "/soc/spi@6072000";
		spi3 = "/soc/spi@1002E000";
		spi4 = "/soc/spi@1A00000";
		i2c0 = "/soc/i2c@4850000";
		i2c1 = "/soc/i2c@4851000";
		i2c2 = "/soc/i2c@4852000";
		i2c3 = "/soc/i2c@4853000";
		i2c4 = "/soc/i2c@4854000";
		i2c5 = "/soc/i2c@4855000";
		i2c6 = "/soc/i2c@4856000";
		i2c7 = "/soc/i2c@4857000";
		mmc0 = "/soc/sdhc@1B40000";
		mmc1 = "/soc/sdhc@104E0000";
		mmc2 = "/soc/sdhc@104D0000";
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53\0arm,armv8";
			reg = <0x00>;
			enable-method = "psci";
			next-level-cache = <0x02>;
			operating-points-v2 = <0x03>;
			clocks = <0x04 0x02>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53\0arm,armv8";
			reg = <0x01>;
			enable-method = "psci";
			next-level-cache = <0x02>;
			operating-points-v2 = <0x03>;
			clocks = <0x04 0x02>;
		};

		l2-cache {
			compatible = "cache";
			phandle = <0x02>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware {

		optee {
			compatible = "linaro,optee-tz";
			method = "smc";
		};
	};

	timer {
		compatible = "arm,armv7-timer";
		arm,cpu-registers-not-fw-configured;
		interrupts = <0x01 0x0d 0x304 0x01 0x0e 0x304 0x01 0x0b 0x304 0x01 0x0a 0x304>;
		clock-frequency = <0x16e3600>;
	};

	interrupt-controller@0x1850000 {
		compatible = "arm,gic-400";
		#interrupt-cells = <0x03>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		interrupt-controller;
		reg = <0x00 0x1851000 0x00 0x1000 0x00 0x1852000 0x00 0x1000 0x00 0x1854000 0x00 0x2000 0x00 0x1856000 0x00 0x2000>;
		phandle = <0x01>;
	};

	soc {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "simple-bus";
		ranges;

		cpu_sys_reset@1900000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x1900000 0x00 0x10000>;
			#reset-cells = <0x03>;
		};

		cpu_sys_reset_ext@1900000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x1900000 0x00 0x10000>;
			#reset-cells = <0x04>;
			phandle = <0x40>;
		};

		comm_sys_reset@2340000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x2340000 0x00 0x10000>;
			#reset-cells = <0x03>;
		};

		comm_sys_reset_async@2340000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x2340000 0x00 0x10000>;
			#reset-cells = <0x0a>;
			phandle = <0x2f>;
		};

		isp_sys_reset@2500000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x2500000 0x00 0x10000>;
			#reset-cells = <0x03>;
		};

		vpu_sys_reset@4030000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x4030000 0x00 0x10000>;
			#reset-cells = <0x03>;
		};

		vpu_sys_reset_async@4030000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x4030000 0x00 0x10000>;
			#reset-cells = <0x0a>;
			phandle = <0x46>;
		};

		mm_sys_reset@4430000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x4430000 0x00 0x10000>;
			#reset-cells = <0x03>;
			phandle = <0x43>;
		};

		mm_sys_reset_4@4430000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x4430000 0x00 0x10000>;
			#reset-cells = <0x04>;
			phandle = <0x4a>;
		};

		mm_sys_reset_async@4430000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x4430000 0x00 0x10000>;
			#reset-cells = <0x0a>;
			phandle = <0x4b>;
		};

		dispc_sys_reset@4600000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x4600000 0x00 0x10000>;
			#reset-cells = <0x03>;
			phandle = <0x5f>;
		};

		dispc_sys_reset_async@4600000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x4600000 0x00 0x10000>;
			#reset-cells = <0x0a>;
			phandle = <0x5e>;
		};

		periph_sys_reset@4870000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x4870000 0x00 0x10000>;
			#reset-cells = <0x03>;
			phandle = <0x2e>;
		};

		periph_sys_reset_ext@4870000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x4870000 0x00 0x10000>;
			#reset-cells = <0x04>;
			phandle = <0x05>;
		};

		periph_sys_reset_async@4870000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x4870000 0x00 0x10000>;
			#reset-cells = <0x0a>;
			phandle = <0x2d>;
		};

		flash_sys_reset@10030000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x10030000 0x00 0x10000>;
			#reset-cells = <0x03>;
		};

		flash_sys_reset_ext@10030000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x10030000 0x00 0x10000>;
			#reset-cells = <0x04>;
			phandle = <0x33>;
		};

		flash_sys_reset_async@10030000 {
			compatible = "axera,axera_reset_match\0syscon";
			reg = <0x00 0x10030000 0x00 0x10000>;
			#reset-cells = <0x0a>;
			phandle = <0x58>;
		};

		cpu_clk@1900000 {
			compatible = "axera,ax620x-cpu-clk\0syscon";
			reg = <0x00 0x1900000 0x00 0x10000>;
			#clock-cells = <0x01>;
			phandle = <0x04>;
		};

		common_clk@2340000 {
			compatible = "axera,ax620x-common-clk\0syscon";
			reg = <0x00 0x2340000 0x00 0x10000>;
			#clock-cells = <0x01>;
			phandle = <0x30>;
		};

		dispc_clk@4600000 {
			compatible = "axera,ax620x-dispc-clk\0syscon";
			reg = <0x00 0x4600000 0x00 0x10000>;
			#clock-cells = <0x01>;
			phandle = <0x5d>;
		};

		flash_clk@10030000 {
			compatible = "axera,ax620x-flash-clk\0syscon";
			reg = <0x00 0x10030000 0x00 0x10000>;
			#clock-cells = <0x01>;
			phandle = <0x32>;
		};

		isp_clk@2500000 {
			compatible = "axera,ax620x-isp-clk\0syscon";
			reg = <0x00 0x2500000 0x00 0x10000>;
			#clock-cells = <0x01>;
		};

		mm_clk@4430000 {
			compatible = "axera,ax620x-mm-clk\0syscon";
			reg = <0x00 0x4430000 0x00 0x10000>;
			#clock-cells = <0x01>;
			phandle = <0x42>;
		};

		periph_clk@4870000 {
			compatible = "axera,ax620x-periph-clk\0syscon";
			reg = <0x00 0x4870000 0x00 0x10000>;
			#clock-cells = <0x01>;
			phandle = <0x2c>;
		};

		vpu_clk@4030000 {
			compatible = "axera,ax620x-vpu-clk\0syscon";
			reg = <0x00 0x4030000 0x00 0x10000>;
			#clock-cells = <0x01>;
			phandle = <0x45>;
		};

		pllc_clk@2210000 {
			compatible = "axera,ax620x-pllc-clk\0syscon";
			reg = <0x00 0x2210000 0x00 0x10000>;
			#clock-cells = <0x01>;
		};

		clk10000000@0 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x989680>;
			clock-output-names = "sysclk";
		};

		pinctrl@0x2300000 {
			compatible = "axera,ax620e-pinctrl";
			reg = <0x00 0x2300000 0x00 0xb000 0x00 0x104f0000 0x00 0x3000>;
			phandle = <0x06>;

			vi_d0 {

				mux {
					pins = "VI_D0";
					function = "VI_D0";
				};

				configs {
					pins = "VI_D0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d0_infrared_fs {

				mux {
					pins = "VI_D0";
					function = "INFRARED_FS";
				};

				configs {
					pins = "VI_D0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d0_spi_m1_mosi {

				mux {
					pins = "VI_D0";
					function = "SPI_M1_MOSI";
				};

				configs {
					pins = "VI_D0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d0_i2c6_sda {
				phandle = <0x24>;

				mux {
					pins = "VI_D0";
					function = "I2C6_SDA";
				};

				configs {
					pins = "VI_D0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_d0_i2s0_din0 {

				mux {
					pins = "VI_D0";
					function = "I2S0_DIN0";
				};

				configs {
					pins = "VI_D0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d0_db_gpio0 {

				mux {
					pins = "VI_D0";
					function = "DB_GPIO0";
				};

				configs {
					pins = "VI_D0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d0_gpio0_a0 {
				phandle = <0x26>;

				mux {
					pins = "VI_D0";
					function = "GPIO0_A0";
				};

				configs {
					pins = "VI_D0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d0_analog_test1 {

				mux {
					pins = "VI_D0";
					function = "ANALOG_TEST1";
				};

				configs {
					pins = "VI_D0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d1 {

				mux {
					pins = "VI_D1";
					function = "VI_D1";
				};

				configs {
					pins = "VI_D1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d1_infrared_sdo0 {

				mux {
					pins = "VI_D1";
					function = "INFRARED_SDO0";
				};

				configs {
					pins = "VI_D1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d1_spi_m1_miso {

				mux {
					pins = "VI_D1";
					function = "SPI_M1_MISO";
				};

				configs {
					pins = "VI_D1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d1_i2c6_scl {
				phandle = <0x23>;

				mux {
					pins = "VI_D1";
					function = "I2C6_SCL";
				};

				configs {
					pins = "VI_D1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_d1_i2s0_sclk {

				mux {
					pins = "VI_D1";
					function = "I2S0_SCLK";
				};

				configs {
					pins = "VI_D1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d1_db_gpio1 {

				mux {
					pins = "VI_D1";
					function = "DB_GPIO1";
				};

				configs {
					pins = "VI_D1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d1_gpio0_a1 {
				phandle = <0x25>;

				mux {
					pins = "VI_D1";
					function = "GPIO0_A1";
				};

				configs {
					pins = "VI_D1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d1_analog_test2 {

				mux {
					pins = "VI_D1";
					function = "ANALOG_TEST2";
				};

				configs {
					pins = "VI_D1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d2 {

				mux {
					pins = "VI_D2";
					function = "VI_D2";
				};

				configs {
					pins = "VI_D2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d2_infrared_sdo1 {

				mux {
					pins = "VI_D2";
					function = "INFRARED_SDO1";
				};

				configs {
					pins = "VI_D2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d2_spi_m1_cs0 {

				mux {
					pins = "VI_D2";
					function = "SPI_M1_CS0";
				};

				configs {
					pins = "VI_D2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_d2_time_50hz {

				mux {
					pins = "VI_D2";
					function = "TIME_50HZ";
				};

				configs {
					pins = "VI_D2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d2_i2s0_dout {

				mux {
					pins = "VI_D2";
					function = "I2S0_DOUT";
				};

				configs {
					pins = "VI_D2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d2_db_gpio2 {

				mux {
					pins = "VI_D2";
					function = "DB_GPIO2";
				};

				configs {
					pins = "VI_D2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d2_gpio0_a2 {

				mux {
					pins = "VI_D2";
					function = "GPIO0_A2";
				};

				configs {
					pins = "VI_D2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d2_analog_test3 {

				mux {
					pins = "VI_D2";
					function = "ANALOG_TEST3";
				};

				configs {
					pins = "VI_D2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d3 {

				mux {
					pins = "VI_D3";
					function = "VI_D3";
				};

				configs {
					pins = "VI_D3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d3_infrared_sdo2 {

				mux {
					pins = "VI_D3";
					function = "INFRARED_SDO2";
				};

				configs {
					pins = "VI_D3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d3_spi_m1_cs1 {

				mux {
					pins = "VI_D3";
					function = "SPI_M1_CS1";
				};

				configs {
					pins = "VI_D3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_d3_clk_aux1_1 {

				mux {
					pins = "VI_D3";
					function = "CLK_AUX1_1";
				};

				configs {
					pins = "VI_D3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d3_i2s0_mclk {

				mux {
					pins = "VI_D3";
					function = "I2S0_MCLK";
				};

				configs {
					pins = "VI_D3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d3_db_gpio3 {

				mux {
					pins = "VI_D3";
					function = "DB_GPIO3";
				};

				configs {
					pins = "VI_D3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d3_gpio0_a3 {

				mux {
					pins = "VI_D3";
					function = "GPIO0_A3";
				};

				configs {
					pins = "VI_D3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d3_analog_test4 {

				mux {
					pins = "VI_D3";
					function = "ANALOG_TEST4";
				};

				configs {
					pins = "VI_D3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d4 {

				mux {
					pins = "VI_D4";
					function = "VI_D4";
				};

				configs {
					pins = "VI_D4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d4_infrared_clk_m {

				mux {
					pins = "VI_D4";
					function = "INFRARED_CLK_M";
				};

				configs {
					pins = "VI_D4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d4_spi_m1_sclk {

				mux {
					pins = "VI_D4";
					function = "SPI_M1_SCLK";
				};

				configs {
					pins = "VI_D4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d4_i2c5_sda {
				phandle = <0x20>;

				mux {
					pins = "VI_D4";
					function = "I2C5_SDA";
				};

				configs {
					pins = "VI_D4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_d4_i2s0_din1 {

				mux {
					pins = "VI_D4";
					function = "I2S0_DIN1";
				};

				configs {
					pins = "VI_D4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d4_db_gpio4 {

				mux {
					pins = "VI_D4";
					function = "DB_GPIO4";
				};

				configs {
					pins = "VI_D4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d4_gpio0_a4 {
				phandle = <0x22>;

				mux {
					pins = "VI_D4";
					function = "GPIO0_A4";
				};

				configs {
					pins = "VI_D4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d4_analog_test5 {

				mux {
					pins = "VI_D4";
					function = "ANALOG_TEST5";
				};

				configs {
					pins = "VI_D4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d5 {

				mux {
					pins = "VI_D5";
					function = "VI_D5";
				};

				configs {
					pins = "VI_D5";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d5_spi_s_d3 {

				mux {
					pins = "VI_D5";
					function = "SPI_S_D3";
				};

				configs {
					pins = "VI_D5";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d5_i2c_s0_sda {

				mux {
					pins = "VI_D5";
					function = "I2C_S0_SDA";
				};

				configs {
					pins = "VI_D5";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_d5_db_gpio5 {

				mux {
					pins = "VI_D5";
					function = "DB_GPIO5";
				};

				configs {
					pins = "VI_D5";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d5_gpio0_a5 {

				mux {
					pins = "VI_D5";
					function = "GPIO0_A5";
				};

				configs {
					pins = "VI_D5";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d6 {

				mux {
					pins = "VI_D6";
					function = "VI_D6";
				};

				configs {
					pins = "VI_D6";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d6_infrared_sdi0 {

				mux {
					pins = "VI_D6";
					function = "INFRARED_SDI0";
				};

				configs {
					pins = "VI_D6";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d6_spi_s_d1 {

				mux {
					pins = "VI_D6";
					function = "SPI_S_D1";
				};

				configs {
					pins = "VI_D6";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d6_i2c_s0_scl {

				mux {
					pins = "VI_D6";
					function = "I2C_S0_SCL";
				};

				configs {
					pins = "VI_D6";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_d6_db_gpio6 {

				mux {
					pins = "VI_D6";
					function = "DB_GPIO6";
				};

				configs {
					pins = "VI_D6";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d6_gpio0_a6 {

				mux {
					pins = "VI_D6";
					function = "GPIO0_A6";
				};

				configs {
					pins = "VI_D6";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d7 {

				mux {
					pins = "VI_D7";
					function = "VI_D7";
				};

				configs {
					pins = "VI_D7";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d7_infrared_sdi1 {

				mux {
					pins = "VI_D7";
					function = "INFRARED_SDI1";
				};

				configs {
					pins = "VI_D7";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d7_spi_s_d0 {

				mux {
					pins = "VI_D7";
					function = "SPI_S_D0";
				};

				configs {
					pins = "VI_D7";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d7_spi_m1_cs2 {

				mux {
					pins = "VI_D7";
					function = "SPI_M1_CS2";
				};

				configs {
					pins = "VI_D7";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_d7_db_gpio7 {

				mux {
					pins = "VI_D7";
					function = "DB_GPIO7";
				};

				configs {
					pins = "VI_D7";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d7_gpio0_a7 {

				mux {
					pins = "VI_D7";
					function = "GPIO0_A7";
				};

				configs {
					pins = "VI_D7";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d8 {

				mux {
					pins = "VI_D8";
					function = "VI_D8";
				};

				configs {
					pins = "VI_D8";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d8_infrared_sdi2 {

				mux {
					pins = "VI_D8";
					function = "INFRARED_SDI2";
				};

				configs {
					pins = "VI_D8";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d8_spi_s_cs {

				mux {
					pins = "VI_D8";
					function = "SPI_S_CS";
				};

				configs {
					pins = "VI_D8";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_d8_i2c7_scl {
				phandle = <0x27>;

				mux {
					pins = "VI_D8";
					function = "I2C7_SCL";
				};

				configs {
					pins = "VI_D8";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_d8_db_gpio8 {

				mux {
					pins = "VI_D8";
					function = "DB_GPIO8";
				};

				configs {
					pins = "VI_D8";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d8_gpio0_a8 {
				phandle = <0x29>;

				mux {
					pins = "VI_D8";
					function = "GPIO0_A8";
				};

				configs {
					pins = "VI_D8";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d9 {

				mux {
					pins = "VI_D9";
					function = "VI_D9";
				};

				configs {
					pins = "VI_D9";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d9_infrared_sdi3 {

				mux {
					pins = "VI_D9";
					function = "INFRARED_SDI3";
				};

				configs {
					pins = "VI_D9";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d9_spi_s_d2 {

				mux {
					pins = "VI_D9";
					function = "SPI_S_D2";
				};

				configs {
					pins = "VI_D9";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d9_i2c7_sda {
				phandle = <0x28>;

				mux {
					pins = "VI_D9";
					function = "I2C7_SDA";
				};

				configs {
					pins = "VI_D9";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_d9_db_gpio9 {

				mux {
					pins = "VI_D9";
					function = "DB_GPIO9";
				};

				configs {
					pins = "VI_D9";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_d9_gpio0_a9 {
				phandle = <0x2a>;

				mux {
					pins = "VI_D9";
					function = "GPIO0_A9";
				};

				configs {
					pins = "VI_D9";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_clk0 {

				mux {
					pins = "VI_CLK0";
					function = "VI_CLK0";
				};

				configs {
					pins = "VI_CLK0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_clk0_spi_m1_cs3 {

				mux {
					pins = "VI_CLK0";
					function = "SPI_M1_CS3";
				};

				configs {
					pins = "VI_CLK0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_clk0_spi_s_sclk {

				mux {
					pins = "VI_CLK0";
					function = "SPI_S_SCLK";
				};

				configs {
					pins = "VI_CLK0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_clk0_i2c5_scl {
				phandle = <0x1f>;

				mux {
					pins = "VI_CLK0";
					function = "I2C5_SCL";
				};

				configs {
					pins = "VI_CLK0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			vi_clk0_i2s0_lrck {

				mux {
					pins = "VI_CLK0";
					function = "I2S0_LRCK";
				};

				configs {
					pins = "VI_CLK0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_clk0_db_gpio10 {

				mux {
					pins = "VI_CLK0";
					function = "DB_GPIO10";
				};

				configs {
					pins = "VI_CLK0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_clk0_gpio0_a10 {
				phandle = <0x21>;

				mux {
					pins = "VI_CLK0";
					function = "GPIO0_A10";
				};

				configs {
					pins = "VI_CLK0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vi_clk0_analog_test0 {

				mux {
					pins = "VI_CLK0";
					function = "ANALOG_TEST0";
				};

				configs {
					pins = "VI_CLK0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain3 {

				mux {
					pins = "THM_AIN3";
					function = "THM_AIN3";
				};

				configs {
					pins = "THM_AIN3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain3_db_gpio11 {

				mux {
					pins = "THM_AIN3";
					function = "DB_GPIO11";
				};

				configs {
					pins = "THM_AIN3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain3_gpio0_a11 {

				mux {
					pins = "THM_AIN3";
					function = "GPIO0_A11";
				};

				configs {
					pins = "THM_AIN3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain2 {

				mux {
					pins = "THM_AIN2";
					function = "THM_AIN2";
				};

				configs {
					pins = "THM_AIN2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain2_mclk6 {

				mux {
					pins = "THM_AIN2";
					function = "MCLK6";
				};

				configs {
					pins = "THM_AIN2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain2_db_gpio12 {

				mux {
					pins = "THM_AIN2";
					function = "DB_GPIO12";
				};

				configs {
					pins = "THM_AIN2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain2_gpio0_a12 {

				mux {
					pins = "THM_AIN2";
					function = "GPIO0_A12";
				};

				configs {
					pins = "THM_AIN2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain1 {

				mux {
					pins = "THM_AIN1";
					function = "THM_AIN1";
				};

				configs {
					pins = "THM_AIN1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain1_timestamp_lock_o0 {

				mux {
					pins = "THM_AIN1";
					function = "TIMESTAMP_LOCK_O0";
				};

				configs {
					pins = "THM_AIN1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain1_pwm11 {

				mux {
					pins = "THM_AIN1";
					function = "PWM11";
				};

				configs {
					pins = "THM_AIN1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain1_db_gpio13 {

				mux {
					pins = "THM_AIN1";
					function = "DB_GPIO13";
				};

				configs {
					pins = "THM_AIN1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain1_gpio0_a13 {

				mux {
					pins = "THM_AIN1";
					function = "GPIO0_A13";
				};

				configs {
					pins = "THM_AIN1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain0 {

				mux {
					pins = "THM_AIN0";
					function = "THM_AIN0";
				};

				configs {
					pins = "THM_AIN0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain0_timestamp_lock_i0 {

				mux {
					pins = "THM_AIN0";
					function = "TIMESTAMP_LOCK_I0";
				};

				configs {
					pins = "THM_AIN0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain0_pwm10 {

				mux {
					pins = "THM_AIN0";
					function = "PWM10";
				};

				configs {
					pins = "THM_AIN0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain0_db_gpio14 {

				mux {
					pins = "THM_AIN0";
					function = "DB_GPIO14";
				};

				configs {
					pins = "THM_AIN0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			thm_ain0_gpio0_a14 {

				mux {
					pins = "THM_AIN0";
					function = "GPIO0_A14";
				};

				configs {
					pins = "THM_AIN0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_pwr_sw {

				mux {
					pins = "SD_PWR_SW";
					function = "SD_PWR_SW";
				};

				configs {
					pins = "SD_PWR_SW";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_pwr_sw_wdt_thm_rst {

				mux {
					pins = "SD_PWR_SW";
					function = "WDT_THM_RST";
				};

				configs {
					pins = "SD_PWR_SW";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_pwr_sw_db_gpio16 {

				mux {
					pins = "SD_PWR_SW";
					function = "DB_GPIO16";
				};

				configs {
					pins = "SD_PWR_SW";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			gpio3_a1 {

				mux {
					pins = "GPIO3_A1";
					function = "GPIO3_A1";
				};

				configs {
					pins = "GPIO3_A1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			gpio3_a1_sleepout {

				mux {
					pins = "GPIO3_A1";
					function = "SLEEPOUT";
				};

				configs {
					pins = "GPIO3_A1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			gpio3_a1_db_gpio18 {

				mux {
					pins = "GPIO3_A1";
					function = "DB_GPIO18";
				};

				configs {
					pins = "GPIO3_A1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			gpio3_a2 {

				mux {
					pins = "GPIO3_A2";
					function = "GPIO3_A2";
				};

				configs {
					pins = "GPIO3_A2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			gpio3_a2_sen_hsync_d0 {

				mux {
					pins = "GPIO3_A2";
					function = "SEN_HSYNC_D0";
				};

				configs {
					pins = "GPIO3_A2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			gpio3_a2_db_gpio19 {

				mux {
					pins = "GPIO3_A2";
					function = "DB_GPIO19";
				};

				configs {
					pins = "GPIO3_A2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			gpio3_a3 {

				mux {
					pins = "GPIO3_A3";
					function = "GPIO3_A3";
				};

				configs {
					pins = "GPIO3_A3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			gpio3_a3_db_gpio20 {

				mux {
					pins = "GPIO3_A3";
					function = "DB_GPIO20";
				};

				configs {
					pins = "GPIO3_A3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			bond0 {

				mux {
					pins = "BOND0";
					function = "BOND0";
				};

				configs {
					pins = "BOND0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-down;
				};
			};

			bond0_sen_vsync_d1 {

				mux {
					pins = "BOND0";
					function = "SEN_VSYNC_D1";
				};

				configs {
					pins = "BOND0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			bond0_uart3_rts {

				mux {
					pins = "BOND0";
					function = "UART3_RTS";
				};

				configs {
					pins = "BOND0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			bond0_gpio0_a15 {

				mux {
					pins = "BOND0";
					function = "GPIO0_A15";
				};

				configs {
					pins = "BOND0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			bond1 {

				mux {
					pins = "BOND1";
					function = "BOND1";
				};

				configs {
					pins = "BOND1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-down;
				};
			};

			bond1_sen_hsync_d1 {

				mux {
					pins = "BOND1";
					function = "SEN_HSYNC_D1";
				};

				configs {
					pins = "BOND1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			bond1_uart3_cts {

				mux {
					pins = "BOND1";
					function = "UART3_CTS";
				};

				configs {
					pins = "BOND1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			bond1_gpio0_a16 {

				mux {
					pins = "BOND1";
					function = "GPIO0_A16";
				};

				configs {
					pins = "BOND1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_pwr_en {

				mux {
					pins = "EMMC_PWR_EN";
					function = "EMMC_PWR_EN";
				};

				configs {
					pins = "EMMC_PWR_EN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_pwr_en_uart1_cts {

				mux {
					pins = "EMMC_PWR_EN";
					function = "UART1_CTS";
				};

				configs {
					pins = "EMMC_PWR_EN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_pwr_en_db_gpio17 {

				mux {
					pins = "EMMC_PWR_EN";
					function = "DB_GPIO17";
				};

				configs {
					pins = "EMMC_PWR_EN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_pwr_en_gpio0_a17 {

				mux {
					pins = "EMMC_PWR_EN";
					function = "GPIO0_A17";
				};

				configs {
					pins = "EMMC_PWR_EN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			bond2 {

				mux {
					pins = "BOND2";
					function = "BOND2";
				};

				configs {
					pins = "BOND2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-down;
				};
			};

			bond2_mclk0 {

				mux {
					pins = "BOND2";
					function = "MCLK0";
				};

				configs {
					pins = "BOND2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			bond2_uart1_rts {

				mux {
					pins = "BOND2";
					function = "UART1_RTS";
				};

				configs {
					pins = "BOND2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			bond2_gpio0_a18 {

				mux {
					pins = "BOND2";
					function = "GPIO0_A18";
				};

				configs {
					pins = "BOND2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sys_rstn_out {

				mux {
					pins = "SYS_RSTN_OUT";
					function = "SYS_RSTN_OUT";
				};

				configs {
					pins = "SYS_RSTN_OUT";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-down;
				};
			};

			tms {

				mux {
					pins = "TMS";
					function = "TMS";
				};

				configs {
					pins = "TMS";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			tms_uart4_txd {

				mux {
					pins = "TMS";
					function = "UART4_TXD";
				};

				configs {
					pins = "TMS";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			tms_db_gpio21 {

				mux {
					pins = "TMS";
					function = "DB_GPIO21";
				};

				configs {
					pins = "TMS";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			tms_gpio0_a21 {

				mux {
					pins = "TMS";
					function = "GPIO0_A21";
				};

				configs {
					pins = "TMS";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			tck {

				mux {
					pins = "TCK";
					function = "TCK";
				};

				configs {
					pins = "TCK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-down;
				};
			};

			tck_uart4_rxd {

				mux {
					pins = "TCK";
					function = "UART4_RXD";
				};

				configs {
					pins = "TCK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			tck_db_gpio22 {

				mux {
					pins = "TCK";
					function = "DB_GPIO22";
				};

				configs {
					pins = "TCK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			tck_gpio0_a22 {

				mux {
					pins = "TCK";
					function = "GPIO0_A22";
				};

				configs {
					pins = "TCK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_pwr_en {

				mux {
					pins = "SD_PWR_EN";
					function = "SD_PWR_EN";
				};

				configs {
					pins = "SD_PWR_EN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-down;
				};
			};

			sd_pwr_en_db_gpio23 {

				mux {
					pins = "SD_PWR_EN";
					function = "DB_GPIO23";
				};

				configs {
					pins = "SD_PWR_EN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_pwr_en_gpio0_a23 {

				mux {
					pins = "SD_PWR_EN";
					function = "GPIO0_A23";
				};

				configs {
					pins = "SD_PWR_EN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c0_scl {
				phandle = <0x09>;

				mux {
					pins = "I2C0_SCL";
					function = "I2C0_SCL";
				};

				configs {
					pins = "I2C0_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			i2c0_scl_spi_m2_cs1 {

				mux {
					pins = "I2C0_SCL";
					function = "SPI_M2_CS1";
				};

				configs {
					pins = "I2C0_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			i2c0_scl_risc_tck {

				mux {
					pins = "I2C0_SCL";
					function = "RISC_TCK";
				};

				configs {
					pins = "I2C0_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-down;
				};
			};

			i2c0_scl_pwm00 {

				mux {
					pins = "I2C0_SCL";
					function = "PWM00";
				};

				configs {
					pins = "I2C0_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c0_scl_clk_aux0_0 {

				mux {
					pins = "I2C0_SCL";
					function = "CLK_AUX0_0";
				};

				configs {
					pins = "I2C0_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c0_scl_uart2_cts {

				mux {
					pins = "I2C0_SCL";
					function = "UART2_CTS";
				};

				configs {
					pins = "I2C0_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			i2c0_scl_gpio0_a24 {
				phandle = <0x0b>;

				mux {
					pins = "I2C0_SCL";
					function = "GPIO0_A24";
				};

				configs {
					pins = "I2C0_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c0_scl_analog_test12 {

				mux {
					pins = "I2C0_SCL";
					function = "ANALOG_TEST12";
				};

				configs {
					pins = "I2C0_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c0_sda {
				phandle = <0x0a>;

				mux {
					pins = "I2C0_SDA";
					function = "I2C0_SDA";
				};

				configs {
					pins = "I2C0_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			i2c0_sda_spi_m2_cs2 {

				mux {
					pins = "I2C0_SDA";
					function = "SPI_M2_CS2";
				};

				configs {
					pins = "I2C0_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			i2c0_sda_risc_trstn {

				mux {
					pins = "I2C0_SDA";
					function = "RISC_TRSTN";
				};

				configs {
					pins = "I2C0_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c0_sda_pwm01 {

				mux {
					pins = "I2C0_SDA";
					function = "PWM01";
				};

				configs {
					pins = "I2C0_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c0_sda_clk_aux0_1 {

				mux {
					pins = "I2C0_SDA";
					function = "CLK_AUX0_1";
				};

				configs {
					pins = "I2C0_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c0_sda_uart2_rts {

				mux {
					pins = "I2C0_SDA";
					function = "UART2_RTS";
				};

				configs {
					pins = "I2C0_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			i2c0_sda_gpio0_a25 {
				phandle = <0x0c>;

				mux {
					pins = "I2C0_SDA";
					function = "GPIO0_A25";
				};

				configs {
					pins = "I2C0_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c0_sda_analog_test13 {

				mux {
					pins = "I2C0_SDA";
					function = "ANALOG_TEST13";
				};

				configs {
					pins = "I2C0_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c1_scl {
				phandle = <0x0d>;

				mux {
					pins = "I2C1_SCL";
					function = "I2C1_SCL";
				};

				configs {
					pins = "I2C1_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			i2c1_scl_spi_m2_sclk {

				mux {
					pins = "I2C1_SCL";
					function = "SPI_M2_SCLK";
				};

				configs {
					pins = "I2C1_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c1_scl_pwm02 {

				mux {
					pins = "I2C1_SCL";
					function = "PWM02";
				};

				configs {
					pins = "I2C1_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c1_scl_clk_aux0_2 {

				mux {
					pins = "I2C1_SCL";
					function = "CLK_AUX0_2";
				};

				configs {
					pins = "I2C1_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c1_scl_uart4_cts {

				mux {
					pins = "I2C1_SCL";
					function = "UART4_CTS";
				};

				configs {
					pins = "I2C1_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			i2c1_scl_gpio0_a26 {
				phandle = <0x0f>;

				mux {
					pins = "I2C1_SCL";
					function = "GPIO0_A26";
				};

				configs {
					pins = "I2C1_SCL";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c1_sda {
				phandle = <0x0e>;

				mux {
					pins = "I2C1_SDA";
					function = "I2C1_SDA";
				};

				configs {
					pins = "I2C1_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			i2c1_sda_spi_m2_cs0 {

				mux {
					pins = "I2C1_SDA";
					function = "SPI_M2_CS0";
				};

				configs {
					pins = "I2C1_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			i2c1_sda_pwm03 {

				mux {
					pins = "I2C1_SDA";
					function = "PWM03";
				};

				configs {
					pins = "I2C1_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c1_sda_clk_aux1_0 {

				mux {
					pins = "I2C1_SDA";
					function = "CLK_AUX1_0";
				};

				configs {
					pins = "I2C1_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			i2c1_sda_uart4_rts {

				mux {
					pins = "I2C1_SDA";
					function = "UART4_RTS";
				};

				configs {
					pins = "I2C1_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			i2c1_sda_gpio0_a27 {
				phandle = <0x10>;

				mux {
					pins = "I2C1_SDA";
					function = "GPIO0_A27";
				};

				configs {
					pins = "I2C1_SDA";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart0_txd {

				mux {
					pins = "UART0_TXD";
					function = "UART0_TXD";
				};

				configs {
					pins = "UART0_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart0_txd_risc_tdi {

				mux {
					pins = "UART0_TXD";
					function = "RISC_TDI";
				};

				configs {
					pins = "UART0_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart0_txd_db_gpio24 {

				mux {
					pins = "UART0_TXD";
					function = "DB_GPIO24";
				};

				configs {
					pins = "UART0_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart0_txd_gpio0_a28 {

				mux {
					pins = "UART0_TXD";
					function = "GPIO0_A28";
				};

				configs {
					pins = "UART0_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart0_txd_analog_test6 {

				mux {
					pins = "UART0_TXD";
					function = "ANALOG_TEST6";
				};

				configs {
					pins = "UART0_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart0_rxd {

				mux {
					pins = "UART0_RXD";
					function = "UART0_RXD";
				};

				configs {
					pins = "UART0_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart0_rxd_risc_tms {

				mux {
					pins = "UART0_RXD";
					function = "RISC_TMS";
				};

				configs {
					pins = "UART0_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart0_rxd_db_gpio25 {

				mux {
					pins = "UART0_RXD";
					function = "DB_GPIO25";
				};

				configs {
					pins = "UART0_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart0_rxd_gpio0_a29 {

				mux {
					pins = "UART0_RXD";
					function = "GPIO0_A29";
				};

				configs {
					pins = "UART0_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart0_rxd_analog_test7 {

				mux {
					pins = "UART0_RXD";
					function = "ANALOG_TEST7";
				};

				configs {
					pins = "UART0_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart1_txd {

				mux {
					pins = "UART1_TXD";
					function = "UART1_TXD";
				};

				configs {
					pins = "UART1_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart1_txd_spi_m2_cs3 {

				mux {
					pins = "UART1_TXD";
					function = "SPI_M2_CS3";
				};

				configs {
					pins = "UART1_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart1_txd_risc_tdo {

				mux {
					pins = "UART1_TXD";
					function = "RISC_TDO";
				};

				configs {
					pins = "UART1_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart1_txd_pwm06 {

				mux {
					pins = "UART1_TXD";
					function = "PWM06";
				};

				configs {
					pins = "UART1_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart1_txd_sen_flash_d1 {

				mux {
					pins = "UART1_TXD";
					function = "SEN_FLASH_D1";
				};

				configs {
					pins = "UART1_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart1_txd_db_gpio26 {

				mux {
					pins = "UART1_TXD";
					function = "DB_GPIO26";
				};

				configs {
					pins = "UART1_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart1_txd_gpio0_a30 {

				mux {
					pins = "UART1_TXD";
					function = "GPIO0_A30";
				};

				configs {
					pins = "UART1_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart1_txd_analog_test8 {

				mux {
					pins = "UART1_TXD";
					function = "ANALOG_TEST8";
				};

				configs {
					pins = "UART1_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart1_rxd {

				mux {
					pins = "UART1_RXD";
					function = "UART1_RXD";
				};

				configs {
					pins = "UART1_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart1_rxd_mclk7 {

				mux {
					pins = "UART1_RXD";
					function = "MCLK7";
				};

				configs {
					pins = "UART1_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart1_rxd_clk_aux3_0 {

				mux {
					pins = "UART1_RXD";
					function = "CLK_AUX3_0";
				};

				configs {
					pins = "UART1_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart1_rxd_pwm07 {

				mux {
					pins = "UART1_RXD";
					function = "PWM07";
				};

				configs {
					pins = "UART1_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart1_rxd_sen_flash_d2 {

				mux {
					pins = "UART1_RXD";
					function = "SEN_FLASH_D2";
				};

				configs {
					pins = "UART1_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart1_rxd_gpio0_a31 {

				mux {
					pins = "UART1_RXD";
					function = "GPIO0_A31";
				};

				configs {
					pins = "UART1_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart1_rxd_analog_test9 {

				mux {
					pins = "UART1_RXD";
					function = "ANALOG_TEST9";
				};

				configs {
					pins = "UART1_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_txd {

				mux {
					pins = "UART2_TXD";
					function = "UART2_TXD";
				};

				configs {
					pins = "UART2_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart2_txd_clk_aux3_1 {

				mux {
					pins = "UART2_TXD";
					function = "CLK_AUX3_1";
				};

				configs {
					pins = "UART2_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_txd_timestamp_lock_i1 {

				mux {
					pins = "UART2_TXD";
					function = "TIMESTAMP_LOCK_I1";
				};

				configs {
					pins = "UART2_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_txd_sen_flash_d3 {

				mux {
					pins = "UART2_TXD";
					function = "SEN_FLASH_D3";
				};

				configs {
					pins = "UART2_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_txd_db_gpio27 {

				mux {
					pins = "UART2_TXD";
					function = "DB_GPIO27";
				};

				configs {
					pins = "UART2_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_txd_gpio1_a0 {

				mux {
					pins = "UART2_TXD";
					function = "GPIO1_A0";
				};

				configs {
					pins = "UART2_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_txd_analog_test10 {

				mux {
					pins = "UART2_TXD";
					function = "ANALOG_TEST10";
				};

				configs {
					pins = "UART2_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_rxd {

				mux {
					pins = "UART2_RXD";
					function = "UART2_RXD";
				};

				configs {
					pins = "UART2_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart2_rxd_clk_aux3_2 {

				mux {
					pins = "UART2_RXD";
					function = "CLK_AUX3_2";
				};

				configs {
					pins = "UART2_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_rxd_timestamp_lock_o1 {

				mux {
					pins = "UART2_RXD";
					function = "TIMESTAMP_LOCK_O1";
				};

				configs {
					pins = "UART2_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_rxd_sen_elec_pls {

				mux {
					pins = "UART2_RXD";
					function = "SEN_ELEC_PLS";
				};

				configs {
					pins = "UART2_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_rxd_db_gpio28 {

				mux {
					pins = "UART2_RXD";
					function = "DB_GPIO28";
				};

				configs {
					pins = "UART2_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_rxd_gpio1_a1 {

				mux {
					pins = "UART2_RXD";
					function = "GPIO1_A1";
				};

				configs {
					pins = "UART2_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart2_rxd_analog_test11 {

				mux {
					pins = "UART2_RXD";
					function = "ANALOG_TEST11";
				};

				configs {
					pins = "UART2_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_txd {

				mux {
					pins = "UART3_TXD";
					function = "UART3_TXD";
				};

				configs {
					pins = "UART3_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart3_txd_spi_m2_mosi {

				mux {
					pins = "UART3_TXD";
					function = "SPI_M2_MOSI";
				};

				configs {
					pins = "UART3_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_txd_clk_aux2_1 {

				mux {
					pins = "UART3_TXD";
					function = "CLK_AUX2_1";
				};

				configs {
					pins = "UART3_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_txd_pwm04 {

				mux {
					pins = "UART3_TXD";
					function = "PWM04";
				};

				configs {
					pins = "UART3_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_txd_sen_flash_d4 {

				mux {
					pins = "UART3_TXD";
					function = "SEN_FLASH_D4";
				};

				configs {
					pins = "UART3_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_txd_db_gpio29 {

				mux {
					pins = "UART3_TXD";
					function = "DB_GPIO29";
				};

				configs {
					pins = "UART3_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_txd_gpio1_a2 {

				mux {
					pins = "UART3_TXD";
					function = "GPIO1_A2";
				};

				configs {
					pins = "UART3_TXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_rxd {

				mux {
					pins = "UART3_RXD";
					function = "UART3_RXD";
				};

				configs {
					pins = "UART3_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			uart3_rxd_spi_m2_miso {

				mux {
					pins = "UART3_RXD";
					function = "SPI_M2_MISO";
				};

				configs {
					pins = "UART3_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_rxd_clk_aux2_2 {

				mux {
					pins = "UART3_RXD";
					function = "CLK_AUX2_2";
				};

				configs {
					pins = "UART3_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_rxd_pwm05 {

				mux {
					pins = "UART3_RXD";
					function = "PWM05";
				};

				configs {
					pins = "UART3_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_rxd_sen_flash_d0 {

				mux {
					pins = "UART3_RXD";
					function = "SEN_FLASH_D0";
				};

				configs {
					pins = "UART3_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_rxd_db_gpio30 {

				mux {
					pins = "UART3_RXD";
					function = "DB_GPIO30";
				};

				configs {
					pins = "UART3_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			uart3_rxd_gpio1_a3 {

				mux {
					pins = "UART3_RXD";
					function = "GPIO1_A3";
				};

				configs {
					pins = "UART3_RXD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micp_l_d_null {

				mux {
					pins = "MICP_L_D";
					function = "NULL__MICP_L_D";
				};

				configs {
					pins = "MICP_L_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micp_l_d_dmic_din {

				mux {
					pins = "MICP_L_D";
					function = "DMIC_DIN";
				};

				configs {
					pins = "MICP_L_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micp_l_d_debug_bus0 {

				mux {
					pins = "MICP_L_D";
					function = "DEBUG_BUS0";
				};

				configs {
					pins = "MICP_L_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micp_l_d_db_gpio31 {

				mux {
					pins = "MICP_L_D";
					function = "DB_GPIO31";
				};

				configs {
					pins = "MICP_L_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micp_l_d_gpio1_a4 {

				mux {
					pins = "MICP_L_D";
					function = "GPIO1_A4";
				};

				configs {
					pins = "MICP_L_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_l_d_null {

				mux {
					pins = "MICN_L_D";
					function = "NULL__MICN_L_D";
				};

				configs {
					pins = "MICN_L_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_l_d_dmic_clk {

				mux {
					pins = "MICN_L_D";
					function = "DMIC_CLK";
				};

				configs {
					pins = "MICN_L_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_l_d_debug_bus1 {

				mux {
					pins = "MICN_L_D";
					function = "DEBUG_BUS1";
				};

				configs {
					pins = "MICN_L_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_l_d_db_gpio32 {

				mux {
					pins = "MICN_L_D";
					function = "DB_GPIO32";
				};

				configs {
					pins = "MICN_L_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_l_d_gpio1_a5 {

				mux {
					pins = "MICN_L_D";
					function = "GPIO1_A5";
				};

				configs {
					pins = "MICN_L_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_r_d_null {

				mux {
					pins = "MICN_R_D";
					function = "NULL__MICN_R_D";
				};

				configs {
					pins = "MICN_R_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_r_d_usb_ovrcur {

				mux {
					pins = "MICN_R_D";
					function = "USB_OVRCUR";
				};

				configs {
					pins = "MICN_R_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_r_d_sen_hsync_d1 {

				mux {
					pins = "MICN_R_D";
					function = "SEN_HSYNC_D1__MICN_R_D";
				};

				configs {
					pins = "MICN_R_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_r_d_db_gpio33 {

				mux {
					pins = "MICN_R_D";
					function = "DB_GPIO33";
				};

				configs {
					pins = "MICN_R_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_r_d_gpio1_a6 {

				mux {
					pins = "MICN_R_D";
					function = "GPIO1_A6";
				};

				configs {
					pins = "MICN_R_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micp_r_d_null {

				mux {
					pins = "MICP_R_D";
					function = "NULL__MICP_R_D";
				};

				configs {
					pins = "MICP_R_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micp_r_d_usb_power_en {

				mux {
					pins = "MICP_R_D";
					function = "USB_POWER_EN";
				};

				configs {
					pins = "MICP_R_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-down;
				};
			};

			micp_r_d_db_gpio34 {

				mux {
					pins = "MICP_R_D";
					function = "DB_GPIO34";
				};

				configs {
					pins = "MICP_R_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micp_r_d_gpio1_a7 {

				mux {
					pins = "MICP_R_D";
					function = "GPIO1_A7";
				};

				configs {
					pins = "MICP_R_D";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps0 {

				mux {
					pins = "EMAC_PTP_PPS0";
					function = "EMAC_PTP_PPS0";
				};

				configs {
					pins = "EMAC_PTP_PPS0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps0_dpi_d17 {

				mux {
					pins = "EMAC_PTP_PPS0";
					function = "DPI_D17";
				};

				configs {
					pins = "EMAC_PTP_PPS0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps0_pwm0_m {

				mux {
					pins = "EMAC_PTP_PPS0";
					function = "PWM0_M";
				};

				configs {
					pins = "EMAC_PTP_PPS0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps0_uart5_cts {

				mux {
					pins = "EMAC_PTP_PPS0";
					function = "UART5_CTS";
				};

				configs {
					pins = "EMAC_PTP_PPS0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emac_ptp_pps0_sen_flash_d5 {

				mux {
					pins = "EMAC_PTP_PPS0";
					function = "SEN_FLASH_D5";
				};

				configs {
					pins = "EMAC_PTP_PPS0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps0_db_gpio35 {

				mux {
					pins = "EMAC_PTP_PPS0";
					function = "DB_GPIO35";
				};

				configs {
					pins = "EMAC_PTP_PPS0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps0_gpio1_a8 {

				mux {
					pins = "EMAC_PTP_PPS0";
					function = "GPIO1_A8";
				};

				configs {
					pins = "EMAC_PTP_PPS0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps1 {

				mux {
					pins = "EMAC_PTP_PPS1";
					function = "EMAC_PTP_PPS1";
				};

				configs {
					pins = "EMAC_PTP_PPS1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps1_dpi_d16 {

				mux {
					pins = "EMAC_PTP_PPS1";
					function = "DPI_D16";
				};

				configs {
					pins = "EMAC_PTP_PPS1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps1_pwm1_m {

				mux {
					pins = "EMAC_PTP_PPS1";
					function = "PWM1_M";
				};

				configs {
					pins = "EMAC_PTP_PPS1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps1_uart5_rts {

				mux {
					pins = "EMAC_PTP_PPS1";
					function = "UART5_RTS";
				};

				configs {
					pins = "EMAC_PTP_PPS1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emac_ptp_pps1_sen_vsync_d0 {

				mux {
					pins = "EMAC_PTP_PPS1";
					function = "SEN_VSYNC_D0";
				};

				configs {
					pins = "EMAC_PTP_PPS1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emac_ptp_pps1_db_gpio36 {

				mux {
					pins = "EMAC_PTP_PPS1";
					function = "DB_GPIO36";
				};

				configs {
					pins = "EMAC_PTP_PPS1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps1_gpio1_a9 {

				mux {
					pins = "EMAC_PTP_PPS1";
					function = "GPIO1_A9";
				};

				configs {
					pins = "EMAC_PTP_PPS1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps2 {

				mux {
					pins = "EMAC_PTP_PPS2";
					function = "EMAC_PTP_PPS2";
				};

				configs {
					pins = "EMAC_PTP_PPS2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps2_dpi_d18 {

				mux {
					pins = "EMAC_PTP_PPS2";
					function = "DPI_D18";
				};

				configs {
					pins = "EMAC_PTP_PPS2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps2_sd_card_detect_n {

				mux {
					pins = "EMAC_PTP_PPS2";
					function = "SD_CARD_DETECT_N";
				};

				configs {
					pins = "EMAC_PTP_PPS2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emac_ptp_pps2_uart5_txd {

				mux {
					pins = "EMAC_PTP_PPS2";
					function = "UART5_TXD";
				};

				configs {
					pins = "EMAC_PTP_PPS2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emac_ptp_pps2_db_gpio37 {

				mux {
					pins = "EMAC_PTP_PPS2";
					function = "DB_GPIO37";
				};

				configs {
					pins = "EMAC_PTP_PPS2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps2_gpio1_a10 {

				mux {
					pins = "EMAC_PTP_PPS2";
					function = "GPIO1_A10";
				};

				configs {
					pins = "EMAC_PTP_PPS2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps3 {

				mux {
					pins = "EMAC_PTP_PPS3";
					function = "EMAC_PTP_PPS3";
				};

				configs {
					pins = "EMAC_PTP_PPS3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps3_dpi_d15 {

				mux {
					pins = "EMAC_PTP_PPS3";
					function = "DPI_D15";
				};

				configs {
					pins = "EMAC_PTP_PPS3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps3_pwm2_m {

				mux {
					pins = "EMAC_PTP_PPS3";
					function = "PWM2_M";
				};

				configs {
					pins = "EMAC_PTP_PPS3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps3_uart5_rxd {

				mux {
					pins = "EMAC_PTP_PPS3";
					function = "UART5_RXD";
				};

				configs {
					pins = "EMAC_PTP_PPS3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emac_ptp_pps3_db_gpio38 {

				mux {
					pins = "EMAC_PTP_PPS3";
					function = "DB_GPIO38";
				};

				configs {
					pins = "EMAC_PTP_PPS3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emac_ptp_pps3_gpio1_a11 {

				mux {
					pins = "EMAC_PTP_PPS3";
					function = "GPIO1_A11";
				};

				configs {
					pins = "EMAC_PTP_PPS3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_mdck {

				mux {
					pins = "RGMII_MDCK";
					function = "RGMII_MDCK";
				};

				configs {
					pins = "RGMII_MDCK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_mdck_dpi_d1 {

				mux {
					pins = "RGMII_MDCK";
					function = "DPI_D1";
				};

				configs {
					pins = "RGMII_MDCK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_mdck_pwm5_m {

				mux {
					pins = "RGMII_MDCK";
					function = "PWM5_M";
				};

				configs {
					pins = "RGMII_MDCK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_mdck_sen_flash_d1_m {

				mux {
					pins = "RGMII_MDCK";
					function = "SEN_FLASH_D1_M";
				};

				configs {
					pins = "RGMII_MDCK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_mdck_db_gpio51 {

				mux {
					pins = "RGMII_MDCK";
					function = "DB_GPIO51";
				};

				configs {
					pins = "RGMII_MDCK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_mdck_gpio1_a24 {

				mux {
					pins = "RGMII_MDCK";
					function = "GPIO1_A24";
				};

				configs {
					pins = "RGMII_MDCK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_mdio {

				mux {
					pins = "RGMII_MDIO";
					function = "RGMII_MDIO";
				};

				configs {
					pins = "RGMII_MDIO";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			rgmii_mdio_dpi_d2 {

				mux {
					pins = "RGMII_MDIO";
					function = "DPI_D2";
				};

				configs {
					pins = "RGMII_MDIO";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_mdio_pwm6_m {

				mux {
					pins = "RGMII_MDIO";
					function = "PWM6_M";
				};

				configs {
					pins = "RGMII_MDIO";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_mdio_sen_flash_d2_m {

				mux {
					pins = "RGMII_MDIO";
					function = "SEN_FLASH_D2_M";
				};

				configs {
					pins = "RGMII_MDIO";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_mdio_db_gpio52 {

				mux {
					pins = "RGMII_MDIO";
					function = "DB_GPIO52";
				};

				configs {
					pins = "RGMII_MDIO";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_mdio_gpio1_a25 {

				mux {
					pins = "RGMII_MDIO";
					function = "GPIO1_A25";
				};

				configs {
					pins = "RGMII_MDIO";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_clk {

				mux {
					pins = "EPHY_CLK";
					function = "EPHY_CLK";
				};

				configs {
					pins = "EPHY_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_clk_dpi_pclk {

				mux {
					pins = "EPHY_CLK";
					function = "DPI_PCLK";
				};

				configs {
					pins = "EPHY_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_clk_clk_aux1_2 {

				mux {
					pins = "EPHY_CLK";
					function = "CLK_AUX1_2";
				};

				configs {
					pins = "EPHY_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_clk_sen_flash_d3_m {

				mux {
					pins = "EPHY_CLK";
					function = "SEN_FLASH_D3_M";
				};

				configs {
					pins = "EPHY_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_clk_db_gpio53 {

				mux {
					pins = "EPHY_CLK";
					function = "DB_GPIO53";
				};

				configs {
					pins = "EPHY_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_clk_gpio1_a26 {

				mux {
					pins = "EPHY_CLK";
					function = "GPIO1_A26";
				};

				configs {
					pins = "EPHY_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_rstn {

				mux {
					pins = "EPHY_RSTN";
					function = "EPHY_RSTN";
				};

				configs {
					pins = "EPHY_RSTN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			ephy_rstn_dpi_d0 {

				mux {
					pins = "EPHY_RSTN";
					function = "DPI_D0";
				};

				configs {
					pins = "EPHY_RSTN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_rstn_pwm7_m {

				mux {
					pins = "EPHY_RSTN";
					function = "PWM7_M";
				};

				configs {
					pins = "EPHY_RSTN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_rstn_sen_flash_d4_m {

				mux {
					pins = "EPHY_RSTN";
					function = "SEN_FLASH_D4_M";
				};

				configs {
					pins = "EPHY_RSTN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_rstn_spi_m2_cs0_m {

				mux {
					pins = "EPHY_RSTN";
					function = "SPI_M2_CS0_M";
				};

				configs {
					pins = "EPHY_RSTN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			ephy_rstn_db_gpio54 {

				mux {
					pins = "EPHY_RSTN";
					function = "DB_GPIO54";
				};

				configs {
					pins = "EPHY_RSTN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_rstn_gpio1_a27 {

				mux {
					pins = "EPHY_RSTN";
					function = "GPIO1_A27";
				};

				configs {
					pins = "EPHY_RSTN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_led0 {

				mux {
					pins = "EPHY_LED0";
					function = "EPHY_LED0";
				};

				configs {
					pins = "EPHY_LED0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_led0_rgmii_mdck_m {

				mux {
					pins = "EPHY_LED0";
					function = "RGMII_MDCK_M";
				};

				configs {
					pins = "EPHY_LED0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_led0_te0 {

				mux {
					pins = "EPHY_LED0";
					function = "TE0";
				};

				configs {
					pins = "EPHY_LED0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_led0_sen_flash_d5_m {

				mux {
					pins = "EPHY_LED0";
					function = "SEN_FLASH_D5_M";
				};

				configs {
					pins = "EPHY_LED0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_led0_spi_m2_cs3_m {

				mux {
					pins = "EPHY_LED0";
					function = "SPI_M2_CS3_M";
				};

				configs {
					pins = "EPHY_LED0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			ephy_led0_db_gpio55 {

				mux {
					pins = "EPHY_LED0";
					function = "DB_GPIO55";
				};

				configs {
					pins = "EPHY_LED0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_led0_gpio1_a28 {

				mux {
					pins = "EPHY_LED0";
					function = "GPIO1_A28";
				};

				configs {
					pins = "EPHY_LED0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_led1 {

				mux {
					pins = "EPHY_LED1";
					function = "EPHY_LED1";
				};

				configs {
					pins = "EPHY_LED1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_led1_rgmii_mdio_m {

				mux {
					pins = "EPHY_LED1";
					function = "RGMII_MDIO_M";
				};

				configs {
					pins = "EPHY_LED1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			ephy_led1_te1 {

				mux {
					pins = "EPHY_LED1";
					function = "TE1";
				};

				configs {
					pins = "EPHY_LED1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_led1_sen_elec_pls_m {

				mux {
					pins = "EPHY_LED1";
					function = "SEN_ELEC_PLS_M";
				};

				configs {
					pins = "EPHY_LED1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_led1_spi_m2_cs2_m {

				mux {
					pins = "EPHY_LED1";
					function = "SPI_M2_CS2_M";
				};

				configs {
					pins = "EPHY_LED1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			ephy_led1_db_gpio56 {

				mux {
					pins = "EPHY_LED1";
					function = "DB_GPIO56";
				};

				configs {
					pins = "EPHY_LED1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			ephy_led1_gpio1_a29 {

				mux {
					pins = "EPHY_LED1";
					function = "GPIO1_A29";
				};

				configs {
					pins = "EPHY_LED1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd0 {

				mux {
					pins = "RGMII_RXD0";
					function = "RGMII_RXD0";
				};

				configs {
					pins = "RGMII_RXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd0_dpi_d5 {

				mux {
					pins = "RGMII_RXD0";
					function = "DPI_D5";
				};

				configs {
					pins = "RGMII_RXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd0_debug_bus6 {

				mux {
					pins = "RGMII_RXD0";
					function = "DEBUG_BUS6";
				};

				configs {
					pins = "RGMII_RXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd0_uart0_cts {

				mux {
					pins = "RGMII_RXD0";
					function = "UART0_CTS";
				};

				configs {
					pins = "RGMII_RXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			rgmii_rxd0_db_gpio39 {

				mux {
					pins = "RGMII_RXD0";
					function = "DB_GPIO39";
				};

				configs {
					pins = "RGMII_RXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd0_gpio1_a12 {

				mux {
					pins = "RGMII_RXD0";
					function = "GPIO1_A12";
				};

				configs {
					pins = "RGMII_RXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd1 {

				mux {
					pins = "RGMII_RXD1";
					function = "RGMII_RXD1";
				};

				configs {
					pins = "RGMII_RXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd1_dpi_d6 {

				mux {
					pins = "RGMII_RXD1";
					function = "DPI_D6";
				};

				configs {
					pins = "RGMII_RXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd1_debug_bus7 {

				mux {
					pins = "RGMII_RXD1";
					function = "DEBUG_BUS7";
				};

				configs {
					pins = "RGMII_RXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd1_uart0_rts {

				mux {
					pins = "RGMII_RXD1";
					function = "UART0_RTS";
				};

				configs {
					pins = "RGMII_RXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			rgmii_rxd1_db_gpio40 {

				mux {
					pins = "RGMII_RXD1";
					function = "DB_GPIO40";
				};

				configs {
					pins = "RGMII_RXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd1_gpio1_a13 {

				mux {
					pins = "RGMII_RXD1";
					function = "GPIO1_A13";
				};

				configs {
					pins = "RGMII_RXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxdv {

				mux {
					pins = "RGMII_RXDV";
					function = "RGMII_RXDV";
				};

				configs {
					pins = "RGMII_RXDV";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxdv_dpi_d4 {

				mux {
					pins = "RGMII_RXDV";
					function = "DPI_D4";
				};

				configs {
					pins = "RGMII_RXDV";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxdv_debug_bus8 {

				mux {
					pins = "RGMII_RXDV";
					function = "DEBUG_BUS8";
				};

				configs {
					pins = "RGMII_RXDV";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxdv_db_gpio41 {

				mux {
					pins = "RGMII_RXDV";
					function = "DB_GPIO41";
				};

				configs {
					pins = "RGMII_RXDV";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxdv_gpio1_a14 {

				mux {
					pins = "RGMII_RXDV";
					function = "GPIO1_A14";
				};

				configs {
					pins = "RGMII_RXDV";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxclk {

				mux {
					pins = "RGMII_RXCLK";
					function = "RGMII_RXCLK";
				};

				configs {
					pins = "RGMII_RXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxclk_dpi_d3 {

				mux {
					pins = "RGMII_RXCLK";
					function = "DPI_D3";
				};

				configs {
					pins = "RGMII_RXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxclk_debug_bus9 {

				mux {
					pins = "RGMII_RXCLK";
					function = "DEBUG_BUS9";
				};

				configs {
					pins = "RGMII_RXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxclk_db_gpio42 {

				mux {
					pins = "RGMII_RXCLK";
					function = "DB_GPIO42";
				};

				configs {
					pins = "RGMII_RXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxclk_gpio1_a15 {

				mux {
					pins = "RGMII_RXCLK";
					function = "GPIO1_A15";
				};

				configs {
					pins = "RGMII_RXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd2 {

				mux {
					pins = "RGMII_RXD2";
					function = "RGMII_RXD2";
				};

				configs {
					pins = "RGMII_RXD2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd2_dpi_d7 {

				mux {
					pins = "RGMII_RXD2";
					function = "DPI_D7";
				};

				configs {
					pins = "RGMII_RXD2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd2_db_gpio43 {

				mux {
					pins = "RGMII_RXD2";
					function = "DB_GPIO43";
				};

				configs {
					pins = "RGMII_RXD2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd2_gpio1_a16 {

				mux {
					pins = "RGMII_RXD2";
					function = "GPIO1_A16";
				};

				configs {
					pins = "RGMII_RXD2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd3 {

				mux {
					pins = "RGMII_RXD3";
					function = "RGMII_RXD3";
				};

				configs {
					pins = "RGMII_RXD3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd3_dpi_d8 {

				mux {
					pins = "RGMII_RXD3";
					function = "DPI_D8";
				};

				configs {
					pins = "RGMII_RXD3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd3_db_gpio44 {

				mux {
					pins = "RGMII_RXD3";
					function = "DB_GPIO44";
				};

				configs {
					pins = "RGMII_RXD3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_rxd3_gpio1_a17 {

				mux {
					pins = "RGMII_RXD3";
					function = "GPIO1_A17";
				};

				configs {
					pins = "RGMII_RXD3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd0 {

				mux {
					pins = "RGMII_TXD0";
					function = "RGMII_TXD0";
				};

				configs {
					pins = "RGMII_TXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd0_dpi_d11 {

				mux {
					pins = "RGMII_TXD0";
					function = "DPI_D11";
				};

				configs {
					pins = "RGMII_TXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd0_debug_bus2 {

				mux {
					pins = "RGMII_TXD0";
					function = "DEBUG_BUS2";
				};

				configs {
					pins = "RGMII_TXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd0_mclk1 {

				mux {
					pins = "RGMII_TXD0";
					function = "MCLK1";
				};

				configs {
					pins = "RGMII_TXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd0_spi_m2_mosi_m {

				mux {
					pins = "RGMII_TXD0";
					function = "SPI_M2_MOSI_M";
				};

				configs {
					pins = "RGMII_TXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd0_db_gpio45 {

				mux {
					pins = "RGMII_TXD0";
					function = "DB_GPIO45";
				};

				configs {
					pins = "RGMII_TXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd0_gpio1_a18 {

				mux {
					pins = "RGMII_TXD0";
					function = "GPIO1_A18";
				};

				configs {
					pins = "RGMII_TXD0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd1 {

				mux {
					pins = "RGMII_TXD1";
					function = "RGMII_TXD1";
				};

				configs {
					pins = "RGMII_TXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd1_dpi_d12 {

				mux {
					pins = "RGMII_TXD1";
					function = "DPI_D12";
				};

				configs {
					pins = "RGMII_TXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd1_debug_bus3 {

				mux {
					pins = "RGMII_TXD1";
					function = "DEBUG_BUS3";
				};

				configs {
					pins = "RGMII_TXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd1_sen_hsync_d0_m {

				mux {
					pins = "RGMII_TXD1";
					function = "SEN_HSYNC_D0_M";
				};

				configs {
					pins = "RGMII_TXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd1_spi_m2_miso_m {

				mux {
					pins = "RGMII_TXD1";
					function = "SPI_M2_MISO_M";
				};

				configs {
					pins = "RGMII_TXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd1_db_gpio46 {

				mux {
					pins = "RGMII_TXD1";
					function = "DB_GPIO46";
				};

				configs {
					pins = "RGMII_TXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd1_gpio1_a19 {

				mux {
					pins = "RGMII_TXD1";
					function = "GPIO1_A19";
				};

				configs {
					pins = "RGMII_TXD1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txclk {

				mux {
					pins = "RGMII_TXCLK";
					function = "RGMII_TXCLK";
				};

				configs {
					pins = "RGMII_TXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txclk_dpi_d9 {

				mux {
					pins = "RGMII_TXCLK";
					function = "DPI_D9";
				};

				configs {
					pins = "RGMII_TXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txclk_debug_bus4 {

				mux {
					pins = "RGMII_TXCLK";
					function = "DEBUG_BUS4";
				};

				configs {
					pins = "RGMII_TXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txclk_sen_hsync_d1_m {

				mux {
					pins = "RGMII_TXCLK";
					function = "SEN_HSYNC_D1_M";
				};

				configs {
					pins = "RGMII_TXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txclk_spi_m2_sclk_m {

				mux {
					pins = "RGMII_TXCLK";
					function = "SPI_M2_SCLK_M";
				};

				configs {
					pins = "RGMII_TXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txclk_db_gpio47 {

				mux {
					pins = "RGMII_TXCLK";
					function = "DB_GPIO47";
				};

				configs {
					pins = "RGMII_TXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txclk_gpio1_a20 {

				mux {
					pins = "RGMII_TXCLK";
					function = "GPIO1_A20";
				};

				configs {
					pins = "RGMII_TXCLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txen {

				mux {
					pins = "RGMII_TXEN";
					function = "RGMII_TXEN";
				};

				configs {
					pins = "RGMII_TXEN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txen_dpi_d10 {

				mux {
					pins = "RGMII_TXEN";
					function = "DPI_D10";
				};

				configs {
					pins = "RGMII_TXEN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txen_debug_bus5 {

				mux {
					pins = "RGMII_TXEN";
					function = "DEBUG_BUS5";
				};

				configs {
					pins = "RGMII_TXEN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txen_sen_vsync_d0_m {

				mux {
					pins = "RGMII_TXEN";
					function = "SEN_VSYNC_D0_M";
				};

				configs {
					pins = "RGMII_TXEN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			rgmii_txen_spi_m2_cs1_m {

				mux {
					pins = "RGMII_TXEN";
					function = "SPI_M2_CS1_M";
				};

				configs {
					pins = "RGMII_TXEN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			rgmii_txen_db_gpio48 {

				mux {
					pins = "RGMII_TXEN";
					function = "DB_GPIO48";
				};

				configs {
					pins = "RGMII_TXEN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txen_gpio1_a21 {

				mux {
					pins = "RGMII_TXEN";
					function = "GPIO1_A21";
				};

				configs {
					pins = "RGMII_TXEN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txen_analog_test14 {

				mux {
					pins = "RGMII_TXEN";
					function = "ANALOG_TEST14";
				};

				configs {
					pins = "RGMII_TXEN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd2 {

				mux {
					pins = "RGMII_TXD2";
					function = "RGMII_TXD2";
				};

				configs {
					pins = "RGMII_TXD2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd2_dpi_d13 {

				mux {
					pins = "RGMII_TXD2";
					function = "DPI_D13";
				};

				configs {
					pins = "RGMII_TXD2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd2_pwm3_m {

				mux {
					pins = "RGMII_TXD2";
					function = "PWM3_M";
				};

				configs {
					pins = "RGMII_TXD2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd2_sen_vsync_d1_m {

				mux {
					pins = "RGMII_TXD2";
					function = "SEN_VSYNC_D1_M";
				};

				configs {
					pins = "RGMII_TXD2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			rgmii_txd2_db_gpio49 {

				mux {
					pins = "RGMII_TXD2";
					function = "DB_GPIO49";
				};

				configs {
					pins = "RGMII_TXD2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd2_gpio1_a22 {

				mux {
					pins = "RGMII_TXD2";
					function = "GPIO1_A22";
				};

				configs {
					pins = "RGMII_TXD2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd3 {

				mux {
					pins = "RGMII_TXD3";
					function = "RGMII_TXD3";
				};

				configs {
					pins = "RGMII_TXD3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd3_dpi_d14 {

				mux {
					pins = "RGMII_TXD3";
					function = "DPI_D14";
				};

				configs {
					pins = "RGMII_TXD3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd3_pwm4_m {

				mux {
					pins = "RGMII_TXD3";
					function = "PWM4_M";
				};

				configs {
					pins = "RGMII_TXD3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd3_sen_flash_d0_m {

				mux {
					pins = "RGMII_TXD3";
					function = "SEN_FLASH_D0_M";
				};

				configs {
					pins = "RGMII_TXD3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd3_db_gpio50 {

				mux {
					pins = "RGMII_TXD3";
					function = "DB_GPIO50";
				};

				configs {
					pins = "RGMII_TXD3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			rgmii_txd3_gpio1_a23 {

				mux {
					pins = "RGMII_TXD3";
					function = "GPIO1_A23";
				};

				configs {
					pins = "RGMII_TXD3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat0 {

				mux {
					pins = "SD_DAT0";
					function = "SD_DAT0";
				};

				configs {
					pins = "SD_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sd_dat0_debug_bus10 {

				mux {
					pins = "SD_DAT0";
					function = "DEBUG_BUS10";
				};

				configs {
					pins = "SD_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat0_mclk2 {

				mux {
					pins = "SD_DAT0";
					function = "MCLK2";
				};

				configs {
					pins = "SD_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat0_db_gpio63 {

				mux {
					pins = "SD_DAT0";
					function = "DB_GPIO63";
				};

				configs {
					pins = "SD_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat0_gpio2_a4 {

				mux {
					pins = "SD_DAT0";
					function = "GPIO2_A4";
				};

				configs {
					pins = "SD_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat1 {

				mux {
					pins = "SD_DAT1";
					function = "SD_DAT1";
				};

				configs {
					pins = "SD_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sd_dat1_debug_bus11 {

				mux {
					pins = "SD_DAT1";
					function = "DEBUG_BUS11";
				};

				configs {
					pins = "SD_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat1_mclk3 {

				mux {
					pins = "SD_DAT1";
					function = "MCLK3";
				};

				configs {
					pins = "SD_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat1_db_gpio64 {

				mux {
					pins = "SD_DAT1";
					function = "DB_GPIO64";
				};

				configs {
					pins = "SD_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat1_gpio2_a5 {

				mux {
					pins = "SD_DAT1";
					function = "GPIO2_A5";
				};

				configs {
					pins = "SD_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_clk {

				mux {
					pins = "SD_CLK";
					function = "SD_CLK";
				};

				configs {
					pins = "SD_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_clk_debug_bus12 {

				mux {
					pins = "SD_CLK";
					function = "DEBUG_BUS12";
				};

				configs {
					pins = "SD_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_clk_db_gpio65 {

				mux {
					pins = "SD_CLK";
					function = "DB_GPIO65";
				};

				configs {
					pins = "SD_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_clk_gpio2_a6 {

				mux {
					pins = "SD_CLK";
					function = "GPIO2_A6";
				};

				configs {
					pins = "SD_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_cmd {

				mux {
					pins = "SD_CMD";
					function = "SD_CMD";
				};

				configs {
					pins = "SD_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sd_cmd_i2c_s1_sda {

				mux {
					pins = "SD_CMD";
					function = "I2C_S1_SDA";
				};

				configs {
					pins = "SD_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sd_cmd_debug_bus13 {

				mux {
					pins = "SD_CMD";
					function = "DEBUG_BUS13";
				};

				configs {
					pins = "SD_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_cmd_db_gpio66 {

				mux {
					pins = "SD_CMD";
					function = "DB_GPIO66";
				};

				configs {
					pins = "SD_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_cmd_gpio2_a7 {

				mux {
					pins = "SD_CMD";
					function = "GPIO2_A7";
				};

				configs {
					pins = "SD_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat2 {

				mux {
					pins = "SD_DAT2";
					function = "SD_DAT2";
				};

				configs {
					pins = "SD_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sd_dat2_i2c_s1_scl {

				mux {
					pins = "SD_DAT2";
					function = "I2C_S1_SCL";
				};

				configs {
					pins = "SD_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sd_dat2_debug_bus14 {

				mux {
					pins = "SD_DAT2";
					function = "DEBUG_BUS14";
				};

				configs {
					pins = "SD_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat2_mclk4 {

				mux {
					pins = "SD_DAT2";
					function = "MCLK4";
				};

				configs {
					pins = "SD_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat2_db_gpio67 {

				mux {
					pins = "SD_DAT2";
					function = "DB_GPIO67";
				};

				configs {
					pins = "SD_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat2_gpio2_a8 {

				mux {
					pins = "SD_DAT2";
					function = "GPIO2_A8";
				};

				configs {
					pins = "SD_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat3 {

				mux {
					pins = "SD_DAT3";
					function = "SD_DAT3";
				};

				configs {
					pins = "SD_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sd_dat3_debug_bus15 {

				mux {
					pins = "SD_DAT3";
					function = "DEBUG_BUS15";
				};

				configs {
					pins = "SD_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat3_mclk5 {

				mux {
					pins = "SD_DAT3";
					function = "MCLK5";
				};

				configs {
					pins = "SD_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat3_db_gpio68 {

				mux {
					pins = "SD_DAT3";
					function = "DB_GPIO68";
				};

				configs {
					pins = "SD_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sd_dat3_gpio2_a9 {

				mux {
					pins = "SD_DAT3";
					function = "GPIO2_A9";
				};

				configs {
					pins = "SD_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat5 {

				mux {
					pins = "EMMC_DAT5";
					function = "EMMC_DAT5";
				};

				configs {
					pins = "EMMC_DAT5";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_dat5_db_gpio83 {

				mux {
					pins = "EMMC_DAT5";
					function = "DB_GPIO83";
				};

				configs {
					pins = "EMMC_DAT5";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat5_gpio2_a24 {

				mux {
					pins = "EMMC_DAT5";
					function = "GPIO2_A24";
				};

				configs {
					pins = "EMMC_DAT5";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_reset_n_db_gpio82 {

				mux {
					pins = "EMMC_RESET_N";
					function = "DB_GPIO82";
				};

				configs {
					pins = "EMMC_RESET_N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_reset_n_gpio2_a23 {

				mux {
					pins = "EMMC_RESET_N";
					function = "GPIO2_A23";
				};

				configs {
					pins = "EMMC_RESET_N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat4 {

				mux {
					pins = "EMMC_DAT4";
					function = "EMMC_DAT4";
				};

				configs {
					pins = "EMMC_DAT4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_dat4_sfc_csn1 {

				mux {
					pins = "EMMC_DAT4";
					function = "SFC_CSN1";
				};

				configs {
					pins = "EMMC_DAT4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_dat4_db_gpio84 {

				mux {
					pins = "EMMC_DAT4";
					function = "DB_GPIO84";
				};

				configs {
					pins = "EMMC_DAT4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat4_gpio2_a25 {

				mux {
					pins = "EMMC_DAT4";
					function = "GPIO2_A25";
				};

				configs {
					pins = "EMMC_DAT4";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat6 {

				mux {
					pins = "EMMC_DAT6";
					function = "EMMC_DAT6";
				};

				configs {
					pins = "EMMC_DAT6";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_dat6_db_gpio80 {

				mux {
					pins = "EMMC_DAT6";
					function = "DB_GPIO80";
				};

				configs {
					pins = "EMMC_DAT6";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat6_gpio2_a21 {

				mux {
					pins = "EMMC_DAT6";
					function = "GPIO2_A21";
				};

				configs {
					pins = "EMMC_DAT6";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_ds {

				mux {
					pins = "EMMC_DS";
					function = "EMMC_DS";
				};

				configs {
					pins = "EMMC_DS";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_ds_db_gpio81 {

				mux {
					pins = "EMMC_DS";
					function = "DB_GPIO81";
				};

				configs {
					pins = "EMMC_DS";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_ds_gpio2_a22 {

				mux {
					pins = "EMMC_DS";
					function = "GPIO2_A22";
				};

				configs {
					pins = "EMMC_DS";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat7 {

				mux {
					pins = "EMMC_DAT7";
					function = "EMMC_DAT7";
				};

				configs {
					pins = "EMMC_DAT7";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_dat7_db_gpio79 {

				mux {
					pins = "EMMC_DAT7";
					function = "DB_GPIO79";
				};

				configs {
					pins = "EMMC_DAT7";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat7_gpio2_a20 {

				mux {
					pins = "EMMC_DAT7";
					function = "GPIO2_A20";
				};

				configs {
					pins = "EMMC_DAT7";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat3 {

				mux {
					pins = "EMMC_DAT3";
					function = "EMMC_DAT3";
				};

				configs {
					pins = "EMMC_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_dat3_sfc_hold_io3 {

				mux {
					pins = "EMMC_DAT3";
					function = "SFC_HOLD_IO3";
				};

				configs {
					pins = "EMMC_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_dat3_db_gpio85 {

				mux {
					pins = "EMMC_DAT3";
					function = "DB_GPIO85";
				};

				configs {
					pins = "EMMC_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat3_gpio2_a26 {

				mux {
					pins = "EMMC_DAT3";
					function = "GPIO2_A26";
				};

				configs {
					pins = "EMMC_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat3_spi2ahb_cs {

				mux {
					pins = "EMMC_DAT3";
					function = "SPI2AHB_CS";
				};

				configs {
					pins = "EMMC_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_dat2 {

				mux {
					pins = "EMMC_DAT2";
					function = "EMMC_DAT2";
				};

				configs {
					pins = "EMMC_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_dat2_sfc_wp_io2 {

				mux {
					pins = "EMMC_DAT2";
					function = "SFC_WP_IO2";
				};

				configs {
					pins = "EMMC_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat2_db_gpio86 {

				mux {
					pins = "EMMC_DAT2";
					function = "DB_GPIO86";
				};

				configs {
					pins = "EMMC_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat2_gpio2_a27 {

				mux {
					pins = "EMMC_DAT2";
					function = "GPIO2_A27";
				};

				configs {
					pins = "EMMC_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat2_spi2ahb_data0 {

				mux {
					pins = "EMMC_DAT2";
					function = "SPI2AHB_DATA0";
				};

				configs {
					pins = "EMMC_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_clk {

				mux {
					pins = "EMMC_CLK";
					function = "EMMC_CLK";
				};

				configs {
					pins = "EMMC_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_clk_sfc_clk {

				mux {
					pins = "EMMC_CLK";
					function = "SFC_CLK";
				};

				configs {
					pins = "EMMC_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_clk_db_gpio87 {

				mux {
					pins = "EMMC_CLK";
					function = "DB_GPIO87";
				};

				configs {
					pins = "EMMC_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_clk_gpio2_a28 {

				mux {
					pins = "EMMC_CLK";
					function = "GPIO2_A28";
				};

				configs {
					pins = "EMMC_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_clk_spi2ahb_data1 {

				mux {
					pins = "EMMC_CLK";
					function = "SPI2AHB_DATA1";
				};

				configs {
					pins = "EMMC_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat0 {

				mux {
					pins = "EMMC_DAT0";
					function = "EMMC_DAT0";
				};

				configs {
					pins = "EMMC_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_dat0_sfc_mosi_io0 {

				mux {
					pins = "EMMC_DAT0";
					function = "SFC_MOSI_IO0";
				};

				configs {
					pins = "EMMC_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat0_db_gpio15 {

				mux {
					pins = "EMMC_DAT0";
					function = "DB_GPIO15";
				};

				configs {
					pins = "EMMC_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat0_gpio0_a20 {

				mux {
					pins = "EMMC_DAT0";
					function = "GPIO0_A20";
				};

				configs {
					pins = "EMMC_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat0_spi2ahb_data2 {

				mux {
					pins = "EMMC_DAT0";
					function = "SPI2AHB_DATA2";
				};

				configs {
					pins = "EMMC_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_cmd {

				mux {
					pins = "EMMC_CMD";
					function = "EMMC_CMD";
				};

				configs {
					pins = "EMMC_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-down;
				};
			};

			emmc_cmd_sfc_csn0 {

				mux {
					pins = "EMMC_CMD";
					function = "SFC_CSN0";
				};

				configs {
					pins = "EMMC_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_cmd_db_gpio88 {

				mux {
					pins = "EMMC_CMD";
					function = "DB_GPIO88";
				};

				configs {
					pins = "EMMC_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_cmd_gpio2_a29 {

				mux {
					pins = "EMMC_CMD";
					function = "GPIO2_A29";
				};

				configs {
					pins = "EMMC_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_cmd_spi2ahb_data3 {

				mux {
					pins = "EMMC_CMD";
					function = "SPI2AHB_DATA3";
				};

				configs {
					pins = "EMMC_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat1 {

				mux {
					pins = "EMMC_DAT1";
					function = "EMMC_DAT1";
				};

				configs {
					pins = "EMMC_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			emmc_dat1_sfc_miso_io1 {

				mux {
					pins = "EMMC_DAT1";
					function = "SFC_MISO_IO1";
				};

				configs {
					pins = "EMMC_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat1_db_gpio89 {

				mux {
					pins = "EMMC_DAT1";
					function = "DB_GPIO89";
				};

				configs {
					pins = "EMMC_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat1_gpio0_a19 {

				mux {
					pins = "EMMC_DAT1";
					function = "GPIO0_A19";
				};

				configs {
					pins = "EMMC_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			emmc_dat1_spi2ahb_clk {

				mux {
					pins = "EMMC_DAT1";
					function = "SPI2AHB_CLK";
				};

				configs {
					pins = "EMMC_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat0 {

				mux {
					pins = "SDIO_DAT0";
					function = "SDIO_DAT0";
				};

				configs {
					pins = "SDIO_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat0_i2c3_scl {
				phandle = <0x17>;

				mux {
					pins = "SDIO_DAT0";
					function = "I2C3_SCL";
				};

				configs {
					pins = "SDIO_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sdio_dat0_i2s1_dout {

				mux {
					pins = "SDIO_DAT0";
					function = "I2S1_DOUT";
				};

				configs {
					pins = "SDIO_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat0_pwm08 {

				mux {
					pins = "SDIO_DAT0";
					function = "PWM08";
				};

				configs {
					pins = "SDIO_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat0_db_gpio57 {

				mux {
					pins = "SDIO_DAT0";
					function = "DB_GPIO57";
				};

				configs {
					pins = "SDIO_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat0_gpio1_a30 {
				phandle = <0x19>;

				mux {
					pins = "SDIO_DAT0";
					function = "GPIO1_A30";
				};

				configs {
					pins = "SDIO_DAT0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat1 {

				mux {
					pins = "SDIO_DAT1";
					function = "SDIO_DAT1";
				};

				configs {
					pins = "SDIO_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat1_i2c3_sda {
				phandle = <0x18>;

				mux {
					pins = "SDIO_DAT1";
					function = "I2C3_SDA";
				};

				configs {
					pins = "SDIO_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sdio_dat1_i2s1_sclk {

				mux {
					pins = "SDIO_DAT1";
					function = "I2S1_SCLK";
				};

				configs {
					pins = "SDIO_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat1_pwm09 {

				mux {
					pins = "SDIO_DAT1";
					function = "PWM09";
				};

				configs {
					pins = "SDIO_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat1_db_gpio58 {

				mux {
					pins = "SDIO_DAT1";
					function = "DB_GPIO58";
				};

				configs {
					pins = "SDIO_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat1_gpio1_a31 {
				phandle = <0x1a>;

				mux {
					pins = "SDIO_DAT1";
					function = "GPIO1_A31";
				};

				configs {
					pins = "SDIO_DAT1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_clk {

				mux {
					pins = "SDIO_CLK";
					function = "SDIO_CLK";
				};

				configs {
					pins = "SDIO_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_clk_ephy_clk_m {

				mux {
					pins = "SDIO_CLK";
					function = "EPHY_CLK_M";
				};

				configs {
					pins = "SDIO_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_clk_i2c2_scl {
				phandle = <0x12>;

				mux {
					pins = "SDIO_CLK";
					function = "I2C2_SCL";
				};

				configs {
					pins = "SDIO_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sdio_clk_i2s1_mclk {

				mux {
					pins = "SDIO_CLK";
					function = "I2S1_MCLK";
				};

				configs {
					pins = "SDIO_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_clk_clk_aux2_0 {

				mux {
					pins = "SDIO_CLK";
					function = "CLK_AUX2_0";
				};

				configs {
					pins = "SDIO_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_clk_db_gpio59 {

				mux {
					pins = "SDIO_CLK";
					function = "DB_GPIO59";
				};

				configs {
					pins = "SDIO_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_clk_gpio2_a0 {
				phandle = <0x14>;

				mux {
					pins = "SDIO_CLK";
					function = "GPIO2_A0";
				};

				configs {
					pins = "SDIO_CLK";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_cmd {

				mux {
					pins = "SDIO_CMD";
					function = "SDIO_CMD";
				};

				configs {
					pins = "SDIO_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_cmd_i2c2_sda {
				phandle = <0x13>;

				mux {
					pins = "SDIO_CMD";
					function = "I2C2_SDA";
				};

				configs {
					pins = "SDIO_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sdio_cmd_i2s1_lrck {

				mux {
					pins = "SDIO_CMD";
					function = "I2S1_LRCK";
				};

				configs {
					pins = "SDIO_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_cmd_db_gpio60 {

				mux {
					pins = "SDIO_CMD";
					function = "DB_GPIO60";
				};

				configs {
					pins = "SDIO_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_cmd_gpio2_a1 {
				phandle = <0x15>;

				mux {
					pins = "SDIO_CMD";
					function = "GPIO2_A1";
				};

				configs {
					pins = "SDIO_CMD";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat2 {

				mux {
					pins = "SDIO_DAT2";
					function = "SDIO_DAT2";
				};

				configs {
					pins = "SDIO_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat2_i2c4_scl {
				phandle = <0x1b>;

				mux {
					pins = "SDIO_DAT2";
					function = "I2C4_SCL";
				};

				configs {
					pins = "SDIO_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sdio_dat2_i2s1_din1 {

				mux {
					pins = "SDIO_DAT2";
					function = "I2S1_DIN1";
				};

				configs {
					pins = "SDIO_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat2_db_gpio61 {

				mux {
					pins = "SDIO_DAT2";
					function = "DB_GPIO61";
				};

				configs {
					pins = "SDIO_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat2_gpio2_a2 {
				phandle = <0x1d>;

				mux {
					pins = "SDIO_DAT2";
					function = "GPIO2_A2";
				};

				configs {
					pins = "SDIO_DAT2";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat3 {

				mux {
					pins = "SDIO_DAT3";
					function = "SDIO_DAT3";
				};

				configs {
					pins = "SDIO_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat3_i2c4_sda {
				phandle = <0x1c>;

				mux {
					pins = "SDIO_DAT3";
					function = "I2C4_SDA";
				};

				configs {
					pins = "SDIO_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			sdio_dat3_i2s1_din0 {

				mux {
					pins = "SDIO_DAT3";
					function = "I2S1_DIN0";
				};

				configs {
					pins = "SDIO_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat3_db_gpio62 {

				mux {
					pins = "SDIO_DAT3";
					function = "DB_GPIO62";
				};

				configs {
					pins = "SDIO_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			sdio_dat3_gpio2_a3 {
				phandle = <0x1e>;

				mux {
					pins = "SDIO_DAT3";
					function = "GPIO2_A3";
				};

				configs {
					pins = "SDIO_DAT3";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			test {

				mux {
					pins = "TEST";
					function = "TEST";
				};

				configs {
					pins = "TEST";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			hplp {

				mux {
					pins = "HPLP";
					function = "HPLP";
				};

				configs {
					pins = "HPLP";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			hpln {

				mux {
					pins = "HPLN";
					function = "HPLN";
				};

				configs {
					pins = "HPLN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			hprn {

				mux {
					pins = "HPRN";
					function = "HPRN";
				};

				configs {
					pins = "HPRN";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			hprp {

				mux {
					pins = "HPRP";
					function = "HPRP";
				};

				configs {
					pins = "HPRP";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micp_l {

				mux {
					pins = "MICP_L";
					function = "MICP_L";
				};

				configs {
					pins = "MICP_L";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_l {

				mux {
					pins = "MICN_L";
					function = "MICN_L";
				};

				configs {
					pins = "MICN_L";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			vcap {

				mux {
					pins = "VCAP";
					function = "VCAP";
				};

				configs {
					pins = "VCAP";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			mic_bias0 {

				mux {
					pins = "MIC_BIAS0";
					function = "MIC_BIAS0";
				};

				configs {
					pins = "MIC_BIAS0";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			mic_bias1 {

				mux {
					pins = "MIC_BIAS1";
					function = "MIC_BIAS1";
				};

				configs {
					pins = "MIC_BIAS1";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micn_r {

				mux {
					pins = "MICN_R";
					function = "MICN_R";
				};

				configs {
					pins = "MICN_R";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			micp_r {

				mux {
					pins = "MICP_R";
					function = "MICP_R";
				};

				configs {
					pins = "MICP_R";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l0n {

				mux {
					pins = "CDRX_L0N";
					function = "CDRX_L0N";
				};

				configs {
					pins = "CDRX_L0N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l0n_vi_d10 {

				mux {
					pins = "CDRX_L0N";
					function = "VI_D10";
				};

				configs {
					pins = "CDRX_L0N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l0p {

				mux {
					pins = "CDRX_L0P";
					function = "CDRX_L0P";
				};

				configs {
					pins = "CDRX_L0P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l0p_vi_d11 {

				mux {
					pins = "CDRX_L0P";
					function = "VI_D11";
				};

				configs {
					pins = "CDRX_L0P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l1n {

				mux {
					pins = "CDRX_L1N";
					function = "CDRX_L1N";
				};

				configs {
					pins = "CDRX_L1N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l1n_vi_d12 {

				mux {
					pins = "CDRX_L1N";
					function = "VI_D12";
				};

				configs {
					pins = "CDRX_L1N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l1p {

				mux {
					pins = "CDRX_L1P";
					function = "CDRX_L1P";
				};

				configs {
					pins = "CDRX_L1P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l1p_vi_d13 {

				mux {
					pins = "CDRX_L1P";
					function = "VI_D13";
				};

				configs {
					pins = "CDRX_L1P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l2n {

				mux {
					pins = "CDRX_L2N";
					function = "CDRX_L2N";
				};

				configs {
					pins = "CDRX_L2N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l2n_vi_d14 {

				mux {
					pins = "CDRX_L2N";
					function = "VI_D14";
				};

				configs {
					pins = "CDRX_L2N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l2p {

				mux {
					pins = "CDRX_L2P";
					function = "CDRX_L2P";
				};

				configs {
					pins = "CDRX_L2P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l2p_vi_d15 {

				mux {
					pins = "CDRX_L2P";
					function = "VI_D15";
				};

				configs {
					pins = "CDRX_L2P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l3n {

				mux {
					pins = "CDRX_L3N";
					function = "CDRX_L3N";
				};

				configs {
					pins = "CDRX_L3N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l3n_vi_d16 {

				mux {
					pins = "CDRX_L3N";
					function = "VI_D16";
				};

				configs {
					pins = "CDRX_L3N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l3p {

				mux {
					pins = "CDRX_L3P";
					function = "CDRX_L3P";
				};

				configs {
					pins = "CDRX_L3P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l3p_vi_d17 {

				mux {
					pins = "CDRX_L3P";
					function = "VI_D17";
				};

				configs {
					pins = "CDRX_L3P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l4n {

				mux {
					pins = "CDRX_L4N";
					function = "CDRX_L4N";
				};

				configs {
					pins = "CDRX_L4N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l4n_vi_d18 {

				mux {
					pins = "CDRX_L4N";
					function = "VI_D18";
				};

				configs {
					pins = "CDRX_L4N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l4p {

				mux {
					pins = "CDRX_L4P";
					function = "CDRX_L4P";
				};

				configs {
					pins = "CDRX_L4P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l4p_vi_d19 {

				mux {
					pins = "CDRX_L4P";
					function = "VI_D19";
				};

				configs {
					pins = "CDRX_L4P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l5n {

				mux {
					pins = "CDRX_L5N";
					function = "CDRX_L5N";
				};

				configs {
					pins = "CDRX_L5N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l5n_vi_clk1 {

				mux {
					pins = "CDRX_L5N";
					function = "VI_CLK1";
				};

				configs {
					pins = "CDRX_L5N";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l5p {

				mux {
					pins = "CDRX_L5P";
					function = "CDRX_L5P";
				};

				configs {
					pins = "CDRX_L5P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdrx_l5p_vi_d20 {

				mux {
					pins = "CDRX_L5P";
					function = "VI_D20";
				};

				configs {
					pins = "CDRX_L5P";
					drive-strength = <0x00>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l0n {

				mux {
					pins = "CDTX_L0N";
					function = "CDTX_L0N";
				};

				configs {
					pins = "CDTX_L0N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l0n_bt656_clk {

				mux {
					pins = "CDTX_L0N";
					function = "BT656_CLK";
				};

				configs {
					pins = "CDTX_L0N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l0n_spi_m0_sclk {

				mux {
					pins = "CDTX_L0N";
					function = "SPI_M0_SCLK";
				};

				configs {
					pins = "CDTX_L0N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l0n_db_gpio69 {

				mux {
					pins = "CDTX_L0N";
					function = "DB_GPIO69";
				};

				configs {
					pins = "CDTX_L0N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l0n_gpio2_a10 {

				mux {
					pins = "CDTX_L0N";
					function = "GPIO2_A10";
				};

				configs {
					pins = "CDTX_L0N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l0p {

				mux {
					pins = "CDTX_L0P";
					function = "CDTX_L0P";
				};

				configs {
					pins = "CDTX_L0P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l0p_bt656_d0 {

				mux {
					pins = "CDTX_L0P";
					function = "BT656_D0";
				};

				configs {
					pins = "CDTX_L0P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l0p_spi_m0_miso {

				mux {
					pins = "CDTX_L0P";
					function = "SPI_M0_MISO";
				};

				configs {
					pins = "CDTX_L0P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l0p_db_gpio70 {

				mux {
					pins = "CDTX_L0P";
					function = "DB_GPIO70";
				};

				configs {
					pins = "CDTX_L0P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l0p_gpio2_a11 {

				mux {
					pins = "CDTX_L0P";
					function = "GPIO2_A11";
				};

				configs {
					pins = "CDTX_L0P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l1n {

				mux {
					pins = "CDTX_L1N";
					function = "CDTX_L1N";
				};

				configs {
					pins = "CDTX_L1N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l1n_bt656_d1 {

				mux {
					pins = "CDTX_L1N";
					function = "BT656_D1";
				};

				configs {
					pins = "CDTX_L1N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l1n_spi_m0_cs0 {

				mux {
					pins = "CDTX_L1N";
					function = "SPI_M0_CS0";
				};

				configs {
					pins = "CDTX_L1N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			cdtx_l1n_db_gpio71 {

				mux {
					pins = "CDTX_L1N";
					function = "DB_GPIO71";
				};

				configs {
					pins = "CDTX_L1N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l1n_gpio2_a12 {

				mux {
					pins = "CDTX_L1N";
					function = "GPIO2_A12";
				};

				configs {
					pins = "CDTX_L1N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l1p {

				mux {
					pins = "CDTX_L1P";
					function = "CDTX_L1P";
				};

				configs {
					pins = "CDTX_L1P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l1p_bt656_d2 {

				mux {
					pins = "CDTX_L1P";
					function = "BT656_D2";
				};

				configs {
					pins = "CDTX_L1P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l1p_spi_m0_cs1 {

				mux {
					pins = "CDTX_L1P";
					function = "SPI_M0_CS1";
				};

				configs {
					pins = "CDTX_L1P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			cdtx_l1p_db_gpio72 {

				mux {
					pins = "CDTX_L1P";
					function = "DB_GPIO72";
				};

				configs {
					pins = "CDTX_L1P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l1p_gpio2_a13 {

				mux {
					pins = "CDTX_L1P";
					function = "GPIO2_A13";
				};

				configs {
					pins = "CDTX_L1P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l2n {

				mux {
					pins = "CDTX_L2N";
					function = "CDTX_L2N";
				};

				configs {
					pins = "CDTX_L2N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l2n_bt656_d3 {

				mux {
					pins = "CDTX_L2N";
					function = "BT656_D3";
				};

				configs {
					pins = "CDTX_L2N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l2n_spi_m0_cs2 {

				mux {
					pins = "CDTX_L2N";
					function = "SPI_M0_CS2";
				};

				configs {
					pins = "CDTX_L2N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			cdtx_l2n_db_gpio73 {

				mux {
					pins = "CDTX_L2N";
					function = "DB_GPIO73";
				};

				configs {
					pins = "CDTX_L2N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l2n_gpio2_a14 {

				mux {
					pins = "CDTX_L2N";
					function = "GPIO2_A14";
				};

				configs {
					pins = "CDTX_L2N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l2p {

				mux {
					pins = "CDTX_L2P";
					function = "CDTX_L2P";
				};

				configs {
					pins = "CDTX_L2P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l2p_bt656_d4 {

				mux {
					pins = "CDTX_L2P";
					function = "BT656_D4";
				};

				configs {
					pins = "CDTX_L2P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l2p_spi_m0_mosi {

				mux {
					pins = "CDTX_L2P";
					function = "SPI_M0_MOSI";
				};

				configs {
					pins = "CDTX_L2P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l2p_db_gpio74 {

				mux {
					pins = "CDTX_L2P";
					function = "DB_GPIO74";
				};

				configs {
					pins = "CDTX_L2P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l2p_gpio2_a15 {

				mux {
					pins = "CDTX_L2P";
					function = "GPIO2_A15";
				};

				configs {
					pins = "CDTX_L2P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l3n {

				mux {
					pins = "CDTX_L3N";
					function = "CDTX_L3N";
				};

				configs {
					pins = "CDTX_L3N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l3n_bt656_d5 {

				mux {
					pins = "CDTX_L3N";
					function = "BT656_D5";
				};

				configs {
					pins = "CDTX_L3N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l3n_spi_m0_cs3 {

				mux {
					pins = "CDTX_L3N";
					function = "SPI_M0_CS3";
				};

				configs {
					pins = "CDTX_L3N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
					bias-pull-up;
				};
			};

			cdtx_l3n_db_gpio75 {

				mux {
					pins = "CDTX_L3N";
					function = "DB_GPIO75";
				};

				configs {
					pins = "CDTX_L3N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l3n_gpio2_a16 {

				mux {
					pins = "CDTX_L3N";
					function = "GPIO2_A16";
				};

				configs {
					pins = "CDTX_L3N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l3p {

				mux {
					pins = "CDTX_L3P";
					function = "CDTX_L3P";
				};

				configs {
					pins = "CDTX_L3P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l3p_bt656_d6 {

				mux {
					pins = "CDTX_L3P";
					function = "BT656_D6";
				};

				configs {
					pins = "CDTX_L3P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l3p_db_gpio76 {

				mux {
					pins = "CDTX_L3P";
					function = "DB_GPIO76";
				};

				configs {
					pins = "CDTX_L3P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l3p_gpio2_a17 {

				mux {
					pins = "CDTX_L3P";
					function = "GPIO2_A17";
				};

				configs {
					pins = "CDTX_L3P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l4n {

				mux {
					pins = "CDTX_L4N";
					function = "CDTX_L4N";
				};

				configs {
					pins = "CDTX_L4N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l4n_bt656_d7 {

				mux {
					pins = "CDTX_L4N";
					function = "BT656_D7";
				};

				configs {
					pins = "CDTX_L4N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l4n_db_gpio77 {

				mux {
					pins = "CDTX_L4N";
					function = "DB_GPIO77";
				};

				configs {
					pins = "CDTX_L4N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l4n_gpio2_a18 {

				mux {
					pins = "CDTX_L4N";
					function = "GPIO2_A18";
				};

				configs {
					pins = "CDTX_L4N";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l4p {

				mux {
					pins = "CDTX_L4P";
					function = "CDTX_L4P";
				};

				configs {
					pins = "CDTX_L4P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l4p_db_gpio78 {

				mux {
					pins = "CDTX_L4P";
					function = "DB_GPIO78";
				};

				configs {
					pins = "CDTX_L4P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};

			cdtx_l4p_gpio2_a19 {

				mux {
					pins = "CDTX_L4P";
					function = "GPIO2_A19";
				};

				configs {
					pins = "CDTX_L4P";
					drive-strength = <0x03>;
					input-schmitt-enable = <0x00>;
				};
			};
		};

		ax_uart@4880000 {
			compatible = "axera,ax-apb-uart";
			reg = <0x00 0x4880000 0x00 0x400>;
			reg-shift = <0x02>;
			reg-io-width = <0x04>;
			resets = <0x05 0x15 0xe8 0x15 0xec 0x05 0x14 0xe8 0x14 0xec>;
			reset-names = "reset\0preset";
			clock-frequency = <0xc65d400>;
			ax_clk_id = <0x00>;
			interrupts = <0x00 0x76 0x04>;
			default_cpr_reg = <0x425f2>;
			status = "okay";
		};

		ax_uart@4881000 {
			compatible = "axera,ax-apb-uart";
			reg = <0x00 0x4881000 0x00 0x400>;
			reg-shift = <0x02>;
			reg-io-width = <0x04>;
			resets = <0x05 0x17 0xe8 0x17 0xec 0x05 0x16 0xe8 0x16 0xec>;
			reset-names = "reset\0preset";
			clock-frequency = <0xc65d400>;
			ax_clk_id = <0x01>;
			interrupts = <0x00 0x77 0x04>;
			default_cpr_reg = <0x425f2>;
			status = "disabled";
		};

		ax_uart@4882000 {
			compatible = "axera,ax-apb-uart";
			reg = <0x00 0x4882000 0x00 0x400>;
			reg-shift = <0x02>;
			reg-io-width = <0x04>;
			resets = <0x05 0x19 0xe8 0x19 0xec 0x05 0x18 0xe8 0x18 0xec>;
			reset-names = "reset\0preset";
			clock-frequency = <0xc65d400>;
			ax_clk_id = <0x02>;
			interrupts = <0x00 0x78 0x04>;
			default_cpr_reg = <0x425f2>;
			status = "okay";
		};

		ax_uart@6080000 {
			compatible = "axera,ax-apb-uart";
			reg = <0x00 0x6080000 0x00 0x400>;
			reg-shift = <0x02>;
			reg-io-width = <0x04>;
			resets = <0x05 0x1b 0xe8 0x1b 0xec 0x05 0x1a 0xe8 0x1a 0xec>;
			reset-names = "reset\0preset";
			clock-frequency = <0xc65d400>;
			ax_clk_id = <0x03>;
			interrupts = <0x00 0x79 0x04>;
			default_cpr_reg = <0x425f2>;
			status = "disabled";
		};

		ax_uart@6081000 {
			compatible = "axera,ax-apb-uart";
			reg = <0x00 0x6081000 0x00 0x400>;
			reg-shift = <0x02>;
			reg-io-width = <0x04>;
			resets = <0x05 0x1d 0xe8 0x1d 0xec 0x05 0x1c 0xe8 0x1c 0xec>;
			reset-names = "reset\0preset";
			clock-frequency = <0xc65d400>;
			ax_clk_id = <0x04>;
			interrupts = <0x00 0x7a 0x04>;
			default_cpr_reg = <0x425f2>;
			status = "okay";
		};

		ax_uart@6082000 {
			compatible = "axera,ax-apb-uart";
			reg = <0x00 0x6082000 0x00 0x400>;
			reg-shift = <0x02>;
			reg-io-width = <0x04>;
			resets = <0x05 0x1f 0xe8 0x1f 0xec 0x05 0x1e 0xe8 0x1e 0xec>;
			reset-names = "reset\0preset";
			clock-frequency = <0xc65d400>;
			ax_clk_id = <0x05>;
			interrupts = <0x00 0x7b 0x04>;
			default_cpr_reg = <0x425f2>;
			status = "disabled";
		};

		gpio@4800000 {
			compatible = "axera,ax-apb-gpio";
			reg = <0x00 0x4800000 0x00 0x400>;
			resets = <0x05 0x0a 0xd8 0x0a 0xdc 0x05 0x0b 0xd8 0x0b 0xdc>;
			reset-names = "gpio_prst\0gpio_rst";
			ax_clk_id = <0x00>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			interrupts = <0x00 0x72 0x04>;
			input-debounce = <0x01>;
			ax,ngpios = <0x20>;
			status = "okay";
			gpio-ranges = <0x06 0x00 0x00 0x01 0x06 0x01 0x01 0x01 0x06 0x02 0x02 0x01 0x06 0x03 0x03 0x01 0x06 0x04 0x04 0x01 0x06 0x05 0x05 0x01 0x06 0x06 0x06 0x01 0x06 0x07 0x07 0x01 0x06 0x08 0x08 0x01 0x06 0x09 0x09 0x01 0x06 0x0a 0x0a 0x01 0x06 0x0b 0x4f 0x01 0x06 0x0c 0x50 0x01 0x06 0x0d 0x51 0x01 0x06 0x0e 0x52 0x01 0x06 0x0f 0x57 0x01 0x06 0x10 0x58 0x01 0x06 0x11 0x59 0x01 0x06 0x12 0x5a 0x01 0x06 0x13 0x3e 0x01 0x06 0x14 0x3c 0x01 0x06 0x15 0x5c 0x01 0x06 0x16 0x5d 0x01 0x06 0x17 0x5e 0x01 0x06 0x18 0x0b 0x01 0x06 0x19 0x0c 0x01 0x06 0x1a 0x0d 0x01 0x06 0x1b 0x0e 0x01 0x06 0x1c 0x0f 0x01 0x06 0x1d 0x10 0x01 0x06 0x1e 0x11 0x01 0x06 0x1f 0x12 0x01>;
			phandle = <0x08>;
		};

		gpio@4801000 {
			compatible = "axera,ax-apb-gpio";
			reg = <0x00 0x4801000 0x00 0x400>;
			resets = <0x05 0x0c 0xd8 0x0c 0xdc 0x05 0x0d 0xd8 0x0d 0xdc>;
			reset-names = "gpio_prst\0gpio_rst";
			ax_clk_id = <0x01>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			interrupts = <0x00 0x73 0x04>;
			input-debounce = <0x01>;
			ax,ngpios = <0x20>;
			status = "okay";
			gpio-ranges = <0x06 0x00 0x13 0x01 0x06 0x01 0x14 0x01 0x06 0x02 0x15 0x01 0x06 0x03 0x16 0x01 0x06 0x04 0x5f 0x01 0x06 0x05 0x60 0x01 0x06 0x06 0x61 0x01 0x06 0x07 0x62 0x01 0x06 0x08 0x17 0x01 0x06 0x09 0x18 0x01 0x06 0x0a 0x19 0x01 0x06 0x0b 0x1a 0x01 0x06 0x0c 0x21 0x01 0x06 0x0d 0x22 0x01 0x06 0x0e 0x23 0x01 0x06 0x0f 0x24 0x01 0x06 0x10 0x25 0x01 0x06 0x11 0x26 0x01 0x06 0x12 0x27 0x01 0x06 0x13 0x28 0x01 0x06 0x14 0x29 0x01 0x06 0x15 0x2a 0x01 0x06 0x16 0x2b 0x01 0x06 0x17 0x2c 0x01 0x06 0x18 0x1b 0x01 0x06 0x19 0x1c 0x01 0x06 0x1a 0x1d 0x01 0x06 0x1b 0x1e 0x01 0x06 0x1c 0x1f 0x01 0x06 0x1d 0x20 0x01 0x06 0x1e 0x3f 0x01 0x06 0x1f 0x40 0x01>;
			phandle = <0x16>;
		};

		gpio@6000000 {
			compatible = "axera,ax-apb-gpio";
			reg = <0x00 0x6000000 0x00 0x400>;
			resets = <0x05 0x0e 0xd8 0x0e 0xdc 0x05 0x0f 0xd8 0x0f 0xdc>;
			reset-names = "gpio_prst\0gpio_rst";
			ax_clk_id = <0x02>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			interrupts = <0x00 0x74 0x04>;
			input-debounce = <0x01>;
			ax,ngpios = <0x20>;
			status = "okay";
			gpio-ranges = <0x06 0x00 0x41 0x01 0x06 0x01 0x42 0x01 0x06 0x02 0x43 0x01 0x06 0x03 0x44 0x01 0x06 0x04 0x2d 0x01 0x06 0x05 0x2e 0x01 0x06 0x06 0x2f 0x01 0x06 0x07 0x30 0x01 0x06 0x08 0x31 0x01 0x06 0x09 0x32 0x01 0x06 0x0a 0x45 0x01 0x06 0x0b 0x46 0x01 0x06 0x0c 0x47 0x01 0x06 0x0d 0x48 0x01 0x06 0x0e 0x49 0x01 0x06 0x0f 0x4a 0x01 0x06 0x10 0x4b 0x01 0x06 0x11 0x4c 0x01 0x06 0x12 0x4d 0x01 0x06 0x13 0x4e 0x01 0x06 0x14 0x38 0x01 0x06 0x15 0x36 0x01 0x06 0x16 0x37 0x01 0x06 0x17 0x34 0x01 0x06 0x18 0x33 0x01 0x06 0x19 0x35 0x01 0x06 0x1a 0x39 0x01 0x06 0x1b 0x3a 0x01 0x06 0x1c 0x3b 0x01 0x06 0x1d 0x3d 0x01>;
			phandle = <0x11>;
		};

		gpio@6001000 {
			compatible = "axera,ax-apb-gpio";
			reg = <0x00 0x6001000 0x00 0x400>;
			resets = <0x05 0x10 0xd8 0x10 0xdc 0x05 0x11 0xd8 0x11 0xdc>;
			reset-names = "gpio_prst\0gpio_rst";
			ax_clk_id = <0x03>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			interrupts = <0x00 0x75 0x04>;
			input-debounce = <0x01>;
			ax,ngpios = <0x20>;
			gpio-ranges = <0x06 0x01 0x54 0x01 0x06 0x02 0x55 0x01 0x06 0x03 0x56 0x01>;
			status = "okay";
		};

		tsensor@2000000 {
			compatible = "axera,ax620e-tsensor";
			reg = <0x00 0x2000000 0x00 0x100000>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			interrupts = <0x00 0x3d 0x04>;
			status = "okay";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x07>;
		};

		thermal-zones {

			soc_thm {
				polling-delay = <0x3e8>;
				polling-delay-passive = <0x64>;
				sustainable-power = <0x1194>;
				thermal-sensors = <0x07 0x00>;

				trips {

					trip-point@0 {
						temperature = <0x50>;
						hysteresis = <0x00>;
						type = "passive";
					};

					trip-point@1 {
						temperature = <0x69>;
						hysteresis = <0x00>;
						type = "passive";
					};

					soc-crit {
						temperature = <0x78>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};
		};

		adc {
			compatible = "axera,ax620e-adc";
			#io-channel-cells = <0x01>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			interrupts = <0x00 0x3d 0x04>;
			status = "okay";
		};

		hwinfo {
			compatible = "ax,ax_hwinfo";
			status = "okay";
		};

		watchdog@4840000 {
			compatible = "axera,ax-wdt";
			reg = <0x00 0x4840000 0x00 0x400 0x00 0x4870000 0x00 0x400>;
			interrupts = <0x00 0x95 0x04>;
			cpu_flag = <0x00>;
			keep-alive = <0xaf>;
			clk_set = <0xa8 0xac 0x13>;
			aclk = <0xb0 0xb4 0x0e>;
			pclk = <0xc8 0xcc 0x13>;
			arst = <0xf0 0xf4 0x01>;
			prst = <0xf0 0xf4 0x00>;
			status = "okay";
		};

		watchdog@6040000 {
			compatible = "axera,ax-wdt";
			reg = <0x00 0x6040000 0x00 0x400 0x00 0x4870000 0x00 0x400>;
			interrupts = <0x00 0x96 0x04>;
			cpu_flag = <0x01>;
			keep-alive = <0xaf>;
			clk_set = <0xa8 0xac 0x14>;
			aclk = <0xb0 0xb4 0x0f>;
			pclk = <0xc8 0xcc 0x14>;
			arst = <0xf0 0xf4 0x03>;
			prst = <0xf0 0xf4 0x02>;
			status = "okay";
		};

		ax_hwspinlock@10420000 {
			compatible = "axera,hwspinlock-r1p0";
			reg = <0x00 0x10420000 0x00 0x10000>;
			status = "disabled";
		};

		i2c@4850000 {
			compatible = "snps,designware-i2c";
			reg = <0x00 0x4850000 0x00 0x400>;
			interrupts = <0x00 0x87 0x04>;
			scl-gpio = <0x08 0x18 0x00>;
			sda-gpio = <0x08 0x19 0x00>;
			pinctrl-names = "default\0gpio";
			pinctrl-0 = <0x09 0x0a>;
			pinctrl-1 = <0x0b 0x0c>;
			clock-frequency = <0x61a80>;
			i2c-sda-hold-time-ns = <0x1f4>;
			ax_clk_id = <0x00>;
			poll_mode = <0x00>;
			resets = <0x05 0x12 0xd8 0x12 0xdc 0x05 0x13 0xd8 0x13 0xdc>;
			reset-names = "prst\0rst";
			status = "okay";
		};

		i2c@4851000 {
			compatible = "snps,designware-i2c";
			reg = <0x00 0x4851000 0x00 0x400>;
			interrupts = <0x00 0x88 0x04>;
			scl-gpio = <0x08 0x1a 0x00>;
			sda-gpio = <0x08 0x1b 0x00>;
			pinctrl-names = "default\0gpio";
			pinctrl-0 = <0x0d 0x0e>;
			pinctrl-1 = <0x0f 0x10>;
			clock-frequency = <0x61a80>;
			i2c-sda-hold-time-ns = <0x1f4>;
			ax_clk_id = <0x01>;
			resets = <0x05 0x14 0xd8 0x14 0xdc 0x05 0x15 0xd8 0x15 0xdc>;
			reset-names = "prst\0rst";
			status = "disabled";
		};

		i2c@4852000 {
			compatible = "snps,designware-i2c";
			reg = <0x00 0x4852000 0x00 0x400>;
			interrupts = <0x00 0x89 0x04>;
			scl-gpio = <0x11 0x00 0x00>;
			sda-gpio = <0x11 0x01 0x00>;
			pinctrl-names = "default\0gpio";
			pinctrl-0 = <0x12 0x13>;
			pinctrl-1 = <0x14 0x15>;
			clock-frequency = <0x61a80>;
			i2c-sda-hold-time-ns = <0x1f4>;
			ax_clk_id = <0x02>;
			resets = <0x05 0x16 0xd8 0x16 0xdc 0x05 0x17 0xd8 0x17 0xdc>;
			reset-names = "prst\0rst";
			status = "disabled";
		};

		i2c@4853000 {
			compatible = "snps,designware-i2c";
			reg = <0x00 0x4853000 0x00 0x400>;
			interrupts = <0x00 0x8a 0x04>;
			scl-gpio = <0x16 0x1e 0x00>;
			sda-gpio = <0x16 0x1f 0x00>;
			pinctrl-names = "default\0gpio";
			pinctrl-0 = <0x17 0x18>;
			pinctrl-1 = <0x19 0x1a>;
			clock-frequency = <0x61a80>;
			i2c-sda-hold-time-ns = <0x1f4>;
			ax_clk_id = <0x03>;
			resets = <0x05 0x18 0xd8 0x18 0xdc 0x05 0x19 0xd8 0x19 0xdc>;
			reset-names = "prst\0rst";
			status = "disabled";
		};

		i2c@4854000 {
			compatible = "snps,designware-i2c";
			reg = <0x00 0x4854000 0x00 0x400>;
			interrupts = <0x00 0x8b 0x04>;
			scl-gpio = <0x11 0x02 0x00>;
			sda-gpio = <0x11 0x03 0x00>;
			pinctrl-names = "default\0gpio";
			pinctrl-0 = <0x1b 0x1c>;
			pinctrl-1 = <0x1d 0x1e>;
			clock-frequency = <0x61a80>;
			i2c-sda-hold-time-ns = <0x1f4>;
			ax_clk_id = <0x04>;
			resets = <0x05 0x1a 0xd8 0x1a 0xdc 0x05 0x1b 0xd8 0x1b 0xdc>;
			reset-names = "prst\0rst";
			status = "disabled";
		};

		i2c@4855000 {
			compatible = "snps,designware-i2c";
			reg = <0x00 0x4855000 0x00 0x400>;
			interrupts = <0x00 0x8c 0x04>;
			scl-gpio = <0x08 0x0a 0x00>;
			sda-gpio = <0x08 0x04 0x00>;
			pinctrl-names = "default\0gpio";
			pinctrl-0 = <0x1f 0x20>;
			pinctrl-1 = <0x21 0x22>;
			clock-frequency = <0x61a80>;
			i2c-sda-hold-time-ns = <0x1f4>;
			ax_clk_id = <0x05>;
			resets = <0x05 0x1c 0xd8 0x1c 0xdc 0x05 0x1d 0xd8 0x1d 0xdc>;
			reset-names = "prst\0rst";
			status = "okay";
		};

		i2c@4856000 {
			compatible = "snps,designware-i2c";
			reg = <0x00 0x4856000 0x00 0x400>;
			interrupts = <0x00 0x8d 0x04>;
			scl-gpio = <0x08 0x01 0x00>;
			sda-gpio = <0x08 0x00 0x00>;
			pinctrl-names = "default\0gpio";
			pinctrl-0 = <0x23 0x24>;
			pinctrl-1 = <0x25 0x26>;
			clock-frequency = <0x61a80>;
			i2c-sda-hold-time-ns = <0x1f4>;
			ax_clk_id = <0x06>;
			resets = <0x05 0x1e 0xd8 0x1e 0xdc 0x05 0x1f 0xd8 0x1f 0xdc>;
			reset-names = "prst\0rst";
			status = "okay";
		};

		i2c@4857000 {
			compatible = "snps,designware-i2c";
			reg = <0x00 0x4857000 0x00 0x400>;
			interrupts = <0x00 0x8e 0x04>;
			scl-gpio = <0x08 0x08 0x00>;
			sda-gpio = <0x08 0x09 0x00>;
			pinctrl-names = "default\0gpio";
			pinctrl-0 = <0x27 0x28>;
			pinctrl-1 = <0x29 0x2a>;
			clock-frequency = <0x61a80>;
			i2c-sda-hold-time-ns = <0x1f4>;
			ax_clk_id = <0x07>;
			resets = <0x05 0x00 0xe0 0x00 0xe4 0x05 0x01 0xe0 0x01 0xe4>;
			reset-names = "prst\0rst";
			status = "okay";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			sgm7220@47 {
				compatible = "axera,sgm7220";
				reg = <0x47>;
				int-gpio = <0x16 0x09 0x00>;
				chanel-sel = <0x08 0x1e 0x00>;
				bind-usb = "8000000.dwc3";
				status = "disabled";
			};
		};

		i2c_slv@4860000 {
			compatible = "snps,designware-i2c";
			reg = <0x00 0x4860000 0x00 0x400>;
			interrupts = <0x00 0x8f 0x04>;
			clock-frequency = <0x61a80>;
			i2c-sda-hold-time-ns = <0x1f4>;
			ax_clk_id = <0x08>;
			resets = <0x05 0x02 0xe0 0x02 0xe4 0x05 0x03 0xe0 0x03 0xe4>;
			reset-names = "prst\0rst";
			status = "okay";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			i2c_slave_eeprom@55 {
				compatible = "axera,slave-24c02";
				reg = <0x40000055>;
				status = "okay";
			};
		};

		i2c_slv@4861000 {
			compatible = "snps,designware-i2c";
			reg = <0x00 0x4861000 0x00 0x400>;
			interrupts = <0x00 0x90 0x04>;
			clock-frequency = <0x61a80>;
			i2c-sda-hold-time-ns = <0x1f4>;
			ax_clk_id = <0x09>;
			resets = <0x05 0x04 0xe0 0x04 0xe4 0x05 0x05 0xe0 0x05 0xe4>;
			reset-names = "prst\0rst";
			status = "disabled";
		};

		mailbox@10430000 {
			compatible = "axera,mailbox";
			reg = <0x00 0x10430000 0x00 0x10000>;
			interrupts = <0x00 0x52 0x04>;
			#mbox-cells = <0x02>;
			status = "disabled";
		};

		sys {
			compatible = "axera,sys";
		};

		cmm {
			compatible = "axera,cmm";
		};

		avs {
			compatible = "axera,avs";
		};

		i2s_mst@6050000 {
			compatible = "axera,dwc-i2s-mst";
			reg = <0x00 0x6050000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			interrupt-names = "i2s_mst";
			interrupts = <0x00 0x93 0x04>;
			dmas = <0x2b 0x0f 0x2b 0x0e>;
			dma-names = "rx\0tx";
			clocks = <0x2c 0x46 0x2c 0x11 0x2c 0x1d>;
			clock-names = "i2s_pclk\0i2s_sclk\0i2s_mclk";
			resets = <0x2d 0x06 0xe0 0x06 0xe4 0x0c 0x1b 0xc0 0x1b 0xc4 0x1b 0x2d 0x07 0xe0 0x07 0xe4 0x04 0x10 0xb0 0x10 0xb4 0x10>;
			reset-names = "prst\0rst";
			channel = <0x01>;
			#sound-dai-cells = <0x00>;
			status = "disabled";
			i2s-m-aec-cycle-sel = <0x00>;
			i2s-m-aec-sclk-sel = <0x00>;
			i2s-inner-codec-en = <0x00>;
			i2s-exter-codec-en = <0x01>;
			i2s-m-exter-codec-en = <0x00>;
			i2s-exter-codec-mst = <0x01>;
			i2s-m-exter-codec-mst = <0x00>;
			iis-out-tdm-en = <0x00>;
			iis-m-out-tdm-en = <0x00>;
			i2s-m-rx0-sel = <0x00>;
			i2s-m-rx1-sel = <0x02>;
			i2s-s-rx0-sel = <0x00>;
			i2s-s-rx1-sel = <0x00>;
			i2s-s-sclk-sel = <0x00>;
			tdm-m-rx-sel = <0x00>;
			tdm-s-rx-sel = <0x00>;
			tdm-s-sclk-sel = <0x00>;
		};

		i2s_slv@6051000 {
			compatible = "axera,dwc-i2s-slv";
			reg = <0x00 0x6051000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			interrupt-names = "i2s_slv";
			interrupts = <0x00 0x91 0x04>;
			dmas = <0x2b 0x11 0x2b 0x10>;
			dma-names = "rx\0tx";
			clocks = <0x2c 0x45 0x2c 0x1d>;
			clock-names = "i2s_pclk\0i2s_mclk";
			resets = <0x2d 0x08 0xe0 0x08 0xe4 0x0c 0x1c 0xc0 0x1c 0xc4 0x1c 0x2e 0x09 0x1c 0x01>;
			reset-names = "prst\0rst";
			channel = <0x03>;
			#sound-dai-cells = <0x00>;
			status = "disabled";
			i2s-m-aec-cycle-sel = <0x00>;
			i2s-m-aec-sclk-sel = <0x00>;
			i2s-inner-codec-en = <0x00>;
			i2s-exter-codec-en = <0x01>;
			i2s-m-exter-codec-en = <0x00>;
			i2s-exter-codec-mst = <0x00>;
			i2s-m-exter-codec-mst = <0x00>;
			iis-out-tdm-en = <0x00>;
			iis-m-out-tdm-en = <0x00>;
			i2s-m-rx0-sel = <0x00>;
			i2s-m-rx1-sel = <0x00>;
			i2s-s-rx0-sel = <0x01>;
			i2s-s-rx1-sel = <0x03>;
			i2s-s-sclk-sel = <0x01>;
			tdm-m-rx-sel = <0x00>;
			tdm-s-rx-sel = <0x00>;
			tdm-s-sclk-sel = <0x00>;
		};

		i2s_tdm_mst@6052000 {
			compatible = "axera,dwc-i2s-tdm-mst";
			reg = <0x00 0x6052000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			dmas = <0x2b 0x12>;
			dma-names = "rx";
			clocks = <0x2c 0x44 0x2c 0x10 0x2c 0x1d>;
			clock-names = "i2s_pclk\0i2s_sclk\0i2s_mclk";
			resets = <0x2d 0x0a 0xe0 0x0a 0xe4 0x0c 0x1d 0xc0 0x1d 0xc4 0x1d 0x2d 0x0b 0xe0 0x0b 0xe4 0x04 0x11 0xb0 0x11 0xb4 0x11>;
			reset-names = "prst\0rst";
			channel = <0x03>;
			#sound-dai-cells = <0x00>;
			status = "disabled";
			i2s-m-aec-cycle-sel = <0x00>;
			i2s-m-aec-sclk-sel = <0x00>;
			i2s-inner-codec-en = <0x00>;
			i2s-exter-codec-en = <0x01>;
			i2s-m-exter-codec-en = <0x00>;
			i2s-exter-codec-mst = <0x01>;
			i2s-m-exter-codec-mst = <0x00>;
			iis-out-tdm-en = <0x01>;
			iis-m-out-tdm-en = <0x00>;
			i2s-m-rx0-sel = <0x00>;
			i2s-m-rx1-sel = <0x00>;
			i2s-s-rx0-sel = <0x00>;
			i2s-s-rx1-sel = <0x00>;
			i2s-s-sclk-sel = <0x00>;
			tdm-m-rx-sel = <0x00>;
			tdm-s-rx-sel = <0x00>;
			tdm-s-sclk-sel = <0x00>;
		};

		i2s_tdm_slv@6053000 {
			compatible = "axera,dwc-i2s-tdm-slv";
			reg = <0x00 0x6053000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			dmas = <0x2b 0x13>;
			dma-names = "rx";
			clocks = <0x2c 0x43 0x2c 0x1d>;
			clock-names = "i2s_pclk\0i2s_mclk";
			resets = <0x2d 0x0c 0xe0 0x0c 0xe4 0x0c 0x1e 0xc0 0x1e 0xc4 0x1e 0x2e 0x0d 0x1c 0x01>;
			reset-names = "prst\0rst";
			channel = <0x04>;
			#sound-dai-cells = <0x00>;
			status = "disabled";
			i2s-m-aec-cycle-sel = <0x00>;
			i2s-m-aec-sclk-sel = <0x00>;
			i2s-inner-codec-en = <0x00>;
			i2s-exter-codec-en = <0x01>;
			i2s-m-exter-codec-en = <0x00>;
			i2s-exter-codec-mst = <0x00>;
			i2s-m-exter-codec-mst = <0x00>;
			iis-out-tdm-en = <0x00>;
			iis-m-out-tdm-en = <0x00>;
			i2s-m-rx0-sel = <0x00>;
			i2s-m-rx1-sel = <0x00>;
			i2s-s-rx0-sel = <0x00>;
			i2s-s-rx1-sel = <0x00>;
			i2s-s-sclk-sel = <0x00>;
			tdm-m-rx-sel = <0x00>;
			tdm-s-rx-sel = <0x00>;
			tdm-s-sclk-sel = <0x00>;
		};

		i2s_mst@0 {
			compatible = "axera,dwc-i2s-mst";
			reg = <0x00 0x6050000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			interrupt-names = "i2s_mst";
			interrupts = <0x00 0x93 0x04>;
			dmas = <0x2b 0x0f 0x2b 0x0e>;
			dma-names = "rx\0tx";
			clocks = <0x2c 0x46 0x2c 0x11 0x2c 0x1e>;
			clock-names = "i2s_pclk\0i2s_sclk\0i2s_mclk";
			resets = <0x2d 0x06 0xe0 0x06 0xe4 0x0c 0x1b 0xc0 0x1b 0xc4 0x1b 0x2d 0x07 0xe0 0x07 0xe4 0x04 0x10 0xb0 0x10 0xb4 0x10>;
			reset-names = "prst\0rst";
			channel = <0x01>;
			#sound-dai-cells = <0x00>;
			status = "okay";
			i2s-m-aec-cycle-sel = <0x00>;
			i2s-m-aec-sclk-sel = <0x00>;
			i2s-inner-codec-en = <0x01>;
			i2s-exter-codec-en = <0x00>;
			i2s-m-exter-codec-en = <0x00>;
			i2s-exter-codec-mst = <0x00>;
			i2s-m-exter-codec-mst = <0x00>;
			iis-out-tdm-en = <0x00>;
			iis-m-out-tdm-en = <0x00>;
			i2s-m-rx0-sel = <0x00>;
			i2s-m-rx1-sel = <0x00>;
			i2s-s-rx0-sel = <0x00>;
			i2s-s-rx1-sel = <0x02>;
			i2s-s-sclk-sel = <0x00>;
			tdm-m-rx-sel = <0x00>;
			tdm-s-rx-sel = <0x00>;
			tdm-s-sclk-sel = <0x00>;
			phandle = <0x6b>;
		};

		i2s_slv@1 {
			compatible = "axera,dwc-i2s-slv";
			reg = <0x00 0x6051000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			interrupt-names = "i2s_slv";
			interrupts = <0x00 0x91 0x04>;
			dmas = <0x2b 0x11 0x2b 0x10>;
			dma-names = "rx\0tx";
			clocks = <0x2c 0x45 0x2c 0x1e>;
			clock-names = "i2s_pclk\0i2s_mclk";
			resets = <0x2d 0x08 0xe0 0x08 0xe4 0x0c 0x1c 0xc0 0x1c 0xc4 0x1c 0x2e 0x09 0x1c 0x01>;
			reset-names = "prst\0rst";
			channel = <0x03>;
			#sound-dai-cells = <0x00>;
			status = "okay";
			i2s-m-aec-cycle-sel = <0x00>;
			i2s-m-aec-sclk-sel = <0x00>;
			i2s-inner-codec-en = <0x01>;
			i2s-exter-codec-en = <0x00>;
			i2s-m-exter-codec-en = <0x00>;
			i2s-exter-codec-mst = <0x00>;
			i2s-m-exter-codec-mst = <0x00>;
			iis-out-tdm-en = <0x00>;
			iis-m-out-tdm-en = <0x00>;
			i2s-m-rx0-sel = <0x00>;
			i2s-m-rx1-sel = <0x00>;
			i2s-s-rx0-sel = <0x00>;
			i2s-s-rx1-sel = <0x02>;
			i2s-s-sclk-sel = <0x00>;
			tdm-m-rx-sel = <0x00>;
			tdm-s-rx-sel = <0x00>;
			tdm-s-sclk-sel = <0x00>;
			phandle = <0x69>;
		};

		audio_codec@0x23F2000 {
			compatible = "axera,ax_actt";
			reg = <0x00 0x23f2000 0x00 0x1000>;
			resets = <0x2f 0x00 0x58 0x00 0x5c 0x24 0x08 0x28 0x08 0x2c 0x08 0x2d 0x00 0xd8 0x00 0xdc 0x04 0x03 0xb0 0x03 0xb4 0x03>;
			reset-names = "prst\0rst";
			clocks = <0x30 0x7b 0x2c 0x1e>;
			clock-names = "audio_tlb_clk\0audio_clk";
			#sound-dai-cells = <0x00>;
			status = "okay";
			gpio-mic-rp = <0x16 0x07 0x00>;
			gpio-mic-rn = <0x16 0x06 0x00>;
			gpio-mic-ln = <0x16 0x05 0x00>;
			gpio-mic-lp = <0x16 0x04 0x00>;
			gpio-pa-lineout = <0x16 0x17 0x00>;
			phandle = <0x6a>;
		};

		ax_sysmap {
			compatible = "axera,ax_sysmap";
		};

		ax_cipher@4900000 {
			compatible = "axera,cipher";
			reg = <0x00 0x4900000 0x00 0x40000>;
			interrupts = <0x00 0x6e 0x04 0x00 0x6f 0x04>;
			clocks = <0x2c 0x55 0x2c 0x40 0x2c 0x21>;
			clock-names = "pclk\0core\0cnt";
			resets = <0x05 0x04 0xd8 0x04 0xdc 0x05 0x05 0xd8 0x05 0xdc 0x05 0x06 0xd8 0x06 0xdc 0x2d 0x08 0xd8 0x08 0xdc 0x0c 0x0c 0xc0 0x0c 0xc4 0x0c 0x05 0x07 0xd8 0x07 0xdc>;
			reset-names = "main_sw_rst\0cnt_sw_rst\0soft_sw_rst\0sw_prst\0sw_rst";
			status = "okay";
		};

		ax_npu@0x3800000 {
			compatible = "axera,npu";
			reg = <0x00 0x3800000 0x00 0xb0000 0x00 0x3000000 0x00 0x280000>;
			status = "okay";
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x26 0x01 0x00 0x27 0x01 0x00 0x2a 0x01 0x00 0x2b 0x01 0x00 0x28 0x01 0x00 0x29 0x01 0x00 0x2c 0x01 0x00 0x2d 0x01>;
			clocks = <0x30 0x13 0x30 0x42 0x30 0x12 0x30 0x10 0x30 0x0d 0x30 0x3e 0x30 0x2b 0x30 0x22>;
			clock-names = "cpll_24\0epll_100\0cpll_156\0cpll_208\0cpll_416\0epll_500\0vpll0_594\0npll_800";
			operating-points-v2 = <0x31>;
		};

		ethernet@104C0000 {
			compatible = "axera,dwmac-4.10a";
			reg = <0x00 0x104c0000 0x00 0x10000>;
			clocks = <0x32 0x2b 0x32 0x0c 0x32 0x16 0x32 0x15 0x32 0x17>;
			clock-names = "emac_aclk\0ephy_clk\0rgmii_tx_clk\0rmii_phy_clk\0ptp_clk";
			resets = <0x33 0x08 0x4014 0x08 0x8014 0x33 0x09 0x4014 0x09 0x8014 0x33 0x00 0x4020 0x00 0x8020>;
			reset-names = "emac_rst\0ephy_rst\0ephy_shutdown";
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x50 0x04>;
			interrupt-names = "macirq\0eth_wake_irq\0eth_lpi";
			rx-fifo-depth = <0x8000>;
			tx-fifo-depth = <0x4000>;
			snps,tso;
			status = "okay";
			phy-handle = <0x34>;
			phy-mode = "rmii";
			axera-ephy,led0-mode = <0x01>;
			axera-ephy,led0-enable;
			axera-ephy,led1-mode = <0x00>;
			axera-ephy,led1-enable;
			axera-ephy,led-polarity = <0x01>;

			mdio {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "snps,dwmac-mdio";

				axera-ephy@1 {
					device_tpye = "ethernet-phy";
					compatible = "ethernet-phy-id0044.1400";
					reg = <0x01>;
					phandle = <0x34>;
				};
			};
		};

		deb_gpio_lp@2340000 {
			compatible = "axera, deb-gpio-lp";
			reg = <0x00 0x2340000 0x00 0x10000>;
			interrupts = <0x00 0x3c 0x04>;
			interrupt-names = "wakeup_int";
			status = "okay";
			lp-status = <0x0b 0x01>;
		};

		ax_hrtimer@4830000 {
			compatible = "ax,hrtimer";
			reg = <0x00 0x4830000 0x00 0x400>;
			resets = <0x05 0x04 0xe8 0x04 0xec 0x05 0x05 0xe8 0x05 0xec>;
			reset-names = "preset\0reset";
			clocks = <0x2c 0x71 0x2c 0x22>;
			clock-names = "pclk\0clk";
			interrupts = <0x00 0x7c 0x04 0x00 0x7d 0x04 0x00 0x7e 0x04 0x00 0x7f 0x04>;
			interrupt-names = "channel0\0channel1\0channel2\0channel3";
			timer_index = <0x00>;
			status = "okay";
		};

		dw_apb_timer@6030000 {
			compatible = "axera,dw-apb-timer";
			reg = <0x00 0x6030000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			resets = <0x05 0x06 0xe8 0x06 0xec 0x05 0x07 0xe8 0x07 0xec>;
			reset-names = "preset\0reset";
			clk-sel-addr-offset = <0x00>;
			clk-sel-offset = <0x0d>;
			clk-glb-eb-addr-offset = <0x04>;
			clk-glb-eb-offset = <0x09>;
			clk-eb-addr-offset = <0x0c>;
			clk-eb-offset = <0x00>;
			clk-p-eb-addr-offset = <0x10>;
			clk-p-eb-offset = <0x06>;
			interrupts = <0x00 0x80 0x04 0x00 0x81 0x04 0x00 0x82 0x04 0x00 0x83 0x04>;
			interrupt-names = "channel0\0channel1\0channel2\0channel3";
			timer_index = <0x01>;
			status = "disabled";
		};

		wake_timer {
			compatible = "axera,wake-timer";
			reg = <0x00 0x2340000 0x00 0x10000 0x00 0x2240000 0x00 0x10000>;
			interrupts = <0x00 0x37 0x04>;
			interrupt-names = "wake_int";
			status = "okay";
		};

		slp_stat {
			compatible = "ax_slp_stat";
			status = "okay";
		};

		periph_timer32_0 {
			compatible = "axera,periph-timer32";
			reg = <0x00 0x4810000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			interrupts = <0x00 0x9a 0x04>;
			interrupt-names = "timer32_int";
			timer_index = <0x00>;
			rerets = <0x05 0x08 0xe8 0x08 0xec 0x05 0x09 0xe8 0x09 0xec>;
			reset-names = "preset\0reset";
			clk-sel-addr-offset = <0x00>;
			clk-sel-offset = <0x0e>;
			clk-glb-eb-addr-offset = <0x04>;
			clk-glb-eb-offset = <0x0a>;
			clk-eb-addr-offset = <0x0c>;
			clk-eb-offset = <0x01>;
			clk-p-eb-addr-offset = <0x10>;
			clk-p-eb-offset = <0x07>;
			status = "disabled";
		};

		periph_timer32_1 {
			compatible = "axera,periph-timer32";
			reg = <0x00 0x4811000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			interrupts = <0x00 0x9b 0x04>;
			interrupt-names = "timer32_int";
			timer_index = <0x01>;
			rerets = <0x05 0x0a 0xe8 0x0a 0xec 0x05 0x0b 0xe8 0x0b 0xec>;
			reset-names = "preset\0reset";
			clk-sel-addr-offset = <0x00>;
			clk-sel-offset = <0x0e>;
			clk-glb-eb-addr-offset = <0x04>;
			clk-glb-eb-offset = <0x0a>;
			clk-eb-addr-offset = <0x0c>;
			clk-eb-offset = <0x02>;
			clk-p-eb-addr-offset = <0x10>;
			clk-p-eb-offset = <0x08>;
			status = "disabled";
		};

		periph_timer32_2 {
			compatible = "axera,periph-timer32";
			reg = <0x00 0x6010000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			interrupts = <0x00 0x9c 0x04>;
			interrupt-names = "timer32_int";
			timer_index = <0x02>;
			rerets = <0x05 0x0c 0xe8 0x0c 0xec 0x05 0x0d 0xe8 0x0d 0xec>;
			reset-names = "preset\0reset";
			clk-sel-addr-offset = <0x00>;
			clk-sel-offset = <0x0e>;
			clk-glb-eb-addr-offset = <0x04>;
			clk-glb-eb-offset = <0x0a>;
			clk-eb-addr-offset = <0x0c>;
			clk-eb-offset = <0x03>;
			clk-p-eb-addr-offset = <0x10>;
			clk-p-eb-offset = <0x09>;
			status = "disabled";
		};

		periph_timer32_3 {
			compatible = "axera,periph-timer32";
			reg = <0x00 0x6011000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			interrupts = <0x00 0x9d 0x04>;
			interrupt-names = "timer32_int";
			timer_index = <0x03>;
			rerets = <0x05 0x0e 0xe8 0x0e 0xec 0x05 0x0f 0xe8 0x0f 0xec>;
			reset-names = "preset\0reset";
			clk-sel-addr-offset = <0x00>;
			clk-sel-offset = <0x0e>;
			clk-glb-eb-addr-offset = <0x04>;
			clk-glb-eb-offset = <0x0a>;
			clk-eb-addr-offset = <0x0c>;
			clk-eb-offset = <0x04>;
			clk-p-eb-addr-offset = <0x10>;
			clk-p-eb-offset = <0x0a>;
			status = "disabled";
		};

		pwm0@6060000 {
			compatible = "axera,ax620e-pwm";
			reg = <0x00 0x6060000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			#pwm-cells = <0x02>;
			resets = <0x05 0x13 0xe0 0x13 0xe4 0x05 0x0f 0xe0 0x0f 0xe4 0x05 0x10 0xe0 0x10 0xe4 0x05 0x11 0xe0 0x11 0xe4 0x05 0x12 0xe0 0x12 0xe4>;
			reset-names = "pwm-rst\0pwm-ch0-rst\0pwm-ch1-rst\0pwm-ch2-rst\0pwm-ch3-rst";
			clk-sel-addr-offset = <0x00>;
			clk-sel-offset = <0x0d>;
			clk-glb-eb-addr-offset = <0x04>;
			clk-glb-eb-offset = <0x09>;
			clk-eb-addr-offset = <0x08>;
			clk-eb-offset = <0x13 0x14 0x15 0x16>;
			clk-p-eb-addr-offset = <0x0c>;
			clk-p-eb-offset = <0x1f>;
			status = "okay";
		};

		pwm1@6061000 {
			compatible = "axera,ax620e-pwm";
			reg = <0x00 0x6061000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			#pwm-cells = <0x02>;
			resets = <0x05 0x18 0xe0 0x18 0xe4 0x05 0x14 0xe0 0x14 0xe4 0x05 0x15 0xe0 0x15 0xe4 0x05 0x16 0xe0 0x16 0xe4 0x05 0x17 0xe0 0x17 0xe4>;
			reset-names = "pwm-rst\0pwm-ch0-rst\0pwm-ch1-rst\0pwm-ch2-rst\0pwm-ch3-rst";
			clk-sel-addr-offset = <0x00>;
			clk-sel-offset = <0x0d>;
			clk-glb-eb-addr-offset = <0x04>;
			clk-glb-eb-offset = <0x09>;
			clk-eb-addr-offset = <0x08>;
			clk-eb-offset = <0x17 0x18 0x19 0x1a>;
			clk-p-eb-addr-offset = <0x10>;
			clk-p-eb-offset = <0x00>;
			status = "okay";
		};

		pwm2@6062000 {
			compatible = "axera,ax620e-pwm";
			reg = <0x00 0x6062000 0x00 0x400 0x00 0x4870000 0x00 0x10000>;
			#pwm-cells = <0x02>;
			resets = <0x05 0x1d 0xe0 0x1d 0xe4 0x05 0x19 0xe0 0x19 0xe4 0x05 0x1a 0xe0 0x1a 0xe4 0x05 0x1b 0xe0 0x1b 0xe4 0x05 0x1c 0xe0 0x1c 0xe4>;
			reset-names = "pwm-rst\0pwm-ch0-rst\0pwm-ch1-rst\0pwm-ch2-rst\0pwm-ch3-rst";
			clk-sel-addr-offset = <0x00>;
			clk-sel-offset = <0x0d>;
			clk-glb-eb-addr-offset = <0x04>;
			clk-glb-eb-offset = <0x09>;
			clk-eb-addr-offset = <0x08>;
			clk-eb-offset = <0x1b 0x1c 0x1d 0x1e>;
			clk-p-eb-addr-offset = <0x10>;
			clk-p-eb-offset = <0x01>;
			pin_sleep_setting = <0x2301024 0x60043>;
			status = "okay";
		};

		aclk_cpu_top {
			compatible = "axera,aclk_cpu_top";
			clocks = <0x30 0x5a>;
			clock-names = "bus_clk";
			operating-points-v2 = <0x35>;
			status = "disabled";
		};

		aclk_isp_top {
			compatible = "axera,aclk_isp_top";
			clocks = <0x30 0x59>;
			clock-names = "bus_clk";
			operating-points-v2 = <0x36>;
			status = "disabled";
		};

		aclk_vpu_top {
			compatible = "axera,aclk_vpu_top";
			clocks = <0x30 0x6c>;
			clock-names = "bus_clk";
			operating-points-v2 = <0x37>;
			status = "disabled";
		};

		aclk_ocm_top {
			compatible = "axera,aclk_ocm_top";
			clocks = <0x30 0x6d>;
			clock-names = "bus_clk";
			operating-points-v2 = <0x38>;
			status = "disabled";
		};

		aclk_nn_top {
			compatible = "axera,aclk_nn_top";
			clocks = <0x30 0x6e>;
			clock-names = "bus_clk";
			operating-points-v2 = <0x39>;
			status = "disabled";
		};

		aclk_mm_top {
			compatible = "axera,aclk_mm_top";
			clocks = <0x30 0x6f>;
			clock-names = "bus_clk";
			operating-points-v2 = <0x3a>;
			status = "disabled";
		};

		clk_isp_mm {
			compatible = "axera,clk_isp_mm";
			clocks = <0x30 0x68>;
			clock-names = "bus_clk";
			operating-points-v2 = <0x3b>;
			status = "disabled";
		};

		pclk_top {
			compatible = "axera,pclk_top";
			clocks = <0x30 0x70>;
			clock-names = "bus_clk";
			operating-points-v2 = <0x3c>;
			status = "disabled";
		};

		isp@2400000 {
			compatible = "axera,proton";
			reg = <0x00 0x2400000 0x00 0x100000>;
			interrupts = <0x00 0x1b 0x04 0x00 0x1c 0x04>;
			interrupt-names = "isp0-0\0isp0-1";
			clocks = <0x30 0x83 0x30 0x82 0x30 0x81 0x30 0x80 0x30 0x7f 0x30 0x7e>;
			clock-names = "sns_mclk0\0sns_mclk1\0sns_mclk2\0sns_mclk3\0sns_mclk4\0sns_mclk5";
		};

		isp_top {
			compatible = "axera,proton_top";
			operating-points-v2 = <0x3d>;
			clock-names = "isp-pll-clk";
		};

		isp_axi {
			compatible = "axera,proton_axi";
			operating-points-v2 = <0x3e>;
			clock-names = "isp-pll-clk";
		};

		isp_ir {
			compatible = "axera,proton_ir";
			operating-points-v2 = <0x3f>;
			clock-names = "isp-pll-clk";
		};

		mipi_rx@2600000 {
			compatible = "axera,mipi";
			reg = <0x00 0x2600000 0x00 0x4000>;
			interrupts = <0x00 0x1f 0x04 0x00 0x21 0x04>;
			interrupt-names = "csictrl0\0csictrl1";
		};

		sdhc@1B40000 {
			compatible = "axera,sdhc";
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			reg = <0x00 0x1b40000 0x00 0x10000>;
			interrupts = <0x00 0x09 0x04>;
			resets = <0x40 0x0c 0x1010 0x0c 0x2010 0x40 0x0c 0x1010 0x0c 0x2010 0x40 0x0b 0x1010 0x0b 0x2010>;
			reset-names = "prst\0arst\0cardrst";
			status = "okay";
			max-frequency = <0xbebc200>;
			sdhci-caps-mask = <0x02 0x3200000>;
			bus-width = <0x08>;
			no-sdio;
			no-sd;
			non-removable;
			disable-wp;
			cap-mmc-hw-reset;
			hw-reset = <0x11 0x17 0x00>;
			cap-mmc-highspeed;
			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			mmc-hs400-enhanced-strobe;
			cdns,phy-input-delay-sd-highspeed = <0x02>;
			cdns,phy-input-delay-legacy = <0x04>;
			cdns,phy-input-delay-sd-uhs-sdr12 = <0x01>;
			cdns,phy-input-delay-sd-uhs-sdr25 = <0x02>;
			cdns,phy-input-delay-sd-uhs-sdr50 = <0x01>;
			cdns,phy-input-delay-sd-uhs-ddr50 = <0x02>;
			cdns,phy-input-delay-mmc-legacy = <0x01>;
			cdns,phy-input-delay-mmc-highspeed = <0x02>;
			cdns,phy-input-delay-mmc-ddr = <0x02>;
			cdns,phy-dll-delay-sdclk = <0x2d>;
			cdns,phy-dll-delay-sdclk-hsmmc = <0x17>;
			cdns,phy-dll-delay-strobe = <0x12>;
			fixed-emmc-driver-type = <0x04>;
		};

		sdhc@104E0000 {
			compatible = "axera,sdhc";
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			reg = <0x00 0x104e0000 0x00 0x10000>;
			interrupts = <0x00 0x4a 0x04>;
			resets = <0x33 0x11 0x4014 0x11 0x8014 0x33 0x10 0x4014 0x10 0x8014 0x33 0x0f 0x4014 0x0f 0x8014>;
			reset-names = "prst\0arst\0cardrst";
			status = "okay";
			sdhci-caps-mask = <0x07 0x200000>;
			bus-width = <0x04>;
			max-frequency = <0xbebc200>;
			cap-sd-highspeed;
			sd-uhs-sdr12;
			sd-uhs-sdr25;
			sd-uhs-sdr50;
			sd-uhs-ddr50;
			sd-uhs-sdr104;
			no-sdio;
			no-mmc;
			disable-wp;
			broken-cd;
			cdns,phy-input-delay-sd-highspeed = <0x02>;
			cdns,phy-input-delay-legacy = <0x03>;
			cdns,phy-input-delay-sd-uhs-sdr12 = <0x03>;
			cdns,phy-input-delay-sd-uhs-sdr25 = <0x02>;
			cdns,phy-input-delay-sd-uhs-sdr50 = <0x01>;
			cdns,phy-input-delay-sd-uhs-ddr50 = <0x01>;
			cdns,phy-dll-delay-sdclk = <0x00>;
		};

		sdhc@104D0000 {
			compatible = "axera,sdhc";
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			reg = <0x00 0x104d0000 0x00 0x10000>;
			interrupts = <0x00 0x49 0x04>;
			resets = <0x33 0x14 0x4014 0x14 0x8014 0x33 0x13 0x4014 0x13 0x8014 0x33 0x12 0x4014 0x12 0x8014>;
			reset-names = "prst\0arst\0cardrst";
			status = "okay";
			sdhci-caps-mask = <0x07 0x200000>;
			bus-width = <0x04>;
			max-frequency = <0xbebc200>;
			cap-sd-highspeed;
			sd-uhs-sdr25;
			sd-uhs-sdr12;
			sd-uhs-sdr50;
			sd-uhs-ddr50;
			no-sd;
			no-mmc;
			disable-wp;
			cdns,phy-input-delay-sd-highspeed = <0x02>;
			cdns,phy-input-delay-legacy = <0x03>;
			cdns,phy-input-delay-sd-uhs-sdr12 = <0x03>;
			cdns,phy-input-delay-sd-uhs-sdr25 = <0x02>;
			cdns,phy-input-delay-sd-uhs-sdr50 = <0x00>;
			cdns,phy-input-delay-sd-uhs-ddr50 = <0x00>;
			cdns,phy-dll-delay-sdclk = <0x00>;
		};

		spi@6070000 {
			compatible = "snps,dw-apb-ssi";
			reg = <0x00 0x6070000 0x00 0x400>;
			interrupts = <0x00 0x97 0x04>;
			cs-gpios = <0x11 0x0c 0x00>;
			pinctrl-names = "default";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clocks = <0x2c 0x1b 0x2c 0x74>;
			clock-names = "apb_ssi_clk\0pclk";
			resets = <0x05 0x1f 0xe0 0x1f 0xe4 0x05 0x1e 0xe0 0x1e 0xe4>;
			reset-names = "rst\0prst";
			status = "disabled";

			spidev_user@0 {
				status = "okay";
				compatible = "axera,spidev";
				reg = <0x00>;
				spi-max-frequency = <0x18cba80>;
			};
		};

		spi@6071000 {
			compatible = "snps,dw-apb-ssi";
			reg = <0x00 0x6071000 0x00 0x400>;
			interrupts = <0x00 0x98 0x04>;
			cs-gpios = <0x08 0x02 0x00>;
			pinctrl-names = "default";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clocks = <0x2c 0x1a 0x2c 0x73>;
			clock-names = "apb_ssi_clk\0pclk";
			resets = <0x05 0x01 0xe8 0x01 0xec 0x05 0x00 0xe8 0x00 0xec>;
			reset-names = "rst\0prst";
			status = "disabled";

			spidev_user@0 {
				status = "okay";
				compatible = "axera,spidev";
				reg = <0x00>;
				spi-max-frequency = <0x18cba80>;
			};
		};

		spi@6072000 {
			compatible = "snps,dw-apb-ssi";
			reg = <0x00 0x6072000 0x00 0x400>;
			interrupts = <0x00 0x99 0x04>;
			cs-gpios = <0x16 0x15 0x00>;
			pinctrl-names = "default";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clocks = <0x2c 0x19 0x2c 0x72>;
			clock-names = "apb_ssi_clk\0pclk";
			resets = <0x05 0x03 0xe8 0x03 0xec 0x05 0x02 0xe8 0x02 0xec>;
			reset-names = "rst\0prst";
			status = "okay";
			num-cs = <0x01>;

			spidev_user@0 {
				status = "okay";
				compatible = "axera,spidev";
				reg = <0x00>;
				spi-max-frequency = <0x18cba80>;
			};
		};

		spi@1002E000 {
			compatible = "snps,dwc-ssi-slv-1.03a";
			reg = <0x00 0x1002e000 0x00 0x2000>;
			interrupts = <0x00 0x58 0x04>;
			pinctrl-names = "default";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clocks = <0x32 0x0e 0x32 0x21>;
			clock-names = "ahb_ssi_s_clk\0hclk";
			resets = <0x33 0x16 0x4014 0x16 0x8014 0x33 0x15 0x4014 0x15 0x8014>;
			reset-names = "rst\0hrst";
			status = "disabled";
			stream-tx-gpio = <0x11 0x0d 0x00>;
			stream-rx-gpio = <0x11 0x0e 0x00>;
		};

		spi@1A00000 {
			compatible = "snps,dwc-ssi-1.03a";
			reg = <0x00 0x1a00000 0x00 0x10000>;
			interrupts = <0x00 0x08 0x04>;
			cs-gpios = <0x11 0x1d 0x00>;
			pinctrl-names = "default";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clocks = <0x04 0x04 0x04 0x0a>;
			clock-names = "flashclk\0pclk";
			resets = <0x40 0x12 0x1010 0x12 0x2010 0x40 0x11 0x1010 0x11 0x2010>;
			reset-names = "rst\0prst";
			dmas = <0x2b 0x01 0x2b 0x00>;
			dma-names = "rx\0tx";
			status = "disabled";

			spi_nand@0 {
				compatible = "spi-nand";
				reg = <0x00>;
				rx-sample-delay-ns = <0x04>;
				spi-max-frequency = <0x2faf080>;
			};
		};

		ax_perf_bm@260000 {
			compatible = "axera,perf_bm";
			reg = <0x00 0x260000 0x00 0x4000>;
			interrupts = <0x00 0x0f 0x04>;
			reg-shift = <0x02>;
			status = "okay";
		};

		ax_firewall@230000 {
			compatible = "axera,firewall";
			reg = <0x00 0x230000 0x00 0x4000>;
			interrupts = <0x00 0x10 0x04>;
			status = "okay";
		};

		ddr_dfs {
			compatible = "axera,ddr_dfs";
			operating-points-v2 = <0x41>;
			status = "okay";
		};

		bwlimiter {
			compatible = "axera,bw_limiter";
			status = "okay";
		};

		ive@4406000 {
			compatible = "axera,ax-ive";
			reg = <0x00 0x4406000 0x00 0x1000>;
			reg-names = "ive";
			interrupts = <0x00 0x65 0x04>;
			interrupt-names = "ive";
			clocks = <0x42 0x1f 0x42 0x11 0x42 0x03>;
			clock-names = "ive_clk\0ive_pclk\0ive_clk_rate";
			resets = <0x43 0x11 0x10 0x01 0x43 0x10 0x10 0x01>;
			reset-names = "ive_rst\0ive_prst";
			operating-points-v2 = <0x44>;
			status = "okay";
		};

		dw_dmac@48b0000 {
			compatible = "axera,axi-dma-1.01a";
			reg = <0x00 0x48b0000 0x00 0x1000>;
			#dma-cells = <0x01>;
			dma-channels = <0x01>;
			snps,dma-masters = <0x02>;
			snps,data-width = <0x03>;
			snps,block-size = <0x400000>;
			snps,priority = <0x00>;
			snps,axi-max-burst-len = <0x100>;
			clocks = <0x2c 0x3e>;
			clock-names = "dmac-clk";
			resets = <0x05 0x09 0xd8 0x09 0xdc>;
			reset-names = "dmac-rst";
			interrupts = <0x00 0x71 0x04>;
			status = "okay";
		};

		dma_per@48a0000 {
			compatible = "axera,dma-per";
			reg = <0x00 0x48a0000 0x00 0x200 0x00 0x4870000 0x00 0x200>;
			interrupts = <0x00 0x70 0x04>;
			#dma-cells = <0x01>;
			dma-channels = <0x10>;
			data-width = <0x40>;
			block-size = <0x3ffff0>;
			axi-max-burst-len = <0x20>;
			clocks = <0x2c 0x41 0x2c 0x56>;
			clock-names = "dmaper-aclk\0dmaper-pclk";
			resets = <0x05 0x01 0xd8 0x01 0xdc 0x05 0x02 0xd8 0x02 0xdc>;
			reset-names = "dmaper-arst\0dmaper-prst";
			status = "okay";
			phandle = <0x2b>;
		};

		dma@10460000 {
			compatible = "axera,dma";
			reg = <0x00 0x10460000 0x00 0x200>;
			interrupts = <0x00 0x46 0x04>;
			clocks = <0x32 0x2c 0x32 0x1f>;
			clock-names = "dma-aclk\0dma-pclk";
			resets = <0x33 0x02 0x4014 0x02 0x8014 0x33 0x03 0x4014 0x03 0x8014>;
			reset-names = "dma-arst\0dma-prst";
			status = "okay";
		};

		vdec@4020000 {
			compatible = "axera, video-decoder";
			reg = <0x00 0x4020000 0x00 0x10000>;
			reg-names = "ax_vdec";
			interrupts = <0x00 0x5c 0x04>;
			clocks = <0x45 0x05>;
			clock-names = "vdec_clk";
			resets = <0x46 0x06 0x11c 0x06 0x120 0x08 0x06 0x114 0x06 0x118 0x06>;
			reset-names = "vdec_rst";
			operating-points-v2 = <0x47>;
			status = "okay";
		};

		venc@4010000 {
			compatible = "axera, venc-encoder";
			reg = <0x00 0x4010000 0x00 0x10000>;
			reg-names = "ax_venc";
			clocks = <0x45 0x04>;
			clock-names = "venc_clk";
			interrupts = <0x00 0x5d 0x04>;
			resets = <0x46 0x07 0x11c 0x07 0x120 0x08 0x07 0x114 0x07 0x118 0x07>;
			reset-names = "venc_rst";
			operating-points-v2 = <0x48>;
			status = "okay";
		};

		jenc@4000000 {
			compatible = "axera,jpeg-encoder";
			reg = <0x00 0x4000000 0x00 0x10000>;
			reg-names = "ax_jenc";
			interrupts = <0x00 0x5b 0x04>;
			clocks = <0x45 0x07>;
			clock-names = "jenc_clk";
			resets = <0x46 0x04 0x11c 0x04 0x120 0x08 0x04 0x114 0x04 0x118 0x04>;
			reset-names = "jenc_rst";
			operating-points-v2 = <0x49>;
			status = "okay";
		};

		vpp@4403000 {
			compatible = "axera, vpp-dev";
			reg = <0x00 0x4403000 0x00 0x1000>;
			reg-names = "vpp";
			interrupts = <0x00 0x67 0x04>;
			clocks = <0x42 0x1c 0x42 0x0f 0x42 0x25 0x42 0x15 0x42 0x1b 0x42 0x1a 0x42 0x19 0x42 0x18 0x42 0x17>;
			clock-names = "vpp_clk\0vpp_pclk\0cmd_clk\0cmd_pclk\0scl0_clk\0scl1_clk\0scl2_clk\0scl3_clk\0scl4_clk";
			resets = <0x4a 0x15 0xc4 0x15 0xc8 0x4b 0x16 0xc4 0x16 0xc8 0x08 0x0d 0xb4 0x0d 0xb8 0x0d 0x4b 0x17 0xc4 0x17 0xc8 0x08 0x0e 0xb4 0x0e 0xb8 0x0e 0x4b 0x18 0xc4 0x18 0xc8 0x08 0x0f 0xb4 0x0f 0xb8 0x0f 0x4b 0x19 0xc4 0x19 0xc8 0x08 0x10 0xb4 0x10 0xb8 0x10 0x4b 0x1a 0xc4 0x1a 0xc8 0x08 0x11 0xb4 0x11 0xb8 0x11 0x4b 0x1b 0xc4 0x1b 0xc8 0x08 0x19 0xb4 0x19 0xb8 0x19 0x4b 0x1c 0xc4 0x1c 0xc8 0x08 0x0c 0xb4 0x0c 0xb8 0x0c 0x4b 0x04 0xc4 0x04 0xc8 0x08 0x13 0xb4 0x13 0xb8 0x13 0x4b 0x05 0xc4 0x05 0xc8 0x08 0x03 0xb4 0x03 0xb8 0x03>;
			reset-names = "vpp_rst0\0vpp_rst1\0vpp_rst2\0vpp_rst3\0vpp_rst4\0vpp_rst5\0vpp_rst6\0vpp_rst7\0vpp_rst8\0vpp_rst9";
			operating-points-v2 = <0x4c>;
			status = "okay";
		};

		gdc@4404000 {
			compatible = "axera, gdc-dev";
			reg = <0x00 0x4404000 0x00 0x1000>;
			reg-names = "gdc";
			interrupts = <0x00 0x68 0x04>;
			clocks = <0x42 0x20 0x42 0x12 0x42 0x25 0x42 0x15>;
			clock-names = "gdc_clk\0gdc_pclk\0cmd_clk\0cmd_pclk";
			resets = <0x4a 0x0d 0xc4 0x0d 0xc8 0x4b 0x0e 0xc4 0x0e 0xc8 0x08 0x16 0xb4 0x16 0xb8 0x16 0x4b 0x0f 0xc4 0x0f 0xc8 0x08 0x08 0xb4 0x08 0xb8 0x08 0x4b 0x04 0xc4 0x04 0xc8 0x08 0x13 0xb4 0x13 0xb8 0x13 0x4b 0x05 0xc4 0x05 0xc8 0x08 0x03 0xb4 0x03 0xb8 0x03>;
			reset-names = "gdc_rst0\0gdc_rst1\0gdc_rst2\0gdc_rst3\0gdc_rst4";
			operating-points-v2 = <0x4d>;
			status = "okay";
		};

		tdp@4405000 {
			compatible = "axera, tdp-dev";
			reg = <0x00 0x4405000 0x00 0x1000>;
			reg-names = "tdp0";
			interrupts = <0x00 0x63 0x04>;
			clocks = <0x42 0x1d 0x42 0x10 0x42 0x25 0x42 0x15>;
			clock-names = "tdp_clk\0tdp_pclk\0cmd_clk\0cmd_pclk";
			resets = <0x4b 0x13 0xc4 0x13 0xc8 0x08 0x18 0xb4 0x18 0xb8 0x18 0x4b 0x14 0xc4 0x14 0xc8 0x08 0x0b 0xb4 0x0b 0xb8 0x0b 0x4b 0x04 0xc4 0x04 0xc8 0x08 0x13 0xb4 0x13 0xb8 0x13 0x4b 0x05 0xc4 0x05 0xc8 0x08 0x03 0xb4 0x03 0xb8 0x03>;
			reset-names = "tdp_rst0\0tdp_rst1\0tdp_rst2\0tdp_rst3";
			operating-points-v2 = <0x4e>;
			status = "okay";
		};

		rtc-top@23E0000 {
			compatible = "axera,axi-top-rtc";
			reg-num = <0x02>;
			reg = <0x00 0x23e0000 0x00 0x1000 0x00 0x2340000 0x00 0x1000>;
			interrupts = <0x00 0x6b 0x04>;
			status = "okay";
		};

		axera_dwc3 {
			compatible = "axera,dwc3";
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			status = "okay";

			dwc3@0x8000000 {
				compatible = "snps,dwc3";
				reg = <0x00 0x8000000 0x00 0x100000>;
				interrupts = <0x00 0x4c 0x04>;
				snps,dis-u2-freeclk-exists-quirk;
				dr_mode = "otg";
				phy_type = "utmi";
				maximum-speed = "high-speed";
				usb2-only-mode;
				usb-role-switch;
				extcon = <0x4f>;
			};
		};

		drm@0 {
			compatible = "axera,display-subsystem";
			ports = <0x50>;
			status = "okay";
		};

		drm@1 {
			compatible = "axera,display-subsystem";
			ports = <0x51>;
			status = "okay";
		};

		vo@4407000 {
			compatible = "axera,vo";
			reg = <0x00 0x4407000 0x00 0x1000 0x00 0x4430000 0x00 0x10000>;
			reg-names = "dpu\0mm_sys_glb";
			clocks = <0x42 0x24 0x42 0x14 0x42 0x0c 0x42 0x15 0x42 0x25>;
			clock-names = "clk_dpu\0pclk_dpu\0clk_dpi\0pclk_cdma\0clk_cdma";
			resets = <0x4b 0x0c 0xc4 0x0c 0xc8 0x08 0x04 0xb4 0x04 0xb8 0x04 0x4b 0x0b 0xc4 0x0b 0xc8 0x08 0x14 0xb4 0x14 0xb8 0x14 0x4b 0x0a 0xc4 0x0a 0xc8 0x04 0x02 0xac 0x02 0xb0 0x02 0x4b 0x04 0xc4 0x04 0xc8 0x08 0x13 0xb4 0x13 0xb8 0x13 0x4b 0x05 0xc4 0x05 0xc8 0x08 0x03 0xb4 0x03 0xb8 0x03>;
			reset-names = "mm_dpu_rst\0mm_dpu_prst\0mm_dpu_out_rst\0mm_cdma_prst\0mm_cdma_rst";
			interrupts = <0x00 0x61 0x04>;
			id = <0x00>;
			type = <0x00>;
			operating-points-v2 = <0x52>;
			status = "okay";
		};

		vo@4408000 {
			compatible = "axera,vo";
			reg = <0x00 0x4408000 0x00 0x1000 0x00 0x4430000 0x00 0x10000>;
			reg-names = "dpu_lite\0mm_sys_glb";
			clocks = <0x42 0x23 0x42 0x13 0x42 0x0d>;
			clock-names = "clk_dpu\0pclk_dpu\0clk_dpi";
			resets = <0x4b 0x09 0xc4 0x09 0xc8 0x08 0x05 0xb4 0x05 0xb8 0x05 0x4b 0x08 0xc4 0x08 0xc8 0x08 0x15 0xb4 0x15 0xb8 0x15 0x4b 0x07 0xc4 0x07 0xc8 0x04 0x01 0xac 0x01 0xb0 0x01>;
			reset-names = "mm_dpu_rst\0mm_dpu_prst\0mm_dpu_out_rst";
			interrupts = <0x00 0x62 0x04>;
			id = <0x01>;
			type = <0x01>;
			operating-points-v2 = <0x53>;
			status = "okay";
		};

		crtc@0 {
			compatible = "axera,crtc";
			id = <0x00>;
			status = "okay";

			port {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x50>;

				endpoint@0 {
					remote-endpoint = <0x54>;
					phandle = <0x5a>;
				};

				endpoint@1 {
					remote-endpoint = <0x55>;
					phandle = <0x61>;
				};

				endpoint@2 {
					remote-endpoint = <0x56>;
					phandle = <0x63>;
				};
			};
		};

		crtc@1 {
			compatible = "axera,crtc";
			id = <0x01>;
			status = "okay";

			port {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x51>;

				endpoint@0 {
					remote-endpoint = <0x57>;
					phandle = <0x5c>;
				};
			};
		};

		bt_dpi0@0 {
			compatible = "axera,bt-dpi";
			reg = <0x00 0x2340000 0x00 0x10000 0x00 0x10030000 0x00 0x10000 0x00 0x4600000 0x00 0x100>;
			reg-names = "common_sys_glb\0flash_sys_glb\0disp_sys_glb";
			clocks = <0x30 0x7d 0x30 0x77 0x32 0x19 0x32 0x12>;
			clock-names = "comm_clk_1x\0comm_clk_nx\0flash_clk_1x\0flash_clk_nx";
			resets = <0x2f 0x1a 0x58 0x1a 0x5c 0x24 0x06 0x28 0x06 0x2c 0x06 0x2f 0x1b 0x58 0x1b 0x5c 0x24 0x0c 0x28 0x0c 0x2c 0x0c 0x58 0x1a 0x4014 0x1a 0x8014 0x04 0x00 0x4004 0x00 0x8004 0x00 0x58 0x1b 0x4014 0x1b 0x8014 0x04 0x07 0x4004 0x07 0x8004 0x07>;
			reset-names = "cm_dpu_1x_rst\0cm_dpu_nx_rst\0flash_dpu_1x_rst\0flash_dpu_nx_rst";
			id = <0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "disabled";

			port {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				endpoint@0 {
					remote-endpoint = <0x59>;
					phandle = <0x65>;
				};

				endpoint@1 {
					remote-endpoint = <0x5a>;
					phandle = <0x54>;
				};
			};
		};

		bt_dpi1@0 {
			compatible = "axera,bt-dpi";
			reg = <0x00 0x2340000 0x00 0x10000 0x00 0x10030000 0x00 0x10000 0x00 0x4600000 0x00 0x100>;
			reg-names = "common_sys_glb\0flash_sys_glb";
			clocks = <0x30 0x7c 0x30 0x76 0x32 0x19 0x32 0x12>;
			clock-names = "comm_clk_1x\0comm_clk_nx\0flash_clk_1x\0flash_clk_nx";
			resets = <0x2f 0x1c 0x58 0x1c 0x5c 0x24 0x07 0x28 0x07 0x2c 0x07 0x2f 0x1d 0x58 0x1d 0x5c 0x24 0x0d 0x28 0x0d 0x2c 0x0d 0x58 0x1a 0x4014 0x1a 0x8014 0x04 0x00 0x4004 0x00 0x8004 0x00 0x58 0x1b 0x4014 0x1b 0x8014 0x04 0x07 0x4004 0x07 0x8004 0x07>;
			reset-names = "cm_dpu_1x_rst\0cm_dpu_nx_rst\0flash_dpu_1x_rst\0flash_dpu_nx_rst";
			id = <0x01>;
			dmux-sel = <0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "disabled";

			port {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				endpoint@0 {
					remote-endpoint = <0x5b>;
					phandle = <0x66>;
				};

				endpoint@1 {
					remote-endpoint = <0x5c>;
					phandle = <0x57>;
				};
			};
		};

		dsi@4620000 {
			compatible = "axera,dsi";
			reg = <0x00 0x4620000 0x00 0x10000 0x00 0x4600000 0x00 0x10000 0x00 0x23f1000 0x00 0x1000 0x00 0x2340000 0x00 0x10000>;
			reg-names = "dsi\0dispc_sys_glb\0dphytx_glb\0common_sys_glb";
			clocks = <0x5d 0x05 0x5d 0x07 0x5d 0x08 0x5d 0x02 0x5d 0x03 0x5d 0x0b 0x30 0x79>;
			clock-names = "dsi_pclk\0dsi_txesc_clk\0dsi_sys_clk\0dphy_ref_clk\0dphy_esc_clk\0dphy_hs_clk\0comm_dphytx_tlb_clk";
			resets = <0x5e 0x0c 0xb8 0x0c 0xbc 0x08 0x08 0xb0 0x08 0xb4 0x08 0x5f 0x0a 0x0c 0x01 0x5e 0x09 0xb8 0x09 0xbc 0x08 0x06 0xb0 0x06 0xb4 0x06 0x5e 0x08 0xb8 0x08 0xbc 0x08 0x05 0xb0 0x05 0xb4 0x05 0x5f 0x07 0x0c 0x01 0x5f 0x06 0x0c 0x01 0x5e 0x03 0xb8 0x03 0xbc 0x08 0x02 0xb0 0x02 0xb4 0x02>;
			reset-names = "dispc_dsi_prst\0dispc_txpix_rst\0dispc_txesc_rst\0dispc_sys_rst\0dispc_dsi_rx_esc_rst\0dispc_dphytx_rst\0dispc_dphy2dsi_rst";
			max-lanes = <0x04>;
			interrupts = <0x00 0x17 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "okay";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x60>;
						phandle = <0x62>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x61>;
						phandle = <0x55>;
					};
				};
			};

			panel_dsi@0 {
				compatible = "axera,simple-dsi-panel";
				reg = <0x00>;
				status = "okay";
				prepare-delay-ms = <0x00>;
				unprepare-delay-ms = <0x00>;
				enable-delay-ms = <0x00>;
				disable-delay-ms = <0x96>;
				pinctrl-names = "default";
				dsi,format = <0x00>;
				dsi,lanes = <0x02>;
				dsi,flags = <0xc05>;
				panel-init-seq = <0x5000100>;
				panel-exit-seq = <0x5000100>;
				dsi-panel_esd_check_enable = [00];
				dsi-panel-check-mode = [00];
				dsi-panel-read-reg = [0a];
				dsi-panel-read-length = [01];
				dsi-panel-max-error-count = [03];
				dsi-panel-status-value = [9d];
				dsi-panel-check-interval-ms = <0x7d0>;

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							remote-endpoint = <0x62>;
							phandle = <0x60>;
						};
					};
				};
			};
		};

		lvds@4630000 {
			compatible = "axera,lvds";
			status = "disabled";
			reg = <0x00 0x4630000 0x00 0x10000 0x00 0x23f1000 0x00 0x1000 0x00 0x2340000 0x00 0x10000 0x00 0x4600000 0x00 0x10000>;
			reg-names = "lvdstx\0dphytx\0common_sys_glb\0dispc_sys_glb";
			clocks = <0x5d 0x04 0x5d 0x09 0x5d 0x0a 0x5d 0x02 0x30 0x79>;
			clock-names = "lvds_p_clk\0dphytx_pll_div7_clk\0dphytx_pll_clk\0dphytx_ref_clk\0comm_dphytx_tlb_clk";
			resets = <0x5e 0x0d 0xb8 0x0d 0xbc 0x08 0x09 0xb0 0x09 0xb4 0x09 0x5e 0x05 0xb8 0x05 0xbc 0x08 0x03 0xb0 0x03 0xb4 0x03 0x5e 0x04 0xb8 0x04 0xbc 0x08 0x04 0xb0 0x04 0xb4 0x04>;
			reset-names = "lvds_p_rst\0dphytx_pll_rst\0dphytx_pll_div7_rst";
			interrupts = <0x00 0x16 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {

					endpoint {
						remote-endpoint = <0x63>;
						phandle = <0x56>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x64>;
						phandle = <0x67>;
					};
				};
			};
		};

		panel@0 {
			compatible = "axera,simple-panel";
			id = <0x00>;
			status = "okay";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {

					endpoint@0 {
						remote-endpoint = <0x65>;
						phandle = <0x59>;
					};
				};
			};
		};

		panel@1 {
			compatible = "axera,simple-panel";
			id = <0x01>;
			status = "disabled";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {

					endpoint@1 {
						remote-endpoint = <0x66>;
						phandle = <0x5b>;
					};
				};
			};
		};

		panel_lvds@0 {
			compatible = "axera,lvds-panel";
			status = "disabled";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					endpoint {
						remote-endpoint = <0x67>;
						phandle = <0x64>;
					};
				};
			};
		};

		gzipd@10410000 {
			compatible = "axera,ax_gzipd";
			reg = <0x00 0x10410000 0x01 0x00>;
			reg-names = "reg_gzipd";
			interrupts = <0x00 0x51 0x04>;
			status = "okay";
			clocks = <0x32 0x23 0x32 0x13>;
			clock-names = "gzipd_clk\0gzipd_core_clk";
			resets = <0x33 0x0a 0x4014 0x0a 0x8014 0x33 0x0b 0x4014 0x0b 0x8014>;
			reset-names = "gzipd_rst\0gzipd_core_rst";
		};
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x80000000>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;

		ramoops_mem@48000000 {
			compatible = "ramoops";
			reg = <0x00 0x48000000 0x00 0xf0000>;
			record-size = <0x40000>;
			console-size = <0x80000>;
			ftrace-size = <0x20000>;
		};

		axera_memory_dump@0 {
			compatible = "axera_memory_dump";
			reg = <0x00 0x480f0000 0x00 0x3000>;
			no-map;
		};

		atf_memreserved {
			reg = <0x00 0x40040000 0x00 0x40000>;
			no-map;
		};

		optee_memserved {
			reg = <0x00 0x44200000 0x00 0x2000000>;
			no-map;
		};

		axera_ddr_retrain@0 {
			compatible = "axera_ddr_retrain";
			reg = <0x00 0x40000000 0x00 0x1000>;
		};
	};

	chosen {
		bootargs = "mem=2048M console=ttyS0,115200n8 earlycon=uart8250,mmio32,0x4880000 board_id=0,boot_reason=0x0 initcall_debug=0 loglevel=8 usbcore.autosuspend=-1 root=/dev/mmcblk0p19 rootfstype=ext4 rw rootwait blkdevparts=mmcblk0:768K(spl),512K(ddrinit),256K(atf),256K(atf_b),1536K(uboot),1536K(uboot_b),1024K(env),6144K(logo),6144K(logo_b),1024K(optee),1024K(optee_b),1024K(dtb),1024K(dtb_b),65536K(kernel),65536K(kernel_b),5120K(param),262144K(soc),1048576K(opt),6165760K(rootfs)";
	};

	sound {
		status = "okay";
		compatible = "simple-audio-card";
		simple-audio-card,name = "Axera Audio";
		simple-audio-card,widgets = "Microphone\0Mic Jack";
		simple-audio-card,routing = "AMIC\0Mic Jack";
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		simple-audio-card,dai-link@0 {
			format = "i2s";
			bitclock-master = <0x68>;
			frame-master = <0x68>;
			capture-only;

			cpu {
				sound-dai = <0x69>;
			};

			codec {
				sound-dai = <0x6a>;
				system-clock-frequency = <0xbb8000>;
				phandle = <0x68>;
			};
		};

		simple-audio-card,dai-link@1 {
			format = "i2s";
			playback-only;

			cpu {
				sound-dai = <0x6b>;
			};

			codec {
				sound-dai = <0x6a>;
				system-clock-frequency = <0xbb8000>;
			};
		};
	};

	vfb@0 {
		compatible = "axera,vfb";
		id = <0x00>;
		width = <0x780>;
		height = <0x438>;
		bpp = <0x20>;
		buf-num = <0x02>;
		status = "okay";
	};

	vfb@1 {
		compatible = "axera,vfb";
		id = <0x01>;
		width = <0x780>;
		height = <0x438>;
		bpp = <0x20>;
		buf-num = <0x02>;
		status = "okay";
	};

	vfb@2 {
		compatible = "axera,vfb";
		id = <0x02>;
		width = <0x40>;
		height = <0x40>;
		bpp = <0x20>;
		buf-num = <0x01>;
		cursor;
		status = "okay";
	};

	axera_logctl {
		compatible = "axera,logctl";
		config = "/etc/ax_syslog.conf";
		logstate = [01 01];
		loglevel = [04 04];
	};

	extcon_usb {
		compatible = "linux,extcon-usb-gpio";
		id-gpio = <0x16 0x09 0x00>;
		status = "okay";
		phandle = <0x4f>;
	};
};
