Running: D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Courses/Computer  architecture/CA Lab/Codes/Session9 (2)/Session9/tb_basic_computer_isim_beh.exe -prj D:/Courses/Computer  architecture/CA Lab/Codes/Session9 (2)/Session9/tb_basic_computer_beh.prj work.tb_basic_computer 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Courses/Computer  architecture/CA Lab/Codes/Session9 (2)/Session9/RAM.vhd" into library work
Parsing VHDL file "D:/Courses/Computer  architecture/CA Lab/Codes/Session9 (2)/Session9/CPU8bits.vhd" into library work
Parsing VHDL file "D:/Courses/Computer  architecture/CA Lab/Codes/Session9 (2)/Session9/basic_computer.vhd" into library work
Parsing VHDL file "D:/Courses/Computer  architecture/CA Lab/Codes/Session9 (2)/Session9/tb_basic_computer.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity RAM [\RAM(8,5)\]
Compiling architecture cpu_arch of entity CPU8bits [\CPU8bits(8,5)\]
Compiling architecture behavioral of entity basic_computer [\basic_computer(8,5)\]
Compiling architecture behavior of entity tb_basic_computer
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable D:/Courses/Computer  architecture/CA Lab/Codes/Session9 (2)/Session9/tb_basic_computer_isim_beh.exe
Fuse Memory Usage: 36900 KB
Fuse CPU Usage: 421 ms
