/* Automatically generated by Amaranth 0.4.dev7+g02364a4. Do not edit. */
/* Generated by Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_src_async.consume_cdc" *)
(* generator = "Amaranth" *)
module consume_cdc(sdram_clk, consume_r_gry, consume_w_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  input [2:0] consume_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  output [2:0] consume_w_gry;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [2:0] stage0 = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [2:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [2:0] stage1 = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [2:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage0 <= \stage0$next ;
  always @(posedge sdram_clk)
    stage1 <= \stage1$next ;
  assign consume_w_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = consume_r_gry;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_dst_async.consume_cdc" *)
(* generator = "Amaranth" *)
module \consume_cdc$4 (sdram_clk, consume_r_gry, consume_w_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  input [2:0] consume_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  output [2:0] consume_w_gry;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [2:0] stage0 = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [2:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [2:0] stage1 = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [2:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage0 <= \stage0$next ;
  always @(posedge sdram_clk)
    stage1 <= \stage1$next ;
  assign consume_w_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = consume_r_gry;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_src_async.consume_dec" *)
(* generator = "Amaranth" *)
module consume_dec(o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [2:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [2:0] o;
  assign \$1  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$3  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign o[0] = \$3 ;
  assign o[1] = \$1 ;
  assign o[2] = i[2];
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_dst_async.consume_dec" *)
(* generator = "Amaranth" *)
module \consume_dec$5 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [2:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [2:0] o;
  assign \$1  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$3  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign o[0] = \$3 ;
  assign o[1] = \$1 ;
  assign o[2] = i[2];
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_src_async.consume_enc" *)
(* generator = "Amaranth" *)
module consume_enc(o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [2:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [2:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [2:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[2:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_dst_async.consume_enc" *)
(* generator = "Amaranth" *)
module \consume_enc$3 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [2:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [2:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [2:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[2:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.refresher.delayer" *)
(* generator = "Amaranth" *)
module delayer(sdram_clk, ui__done, ui__load, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$1  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186" *)
  wire [14:0] \$1 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:192" *)
  wire \$10 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:187" *)
  wire \$12 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186" *)
  wire [14:0] \$2 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:182" *)
  wire [14:0] \$4 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186" *)
  wire [14:0] \$6 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186" *)
  wire \$7 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:175" *)
  reg _ui__done = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:175" *)
  reg \_ui__done$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:175" *)
  reg [23:0] _ui__load = 24'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:175" *)
  reg [23:0] \_ui__load$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:182" *)
  reg [13:0] countdown = 14'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:182" *)
  reg [13:0] \countdown$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84" *)
  output ui__done;
  reg ui__done = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84" *)
  reg \ui__done$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84" *)
  input [23:0] ui__load;
  assign \$10  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:192" *) _ui__load;
  assign \$12  = countdown == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:187" *) 1'h1;
  always @(posedge sdram_clk)
    ui__done <= \ui__done$next ;
  always @(posedge sdram_clk)
    _ui__load <= \_ui__load$next ;
  always @(posedge sdram_clk)
    countdown <= \countdown$next ;
  always @(posedge sdram_clk)
    _ui__done <= \_ui__done$next ;
  assign \$2  = countdown - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186" *) 1'h1;
  assign \$4  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:182" *) countdown;
  assign \$7  = countdown > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186" *) 1'h0;
  assign \$6  = \$7  ? (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:186" *) \$2  : \$4 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \ui__done$next  = _ui__done;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \ui__done$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \_ui__load$next  = ui__load;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__load$next  = 24'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \countdown$next  = \$6 [13:0];
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:192" *)
    casez (\$10 )
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:192" */
      1'h1:
          \countdown$next  = _ui__load[13:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \countdown$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \_ui__done$next  = \$12 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__done$next  = 1'h0;
    endcase
  end
  assign \$1  = \$6 ;
endmodule

(* \amaranth.hierarchy  = "top.ecp5pll" *)
(* generator = "Amaranth" *)
module ecp5pll(clk25_0__io, sdram_clk, clk);
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52" *)
  output clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input clk25_0__io;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/ECP5PLL.py:29" *)
  wire locked;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/ECP5PLL.py:28" *)
  wire reset;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  output sdram_clk;
  (* FREQUENCY_PIN_CLKI = "25.0" *)
  (* ICP_CURRENT = "6" *)
  (* LPF_RESISTOR = "16" *)
  (* MFG_ENABLE_FILTEROPAMP = "1" *)
  (* MFG_GMCREF_SEL = "2" *)
  EHXPLLL #(
    .CLKFB_DIV(32'd17),
    .CLKI_DIV(32'd1),
    .CLKOP_CPHASE(32'd17),
    .CLKOP_DIV(32'd17),
    .CLKOP_ENABLE("ENABLED"),
    .CLKOP_FPHASE(32'd0),
    .CLKOS3_DIV(32'd1),
    .CLKOS3_ENABLE("ENABLED"),
    .CLKOS_CPHASE(32'd3),
    .CLKOS_DIV(32'd3),
    .CLKOS_ENABLE("ENABLED"),
    .CLKOS_FPHASE(32'd0),
    .FEEDBK_PATH("INT_OS3")
  ) \U$$0  (
    .CLKI(clk25_0__io),
    .CLKOP(clk),
    .CLKOS(sdram_clk),
    .LOCK(locked),
    .RST(1'h0)
  );
  assign reset = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_dst" *)
(* generator = "Amaranth" *)
module fifo_dst(sdram_clk, r_data, r_en, r_rdy, w_rdy, w_data, w_en, r_level, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$2  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *)
  wire [5:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *)
  wire [5:0] \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *)
  wire \$13 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *)
  wire [5:0] \$15 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *)
  wire [5:0] \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:134" *)
  wire \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *)
  wire \$21 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168" *)
  wire [6:0] \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168" *)
  wire [6:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *)
  wire \$29 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" *)
  wire \$31 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" *)
  wire \$35 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170" *)
  wire [6:0] \$37 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170" *)
  wire [6:0] \$38 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:135" *)
  wire \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:153" *)
  wire \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:148" *)
  reg [4:0] consume = 5'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:148" *)
  reg [4:0] \consume$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:122" *)
  reg [5:0] level = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:122" *)
  reg [5:0] \level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:147" *)
  reg [4:0] produce = 5'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:147" *)
  reg [4:0] \produce$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [5:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145" *)
  wire [4:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144" *)
  wire [4:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [5:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  reg [15:0] storage [31:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
  end
  always @(posedge sdram_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  assign storage_r_data = storage[storage_r_addr];
  assign \$11  = produce + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *) 1'h1;
  assign \$13  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$16  = consume + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *) 1'h1;
  assign \$18  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *) w_en;
  assign \$21  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" *) \$21 ;
  assign \$24  = \$18  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" *) \$20 ;
  assign \$27  = level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168" *) 1'h1;
  assign \$2  = level != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:134" *) 6'h20;
  assign \$29  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$32  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *) w_en;
  assign \$31  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" *) \$32 ;
  assign \$35  = \$29  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" *) \$31 ;
  assign \$38  = level - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170" *) 1'h1;
  always @(posedge sdram_clk)
    produce <= \produce$next ;
  always @(posedge sdram_clk)
    consume <= \consume$next ;
  always @(posedge sdram_clk)
    level <= \level$next ;
  assign \$4  = | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:135" *) level;
  assign \$6  = w_en & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:153" *) w_rdy;
  assign \$8  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *) w_en;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \consume$next  = consume;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:164" *)
    casez (\$13 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:164" */
      1'h1:
          \consume$next  = \$16 [4:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \consume$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \level$next  = level;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" *)
    casez (\$24 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" */
      1'h1:
          \level$next  = \$27 [5:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" *)
    casez (\$35 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" */
      1'h1:
          \level$next  = \$38 [5:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \level$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \produce$next  = produce;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:155" *)
    casez (\$8 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:155" */
      1'h1:
          \produce$next  = \$11 [4:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce$next  = 5'h00;
    endcase
  end
  assign \$10  = \$11 ;
  assign \$15  = \$16 ;
  assign \$26  = \$27 ;
  assign \$37  = \$38 ;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume;
  assign storage_w_en = \$6 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce;
  assign r_level = level;
  assign w_level = level;
  assign r_rdy = \$4 ;
  assign w_rdy = \$2 ;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_dst_async" *)
(* generator = "Amaranth" *)
module fifo_dst_async(sdram_clk, r_data, r_rdy, r_en, w_data, w_rdy, w_en, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$3  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [3:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [3:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [3:0] \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [3:0] \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [3:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [3:0] \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [3:0] \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [3:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [2:0] consume_cdc_consume_r_gry = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [2:0] \consume_cdc_consume_r_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  wire [2:0] consume_cdc_consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [2:0] consume_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [2:0] consume_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [2:0] consume_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [2:0] consume_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [2:0] consume_r_bin = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [2:0] \consume_r_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340" *)
  wire [2:0] consume_r_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [2:0] consume_w_bin = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [2:0] \consume_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  wire [2:0] produce_cdc_produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [2:0] produce_cdc_produce_w_gry = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [2:0] \produce_cdc_produce_w_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [2:0] produce_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [2:0] produce_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [2:0] produce_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [2:0] produce_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368" *)
  wire [2:0] produce_r_bin;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [2:0] produce_w_bin = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [2:0] \produce_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334" *)
  wire [2:0] produce_w_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375" *)
  reg r_empty;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [2:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg \r_rst$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  wire rst_cdc_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [2:0] rst_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [2:0] rst_dec_o;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [1:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire storage_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [1:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374" *)
  wire w_full;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [2:0] w_level = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [2:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  reg [15:0] storage [3:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
  end
  always @(posedge sdram_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [15:0] _0_;
  always @(posedge sdram_clk) begin
    _0_ <= storage[storage_r_addr];
  end
  assign storage_r_data = _0_;
  assign \$10  = consume_r_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *) \$8 ;
  assign \$12  = produce_cdc_produce_w_gry[2] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) consume_cdc_consume_w_gry[2];
  assign \$14  = produce_cdc_produce_w_gry[1] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *) consume_cdc_consume_w_gry[1];
  assign \$16  = \$12  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$14 ;
  assign \$18  = produce_cdc_produce_w_gry[0] == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *) consume_cdc_consume_w_gry[0];
  assign \$20  = \$16  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$18 ;
  assign \$22  = consume_cdc_consume_r_gry == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *) produce_cdc_produce_r_gry;
  assign \$25  = produce_w_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *) consume_w_bin;
  assign \$28  = produce_r_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *) consume_r_bin;
  assign \$30  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *) w_full;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *) r_empty;
  always @(posedge sdram_clk)
    produce_w_bin <= \produce_w_bin$next ;
  always @(posedge sdram_clk)
    consume_r_bin <= \consume_r_bin$next ;
  always @(posedge sdram_clk)
    produce_cdc_produce_w_gry <= \produce_cdc_produce_w_gry$next ;
  always @(posedge sdram_clk)
    consume_cdc_consume_r_gry <= \consume_cdc_consume_r_gry$next ;
  assign \$3  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  always @(posedge sdram_clk)
    consume_w_bin <= \consume_w_bin$next ;
  always @(posedge sdram_clk)
    w_level <= \w_level$next ;
  always @(posedge sdram_clk)
    r_rst <= \r_rst$next ;
  assign \$5  = produce_w_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *) \$3 ;
  assign \$8  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *) r_en;
  \consume_cdc$4  consume_cdc (
    .consume_r_gry(consume_cdc_consume_r_gry),
    .consume_w_gry(consume_cdc_consume_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  \consume_dec$5  consume_dec (
    .i(consume_dec_i),
    .o(consume_dec_o)
  );
  \consume_enc$3  consume_enc (
    .i(consume_enc_i),
    .o(consume_enc_o)
  );
  \produce_cdc$2  produce_cdc (
    .produce_r_gry(produce_cdc_produce_r_gry),
    .produce_w_gry(produce_cdc_produce_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  \produce_dec$6  produce_dec (
    .i(produce_dec_i),
    .o(produce_dec_o)
  );
  \produce_enc$1  produce_enc (
    .i(produce_enc_i),
    .o(produce_enc_o)
  );
  \rst_cdc$7  rst_cdc (
    .r_rst(rst_cdc_r_rst),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  \rst_dec$8  rst_dec (
    .i(rst_dec_i),
    .o(rst_dec_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \produce_w_bin$next  = produce_w_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_w_bin$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    r_empty = \$22 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          r_empty = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \w_level$next  = \$25 [2:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \w_level$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \r_rst$next  = 1'h1;
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431" */
      default:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \consume_r_bin$next  = consume_r_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_r_bin$next  = rst_dec_o;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \produce_cdc_produce_w_gry$next  = produce_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_cdc_produce_w_gry$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \consume_cdc_consume_r_gry$next  = consume_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_cdc_consume_r_gry$next  = produce_cdc_produce_r_gry;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \consume_w_bin$next  = consume_dec_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \consume_w_bin$next  = 3'h0;
    endcase
  end
  assign \$2  = \$5 ;
  assign \$7  = \$10 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign rst_dec_i = produce_cdc_produce_r_gry;
  assign r_rdy = \$34 ;
  assign storage_r_en = 1'h1;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume_r_nxt[1:0];
  assign w_rdy = \$32 ;
  assign storage_w_en = \$30 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce_w_bin[1:0];
  assign r_level = \$28 [2:0];
  assign w_full = \$20 ;
  assign produce_r_bin = produce_dec_o;
  assign produce_dec_i = produce_cdc_produce_r_gry;
  assign consume_dec_i = consume_cdc_consume_w_gry;
  assign consume_enc_i = consume_r_nxt;
  assign produce_enc_i = produce_w_nxt;
  assign consume_r_nxt = \$10 [2:0];
  assign produce_w_nxt = \$5 [2:0];
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_src" *)
(* generator = "Amaranth" *)
module fifo_src(sdram_clk, w_data, w_rdy, w_en, r_rdy, r_en, r_data, r_level, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$4  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *)
  wire [5:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *)
  wire [5:0] \$11 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *)
  wire \$13 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *)
  wire [5:0] \$15 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *)
  wire [5:0] \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:134" *)
  wire \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *)
  wire \$21 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168" *)
  wire [6:0] \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168" *)
  wire [6:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *)
  wire \$29 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" *)
  wire \$31 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" *)
  wire \$35 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170" *)
  wire [6:0] \$37 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170" *)
  wire [6:0] \$38 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:135" *)
  wire \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:153" *)
  wire \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:148" *)
  reg [4:0] consume = 5'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:148" *)
  reg [4:0] \consume$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:122" *)
  reg [5:0] level = 6'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:122" *)
  reg [5:0] \level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:147" *)
  reg [4:0] produce = 5'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:147" *)
  reg [4:0] \produce$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  output [5:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145" *)
  wire [4:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144" *)
  wire [4:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  wire [5:0] w_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  reg [15:0] storage [31:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
    storage[4] = 16'h0000;
    storage[5] = 16'h0000;
    storage[6] = 16'h0000;
    storage[7] = 16'h0000;
    storage[8] = 16'h0000;
    storage[9] = 16'h0000;
    storage[10] = 16'h0000;
    storage[11] = 16'h0000;
    storage[12] = 16'h0000;
    storage[13] = 16'h0000;
    storage[14] = 16'h0000;
    storage[15] = 16'h0000;
    storage[16] = 16'h0000;
    storage[17] = 16'h0000;
    storage[18] = 16'h0000;
    storage[19] = 16'h0000;
    storage[20] = 16'h0000;
    storage[21] = 16'h0000;
    storage[22] = 16'h0000;
    storage[23] = 16'h0000;
    storage[24] = 16'h0000;
    storage[25] = 16'h0000;
    storage[26] = 16'h0000;
    storage[27] = 16'h0000;
    storage[28] = 16'h0000;
    storage[29] = 16'h0000;
    storage[30] = 16'h0000;
    storage[31] = 16'h0000;
  end
  always @(posedge sdram_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  assign storage_r_data = storage[storage_r_addr];
  assign \$11  = produce + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *) 1'h1;
  assign \$13  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$16  = consume + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91" *) 1'h1;
  assign \$18  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *) w_en;
  assign \$21  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" *) \$21 ;
  assign \$24  = \$18  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" *) \$20 ;
  assign \$27  = level + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168" *) 1'h1;
  assign \$2  = level != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:134" *) 6'h20;
  assign \$29  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140" *) r_en;
  assign \$32  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *) w_en;
  assign \$31  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" *) \$32 ;
  assign \$35  = \$29  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" *) \$31 ;
  assign \$38  = level - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170" *) 1'h1;
  always @(posedge sdram_clk)
    produce <= \produce$next ;
  always @(posedge sdram_clk)
    consume <= \consume$next ;
  always @(posedge sdram_clk)
    level <= \level$next ;
  assign \$4  = | (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:135" *) level;
  assign \$6  = w_en & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:153" *) w_rdy;
  assign \$8  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:141" *) w_en;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \consume$next  = consume;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:164" *)
    casez (\$13 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:164" */
      1'h1:
          \consume$next  = \$16 [4:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \consume$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \level$next  = level;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" *)
    casez (\$24 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:167" */
      1'h1:
          \level$next  = \$27 [5:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" *)
    casez (\$35 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:169" */
      1'h1:
          \level$next  = \$38 [5:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \level$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \produce$next  = produce;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:155" *)
    casez (\$8 )
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:155" */
      1'h1:
          \produce$next  = \$11 [4:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce$next  = 5'h00;
    endcase
  end
  assign \$10  = \$11 ;
  assign \$15  = \$16 ;
  assign \$26  = \$27 ;
  assign \$37  = \$38 ;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume;
  assign storage_w_en = \$6 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce;
  assign r_level = level;
  assign w_level = level;
  assign r_rdy = \$4 ;
  assign w_rdy = \$2 ;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_src_async" *)
(* generator = "Amaranth" *)
module fifo_src_async(sdram_clk, w_data, w_rdy, w_en, r_data, r_en, r_rdy, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$5  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [3:0] \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [3:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [3:0] \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *)
  wire [3:0] \$25 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [3:0] \$27 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *)
  wire [3:0] \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *)
  wire \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *)
  wire [3:0] \$5 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *)
  wire [3:0] \$7 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [2:0] consume_cdc_consume_r_gry = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353" *)
  reg [2:0] \consume_cdc_consume_r_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354" *)
  wire [2:0] consume_cdc_consume_w_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [2:0] consume_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [2:0] consume_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [2:0] consume_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [2:0] consume_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [2:0] consume_r_bin = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339" *)
  reg [2:0] \consume_r_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340" *)
  wire [2:0] consume_r_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [2:0] consume_w_bin = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362" *)
  reg [2:0] \consume_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  wire [2:0] produce_cdc_produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [2:0] produce_cdc_produce_w_gry = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  reg [2:0] \produce_cdc_produce_w_gry$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [2:0] produce_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [2:0] produce_dec_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  wire [2:0] produce_enc_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  wire [2:0] produce_enc_o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368" *)
  wire [2:0] produce_r_bin;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [2:0] produce_w_bin = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333" *)
  reg [2:0] \produce_w_bin$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334" *)
  wire [2:0] produce_w_nxt;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  output [15:0] r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375" *)
  reg r_empty;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  input r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [2:0] r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg r_rst = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311" *)
  reg \r_rst$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  wire rst_cdc_r_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  wire [2:0] rst_dec_i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  wire [2:0] rst_dec_o;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [1:0] storage_r_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire [15:0] storage_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388" *)
  wire storage_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [1:0] storage_w_addr;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire [15:0] storage_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387" *)
  wire storage_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  input [15:0] w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  input w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374" *)
  wire w_full;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [2:0] w_level = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81" *)
  reg [2:0] \w_level$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  output w_rdy;
  reg [15:0] storage [3:0];
  initial begin
    storage[0] = 16'h0000;
    storage[1] = 16'h0000;
    storage[2] = 16'h0000;
    storage[3] = 16'h0000;
  end
  always @(posedge sdram_clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [15:0] _0_;
  always @(posedge sdram_clk) begin
    _0_ <= storage[storage_r_addr];
  end
  assign storage_r_data = _0_;
  assign \$10  = consume_r_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341" *) \$8 ;
  assign \$12  = produce_cdc_produce_w_gry[2] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) consume_cdc_consume_w_gry[2];
  assign \$14  = produce_cdc_produce_w_gry[1] != (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378" *) consume_cdc_consume_w_gry[1];
  assign \$16  = \$12  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$14 ;
  assign \$18  = produce_cdc_produce_w_gry[0] == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379" *) consume_cdc_consume_w_gry[0];
  assign \$20  = \$16  & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377" *) \$18 ;
  assign \$22  = consume_cdc_consume_r_gry == (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380" *) produce_cdc_produce_r_gry;
  assign \$25  = produce_w_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383" *) consume_w_bin;
  assign \$28  = produce_r_bin - (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384" *) consume_r_bin;
  assign \$30  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394" *) w_full;
  assign \$34  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400" *) r_empty;
  always @(posedge sdram_clk)
    produce_w_bin <= \produce_w_bin$next ;
  always @(posedge sdram_clk)
    consume_r_bin <= \consume_r_bin$next ;
  always @(posedge sdram_clk)
    produce_cdc_produce_w_gry <= \produce_cdc_produce_w_gry$next ;
  always @(posedge sdram_clk)
    consume_cdc_consume_r_gry <= \consume_cdc_consume_r_gry$next ;
  assign \$3  = w_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329" *) w_en;
  always @(posedge sdram_clk)
    consume_w_bin <= \consume_w_bin$next ;
  always @(posedge sdram_clk)
    w_level <= \w_level$next ;
  always @(posedge sdram_clk)
    r_rst <= \r_rst$next ;
  assign \$5  = produce_w_bin + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335" *) \$3 ;
  assign \$8  = r_rdy & (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330" *) r_en;
  consume_cdc consume_cdc (
    .consume_r_gry(consume_cdc_consume_r_gry),
    .consume_w_gry(consume_cdc_consume_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  consume_dec consume_dec (
    .i(consume_dec_i),
    .o(consume_dec_o)
  );
  consume_enc consume_enc (
    .i(consume_enc_i),
    .o(consume_enc_o)
  );
  produce_cdc produce_cdc (
    .produce_r_gry(produce_cdc_produce_r_gry),
    .produce_w_gry(produce_cdc_produce_w_gry),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  produce_dec produce_dec (
    .i(produce_dec_i),
    .o(produce_dec_o)
  );
  produce_enc produce_enc (
    .i(produce_enc_i),
    .o(produce_enc_o)
  );
  rst_cdc rst_cdc (
    .r_rst(rst_cdc_r_rst),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst)
  );
  rst_dec rst_dec (
    .i(rst_dec_i),
    .o(rst_dec_o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \produce_w_bin$next  = produce_w_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_w_bin$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    r_empty = \$22 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          r_empty = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \w_level$next  = \$25 [2:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \w_level$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \r_rst$next  = 1'h1;
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431" */
      default:
          \r_rst$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \r_rst$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \consume_r_bin$next  = consume_r_nxt;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_r_bin$next  = rst_dec_o;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \produce_cdc_produce_w_gry$next  = produce_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \produce_cdc_produce_w_gry$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \consume_cdc_consume_r_gry$next  = consume_enc_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" *)
    casez (rst_cdc_r_rst)
      /* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426" */
      1'h1:
          \consume_cdc_consume_r_gry$next  = produce_cdc_produce_r_gry;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \consume_w_bin$next  = consume_dec_o;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \consume_w_bin$next  = 3'h0;
    endcase
  end
  assign \$2  = \$5 ;
  assign \$7  = \$10 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign rst_dec_i = produce_cdc_produce_r_gry;
  assign r_rdy = \$34 ;
  assign storage_r_en = 1'h1;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume_r_nxt[1:0];
  assign w_rdy = \$32 ;
  assign storage_w_en = \$30 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce_w_bin[1:0];
  assign r_level = \$28 [2:0];
  assign w_full = \$20 ;
  assign produce_r_bin = produce_dec_o;
  assign produce_dec_i = produce_cdc_produce_r_gry;
  assign consume_dec_i = consume_cdc_consume_w_gry;
  assign consume_enc_i = consume_r_nxt;
  assign produce_enc_i = produce_w_nxt;
  assign consume_r_nxt = \$10 [2:0];
  assign produce_w_nxt = \$5 [2:0];
endmodule

(* \amaranth.hierarchy  = "top.i_button_ffsync" *)
(* generator = "Amaranth" *)
module i_button_ffsync(i_unsync_buttons__fireA, i_unsync_buttons__fireB, i_unsync_buttons__up, i_unsync_buttons__down, i_unsync_buttons__left, i_unsync_buttons__right, i_buttons__pwr, rst, clk, i_unsync_buttons__pwr);
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52" *)
  input clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94" *)
  wire i_buttons__down;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94" *)
  wire i_buttons__fireA;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94" *)
  wire i_buttons__fireB;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94" *)
  wire i_buttons__left;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94" *)
  output i_buttons__pwr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94" *)
  wire i_buttons__right;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94" *)
  wire i_buttons__up;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  input i_unsync_buttons__down;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  input i_unsync_buttons__fireA;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  input i_unsync_buttons__fireB;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  input i_unsync_buttons__left;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  input i_unsync_buttons__pwr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  input i_unsync_buttons__right;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  input i_unsync_buttons__up;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52" *)
  input rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage0 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [6:0] stage1 = 7'h00;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [6:0] \stage1$next ;
  always @(posedge clk)
    stage0 <= \stage0$next ;
  always @(posedge clk)
    stage1 <= \stage1$next ;
  assign { i_buttons__right, i_buttons__left, i_buttons__down, i_buttons__up, i_buttons__fireB, i_buttons__fireA, i_buttons__pwr } = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = { i_unsync_buttons__right, i_unsync_buttons__left, i_unsync_buttons__down, i_unsync_buttons__up, i_unsync_buttons__fireB, i_unsync_buttons__fireA, i_unsync_buttons__pwr };
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo" *)
(* generator = "Amaranth" *)
module interface_fifo(clk, ui_fifo__w_rdy, ui_fifo__w_en, ui_fifo__w_data, ui_fifo__r_en, ui_fifo__r_rdy, sdram_rst, sdram_clk, sdram_0__clk__o, sdram_0__clk_en__o, sdram_0__dqm__o, sdram_0__cs__o, sdram_0__we__o, sdram_0__ras__o, sdram_0__cas__o, sdram_0__a__o, sdram_0__ba__o, sdram_0__dq__o, sdram_0__dq__oe, sdram_0__dq__i, rst
);
  reg \$auto$verilog_backend.cc:2083:dump_module$6  = 0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:149" *)
  wire \$1 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:186" *)
  wire [22:0] \$10 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" *)
  wire \$101 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:445" *)
  wire \$103 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:445" *)
  wire \$105 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:449" *)
  wire \$107 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:320" *)
  wire \$109 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:349" *)
  wire \$111 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:420" *)
  wire \$113 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:358" *)
  wire \$115 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *)
  wire [3:0] \$117 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *)
  wire \$119 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:188" *)
  wire [23:0] \$12 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:403" *)
  wire [3:0] \$121 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:403" *)
  wire [3:0] \$122 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *)
  wire [3:0] \$124 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *)
  wire \$126 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:464" *)
  wire [3:0] \$128 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:464" *)
  wire [3:0] \$129 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:188" *)
  wire [22:0] \$13 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *)
  wire [3:0] \$131 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *)
  wire \$133 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" *)
  wire [1:0] \$135 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" *)
  wire \$137 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:400" *)
  wire [1:0] \$139 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:400" *)
  wire [1:0] \$140 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *)
  wire [3:0] \$142 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *)
  wire \$144 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" *)
  wire [1:0] \$146 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" *)
  wire \$148 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:188" *)
  wire [23:0] \$15 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:461" *)
  wire [1:0] \$150 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:461" *)
  wire [1:0] \$151 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:200" *)
  wire \$17 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:200" *)
  wire \$19 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:200" *)
  wire \$21 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:200" *)
  wire \$23 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *)
  wire \$25 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:238" *)
  wire \$27 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:241" *)
  wire \$29 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:163" *)
  wire \$3 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:241" *)
  wire \$31 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:241" *)
  wire \$33 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *)
  wire \$35 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:220" *)
  wire \$37 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *)
  wire \$39 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *)
  wire \$41 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *)
  wire \$43 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:254" *)
  wire \$45 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:273" *)
  wire \$47 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:274" *)
  wire \$49 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:163" *)
  wire \$5 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:275" *)
  wire \$51 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:275" *)
  wire \$53 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:279" *)
  wire \$55 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:279" *)
  wire \$57 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:283" *)
  wire \$59 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:284" *)
  wire [6:0] \$61 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:284" *)
  wire \$63 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:287" *)
  wire \$65 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:346" *)
  wire [1:0] \$67 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:346" *)
  wire \$68 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:185" *)
  wire \$7 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:417" *)
  wire [1:0] \$71 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:417" *)
  wire \$72 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:368" *)
  wire [22:0] \$75 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:368" *)
  wire [22:0] \$76 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:432" *)
  wire [22:0] \$78 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:432" *)
  wire [22:0] \$79 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *)
  wire [3:0] \$81 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *)
  wire \$83 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" *)
  wire [1:0] \$85 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" *)
  wire \$87 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:384" *)
  wire \$89 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:186" *)
  wire [22:0] \$9 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:384" *)
  wire \$91 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:388" *)
  wire \$93 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *)
  wire [3:0] \$95 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *)
  wire \$97 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" *)
  wire [1:0] \$99 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:297" *)
  reg [2:0] burst_index = 3'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:297" *)
  reg [2:0] \burst_index$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52" *)
  input clk;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg debug_flag_0 = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg \debug_flag_0$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg debug_flag_1 = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg \debug_flag_1$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg debug_flag_2 = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg \debug_flag_2$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg debug_flag_3 = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg \debug_flag_3$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg debug_flag_4 = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg \debug_flag_4$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg debug_flag_5 = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:816" *)
  reg \debug_flag_5$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:270" *)
  reg dstfifo_w_space_enough = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:270" *)
  reg \dstfifo_w_space_enough$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:174" *)
  wire fifo_control__fully_read;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:174" *)
  reg [21:0] fifo_control__r_next_addr = 22'h000000;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:174" *)
  reg [21:0] \fifo_control__r_next_addr$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:174" *)
  reg fifo_control__request_to_store_data_in_ram;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:174" *)
  reg [21:0] fifo_control__w_next_addr = 22'h000000;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:174" *)
  reg [21:0] \fifo_control__w_next_addr$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:174" *)
  reg [21:0] fifo_control__words_stored_in_ram = 22'h000000;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:174" *)
  reg [21:0] \fifo_control__words_stored_in_ram$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
  reg [2:0] fifo_controller_fsm_state = 3'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
  reg [2:0] \fifo_controller_fsm_state$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] fifo_dst_async_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  wire fifo_dst_async_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire fifo_dst_async_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] fifo_dst_async_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire fifo_dst_async_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire fifo_dst_async_w_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] fifo_dst_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  wire fifo_dst_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [5:0] fifo_dst_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire fifo_dst_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  reg [15:0] fifo_dst_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  reg fifo_dst_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire fifo_dst_w_rdy;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:195" *)
  reg fifo_router_fsm_state = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:195" *)
  reg \fifo_router_fsm_state$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] fifo_src_async_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  wire fifo_src_async_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire fifo_src_async_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] fifo_src_async_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire fifo_src_async_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire fifo_src_async_w_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83" *)
  wire [15:0] fifo_src_r_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85" *)
  reg fifo_src_r_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86" *)
  wire [5:0] fifo_src_r_level;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84" *)
  wire fifo_src_r_rdy;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78" *)
  wire [15:0] fifo_src_w_data;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80" *)
  wire fifo_src_w_en;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79" *)
  wire fifo_src_w_rdy;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:268" *)
  reg next_dstfifo_writeable_from_sdram = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:268" *)
  reg \next_dstfifo_writeable_from_sdram$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:262" *)
  reg next_srcfifo_readable_to_sdram = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:262" *)
  reg \next_srcfifo_readable_to_sdram$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:217" *)
  wire nsync_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:217" *)
  wire nsync_rst;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:298" *)
  reg numburst_index = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:298" *)
  reg \numburst_index$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg pin_ctrl_ui__bus_is_refresh_not_readwrite = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg \pin_ctrl_ui__bus_is_refresh_not_readwrite$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg pin_ctrl_ui__readwrite__clk_en = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg \pin_ctrl_ui__readwrite__clk_en$next ;
  (* enum_base_type = "sdram_cmds" *)
  (* enum_value_0000 = "CMD_DESL" *)
  (* enum_value_0001 = "CMD_NOP" *)
  (* enum_value_0010 = "CMD_BST" *)
  (* enum_value_0011 = "CMD_READ" *)
  (* enum_value_0100 = "CMD_READ_AP" *)
  (* enum_value_0101 = "CMD_WRITE" *)
  (* enum_value_0110 = "CMD_WRITE_AP" *)
  (* enum_value_0111 = "CMD_ACT" *)
  (* enum_value_1000 = "CMD_PRE" *)
  (* enum_value_1001 = "CMD_PALL" *)
  (* enum_value_1010 = "CMD_REF" *)
  (* enum_value_1011 = "CMD_SELF" *)
  (* enum_value_1100 = "CMD_MRS" *)
  (* enum_value_1101 = "CMD_ILLEGAL" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [3:0] pin_ctrl_ui__readwrite__cmd = 4'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [3:0] \pin_ctrl_ui__readwrite__cmd$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg pin_ctrl_ui__readwrite__dqm = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg \pin_ctrl_ui__readwrite__dqm$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire [12:0] pin_ctrl_ui__readwrite__rw_cipo__a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire [21:0] pin_ctrl_ui__readwrite__rw_cipo__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire [1:0] pin_ctrl_ui__readwrite__rw_cipo__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire [15:0] pin_ctrl_ui__readwrite__rw_cipo__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire pin_ctrl_ui__readwrite__rw_cipo__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire pin_ctrl_ui__readwrite__rw_cipo__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [12:0] pin_ctrl_ui__readwrite__rw_copi__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [12:0] \pin_ctrl_ui__readwrite__rw_copi__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [21:0] pin_ctrl_ui__readwrite__rw_copi__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [21:0] \pin_ctrl_ui__readwrite__rw_copi__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [1:0] pin_ctrl_ui__readwrite__rw_copi__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [1:0] \pin_ctrl_ui__readwrite__rw_copi__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [15:0] pin_ctrl_ui__readwrite__rw_copi__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [15:0] \pin_ctrl_ui__readwrite__rw_copi__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg pin_ctrl_ui__readwrite__rw_copi__dq_oen = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg \pin_ctrl_ui__readwrite__rw_copi__dq_oen$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg pin_ctrl_ui__readwrite__rw_copi__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg \pin_ctrl_ui__readwrite__rw_copi__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg pin_ctrl_ui__refresh__clk_en = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg \pin_ctrl_ui__refresh__clk_en$next ;
  (* enum_base_type = "sdram_cmds" *)
  (* enum_value_0000 = "CMD_DESL" *)
  (* enum_value_0001 = "CMD_NOP" *)
  (* enum_value_0010 = "CMD_BST" *)
  (* enum_value_0011 = "CMD_READ" *)
  (* enum_value_0100 = "CMD_READ_AP" *)
  (* enum_value_0101 = "CMD_WRITE" *)
  (* enum_value_0110 = "CMD_WRITE_AP" *)
  (* enum_value_0111 = "CMD_ACT" *)
  (* enum_value_1000 = "CMD_PRE" *)
  (* enum_value_1001 = "CMD_PALL" *)
  (* enum_value_1010 = "CMD_REF" *)
  (* enum_value_1011 = "CMD_SELF" *)
  (* enum_value_1100 = "CMD_MRS" *)
  (* enum_value_1101 = "CMD_ILLEGAL" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [3:0] pin_ctrl_ui__refresh__cmd = 4'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [3:0] \pin_ctrl_ui__refresh__cmd$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg pin_ctrl_ui__refresh__dqm = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg \pin_ctrl_ui__refresh__dqm$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire [12:0] pin_ctrl_ui__refresh__rw_cipo__a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire [21:0] pin_ctrl_ui__refresh__rw_cipo__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire [1:0] pin_ctrl_ui__refresh__rw_cipo__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire [15:0] pin_ctrl_ui__refresh__rw_cipo__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire pin_ctrl_ui__refresh__rw_cipo__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  wire pin_ctrl_ui__refresh__rw_cipo__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [12:0] pin_ctrl_ui__refresh__rw_copi__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [12:0] \pin_ctrl_ui__refresh__rw_copi__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [21:0] pin_ctrl_ui__refresh__rw_copi__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [21:0] \pin_ctrl_ui__refresh__rw_copi__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [1:0] pin_ctrl_ui__refresh__rw_copi__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [1:0] \pin_ctrl_ui__refresh__rw_copi__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [15:0] pin_ctrl_ui__refresh__rw_copi__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg [15:0] \pin_ctrl_ui__refresh__rw_copi__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg pin_ctrl_ui__refresh__rw_copi__dq_oen = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg \pin_ctrl_ui__refresh__rw_copi__dq_oen$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg pin_ctrl_ui__refresh__rw_copi__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  reg \pin_ctrl_ui__refresh__rw_copi__read_active$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:265" *)
  reg ram_wont_overfill = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:265" *)
  reg \ram_wont_overfill$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:269" *)
  reg ram_wont_overread = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:269" *)
  reg \ram_wont_overread$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  wire readwriter_controller_pin_ui__clk_en;
  (* enum_base_type = "sdram_cmds" *)
  (* enum_value_0000 = "CMD_DESL" *)
  (* enum_value_0001 = "CMD_NOP" *)
  (* enum_value_0010 = "CMD_BST" *)
  (* enum_value_0011 = "CMD_READ" *)
  (* enum_value_0100 = "CMD_READ_AP" *)
  (* enum_value_0101 = "CMD_WRITE" *)
  (* enum_value_0110 = "CMD_WRITE_AP" *)
  (* enum_value_0111 = "CMD_ACT" *)
  (* enum_value_1000 = "CMD_PRE" *)
  (* enum_value_1001 = "CMD_PALL" *)
  (* enum_value_1010 = "CMD_REF" *)
  (* enum_value_1011 = "CMD_SELF" *)
  (* enum_value_1100 = "CMD_MRS" *)
  (* enum_value_1101 = "CMD_ILLEGAL" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  wire [3:0] readwriter_controller_pin_ui__cmd;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  wire readwriter_controller_pin_ui__dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [12:0] readwriter_controller_pin_ui__rw_cipo__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [12:0] \readwriter_controller_pin_ui__rw_cipo__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [21:0] readwriter_controller_pin_ui__rw_cipo__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [21:0] \readwriter_controller_pin_ui__rw_cipo__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [1:0] readwriter_controller_pin_ui__rw_cipo__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [1:0] \readwriter_controller_pin_ui__rw_cipo__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [15:0] readwriter_controller_pin_ui__rw_cipo__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [15:0] \readwriter_controller_pin_ui__rw_cipo__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg readwriter_controller_pin_ui__rw_cipo__dq_oen = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg \readwriter_controller_pin_ui__rw_cipo__dq_oen$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg readwriter_controller_pin_ui__rw_cipo__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg \readwriter_controller_pin_ui__rw_cipo__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  wire [12:0] readwriter_controller_pin_ui__rw_copi__a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  wire [21:0] readwriter_controller_pin_ui__rw_copi__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  wire [1:0] readwriter_controller_pin_ui__rw_copi__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  wire [15:0] readwriter_controller_pin_ui__rw_copi__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  wire readwriter_controller_pin_ui__rw_copi__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  wire readwriter_controller_pin_ui__rw_copi__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  wire readwriter_ui__in_progress;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  wire [21:0] readwriter_ui__r_cipo__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  wire [15:0] readwriter_ui__r_cipo__r_data;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  wire readwriter_ui__r_cipo__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  reg [21:0] readwriter_ui__rw_copi__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  reg [21:0] \readwriter_ui__rw_copi__addr$next ;
  (* enum_base_type = "rw_cmds" *)
  (* enum_value_00 = "RW_IDLE" *)
  (* enum_value_01 = "RW_READ" *)
  (* enum_value_10 = "RW_WRITE" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  reg [1:0] readwriter_ui__rw_copi__task = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  reg [1:0] \readwriter_ui__rw_copi__task$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  reg [15:0] readwriter_ui__rw_copi__w_data = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  reg [15:0] \readwriter_ui__rw_copi__w_data$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  wire refresher_controller_pin_ui__clk_en;
  (* enum_base_type = "sdram_cmds" *)
  (* enum_value_0000 = "CMD_DESL" *)
  (* enum_value_0001 = "CMD_NOP" *)
  (* enum_value_0010 = "CMD_BST" *)
  (* enum_value_0011 = "CMD_READ" *)
  (* enum_value_0100 = "CMD_READ_AP" *)
  (* enum_value_0101 = "CMD_WRITE" *)
  (* enum_value_0110 = "CMD_WRITE_AP" *)
  (* enum_value_0111 = "CMD_ACT" *)
  (* enum_value_1000 = "CMD_PRE" *)
  (* enum_value_1001 = "CMD_PALL" *)
  (* enum_value_1010 = "CMD_REF" *)
  (* enum_value_1011 = "CMD_SELF" *)
  (* enum_value_1100 = "CMD_MRS" *)
  (* enum_value_1101 = "CMD_ILLEGAL" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  wire [3:0] refresher_controller_pin_ui__cmd;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  wire refresher_controller_pin_ui__dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [12:0] refresher_controller_pin_ui__rw_cipo__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [12:0] \refresher_controller_pin_ui__rw_cipo__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [21:0] refresher_controller_pin_ui__rw_cipo__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [21:0] \refresher_controller_pin_ui__rw_cipo__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [1:0] refresher_controller_pin_ui__rw_cipo__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [1:0] \refresher_controller_pin_ui__rw_cipo__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [15:0] refresher_controller_pin_ui__rw_cipo__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [15:0] \refresher_controller_pin_ui__rw_cipo__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg refresher_controller_pin_ui__rw_cipo__dq_oen = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg \refresher_controller_pin_ui__rw_cipo__dq_oen$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg refresher_controller_pin_ui__rw_cipo__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg \refresher_controller_pin_ui__rw_cipo__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  wire [12:0] refresher_controller_pin_ui__rw_copi__a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  wire [21:0] refresher_controller_pin_ui__rw_copi__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  wire [1:0] refresher_controller_pin_ui__rw_copi__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  wire [15:0] refresher_controller_pin_ui__rw_copi__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  wire refresher_controller_pin_ui__rw_copi__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  wire refresher_controller_pin_ui__rw_copi__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  reg refresher_ui__enable_refresh = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  reg \refresher_ui__enable_refresh$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  wire refresher_ui__initialised;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  wire refresher_ui__refresh_in_progress;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  wire refresher_ui__request_to_refresh_soon;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52" *)
  input rst;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg rw_ui__in_progress = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg \rw_ui__in_progress$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg [21:0] rw_ui__r_cipo__addr = 22'h000000;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg [21:0] \rw_ui__r_cipo__addr$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg [15:0] rw_ui__r_cipo__r_data = 16'h0000;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg [15:0] \rw_ui__r_cipo__r_data$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg rw_ui__r_cipo__read_active = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg \rw_ui__r_cipo__read_active$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg [21:0] rw_ui__rw_copi__addr = 22'h000000;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg [21:0] \rw_ui__rw_copi__addr$next ;
  (* enum_base_type = "rw_cmds" *)
  (* enum_value_00 = "RW_IDLE" *)
  (* enum_value_01 = "RW_READ" *)
  (* enum_value_10 = "RW_WRITE" *)
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg [1:0] rw_ui__rw_copi__task = 2'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg [1:0] \rw_ui__rw_copi__task$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg [15:0] rw_ui__rw_copi__w_data = 16'h0000;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:192" *)
  reg [15:0] \rw_ui__rw_copi__w_data$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [12:0] sdram_0__a__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__ba__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cas__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk_en__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cs__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [15:0] sdram_0__dq__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [15:0] sdram_0__dq__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__dq__oe;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__dqm__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__ras__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__we__o;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:357" *)
  reg srcfifo_error;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:263" *)
  reg srcfifo_r_level_high_enough_to_burstread = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:263" *)
  reg \srcfifo_r_level_high_enough_to_burstread$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:264" *)
  wire too_busy_to_refresh;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  wire [15:0] ui_fifo__r_data;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  input ui_fifo__r_en;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  output ui_fifo__r_rdy;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  input [15:0] ui_fifo__w_data;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  input ui_fifo__w_en;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  output ui_fifo__w_rdy;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:266" *)
  reg using_ram = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:266" *)
  reg \using_ram$next ;
  assign \$99  = numburst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" *) 1'h1;
  assign \$101  = \$99  == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" *) 2'h2;
  assign \$107  = ~ (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:449" *) next_dstfifo_writeable_from_sdram;
  assign \$10  = fifo_control__w_next_addr - (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:186" *) fifo_control__r_next_addr;
  assign \$109  = ~ (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:320" *) rw_ui__in_progress;
  assign \$111  = ! (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:349" *) burst_index;
  assign \$113  = ! (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:420" *) burst_index;
  assign \$115  = ~ (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:358" *) fifo_src_r_rdy;
  assign \$117  = burst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *) 1'h1;
  assign \$119  = \$117  == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *) 4'h8;
  assign \$122  = burst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:403" *) 1'h1;
  assign \$124  = burst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *) 1'h1;
  assign \$126  = \$124  == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *) 4'h8;
  assign \$129  = burst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:464" *) 1'h1;
  assign \$131  = burst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *) 1'h1;
  assign \$133  = \$131  == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *) 4'h8;
  assign \$135  = numburst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" *) 1'h1;
  assign \$137  = \$135  == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" *) 2'h2;
  assign \$13  = 22'h3fffff - (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:188" *) fifo_control__r_next_addr;
  assign \$140  = numburst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:400" *) 1'h1;
  assign \$142  = burst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *) 1'h1;
  assign \$144  = \$142  == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *) 4'h8;
  assign \$146  = numburst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" *) 1'h1;
  assign \$148  = \$146  == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" *) 2'h2;
  assign \$151  = numburst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:461" *) 1'h1;
  always @(posedge sdram_clk)
    fifo_control__words_stored_in_ram <= \fifo_control__words_stored_in_ram$next ;
  always @(posedge sdram_clk)
    readwriter_ui__rw_copi__task <= \readwriter_ui__rw_copi__task$next ;
  always @(posedge sdram_clk)
    readwriter_ui__rw_copi__addr <= \readwriter_ui__rw_copi__addr$next ;
  always @(posedge sdram_clk)
    readwriter_ui__rw_copi__w_data <= \readwriter_ui__rw_copi__w_data$next ;
  always @(posedge sdram_clk)
    rw_ui__r_cipo__read_active <= \rw_ui__r_cipo__read_active$next ;
  always @(posedge sdram_clk)
    rw_ui__r_cipo__addr <= \rw_ui__r_cipo__addr$next ;
  always @(posedge sdram_clk)
    rw_ui__r_cipo__r_data <= \rw_ui__r_cipo__r_data$next ;
  assign \$15  = fifo_control__w_next_addr + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:188" *) \$13 ;
  always @(posedge sdram_clk)
    rw_ui__in_progress <= \rw_ui__in_progress$next ;
  always @(posedge sdram_clk)
    fifo_router_fsm_state <= \fifo_router_fsm_state$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__bus_is_refresh_not_readwrite <= \pin_ctrl_ui__bus_is_refresh_not_readwrite$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__refresh__cmd <= \pin_ctrl_ui__refresh__cmd$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__refresh__clk_en <= \pin_ctrl_ui__refresh__clk_en$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__refresh__dqm <= \pin_ctrl_ui__refresh__dqm$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__refresh__rw_copi__dq <= \pin_ctrl_ui__refresh__rw_copi__dq$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__refresh__rw_copi__dq_oen <= \pin_ctrl_ui__refresh__rw_copi__dq_oen$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__refresh__rw_copi__read_active <= \pin_ctrl_ui__refresh__rw_copi__read_active$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__refresh__rw_copi__a <= \pin_ctrl_ui__refresh__rw_copi__a$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__refresh__rw_copi__ba <= \pin_ctrl_ui__refresh__rw_copi__ba$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__refresh__rw_copi__addr <= \pin_ctrl_ui__refresh__rw_copi__addr$next ;
  always @(posedge sdram_clk)
    refresher_controller_pin_ui__rw_cipo__dq <= \refresher_controller_pin_ui__rw_cipo__dq$next ;
  always @(posedge sdram_clk)
    refresher_controller_pin_ui__rw_cipo__dq_oen <= \refresher_controller_pin_ui__rw_cipo__dq_oen$next ;
  always @(posedge sdram_clk)
    refresher_controller_pin_ui__rw_cipo__read_active <= \refresher_controller_pin_ui__rw_cipo__read_active$next ;
  always @(posedge sdram_clk)
    refresher_controller_pin_ui__rw_cipo__a <= \refresher_controller_pin_ui__rw_cipo__a$next ;
  always @(posedge sdram_clk)
    refresher_controller_pin_ui__rw_cipo__ba <= \refresher_controller_pin_ui__rw_cipo__ba$next ;
  always @(posedge sdram_clk)
    refresher_controller_pin_ui__rw_cipo__addr <= \refresher_controller_pin_ui__rw_cipo__addr$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__readwrite__cmd <= \pin_ctrl_ui__readwrite__cmd$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__readwrite__clk_en <= \pin_ctrl_ui__readwrite__clk_en$next ;
  assign \$17  = ~ (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:200" *) fifo_dst_r_rdy;
  always @(posedge sdram_clk)
    pin_ctrl_ui__readwrite__dqm <= \pin_ctrl_ui__readwrite__dqm$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__readwrite__rw_copi__dq <= \pin_ctrl_ui__readwrite__rw_copi__dq$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__readwrite__rw_copi__dq_oen <= \pin_ctrl_ui__readwrite__rw_copi__dq_oen$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__readwrite__rw_copi__read_active <= \pin_ctrl_ui__readwrite__rw_copi__read_active$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__readwrite__rw_copi__a <= \pin_ctrl_ui__readwrite__rw_copi__a$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__readwrite__rw_copi__ba <= \pin_ctrl_ui__readwrite__rw_copi__ba$next ;
  always @(posedge sdram_clk)
    pin_ctrl_ui__readwrite__rw_copi__addr <= \pin_ctrl_ui__readwrite__rw_copi__addr$next ;
  always @(posedge sdram_clk)
    readwriter_controller_pin_ui__rw_cipo__dq <= \readwriter_controller_pin_ui__rw_cipo__dq$next ;
  always @(posedge sdram_clk)
    readwriter_controller_pin_ui__rw_cipo__dq_oen <= \readwriter_controller_pin_ui__rw_cipo__dq_oen$next ;
  always @(posedge sdram_clk)
    readwriter_controller_pin_ui__rw_cipo__read_active <= \readwriter_controller_pin_ui__rw_cipo__read_active$next ;
  always @(posedge sdram_clk)
    readwriter_controller_pin_ui__rw_cipo__a <= \readwriter_controller_pin_ui__rw_cipo__a$next ;
  always @(posedge sdram_clk)
    readwriter_controller_pin_ui__rw_cipo__ba <= \readwriter_controller_pin_ui__rw_cipo__ba$next ;
  always @(posedge sdram_clk)
    readwriter_controller_pin_ui__rw_cipo__addr <= \readwriter_controller_pin_ui__rw_cipo__addr$next ;
  always @(posedge sdram_clk)
    srcfifo_r_level_high_enough_to_burstread <= \srcfifo_r_level_high_enough_to_burstread$next ;
  always @(posedge sdram_clk)
    ram_wont_overfill <= \ram_wont_overfill$next ;
  always @(posedge sdram_clk)
    using_ram <= \using_ram$next ;
  always @(posedge sdram_clk)
    next_srcfifo_readable_to_sdram <= \next_srcfifo_readable_to_sdram$next ;
  always @(posedge sdram_clk)
    ram_wont_overread <= \ram_wont_overread$next ;
  always @(posedge sdram_clk)
    dstfifo_w_space_enough <= \dstfifo_w_space_enough$next ;
  always @(posedge sdram_clk)
    next_dstfifo_writeable_from_sdram <= \next_dstfifo_writeable_from_sdram$next ;
  assign \$1  = fifo_src_async_w_rdy & (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:149" *) refresher_ui__initialised;
  assign \$19  = fifo_src_w_rdy & (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:200" *) \$17 ;
  always @(posedge sdram_clk)
    rw_ui__rw_copi__task <= \rw_ui__rw_copi__task$next ;
  always @(posedge sdram_clk)
    fifo_control__w_next_addr <= \fifo_control__w_next_addr$next ;
  always @(posedge sdram_clk)
    fifo_control__r_next_addr <= \fifo_control__r_next_addr$next ;
  always @(posedge sdram_clk)
    fifo_controller_fsm_state <= \fifo_controller_fsm_state$next ;
  always @(posedge sdram_clk)
    refresher_ui__enable_refresh <= \refresher_ui__enable_refresh$next ;
  always @(posedge sdram_clk)
    rw_ui__rw_copi__addr <= \rw_ui__rw_copi__addr$next ;
  always @(posedge sdram_clk)
    rw_ui__rw_copi__w_data <= \rw_ui__rw_copi__w_data$next ;
  always @(posedge sdram_clk)
    burst_index <= \burst_index$next ;
  always @(posedge sdram_clk)
    numburst_index <= \numburst_index$next ;
  always @(posedge nsync_clk)
    debug_flag_0 <= \debug_flag_0$next ;
  always @(posedge nsync_clk)
    debug_flag_1 <= \debug_flag_1$next ;
  always @(posedge nsync_clk)
    debug_flag_2 <= \debug_flag_2$next ;
  always @(posedge nsync_clk)
    debug_flag_3 <= \debug_flag_3$next ;
  always @(posedge nsync_clk)
    debug_flag_4 <= \debug_flag_4$next ;
  always @(posedge nsync_clk)
    debug_flag_5 <= \debug_flag_5$next ;
  assign \$21  = ~ (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:200" *) fifo_router_fsm_state;
  assign \$23  = \$19  & (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:200" *) \$21 ;
  assign \$25  = | (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *) fifo_control__words_stored_in_ram;
  assign \$27  = ! (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:238" *) fifo_control__words_stored_in_ram;
  assign \$29  = ~ (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:241" *) rw_ui__r_cipo__read_active;
  assign \$31  = fifo_dst_r_level < (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:241" *) 5'h10;
  assign \$33  = \$29  & (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:241" *) \$31 ;
  assign \$35  = | (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *) fifo_control__words_stored_in_ram;
  assign \$37  = fifo_dst_w_rdy & (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:220" *) fifo_src_r_rdy;
  assign \$3  = fifo_src_async_r_rdy & (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:163" *) fifo_src_w_rdy;
  assign \$39  = | (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *) fifo_control__words_stored_in_ram;
  assign \$41  = | (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *) fifo_control__words_stored_in_ram;
  assign \$43  = | (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *) fifo_control__words_stored_in_ram;
  assign \$45  = refresher_ui__enable_refresh | (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:254" *) refresher_ui__refresh_in_progress;
  assign \$47  = fifo_src_r_level > (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:273" *) 5'h10;
  assign \$49  = fifo_control__words_stored_in_ram < (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:274" *) 22'h3fffef;
  assign \$51  = | (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:275" *) fifo_control__words_stored_in_ram;
  assign \$53  = fifo_control__request_to_store_data_in_ram | (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:275" *) \$51 ;
  assign \$55  = srcfifo_r_level_high_enough_to_burstread & (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:279" *) ram_wont_overfill;
  assign \$57  = \$55  & (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:279" *) using_ram;
  assign \$5  = fifo_dst_r_rdy & (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:163" *) fifo_dst_async_w_rdy;
  assign \$59  = fifo_control__words_stored_in_ram >= (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:283" *) 5'h10;
  assign \$61  = 6'h20 - (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:284" *) fifo_dst_r_level;
  assign \$63  = \$61  >= (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:284" *) 6'h2a;
  assign \$65  = ram_wont_overread & (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:287" *) dstfifo_w_space_enough;
  assign \$68  = ! (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:346" *) burst_index;
  assign \$67  = \$68  ? (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:346" *) 2'h2 : 2'h0;
  assign \$72  = ! (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:417" *) burst_index;
  assign \$71  = \$72  ? (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:417" *) 2'h1 : 2'h0;
  assign \$76  = fifo_control__w_next_addr + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:368" *) 1'h1;
  assign \$7  = fifo_control__r_next_addr <= (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:185" *) fifo_control__w_next_addr;
  assign \$79  = fifo_control__r_next_addr + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:432" *) 1'h1;
  assign \$81  = burst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *) 1'h1;
  assign \$83  = \$81  == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *) 4'h8;
  assign \$85  = numburst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" *) 1'h1;
  assign \$87  = \$85  == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" *) 2'h2;
  assign \$93  = ~ (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:388" *) next_srcfifo_readable_to_sdram;
  assign \$95  = burst_index + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *) 1'h1;
  assign \$97  = \$95  == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *) 4'h8;
  fifo_dst fifo_dst (
    .r_data(fifo_dst_r_data),
    .r_en(fifo_dst_r_en),
    .r_level(fifo_dst_r_level),
    .r_rdy(fifo_dst_r_rdy),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(fifo_dst_w_data),
    .w_en(fifo_dst_w_en),
    .w_rdy(fifo_dst_w_rdy)
  );
  fifo_dst_async fifo_dst_async (
    .r_data(fifo_dst_async_r_data),
    .r_en(fifo_dst_async_r_en),
    .r_rdy(fifo_dst_async_r_rdy),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(fifo_dst_async_w_data),
    .w_en(fifo_dst_async_w_en),
    .w_rdy(fifo_dst_async_w_rdy)
  );
  fifo_src fifo_src (
    .r_data(fifo_src_r_data),
    .r_en(fifo_src_r_en),
    .r_level(fifo_src_r_level),
    .r_rdy(fifo_src_r_rdy),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(fifo_src_w_data),
    .w_en(fifo_src_w_en),
    .w_rdy(fifo_src_w_rdy)
  );
  fifo_src_async fifo_src_async (
    .r_data(fifo_src_async_r_data),
    .r_en(fifo_src_async_r_en),
    .r_rdy(fifo_src_async_r_rdy),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .w_data(fifo_src_async_w_data),
    .w_en(fifo_src_async_w_en),
    .w_rdy(fifo_src_async_w_rdy)
  );
  pin_ctrl pin_ctrl (
    .nsync_clk(nsync_clk),
    .sdram_0__a__o(sdram_0__a__o),
    .sdram_0__ba__o(sdram_0__ba__o),
    .sdram_0__cas__o(sdram_0__cas__o),
    .sdram_0__clk__o(sdram_0__clk__o),
    .sdram_0__clk_en__o(sdram_0__clk_en__o),
    .sdram_0__cs__o(sdram_0__cs__o),
    .sdram_0__dq__i(sdram_0__dq__i),
    .sdram_0__dq__o(sdram_0__dq__o),
    .sdram_0__dq__oe(sdram_0__dq__oe),
    .sdram_0__dqm__o(sdram_0__dqm__o),
    .sdram_0__ras__o(sdram_0__ras__o),
    .sdram_0__we__o(sdram_0__we__o),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .ui__bus_is_refresh_not_readwrite(pin_ctrl_ui__bus_is_refresh_not_readwrite),
    .ui__readwrite__clk_en(pin_ctrl_ui__readwrite__clk_en),
    .ui__readwrite__cmd(pin_ctrl_ui__readwrite__cmd),
    .ui__readwrite__dqm(pin_ctrl_ui__readwrite__dqm),
    .ui__readwrite__rw_cipo__a(pin_ctrl_ui__readwrite__rw_cipo__a),
    .ui__readwrite__rw_cipo__addr(pin_ctrl_ui__readwrite__rw_cipo__addr),
    .ui__readwrite__rw_cipo__ba(pin_ctrl_ui__readwrite__rw_cipo__ba),
    .ui__readwrite__rw_cipo__dq(pin_ctrl_ui__readwrite__rw_cipo__dq),
    .ui__readwrite__rw_cipo__dq_oen(pin_ctrl_ui__readwrite__rw_cipo__dq_oen),
    .ui__readwrite__rw_cipo__read_active(pin_ctrl_ui__readwrite__rw_cipo__read_active),
    .ui__readwrite__rw_copi__a(pin_ctrl_ui__readwrite__rw_copi__a),
    .ui__readwrite__rw_copi__addr(pin_ctrl_ui__readwrite__rw_copi__addr),
    .ui__readwrite__rw_copi__ba(pin_ctrl_ui__readwrite__rw_copi__ba),
    .ui__readwrite__rw_copi__dq(pin_ctrl_ui__readwrite__rw_copi__dq),
    .ui__readwrite__rw_copi__dq_oen(pin_ctrl_ui__readwrite__rw_copi__dq_oen),
    .ui__readwrite__rw_copi__read_active(pin_ctrl_ui__readwrite__rw_copi__read_active),
    .ui__refresh__clk_en(pin_ctrl_ui__refresh__clk_en),
    .ui__refresh__cmd(pin_ctrl_ui__refresh__cmd),
    .ui__refresh__dqm(pin_ctrl_ui__refresh__dqm),
    .ui__refresh__rw_cipo__a(pin_ctrl_ui__refresh__rw_cipo__a),
    .ui__refresh__rw_cipo__addr(pin_ctrl_ui__refresh__rw_cipo__addr),
    .ui__refresh__rw_cipo__ba(pin_ctrl_ui__refresh__rw_cipo__ba),
    .ui__refresh__rw_cipo__dq(pin_ctrl_ui__refresh__rw_cipo__dq),
    .ui__refresh__rw_cipo__dq_oen(pin_ctrl_ui__refresh__rw_cipo__dq_oen),
    .ui__refresh__rw_cipo__read_active(pin_ctrl_ui__refresh__rw_cipo__read_active),
    .ui__refresh__rw_copi__a(pin_ctrl_ui__refresh__rw_copi__a),
    .ui__refresh__rw_copi__addr(pin_ctrl_ui__refresh__rw_copi__addr),
    .ui__refresh__rw_copi__ba(pin_ctrl_ui__refresh__rw_copi__ba),
    .ui__refresh__rw_copi__dq(pin_ctrl_ui__refresh__rw_copi__dq),
    .ui__refresh__rw_copi__dq_oen(pin_ctrl_ui__refresh__rw_copi__dq_oen),
    .ui__refresh__rw_copi__read_active(pin_ctrl_ui__refresh__rw_copi__read_active)
  );
  readwriter readwriter (
    .clk(clk),
    .controller_pin_ui__clk_en(readwriter_controller_pin_ui__clk_en),
    .controller_pin_ui__cmd(readwriter_controller_pin_ui__cmd),
    .controller_pin_ui__dqm(readwriter_controller_pin_ui__dqm),
    .controller_pin_ui__rw_cipo__a(readwriter_controller_pin_ui__rw_cipo__a),
    .controller_pin_ui__rw_cipo__addr(readwriter_controller_pin_ui__rw_cipo__addr),
    .controller_pin_ui__rw_cipo__ba(readwriter_controller_pin_ui__rw_cipo__ba),
    .controller_pin_ui__rw_cipo__dq(readwriter_controller_pin_ui__rw_cipo__dq),
    .controller_pin_ui__rw_cipo__dq_oen(readwriter_controller_pin_ui__rw_cipo__dq_oen),
    .controller_pin_ui__rw_cipo__read_active(readwriter_controller_pin_ui__rw_cipo__read_active),
    .controller_pin_ui__rw_copi__a(readwriter_controller_pin_ui__rw_copi__a),
    .controller_pin_ui__rw_copi__addr(readwriter_controller_pin_ui__rw_copi__addr),
    .controller_pin_ui__rw_copi__ba(readwriter_controller_pin_ui__rw_copi__ba),
    .controller_pin_ui__rw_copi__dq(readwriter_controller_pin_ui__rw_copi__dq),
    .controller_pin_ui__rw_copi__dq_oen(readwriter_controller_pin_ui__rw_copi__dq_oen),
    .controller_pin_ui__rw_copi__read_active(readwriter_controller_pin_ui__rw_copi__read_active),
    .rst(rst),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .ui__in_progress(readwriter_ui__in_progress),
    .ui__r_cipo__addr(readwriter_ui__r_cipo__addr),
    .ui__r_cipo__r_data(readwriter_ui__r_cipo__r_data),
    .ui__r_cipo__read_active(readwriter_ui__r_cipo__read_active),
    .ui__rw_copi__addr(readwriter_ui__rw_copi__addr),
    .ui__rw_copi__task(readwriter_ui__rw_copi__task),
    .ui__rw_copi__w_data(readwriter_ui__rw_copi__w_data)
  );
  refresher refresher (
    .controller_pin_ui__clk_en(refresher_controller_pin_ui__clk_en),
    .controller_pin_ui__cmd(refresher_controller_pin_ui__cmd),
    .controller_pin_ui__dqm(refresher_controller_pin_ui__dqm),
    .controller_pin_ui__rw_cipo__a(refresher_controller_pin_ui__rw_cipo__a),
    .controller_pin_ui__rw_cipo__addr(refresher_controller_pin_ui__rw_cipo__addr),
    .controller_pin_ui__rw_cipo__ba(refresher_controller_pin_ui__rw_cipo__ba),
    .controller_pin_ui__rw_cipo__dq(refresher_controller_pin_ui__rw_cipo__dq),
    .controller_pin_ui__rw_cipo__dq_oen(refresher_controller_pin_ui__rw_cipo__dq_oen),
    .controller_pin_ui__rw_cipo__read_active(refresher_controller_pin_ui__rw_cipo__read_active),
    .controller_pin_ui__rw_copi__a(refresher_controller_pin_ui__rw_copi__a),
    .controller_pin_ui__rw_copi__addr(refresher_controller_pin_ui__rw_copi__addr),
    .controller_pin_ui__rw_copi__ba(refresher_controller_pin_ui__rw_copi__ba),
    .controller_pin_ui__rw_copi__dq(refresher_controller_pin_ui__rw_copi__dq),
    .controller_pin_ui__rw_copi__dq_oen(refresher_controller_pin_ui__rw_copi__dq_oen),
    .controller_pin_ui__rw_copi__read_active(refresher_controller_pin_ui__rw_copi__read_active),
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .ui__enable_refresh(refresher_ui__enable_refresh),
    .ui__initialised(refresher_ui__initialised),
    .ui__refresh_in_progress(refresher_ui__refresh_in_progress),
    .ui__request_to_refresh_soon(refresher_ui__request_to_refresh_soon)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    (* full_case = 32'd1 *)
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:185" *)
    casez (\$7 )
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:185" */
      1'h1:
          \fifo_control__words_stored_in_ram$next  = \$10 [21:0];
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:187" */
      default:
          \fifo_control__words_stored_in_ram$next  = \$15 [21:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \fifo_control__words_stored_in_ram$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \readwriter_ui__rw_copi__task$next  = rw_ui__rw_copi__task;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readwriter_ui__rw_copi__task$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \readwriter_ui__rw_copi__addr$next  = rw_ui__rw_copi__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readwriter_ui__rw_copi__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \readwriter_ui__rw_copi__w_data$next  = rw_ui__rw_copi__w_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readwriter_ui__rw_copi__w_data$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \rw_ui__r_cipo__read_active$next  = readwriter_ui__r_cipo__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_ui__r_cipo__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \rw_ui__r_cipo__addr$next  = readwriter_ui__r_cipo__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_ui__r_cipo__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \rw_ui__r_cipo__r_data$next  = readwriter_ui__r_cipo__r_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_ui__r_cipo__r_data$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \rw_ui__in_progress$next  = readwriter_ui__in_progress;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_ui__in_progress$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \fifo_router_fsm_state$next  = fifo_router_fsm_state;
    (* full_case = 32'd1 *)
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:195" *)
    casez (fifo_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:211" */
      1'h0:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *)
          casez ({ fifo_src_r_rdy, \$25  })
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" */
            2'b?1:
                \fifo_router_fsm_state$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "USE_SDRAM/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:237" */
      1'h1:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:238" *)
          casez (\$27 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:238" */
            1'h1:
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:241" *)
                casez (\$33 )
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:241" */
                  1'h1:
                      \fifo_router_fsm_state$next  = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \fifo_router_fsm_state$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    fifo_src_r_en = 1'h0;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:195" *)
    casez (fifo_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:211" */
      1'h0:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *)
          casez ({ fifo_src_r_rdy, \$35  })
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" */
            2'b?1:
                /* empty */;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:216" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:217" *)
                casez (fifo_dst_w_rdy)
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:217" */
                  1'h1:
                      fifo_src_r_en = \$37 ;
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:225" */
                  default:
                      fifo_src_r_en = 1'h0;
                endcase
          endcase
    endcase
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:300" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:312" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:345" */
      3'h2:
          fifo_src_r_en = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    fifo_dst_w_data = 16'h0000;
    (* full_case = 32'd1 *)
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:195" *)
    casez (fifo_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:211" */
      1'h0:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *)
          casez ({ fifo_src_r_rdy, \$39  })
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" */
            2'b?1:
                /* empty */;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:216" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:217" *)
                casez (fifo_dst_w_rdy)
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:217" */
                  1'h1:
                      fifo_dst_w_data = fifo_src_r_data;
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:225" */
                  default:
                      fifo_dst_w_data = 16'h0000;
                endcase
          endcase
      /* \amaranth.decoding  = "USE_SDRAM/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:237" */
      1'h1:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:245" *)
          casez (rw_ui__r_cipo__read_active)
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:245" */
            1'h1:
                fifo_dst_w_data = rw_ui__r_cipo__r_data;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    fifo_dst_w_en = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:195" *)
    casez (fifo_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:211" */
      1'h0:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *)
          casez ({ fifo_src_r_rdy, \$41  })
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" */
            2'b?1:
                /* empty */;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:216" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:217" *)
                casez (fifo_dst_w_rdy)
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:217" */
                  1'h1:
                      fifo_dst_w_en = fifo_src_r_en;
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:225" */
                  default:
                      fifo_dst_w_en = 1'h0;
                endcase
          endcase
      /* \amaranth.decoding  = "USE_SDRAM/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:237" */
      1'h1:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:245" *)
          casez (rw_ui__r_cipo__read_active)
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:245" */
            1'h1:
                fifo_dst_w_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    fifo_control__request_to_store_data_in_ram = 1'h0;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:195" *)
    casez (fifo_router_fsm_state)
      /* \amaranth.decoding  = "BYPASS_SDRAM/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:211" */
      1'h0:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" *)
          casez ({ fifo_src_r_rdy, \$43  })
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:212" */
            2'b?1:
                /* empty */;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:216" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:217" *)
                casez (fifo_dst_w_rdy)
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:217" */
                  1'h1:
                      /* empty */;
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:225" */
                  default:
                      fifo_control__request_to_store_data_in_ram = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__bus_is_refresh_not_readwrite$next  = \$45 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__bus_is_refresh_not_readwrite$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__refresh__cmd$next  = refresher_controller_pin_ui__cmd;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__refresh__cmd$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__refresh__clk_en$next  = refresher_controller_pin_ui__clk_en;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__refresh__clk_en$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__refresh__dqm$next  = refresher_controller_pin_ui__dqm;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__refresh__dqm$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__refresh__rw_copi__dq$next  = refresher_controller_pin_ui__rw_copi__dq;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__refresh__rw_copi__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__refresh__rw_copi__dq_oen$next  = refresher_controller_pin_ui__rw_copi__dq_oen;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__refresh__rw_copi__dq_oen$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__refresh__rw_copi__read_active$next  = refresher_controller_pin_ui__rw_copi__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__refresh__rw_copi__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__refresh__rw_copi__a$next  = refresher_controller_pin_ui__rw_copi__a;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__refresh__rw_copi__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__refresh__rw_copi__ba$next  = refresher_controller_pin_ui__rw_copi__ba;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__refresh__rw_copi__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__refresh__rw_copi__addr$next  = refresher_controller_pin_ui__rw_copi__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__refresh__rw_copi__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \refresher_controller_pin_ui__rw_cipo__dq$next  = pin_ctrl_ui__refresh__rw_cipo__dq;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refresher_controller_pin_ui__rw_cipo__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \refresher_controller_pin_ui__rw_cipo__dq_oen$next  = pin_ctrl_ui__refresh__rw_cipo__dq_oen;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refresher_controller_pin_ui__rw_cipo__dq_oen$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \refresher_controller_pin_ui__rw_cipo__read_active$next  = pin_ctrl_ui__refresh__rw_cipo__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refresher_controller_pin_ui__rw_cipo__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \refresher_controller_pin_ui__rw_cipo__a$next  = pin_ctrl_ui__refresh__rw_cipo__a;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refresher_controller_pin_ui__rw_cipo__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \refresher_controller_pin_ui__rw_cipo__ba$next  = pin_ctrl_ui__refresh__rw_cipo__ba;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refresher_controller_pin_ui__rw_cipo__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \refresher_controller_pin_ui__rw_cipo__addr$next  = pin_ctrl_ui__refresh__rw_cipo__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refresher_controller_pin_ui__rw_cipo__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__readwrite__cmd$next  = readwriter_controller_pin_ui__cmd;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__readwrite__cmd$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__readwrite__clk_en$next  = readwriter_controller_pin_ui__clk_en;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__readwrite__clk_en$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__readwrite__dqm$next  = readwriter_controller_pin_ui__dqm;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__readwrite__dqm$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__readwrite__rw_copi__dq$next  = readwriter_controller_pin_ui__rw_copi__dq;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__readwrite__rw_copi__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__readwrite__rw_copi__dq_oen$next  = readwriter_controller_pin_ui__rw_copi__dq_oen;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__readwrite__rw_copi__dq_oen$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__readwrite__rw_copi__read_active$next  = readwriter_controller_pin_ui__rw_copi__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__readwrite__rw_copi__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__readwrite__rw_copi__a$next  = readwriter_controller_pin_ui__rw_copi__a;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__readwrite__rw_copi__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__readwrite__rw_copi__ba$next  = readwriter_controller_pin_ui__rw_copi__ba;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__readwrite__rw_copi__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \pin_ctrl_ui__readwrite__rw_copi__addr$next  = readwriter_controller_pin_ui__rw_copi__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \pin_ctrl_ui__readwrite__rw_copi__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \readwriter_controller_pin_ui__rw_cipo__dq$next  = pin_ctrl_ui__readwrite__rw_cipo__dq;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readwriter_controller_pin_ui__rw_cipo__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \readwriter_controller_pin_ui__rw_cipo__dq_oen$next  = pin_ctrl_ui__readwrite__rw_cipo__dq_oen;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readwriter_controller_pin_ui__rw_cipo__dq_oen$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \readwriter_controller_pin_ui__rw_cipo__read_active$next  = pin_ctrl_ui__readwrite__rw_cipo__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readwriter_controller_pin_ui__rw_cipo__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \readwriter_controller_pin_ui__rw_cipo__a$next  = pin_ctrl_ui__readwrite__rw_cipo__a;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readwriter_controller_pin_ui__rw_cipo__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \readwriter_controller_pin_ui__rw_cipo__ba$next  = pin_ctrl_ui__readwrite__rw_cipo__ba;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readwriter_controller_pin_ui__rw_cipo__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \readwriter_controller_pin_ui__rw_cipo__addr$next  = pin_ctrl_ui__readwrite__rw_cipo__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readwriter_controller_pin_ui__rw_cipo__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \srcfifo_r_level_high_enough_to_burstread$next  = \$47 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \srcfifo_r_level_high_enough_to_burstread$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \ram_wont_overfill$next  = \$49 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \ram_wont_overfill$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \using_ram$next  = \$53 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \using_ram$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \next_srcfifo_readable_to_sdram$next  = \$57 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \next_srcfifo_readable_to_sdram$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \ram_wont_overread$next  = \$59 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \ram_wont_overread$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \dstfifo_w_space_enough$next  = \$63 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \dstfifo_w_space_enough$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \next_dstfifo_writeable_from_sdram$next  = \$65 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \next_dstfifo_writeable_from_sdram$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \rw_ui__rw_copi__task$next  = rw_ui__rw_copi__task;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:300" */
      3'h0:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:301" *)
          casez (refresher_ui__initialised)
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:301" */
            1'h1:
                \rw_ui__rw_copi__task$next  = 2'h0;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:312" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:345" */
      3'h2:
          \rw_ui__rw_copi__task$next  = \$67 ;
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:407" */
      3'h3:
          \rw_ui__rw_copi__task$next  = \$71 ;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_ui__rw_copi__task$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \fifo_control__w_next_addr$next  = fifo_control__w_next_addr;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:300" */
      3'h0:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:301" *)
          casez (refresher_ui__initialised)
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:301" */
            1'h1:
                \fifo_control__w_next_addr$next  = 22'h000000;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:312" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:345" */
      3'h2:
          \fifo_control__w_next_addr$next  = \$76 [21:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \fifo_control__w_next_addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \fifo_control__r_next_addr$next  = fifo_control__r_next_addr;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:300" */
      3'h0:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:301" *)
          casez (refresher_ui__initialised)
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:301" */
            1'h1:
                \fifo_control__r_next_addr$next  = 22'h000000;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:312" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:345" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:407" */
      3'h3:
          \fifo_control__r_next_addr$next  = \$79 [21:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \fifo_control__r_next_addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \fifo_controller_fsm_state$next  = fifo_controller_fsm_state;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:300" */
      3'h0:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:301" *)
          casez (refresher_ui__initialised)
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:301" */
            1'h1:
                \fifo_controller_fsm_state$next  = 3'h1;
          endcase
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:312" */
      3'h1:
          (* full_case = 32'd1 *)
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:319" *)
          casez ({ refresher_ui__refresh_in_progress, refresher_ui__request_to_refresh_soon })
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:319" */
            2'b?1:
                /* empty */;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:323" */
            2'b1?:
                /* empty */;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:327" */
            default:
              begin
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:329" *)
                casez (next_srcfifo_readable_to_sdram)
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:329" */
                  1'h1:
                      \fifo_controller_fsm_state$next  = 3'h2;
                endcase
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:333" *)
                casez (next_dstfifo_writeable_from_sdram)
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:333" */
                  1'h1:
                      \fifo_controller_fsm_state$next  = 3'h3;
                endcase
              end
          endcase
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:345" */
      3'h2:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *)
          casez (\$83 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" */
            1'h1:
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" *)
                casez (\$87 )
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:384" *)
                      casez (\$91 )
                        /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:384" */
                        1'h1:
                            \fifo_controller_fsm_state$next  = 3'h1;
                        /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:387" */
                        default:
                            (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:388" *)
                            casez (\$93 )
                              /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:388" */
                              1'h1:
                                  (* full_case = 32'd1 *)
                                  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:391" *)
                                  casez (next_dstfifo_writeable_from_sdram)
                                    /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:391" */
                                    1'h1:
                                        \fifo_controller_fsm_state$next  = 3'h3;
                                    /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:393" */
                                    default:
                                        \fifo_controller_fsm_state$next  = 3'h1;
                                  endcase
                            endcase
                      endcase
                endcase
          endcase
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:407" */
      3'h3:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *)
          casez (\$97 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" */
            1'h1:
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" *)
                casez (\$101 )
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:445" *)
                      casez (\$105 )
                        /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:445" */
                        1'h1:
                            \fifo_controller_fsm_state$next  = 3'h1;
                        /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:448" */
                        default:
                            (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:449" *)
                            casez (\$107 )
                              /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:449" */
                              1'h1:
                                  (* full_case = 32'd1 *)
                                  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:452" *)
                                  casez (next_srcfifo_readable_to_sdram)
                                    /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:452" */
                                    1'h1:
                                        \fifo_controller_fsm_state$next  = 3'h2;
                                    /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:454" */
                                    default:
                                        \fifo_controller_fsm_state$next  = 3'h1;
                                  endcase
                            endcase
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \fifo_controller_fsm_state$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \refresher_ui__enable_refresh$next  = refresher_ui__enable_refresh;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:300" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:312" */
      3'h1:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:319" *)
          casez ({ refresher_ui__refresh_in_progress, refresher_ui__request_to_refresh_soon })
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:319" */
            2'b?1:
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:320" *)
                casez (\$109 )
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:320" */
                  1'h1:
                      \refresher_ui__enable_refresh$next  = 1'h1;
                endcase
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:323" */
            2'b1?:
                \refresher_ui__enable_refresh$next  = 1'h0;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refresher_ui__enable_refresh$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \rw_ui__rw_copi__addr$next  = rw_ui__rw_copi__addr;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:300" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:312" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:345" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:349" *)
          casez (\$111 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:349" */
            1'h1:
                \rw_ui__rw_copi__addr$next  = fifo_control__w_next_addr;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:352" */
            default:
                \rw_ui__rw_copi__addr$next  = 22'h000000;
          endcase
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:407" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:420" *)
          casez (\$113 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:420" */
            1'h1:
                \rw_ui__rw_copi__addr$next  = fifo_control__r_next_addr;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:422" */
            default:
                \rw_ui__rw_copi__addr$next  = 22'h000000;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_ui__rw_copi__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    srcfifo_error = 1'h0;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:300" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:312" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:345" */
      3'h2:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:358" *)
          casez (\$115 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:358" */
            1'h1:
                srcfifo_error = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \rw_ui__rw_copi__w_data$next  = rw_ui__rw_copi__w_data;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:300" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:312" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:345" */
      3'h2:
          \rw_ui__rw_copi__w_data$next  = fifo_src_r_data;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_ui__rw_copi__w_data$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \burst_index$next  = burst_index;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:300" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:312" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:345" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *)
          casez (\$119 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" */
            1'h1:
                \burst_index$next  = 3'h0;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:402" */
            default:
                \burst_index$next  = \$122 [2:0];
          endcase
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:407" */
      3'h3:
          (* full_case = 32'd1 *)
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *)
          casez (\$126 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" */
            1'h1:
                \burst_index$next  = 3'h0;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:463" */
            default:
                \burst_index$next  = \$129 [2:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \burst_index$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \numburst_index$next  = numburst_index;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:295" *)
    casez (fifo_controller_fsm_state)
      /* \amaranth.decoding  = "WAITING_FOR_INITIALISE/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:300" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "REFRESH_OR_IDLE/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:312" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_SRCFIFOS_TO_SDRAM/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:345" */
      3'h2:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" *)
          casez (\$133 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:376" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" *)
                casez (\$137 )
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:379" */
                  1'h1:
                      \numburst_index$next  = 1'h0;
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:399" */
                  default:
                      \numburst_index$next  = \$140 [0];
                endcase
          endcase
      /* \amaranth.decoding  = "READ_SDRAM_TO_DSTFIFOS/3" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:407" */
      3'h3:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" *)
          casez (\$144 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:437" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" *)
                casez (\$148 )
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:440" */
                  1'h1:
                      \numburst_index$next  = 1'h0;
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:460" */
                  default:
                      \numburst_index$next  = \$151 [0];
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \numburst_index$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \debug_flag_0$next  = debug_flag_0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (nsync_rst)
      1'h1:
          \debug_flag_0$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \debug_flag_1$next  = debug_flag_1;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (nsync_rst)
      1'h1:
          \debug_flag_1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \debug_flag_2$next  = debug_flag_2;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (nsync_rst)
      1'h1:
          \debug_flag_2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \debug_flag_3$next  = debug_flag_3;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (nsync_rst)
      1'h1:
          \debug_flag_3$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \debug_flag_4$next  = debug_flag_4;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (nsync_rst)
      1'h1:
          \debug_flag_4$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$6 ) begin end
    \debug_flag_5$next  = debug_flag_5;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (nsync_rst)
      1'h1:
          \debug_flag_5$next  = 1'h0;
    endcase
  end
  assign \$9  = \$10 ;
  assign \$12  = \$15 ;
  assign \$75  = \$76 ;
  assign \$78  = \$79 ;
  assign \$121  = \$122 ;
  assign \$128  = \$129 ;
  assign \$139  = \$140 ;
  assign \$150  = \$151 ;
  assign nsync_rst = 1'h0;
  assign too_busy_to_refresh = 1'h0;
  assign fifo_control__fully_read = \$23 ;
  assign fifo_dst_async_w_en = fifo_dst_r_en;
  assign fifo_dst_r_en = \$5 ;
  assign fifo_dst_async_w_data = fifo_dst_r_data;
  assign fifo_src_w_en = fifo_src_async_r_en;
  assign fifo_src_async_r_en = \$3 ;
  assign fifo_src_w_data = fifo_src_async_r_data;
  assign fifo_dst_async_r_en = ui_fifo__r_en;
  assign ui_fifo__r_rdy = fifo_dst_async_r_rdy;
  assign ui_fifo__r_data = fifo_dst_async_r_data;
  assign fifo_src_async_w_en = ui_fifo__w_en;
  assign ui_fifo__w_rdy = \$1 ;
  assign fifo_src_async_w_data = ui_fifo__w_data;
  assign \$89  = 1'h1;
  assign \$91  = refresher_ui__request_to_refresh_soon;
  assign \$103  = 1'h1;
  assign \$105  = refresher_ui__request_to_refresh_soon;
endmodule

(* \amaranth.hierarchy  = "top.pin_button_down_0" *)
(* generator = "Amaranth" *)
module pin_button_down_0(button_down_0__io, button_down_0__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output button_down_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_down_0__io;
  IB button_down_0_0 (
    .I(button_down_0__io),
    .O(button_down_0__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_button_fire_0" *)
(* generator = "Amaranth" *)
module pin_button_fire_0(button_fire_0__io, button_fire_0__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output button_fire_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_fire_0__io;
  IB button_fire_0_0 (
    .I(button_fire_0__io),
    .O(button_fire_0__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_button_fire_1" *)
(* generator = "Amaranth" *)
module pin_button_fire_1(button_fire_1__io, button_fire_1__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output button_fire_1__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_fire_1__io;
  IB button_fire_1_0 (
    .I(button_fire_1__io),
    .O(button_fire_1__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_button_left_0" *)
(* generator = "Amaranth" *)
module pin_button_left_0(button_left_0__io, button_left_0__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output button_left_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_left_0__io;
  IB button_left_0_0 (
    .I(button_left_0__io),
    .O(button_left_0__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_button_pwr_0" *)
(* generator = "Amaranth" *)
module pin_button_pwr_0(button_pwr_0__io, button_pwr_0__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output button_pwr_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464" *)
  wire button_pwr_0__i_n;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_pwr_0__io;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465" *) button_pwr_0__i_n;
  IB button_pwr_0_0 (
    .I(button_pwr_0__io),
    .O(button_pwr_0__i_n)
  );
  assign button_pwr_0__i = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_button_right_0" *)
(* generator = "Amaranth" *)
module pin_button_right_0(button_right_0__io, button_right_0__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output button_right_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_right_0__io;
  IB button_right_0_0 (
    .I(button_right_0__io),
    .O(button_right_0__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_button_up_0" *)
(* generator = "Amaranth" *)
module pin_button_up_0(button_up_0__io, button_up_0__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output button_up_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_up_0__io;
  IB button_up_0_0 (
    .I(button_up_0__io),
    .O(button_up_0__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.pin_ctrl" *)
(* generator = "Amaranth" *)
module pin_ctrl(sdram_clk, ui__bus_is_refresh_not_readwrite, ui__refresh__cmd, ui__refresh__clk_en, ui__refresh__dqm, ui__refresh__rw_copi__dq, ui__refresh__rw_copi__dq_oen, ui__refresh__rw_copi__read_active, ui__refresh__rw_copi__a, ui__refresh__rw_copi__ba, ui__refresh__rw_copi__addr, ui__refresh__rw_cipo__dq, ui__refresh__rw_cipo__dq_oen, ui__refresh__rw_cipo__read_active, ui__refresh__rw_cipo__a, ui__refresh__rw_cipo__ba, ui__refresh__rw_cipo__addr, ui__readwrite__cmd, ui__readwrite__clk_en, ui__readwrite__dqm, ui__readwrite__rw_copi__dq
, ui__readwrite__rw_copi__dq_oen, ui__readwrite__rw_copi__read_active, ui__readwrite__rw_copi__a, ui__readwrite__rw_copi__ba, ui__readwrite__rw_copi__addr, ui__readwrite__rw_cipo__dq, ui__readwrite__rw_cipo__dq_oen, ui__readwrite__rw_cipo__read_active, ui__readwrite__rw_cipo__a, ui__readwrite__rw_cipo__ba, ui__readwrite__rw_cipo__addr, nsync_clk, sdram_0__clk__o, sdram_0__clk_en__o, sdram_0__dqm__o, sdram_0__cs__o, sdram_0__we__o, sdram_0__ras__o, sdram_0__cas__o, sdram_0__a__o, sdram_0__ba__o
, sdram_0__dq__o, sdram_0__dq__oe, sdram_0__dq__i, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$7  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:218" *)
  wire \$1 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:273" *)
  wire \$3 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg _io__cas = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg \_io__cas$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg _io__clk_en = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg \_io__clk_en$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg _io__cs = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg \_io__cs$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg _io__dqm = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg \_io__dqm$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg _io__ras = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg \_io__ras$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [12:0] _io__rw_cipo__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [12:0] \_io__rw_cipo__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  wire [21:0] _io__rw_cipo__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [1:0] _io__rw_cipo__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [1:0] \_io__rw_cipo__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [15:0] _io__rw_cipo__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [15:0] \_io__rw_cipo__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg _io__rw_cipo__dq_oen = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg \_io__rw_cipo__dq_oen$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg _io__rw_cipo__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg \_io__rw_cipo__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [12:0] _io__rw_copi__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [12:0] \_io__rw_copi__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [21:0] _io__rw_copi__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [21:0] \_io__rw_copi__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [1:0] _io__rw_copi__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [1:0] \_io__rw_copi__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [15:0] _io__rw_copi__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg [15:0] \_io__rw_copi__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg _io__rw_copi__dq_oen = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg \_io__rw_copi__dq_oen$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg _io__rw_copi__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg \_io__rw_copi__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg _io__we = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:87" *)
  reg \_io__we$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg _ui__clk_en;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [3:0] _ui__cmd;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg _ui__dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [12:0] _ui__rw_cipo__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [12:0] \_ui__rw_cipo__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [21:0] _ui__rw_cipo__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [21:0] \_ui__rw_cipo__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [1:0] _ui__rw_cipo__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [1:0] \_ui__rw_cipo__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [15:0] _ui__rw_cipo__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [15:0] \_ui__rw_cipo__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg _ui__rw_cipo__dq_oen = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg \_ui__rw_cipo__dq_oen$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg _ui__rw_cipo__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg \_ui__rw_cipo__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [12:0] _ui__rw_copi__a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [21:0] _ui__rw_copi__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [1:0] _ui__rw_copi__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg [15:0] _ui__rw_copi__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg _ui__rw_copi__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:76" *)
  reg _ui__rw_copi__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:217" *)
  output nsync_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [12:0] sdram_0__a__o;
  reg [12:0] sdram_0__a__o = 13'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg [12:0] \sdram_0__a__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__ba__o;
  reg [1:0] sdram_0__ba__o = 2'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg [1:0] \sdram_0__ba__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cas__o;
  reg sdram_0__cas__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \sdram_0__cas__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk_en__o;
  reg sdram_0__clk_en__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \sdram_0__clk_en__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cs__o;
  reg sdram_0__cs__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \sdram_0__cs__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [15:0] sdram_0__dq__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [15:0] sdram_0__dq__o;
  reg [15:0] sdram_0__dq__o = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg [15:0] \sdram_0__dq__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__dq__oe;
  reg sdram_0__dq__oe = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \sdram_0__dq__oe$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__dqm__o;
  reg [1:0] sdram_0__dqm__o = 2'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg [1:0] \sdram_0__dqm__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__ras__o;
  reg sdram_0__ras__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \sdram_0__ras__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__we__o;
  reg sdram_0__we__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \sdram_0__we__o$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input ui__bus_is_refresh_not_readwrite;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input ui__readwrite__clk_en;
  (* enum_base_type = "sdram_cmds" *)
  (* enum_value_0000 = "CMD_DESL" *)
  (* enum_value_0001 = "CMD_NOP" *)
  (* enum_value_0010 = "CMD_BST" *)
  (* enum_value_0011 = "CMD_READ" *)
  (* enum_value_0100 = "CMD_READ_AP" *)
  (* enum_value_0101 = "CMD_WRITE" *)
  (* enum_value_0110 = "CMD_WRITE_AP" *)
  (* enum_value_0111 = "CMD_ACT" *)
  (* enum_value_1000 = "CMD_PRE" *)
  (* enum_value_1001 = "CMD_PALL" *)
  (* enum_value_1010 = "CMD_REF" *)
  (* enum_value_1011 = "CMD_SELF" *)
  (* enum_value_1100 = "CMD_MRS" *)
  (* enum_value_1101 = "CMD_ILLEGAL" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input [3:0] ui__readwrite__cmd;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input ui__readwrite__dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output [12:0] ui__readwrite__rw_cipo__a;
  reg [12:0] ui__readwrite__rw_cipo__a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output [21:0] ui__readwrite__rw_cipo__addr;
  reg [21:0] ui__readwrite__rw_cipo__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output [1:0] ui__readwrite__rw_cipo__ba;
  reg [1:0] ui__readwrite__rw_cipo__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output [15:0] ui__readwrite__rw_cipo__dq;
  reg [15:0] ui__readwrite__rw_cipo__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output ui__readwrite__rw_cipo__dq_oen;
  reg ui__readwrite__rw_cipo__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output ui__readwrite__rw_cipo__read_active;
  reg ui__readwrite__rw_cipo__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input [12:0] ui__readwrite__rw_copi__a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input [21:0] ui__readwrite__rw_copi__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input [1:0] ui__readwrite__rw_copi__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input [15:0] ui__readwrite__rw_copi__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input ui__readwrite__rw_copi__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input ui__readwrite__rw_copi__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input ui__refresh__clk_en;
  (* enum_base_type = "sdram_cmds" *)
  (* enum_value_0000 = "CMD_DESL" *)
  (* enum_value_0001 = "CMD_NOP" *)
  (* enum_value_0010 = "CMD_BST" *)
  (* enum_value_0011 = "CMD_READ" *)
  (* enum_value_0100 = "CMD_READ_AP" *)
  (* enum_value_0101 = "CMD_WRITE" *)
  (* enum_value_0110 = "CMD_WRITE_AP" *)
  (* enum_value_0111 = "CMD_ACT" *)
  (* enum_value_1000 = "CMD_PRE" *)
  (* enum_value_1001 = "CMD_PALL" *)
  (* enum_value_1010 = "CMD_REF" *)
  (* enum_value_1011 = "CMD_SELF" *)
  (* enum_value_1100 = "CMD_MRS" *)
  (* enum_value_1101 = "CMD_ILLEGAL" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input [3:0] ui__refresh__cmd;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input ui__refresh__dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output [12:0] ui__refresh__rw_cipo__a;
  reg [12:0] ui__refresh__rw_cipo__a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output [21:0] ui__refresh__rw_cipo__addr;
  reg [21:0] ui__refresh__rw_cipo__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output [1:0] ui__refresh__rw_cipo__ba;
  reg [1:0] ui__refresh__rw_cipo__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output [15:0] ui__refresh__rw_cipo__dq;
  reg [15:0] ui__refresh__rw_cipo__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output ui__refresh__rw_cipo__dq_oen;
  reg ui__refresh__rw_cipo__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  output ui__refresh__rw_cipo__read_active;
  reg ui__refresh__rw_cipo__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input [12:0] ui__refresh__rw_copi__a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input [21:0] ui__refresh__rw_copi__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input [1:0] ui__refresh__rw_copi__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input [15:0] ui__refresh__rw_copi__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input ui__refresh__rw_copi__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:53" *)
  input ui__refresh__rw_copi__read_active;
  always @(posedge sdram_clk)
    _io__rw_copi__a <= \_io__rw_copi__a$next ;
  always @(posedge sdram_clk)
    _io__rw_copi__ba <= \_io__rw_copi__ba$next ;
  always @(posedge sdram_clk)
    _io__rw_copi__addr <= \_io__rw_copi__addr$next ;
  always @(posedge sdram_clk)
    _ui__rw_cipo__dq <= \_ui__rw_cipo__dq$next ;
  always @(posedge sdram_clk)
    _ui__rw_cipo__dq_oen <= \_ui__rw_cipo__dq_oen$next ;
  always @(posedge sdram_clk)
    _ui__rw_cipo__read_active <= \_ui__rw_cipo__read_active$next ;
  always @(posedge sdram_clk)
    _ui__rw_cipo__a <= \_ui__rw_cipo__a$next ;
  always @(posedge sdram_clk)
    _ui__rw_cipo__ba <= \_ui__rw_cipo__ba$next ;
  always @(posedge sdram_clk)
    _ui__rw_cipo__addr <= \_ui__rw_cipo__addr$next ;
  always @(posedge sdram_clk)
    _io__cs <= \_io__cs$next ;
  assign \$1  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:218" *) sdram_clk;
  always @(posedge sdram_clk)
    _io__ras <= \_io__ras$next ;
  always @(posedge sdram_clk)
    _io__cas <= \_io__cas$next ;
  always @(posedge sdram_clk)
    _io__we <= \_io__we$next ;
  always @(posedge sdram_clk)
    sdram_0__clk_en__o <= \sdram_0__clk_en__o$next ;
  always @(posedge sdram_clk)
    sdram_0__dqm__o <= \sdram_0__dqm__o$next ;
  always @(posedge sdram_clk)
    sdram_0__cs__o <= \sdram_0__cs__o$next ;
  always @(posedge sdram_clk)
    sdram_0__we__o <= \sdram_0__we__o$next ;
  always @(posedge sdram_clk)
    sdram_0__ras__o <= \sdram_0__ras__o$next ;
  always @(posedge sdram_clk)
    sdram_0__cas__o <= \sdram_0__cas__o$next ;
  always @(posedge sdram_clk)
    sdram_0__a__o <= \sdram_0__a__o$next ;
  always @(posedge sdram_clk)
    sdram_0__ba__o <= \sdram_0__ba__o$next ;
  always @(posedge sdram_clk)
    sdram_0__dq__o <= \sdram_0__dq__o$next ;
  always @(posedge sdram_clk)
    sdram_0__dq__oe <= \sdram_0__dq__oe$next ;
  always @(posedge sdram_clk)
    _io__rw_cipo__dq <= \_io__rw_cipo__dq$next ;
  always @(posedge sdram_clk)
    _io__rw_cipo__dq_oen <= \_io__rw_cipo__dq_oen$next ;
  always @(posedge sdram_clk)
    _io__rw_cipo__ba <= \_io__rw_cipo__ba$next ;
  always @(posedge sdram_clk)
    _io__rw_cipo__a <= \_io__rw_cipo__a$next ;
  always @(posedge sdram_clk)
    _io__rw_cipo__read_active <= \_io__rw_cipo__read_active$next ;
  assign \$3  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:273" *) sdram_clk;
  always @(posedge sdram_clk)
    _io__clk_en <= \_io__clk_en$next ;
  always @(posedge sdram_clk)
    _io__dqm <= \_io__dqm$next ;
  always @(posedge sdram_clk)
    _io__rw_copi__dq <= \_io__rw_copi__dq$next ;
  always @(posedge sdram_clk)
    _io__rw_copi__dq_oen <= \_io__rw_copi__dq_oen$next ;
  always @(posedge sdram_clk)
    _io__rw_copi__read_active <= \_io__rw_copi__read_active$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          _ui__cmd = ui__refresh__cmd;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          _ui__cmd = ui__readwrite__cmd;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          _ui__clk_en = ui__refresh__clk_en;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          _ui__clk_en = ui__readwrite__clk_en;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__refresh__rw_cipo__dq_oen = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          ui__refresh__rw_cipo__dq_oen = _ui__rw_cipo__dq_oen;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__refresh__rw_cipo__read_active = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          ui__refresh__rw_cipo__read_active = _ui__rw_cipo__read_active;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__refresh__rw_cipo__a = 13'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          ui__refresh__rw_cipo__a = _ui__rw_cipo__a;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__refresh__rw_cipo__ba = 2'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          ui__refresh__rw_cipo__ba = _ui__rw_cipo__ba;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__refresh__rw_cipo__addr = 22'h000000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          ui__refresh__rw_cipo__addr = _ui__rw_cipo__addr;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__readwrite__rw_cipo__dq = 16'h0000;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          ui__readwrite__rw_cipo__dq = _ui__rw_cipo__dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__readwrite__rw_cipo__dq_oen = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          ui__readwrite__rw_cipo__dq_oen = _ui__rw_cipo__dq_oen;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__readwrite__rw_cipo__read_active = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          ui__readwrite__rw_cipo__read_active = _ui__rw_cipo__read_active;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__readwrite__rw_cipo__a = 13'h0000;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          ui__readwrite__rw_cipo__a = _ui__rw_cipo__a;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__readwrite__rw_cipo__ba = 2'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          ui__readwrite__rw_cipo__ba = _ui__rw_cipo__ba;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          _ui__dqm = ui__refresh__dqm;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          _ui__dqm = ui__readwrite__dqm;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__readwrite__rw_cipo__addr = 22'h000000;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          ui__readwrite__rw_cipo__addr = _ui__rw_cipo__addr;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__clk_en$next  = _ui__clk_en;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__clk_en$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__dqm$next  = _ui__dqm;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__dqm$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__rw_copi__dq$next  = _ui__rw_copi__dq;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__rw_copi__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__rw_copi__dq_oen$next  = _ui__rw_copi__dq_oen;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__rw_copi__dq_oen$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__rw_copi__read_active$next  = _ui__rw_copi__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__rw_copi__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__rw_copi__a$next  = _ui__rw_copi__a;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95" *)
    casez (_ui__cmd)
      /* \amaranth.decoding  = "CMD_DESL/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "CMD_NOP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "CMD_BST/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "CMD_READ/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117" */
      4'h3:
          \_io__rw_copi__a$next [10] = 1'h0;
      /* \amaranth.decoding  = "CMD_READ_AP/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127" */
      4'h4:
          \_io__rw_copi__a$next [10] = 1'h1;
      /* \amaranth.decoding  = "CMD_WRITE/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137" */
      4'h5:
          \_io__rw_copi__a$next [10] = 1'h0;
      /* \amaranth.decoding  = "CMD_WRITE_AP/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147" */
      4'h6:
          \_io__rw_copi__a$next [10] = 1'h1;
      /* \amaranth.decoding  = "CMD_ACT/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "CMD_PRE/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166" */
      4'h8:
          \_io__rw_copi__a$next [10] = 1'h0;
      /* \amaranth.decoding  = "CMD_PALL/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176" */
      4'h9:
          \_io__rw_copi__a$next [10] = 1'h1;
      /* \amaranth.decoding  = "CMD_REF/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185" */
      4'ha:
          /* empty */;
      /* \amaranth.decoding  = "CMD_SELF/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "CMD_MRS/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203" */
      4'hc:
          \_io__rw_copi__a$next [10] = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__rw_copi__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__rw_copi__ba$next  = _ui__rw_copi__ba;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95" *)
    casez (_ui__cmd)
      /* \amaranth.decoding  = "CMD_DESL/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "CMD_NOP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101" */
      4'h1:
          /* empty */;
      /* \amaranth.decoding  = "CMD_BST/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109" */
      4'h2:
          /* empty */;
      /* \amaranth.decoding  = "CMD_READ/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117" */
      4'h3:
          /* empty */;
      /* \amaranth.decoding  = "CMD_READ_AP/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127" */
      4'h4:
          /* empty */;
      /* \amaranth.decoding  = "CMD_WRITE/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137" */
      4'h5:
          /* empty */;
      /* \amaranth.decoding  = "CMD_WRITE_AP/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147" */
      4'h6:
          /* empty */;
      /* \amaranth.decoding  = "CMD_ACT/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157" */
      4'h7:
          /* empty */;
      /* \amaranth.decoding  = "CMD_PRE/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166" */
      4'h8:
          /* empty */;
      /* \amaranth.decoding  = "CMD_PALL/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176" */
      4'h9:
          /* empty */;
      /* \amaranth.decoding  = "CMD_REF/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185" */
      4'ha:
          /* empty */;
      /* \amaranth.decoding  = "CMD_SELF/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194" */
      4'hb:
          /* empty */;
      /* \amaranth.decoding  = "CMD_MRS/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203" */
      4'hc:
          \_io__rw_copi__ba$next  = 2'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__rw_copi__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__rw_copi__addr$next  = _ui__rw_copi__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__rw_copi__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_ui__rw_cipo__dq$next  = _io__rw_cipo__dq;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__rw_cipo__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          _ui__rw_copi__dq = ui__refresh__rw_copi__dq;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          _ui__rw_copi__dq = ui__readwrite__rw_copi__dq;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_ui__rw_cipo__dq_oen$next  = _io__rw_cipo__dq_oen;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__rw_cipo__dq_oen$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_ui__rw_cipo__read_active$next  = _io__rw_cipo__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__rw_cipo__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_ui__rw_cipo__a$next  = _io__rw_cipo__a;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__rw_cipo__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_ui__rw_cipo__ba$next  = _io__rw_cipo__ba;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__rw_cipo__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_ui__rw_cipo__addr$next  = 22'h000000;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__rw_cipo__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__cs$next  = _io__cs;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95" *)
    casez (_ui__cmd)
      /* \amaranth.decoding  = "CMD_DESL/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96" */
      4'h0:
          \_io__cs$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_NOP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101" */
      4'h1:
          \_io__cs$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_BST/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109" */
      4'h2:
          \_io__cs$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_READ/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117" */
      4'h3:
          \_io__cs$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_READ_AP/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127" */
      4'h4:
          \_io__cs$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_WRITE/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137" */
      4'h5:
          \_io__cs$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_WRITE_AP/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147" */
      4'h6:
          \_io__cs$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_ACT/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157" */
      4'h7:
          \_io__cs$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_PRE/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166" */
      4'h8:
          \_io__cs$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_PALL/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176" */
      4'h9:
          \_io__cs$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_REF/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185" */
      4'ha:
          \_io__cs$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_SELF/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194" */
      4'hb:
          \_io__cs$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_MRS/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203" */
      4'hc:
          \_io__cs$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__cs$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__ras$next  = _io__ras;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95" *)
    casez (_ui__cmd)
      /* \amaranth.decoding  = "CMD_DESL/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "CMD_NOP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101" */
      4'h1:
          \_io__ras$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_BST/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109" */
      4'h2:
          \_io__ras$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_READ/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117" */
      4'h3:
          \_io__ras$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_READ_AP/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127" */
      4'h4:
          \_io__ras$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_WRITE/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137" */
      4'h5:
          \_io__ras$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_WRITE_AP/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147" */
      4'h6:
          \_io__ras$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_ACT/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157" */
      4'h7:
          \_io__ras$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_PRE/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166" */
      4'h8:
          \_io__ras$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_PALL/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176" */
      4'h9:
          \_io__ras$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_REF/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185" */
      4'ha:
          \_io__ras$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_SELF/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194" */
      4'hb:
          \_io__ras$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_MRS/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203" */
      4'hc:
          \_io__ras$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__ras$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__cas$next  = _io__cas;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95" *)
    casez (_ui__cmd)
      /* \amaranth.decoding  = "CMD_DESL/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "CMD_NOP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101" */
      4'h1:
          \_io__cas$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_BST/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109" */
      4'h2:
          \_io__cas$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_READ/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117" */
      4'h3:
          \_io__cas$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_READ_AP/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127" */
      4'h4:
          \_io__cas$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_WRITE/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137" */
      4'h5:
          \_io__cas$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_WRITE_AP/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147" */
      4'h6:
          \_io__cas$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_ACT/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157" */
      4'h7:
          \_io__cas$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_PRE/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166" */
      4'h8:
          \_io__cas$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_PALL/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176" */
      4'h9:
          \_io__cas$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_REF/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185" */
      4'ha:
          \_io__cas$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_SELF/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194" */
      4'hb:
          \_io__cas$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_MRS/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203" */
      4'hc:
          \_io__cas$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__cas$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__we$next  = _io__we;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:95" *)
    casez (_ui__cmd)
      /* \amaranth.decoding  = "CMD_DESL/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:96" */
      4'h0:
          /* empty */;
      /* \amaranth.decoding  = "CMD_NOP/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:101" */
      4'h1:
          \_io__we$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_BST/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:109" */
      4'h2:
          \_io__we$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_READ/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:117" */
      4'h3:
          \_io__we$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_READ_AP/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:127" */
      4'h4:
          \_io__we$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_WRITE/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:137" */
      4'h5:
          \_io__we$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_WRITE_AP/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:147" */
      4'h6:
          \_io__we$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_ACT/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:157" */
      4'h7:
          \_io__we$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_PRE/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:166" */
      4'h8:
          \_io__we$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_PALL/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:176" */
      4'h9:
          \_io__we$next  = 1'h1;
      /* \amaranth.decoding  = "CMD_REF/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:185" */
      4'ha:
          \_io__we$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_SELF/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:194" */
      4'hb:
          \_io__we$next  = 1'h0;
      /* \amaranth.decoding  = "CMD_MRS/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:203" */
      4'hc:
          \_io__we$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__we$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          _ui__rw_copi__dq_oen = ui__refresh__rw_copi__dq_oen;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          _ui__rw_copi__dq_oen = ui__readwrite__rw_copi__dq_oen;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \sdram_0__clk_en__o$next  = 1'h1;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \sdram_0__clk_en__o$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \sdram_0__dqm__o$next  = { _io__dqm, _io__dqm };
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \sdram_0__dqm__o$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \sdram_0__cs__o$next  = _io__cs;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \sdram_0__cs__o$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \sdram_0__we__o$next  = _io__we;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \sdram_0__we__o$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \sdram_0__ras__o$next  = _io__ras;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \sdram_0__ras__o$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \sdram_0__cas__o$next  = _io__cas;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \sdram_0__cas__o$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \sdram_0__a__o$next  = _io__rw_copi__a;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \sdram_0__a__o$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \sdram_0__ba__o$next  = _io__rw_copi__ba;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \sdram_0__ba__o$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \sdram_0__dq__o$next  = _io__rw_copi__dq;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \sdram_0__dq__o$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          _ui__rw_copi__read_active = ui__refresh__rw_copi__read_active;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          _ui__rw_copi__read_active = ui__readwrite__rw_copi__read_active;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \sdram_0__dq__oe$next  = _io__rw_copi__dq_oen;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \sdram_0__dq__oe$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__rw_cipo__dq$next  = sdram_0__dq__i;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__rw_cipo__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__rw_cipo__dq_oen$next  = _io__rw_copi__dq_oen;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__rw_cipo__dq_oen$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__rw_cipo__ba$next  = _io__rw_copi__ba;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__rw_cipo__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__rw_cipo__a$next  = _io__rw_copi__a;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__rw_cipo__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    \_io__rw_cipo__read_active$next  = _io__rw_copi__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_io__rw_cipo__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          _ui__rw_copi__a = ui__refresh__rw_copi__a;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          _ui__rw_copi__a = ui__readwrite__rw_copi__a;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          _ui__rw_copi__ba = ui__refresh__rw_copi__ba;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          _ui__rw_copi__ba = ui__readwrite__rw_copi__ba;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          _ui__rw_copi__addr = ui__refresh__rw_copi__addr;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:79" */
      default:
          _ui__rw_copi__addr = ui__readwrite__rw_copi__addr;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$7 ) begin end
    ui__refresh__rw_cipo__dq = 16'h0000;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" *)
    casez (ui__bus_is_refresh_not_readwrite)
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_pin.py:77" */
      1'h1:
          ui__refresh__rw_cipo__dq = _ui__rw_cipo__dq;
    endcase
  end
  assign _io__rw_cipo__addr = 22'h000000;
  assign sdram_0__clk__o = \$3 ;
  assign nsync_clk = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__en" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__en(esp32_spi_0__en__io, esp32_spi_0__en__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__en__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__en__o;
  OB esp32_spi_0__en_0 (
    .I(esp32_spi_0__en__o),
    .O(esp32_spi_0__en__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__gpio0" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__gpio0(esp32_spi_0__gpio0__io, esp32_spi_0__gpio0__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire esp32_spi_0__gpio0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  inout esp32_spi_0__gpio0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__gpio0__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire esp32_spi_0__gpio0__oe;
  BB esp32_spi_0__gpio0_0 (
    .B(esp32_spi_0__gpio0__io),
    .I(esp32_spi_0__gpio0__o),
    .O(esp32_spi_0__gpio0__i),
    .T(1'h1)
  );
  assign esp32_spi_0__gpio0__oe = 1'h0;
  assign \$1  = 1'h1;
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__gpio12_cipo" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__gpio12_cipo(esp32_spi_0__gpio12_cipo__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__gpio12_cipo__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire esp32_spi_0__gpio12_cipo__o;
  OB esp32_spi_0__gpio12_cipo_0 (
    .I(1'h0),
    .O(esp32_spi_0__gpio12_cipo__io)
  );
  assign esp32_spi_0__gpio12_cipo__o = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__gpio16_sclk" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__gpio16_sclk(esp32_spi_0__gpio16_sclk__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire esp32_spi_0__gpio16_sclk__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio16_sclk__io;
  IB esp32_spi_0__gpio16_sclk_0 (
    .I(esp32_spi_0__gpio16_sclk__io),
    .O(esp32_spi_0__gpio16_sclk__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__gpio4_copi" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__gpio4_copi(esp32_spi_0__gpio4_copi__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire esp32_spi_0__gpio4_copi__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio4_copi__io;
  IB esp32_spi_0__gpio4_copi_0 (
    .I(esp32_spi_0__gpio4_copi__io),
    .O(esp32_spi_0__gpio4_copi__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__gpio5_cs" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__gpio5_cs(esp32_spi_0__gpio5_cs__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire esp32_spi_0__gpio5_cs__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464" *)
  wire esp32_spi_0__gpio5_cs__i_n;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio5_cs__io;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465" *) esp32_spi_0__gpio5_cs__i_n;
  IB esp32_spi_0__gpio5_cs_0 (
    .I(esp32_spi_0__gpio5_cs__io),
    .O(esp32_spi_0__gpio5_cs__i_n)
  );
  assign esp32_spi_0__gpio5_cs__i = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__rx" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__rx(esp32_spi_0__rx__io, esp32_spi_0__rx__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output esp32_spi_0__rx__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__rx__io;
  IB esp32_spi_0__rx_0 (
    .I(esp32_spi_0__rx__io),
    .O(esp32_spi_0__rx__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_esp32_spi_0__tx" *)
(* generator = "Amaranth" *)
module pin_esp32_spi_0__tx(esp32_spi_0__tx__io, esp32_spi_0__tx__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__tx__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input esp32_spi_0__tx__o;
  OB esp32_spi_0__tx_0 (
    .I(esp32_spi_0__tx__o),
    .O(esp32_spi_0__tx__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_led_0" *)
(* generator = "Amaranth" *)
module pin_led_0(led_0__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire led_0__o;
  OB led_0_0 (
    .I(1'h0),
    .O(led_0__io)
  );
  assign led_0__o = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top.pin_led_1" *)
(* generator = "Amaranth" *)
module pin_led_1(led_1__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_1__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire led_1__o;
  OB led_1_0 (
    .I(1'h0),
    .O(led_1__io)
  );
  assign led_1__o = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top.pin_led_2" *)
(* generator = "Amaranth" *)
module pin_led_2(led_2__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_2__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire led_2__o;
  OB led_2_0 (
    .I(1'h0),
    .O(led_2__io)
  );
  assign led_2__o = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top.pin_led_3" *)
(* generator = "Amaranth" *)
module pin_led_3(led_3__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_3__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire led_3__o;
  OB led_3_0 (
    .I(1'h0),
    .O(led_3__io)
  );
  assign led_3__o = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top.pin_led_4" *)
(* generator = "Amaranth" *)
module pin_led_4(led_4__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_4__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire led_4__o;
  OB led_4_0 (
    .I(1'h0),
    .O(led_4__io)
  );
  assign led_4__o = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top.pin_led_5" *)
(* generator = "Amaranth" *)
module pin_led_5(led_5__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_5__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire led_5__o;
  OB led_5_0 (
    .I(1'h0),
    .O(led_5__io)
  );
  assign led_5__o = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top.pin_led_6" *)
(* generator = "Amaranth" *)
module pin_led_6(led_6__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_6__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire led_6__o;
  OB led_6_0 (
    .I(1'h0),
    .O(led_6__io)
  );
  assign led_6__o = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top.pin_led_7" *)
(* generator = "Amaranth" *)
module pin_led_7(led_7__io);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_7__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire led_7__o;
  OB led_7_0 (
    .I(1'h0),
    .O(led_7__io)
  );
  assign led_7__o = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__a" *)
(* generator = "Amaranth" *)
module pin_sdram_0__a(sdram_0__a__io, sdram_0__a__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [12:0] sdram_0__a__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [12:0] sdram_0__a__o;
  OB sdram_0__a_0 (
    .I(sdram_0__a__o[0]),
    .O(sdram_0__a__io[0])
  );
  OB sdram_0__a_1 (
    .I(sdram_0__a__o[1]),
    .O(sdram_0__a__io[1])
  );
  OB sdram_0__a_10 (
    .I(sdram_0__a__o[10]),
    .O(sdram_0__a__io[10])
  );
  OB sdram_0__a_11 (
    .I(sdram_0__a__o[11]),
    .O(sdram_0__a__io[11])
  );
  OB sdram_0__a_12 (
    .I(sdram_0__a__o[12]),
    .O(sdram_0__a__io[12])
  );
  OB sdram_0__a_2 (
    .I(sdram_0__a__o[2]),
    .O(sdram_0__a__io[2])
  );
  OB sdram_0__a_3 (
    .I(sdram_0__a__o[3]),
    .O(sdram_0__a__io[3])
  );
  OB sdram_0__a_4 (
    .I(sdram_0__a__o[4]),
    .O(sdram_0__a__io[4])
  );
  OB sdram_0__a_5 (
    .I(sdram_0__a__o[5]),
    .O(sdram_0__a__io[5])
  );
  OB sdram_0__a_6 (
    .I(sdram_0__a__o[6]),
    .O(sdram_0__a__io[6])
  );
  OB sdram_0__a_7 (
    .I(sdram_0__a__o[7]),
    .O(sdram_0__a__io[7])
  );
  OB sdram_0__a_8 (
    .I(sdram_0__a__o[8]),
    .O(sdram_0__a__io[8])
  );
  OB sdram_0__a_9 (
    .I(sdram_0__a__o[9]),
    .O(sdram_0__a__io[9])
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__ba" *)
(* generator = "Amaranth" *)
module pin_sdram_0__ba(sdram_0__ba__io, sdram_0__ba__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [1:0] sdram_0__ba__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [1:0] sdram_0__ba__o;
  OB sdram_0__ba_0 (
    .I(sdram_0__ba__o[0]),
    .O(sdram_0__ba__io[0])
  );
  OB sdram_0__ba_1 (
    .I(sdram_0__ba__o[1]),
    .O(sdram_0__ba__io[1])
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__cas" *)
(* generator = "Amaranth" *)
module pin_sdram_0__cas(sdram_0__cas__io, sdram_0__cas__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__cas__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__cas__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472" *)
  wire sdram_0__cas__o_n;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *) sdram_0__cas__o;
  OB sdram_0__cas_0 (
    .I(sdram_0__cas__o_n),
    .O(sdram_0__cas__io)
  );
  assign sdram_0__cas__o_n = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__clk" *)
(* generator = "Amaranth" *)
module pin_sdram_0__clk(sdram_0__clk__io, sdram_0__clk__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__clk__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__clk__o;
  OB sdram_0__clk_0 (
    .I(sdram_0__clk__o),
    .O(sdram_0__clk__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__clk_en" *)
(* generator = "Amaranth" *)
module pin_sdram_0__clk_en(sdram_0__clk_en__io, sdram_0__clk_en__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__clk_en__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__clk_en__o;
  OB sdram_0__clk_en_0 (
    .I(sdram_0__clk_en__o),
    .O(sdram_0__clk_en__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__cs" *)
(* generator = "Amaranth" *)
module pin_sdram_0__cs(sdram_0__cs__io, sdram_0__cs__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__cs__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__cs__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472" *)
  wire sdram_0__cs__o_n;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *) sdram_0__cs__o;
  OB sdram_0__cs_0 (
    .I(sdram_0__cs__o_n),
    .O(sdram_0__cs__io)
  );
  assign sdram_0__cs__o_n = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__dq" *)
(* generator = "Amaranth" *)
module pin_sdram_0__dq(sdram_0__dq__oe, sdram_0__dq__i, sdram_0__dq__io, sdram_0__dq__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$10 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$100 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$101 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$103 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$105 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$107 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$109 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$111 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$113 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$115 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$117 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$119 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$12 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$121 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$123 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$125 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$127 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$129 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$131 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$133 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$134 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$136 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$138 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$14 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$140 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$142 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$144 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$146 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$148 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$150 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$152 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$154 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$156 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$158 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$16 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$160 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$162 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$164 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$166 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$167 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$169 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$171 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$173 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$175 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$177 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$179 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$18 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$181 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$183 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$185 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$187 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$189 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$191 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$193 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$195 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$197 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$199 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$200 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$202 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$204 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$206 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$208 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$210 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$212 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$214 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$216 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$218 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$22 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$220 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$222 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$224 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$226 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$228 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$230 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$232 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$233 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$235 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$237 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$239 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$241 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$243 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$245 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$247 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$249 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$251 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$253 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$255 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$257 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$259 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$261 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$263 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$265 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$266 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$268 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$270 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$272 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$274 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$276 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$278 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$28 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$280 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$282 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$284 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$286 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$288 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$290 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$292 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$294 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$296 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$298 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$299 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$301 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$303 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$305 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$307 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$309 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$311 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$313 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$315 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$317 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$319 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$321 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$323 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$325 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$327 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$329 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$331 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$332 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$334 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$336 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$338 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$34 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$340 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$342 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$344 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$346 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$348 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$35 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$350 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$352 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$354 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$356 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$358 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$360 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$362 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$364 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$365 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$367 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$369 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$37 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$371 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$373 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$375 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$377 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$379 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$381 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$383 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$385 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$387 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$389 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$39 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$391 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$393 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$395 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$397 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$398 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$400 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$402 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$404 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$406 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$408 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$41 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$410 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$412 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$414 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$416 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$418 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$420 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$422 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$424 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$426 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$428 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$43 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$430 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$431 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$433 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$435 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$437 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$439 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$441 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$443 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$445 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$447 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$449 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$45 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$451 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$453 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$455 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$457 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$459 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$461 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$463 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$464 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$466 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$468 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$47 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$470 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$472 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$474 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$476 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$478 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$480 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$482 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$484 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$486 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$488 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$49 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$490 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$492 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$494 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$496 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$497 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$499 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$501 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$503 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$505 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$507 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$509 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$51 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$511 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$513 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$515 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$517 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$519 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$521 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$523 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$525 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$527 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$53 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$55 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$57 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$59 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$6 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$61 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$63 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$65 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire [15:0] \$67 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$68 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$70 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$72 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$74 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$76 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$78 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$80 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$82 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$84 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$86 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$88 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$90 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$92 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$94 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$96 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *)
  wire \$98 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [15:0] sdram_0__dq__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  inout [15:0] sdram_0__dq__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [15:0] sdram_0__dq__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__dq__oe;
  assign \$101  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$103  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$105  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$107  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$10  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$109  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$111  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$113  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$115  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$117  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$119  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$121  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$123  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$125  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$127  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$12  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$129  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$131  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$134  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$136  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$138  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$140  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$142  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$144  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$146  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$148  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$14  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$150  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$152  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$154  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$156  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$158  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$160  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$162  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$164  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$167  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$16  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$169  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$171  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$173  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$175  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$177  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$179  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$181  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$183  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$185  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$187  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$18  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$189  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$191  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$193  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$195  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$197  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$200  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$202  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$204  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$206  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$208  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$210  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$212  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$214  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$216  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$218  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$220  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$222  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$224  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$226  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$228  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$22  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$230  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$233  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$235  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$237  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$239  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$241  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$243  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$245  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$247  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$24  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$249  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$251  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$253  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$255  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$257  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$259  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$261  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$263  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$266  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$268  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$26  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$270  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$272  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$274  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$276  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$278  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$280  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$282  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$284  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$286  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$288  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$28  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$290  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$292  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$294  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$296  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$2  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$299  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$301  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$303  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$305  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$307  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$30  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$309  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$311  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$313  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$315  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$317  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$319  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$321  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$323  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$325  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$327  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$329  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$332  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$334  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$336  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$338  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$340  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$342  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$344  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$346  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$348  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$350  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$352  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$354  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$356  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$358  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$35  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$360  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$362  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$365  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$367  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$369  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$371  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$373  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$375  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$377  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$37  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$379  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$381  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$383  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$385  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$387  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$389  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$391  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$393  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$395  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$398  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$39  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$400  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$402  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$404  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$406  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$408  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$410  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$412  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$414  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$416  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$418  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$41  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$420  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$422  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$424  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$426  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$428  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$431  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$433  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$435  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$437  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$43  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$439  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$441  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$443  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$445  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$447  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$449  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$451  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$453  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$455  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$457  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$45  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$459  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$461  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$464  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$466  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$468  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$470  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$472  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$474  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$476  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$478  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$47  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$480  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$482  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$484  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$486  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$488  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$490  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$492  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$494  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$497  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$4  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$49  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$499  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$501  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$503  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$505  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$507  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$509  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$511  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$513  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$515  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$517  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$51  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$519  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$521  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$523  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$525  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$527  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$53  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$55  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$57  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$59  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$61  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$63  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$65  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$68  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$6  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$70  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$72  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$74  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$76  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$78  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$80  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$82  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$84  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$86  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$88  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$8  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$90  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$92  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$94  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$96  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  assign \$98  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531" *) sdram_0__dq__oe;
  BB sdram_0__dq_0 (
    .B(sdram_0__dq__io[0]),
    .I(sdram_0__dq__o[0]),
    .O(sdram_0__dq__i[0]),
    .T(\$1 [0])
  );
  BB sdram_0__dq_1 (
    .B(sdram_0__dq__io[1]),
    .I(sdram_0__dq__o[1]),
    .O(sdram_0__dq__i[1]),
    .T(\$34 [1])
  );
  BB sdram_0__dq_10 (
    .B(sdram_0__dq__io[10]),
    .I(sdram_0__dq__o[10]),
    .O(sdram_0__dq__i[10]),
    .T(\$331 [10])
  );
  BB sdram_0__dq_11 (
    .B(sdram_0__dq__io[11]),
    .I(sdram_0__dq__o[11]),
    .O(sdram_0__dq__i[11]),
    .T(\$364 [11])
  );
  BB sdram_0__dq_12 (
    .B(sdram_0__dq__io[12]),
    .I(sdram_0__dq__o[12]),
    .O(sdram_0__dq__i[12]),
    .T(\$397 [12])
  );
  BB sdram_0__dq_13 (
    .B(sdram_0__dq__io[13]),
    .I(sdram_0__dq__o[13]),
    .O(sdram_0__dq__i[13]),
    .T(\$430 [13])
  );
  BB sdram_0__dq_14 (
    .B(sdram_0__dq__io[14]),
    .I(sdram_0__dq__o[14]),
    .O(sdram_0__dq__i[14]),
    .T(\$463 [14])
  );
  BB sdram_0__dq_15 (
    .B(sdram_0__dq__io[15]),
    .I(sdram_0__dq__o[15]),
    .O(sdram_0__dq__i[15]),
    .T(\$496 [15])
  );
  BB sdram_0__dq_2 (
    .B(sdram_0__dq__io[2]),
    .I(sdram_0__dq__o[2]),
    .O(sdram_0__dq__i[2]),
    .T(\$67 [2])
  );
  BB sdram_0__dq_3 (
    .B(sdram_0__dq__io[3]),
    .I(sdram_0__dq__o[3]),
    .O(sdram_0__dq__i[3]),
    .T(\$100 [3])
  );
  BB sdram_0__dq_4 (
    .B(sdram_0__dq__io[4]),
    .I(sdram_0__dq__o[4]),
    .O(sdram_0__dq__i[4]),
    .T(\$133 [4])
  );
  BB sdram_0__dq_5 (
    .B(sdram_0__dq__io[5]),
    .I(sdram_0__dq__o[5]),
    .O(sdram_0__dq__i[5]),
    .T(\$166 [5])
  );
  BB sdram_0__dq_6 (
    .B(sdram_0__dq__io[6]),
    .I(sdram_0__dq__o[6]),
    .O(sdram_0__dq__i[6]),
    .T(\$199 [6])
  );
  BB sdram_0__dq_7 (
    .B(sdram_0__dq__io[7]),
    .I(sdram_0__dq__o[7]),
    .O(sdram_0__dq__i[7]),
    .T(\$232 [7])
  );
  BB sdram_0__dq_8 (
    .B(sdram_0__dq__io[8]),
    .I(sdram_0__dq__o[8]),
    .O(sdram_0__dq__i[8]),
    .T(\$265 [8])
  );
  BB sdram_0__dq_9 (
    .B(sdram_0__dq__io[9]),
    .I(sdram_0__dq__o[9]),
    .O(sdram_0__dq__i[9]),
    .T(\$298 [9])
  );
  assign \$1  = { \$2 , \$4 , \$6 , \$8 , \$10 , \$12 , \$14 , \$16 , \$18 , \$20 , \$22 , \$24 , \$26 , \$28 , \$30 , \$32  };
  assign \$34  = { \$35 , \$37 , \$39 , \$41 , \$43 , \$45 , \$47 , \$49 , \$51 , \$53 , \$55 , \$57 , \$59 , \$61 , \$63 , \$65  };
  assign \$67  = { \$68 , \$70 , \$72 , \$74 , \$76 , \$78 , \$80 , \$82 , \$84 , \$86 , \$88 , \$90 , \$92 , \$94 , \$96 , \$98  };
  assign \$100  = { \$101 , \$103 , \$105 , \$107 , \$109 , \$111 , \$113 , \$115 , \$117 , \$119 , \$121 , \$123 , \$125 , \$127 , \$129 , \$131  };
  assign \$133  = { \$134 , \$136 , \$138 , \$140 , \$142 , \$144 , \$146 , \$148 , \$150 , \$152 , \$154 , \$156 , \$158 , \$160 , \$162 , \$164  };
  assign \$166  = { \$167 , \$169 , \$171 , \$173 , \$175 , \$177 , \$179 , \$181 , \$183 , \$185 , \$187 , \$189 , \$191 , \$193 , \$195 , \$197  };
  assign \$199  = { \$200 , \$202 , \$204 , \$206 , \$208 , \$210 , \$212 , \$214 , \$216 , \$218 , \$220 , \$222 , \$224 , \$226 , \$228 , \$230  };
  assign \$232  = { \$233 , \$235 , \$237 , \$239 , \$241 , \$243 , \$245 , \$247 , \$249 , \$251 , \$253 , \$255 , \$257 , \$259 , \$261 , \$263  };
  assign \$265  = { \$266 , \$268 , \$270 , \$272 , \$274 , \$276 , \$278 , \$280 , \$282 , \$284 , \$286 , \$288 , \$290 , \$292 , \$294 , \$296  };
  assign \$298  = { \$299 , \$301 , \$303 , \$305 , \$307 , \$309 , \$311 , \$313 , \$315 , \$317 , \$319 , \$321 , \$323 , \$325 , \$327 , \$329  };
  assign \$331  = { \$332 , \$334 , \$336 , \$338 , \$340 , \$342 , \$344 , \$346 , \$348 , \$350 , \$352 , \$354 , \$356 , \$358 , \$360 , \$362  };
  assign \$364  = { \$365 , \$367 , \$369 , \$371 , \$373 , \$375 , \$377 , \$379 , \$381 , \$383 , \$385 , \$387 , \$389 , \$391 , \$393 , \$395  };
  assign \$397  = { \$398 , \$400 , \$402 , \$404 , \$406 , \$408 , \$410 , \$412 , \$414 , \$416 , \$418 , \$420 , \$422 , \$424 , \$426 , \$428  };
  assign \$430  = { \$431 , \$433 , \$435 , \$437 , \$439 , \$441 , \$443 , \$445 , \$447 , \$449 , \$451 , \$453 , \$455 , \$457 , \$459 , \$461  };
  assign \$463  = { \$464 , \$466 , \$468 , \$470 , \$472 , \$474 , \$476 , \$478 , \$480 , \$482 , \$484 , \$486 , \$488 , \$490 , \$492 , \$494  };
  assign \$496  = { \$497 , \$499 , \$501 , \$503 , \$505 , \$507 , \$509 , \$511 , \$513 , \$515 , \$517 , \$519 , \$521 , \$523 , \$525 , \$527  };
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__dqm" *)
(* generator = "Amaranth" *)
module pin_sdram_0__dqm(sdram_0__dqm__io, sdram_0__dqm__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [1:0] sdram_0__dqm__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [1:0] sdram_0__dqm__o;
  OB sdram_0__dqm_0 (
    .I(sdram_0__dqm__o[0]),
    .O(sdram_0__dqm__io[0])
  );
  OB sdram_0__dqm_1 (
    .I(sdram_0__dqm__o[1]),
    .O(sdram_0__dqm__io[1])
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__ras" *)
(* generator = "Amaranth" *)
module pin_sdram_0__ras(sdram_0__ras__io, sdram_0__ras__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__ras__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__ras__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472" *)
  wire sdram_0__ras__o_n;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *) sdram_0__ras__o;
  OB sdram_0__ras_0 (
    .I(sdram_0__ras__o_n),
    .O(sdram_0__ras__io)
  );
  assign sdram_0__ras__o_n = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_sdram_0__we" *)
(* generator = "Amaranth" *)
module pin_sdram_0__we(sdram_0__we__io, sdram_0__we__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__we__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input sdram_0__we__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472" *)
  wire sdram_0__we__o_n;
  assign \$1  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473" *) sdram_0__we__o;
  OB sdram_0__we_0 (
    .I(sdram_0__we__o_n),
    .O(sdram_0__we__io)
  );
  assign sdram_0__we__o_n = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.pin_uart_0__dtr" *)
(* generator = "Amaranth" *)
module pin_uart_0__dtr(uart_0__dtr__io, uart_0__dtr__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output uart_0__dtr__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__dtr__io;
  IB uart_0__dtr_0 (
    .I(uart_0__dtr__io),
    .O(uart_0__dtr__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_uart_0__rts" *)
(* generator = "Amaranth" *)
module pin_uart_0__rts(uart_0__rts__io, uart_0__rts__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output uart_0__rts__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__rts__io;
  IB uart_0__rts_0 (
    .I(uart_0__rts__io),
    .O(uart_0__rts__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_uart_0__rx" *)
(* generator = "Amaranth" *)
module pin_uart_0__rx(uart_0__rx__io, uart_0__rx__i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output uart_0__rx__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__rx__io;
  IB uart_0__rx_0 (
    .I(uart_0__rx__io),
    .O(uart_0__rx__i)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_uart_0__tx" *)
(* generator = "Amaranth" *)
module pin_uart_0__tx(uart_0__tx__io, uart_0__tx__o);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output uart_0__tx__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input uart_0__tx__o;
  OB uart_0__tx_0 (
    .I(uart_0__tx__o),
    .O(uart_0__tx__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_src_async.produce_cdc" *)
(* generator = "Amaranth" *)
module produce_cdc(sdram_clk, produce_w_gry, produce_r_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  output [2:0] produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  input [2:0] produce_w_gry;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [2:0] stage0 = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [2:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [2:0] stage1 = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [2:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage0 <= \stage0$next ;
  always @(posedge sdram_clk)
    stage1 <= \stage1$next ;
  assign produce_r_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = produce_w_gry;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_dst_async.produce_cdc" *)
(* generator = "Amaranth" *)
module \produce_cdc$2 (sdram_clk, produce_w_gry, produce_r_gry, sdram_rst);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345" *)
  output [2:0] produce_r_gry;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344" *)
  input [2:0] produce_w_gry;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [2:0] stage0 = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [2:0] \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  reg [2:0] stage1 = 3'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89" *)
  wire [2:0] \stage1$next ;
  always @(posedge sdram_clk)
    stage0 <= \stage0$next ;
  always @(posedge sdram_clk)
    stage1 <= \stage1$next ;
  assign produce_r_gry = stage1;
  assign \stage1$next  = stage0;
  assign \stage0$next  = produce_w_gry;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_src_async.produce_dec" *)
(* generator = "Amaranth" *)
module produce_dec(o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [2:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [2:0] o;
  assign \$1  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$3  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign o[0] = \$3 ;
  assign o[1] = \$1 ;
  assign o[2] = i[2];
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_dst_async.produce_dec" *)
(* generator = "Amaranth" *)
module \produce_dec$6 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [2:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [2:0] o;
  assign \$1  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$3  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign o[0] = \$3 ;
  assign o[1] = \$1 ;
  assign o[2] = i[2];
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_src_async.produce_enc" *)
(* generator = "Amaranth" *)
module produce_enc(o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [2:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [2:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [2:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[2:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_dst_async.produce_enc" *)
(* generator = "Amaranth" *)
module \produce_enc$1 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *)
  wire [2:0] \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149" *)
  input [2:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150" *)
  output [2:0] o;
  assign \$1  = i ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154" *) i[2:1];
  assign o = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.readwriter" *)
(* generator = "Amaranth" *)
module readwriter(clk, sdram_rst, sdram_clk, ui__rw_copi__task, ui__rw_copi__addr, ui__rw_copi__w_data, ui__r_cipo__read_active, ui__r_cipo__addr, ui__r_cipo__r_data, ui__in_progress, controller_pin_ui__cmd, controller_pin_ui__clk_en, controller_pin_ui__dqm, controller_pin_ui__rw_copi__dq, controller_pin_ui__rw_copi__dq_oen, controller_pin_ui__rw_copi__read_active, controller_pin_ui__rw_copi__a, controller_pin_ui__rw_copi__ba, controller_pin_ui__rw_copi__addr, controller_pin_ui__rw_cipo__dq, controller_pin_ui__rw_cipo__dq_oen
, controller_pin_ui__rw_cipo__read_active, controller_pin_ui__rw_cipo__a, controller_pin_ui__rw_cipo__ba, controller_pin_ui__rw_cipo__addr, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$8  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$1 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$101 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$103 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$105 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$107 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$109 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$11 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$111 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$113 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$115 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$117 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$119 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$121 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$123 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194" *)
  wire [12:0] \$125 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *)
  wire [12:0] \$127 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *)
  wire [12:0] \$129 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$13 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$131 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$133 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$135 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$137 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$139 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194" *)
  wire [12:0] \$141 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *)
  wire [12:0] \$143 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *)
  wire [12:0] \$145 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$147 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$149 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$15 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$151 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$153 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$155 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194" *)
  wire [12:0] \$157 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *)
  wire [12:0] \$159 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *)
  wire [12:0] \$161 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$163 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$165 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$167 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$169 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$17 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$171 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194" *)
  wire [12:0] \$173 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *)
  wire [12:0] \$175 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *)
  wire [12:0] \$177 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$179 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$181 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$183 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$185 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$187 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *)
  wire \$189 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$19 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" *)
  wire \$191 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$194 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$196 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$198 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$200 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$202 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *)
  wire \$205 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *)
  wire \$206 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$209 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$21 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$211 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$213 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$215 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$217 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *)
  wire \$219 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" *)
  wire \$221 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$224 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$226 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$228 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$23 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$230 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$232 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *)
  wire \$235 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *)
  wire \$236 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$239 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$241 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$243 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$245 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$247 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *)
  wire \$249 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$25 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" *)
  wire \$251 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$254 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$256 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$258 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$260 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$262 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *)
  wire \$265 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *)
  wire \$266 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$269 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$27 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$271 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$273 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$275 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$277 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *)
  wire \$279 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" *)
  wire \$281 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$29 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$3 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$31 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$33 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$35 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$37 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$39 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:232" *)
  wire \$41 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:233" *)
  wire \$46 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$5 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:234" *)
  wire \$51 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:235" *)
  wire \$56 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$61 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$63 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$65 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$67 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$69 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$7 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *)
  wire \$71 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *)
  wire \$72 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$75 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$77 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$79 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$81 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$83 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$85 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$87 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$89 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$9 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$91 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$93 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$95 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$97 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire \$99 ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [21:0] \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$1  = 22'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [21:0] \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$1$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [21:0] \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$2  = 22'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [21:0] \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$2$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [21:0] \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$3  = 22'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [21:0] \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$3$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [21:0] \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$4  = 22'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [21:0] \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$4$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:183" *)
  reg [21:0] \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$5  = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:183" *)
  wire [21:0] \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$5$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [21:0] \$sample$s$_ui__rw_copi__addr$sync$1  = 22'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [21:0] \$sample$s$_ui__rw_copi__addr$sync$1$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [21:0] \$sample$s$_ui__rw_copi__addr$sync$2  = 22'h000000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [21:0] \$sample$s$_ui__rw_copi__addr$sync$2$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:340" *)
  reg [21:0] \$sample$s$_ui__rw_copi__addr$sync$3  = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:340" *)
  wire [21:0] \$sample$s$_ui__rw_copi__addr$sync$3$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  reg [1:0] \$sample$s$_ui__rw_copi__task$sync$1  = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
  wire [1:0] \$sample$s$_ui__rw_copi__task$sync$1$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [1:0] \$sample$s$_ui__rw_copi__task$sync$2  = 2'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [1:0] \$sample$s$_ui__rw_copi__task$sync$2$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" *)
  reg [1:0] \$sample$s$_ui__rw_copi__task$sync$3  = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" *)
  wire [1:0] \$sample$s$_ui__rw_copi__task$sync$3$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [8:0] \$sample$s$col$sync$1  = 9'h000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [8:0] \$sample$s$col$sync$1$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [8:0] \$sample$s$col$sync$2  = 9'h000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [8:0] \$sample$s$col$sync$2$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *)
  reg [8:0] \$sample$s$col$sync$3  = 9'h000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *)
  wire [8:0] \$sample$s$col$sync$3$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [15:0] \$sample$s$data$sync$1  = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [15:0] \$sample$s$data$sync$1$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  reg [15:0] \$sample$s$data$sync$2  = 16'h0000;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572" *)
  wire [15:0] \$sample$s$data$sync$2$next ;
  (* \amaranth.sample_reg  = 32'd1 *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:303" *)
  reg [15:0] \$sample$s$data$sync$3  = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:303" *)
  wire [15:0] \$sample$s$data$sync$3$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg _controller_pin_ui__clk_en = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg \_controller_pin_ui__clk_en$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [3:0] _controller_pin_ui__cmd = 4'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [3:0] \_controller_pin_ui__cmd$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  wire _controller_pin_ui__dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [12:0] _controller_pin_ui__rw_cipo__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [12:0] \_controller_pin_ui__rw_cipo__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [21:0] _controller_pin_ui__rw_cipo__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [21:0] \_controller_pin_ui__rw_cipo__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [1:0] _controller_pin_ui__rw_cipo__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [1:0] \_controller_pin_ui__rw_cipo__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [15:0] _controller_pin_ui__rw_cipo__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [15:0] \_controller_pin_ui__rw_cipo__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg _controller_pin_ui__rw_cipo__dq_oen = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg \_controller_pin_ui__rw_cipo__dq_oen$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg _controller_pin_ui__rw_cipo__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg \_controller_pin_ui__rw_cipo__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [12:0] _controller_pin_ui__rw_copi__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [12:0] \_controller_pin_ui__rw_copi__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [21:0] _controller_pin_ui__rw_copi__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [21:0] \_controller_pin_ui__rw_copi__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [1:0] _controller_pin_ui__rw_copi__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [1:0] \_controller_pin_ui__rw_copi__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [15:0] _controller_pin_ui__rw_copi__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  reg [15:0] \_controller_pin_ui__rw_copi__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  wire _controller_pin_ui__rw_copi__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:165" *)
  wire _controller_pin_ui__rw_copi__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  wire _ui__in_progress;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg [21:0] _ui__r_cipo__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg [21:0] \_ui__r_cipo__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg [15:0] _ui__r_cipo__r_data = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg [15:0] \_ui__r_cipo__r_data$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg _ui__r_cipo__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg \_ui__r_cipo__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg [21:0] _ui__rw_copi__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg [21:0] \_ui__rw_copi__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg [1:0] _ui__rw_copi__task = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg [1:0] \_ui__rw_copi__task$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg [15:0] _ui__rw_copi__w_data = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:164" *)
  reg [15:0] \_ui__rw_copi__w_data$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:230" *)
  wire adding_to_readback_bus;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:196" *)
  reg [1:0] bank = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:196" *)
  reg [1:0] \bank$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:202" *)
  reg [2:0] burst_index = 3'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:202" *)
  reg [2:0] \burst_index$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52" *)
  input clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg cmd_and_addr_bus = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \cmd_and_addr_bus$193  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \cmd_and_addr_bus$193$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \cmd_and_addr_bus$223  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \cmd_and_addr_bus$223$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \cmd_and_addr_bus$253  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \cmd_and_addr_bus$253$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \cmd_and_addr_bus$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:195" *)
  reg [8:0] col = 9'h000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:195" *)
  reg [8:0] \col$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  output controller_pin_ui__clk_en;
  reg controller_pin_ui__clk_en = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg \controller_pin_ui__clk_en$next ;
  (* enum_base_type = "sdram_cmds" *)
  (* enum_value_0000 = "CMD_DESL" *)
  (* enum_value_0001 = "CMD_NOP" *)
  (* enum_value_0010 = "CMD_BST" *)
  (* enum_value_0011 = "CMD_READ" *)
  (* enum_value_0100 = "CMD_READ_AP" *)
  (* enum_value_0101 = "CMD_WRITE" *)
  (* enum_value_0110 = "CMD_WRITE_AP" *)
  (* enum_value_0111 = "CMD_ACT" *)
  (* enum_value_1000 = "CMD_PRE" *)
  (* enum_value_1001 = "CMD_PALL" *)
  (* enum_value_1010 = "CMD_REF" *)
  (* enum_value_1011 = "CMD_SELF" *)
  (* enum_value_1100 = "CMD_MRS" *)
  (* enum_value_1101 = "CMD_ILLEGAL" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  output [3:0] controller_pin_ui__cmd;
  reg [3:0] controller_pin_ui__cmd = 4'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [3:0] \controller_pin_ui__cmd$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  output controller_pin_ui__dqm;
  reg controller_pin_ui__dqm = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg \controller_pin_ui__dqm$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  input [12:0] controller_pin_ui__rw_cipo__a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  input [21:0] controller_pin_ui__rw_cipo__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  input [1:0] controller_pin_ui__rw_cipo__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  input [15:0] controller_pin_ui__rw_cipo__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  input controller_pin_ui__rw_cipo__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  input controller_pin_ui__rw_cipo__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  output [12:0] controller_pin_ui__rw_copi__a;
  reg [12:0] controller_pin_ui__rw_copi__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [12:0] \controller_pin_ui__rw_copi__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  output [21:0] controller_pin_ui__rw_copi__addr;
  reg [21:0] controller_pin_ui__rw_copi__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [21:0] \controller_pin_ui__rw_copi__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  output [1:0] controller_pin_ui__rw_copi__ba;
  reg [1:0] controller_pin_ui__rw_copi__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [1:0] \controller_pin_ui__rw_copi__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  output [15:0] controller_pin_ui__rw_copi__dq;
  reg [15:0] controller_pin_ui__rw_copi__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg [15:0] \controller_pin_ui__rw_copi__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  output controller_pin_ui__rw_copi__dq_oen;
  reg controller_pin_ui__rw_copi__dq_oen = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg \controller_pin_ui__rw_copi__dq_oen$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  output controller_pin_ui__rw_copi__read_active;
  reg controller_pin_ui__rw_copi__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:144" *)
  reg \controller_pin_ui__rw_copi__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:197" *)
  reg [15:0] data = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:197" *)
  reg [15:0] \data$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg data_bus = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \data_bus$204  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \data_bus$204$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \data_bus$234  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \data_bus$234$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \data_bus$264  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \data_bus$264$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \data_bus$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg dqm = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \dqm$47  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \dqm$47$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \dqm$48  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \dqm$48$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \dqm$49  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \dqm$49$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \dqm$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg in_progress = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \in_progress$57  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \in_progress$57$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \in_progress$58  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \in_progress$58$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \in_progress$59  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \in_progress$59$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \in_progress$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \read_active$52  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \read_active$52$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \read_active$53  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \read_active$53$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \read_active$54  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \read_active$54$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg readback_bus = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \readback_bus$42  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \readback_bus$42$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \readback_bus$43  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \readback_bus$43$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \readback_bus$44  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \readback_bus$44$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:221" *)
  reg \readback_bus$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194" *)
  reg [10:0] row = 11'h000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194" *)
  reg [10:0] \row$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52" *)
  input rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
  reg [4:0] rw_bank_0_fsm_state = 5'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
  reg [4:0] \rw_bank_0_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
  reg [4:0] rw_bank_1_fsm_state = 5'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
  reg [4:0] \rw_bank_1_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
  reg [4:0] rw_bank_2_fsm_state = 5'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
  reg [4:0] \rw_bank_2_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
  reg [4:0] rw_bank_3_fsm_state = 5'h00;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
  reg [4:0] \rw_bank_3_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  output ui__in_progress;
  reg ui__in_progress = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  reg \ui__in_progress$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  output [21:0] ui__r_cipo__addr;
  reg [21:0] ui__r_cipo__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  reg [21:0] \ui__r_cipo__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  output [15:0] ui__r_cipo__r_data;
  reg [15:0] ui__r_cipo__r_data = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  reg [15:0] \ui__r_cipo__r_data$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  output ui__r_cipo__read_active;
  reg ui__r_cipo__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  reg \ui__r_cipo__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  input [21:0] ui__rw_copi__addr;
  (* enum_base_type = "rw_cmds" *)
  (* enum_value_00 = "RW_IDLE" *)
  (* enum_value_01 = "RW_READ" *)
  (* enum_value_10 = "RW_WRITE" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  input [1:0] ui__rw_copi__task;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:143" *)
  input [15:0] ui__rw_copi__w_data;
  assign \$9  = \$5  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$7 ;
  assign \$99  = \$95  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$97 ;
  assign \$101  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$103  = \$99  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$101 ;
  assign \$105  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 2'h3;
  assign \$107  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$109  = \$105  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$107 ;
  assign \$111  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$113  = \$109  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$111 ;
  assign \$115  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) bank;
  assign \$117  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$11  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 1'h1;
  assign \$119  = \$115  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$117 ;
  assign \$121  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$123  = \$119  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$121 ;
  assign \$125  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194" *) row;
  assign \$127  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *) \$sample$s$col$sync$3 ;
  assign \$129  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *) \$sample$s$col$sync$3 ;
  assign \$131  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 1'h1;
  assign \$133  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$135  = \$131  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$133 ;
  assign \$137  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$13  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$139  = \$135  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$137 ;
  assign \$141  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194" *) row;
  assign \$143  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *) \$sample$s$col$sync$3 ;
  assign \$145  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *) \$sample$s$col$sync$3 ;
  assign \$147  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 2'h2;
  assign \$149  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$151  = \$147  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$149 ;
  assign \$153  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$155  = \$151  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$153 ;
  assign \$157  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194" *) row;
  assign \$15  = \$11  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$13 ;
  assign \$159  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *) \$sample$s$col$sync$3 ;
  assign \$161  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *) \$sample$s$col$sync$3 ;
  assign \$163  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 2'h3;
  assign \$165  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$167  = \$163  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$165 ;
  assign \$169  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$171  = \$167  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$169 ;
  assign \$173  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:194" *) row;
  assign \$175  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *) \$sample$s$col$sync$3 ;
  assign \$177  = + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:324" *) \$sample$s$col$sync$3 ;
  assign \$17  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$179  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) bank;
  assign \$181  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$183  = \$179  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$181 ;
  assign \$185  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$187  = \$183  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$185 ;
  assign \$189  = \$sample$s$_ui__rw_copi__task$sync$3  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *) 2'h2;
  assign \$191  = \$sample$s$_ui__rw_copi__task$sync$3  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" *) 2'h1;
  assign \$194  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 1'h1;
  assign \$196  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$198  = \$194  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$196 ;
  assign \$1  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) bank;
  assign \$19  = \$15  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$17 ;
  assign \$200  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$202  = \$198  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$200 ;
  assign \$206  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *) rw_bank_1_fsm_state;
  assign \$205  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *) \$206 ;
  assign \$209  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 1'h1;
  assign \$211  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$213  = \$209  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$211 ;
  assign \$215  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$217  = \$213  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$215 ;
  assign \$21  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 2'h2;
  assign \$219  = \$sample$s$_ui__rw_copi__task$sync$3  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *) 2'h2;
  assign \$221  = \$sample$s$_ui__rw_copi__task$sync$3  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" *) 2'h1;
  assign \$224  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 2'h2;
  assign \$226  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$228  = \$224  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$226 ;
  assign \$230  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$232  = \$228  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$230 ;
  assign \$236  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *) rw_bank_2_fsm_state;
  assign \$235  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *) \$236 ;
  assign \$23  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$239  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 2'h2;
  assign \$241  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$243  = \$239  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$241 ;
  assign \$245  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$247  = \$243  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$245 ;
  assign \$249  = \$sample$s$_ui__rw_copi__task$sync$3  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *) 2'h2;
  assign \$251  = \$sample$s$_ui__rw_copi__task$sync$3  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" *) 2'h1;
  assign \$254  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 2'h3;
  assign \$256  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$258  = \$254  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$256 ;
  assign \$25  = \$21  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$23 ;
  assign \$260  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$262  = \$258  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$260 ;
  assign \$266  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *) rw_bank_3_fsm_state;
  assign \$265  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *) \$266 ;
  assign \$269  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 2'h3;
  assign \$271  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$273  = \$269  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$271 ;
  assign \$275  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$277  = \$273  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$275 ;
  assign \$27  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$279  = \$sample$s$_ui__rw_copi__task$sync$3  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *) 2'h2;
  assign \$281  = \$sample$s$_ui__rw_copi__task$sync$3  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" *) 2'h1;
  always @(posedge clk)
    \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$1  <= \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$1$next ;
  always @(posedge clk)
    \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$2  <= \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$2$next ;
  always @(posedge clk)
    \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$3  <= \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$3$next ;
  always @(posedge clk)
    \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$4  <= \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$4$next ;
  always @(posedge clk)
    \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$5  <= \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$5$next ;
  always @(posedge clk)
    \$sample$s$_ui__rw_copi__task$sync$1  <= \$sample$s$_ui__rw_copi__task$sync$1$next ;
  always @(posedge clk)
    \$sample$s$_ui__rw_copi__task$sync$2  <= \$sample$s$_ui__rw_copi__task$sync$2$next ;
  always @(posedge clk)
    \$sample$s$_ui__rw_copi__task$sync$3  <= \$sample$s$_ui__rw_copi__task$sync$3$next ;
  always @(posedge clk)
    \$sample$s$col$sync$1  <= \$sample$s$col$sync$1$next ;
  always @(posedge clk)
    \$sample$s$col$sync$2  <= \$sample$s$col$sync$2$next ;
  always @(posedge clk)
    \$sample$s$col$sync$3  <= \$sample$s$col$sync$3$next ;
  always @(posedge clk)
    \$sample$s$data$sync$1  <= \$sample$s$data$sync$1$next ;
  always @(posedge clk)
    \$sample$s$data$sync$2  <= \$sample$s$data$sync$2$next ;
  always @(posedge clk)
    \$sample$s$data$sync$3  <= \$sample$s$data$sync$3$next ;
  always @(posedge clk)
    \$sample$s$_ui__rw_copi__addr$sync$1  <= \$sample$s$_ui__rw_copi__addr$sync$1$next ;
  always @(posedge clk)
    \$sample$s$_ui__rw_copi__addr$sync$2  <= \$sample$s$_ui__rw_copi__addr$sync$2$next ;
  always @(posedge clk)
    \$sample$s$_ui__rw_copi__addr$sync$3  <= \$sample$s$_ui__rw_copi__addr$sync$3$next ;
  assign \$29  = \$25  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$27 ;
  always @(posedge sdram_clk)
    _controller_pin_ui__cmd <= \_controller_pin_ui__cmd$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__clk_en <= \_controller_pin_ui__clk_en$next ;
  always @(posedge sdram_clk)
    _ui__rw_copi__task <= \_ui__rw_copi__task$next ;
  always @(posedge sdram_clk)
    _ui__rw_copi__addr <= \_ui__rw_copi__addr$next ;
  always @(posedge sdram_clk)
    _ui__rw_copi__w_data <= \_ui__rw_copi__w_data$next ;
  always @(posedge sdram_clk)
    ui__r_cipo__read_active <= \ui__r_cipo__read_active$next ;
  always @(posedge sdram_clk)
    ui__r_cipo__addr <= \ui__r_cipo__addr$next ;
  always @(posedge sdram_clk)
    ui__r_cipo__r_data <= \ui__r_cipo__r_data$next ;
  always @(posedge sdram_clk)
    ui__in_progress <= \ui__in_progress$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__cmd <= \controller_pin_ui__cmd$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__clk_en <= \controller_pin_ui__clk_en$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__dqm <= \controller_pin_ui__dqm$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__dq <= \controller_pin_ui__rw_copi__dq$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__dq_oen <= \controller_pin_ui__rw_copi__dq_oen$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__read_active <= \controller_pin_ui__rw_copi__read_active$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__a <= \controller_pin_ui__rw_copi__a$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__ba <= \controller_pin_ui__rw_copi__ba$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__addr <= \controller_pin_ui__rw_copi__addr$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__dq <= \_controller_pin_ui__rw_cipo__dq$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__dq_oen <= \_controller_pin_ui__rw_cipo__dq_oen$next ;
  assign \$31  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 2'h3;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__read_active <= \_controller_pin_ui__rw_cipo__read_active$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__a <= \_controller_pin_ui__rw_cipo__a$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__ba <= \_controller_pin_ui__rw_cipo__ba$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__addr <= \_controller_pin_ui__rw_cipo__addr$next ;
  always @(posedge sdram_clk)
    _ui__r_cipo__read_active <= \_ui__r_cipo__read_active$next ;
  always @(posedge sdram_clk)
    _ui__r_cipo__addr <= \_ui__r_cipo__addr$next ;
  always @(posedge sdram_clk)
    _ui__r_cipo__r_data <= \_ui__r_cipo__r_data$next ;
  always @(posedge sdram_clk)
    col <= \col$next ;
  always @(posedge sdram_clk)
    bank <= \bank$next ;
  always @(posedge sdram_clk)
    row <= \row$next ;
  always @(posedge sdram_clk)
    data <= \data$next ;
  always @(posedge sdram_clk)
    burst_index <= \burst_index$next ;
  always @(posedge sdram_clk)
    readback_bus <= \readback_bus$next ;
  always @(posedge sdram_clk)
    dqm <= \dqm$next ;
  always @(posedge sdram_clk)
    cmd_and_addr_bus <= \cmd_and_addr_bus$next ;
  always @(posedge sdram_clk)
    data_bus <= \data_bus$next ;
  always @(posedge sdram_clk)
    in_progress <= \in_progress$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_copi__ba <= \_controller_pin_ui__rw_copi__ba$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_copi__a <= \_controller_pin_ui__rw_copi__a$next ;
  always @(posedge sdram_clk)
    rw_bank_0_fsm_state <= \rw_bank_0_fsm_state$next ;
  assign \$33  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_copi__dq <= \_controller_pin_ui__rw_copi__dq$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_copi__addr <= \_controller_pin_ui__rw_copi__addr$next ;
  always @(posedge sdram_clk)
    read_active <= \read_active$next ;
  always @(posedge sdram_clk)
    \readback_bus$42  <= \readback_bus$42$next ;
  always @(posedge sdram_clk)
    \dqm$47  <= \dqm$47$next ;
  always @(posedge sdram_clk)
    \cmd_and_addr_bus$193  <= \cmd_and_addr_bus$193$next ;
  always @(posedge sdram_clk)
    \data_bus$204  <= \data_bus$204$next ;
  always @(posedge sdram_clk)
    \in_progress$57  <= \in_progress$57$next ;
  always @(posedge sdram_clk)
    rw_bank_1_fsm_state <= \rw_bank_1_fsm_state$next ;
  always @(posedge sdram_clk)
    \read_active$52  <= \read_active$52$next ;
  always @(posedge sdram_clk)
    \readback_bus$43  <= \readback_bus$43$next ;
  always @(posedge sdram_clk)
    \dqm$48  <= \dqm$48$next ;
  always @(posedge sdram_clk)
    \cmd_and_addr_bus$223  <= \cmd_and_addr_bus$223$next ;
  always @(posedge sdram_clk)
    \data_bus$234  <= \data_bus$234$next ;
  always @(posedge sdram_clk)
    \in_progress$58  <= \in_progress$58$next ;
  always @(posedge sdram_clk)
    rw_bank_2_fsm_state <= \rw_bank_2_fsm_state$next ;
  always @(posedge sdram_clk)
    \read_active$53  <= \read_active$53$next ;
  always @(posedge sdram_clk)
    \readback_bus$44  <= \readback_bus$44$next ;
  always @(posedge sdram_clk)
    \dqm$49  <= \dqm$49$next ;
  always @(posedge sdram_clk)
    \cmd_and_addr_bus$253  <= \cmd_and_addr_bus$253$next ;
  assign \$35  = \$31  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$33 ;
  always @(posedge sdram_clk)
    \data_bus$264  <= \data_bus$264$next ;
  always @(posedge sdram_clk)
    \in_progress$59  <= \in_progress$59$next ;
  always @(posedge sdram_clk)
    rw_bank_3_fsm_state <= \rw_bank_3_fsm_state$next ;
  always @(posedge sdram_clk)
    \read_active$54  <= \read_active$54$next ;
  assign \$37  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$3  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$39  = \$35  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$37 ;
  assign \$41  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:232" *) { \readback_bus$44 , \readback_bus$43 , \readback_bus$42 , readback_bus };
  assign \$46  = & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:233" *) { \dqm$49 , \dqm$48 , \dqm$47 , dqm };
  assign \$51  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:234" *) { \read_active$54 , \read_active$53 , \read_active$52 , read_active };
  assign \$5  = \$1  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$3 ;
  assign \$56  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:235" *) { \in_progress$59 , \in_progress$58 , \in_progress$57 , in_progress };
  assign \$61  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) bank;
  assign \$63  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$65  = \$61  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$63 ;
  assign \$67  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$69  = \$65  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$67 ;
  assign \$72  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *) rw_bank_0_fsm_state;
  assign \$71  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:254" *) \$72 ;
  assign \$75  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) bank;
  assign \$77  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$7  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$79  = \$75  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$77 ;
  assign \$81  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$83  = \$79  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$81 ;
  assign \$85  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 1'h1;
  assign \$87  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  assign \$89  = \$85  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$87 ;
  assign \$91  = | (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$93  = \$89  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) \$91 ;
  assign \$95  = bank == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) 2'h2;
  assign \$97  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *) burst_index;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__cmd$next  = 4'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$9 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__cmd$next  = 4'h7;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__cmd$next  = 4'h6;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__cmd$next  = 4'h4;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$19 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__cmd$next  = 4'h7;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__cmd$next  = 4'h6;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__cmd$next  = 4'h4;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$29 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__cmd$next  = 4'h7;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__cmd$next  = 4'h6;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__cmd$next  = 4'h4;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$39 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__cmd$next  = 4'h7;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__cmd$next  = 4'h6;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__cmd$next  = 4'h4;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__cmd$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__clk_en$next  = 1'h1;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__clk_en$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \controller_pin_ui__clk_en$next  = _controller_pin_ui__clk_en;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__clk_en$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \controller_pin_ui__dqm$next  = _controller_pin_ui__dqm;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__dqm$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \controller_pin_ui__rw_copi__dq$next  = _controller_pin_ui__rw_copi__dq;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \controller_pin_ui__rw_copi__dq_oen$next  = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__dq_oen$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \controller_pin_ui__rw_copi__read_active$next  = _controller_pin_ui__rw_copi__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \controller_pin_ui__rw_copi__a$next  = _controller_pin_ui__rw_copi__a;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \controller_pin_ui__rw_copi__ba$next  = _controller_pin_ui__rw_copi__ba;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \controller_pin_ui__rw_copi__addr$next  = _controller_pin_ui__rw_copi__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__rw_cipo__dq$next  = controller_pin_ui__rw_cipo__dq;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__rw_cipo__dq_oen$next  = controller_pin_ui__rw_cipo__dq_oen;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__dq_oen$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_ui__rw_copi__task$next  = ui__rw_copi__task;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__rw_copi__task$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__rw_cipo__read_active$next  = controller_pin_ui__rw_cipo__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__rw_cipo__a$next  = controller_pin_ui__rw_cipo__a;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__rw_cipo__ba$next  = controller_pin_ui__rw_cipo__ba;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__rw_cipo__addr$next  = controller_pin_ui__rw_cipo__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_ui__r_cipo__read_active$next  = _controller_pin_ui__rw_cipo__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__r_cipo__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_ui__r_cipo__addr$next  = \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$5 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__r_cipo__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_ui__r_cipo__r_data$next  = _controller_pin_ui__rw_cipo__dq;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__r_cipo__r_data$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    { \row$next , \col$next [8:3], \bank$next , \col$next [2:0] } = _ui__rw_copi__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
        begin
          \col$next  = 9'h000;
          \bank$next  = 2'h0;
          \row$next  = 11'h000;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_ui__rw_copi__addr$next  = ui__rw_copi__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__rw_copi__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \data$next  = _ui__rw_copi__w_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \data$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \burst_index$next  = _ui__rw_copi__addr[2:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \burst_index$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \readback_bus$next  = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readback_bus$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \dqm$next  = 1'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \dqm$next  = 1'h0;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \dqm$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \dqm$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \cmd_and_addr_bus$next  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$69 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \cmd_and_addr_bus$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \cmd_and_addr_bus$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \cmd_and_addr_bus$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \cmd_and_addr_bus$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \data_bus$next  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \data_bus$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \data_bus$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \data_bus$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \data_bus$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \data_bus$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \data_bus$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \data_bus$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \data_bus$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \data_bus$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_ui__rw_copi__w_data$next  = ui__rw_copi__w_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__rw_copi__w_data$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \in_progress$next  = \$71 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \in_progress$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__rw_copi__ba$next  = _controller_pin_ui__rw_copi__ba;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$83 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__rw_copi__ba$next  = 2'h0;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__ba$next  = 2'h0;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__ba$next  = 2'h0;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$93 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__rw_copi__ba$next  = 2'h1;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__ba$next  = 2'h1;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__ba$next  = 2'h1;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$103 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__rw_copi__ba$next  = 2'h2;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__ba$next  = 2'h2;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__ba$next  = 2'h2;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$113 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__rw_copi__ba$next  = 2'h3;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__ba$next  = 2'h3;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__ba$next  = 2'h3;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_copi__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__rw_copi__a$next  = _controller_pin_ui__rw_copi__a;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$123 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__rw_copi__a$next  = \$125 ;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__a$next  = \$127 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__a$next  = \$129 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$139 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__rw_copi__a$next  = \$141 ;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__a$next  = \$143 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__a$next  = \$145 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$155 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__rw_copi__a$next  = \$157 ;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__a$next  = \$159 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__a$next  = \$161 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$171 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \_controller_pin_ui__rw_copi__a$next  = \$173 ;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__a$next  = \$175 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__a$next  = \$177 ;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_copi__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \rw_bank_0_fsm_state$next  = rw_bank_0_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$187 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \rw_bank_0_fsm_state$next  = 5'h01;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          \rw_bank_0_fsm_state$next  = 5'h02;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *)
          casez ({ \$191 , \$189  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" */
            2'b?1:
                \rw_bank_0_fsm_state$next  = 5'h03;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" */
            2'b1?:
                \rw_bank_0_fsm_state$next  = 5'h04;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:277" */
            default:
                \rw_bank_0_fsm_state$next  = 5'h05;
          endcase
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \rw_bank_0_fsm_state$next  = 5'h06;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \rw_bank_0_fsm_state$next  = 5'h07;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \rw_bank_0_fsm_state$next  = 5'h08;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \rw_bank_0_fsm_state$next  = 5'h09;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \rw_bank_0_fsm_state$next  = 5'h0a;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \rw_bank_0_fsm_state$next  = 5'h0b;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \rw_bank_0_fsm_state$next  = 5'h0c;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \rw_bank_0_fsm_state$next  = 5'h00;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \rw_bank_0_fsm_state$next  = 5'h0d;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \rw_bank_0_fsm_state$next  = 5'h0e;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \rw_bank_0_fsm_state$next  = 5'h0f;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \rw_bank_0_fsm_state$next  = 5'h10;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \rw_bank_0_fsm_state$next  = 5'h11;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \rw_bank_0_fsm_state$next  = 5'h12;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \rw_bank_0_fsm_state$next  = 5'h13;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \rw_bank_0_fsm_state$next  = 5'h14;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h14:
          \rw_bank_0_fsm_state$next  = 5'h15;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h15:
          \rw_bank_0_fsm_state$next  = 5'h16;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h16:
          \rw_bank_0_fsm_state$next  = 5'h17;
      /* \amaranth.decoding  = "IDLE_-3/23" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h17:
          \rw_bank_0_fsm_state$next  = 5'h18;
      /* \amaranth.decoding  = "IDLE_-2/24" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h18:
          \rw_bank_0_fsm_state$next  = 5'h19;
      /* \amaranth.decoding  = "IDLE_-1/25" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h19:
          \rw_bank_0_fsm_state$next  = 5'h00;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_bank_0_fsm_state$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__rw_copi__dq$next  = _controller_pin_ui__rw_copi__dq;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \_controller_pin_ui__rw_copi__dq$next  = \$sample$s$data$sync$3 ;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_copi__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \_controller_pin_ui__rw_copi__addr$next  = _controller_pin_ui__rw_copi__addr;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
    endcase
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \_controller_pin_ui__rw_copi__addr$next  = \$sample$s$_ui__rw_copi__addr$sync$3 ;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_copi__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \read_active$next  = read_active;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_0_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \read_active$next  = 1'h1;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \read_active$next  = 1'h1;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \read_active$next  = 1'h1;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \read_active$next  = 1'h1;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \read_active$next  = 1'h1;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h14:
          \read_active$next  = 1'h1;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h15:
          \read_active$next  = 1'h1;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h16:
          \read_active$next  = 1'h1;
      /* \amaranth.decoding  = "IDLE_-3/23" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h17:
          \read_active$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \readback_bus$42$next  = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readback_bus$42$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \dqm$47$next  = 1'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \dqm$47$next  = 1'h0;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \dqm$47$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \dqm$47$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \cmd_and_addr_bus$193$next  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$202 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \cmd_and_addr_bus$193$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \cmd_and_addr_bus$193$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \cmd_and_addr_bus$193$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \cmd_and_addr_bus$193$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \ui__r_cipo__read_active$next  = _ui__r_cipo__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \ui__r_cipo__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \data_bus$204$next  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \data_bus$204$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \data_bus$204$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \data_bus$204$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \data_bus$204$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \data_bus$204$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \data_bus$204$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \data_bus$204$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \data_bus$204$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \data_bus$204$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \in_progress$57$next  = \$205 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \in_progress$57$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \rw_bank_1_fsm_state$next  = rw_bank_1_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$217 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \rw_bank_1_fsm_state$next  = 5'h01;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          \rw_bank_1_fsm_state$next  = 5'h02;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *)
          casez ({ \$221 , \$219  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" */
            2'b?1:
                \rw_bank_1_fsm_state$next  = 5'h03;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" */
            2'b1?:
                \rw_bank_1_fsm_state$next  = 5'h04;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:277" */
            default:
                \rw_bank_1_fsm_state$next  = 5'h05;
          endcase
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \rw_bank_1_fsm_state$next  = 5'h06;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \rw_bank_1_fsm_state$next  = 5'h07;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \rw_bank_1_fsm_state$next  = 5'h08;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \rw_bank_1_fsm_state$next  = 5'h09;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \rw_bank_1_fsm_state$next  = 5'h0a;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \rw_bank_1_fsm_state$next  = 5'h0b;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \rw_bank_1_fsm_state$next  = 5'h0c;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \rw_bank_1_fsm_state$next  = 5'h00;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \rw_bank_1_fsm_state$next  = 5'h0d;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \rw_bank_1_fsm_state$next  = 5'h0e;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \rw_bank_1_fsm_state$next  = 5'h0f;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \rw_bank_1_fsm_state$next  = 5'h10;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \rw_bank_1_fsm_state$next  = 5'h11;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \rw_bank_1_fsm_state$next  = 5'h12;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \rw_bank_1_fsm_state$next  = 5'h13;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \rw_bank_1_fsm_state$next  = 5'h14;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h14:
          \rw_bank_1_fsm_state$next  = 5'h15;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h15:
          \rw_bank_1_fsm_state$next  = 5'h16;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h16:
          \rw_bank_1_fsm_state$next  = 5'h17;
      /* \amaranth.decoding  = "IDLE_-3/23" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h17:
          \rw_bank_1_fsm_state$next  = 5'h18;
      /* \amaranth.decoding  = "IDLE_-2/24" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h18:
          \rw_bank_1_fsm_state$next  = 5'h19;
      /* \amaranth.decoding  = "IDLE_-1/25" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h19:
          \rw_bank_1_fsm_state$next  = 5'h00;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_bank_1_fsm_state$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \read_active$52$next  = \read_active$52 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_1_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \read_active$52$next  = 1'h1;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \read_active$52$next  = 1'h1;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \read_active$52$next  = 1'h1;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \read_active$52$next  = 1'h1;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \read_active$52$next  = 1'h1;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h14:
          \read_active$52$next  = 1'h1;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h15:
          \read_active$52$next  = 1'h1;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h16:
          \read_active$52$next  = 1'h1;
      /* \amaranth.decoding  = "IDLE_-3/23" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h17:
          \read_active$52$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \read_active$52$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \readback_bus$43$next  = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readback_bus$43$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \dqm$48$next  = 1'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \dqm$48$next  = 1'h0;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \dqm$48$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \dqm$48$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \cmd_and_addr_bus$223$next  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$232 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \cmd_and_addr_bus$223$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \cmd_and_addr_bus$223$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \cmd_and_addr_bus$223$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \cmd_and_addr_bus$223$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \data_bus$234$next  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \data_bus$234$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \data_bus$234$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \data_bus$234$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \data_bus$234$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \data_bus$234$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \data_bus$234$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \data_bus$234$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \data_bus$234$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \data_bus$234$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \in_progress$58$next  = \$235 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \in_progress$58$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \rw_bank_2_fsm_state$next  = rw_bank_2_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$247 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \rw_bank_2_fsm_state$next  = 5'h01;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          \rw_bank_2_fsm_state$next  = 5'h02;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *)
          casez ({ \$251 , \$249  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" */
            2'b?1:
                \rw_bank_2_fsm_state$next  = 5'h03;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" */
            2'b1?:
                \rw_bank_2_fsm_state$next  = 5'h04;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:277" */
            default:
                \rw_bank_2_fsm_state$next  = 5'h05;
          endcase
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \rw_bank_2_fsm_state$next  = 5'h06;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \rw_bank_2_fsm_state$next  = 5'h07;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \rw_bank_2_fsm_state$next  = 5'h08;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \rw_bank_2_fsm_state$next  = 5'h09;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \rw_bank_2_fsm_state$next  = 5'h0a;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \rw_bank_2_fsm_state$next  = 5'h0b;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \rw_bank_2_fsm_state$next  = 5'h0c;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \rw_bank_2_fsm_state$next  = 5'h00;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \rw_bank_2_fsm_state$next  = 5'h0d;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \rw_bank_2_fsm_state$next  = 5'h0e;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \rw_bank_2_fsm_state$next  = 5'h0f;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \rw_bank_2_fsm_state$next  = 5'h10;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \rw_bank_2_fsm_state$next  = 5'h11;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \rw_bank_2_fsm_state$next  = 5'h12;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \rw_bank_2_fsm_state$next  = 5'h13;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \rw_bank_2_fsm_state$next  = 5'h14;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h14:
          \rw_bank_2_fsm_state$next  = 5'h15;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h15:
          \rw_bank_2_fsm_state$next  = 5'h16;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h16:
          \rw_bank_2_fsm_state$next  = 5'h17;
      /* \amaranth.decoding  = "IDLE_-3/23" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h17:
          \rw_bank_2_fsm_state$next  = 5'h18;
      /* \amaranth.decoding  = "IDLE_-2/24" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h18:
          \rw_bank_2_fsm_state$next  = 5'h19;
      /* \amaranth.decoding  = "IDLE_-1/25" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h19:
          \rw_bank_2_fsm_state$next  = 5'h00;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_bank_2_fsm_state$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \ui__r_cipo__addr$next  = _ui__r_cipo__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \ui__r_cipo__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \read_active$53$next  = \read_active$53 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_2_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \read_active$53$next  = 1'h1;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \read_active$53$next  = 1'h1;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \read_active$53$next  = 1'h1;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \read_active$53$next  = 1'h1;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \read_active$53$next  = 1'h1;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h14:
          \read_active$53$next  = 1'h1;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h15:
          \read_active$53$next  = 1'h1;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h16:
          \read_active$53$next  = 1'h1;
      /* \amaranth.decoding  = "IDLE_-3/23" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h17:
          \read_active$53$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \read_active$53$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \readback_bus$44$next  = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \readback_bus$44$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \dqm$49$next  = 1'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \dqm$49$next  = 1'h0;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \dqm$49$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \dqm$49$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \cmd_and_addr_bus$253$next  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$262 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \cmd_and_addr_bus$253$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \cmd_and_addr_bus$253$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \cmd_and_addr_bus$253$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \cmd_and_addr_bus$253$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \data_bus$264$next  = 1'h0;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \data_bus$264$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \data_bus$264$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \data_bus$264$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \data_bus$264$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \data_bus$264$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \data_bus$264$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \data_bus$264$next  = 1'h1;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \data_bus$264$next  = 1'h1;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \data_bus$264$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \in_progress$59$next  = \$265 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \in_progress$59$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \rw_bank_3_fsm_state$next  = rw_bank_3_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" *)
          casez (\$277 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:258" */
            1'h1:
                \rw_bank_3_fsm_state$next  = 5'h01;
          endcase
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          \rw_bank_3_fsm_state$next  = 5'h02;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" *)
          casez ({ \$281 , \$279  })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:271" */
            2'b?1:
                \rw_bank_3_fsm_state$next  = 5'h03;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:274" */
            2'b1?:
                \rw_bank_3_fsm_state$next  = 5'h04;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:277" */
            default:
                \rw_bank_3_fsm_state$next  = 5'h05;
          endcase
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          \rw_bank_3_fsm_state$next  = 5'h06;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          \rw_bank_3_fsm_state$next  = 5'h07;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          \rw_bank_3_fsm_state$next  = 5'h08;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          \rw_bank_3_fsm_state$next  = 5'h09;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          \rw_bank_3_fsm_state$next  = 5'h0a;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          \rw_bank_3_fsm_state$next  = 5'h0b;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          \rw_bank_3_fsm_state$next  = 5'h0c;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          \rw_bank_3_fsm_state$next  = 5'h00;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          \rw_bank_3_fsm_state$next  = 5'h0d;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          \rw_bank_3_fsm_state$next  = 5'h0e;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          \rw_bank_3_fsm_state$next  = 5'h0f;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \rw_bank_3_fsm_state$next  = 5'h10;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \rw_bank_3_fsm_state$next  = 5'h11;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \rw_bank_3_fsm_state$next  = 5'h12;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \rw_bank_3_fsm_state$next  = 5'h13;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \rw_bank_3_fsm_state$next  = 5'h14;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h14:
          \rw_bank_3_fsm_state$next  = 5'h15;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h15:
          \rw_bank_3_fsm_state$next  = 5'h16;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h16:
          \rw_bank_3_fsm_state$next  = 5'h17;
      /* \amaranth.decoding  = "IDLE_-3/23" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h17:
          \rw_bank_3_fsm_state$next  = 5'h18;
      /* \amaranth.decoding  = "IDLE_-2/24" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h18:
          \rw_bank_3_fsm_state$next  = 5'h19;
      /* \amaranth.decoding  = "IDLE_-1/25" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h19:
          \rw_bank_3_fsm_state$next  = 5'h00;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \rw_bank_3_fsm_state$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \read_active$54$next  = \read_active$54 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:240" *)
    casez (rw_bank_3_fsm_state)
      /* \amaranth.decoding  = "IDLE/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:257" */
      5'h00:
          /* empty */;
      /* \amaranth.decoding  = "WAS_ACTIVE_NOP1/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:267" */
      5'h01:
          /* empty */;
      /* \amaranth.decoding  = "NOP3/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:270" */
      5'h02:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_0/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:282" */
      5'h03:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_1/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h06:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_2/7" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h07:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_3/8" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h08:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_4/9" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h09:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_5/10" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0a:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_6/11" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0b:
          /* empty */;
      /* \amaranth.decoding  = "WRITE_7/12" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:300" */
      5'h0c:
          /* empty */;
      /* \amaranth.decoding  = "READ_-3/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:314" */
      5'h04:
          /* empty */;
      /* \amaranth.decoding  = "READ_-2/13" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0d:
          /* empty */;
      /* \amaranth.decoding  = "READ_-1/14" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0e:
          /* empty */;
      /* \amaranth.decoding  = "READ_0/15" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h0f:
          \read_active$54$next  = 1'h1;
      /* \amaranth.decoding  = "READ_1/16" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h10:
          \read_active$54$next  = 1'h1;
      /* \amaranth.decoding  = "READ_2/17" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h11:
          \read_active$54$next  = 1'h1;
      /* \amaranth.decoding  = "READ_3/18" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h12:
          \read_active$54$next  = 1'h1;
      /* \amaranth.decoding  = "READ_4/19" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h13:
          \read_active$54$next  = 1'h1;
      /* \amaranth.decoding  = "READ_5/20" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h14:
          \read_active$54$next  = 1'h1;
      /* \amaranth.decoding  = "READ_6/21" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h15:
          \read_active$54$next  = 1'h1;
      /* \amaranth.decoding  = "READ_7/22" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:336" */
      5'h16:
          \read_active$54$next  = 1'h1;
      /* \amaranth.decoding  = "IDLE_-3/23" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_readwrite.py:358" */
      5'h17:
          \read_active$54$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \read_active$54$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \ui__r_cipo__r_data$next  = _ui__r_cipo__r_data;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \ui__r_cipo__r_data$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \ui__in_progress$next  = _ui__in_progress;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \ui__in_progress$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$8 ) begin end
    \controller_pin_ui__cmd$next  = _controller_pin_ui__cmd;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__cmd$next  = 4'h0;
    endcase
  end
  assign _controller_pin_ui__rw_copi__dq_oen = 1'h0;
  assign \$sample$s$_ui__rw_copi__addr$sync$3$next  = \$sample$s$_ui__rw_copi__addr$sync$2 ;
  assign \$sample$s$_ui__rw_copi__addr$sync$2$next  = \$sample$s$_ui__rw_copi__addr$sync$1 ;
  assign \$sample$s$_ui__rw_copi__addr$sync$1$next  = _ui__rw_copi__addr;
  assign \$sample$s$data$sync$3$next  = \$sample$s$data$sync$2 ;
  assign \$sample$s$data$sync$2$next  = \$sample$s$data$sync$1 ;
  assign \$sample$s$data$sync$1$next  = data;
  assign \$sample$s$col$sync$3$next  = \$sample$s$col$sync$2 ;
  assign \$sample$s$col$sync$2$next  = \$sample$s$col$sync$1 ;
  assign \$sample$s$col$sync$1$next  = col;
  assign \$sample$s$_ui__rw_copi__task$sync$3$next  = \$sample$s$_ui__rw_copi__task$sync$2 ;
  assign \$sample$s$_ui__rw_copi__task$sync$2$next  = \$sample$s$_ui__rw_copi__task$sync$1 ;
  assign \$sample$s$_ui__rw_copi__task$sync$1$next  = _ui__rw_copi__task;
  assign \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$5$next  = \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$4 ;
  assign \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$4$next  = \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$3 ;
  assign \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$3$next  = \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$2 ;
  assign \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$2$next  = \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$1 ;
  assign \$sample$s$_controller_pin_ui__rw_cipo__addr$sync$1$next  = _controller_pin_ui__rw_cipo__addr;
  assign _ui__in_progress = \$56 ;
  assign _controller_pin_ui__rw_copi__read_active = \$51 ;
  assign _controller_pin_ui__dqm = \$46 ;
  assign adding_to_readback_bus = \$41 ;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.refresher" *)
(* generator = "Amaranth" *)
module refresher(sdram_clk, ui__initialised, ui__enable_refresh, ui__refresh_in_progress, controller_pin_ui__cmd, controller_pin_ui__clk_en, controller_pin_ui__dqm, controller_pin_ui__rw_copi__dq, controller_pin_ui__rw_copi__dq_oen, controller_pin_ui__rw_copi__read_active, controller_pin_ui__rw_copi__a, controller_pin_ui__rw_copi__ba, controller_pin_ui__rw_copi__addr, controller_pin_ui__rw_cipo__dq, controller_pin_ui__rw_cipo__dq_oen, controller_pin_ui__rw_cipo__read_active, controller_pin_ui__rw_cipo__a, controller_pin_ui__rw_cipo__ba, controller_pin_ui__rw_cipo__addr, ui__request_to_refresh_soon, sdram_rst
);
  reg \$auto$verilog_backend.cc:2083:dump_module$9  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *)
  wire \$10 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224" *)
  wire \$12 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:234" *)
  wire [23:0] \$14 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:236" *)
  wire [23:0] \$15 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:234" *)
  wire [23:0] \$17 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:235" *)
  wire \$18 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:123" *)
  wire [23:0] \$21 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:123" *)
  wire [23:0] \$22 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:126" *)
  wire \$24 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:134" *)
  wire \$26 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *)
  wire \$28 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116" *)
  wire [23:0] \$3 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224" *)
  wire \$30 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:125" *)
  wire \$32 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:125" *)
  wire \$35 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116" *)
  wire [23:0] \$4 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:254" *)
  wire [1:0] \$40 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123" *)
  wire \$42 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:254" *)
  wire [1:0] \$44 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123" *)
  wire \$46 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:189" *)
  wire \$48 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:200" *)
  wire \$50 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *)
  wire \$52 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:200" *)
  wire \$54 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *)
  wire \$56 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116" *)
  wire [23:0] \$6 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116" *)
  wire \$7 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg _controller_pin_ui__clk_en = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg \_controller_pin_ui__clk_en$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [3:0] _controller_pin_ui__cmd = 4'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [3:0] \_controller_pin_ui__cmd$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  wire _controller_pin_ui__dqm;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [12:0] _controller_pin_ui__rw_cipo__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [12:0] \_controller_pin_ui__rw_cipo__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [21:0] _controller_pin_ui__rw_cipo__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [21:0] \_controller_pin_ui__rw_cipo__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [1:0] _controller_pin_ui__rw_cipo__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [1:0] \_controller_pin_ui__rw_cipo__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [15:0] _controller_pin_ui__rw_cipo__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [15:0] \_controller_pin_ui__rw_cipo__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg _controller_pin_ui__rw_cipo__dq_oen = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg \_controller_pin_ui__rw_cipo__dq_oen$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg _controller_pin_ui__rw_cipo__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg \_controller_pin_ui__rw_cipo__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [12:0] _controller_pin_ui__rw_copi__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  reg [12:0] \_controller_pin_ui__rw_copi__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  wire [21:0] _controller_pin_ui__rw_copi__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  wire [1:0] _controller_pin_ui__rw_copi__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  wire [15:0] _controller_pin_ui__rw_copi__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  wire _controller_pin_ui__rw_copi__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:91" *)
  wire _controller_pin_ui__rw_copi__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90" *)
  reg _ui__enable_refresh = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90" *)
  reg \_ui__enable_refresh$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90" *)
  reg _ui__initialised = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90" *)
  reg \_ui__initialised$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90" *)
  reg _ui__refresh_in_progress = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90" *)
  reg \_ui__refresh_in_progress$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90" *)
  reg _ui__refresh_lapsed = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90" *)
  reg \_ui__refresh_lapsed$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90" *)
  reg _ui__request_to_refresh_soon = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:90" *)
  reg \_ui__request_to_refresh_soon$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  output controller_pin_ui__clk_en;
  reg controller_pin_ui__clk_en = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg \controller_pin_ui__clk_en$next ;
  (* enum_base_type = "sdram_cmds" *)
  (* enum_value_0000 = "CMD_DESL" *)
  (* enum_value_0001 = "CMD_NOP" *)
  (* enum_value_0010 = "CMD_BST" *)
  (* enum_value_0011 = "CMD_READ" *)
  (* enum_value_0100 = "CMD_READ_AP" *)
  (* enum_value_0101 = "CMD_WRITE" *)
  (* enum_value_0110 = "CMD_WRITE_AP" *)
  (* enum_value_0111 = "CMD_ACT" *)
  (* enum_value_1000 = "CMD_PRE" *)
  (* enum_value_1001 = "CMD_PALL" *)
  (* enum_value_1010 = "CMD_REF" *)
  (* enum_value_1011 = "CMD_SELF" *)
  (* enum_value_1100 = "CMD_MRS" *)
  (* enum_value_1101 = "CMD_ILLEGAL" *)
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  output [3:0] controller_pin_ui__cmd;
  reg [3:0] controller_pin_ui__cmd = 4'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [3:0] \controller_pin_ui__cmd$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  output controller_pin_ui__dqm;
  reg controller_pin_ui__dqm = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg \controller_pin_ui__dqm$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  input [12:0] controller_pin_ui__rw_cipo__a;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  input [21:0] controller_pin_ui__rw_cipo__addr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  input [1:0] controller_pin_ui__rw_cipo__ba;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  input [15:0] controller_pin_ui__rw_cipo__dq;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  input controller_pin_ui__rw_cipo__dq_oen;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  input controller_pin_ui__rw_cipo__read_active;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  output [12:0] controller_pin_ui__rw_copi__a;
  reg [12:0] controller_pin_ui__rw_copi__a = 13'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [12:0] \controller_pin_ui__rw_copi__a$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  output [21:0] controller_pin_ui__rw_copi__addr;
  reg [21:0] controller_pin_ui__rw_copi__addr = 22'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [21:0] \controller_pin_ui__rw_copi__addr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  output [1:0] controller_pin_ui__rw_copi__ba;
  reg [1:0] controller_pin_ui__rw_copi__ba = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [1:0] \controller_pin_ui__rw_copi__ba$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  output [15:0] controller_pin_ui__rw_copi__dq;
  reg [15:0] controller_pin_ui__rw_copi__dq = 16'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg [15:0] \controller_pin_ui__rw_copi__dq$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  output controller_pin_ui__rw_copi__dq_oen;
  reg controller_pin_ui__rw_copi__dq_oen = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg \controller_pin_ui__rw_copi__dq_oen$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  output controller_pin_ui__rw_copi__read_active;
  reg controller_pin_ui__rw_copi__read_active = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:67" *)
  reg \controller_pin_ui__rw_copi__read_active$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
  reg [2:0] controller_refresh_fsm_state = 3'h1;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
  reg [2:0] \controller_refresh_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
  reg [1:0] delay_fsm_state = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
  reg [1:0] \delay_fsm_state$37  = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
  reg [1:0] \delay_fsm_state$37$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
  reg [1:0] \delay_fsm_state$38  = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
  reg [1:0] \delay_fsm_state$38$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
  reg [1:0] \delay_fsm_state$39  = 2'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
  reg [1:0] \delay_fsm_state$39$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
  reg [1:0] \delay_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84" *)
  wire delayer_ui__done;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:86" *)
  reg \delayer_ui__done$1  = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:86" *)
  reg \delayer_ui__done$1$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84" *)
  reg [23:0] delayer_ui__load = 24'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:86" *)
  reg [23:0] \delayer_ui__load$2  = 24'h000000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:86" *)
  reg [23:0] \delayer_ui__load$2$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:84" *)
  reg [23:0] \delayer_ui__load$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132" *)
  reg [3:0] initialise_and_load_mode_register_fsm_state = 4'h1;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132" *)
  reg [3:0] \initialise_and_load_mode_register_fsm_state$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:113" *)
  reg [22:0] refresh_level = 23'h45d300;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:113" *)
  reg [22:0] \refresh_level$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:109" *)
  reg [13:0] refreshes_to_do = 14'h0000;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:109" *)
  reg [13:0] \refreshes_to_do$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:121" *)
  reg [1:0] shift_timer = 2'h3;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:121" *)
  reg [1:0] \shift_timer$34  = 2'h3;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:121" *)
  reg [1:0] \shift_timer$34$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:121" *)
  reg [1:0] \shift_timer$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  input ui__enable_refresh;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  output ui__initialised;
  reg ui__initialised = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  reg \ui__initialised$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  output ui__refresh_in_progress;
  reg ui__refresh_in_progress = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  reg \ui__refresh_in_progress$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  reg ui__refresh_lapsed = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  reg \ui__refresh_lapsed$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  output ui__request_to_refresh_soon;
  reg ui__request_to_refresh_soon = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:68" *)
  reg \ui__request_to_refresh_soon$next ;
  assign \$10  = refreshes_to_do > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *) 1'h0;
  assign \$12  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224" *) _ui__initialised;
  assign \$15  = refresh_level + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:236" *) 10'h22e;
  assign \$18  = refresh_level < (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:235" *) 23'h45d0d2;
  assign \$17  = \$18  ? (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:234" *) \$15  : 24'h45d300;
  assign \$22  = 23'h45d300 - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:123" *) refresh_level;
  assign \$24  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:126" *) controller_refresh_fsm_state;
  assign \$26  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:134" *) initialise_and_load_mode_register_fsm_state;
  assign \$28  = refreshes_to_do > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *) 1'h0;
  assign \$30  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224" *) _ui__initialised;
  assign \$32  = shift_timer == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:125" *) 1'h1;
  assign \$35  = \shift_timer$34  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:125" *) 1'h1;
  assign \$40  = + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:254" *) shift_timer[1];
  assign \$42  = shift_timer == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123" *) 1'h1;
  assign \$44  = + (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:254" *) \shift_timer$34 [1];
  assign \$46  = \shift_timer$34  == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123" *) 1'h1;
  assign \$48  = refreshes_to_do > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:189" *) 4'ha;
  assign \$4  = refresh_level - (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116" *) 1'h1;
  assign \$50  = refreshes_to_do == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:200" *) 14'h2000;
  assign \$52  = refreshes_to_do > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *) 1'h0;
  assign \$54  = refreshes_to_do == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:200" *) 14'h2000;
  assign \$56  = refreshes_to_do > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *) 1'h0;
  always @(posedge sdram_clk)
    \delayer_ui__done$1  <= \delayer_ui__done$1$next ;
  always @(posedge sdram_clk)
    delayer_ui__load <= \delayer_ui__load$next ;
  always @(posedge sdram_clk)
    ui__initialised <= \ui__initialised$next ;
  always @(posedge sdram_clk)
    ui__request_to_refresh_soon <= \ui__request_to_refresh_soon$next ;
  always @(posedge sdram_clk)
    _ui__enable_refresh <= \_ui__enable_refresh$next ;
  always @(posedge sdram_clk)
    ui__refresh_in_progress <= \ui__refresh_in_progress$next ;
  always @(posedge sdram_clk)
    ui__refresh_lapsed <= \ui__refresh_lapsed$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__cmd <= \controller_pin_ui__cmd$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__clk_en <= \controller_pin_ui__clk_en$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__dqm <= \controller_pin_ui__dqm$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__dq <= \controller_pin_ui__rw_copi__dq$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__dq_oen <= \controller_pin_ui__rw_copi__dq_oen$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__read_active <= \controller_pin_ui__rw_copi__read_active$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__a <= \controller_pin_ui__rw_copi__a$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__ba <= \controller_pin_ui__rw_copi__ba$next ;
  always @(posedge sdram_clk)
    controller_pin_ui__rw_copi__addr <= \controller_pin_ui__rw_copi__addr$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__dq <= \_controller_pin_ui__rw_cipo__dq$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__dq_oen <= \_controller_pin_ui__rw_cipo__dq_oen$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__read_active <= \_controller_pin_ui__rw_cipo__read_active$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__a <= \_controller_pin_ui__rw_cipo__a$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__ba <= \_controller_pin_ui__rw_cipo__ba$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_cipo__addr <= \_controller_pin_ui__rw_cipo__addr$next ;
  assign \$7  = refresh_level > (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116" *) 1'h0;
  always @(posedge sdram_clk)
    _controller_pin_ui__cmd <= \_controller_pin_ui__cmd$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__clk_en <= \_controller_pin_ui__clk_en$next ;
  always @(posedge sdram_clk)
    refresh_level <= \refresh_level$next ;
  always @(posedge sdram_clk)
    refreshes_to_do <= \refreshes_to_do$next ;
  always @(posedge sdram_clk)
    _ui__refresh_lapsed <= \_ui__refresh_lapsed$next ;
  always @(posedge sdram_clk)
    _ui__initialised <= \_ui__initialised$next ;
  always @(posedge sdram_clk)
    initialise_and_load_mode_register_fsm_state <= \initialise_and_load_mode_register_fsm_state$next ;
  always @(posedge sdram_clk)
    \delayer_ui__load$2  <= \delayer_ui__load$2$next ;
  always @(posedge sdram_clk)
    delay_fsm_state <= \delay_fsm_state$next ;
  always @(posedge sdram_clk)
    shift_timer <= \shift_timer$next ;
  assign \$6  = \$7  ? (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:116" *) \$4  : 24'h000000;
  always @(posedge sdram_clk)
    \delay_fsm_state$37  <= \delay_fsm_state$37$next ;
  always @(posedge sdram_clk)
    \delay_fsm_state$38  <= \delay_fsm_state$38$next ;
  always @(posedge sdram_clk)
    _controller_pin_ui__rw_copi__a <= \_controller_pin_ui__rw_copi__a$next ;
  always @(posedge sdram_clk)
    \shift_timer$34  <= \shift_timer$34$next ;
  always @(posedge sdram_clk)
    controller_refresh_fsm_state <= \controller_refresh_fsm_state$next ;
  always @(posedge sdram_clk)
    _ui__request_to_refresh_soon <= \_ui__request_to_refresh_soon$next ;
  always @(posedge sdram_clk)
    _ui__refresh_in_progress <= \_ui__refresh_in_progress$next ;
  always @(posedge sdram_clk)
    \delay_fsm_state$39  <= \delay_fsm_state$39$next ;
  delayer delayer (
    .sdram_clk(sdram_clk),
    .sdram_rst(sdram_rst),
    .ui__done(delayer_ui__done),
    .ui__load(delayer_ui__load)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \delayer_ui__done$1$next  = delayer_ui__done;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \delayer_ui__done$1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \delayer_ui__load$next  = \delayer_ui__load$2 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \delayer_ui__load$next  = 24'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \controller_pin_ui__rw_copi__dq$next  = 16'h0000;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \controller_pin_ui__rw_copi__dq_oen$next  = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__dq_oen$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \controller_pin_ui__rw_copi__read_active$next  = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \controller_pin_ui__rw_copi__a$next  = _controller_pin_ui__rw_copi__a;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \controller_pin_ui__rw_copi__ba$next  = 2'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \controller_pin_ui__rw_copi__addr$next  = 22'h000000;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__rw_copi__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_controller_pin_ui__rw_cipo__dq$next  = controller_pin_ui__rw_cipo__dq;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__dq$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_controller_pin_ui__rw_cipo__dq_oen$next  = controller_pin_ui__rw_cipo__dq_oen;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__dq_oen$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_controller_pin_ui__rw_cipo__read_active$next  = controller_pin_ui__rw_cipo__read_active;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__read_active$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_controller_pin_ui__rw_cipo__a$next  = controller_pin_ui__rw_cipo__a;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \ui__initialised$next  = _ui__initialised;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \ui__initialised$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_controller_pin_ui__rw_cipo__ba$next  = controller_pin_ui__rw_cipo__ba;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__ba$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_controller_pin_ui__rw_cipo__addr$next  = controller_pin_ui__rw_cipo__addr;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_cipo__addr$next  = 22'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_controller_pin_ui__cmd$next  = 4'h1;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132" *)
          casez (initialise_and_load_mode_register_fsm_state)
            /* \amaranth.decoding  = "POWERUP/1" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136" */
            4'h1:
                /* empty */;
            /* \amaranth.decoding  = "POWERUP_WAITING/2" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138" */
            4'h2:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS/3" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142" */
            4'h3:
                \_controller_pin_ui__cmd$next  = 4'h9;
            /* \amaranth.decoding  = "PRECH_BANKS_WAITING/4" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145" */
            4'h4:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_1/5" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149" */
            4'h5:
                \_controller_pin_ui__cmd$next  = 4'ha;
            /* \amaranth.decoding  = "AUTO_REFRESH_1_WAITING/6" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152" */
            4'h6:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_2/7" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156" */
            4'h7:
                \_controller_pin_ui__cmd$next  = 4'ha;
            /* \amaranth.decoding  = "AUTO_REFRESH_2_WAITING/8" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159" */
            4'h8:
                /* empty */;
            /* \amaranth.decoding  = "LOAD_MODE_REG/9" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163" */
            4'h9:
                \_controller_pin_ui__cmd$next  = 4'hc;
          endcase
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "ERROR_REFRESH_LAPSED/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "AUTO_REFRESH/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231" */
      3'h5:
          \_controller_pin_ui__cmd$next  = 4'ha;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__cmd$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_controller_pin_ui__clk_en$next  = 1'h1;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__clk_en$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \refresh_level$next  = \$6 [22:0];
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "ERROR_REFRESH_LAPSED/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:209" *)
          casez (_ui__enable_refresh)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:209" */
            1'h1:
                \refresh_level$next  = 23'h45d300;
          endcase
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215" */
      3'h4:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *)
          casez (\$10 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:221" */
            default:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224" *)
                casez (\$12 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224" */
                  1'h1:
                      \refresh_level$next  = 23'h45d300;
                endcase
          endcase
      /* \amaranth.decoding  = "AUTO_REFRESH/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231" */
      3'h5:
          \refresh_level$next  = \$17 [22:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refresh_level$next  = 23'h45d300;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \refreshes_to_do$next  = \$22 [23:10];
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:180" *)
          casez (_ui__initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:180" */
            1'h1:
                \refreshes_to_do$next  = 14'h0000;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \refreshes_to_do$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_ui__refresh_lapsed$next  = \$24 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__refresh_lapsed$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_ui__initialised$next  = _ui__initialised;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          \_ui__initialised$next  = \$26 ;
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "ERROR_REFRESH_LAPSED/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215" */
      3'h4:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *)
          casez (\$28 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:221" */
            default:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224" *)
                casez (\$30 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:224" */
                  1'h1:
                      \_ui__initialised$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__initialised$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \initialise_and_load_mode_register_fsm_state$next  = initialise_and_load_mode_register_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132" *)
          casez (initialise_and_load_mode_register_fsm_state)
            /* \amaranth.decoding  = "POWERUP/1" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136" */
            4'h1:
                \initialise_and_load_mode_register_fsm_state$next  = 4'h2;
            /* \amaranth.decoding  = "POWERUP_WAITING/2" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138" */
            4'h2:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:139" *)
                casez (\delayer_ui__done$1 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:139" */
                  1'h1:
                      \initialise_and_load_mode_register_fsm_state$next  = 4'h3;
                endcase
            /* \amaranth.decoding  = "PRECH_BANKS/3" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142" */
            4'h3:
                \initialise_and_load_mode_register_fsm_state$next  = 4'h4;
            /* \amaranth.decoding  = "PRECH_BANKS_WAITING/4" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145" */
            4'h4:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:146" *)
                casez (\$32 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:146" */
                  1'h1:
                      \initialise_and_load_mode_register_fsm_state$next  = 4'h5;
                endcase
            /* \amaranth.decoding  = "AUTO_REFRESH_1/5" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149" */
            4'h5:
                \initialise_and_load_mode_register_fsm_state$next  = 4'h6;
            /* \amaranth.decoding  = "AUTO_REFRESH_1_WAITING/6" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152" */
            4'h6:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:153" *)
                casez (\delayer_ui__done$1 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:153" */
                  1'h1:
                      \initialise_and_load_mode_register_fsm_state$next  = 4'h7;
                endcase
            /* \amaranth.decoding  = "AUTO_REFRESH_2/7" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156" */
            4'h7:
                \initialise_and_load_mode_register_fsm_state$next  = 4'h8;
            /* \amaranth.decoding  = "AUTO_REFRESH_2_WAITING/8" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159" */
            4'h8:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:160" *)
                casez (\delayer_ui__done$1 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:160" */
                  1'h1:
                      \initialise_and_load_mode_register_fsm_state$next  = 4'h9;
                endcase
            /* \amaranth.decoding  = "LOAD_MODE_REG/9" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163" */
            4'h9:
                \initialise_and_load_mode_register_fsm_state$next  = 4'ha;
            /* \amaranth.decoding  = "LOAD_MODE_REG_WAITING/10" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:171" */
            4'ha:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:172" *)
                casez (\$35 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:172" */
                  1'h1:
                      \initialise_and_load_mode_register_fsm_state$next  = 4'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \initialise_and_load_mode_register_fsm_state$next  = 4'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \delayer_ui__load$2$next  = \delayer_ui__load$2 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132" *)
          casez (initialise_and_load_mode_register_fsm_state)
            /* \amaranth.decoding  = "POWERUP/1" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136" */
            4'h1:
                /* empty */;
            /* \amaranth.decoding  = "POWERUP_WAITING/2" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138" */
            4'h2:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
                casez (delay_fsm_state)
                  /* \amaranth.decoding  = "IDLE/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129" */
                  2'h0:
                      \delayer_ui__load$2$next  = 24'h0037d4;
                  /* \amaranth.decoding  = "LOADED/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132" */
                  2'h1:
                      \delayer_ui__load$2$next  = 24'h000000;
                endcase
            /* \amaranth.decoding  = "PRECH_BANKS/3" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142" */
            4'h3:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS_WAITING/4" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145" */
            4'h4:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_1/5" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149" */
            4'h5:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_1_WAITING/6" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152" */
            4'h6:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
                casez (\delay_fsm_state$37 )
                  /* \amaranth.decoding  = "IDLE/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129" */
                  2'h0:
                      \delayer_ui__load$2$next  = 24'h000001;
                  /* \amaranth.decoding  = "LOADED/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132" */
                  2'h1:
                      \delayer_ui__load$2$next  = 24'h000000;
                endcase
            /* \amaranth.decoding  = "AUTO_REFRESH_2/7" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156" */
            4'h7:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_2_WAITING/8" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159" */
            4'h8:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
                casez (\delay_fsm_state$38 )
                  /* \amaranth.decoding  = "IDLE/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129" */
                  2'h0:
                      \delayer_ui__load$2$next  = 24'h000001;
                  /* \amaranth.decoding  = "LOADED/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132" */
                  2'h1:
                      \delayer_ui__load$2$next  = 24'h000000;
                endcase
          endcase
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "ERROR_REFRESH_LAPSED/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "AUTO_REFRESH/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231" */
      3'h5:
          /* empty */;
      /* \amaranth.decoding  = "AUTO_REFRESH_WAITING/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241" */
      3'h6:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
          casez (\delay_fsm_state$39 )
            /* \amaranth.decoding  = "IDLE/0" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129" */
            2'h0:
                \delayer_ui__load$2$next  = 24'h000001;
            /* \amaranth.decoding  = "LOADED/1" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132" */
            2'h1:
                \delayer_ui__load$2$next  = 24'h000000;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \delayer_ui__load$2$next  = 24'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \ui__request_to_refresh_soon$next  = _ui__request_to_refresh_soon;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \ui__request_to_refresh_soon$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \delay_fsm_state$next  = delay_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132" *)
          casez (initialise_and_load_mode_register_fsm_state)
            /* \amaranth.decoding  = "POWERUP/1" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136" */
            4'h1:
                /* empty */;
            /* \amaranth.decoding  = "POWERUP_WAITING/2" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138" */
            4'h2:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
                casez (delay_fsm_state)
                  /* \amaranth.decoding  = "IDLE/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129" */
                  2'h0:
                      \delay_fsm_state$next  = 2'h1;
                  /* \amaranth.decoding  = "LOADED/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132" */
                  2'h1:
                      \delay_fsm_state$next  = 2'h2;
                  /* \amaranth.decoding  = "DONE/2" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135" */
                  2'h2:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136" *)
                      casez (\delayer_ui__done$1 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136" */
                        1'h1:
                            \delay_fsm_state$next  = 2'h0;
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \delay_fsm_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \shift_timer$next  = shift_timer;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132" *)
          casez (initialise_and_load_mode_register_fsm_state)
            /* \amaranth.decoding  = "POWERUP/1" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136" */
            4'h1:
                /* empty */;
            /* \amaranth.decoding  = "POWERUP_WAITING/2" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138" */
            4'h2:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS/3" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142" */
            4'h3:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS_WAITING/4" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145" */
            4'h4:
              begin
                \shift_timer$next  = \$40 ;
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123" *)
                casez (\$42 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123" */
                  1'h1:
                      \shift_timer$next  = 2'h3;
                endcase
              end
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \shift_timer$next  = 2'h3;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \delay_fsm_state$37$next  = \delay_fsm_state$37 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132" *)
          casez (initialise_and_load_mode_register_fsm_state)
            /* \amaranth.decoding  = "POWERUP/1" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136" */
            4'h1:
                /* empty */;
            /* \amaranth.decoding  = "POWERUP_WAITING/2" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138" */
            4'h2:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS/3" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142" */
            4'h3:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS_WAITING/4" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145" */
            4'h4:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_1/5" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149" */
            4'h5:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_1_WAITING/6" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152" */
            4'h6:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
                casez (\delay_fsm_state$37 )
                  /* \amaranth.decoding  = "IDLE/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129" */
                  2'h0:
                      \delay_fsm_state$37$next  = 2'h1;
                  /* \amaranth.decoding  = "LOADED/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132" */
                  2'h1:
                      \delay_fsm_state$37$next  = 2'h2;
                  /* \amaranth.decoding  = "DONE/2" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135" */
                  2'h2:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136" *)
                      casez (\delayer_ui__done$1 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136" */
                        1'h1:
                            \delay_fsm_state$37$next  = 2'h0;
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \delay_fsm_state$37$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \delay_fsm_state$38$next  = \delay_fsm_state$38 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132" *)
          casez (initialise_and_load_mode_register_fsm_state)
            /* \amaranth.decoding  = "POWERUP/1" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136" */
            4'h1:
                /* empty */;
            /* \amaranth.decoding  = "POWERUP_WAITING/2" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138" */
            4'h2:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS/3" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142" */
            4'h3:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS_WAITING/4" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145" */
            4'h4:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_1/5" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149" */
            4'h5:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_1_WAITING/6" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152" */
            4'h6:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_2/7" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156" */
            4'h7:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_2_WAITING/8" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159" */
            4'h8:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
                casez (\delay_fsm_state$38 )
                  /* \amaranth.decoding  = "IDLE/0" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129" */
                  2'h0:
                      \delay_fsm_state$38$next  = 2'h1;
                  /* \amaranth.decoding  = "LOADED/1" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132" */
                  2'h1:
                      \delay_fsm_state$38$next  = 2'h2;
                  /* \amaranth.decoding  = "DONE/2" */
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135" */
                  2'h2:
                      (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136" *)
                      casez (\delayer_ui__done$1 )
                        /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136" */
                        1'h1:
                            \delay_fsm_state$38$next  = 2'h0;
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \delay_fsm_state$38$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_controller_pin_ui__rw_copi__a$next  = _controller_pin_ui__rw_copi__a;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132" *)
          casez (initialise_and_load_mode_register_fsm_state)
            /* \amaranth.decoding  = "POWERUP/1" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136" */
            4'h1:
                /* empty */;
            /* \amaranth.decoding  = "POWERUP_WAITING/2" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138" */
            4'h2:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS/3" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142" */
            4'h3:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS_WAITING/4" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145" */
            4'h4:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_1/5" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149" */
            4'h5:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_1_WAITING/6" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152" */
            4'h6:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_2/7" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156" */
            4'h7:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_2_WAITING/8" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159" */
            4'h8:
                /* empty */;
            /* \amaranth.decoding  = "LOAD_MODE_REG/9" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163" */
            4'h9:
                \_controller_pin_ui__rw_copi__a$next [9:0] = 10'h033;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_controller_pin_ui__rw_copi__a$next  = 13'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \shift_timer$34$next  = \shift_timer$34 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:132" *)
          casez (initialise_and_load_mode_register_fsm_state)
            /* \amaranth.decoding  = "POWERUP/1" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:136" */
            4'h1:
                /* empty */;
            /* \amaranth.decoding  = "POWERUP_WAITING/2" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:138" */
            4'h2:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS/3" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:142" */
            4'h3:
                /* empty */;
            /* \amaranth.decoding  = "PRECH_BANKS_WAITING/4" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:145" */
            4'h4:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_1/5" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:149" */
            4'h5:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_1_WAITING/6" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:152" */
            4'h6:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_2/7" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:156" */
            4'h7:
                /* empty */;
            /* \amaranth.decoding  = "AUTO_REFRESH_2_WAITING/8" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:159" */
            4'h8:
                /* empty */;
            /* \amaranth.decoding  = "LOAD_MODE_REG/9" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:163" */
            4'h9:
                /* empty */;
            /* \amaranth.decoding  = "LOAD_MODE_REG_WAITING/10" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:171" */
            4'ha:
              begin
                \shift_timer$34$next  = \$44 ;
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123" *)
                casez (\$46 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:123" */
                  1'h1:
                      \shift_timer$34$next  = 2'h3;
                endcase
              end
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \shift_timer$34$next  = 2'h3;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \controller_refresh_fsm_state$next  = controller_refresh_fsm_state;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:180" *)
          casez (_ui__initialised)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:180" */
            1'h1:
                \controller_refresh_fsm_state$next  = 3'h2;
          endcase
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185" */
      3'h2:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:189" *)
          casez (\$48 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:189" */
            1'h1:
                \controller_refresh_fsm_state$next  = 3'h3;
          endcase
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193" */
      3'h3:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:195" *)
          casez ({ \$50 , _ui__enable_refresh })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:195" */
            2'b?1:
                \controller_refresh_fsm_state$next  = 3'h4;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:200" */
            2'b1?:
                \controller_refresh_fsm_state$next  = 3'h0;
          endcase
      /* \amaranth.decoding  = "ERROR_REFRESH_LAPSED/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203" */
      3'h0:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:209" *)
          casez (_ui__enable_refresh)
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:209" */
            1'h1:
                \controller_refresh_fsm_state$next  = 3'h4;
          endcase
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215" */
      3'h4:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *)
          casez (\$52 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" */
            1'h1:
                \controller_refresh_fsm_state$next  = 3'h5;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:221" */
            default:
                \controller_refresh_fsm_state$next  = 3'h2;
          endcase
      /* \amaranth.decoding  = "AUTO_REFRESH/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231" */
      3'h5:
          \controller_refresh_fsm_state$next  = 3'h6;
      /* \amaranth.decoding  = "AUTO_REFRESH_WAITING/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241" */
      3'h6:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:242" *)
          casez (\delayer_ui__done$1 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:242" */
            1'h1:
                \controller_refresh_fsm_state$next  = 3'h4;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_refresh_fsm_state$next  = 3'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_ui__request_to_refresh_soon$next  = _ui__request_to_refresh_soon;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193" */
      3'h3:
          \_ui__request_to_refresh_soon$next  = 1'h1;
      /* \amaranth.decoding  = "ERROR_REFRESH_LAPSED/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203" */
      3'h0:
          \_ui__request_to_refresh_soon$next  = 1'h1;
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215" */
      3'h4:
          \_ui__request_to_refresh_soon$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__request_to_refresh_soon$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_ui__refresh_in_progress$next  = _ui__refresh_in_progress;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193" */
      3'h3:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:195" *)
          casez ({ \$54 , _ui__enable_refresh })
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:195" */
            2'b?1:
                \_ui__refresh_in_progress$next  = 1'h1;
          endcase
      /* \amaranth.decoding  = "ERROR_REFRESH_LAPSED/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215" */
      3'h4:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" *)
          casez (\$56 )
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:217" */
            1'h1:
                /* empty */;
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:221" */
            default:
                \_ui__refresh_in_progress$next  = 1'h0;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__refresh_in_progress$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \delay_fsm_state$39$next  = \delay_fsm_state$39 ;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:106" *)
    casez (controller_refresh_fsm_state)
      /* \amaranth.decoding  = "AFTER_RESET/1" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:129" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "READY_FOR_NORMAL_OPERATION/2" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:185" */
      3'h2:
          /* empty */;
      /* \amaranth.decoding  = "REQUEST_REFRESH_SOON/3" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:193" */
      3'h3:
          /* empty */;
      /* \amaranth.decoding  = "ERROR_REFRESH_LAPSED/0" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:203" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "DO_ANOTHER_REFRESH?/4" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:215" */
      3'h4:
          /* empty */;
      /* \amaranth.decoding  = "AUTO_REFRESH/5" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:231" */
      3'h5:
          /* empty */;
      /* \amaranth.decoding  = "AUTO_REFRESH_WAITING/6" */
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/controller_refresh.py:241" */
      3'h6:
          (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:128" *)
          casez (\delay_fsm_state$39 )
            /* \amaranth.decoding  = "IDLE/0" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:129" */
            2'h0:
                \delay_fsm_state$39$next  = 2'h1;
            /* \amaranth.decoding  = "LOADED/1" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:132" */
            2'h1:
                \delay_fsm_state$39$next  = 2'h2;
            /* \amaranth.decoding  = "DONE/2" */
            /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:135" */
            2'h2:
                (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136" *)
                casez (\delayer_ui__done$1 )
                  /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface/Delayer.py:136" */
                  1'h1:
                      \delay_fsm_state$39$next  = 2'h0;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \delay_fsm_state$39$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \_ui__enable_refresh$next  = ui__enable_refresh;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \_ui__enable_refresh$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \ui__refresh_in_progress$next  = _ui__refresh_in_progress;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \ui__refresh_in_progress$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \ui__refresh_lapsed$next  = _ui__refresh_lapsed;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \ui__refresh_lapsed$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \controller_pin_ui__cmd$next  = _controller_pin_ui__cmd;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__cmd$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \controller_pin_ui__clk_en$next  = _controller_pin_ui__clk_en;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__clk_en$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$9 ) begin end
    \controller_pin_ui__dqm$next  = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \controller_pin_ui__dqm$next  = 1'h0;
    endcase
  end
  assign \$3  = \$6 ;
  assign \$14  = \$17 ;
  assign \$21  = \$22 ;
  assign _controller_pin_ui__dqm = 1'h0;
  assign _controller_pin_ui__rw_copi__dq = 16'h0000;
  assign _controller_pin_ui__rw_copi__dq_oen = 1'h0;
  assign _controller_pin_ui__rw_copi__read_active = 1'h0;
  assign _controller_pin_ui__rw_copi__ba = 2'h0;
  assign _controller_pin_ui__rw_copi__addr = 22'h000000;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_src_async.rst_cdc" *)
(* generator = "Amaranth" *)
module rst_cdc(sdram_clk, r_rst, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$10  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  output r_rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage0 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage1 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage0 <= 1'h1;
    else stage0 <= \stage0$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage1 <= 1'h1;
    else stage1 <= \stage1$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \stage0$next  = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (async_ff_rst)
      1'h1:
          \stage0$next  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$10 ) begin end
    \stage1$next  = stage0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (async_ff_rst)
      1'h1:
          \stage1$next  = 1'h1;
    endcase
  end
  assign r_rst = stage1;
  assign async_ff_clk = sdram_clk;
  assign async_ff_rst = sdram_rst;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_dst_async.rst_cdc" *)
(* generator = "Amaranth" *)
module \rst_cdc$7 (sdram_clk, r_rst, sdram_rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$11  = 0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163" *)
  wire async_ff_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415" *)
  output r_rst;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage0 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage0$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg stage1 = 1'h1;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164" *)
  reg \stage1$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage0 <= 1'h1;
    else stage0 <= \stage0$next ;
  always @(posedge async_ff_clk, posedge async_ff_rst)
    if (async_ff_rst) stage1 <= 1'h1;
    else stage1 <= \stage1$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$11 ) begin end
    \stage0$next  = 1'h0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (async_ff_rst)
      1'h1:
          \stage0$next  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$11 ) begin end
    \stage1$next  = stage0;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (async_ff_rst)
      1'h1:
          \stage1$next  = 1'h1;
    endcase
  end
  assign r_rst = stage1;
  assign async_ff_clk = sdram_clk;
  assign async_ff_rst = sdram_rst;
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_src_async.rst_dec" *)
(* generator = "Amaranth" *)
module rst_dec(o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [2:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [2:0] o;
  assign \$1  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$3  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign o[0] = \$3 ;
  assign o[1] = \$1 ;
  assign o[2] = i[2];
endmodule

(* \amaranth.hierarchy  = "top.tb.interface_fifo.fifo_dst_async.rst_dec" *)
(* generator = "Amaranth" *)
module \rst_dec$8 (o, i);
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176" *)
  input [2:0] i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177" *)
  output [2:0] o;
  assign \$1  = o[2] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[1];
  assign \$3  = o[1] ^ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183" *) i[0];
  assign o[0] = \$3 ;
  assign o[1] = \$1 ;
  assign o[2] = i[2];
endmodule

(* \amaranth.hierarchy  = "top.tb" *)
(* generator = "Amaranth" *)
module tb(clk, sdram_clk, sdram_0__clk__o, sdram_0__clk_en__o, sdram_0__dqm__o, sdram_0__cs__o, sdram_0__we__o, sdram_0__ras__o, sdram_0__cas__o, sdram_0__a__o, sdram_0__ba__o, sdram_0__dq__o, sdram_0__dq__oe, sdram_0__dq__i, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$12  = 0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *)
  wire \$1 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:647" *)
  wire [16:0] \$10 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:657" *)
  wire [16:0] \$12 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:657" *)
  wire [16:0] \$13 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *)
  wire \$15 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:659" *)
  wire \$17 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:659" *)
  wire \$3 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *)
  wire \$5 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *)
  wire \$7 ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:647" *)
  wire [16:0] \$9 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52" *)
  input clk;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  reg interface_fifo_ui_fifo__r_en;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  wire interface_fifo_ui_fifo__r_rdy;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  reg [15:0] interface_fifo_ui_fifo__w_data = 16'h0000;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  reg [15:0] \interface_fifo_ui_fifo__w_data$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  reg interface_fifo_ui_fifo__w_en = 1'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  reg \interface_fifo_ui_fifo__w_en$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:69" *)
  wire interface_fifo_ui_fifo__w_rdy;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52" *)
  input rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [12:0] sdram_0__a__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__ba__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cas__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__clk_en__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__cs__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  input [15:0] sdram_0__dq__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [15:0] sdram_0__dq__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__dq__oe;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output [1:0] sdram_0__dqm__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__ras__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  output sdram_0__we__o;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  input sdram_clk;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  wire sdram_rst;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:629" *)
  reg [2:0] testbench_fsm_state = 3'h0;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:629" *)
  reg [2:0] \testbench_fsm_state$next ;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:631" *)
  reg [15:0] write_counter = 16'h0000;
  (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:631" *)
  reg [15:0] \write_counter$next ;
  assign \$10  = write_counter + (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:647" *) 1'h1;
  assign \$13  = write_counter - (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:657" *) 1'h1;
  assign \$15  = write_counter == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *) 8'ha0;
  assign \$17  = ! (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:659" *) write_counter;
  always @(posedge sdram_clk)
    testbench_fsm_state <= \testbench_fsm_state$next ;
  assign \$1  = write_counter == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *) 8'ha0;
  always @(posedge sdram_clk)
    interface_fifo_ui_fifo__w_en <= \interface_fifo_ui_fifo__w_en$next ;
  always @(posedge sdram_clk)
    write_counter <= \write_counter$next ;
  always @(posedge sdram_clk)
    interface_fifo_ui_fifo__w_data <= \interface_fifo_ui_fifo__w_data$next ;
  assign \$3  = ! (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:659" *) write_counter;
  assign \$5  = write_counter == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *) 8'ha0;
  assign \$7  = write_counter == (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *) 8'ha0;
  interface_fifo interface_fifo (
    .clk(clk),
    .rst(rst),
    .sdram_0__a__o(sdram_0__a__o),
    .sdram_0__ba__o(sdram_0__ba__o),
    .sdram_0__cas__o(sdram_0__cas__o),
    .sdram_0__clk__o(sdram_0__clk__o),
    .sdram_0__clk_en__o(sdram_0__clk_en__o),
    .sdram_0__cs__o(sdram_0__cs__o),
    .sdram_0__dq__i(sdram_0__dq__i),
    .sdram_0__dq__o(sdram_0__dq__o),
    .sdram_0__dq__oe(sdram_0__dq__oe),
    .sdram_0__dqm__o(sdram_0__dqm__o),
    .sdram_0__ras__o(sdram_0__ras__o),
    .sdram_0__we__o(sdram_0__we__o),
    .sdram_clk(sdram_clk),
    .sdram_rst(1'h0),
    .ui_fifo__r_en(interface_fifo_ui_fifo__r_en),
    .ui_fifo__r_rdy(interface_fifo_ui_fifo__r_rdy),
    .ui_fifo__w_data(interface_fifo_ui_fifo__w_data),
    .ui_fifo__w_en(interface_fifo_ui_fifo__w_en),
    .ui_fifo__w_rdy(interface_fifo_ui_fifo__w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$12 ) begin end
    \testbench_fsm_state$next  = testbench_fsm_state;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:629" *)
    casez (testbench_fsm_state)
      /* \amaranth.decoding  = "INITIAL/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:634" */
      3'h0:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:636" *)
          casez (interface_fifo_ui_fifo__w_rdy)
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:636" */
            1'h1:
                \testbench_fsm_state$next  = 3'h1;
          endcase
      /* \amaranth.decoding  = "FILL_FIFOS/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:639" */
      3'h1:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *)
          casez (\$1 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" */
            1'h1:
                \testbench_fsm_state$next  = 3'h2;
          endcase
      /* \amaranth.decoding  = "READ_BACK_FIFOS/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:656" */
      3'h2:
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:659" *)
          casez (\$3 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:659" */
            1'h1:
                \testbench_fsm_state$next  = 3'h3;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \testbench_fsm_state$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$12 ) begin end
    \interface_fifo_ui_fifo__w_en$next  = interface_fifo_ui_fifo__w_en;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:629" *)
    casez (testbench_fsm_state)
      /* \amaranth.decoding  = "INITIAL/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:634" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "FILL_FIFOS/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:639" */
      3'h1:
          (* full_case = 32'd1 *)
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *)
          casez (\$5 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" */
            1'h1:
                \interface_fifo_ui_fifo__w_en$next  = 1'h0;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:645" */
            default:
                \interface_fifo_ui_fifo__w_en$next  = interface_fifo_ui_fifo__w_rdy;
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \interface_fifo_ui_fifo__w_en$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$12 ) begin end
    \write_counter$next  = write_counter;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:629" *)
    casez (testbench_fsm_state)
      /* \amaranth.decoding  = "INITIAL/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:634" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "FILL_FIFOS/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:639" */
      3'h1:
          (* full_case = 32'd1 *)
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *)
          casez (\$7 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" */
            1'h1:
                /* empty */;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:645" */
            default:
                \write_counter$next  = \$10 [15:0];
          endcase
      /* \amaranth.decoding  = "READ_BACK_FIFOS/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:656" */
      3'h2:
          \write_counter$next  = \$13 [15:0];
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \write_counter$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$12 ) begin end
    \interface_fifo_ui_fifo__w_data$next  = interface_fifo_ui_fifo__w_data;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:629" *)
    casez (testbench_fsm_state)
      /* \amaranth.decoding  = "INITIAL/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:634" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "FILL_FIFOS/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:639" */
      3'h1:
          (* full_case = 32'd1 *)
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" *)
          casez (\$15 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:641" */
            1'h1:
                /* empty */;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:645" */
            default:
                (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:648" *)
                casez (interface_fifo_ui_fifo__w_rdy)
                  /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:648" */
                  1'h1:
                      \interface_fifo_ui_fifo__w_data$next  = write_counter;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sdram_rst)
      1'h1:
          \interface_fifo_ui_fifo__w_data$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$12 ) begin end
    interface_fifo_ui_fifo__r_en = 1'h0;
    (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:629" *)
    casez (testbench_fsm_state)
      /* \amaranth.decoding  = "INITIAL/0" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:634" */
      3'h0:
          /* empty */;
      /* \amaranth.decoding  = "FILL_FIFOS/1" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:639" */
      3'h1:
          /* empty */;
      /* \amaranth.decoding  = "READ_BACK_FIFOS/2" */
      /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:656" */
      3'h2:
          (* full_case = 32'd1 *)
          (* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:659" *)
          casez (\$17 )
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:659" */
            1'h1:
                interface_fifo_ui_fifo__r_en = 1'h0;
            /* src = "amaram/sdram_n_fifo_interface/interface_fifo.py:663" */
            default:
                interface_fifo_ui_fifo__r_en = interface_fifo_ui_fifo__r_rdy;
          endcase
    endcase
  end
  assign \$9  = \$10 ;
  assign \$12  = \$13 ;
  assign sdram_rst = 1'h0;
endmodule

(* \amaranth.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "Amaranth" *)
module top(sdram_0__dq__io, led_0__io, led_1__io, led_2__io, led_3__io, led_4__io, led_5__io, led_6__io, led_7__io, esp32_spi_0__en__io, esp32_spi_0__tx__io, esp32_spi_0__rx__io, esp32_spi_0__gpio4_copi__io, esp32_spi_0__gpio5_cs__io, esp32_spi_0__gpio12_cipo__io, esp32_spi_0__gpio16_sclk__io, uart_0__rx__io, uart_0__tx__io, uart_0__rts__io, uart_0__dtr__io, clk25_0__io
, button_pwr_0__io, button_fire_0__io, button_fire_1__io, button_up_0__io, button_down_0__io, button_left_0__io, button_right_0__io, sdram_0__clk__io, sdram_0__clk_en__io, sdram_0__cs__io, sdram_0__we__io, sdram_0__ras__io, sdram_0__cas__io, sdram_0__ba__io, sdram_0__a__io, sdram_0__dqm__io, esp32_spi_0__gpio0__io);
  reg \$auto$verilog_backend.cc:2083:dump_module$13  = 0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36" *)
  wire [4:0] \$1 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37" *)
  wire \$10 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37" *)
  wire \$11 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" *)
  wire \$14 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" *)
  wire \$16 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" *)
  wire \$18 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36" *)
  wire [4:0] \$2 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$20 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$22 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$26 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$28 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128" *)
  wire \$30 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$32 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$34 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131" *)
  wire \$36 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:123" *)
  wire \$38 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36" *)
  wire [4:0] \$4 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:123" *)
  wire \$40 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:126" *)
  wire \$42 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:126" *)
  wire \$44 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:129" *)
  wire \$46 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:129" *)
  wire \$48 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36" *)
  wire \$5 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:132" *)
  wire \$50 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:132" *)
  wire \$52 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" *)
  wire \$54 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" *)
  wire \$56 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" *)
  wire \$58 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$60 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$62 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125" *)
  wire \$64 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$66 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$68 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128" *)
  wire \$70 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$72 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *)
  wire \$74 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131" *)
  wire \$76 ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37" *)
  wire \$8 ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_down_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_fire_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_fire_1__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_left_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_pwr_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_right_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input button_up_0__io;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52" *)
  wire clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input clk25_0__io;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:34" *)
  reg [3:0] clk_counter = 4'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:34" *)
  reg [3:0] \clk_counter$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:53" *)
  wire ecp5pll_sdram_clk;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__en__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  inout esp32_spi_0__gpio0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__gpio12_cipo__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio16_sclk__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio4_copi__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__gpio5_cs__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input esp32_spi_0__rx__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output esp32_spi_0__tx__io;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:94" *)
  wire i_button_ffsync_i_buttons__pwr;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg i_button_ffsync_i_unsync_buttons__down = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg \i_button_ffsync_i_unsync_buttons__down$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg i_button_ffsync_i_unsync_buttons__fireA = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg \i_button_ffsync_i_unsync_buttons__fireA$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg i_button_ffsync_i_unsync_buttons__fireB = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg \i_button_ffsync_i_unsync_buttons__fireB$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg i_button_ffsync_i_unsync_buttons__left = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg \i_button_ffsync_i_unsync_buttons__left$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg i_button_ffsync_i_unsync_buttons__pwr = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg \i_button_ffsync_i_unsync_buttons__pwr$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg i_button_ffsync_i_unsync_buttons__right = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg \i_button_ffsync_i_unsync_buttons__right$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg i_button_ffsync_i_unsync_buttons__up = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67" *)
  reg \i_button_ffsync_i_unsync_buttons__up$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_0__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_1__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_2__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_3__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_4__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_5__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_6__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output led_7__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_button_down_0_button_down_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_button_fire_0_button_fire_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_button_fire_1_button_fire_1__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_button_left_0_button_left_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_button_pwr_0_button_pwr_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_button_right_0_button_right_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_button_up_0_button_up_0__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg pin_esp32_spi_0__en_esp32_spi_0__en__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \pin_esp32_spi_0__en_esp32_spi_0__en__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_esp32_spi_0__rx_esp32_spi_0__rx__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg pin_esp32_spi_0__tx_esp32_spi_0__tx__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \pin_esp32_spi_0__tx_esp32_spi_0__tx__o$next ;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_uart_0__dtr_uart_0__dtr__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_uart_0__rts_uart_0__rts__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire pin_uart_0__rx_uart_0__rx__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg pin_uart_0__tx_uart_0__tx__o = 1'h0;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  reg \pin_uart_0__tx_uart_0__tx__o$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:52" *)
  wire rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [12:0] sdram_0__a__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [1:0] sdram_0__ba__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__cas__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__clk__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__clk_en__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__cs__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  inout [15:0] sdram_0__dq__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output [1:0] sdram_0__dqm__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__ras__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output sdram_0__we__io;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:30" *)
  reg sync_1e6_clk = 1'h0;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:30" *)
  reg \sync_1e6_clk$next ;
  (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:30" *)
  wire sync_1e6_rst;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire [12:0] tb_sdram_0__a__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire [1:0] tb_sdram_0__ba__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire tb_sdram_0__cas__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire tb_sdram_0__clk__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire tb_sdram_0__clk_en__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire tb_sdram_0__cs__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire [15:0] tb_sdram_0__dq__i;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire [15:0] tb_sdram_0__dq__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire tb_sdram_0__dq__oe;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire [1:0] tb_sdram_0__dqm__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire tb_sdram_0__ras__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143" *)
  wire tb_sdram_0__we__o;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__dtr__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__rts__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  input uart_0__rx__io;
  (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129" *)
  output uart_0__tx__io;
  assign \$11  = ! (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37" *) clk_counter;
  assign \$10  = \$11  ? (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37" *) \$8  : sync_1e6_clk;
  assign \$18  = \$14  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" *) \$16 ;
  assign \$20  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__dtr_uart_0__dtr__i;
  assign \$22  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__rts_uart_0__rts__i;
  assign \$24  = \$20  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125" *) \$22 ;
  assign \$28  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__rts_uart_0__rts__i;
  assign \$2  = clk_counter + (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36" *) 1'h1;
  assign \$30  = \$26  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128" *) \$28 ;
  assign \$32  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__dtr_uart_0__dtr__i;
  assign \$36  = \$32  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131" *) \$34 ;
  assign \$38  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:123" *) i_button_ffsync_i_buttons__pwr;
  assign \$42  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:126" *) i_button_ffsync_i_buttons__pwr;
  assign \$46  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:129" *) i_button_ffsync_i_buttons__pwr;
  assign \$50  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:132" *) i_button_ffsync_i_buttons__pwr;
  assign \$58  = \$54  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" *) \$56 ;
  assign \$5  = clk_counter == (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36" *) 4'hb;
  assign \$60  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__dtr_uart_0__dtr__i;
  assign \$62  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__rts_uart_0__rts__i;
  assign \$64  = \$60  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125" *) \$62 ;
  assign \$68  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__rts_uart_0__rts__i;
  assign \$4  = \$5  ? (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36" *) 5'h00 : \$2 ;
  assign \$70  = \$66  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128" *) \$68 ;
  assign \$72  = ~ (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258" *) pin_uart_0__dtr_uart_0__dtr__i;
  assign \$76  = \$72  & (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131" *) \$74 ;
  always @(posedge clk)
    clk_counter <= \clk_counter$next ;
  always @(posedge clk)
    sync_1e6_clk <= \sync_1e6_clk$next ;
  always @(posedge clk)
    pin_esp32_spi_0__tx_esp32_spi_0__tx__o <= \pin_esp32_spi_0__tx_esp32_spi_0__tx__o$next ;
  always @(posedge clk)
    pin_uart_0__tx_uart_0__tx__o <= \pin_uart_0__tx_uart_0__tx__o$next ;
  always @(posedge clk)
    pin_esp32_spi_0__en_esp32_spi_0__en__o <= \pin_esp32_spi_0__en_esp32_spi_0__en__o$next ;
  always @(posedge clk)
    pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o <= \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next ;
  always @(posedge sync_1e6_clk)
    i_button_ffsync_i_unsync_buttons__pwr <= \i_button_ffsync_i_unsync_buttons__pwr$next ;
  always @(posedge sync_1e6_clk)
    i_button_ffsync_i_unsync_buttons__fireA <= \i_button_ffsync_i_unsync_buttons__fireA$next ;
  always @(posedge sync_1e6_clk)
    i_button_ffsync_i_unsync_buttons__fireB <= \i_button_ffsync_i_unsync_buttons__fireB$next ;
  always @(posedge sync_1e6_clk)
    i_button_ffsync_i_unsync_buttons__up <= \i_button_ffsync_i_unsync_buttons__up$next ;
  always @(posedge sync_1e6_clk)
    i_button_ffsync_i_unsync_buttons__down <= \i_button_ffsync_i_unsync_buttons__down$next ;
  always @(posedge sync_1e6_clk)
    i_button_ffsync_i_unsync_buttons__left <= \i_button_ffsync_i_unsync_buttons__left$next ;
  assign \$8  = ~ (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37" *) sync_1e6_clk;
  always @(posedge sync_1e6_clk)
    i_button_ffsync_i_unsync_buttons__right <= \i_button_ffsync_i_unsync_buttons__right$next ;
  ecp5pll ecp5pll (
    .clk(clk),
    .clk25_0__io(clk25_0__io),
    .sdram_clk(ecp5pll_sdram_clk)
  );
  i_button_ffsync i_button_ffsync (
    .clk(clk),
    .i_buttons__pwr(i_button_ffsync_i_buttons__pwr),
    .i_unsync_buttons__down(i_button_ffsync_i_unsync_buttons__down),
    .i_unsync_buttons__fireA(i_button_ffsync_i_unsync_buttons__fireA),
    .i_unsync_buttons__fireB(i_button_ffsync_i_unsync_buttons__fireB),
    .i_unsync_buttons__left(i_button_ffsync_i_unsync_buttons__left),
    .i_unsync_buttons__pwr(i_button_ffsync_i_unsync_buttons__pwr),
    .i_unsync_buttons__right(i_button_ffsync_i_unsync_buttons__right),
    .i_unsync_buttons__up(i_button_ffsync_i_unsync_buttons__up),
    .rst(1'h0)
  );
  pin_button_down_0 pin_button_down_0 (
    .button_down_0__i(pin_button_down_0_button_down_0__i),
    .button_down_0__io(button_down_0__io)
  );
  pin_button_fire_0 pin_button_fire_0 (
    .button_fire_0__i(pin_button_fire_0_button_fire_0__i),
    .button_fire_0__io(button_fire_0__io)
  );
  pin_button_fire_1 pin_button_fire_1 (
    .button_fire_1__i(pin_button_fire_1_button_fire_1__i),
    .button_fire_1__io(button_fire_1__io)
  );
  pin_button_left_0 pin_button_left_0 (
    .button_left_0__i(pin_button_left_0_button_left_0__i),
    .button_left_0__io(button_left_0__io)
  );
  pin_button_pwr_0 pin_button_pwr_0 (
    .button_pwr_0__i(pin_button_pwr_0_button_pwr_0__i),
    .button_pwr_0__io(button_pwr_0__io)
  );
  pin_button_right_0 pin_button_right_0 (
    .button_right_0__i(pin_button_right_0_button_right_0__i),
    .button_right_0__io(button_right_0__io)
  );
  pin_button_up_0 pin_button_up_0 (
    .button_up_0__i(pin_button_up_0_button_up_0__i),
    .button_up_0__io(button_up_0__io)
  );
  pin_esp32_spi_0__en pin_esp32_spi_0__en (
    .esp32_spi_0__en__io(esp32_spi_0__en__io),
    .esp32_spi_0__en__o(pin_esp32_spi_0__en_esp32_spi_0__en__o)
  );
  pin_esp32_spi_0__gpio0 pin_esp32_spi_0__gpio0 (
    .esp32_spi_0__gpio0__io(esp32_spi_0__gpio0__io),
    .esp32_spi_0__gpio0__o(pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o)
  );
  pin_esp32_spi_0__gpio12_cipo pin_esp32_spi_0__gpio12_cipo (
    .esp32_spi_0__gpio12_cipo__io(esp32_spi_0__gpio12_cipo__io)
  );
  pin_esp32_spi_0__gpio16_sclk pin_esp32_spi_0__gpio16_sclk (
    .esp32_spi_0__gpio16_sclk__io(esp32_spi_0__gpio16_sclk__io)
  );
  pin_esp32_spi_0__gpio4_copi pin_esp32_spi_0__gpio4_copi (
    .esp32_spi_0__gpio4_copi__io(esp32_spi_0__gpio4_copi__io)
  );
  pin_esp32_spi_0__gpio5_cs pin_esp32_spi_0__gpio5_cs (
    .esp32_spi_0__gpio5_cs__io(esp32_spi_0__gpio5_cs__io)
  );
  pin_esp32_spi_0__rx pin_esp32_spi_0__rx (
    .esp32_spi_0__rx__i(pin_esp32_spi_0__rx_esp32_spi_0__rx__i),
    .esp32_spi_0__rx__io(esp32_spi_0__rx__io)
  );
  pin_esp32_spi_0__tx pin_esp32_spi_0__tx (
    .esp32_spi_0__tx__io(esp32_spi_0__tx__io),
    .esp32_spi_0__tx__o(pin_esp32_spi_0__tx_esp32_spi_0__tx__o)
  );
  pin_led_0 pin_led_0 (
    .led_0__io(led_0__io)
  );
  pin_led_1 pin_led_1 (
    .led_1__io(led_1__io)
  );
  pin_led_2 pin_led_2 (
    .led_2__io(led_2__io)
  );
  pin_led_3 pin_led_3 (
    .led_3__io(led_3__io)
  );
  pin_led_4 pin_led_4 (
    .led_4__io(led_4__io)
  );
  pin_led_5 pin_led_5 (
    .led_5__io(led_5__io)
  );
  pin_led_6 pin_led_6 (
    .led_6__io(led_6__io)
  );
  pin_led_7 pin_led_7 (
    .led_7__io(led_7__io)
  );
  pin_sdram_0__a pin_sdram_0__a (
    .sdram_0__a__io(sdram_0__a__io),
    .sdram_0__a__o(tb_sdram_0__a__o)
  );
  pin_sdram_0__ba pin_sdram_0__ba (
    .sdram_0__ba__io(sdram_0__ba__io),
    .sdram_0__ba__o(tb_sdram_0__ba__o)
  );
  pin_sdram_0__cas pin_sdram_0__cas (
    .sdram_0__cas__io(sdram_0__cas__io),
    .sdram_0__cas__o(tb_sdram_0__cas__o)
  );
  pin_sdram_0__clk pin_sdram_0__clk (
    .sdram_0__clk__io(sdram_0__clk__io),
    .sdram_0__clk__o(tb_sdram_0__clk__o)
  );
  pin_sdram_0__clk_en pin_sdram_0__clk_en (
    .sdram_0__clk_en__io(sdram_0__clk_en__io),
    .sdram_0__clk_en__o(tb_sdram_0__clk_en__o)
  );
  pin_sdram_0__cs pin_sdram_0__cs (
    .sdram_0__cs__io(sdram_0__cs__io),
    .sdram_0__cs__o(tb_sdram_0__cs__o)
  );
  pin_sdram_0__dq pin_sdram_0__dq (
    .sdram_0__dq__i(tb_sdram_0__dq__i),
    .sdram_0__dq__io(sdram_0__dq__io),
    .sdram_0__dq__o(tb_sdram_0__dq__o),
    .sdram_0__dq__oe(tb_sdram_0__dq__oe)
  );
  pin_sdram_0__dqm pin_sdram_0__dqm (
    .sdram_0__dqm__io(sdram_0__dqm__io),
    .sdram_0__dqm__o(tb_sdram_0__dqm__o)
  );
  pin_sdram_0__ras pin_sdram_0__ras (
    .sdram_0__ras__io(sdram_0__ras__io),
    .sdram_0__ras__o(tb_sdram_0__ras__o)
  );
  pin_sdram_0__we pin_sdram_0__we (
    .sdram_0__we__io(sdram_0__we__io),
    .sdram_0__we__o(tb_sdram_0__we__o)
  );
  pin_uart_0__dtr pin_uart_0__dtr (
    .uart_0__dtr__i(pin_uart_0__dtr_uart_0__dtr__i),
    .uart_0__dtr__io(uart_0__dtr__io)
  );
  pin_uart_0__rts pin_uart_0__rts (
    .uart_0__rts__i(pin_uart_0__rts_uart_0__rts__i),
    .uart_0__rts__io(uart_0__rts__io)
  );
  pin_uart_0__rx pin_uart_0__rx (
    .uart_0__rx__i(pin_uart_0__rx_uart_0__rx__i),
    .uart_0__rx__io(uart_0__rx__io)
  );
  pin_uart_0__tx pin_uart_0__tx (
    .uart_0__tx__io(uart_0__tx__io),
    .uart_0__tx__o(pin_uart_0__tx_uart_0__tx__o)
  );
  tb tb (
    .clk(clk),
    .rst(1'h0),
    .sdram_0__a__o(tb_sdram_0__a__o),
    .sdram_0__ba__o(tb_sdram_0__ba__o),
    .sdram_0__cas__o(tb_sdram_0__cas__o),
    .sdram_0__clk__o(tb_sdram_0__clk__o),
    .sdram_0__clk_en__o(tb_sdram_0__clk_en__o),
    .sdram_0__cs__o(tb_sdram_0__cs__o),
    .sdram_0__dq__i(tb_sdram_0__dq__i),
    .sdram_0__dq__o(tb_sdram_0__dq__o),
    .sdram_0__dq__oe(tb_sdram_0__dq__oe),
    .sdram_0__dqm__o(tb_sdram_0__dqm__o),
    .sdram_0__ras__o(tb_sdram_0__ras__o),
    .sdram_0__we__o(tb_sdram_0__we__o),
    .sdram_clk(ecp5pll_sdram_clk)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \clk_counter$next  = \$4 [3:0];
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \clk_counter$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \sync_1e6_clk$next  = \$10 ;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \sync_1e6_clk$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \pin_uart_0__tx_uart_0__tx__o$next  = pin_esp32_spi_0__rx_esp32_spi_0__rx__i;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pin_uart_0__tx_uart_0__tx__o$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \pin_esp32_spi_0__en_esp32_spi_0__en__o$next  = pin_esp32_spi_0__en_esp32_spi_0__en__o;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" *)
    casez ({ \$36 , \$30 , \$24 , \$18  })
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" */
      4'b???1:
          \pin_esp32_spi_0__en_esp32_spi_0__en__o$next  = \$40 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125" */
      4'b??1?:
          \pin_esp32_spi_0__en_esp32_spi_0__en__o$next  = \$44 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128" */
      4'b?1??:
          \pin_esp32_spi_0__en_esp32_spi_0__en__o$next  = \$48 ;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131" */
      4'b1???:
          \pin_esp32_spi_0__en_esp32_spi_0__en__o$next  = \$52 ;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pin_esp32_spi_0__en_esp32_spi_0__en__o$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next  = pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o;
    (* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" *)
    casez ({ \$76 , \$70 , \$64 , \$58  })
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:122" */
      4'b???1:
          \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next  = 1'h1;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:125" */
      4'b??1?:
          \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next  = 1'h1;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:128" */
      4'b?1??:
          \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next  = 1'h1;
      /* src = "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:131" */
      4'b1???:
          \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \i_button_ffsync_i_unsync_buttons__pwr$next  = pin_button_pwr_0_button_pwr_0__i;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sync_1e6_rst)
      1'h1:
          \i_button_ffsync_i_unsync_buttons__pwr$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \i_button_ffsync_i_unsync_buttons__fireA$next  = pin_button_fire_0_button_fire_0__i;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sync_1e6_rst)
      1'h1:
          \i_button_ffsync_i_unsync_buttons__fireA$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \i_button_ffsync_i_unsync_buttons__fireB$next  = pin_button_fire_1_button_fire_1__i;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sync_1e6_rst)
      1'h1:
          \i_button_ffsync_i_unsync_buttons__fireB$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \i_button_ffsync_i_unsync_buttons__up$next  = pin_button_up_0_button_up_0__i;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sync_1e6_rst)
      1'h1:
          \i_button_ffsync_i_unsync_buttons__up$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \i_button_ffsync_i_unsync_buttons__down$next  = pin_button_down_0_button_down_0__i;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sync_1e6_rst)
      1'h1:
          \i_button_ffsync_i_unsync_buttons__down$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \i_button_ffsync_i_unsync_buttons__left$next  = pin_button_left_0_button_left_0__i;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sync_1e6_rst)
      1'h1:
          \i_button_ffsync_i_unsync_buttons__left$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \i_button_ffsync_i_unsync_buttons__right$next  = pin_button_right_0_button_right_0__i;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (sync_1e6_rst)
      1'h1:
          \i_button_ffsync_i_unsync_buttons__right$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$13 ) begin end
    \pin_esp32_spi_0__tx_esp32_spi_0__tx__o$next  = pin_uart_0__rx_uart_0__rx__i;
    (* src = "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pin_esp32_spi_0__tx_esp32_spi_0__tx__o$next  = 1'h0;
    endcase
  end
  assign \$1  = \$4 ;
  assign rst = 1'h0;
  assign sync_1e6_rst = 1'h0;
  assign \$14  = pin_uart_0__dtr_uart_0__dtr__i;
  assign \$16  = pin_uart_0__rts_uart_0__rts__i;
  assign \$26  = pin_uart_0__dtr_uart_0__dtr__i;
  assign \$34  = pin_uart_0__rts_uart_0__rts__i;
  assign \$44  = \$42 ;
  assign \$40  = \$38 ;
  assign \$54  = pin_uart_0__dtr_uart_0__dtr__i;
  assign \$66  = pin_uart_0__dtr_uart_0__dtr__i;
  assign \$74  = pin_uart_0__rts_uart_0__rts__i;
  assign \$48  = 1'h0;
  assign \$52  = \$50 ;
  assign \$56  = pin_uart_0__rts_uart_0__rts__i;
endmodule
