/* F018 DMA core emulation for MEGA65
   Part of the Xemu project.  https://github.com/lgblgblgb/xemu
   Copyright (C)2016-2024 LGB (Gábor Lénárt) <lgblgblgb@gmail.com>

This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA */

#include "xemu/emutools.h"
#include "dma65.h"
#include "memory_mapper.h"
#include "io_mapper.h"
#include "xemu/cpu65.h"
#include "rom.h"
#include "vic4.h"
#include "hypervisor.h"


//#define DO_DEBUG_DMA

#ifdef DO_DEBUG_DMA
#	define DEBUGDMA(...) DEBUGPRINT(__VA_ARGS__)
#else
#	define DEBUGDMA(...)   DEBUG(__VA_ARGS__)
#endif

Uint8 in_dma;	// DMA session is in progress if non-zero. Also used by the main emu loop to tell if it needs to call DMA or CPU emu.

// Hacky stuff:
// low byte: the transparent byte value
// bit 8: zero = transprent mode is used, 1 = no DMA transparency is in used
// This is done this way to have a single 'if' to check both of enabled transparency and the transparent value,
// since the value (being 8 bit) to be written would never match values > $FF
static unsigned int transparency;

enum dma_op_types {
	COPY_OP,
	MIX_OP,
	SWAP_OP,
	FILL_OP
};

static int   default_revision;		// DMA chip revision if non-enhanced DMA mode is used
static int   session_revision;		// Current DMA revision throughout a DMA job (initialized from default_revision, unless if overridden in an enhanced mode DMA job)
static int   length;			// DMA operation length
static Uint8 length_byte3;		// extra high byte of DMA length (bits 23-16) to allow to have >64K DMA (during optlist read, combined into length during the actual DMA execution)
static int   command;			// DMA command (-1, no command yet) byte of DMA list reading
static enum  dma_op_types dma_op;	// two lower bits of "command"
static int   chained;			// 1 = chained (read next DMA operation "descriptor")
static int   list_addr;			// Current address for the DMA controller to read from, when reading/processing the DMA list
static int   list_addr_policy;		// 0 = normal, 1 = list addr by CPU addr, 2 = list addr by CPU addr WITH PC-writeback (3=temporary signal to fetch CPU-PC then go back to '2')
static Uint8 minterms[4];		// Used with MIX DMA command only
static Uint8 filler_byte;		// byte used for FILL DMA command only
static int   enhanced_mode;		// MEGA65 enhanced mode DMA
static int   with_io;			// legacy MEGA65 stuff, should be removed? 0x80 or 0
static unsigned int list_entry_pos = 0;
static bool  mb_cross_global = false;	// allow to cross megabyte boundary
static bool  mb_cross;			// (same as above, for the current session though)

// On C65, DMA cannot cross 64K boundaries, so the right mask is 0xFFFF
// On MEGA65 it seems to be 1Mbyte, thus the mask should be 0xFFFFF
// channel.addr is a fixed-point value, with the lower 8 bits being the fractional part
#define DMA_ADDRESSING(channel)		(((channel.addr >> 8) & 0xFFFFF) + channel.base)

struct ldm_st {
	Uint32 x_col, y_col, slope, slope_accu;
	Uint8  slope_type;
};

// source and target DMA "channels":
static struct dma_channel_st {
	int   addr;		// address of the current operation, it's a fixed-point math value
	int   base;		// base address for "addr", always a "pure" number! It also contains the "megabyte selection", pre-shifted by << 20
	int   step;		// step value, zero(HOLD)/negative/positive, this is a fixed point arithmetic value!!
	Uint8 step_fract;	// step value during option read, fractional part only
	Uint8 step_int;		// step value during option read, integer part only
	Uint8 mbyte;		// megabyte slice selected during option read
	int   is_modulo;	// modulo mode, if it's non-zero
	int   also_io;		// channel access I/O instead of memory, if it's non-zero
	struct ldm_st ldm;	// LDM = Line Drawing Mode
} source, target;

static struct {
	int enabled, used, col_counter, col_limit, row_counter, row_limit, value;
} modulo;


static inline Uint8 io_dma_reader ( const unsigned int addr )
{
	return io_read((addr & 0xFFFU) + (io_mode << 12));
}


static inline void  io_dma_writer ( const unsigned int addr, Uint8 data )
{
	io_write((addr & 0xFFFU) + (io_mode << 12), data);
}


// Calculates step rate as a positive/negative fixed-point-math value from input values, used by dma_update() at processing (after reading the whole) DMA list
// is_hold and is_dec(rement) are from the C65-style DMA list, step_int and step_fract are from MEGA65 enhanced mode options (if any)
static inline int calculate_skip_rate ( const int is_hold, const int is_dec, const Uint8 step_int, const Uint8 step_fract )
{
	// TODO/FIXME: what is the exact algorithm to calulcate step rate based on C65 and M65 sources of info on a real MEGA65?
	if (is_hold)
		return 0;
	const int ret = (step_int << 8) | step_fract;
	return XEMU_UNLIKELY(is_dec) ? -ret : ret;
}


static XEMU_INLINE Uint8 dma_read_source ( void )
{
	const int addr = DMA_ADDRESSING(source);
	return (XEMU_UNLIKELY(source.also_io && ((addr & 0xF000) == 0xD000))) ?
		io_dma_reader(addr) : memory_dma_source_mreader(addr);
}

static XEMU_INLINE Uint8 dma_read_target ( void )
{
	const int addr = DMA_ADDRESSING(target);
	return (XEMU_UNLIKELY(target.also_io && ((addr & 0xF000) == 0xD000))) ?
		io_dma_reader(addr) : memory_dma_target_mreader(addr);
}

static XEMU_INLINE void dma_write_source ( const Uint8 data )
{
	if (XEMU_LIKELY((unsigned int)data != transparency)) {
		const int addr = DMA_ADDRESSING(source);
		if (XEMU_UNLIKELY(source.also_io && ((addr & 0xF000) == 0xD000)))
			io_dma_writer(addr, data);
		else
			memory_dma_source_mwriter(addr, data);
	}
}

static XEMU_INLINE void dma_write_target ( const Uint8 data )
{
	if (XEMU_LIKELY((unsigned int)data != transparency)) {
		const int addr = DMA_ADDRESSING(target);
		if (XEMU_UNLIKELY(target.also_io && ((addr & 0xF000) == 0xD000)))
			io_dma_writer(addr, data);
		else
			memory_dma_source_mwriter(addr, data);
	}
}


static Uint8 dma_read_list_next_byte ( void )
{
	Uint8 data;
	if (list_addr_policy) {
		list_addr &= 0xFFFF;		// when DMA list is read by CPU addr, limit read addr within 64K
		data = cpu65_read_callback(list_addr);
	} else {
		list_addr &= 0xFFFFFFFU;	// 28 bit addr space of MEGA65
		data = memory_dma_list_reader(list_addr);
	}
#ifdef	DO_DEBUG_DMA
	DEBUGPRINT("DMA: reading DMA (rev#%d) list from $%08X [%s] [#%d]: $%02X" NL, session_revision, list_addr, list_addr_policy ? "CPU-addr" : "linear-addr", list_entry_pos, data);
#endif
	list_entry_pos++;
	list_addr++;
	return data;
}


static XEMU_INLINE void address_stepping ( struct dma_channel_st *const channel )
{
	if (XEMU_LIKELY(!(channel->ldm.slope_type & 0x80))) {
		// normal, non-LDM (line drawning mode) method
		channel->addr += channel->step;
		if (XEMU_UNLIKELY(mb_cross && (unsigned)channel->addr > 0xFFFFFFFU)) {	// addr: 1 mbyte range + 8 bit fractional part
			channel->addr &= 0xFFFFFFFU;
			if (channel->step >= 0) {
				channel->mbyte++;
				channel->base = (channel->base + 0x100000) & 0xFFFFFFFU;	// base: pure number, no fractional part but 256 mbyte range
			} else {
				channel->mbyte--;
				channel->base = (channel->base - 0x100000) & 0xFFFFFFFU;
			}
		}
		return;
	}
	// otherwise, we must deal with LDM. The following code is based
	// on ideas found in a sample C implementation written by btoschi. THANKS!!
	// WARNING: in Xemu, I use a single variable for "addr" and lower 8 bit is the fractional part!!
	if (channel->ldm.slope_type & 0x40) {
		channel->addr += 0x800U;	// +8 -> we always step in Y
		if (channel->ldm.slope_accu > 0xFFFFU) {
			channel->ldm.slope_accu &= 0xFFFFU;
			if (channel->ldm.slope_type & 0x20)
				channel->addr -= ((channel->addr & 0x700) == 0) ? channel->ldm.x_col + 0x100 : 0x100;
			else
				channel->addr += ((channel->addr & 0x700) == 0) ? channel->ldm.x_col + 0x100 : 0x100;
		}
	} else {
		channel->addr += ((channel->addr & 0x700) == 0x700) ? channel->ldm.x_col + 0x100 : 0x100;
		channel->ldm.slope_accu += channel->ldm.slope;
		if (channel->ldm.slope_accu > 0xFFFFU) {
			channel->ldm.slope_accu &= 0xFFFFU;
			channel->addr += (channel->ldm.slope_type & 0x20) ? -0x800 : 0x800;
		}
	}
}


static XEMU_INLINE void copy_next ( void )
{
	dma_write_target(dma_read_source());
	address_stepping(&source);
	address_stepping(&target);
}

static XEMU_INLINE void fill_next ( void )
{
	dma_write_target(filler_byte);
	address_stepping(&target);
}

static XEMU_INLINE void swap_next ( void )
{
	Uint8 sa = dma_read_source();
	Uint8 da = dma_read_target();
	dma_write_source(da);
	dma_write_target(sa);
	address_stepping(&source);
	address_stepping(&target);
}

static XEMU_INLINE void mix_next ( void )
{
	Uint8 sa = dma_read_source();
	Uint8 da = dma_read_target();
	// NOTE: it's not clear from the specification, what MIX
	// does. I assume, that it does some kind of minterm
	// with source and target and writes the result to
	// target. I'm not even sure how the minterms are
	// interpreted on the bits of two bytes too much. FIXME!!!
	da =
		(( sa) & ( da) & minterms[3]) |
		(( sa) & (~da) & minterms[2]) |
		((~sa) & ( da) & minterms[1]) |
		((~sa) & (~da) & minterms[0]) ;
	dma_write_target(da);
	address_stepping(&source);
	address_stepping(&target);
}


void dma_write_reg ( int addr, Uint8 data )
{
	// The following condition is commented out for now. FIXME: how it is handled for real?!
	//if (!VIC4_LIKE_IO_MODE())
	//	addr &= 3;
	if (XEMU_UNLIKELY(in_dma)) {
		// this is just an emergency stuff to disallow DMA to update its own registers ... FIXME: what would be the correct policy?
		// NOTE: without this, issuing a DMA transfer updating DMA registers would affect an on-going DMA transfer!
		static bool do_warn = true;
		if (do_warn) {
			do_warn = false;
			ERROR_WINDOW("DMA writes its own registers, ignoring!\nThere will be no more warning on this!");
		}
		DEBUG("DMA: WARNING: tries to write own register by DMA reg#%d with value of $%02X" NL, addr, data);
		return;
	}
	// The rule here: every cases in the "switch" statement MUST return from the function, UNLESS the DMA register
	// write is about to initiate a new DMA session!
	switch (addr) {
		case 0x1:
			list_addr = (list_addr & 0xFFF00FF) + (data << 8);	// setting bits 8-15
			return;
		case 0x2:	// for compatibility with C65, MEGA65 here resets the MB part of the DMA list address
			list_addr = (list_addr & 0xFFFF) + ((data & 0x7F) << 16);	// setting bits 16-22, clearing out bits >= 23
			with_io = (data & 0x80);
			return;
		case 0x3:
			if (default_revision != (data & 1)) {
				DEBUGPRINT("DMA: default DMA chip revision change %d -> %d because of writing DMA register 3" NL, default_revision, data & 1);
				default_revision = data & 1;
			}
			mb_cross_global = !!(data & 2);
			return;
		case 0x4:
			list_addr = (list_addr & 0xFFFFF) + (data << 20);	// setting bits 27-20
			return;
		case 0xE:	// Set low order bits of DMA list address, without starting (MEGA65 feature, but without VIC4 new mode, this reg will never addressed here anyway)
			list_addr = (list_addr & 0xFFFFF00) + data;		// setting bits 7-0
			return;
		default:
			DEBUGDMA("DMA: unknown DMA register (#%d) is written with data $%02X @ PC = $%04X" NL, addr, data, cpu65.pc);
			return;
		// Writing the following registers triggers DMA job, so no "return" but "break" from this point!
		case 0x0:
			// Normal mode DMA session
			enhanced_mode = 0;
			list_addr_policy = 0;
			list_addr = (list_addr & 0xFFFF00) + data;		// setting bits 7-0, also clearing out bits >= 23
			break;	// Do NOT return but continue the function!
		case 0x5:
			// Enhanced mode DMA session
			enhanced_mode = 1;
			list_addr_policy = 0;
			list_addr = (list_addr & 0xFFFFF00) + data;		// setting bits 7-0
			break;	// Do NOT return but continue the function!
		case 0x6:
			// Enhanced DMA session, list by CPU address
			// TODO/FIXME:
			// 1. really, it seems this mode would need to map out I/O (only/too?) ... Currently Xemu uses CPU's view of 64K as-is, which is maybe BAD!
			// 2. I am not sure if only DMA list reading is meant by "CPU view" or even read/write ops! If the second, then my implementation is TOTALLY WRONG!
			enhanced_mode = 1;
			list_addr_policy = 1;
			list_addr = (list_addr & 0xFF00) + data;		// setting bits 7-0, but it's CPU address now, so only 16 bits are valid in total!
			break;	// Do NOT return but continue the function!
		case 0x7:
			// Enhanced DMA session, list by CPU address _AND_ using CPU's PC register! ("inline-DMA")
			// TODO/FIXME:
			// 1. I am not sure if only DMA list reading is meant by "CPU view" or even read/write ops! If the second, then my implementation is TOTALLY WRONG!
			// 2. if the second, then the same problem as with "6", I/O mapping out etc?
			enhanced_mode = 1;
			list_addr_policy = 3;	// 3 signals to pick up CPU's PC in dma_update() then using '2'!! So list_addr will be set there.
			break;	// Do NOT return but continue the function!
	}
	/* --- FROM THIS POINT, THERE IS A NEW DMA SESSION WAS INITAITED BY SOME REGISTER WRITE --- */
	// Initial values, enhanced mode DMA may overrides this later during reading enhanced option list
	session_revision = default_revision;	// initialize current revision from default revision
	transparency = 0x100;			// no DMA transparency by default
	source.step_fract = 0;			// source skip rate, fraction part
	source.step_int = 1;			// source skip rate, integer part
	target.step_fract = 0;			// target skip rate, fraction part
	target.step_int = 1;			// target skip rate, integer part
	source.mbyte = 0;			// source MB
	target.mbyte = 0;			// target MB
	length_byte3 = 0;			// length byte for >=64K DMA sessions
	source.ldm.slope_type = 0;		// source: line drawing mode, slope type, do not enable line drawing mode by default
	target.ldm.slope_type = 0;		// target: -- "" --
	mb_cross = mb_cross_global;		// allow to cross megabyte boundaries
	if (enhanced_mode)
		DEBUGDMA("DMA: initiation of ENCHANCED MODE DMA!!!!\n");
	else
		DEBUGDMA("DMA: initiation of normal mode DMA\n");
	DEBUGDMA("DMA: list address is $%07X (%s) now, just written to register %d value $%02X @ PC=$%04X" NL, list_addr, list_addr_policy ? "CPU-addr" : "linear-addr", addr, data, cpu65.pc);
	in_dma = 0x80;		// DMA is busy now, also to signal the emulator core to call dma_update() in its main loop
	command = -1;		// signal dma_update() that it's needed to fetch the DMA command, no command is fetched yet
	cpu65.multi_step_stop_trigger = 1;	// trigger stopping multi-op CPU emulation mode, otherwise DMA wouldn't be started when it should be, right after triggering!
}


int dma_get_revision ( void )
{
	return default_revision;
}


/* Main emulation loop should call this function regularly, if in_dma is non-zero.
   This way we have 'real' DMA, ie works while the rest of the machine is emulated too.
   Please note, that the "exact" timing of DMA and eg the CPU is still incorrect, but it's far
   better than the previous version where DMA was "blocky", ie the whole machine was "halted" while DMA worked ...
   Note, the whole topic of the DMA is a bit large for this comment, here is a quite outdated
   description from me though: http://c65.lgb.hu/dma.html */
int dma_update ( void )
{
	int cycles = 0;
	if (XEMU_UNLIKELY(!in_dma))
		FATAL("dma_update() called without in_dma being set!");
	if (XEMU_UNLIKELY(command == -1)) {
		if (XEMU_UNLIKELY(list_addr_policy == 3)) {
			list_addr = cpu65.pc;
			DEBUGDMA("DMA: adjusting list addr to CPU PC: $%04X" NL, list_addr);
			list_addr_policy = 2;
		}
		if (enhanced_mode) {
			list_entry_pos = 0;
			for (;;) {
				const Uint8 opt = dma_read_list_next_byte();
				DEBUGDMA("DMA: enhanced option byte $%02X read" NL, opt);
				cycles++;
				if (!opt) {
					DEBUGDMA("DMA: end of enhanced options" NL);
					break;
				}
				Uint8 optval;
				if ((opt & 0x80)) {	// all options >= 0x80 have an extra bytes as option parameter
					optval = dma_read_list_next_byte();
					DEBUGDMA("DMA: enhanced option byte parameter $%02X read" NL, optval);
					cycles++;
				}
				switch (opt) {
					// case 0x00 (end of enhanced option list) is already handled
					case 0x01:	// enable megabyte crossing
						mb_cross = true;
						break;
					case 0x06:	// disable transparency (setting high byte of transparency, thus will never match)
						transparency |= 0x100;
						break;
					case 0x07:	// enable transparency
						transparency &= 0xFF;
						break;
					case 0x0A:
					case 0x0B:
						DEBUGDMA("DMA: per-session changing DMA revision during enhanced list %d -> %d" NL, session_revision, opt - 0x0A);
						session_revision = opt - 0x0A;
						break;
					case 0x80:	// set MB of source
						source.mbyte = optval;
						break;
					case 0x81:	// set MB of target
						target.mbyte = optval;
						break;
					case 0x82:	// set source skip rate, fraction part
						source.step_fract = optval;
						break;
					case 0x83:	// set source skip rate, integer part
						source.step_int = optval;
						break;
					case 0x84:	// set target skip rate, fraction part
						target.step_fract = optval;
						break;
					case 0x85:	// set target skip rate, integer part
						target.step_int = optval;
						break;
					case 0x86:	// byte value to be treated as "transparent" (ie: skip writing that data), if enabled
						transparency = (transparency & 0x100) | (unsigned int)optval;
						break;
					case 0x87:	// DMA line drawing mode TARGET - X col (LSB)
						target.ldm.x_col = (target.ldm.x_col & 0xFF0000U) + (optval <<  8);	// Xemu integer + 8 bit fractional part arithmetic!
						break;
					case 0x88:	// DMA line drawing mode TARGET - X col (MSB)
						target.ldm.x_col = (target.ldm.x_col & 0x00FF00U) + (optval << 16);	// Xemu integer + 8 bit fractional part arithmetic!
						break;
					case 0x89:	// DMA line drawing mode TARGET - Row Y col (LSB)
						target.ldm.y_col = (target.ldm.y_col & 0xFF00U) + optval;
						break;
					case 0x8A:	// DMA line drawing mode TARGET - Row Y col (MSB)
						target.ldm.y_col = (target.ldm.y_col & 0x00FFU) + (optval << 8);
						break;
					case 0x8B:	// DMA line drawing mode TARGET - Slope (LSB)
						target.ldm.slope = (target.ldm.slope & 0xFF00U) + optval;
						break;
					case 0x8C:	// DMA line drawing mode TARGET - Slope (MSB)
						target.ldm.slope = (target.ldm.slope & 0x00FFU) + (optval << 8);
						break;
					case 0x8D:	// DMA line drawing mode TARGET - Slope init value (LSB)
						target.ldm.slope_accu = (target.ldm.slope_accu & 0xFF00U) + optval;
						break;
					case 0x8E:	// DMA line drawing mode TARGET - Slope init value (MSB)
						target.ldm.slope_accu = (target.ldm.slope_accu & 0x00FFU) + (optval << 8);
						break;
					case 0x8F:	// DMA line drawing mode TARGET - Slope type
						target.ldm.slope_type = optval;
						break;
					case 0x90:	// extra high byte of DMA length (bits 23-16) to allow to have >64K DMA
						length_byte3 = optval;
						break;
					case 0x97:	// DMA line drawing mode SOURCE - X col (LSB)
						source.ldm.x_col = (source.ldm.x_col & 0xFF0000U) + (optval <<  8);	// Xemu integer + 8 bit fractional part arithmetic!
						break;
					case 0x98:	// DMA line drawing mode SOURCE - X col (MSB)
						source.ldm.x_col = (source.ldm.x_col & 0x00FF00U) + (optval << 16);	// Xemu integer + 8 bit fractional part arithmetic!
						break;
					case 0x99:	// DMA line drawing mode SOURCE - Row Y col (LSB)
						source.ldm.y_col = (source.ldm.y_col & 0xFF00U) + optval;
						break;
					case 0x9A:	// DMA line drawing mode SOURCE - Row Y col (MSB)
						source.ldm.y_col = (source.ldm.y_col & 0x00FFU) + (optval << 8);
						break;
					case 0x9B:	// DMA line drawing mode SOURCE - Slope (LSB)
						source.ldm.slope = (source.ldm.slope & 0xFF00U) + optval;
						break;
					case 0x9C:	// DMA line drawing mode SOURCE - Slope (MSB)
						source.ldm.slope = (source.ldm.slope & 0x00FFU) + (optval << 8);
						break;
					case 0x9D:	// DMA line drawing mode SOURCE - Slope init value (LSB)
						source.ldm.slope_accu = (source.ldm.slope_accu & 0xFF00U) + optval;
						break;
					case 0x9E:	// DMA line drawing mode SOURCE - Slope init value (MSB)
						source.ldm.slope_accu = (source.ldm.slope_accu & 0x00FFU) + (optval << 8);
						break;
					case 0x9F:	// DMA line drawing mode SOURCE - Slope type
						source.ldm.slope_type = optval;
						break;
					default:
						// maybe later we should keep this quiet ...
						if ((opt & 0x80))
							DEBUGPRINT("DMA: *unknown* enhanced option: $%02X (parameter $%02X) @ PC=$%04X" NL, opt, optval, cpu65.pc);
						else
							DEBUGPRINT("DMA: *unknown* enhanced option: $%02X @ PC=$%04X" NL, opt, cpu65.pc);
						break;
				}
				if (XEMU_UNLIKELY(list_entry_pos > 255)) {
					// FIXME: current design of DMA emulation uses a blocking loop to fetch enhanced mode options
					// This is bad, if there is a very long list (which shouldn't be valid anyway though ...)
					// Thus I abort the whole DMA session in case of a problem like that.
					static bool do_warn = true;
					if (do_warn) {
						do_warn = false;
						ERROR_WINDOW("DMA: Enhanced mode DMA option list is abnormally long (%u bytes).\nAborting DMA session! Buggy software running?\nNo more reports will be produced by Xemu." NL, list_entry_pos);
					}
					in_dma = 0;
					command = -1;
					return cycles;
				}
			}
		}
		list_entry_pos = 0;
		// command == -1 signals the situation, that the (next) DMA command should be read!
		// This part is highly incorrect, ie fetching so many bytes in one step only of dma_update()
		// NOTE: in case of MEGA65: dma_read_list_next_byte() uses the "megabyte" part already (taken from reg#4, in case if that reg is written)
		command            = dma_read_list_next_byte();
		dma_op             = (enum dma_op_types)(command & 3);
		modulo.col_limit   = dma_read_list_next_byte();
		modulo.row_limit   = dma_read_list_next_byte();
		length             = modulo.col_limit | (modulo.row_limit << 8) | (length_byte3 << 16);
		source.addr        = dma_read_list_next_byte();
		filler_byte        = source.addr;					// source low byte is also the filler byte in case of FILL command
		source.addr       |=(dma_read_list_next_byte() <<  8);
		source.addr       |= dma_read_list_next_byte() << 16;
		target.addr        = dma_read_list_next_byte();
		target.addr       |= dma_read_list_next_byte() <<  8;
		target.addr       |= dma_read_list_next_byte() << 16;
		Uint8 subcommand;
		if (session_revision)	// for F018B we have an extra byte fetch here! used later in this function [making DMA list one byte longer, indeed]
			subcommand = dma_read_list_next_byte();
		else
			subcommand = 0;	// just make gcc happy not to generate warning later
		// On MEGA65, modulo is used as a fixed point arithmetic value
		modulo.value       = dma_read_list_next_byte() <<  8;
		modulo.value      |= dma_read_list_next_byte() << 16;
		if (session_revision) {
			cycles += 12;	// FIXME: correct timing?
			// F018B ("new") behaviour
			source.step = calculate_skip_rate(subcommand & 2, command & 16, source.step_int, source.step_fract);
			target.step = calculate_skip_rate(subcommand & 8, command & 32, target.step_int, target.step_fract);
			source.is_modulo = (subcommand & 1);
			target.is_modulo = (subcommand & 4);
			if (dma_op == MIX_OP) {	// if it's a MIX command
				// FIXME: what about minterms in F018B?! Maybe upper bits of subcommand, but we can't [?] know ... Try that theory for now ...
				minterms[0] = (subcommand &  16) ? 0xFF : 0x00;
				minterms[1] = (subcommand &  32) ? 0xFF : 0x00;
				minterms[2] = (subcommand &  64) ? 0xFF : 0x00;
				minterms[3] = (subcommand & 128) ? 0xFF : 0x00;
			}
		} else {
			cycles += 11;	// FIXME: correct timing?
			// F018A ("old") behaviour
			source.step = calculate_skip_rate(source.addr & 0x100000, source.addr & 0x400000, source.step_int, source.step_fract);
			target.step = calculate_skip_rate(target.addr & 0x100000, target.addr & 0x400000, target.step_int, target.step_fract);
			source.is_modulo = (source.addr & 0x200000);
			target.is_modulo = (target.addr & 0x200000);
			if (dma_op == MIX_OP) {	// if it's a MIX command
				minterms[0] = (command &  16) ? 0xFF : 0x00;
				minterms[1] = (command &  32) ? 0xFF : 0x00;
				minterms[2] = (command &  64) ? 0xFF : 0x00;
				minterms[3] = (command & 128) ? 0xFF : 0x00;
			}
		}
		// use modulo mode if:
		//   * dma_init() is used with this feature to be enabled
		//   * any of source or target has the MODulo bit set
		// FIXME: logically, in case of FILL command, source uses modulo setting does not make sense, and we don't want to use modulo length counting at all
		if (XEMU_UNLIKELY(source.is_modulo || target.is_modulo)) {
			if (modulo.enabled) {
				modulo.used = 1;
				modulo.col_counter = 0;
				modulo.row_counter = 0;
				// GUESSING/FIXME/TODO: with modulo, col/row counters = 0 means $100 for real, as with non-modulo mode counter = 0 means $10000 (16 bit counter there, 8 bit wides here!)
				if (!modulo.col_limit)
					modulo.col_limit = 0x100;
				if (!modulo.row_limit)
					modulo.row_limit = 0x100;
			} else {
				modulo.used = 0;
				DEBUGPRINT("DMA: warning, MODulo mode wanted to be used, but not enabled by you!" NL);
			}
		} else
			modulo.used = 0;
		// if modulo.used is zero, source.is_modulo and target.is_modulo is never used (but maybe for logging)
		// so commenting the part below:
#if 0
		if (!modulo.used) {
			if (source.is_modulo || target.is_modulo)
				DEBUG("DMA: denying using MODulo ..." NL);
			source.is_modulo = 0;
			target.is_modulo = 0;
		}
#endif
		// It *seems* I/O stuff is still in the place even with F018B. FIXME: is it true?
		source.also_io = (source.addr & 0x800000);
		target.also_io = (target.addr & 0x800000);
		/* -- source selection -- */
		// base selection for M65
		// M65 has an "mbyte part" register for source (and target too)
		// however, with F018B there are 3 bits over 1Mbyte as well, and it seems M65 (see VHDL code) add these together then. Interesting.
		if (session_revision)
		    source.base = ((source.mbyte << 20) + (source.addr & 0x700000)) & 0xFF00000;
		else
		    source.base = source.mbyte << 20;
		source.addr	= (source.addr & 0x0FFFFF) << 8;// offset from base, for M65 this *IS* fixed point arithmetic!
		/* -- target selection -- see similar lines with comments above, for source ... */
		if (session_revision)
		    target.base = ((target.mbyte << 20) + (target.addr & 0x700000)) & 0xFF00000;
		else
		    target.base = target.mbyte << 20;
		target.addr	= (target.addr & 0x0FFFFF) << 8;
		/* other stuff */
		chained = (command & 4);
		// FIXME: this is a debug mesg, yeah, but with fractional step on M65, the step values needs to be interpreted with keep in mind the fixed point math ...
		DEBUG("DMA: READ COMMAND: $%07X[%s%s %d:%d] -> $%07X[%s%s %d:%d] (L=$%04X) CMD=%d (%s)" NL,
			DMA_ADDRESSING(source), source.also_io ? "I/O" : "MEM", source.is_modulo ? " MOD" : "", source.step >> 8, source.step & 0xFF,
			DMA_ADDRESSING(target), target.also_io ? "I/O" : "MEM", target.is_modulo ? " MOD" : "", target.step >> 8, target.step & 0xFF,
			length, dma_op, chained ? "CHAINED" : "LAST"
		);
		if (!length)
			length = 0x10000;			// I *think* length of zero means 64K. Probably it's not true!!
		if (in_hypervisor)
			mb_cross = false;			// Megabyte-crossing is disabled in hypervisor mode!
		return cycles;
	}
	// We have valid command to be executed, or continue to execute
	//DEBUG("DMA: EXECUTING: command=%d length=$%04X" NL, command & 3, length);
	switch (dma_op) {
		case COPY_OP:		// COPY command (0)
			copy_next();
			cycles = 2;	// FIXME: correct timing?
			break;
		case MIX_OP:		// MIX  command (1)
			mix_next();
			cycles = 3;	// FIXME: correct timing?
			break;
		case SWAP_OP:		// SWAP command (2)
			swap_next();
			cycles = 4;	// FIXME: correct timing?
			break;
		case FILL_OP:		// FILL command (3)
			fill_next();
			cycles = 1;	// FIXME: correct timing?
			break;
	}
	// Maintain length counter or modulo-related counters (in the second case, also add modulo value if needed)
	if (XEMU_UNLIKELY(modulo.used)) {
		// modulo mode. we don't use the usual "length" but own counters.
		// but we DO reset "length" to zero if modulo transfer is done, so
		// it will be detected by the 'if' at the bottom of this huge function as the end of the DMA op
		if (modulo.col_counter == modulo.col_limit) {
			if (modulo.row_counter == modulo.row_limit) {
				length = 0;	// just to fulfill end-of-operation condition
			} else {
				// end of modulo "columns", but there are "rows" left, reset columns counter, increment row counter,
				// also add the modulo value to source and/or target channels, if the given channel is in modulo mode
				modulo.col_counter = 0;
				modulo.row_counter++;
				if (source.is_modulo)
					source.addr += modulo.value;
				if (target.is_modulo)
					target.addr += modulo.value;
			}
		} else {
			modulo.col_counter++;
		}
	} else {
		length--;	// non-MODulo mode, we simply decrement length counter ...
	}
	if (length <= 0) {			// end of DMA operation for the current DMA list entry?
		if (chained) {			// chained?
			DEBUGDMA("DMA: end of operation, but chained!" NL);
			in_dma = 0x81;	// still busy then, with also bit0 set (chained)
		} else {
			DEBUGDMA("DMA: end of operation, no chained next one." NL);
			in_dma = 0;		// end of DMA command
			if (list_addr_policy == 2) {
				DEBUGDMA("DMA: adjusting CPU PC from $%04X to $%04X" NL, cpu65.pc, list_addr & 0xFFFF);
				cpu65.pc = list_addr & 0xFFFF;
			}
		}
		command = -1;	// signal for next DMA command fetch
	}
	return cycles;
}


int dma_update_multi_steps ( const int do_for_cycles )
{
	int cycles = 0;
	while (cycles <= do_for_cycles && in_dma) {
		cycles += dma_update();
	}
	return cycles;
}


void dma_init_set_rev ( const Uint8 *rom )
{
	if (!rom)
		FATAL("%s(): rom == NULL", __func__);
	rom_detect_date(rom);
	const int rom_suggested_dma_revision = (rom_date < 900000 || rom_date > 910522 || rom_is_openroms);
	if (rom_date <= 0)
		WARNING_WINDOW("ROM version cannot be detected.\nDefaulting to revision %d.\nWarning, this may cause incorrect behaviour!", rom_suggested_dma_revision);
	DEBUGPRINT("DMA: default DMA chip revision change %d -> %d based on ROM version (%d %s)" NL, default_revision, rom_suggested_dma_revision, rom_date, rom_name);
	default_revision = rom_suggested_dma_revision;
}


void dma_init ( void )
{
	modulo.enabled = 0;		// FIXME: make it configurable (real MEGA65 does not support modulo)
	default_revision = 1;	// FIXME: what should be the power-on default revision?
	DEBUGPRINT("DMA: initializing DMA engine for chip revision %d (initially, may be modified later!), modulo_support=%s." NL,
		default_revision,
		modulo.enabled ? "ENABLED" : "DISABLED"
	);
	dma_reset();
}


void dma_reset ( void )
{
	command = -1;	// no command is fetched yet
	in_dma = 0;
	source.base = 0;
	target.base = 0;
	list_addr = 0;
	with_io = 0;
	mb_cross_global = false;
}


Uint8 dma_read_reg ( int addr )
{
	Uint8 data;
	switch (addr) {
		case 0:
		case 5:
			data = list_addr & 0xFF;
			break;
		case 1:
			data = (list_addr >> 8) & 0xFF;
			break;
		case 2:
			data = with_io + ((list_addr >> 16) & 0x7F);
			break;
		case 3:
			data = (in_dma & 0xFE) | default_revision;	// reg_dmagic_status(7 downto 1) & support_f018b
			break;
		case 4:
			data = (list_addr >> 20) & 0xFF;	// reg_dmagic_addr(27 downto 20);
			break;
		default:
			DEBUGDMA("DMA: unknown DMA register (#%d) is read @ PC = $%04X" NL, addr, cpu65.pc);
			data = 0xFF;	// FIXME: the right choice of reading "unknown" DMA register?
			break;
	}
	DEBUGDMA("DMA: register reading at addr of %d as $%02X" NL, addr, data);
	return data;
}


void dma_get_list_addr_as_bytes ( Uint8 *p )
{
	p[0] =  list_addr        & 0xFF;
	p[1] = (list_addr >>  8) & 0xFF;
	p[2] = (list_addr >> 16) & 0xFF;
	p[3] = (list_addr >> 24) & 0x0F;
}


void dma_set_list_addr_from_bytes ( const Uint8 *p )
{
	list_addr = p[0] + (p[1] << 8) + (p[2] << 16) + ((p[3] & 0x0F) << 24);
	DEBUGDMA("DMA: list address is set 'externally' to $%X" NL, list_addr);
}
