Analysis & Synthesis report for jop
Sat Apr 12 09:04:03 2014
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Apr 12 09:04:03 2014             ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; jop                                           ;
; Top-level Entity Name              ; jop                                           ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; N/A until Partition Merge                     ;
;     Total combinational functions  ; N/A until Partition Merge                     ;
;     Dedicated logic registers      ; N/A until Partition Merge                     ;
; Total registers                    ; N/A until Partition Merge                     ;
; Total pins                         ; N/A until Partition Merge                     ;
; Total virtual pins                 ; N/A until Partition Merge                     ;
; Total memory bits                  ; N/A until Partition Merge                     ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                     ;
; Total PLLs                         ; N/A until Partition Merge                     ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; jop                ; jop                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Apr 12 09:03:49 2014
Info: Command: quartus_map quartus/altde2-70/jop
Info: Revision "jop" was previously opened in Quartus II software version 9.1. Created Quartus II Default Settings File H:/jopplus2013/quartus/altde2-70/jop_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 9.1.
Info: Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/altera/11.0sp1/quartus/bin/assignment_defaults.qdf
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 2 design units, including 0 entities, in source file /jopplus2013/vhdl/top/jop_config_global.vhd
    Info: Found design unit 1: jop_config_global
    Info: Found design unit 2: jop_config_global-body
Info: Found 2 design units, including 0 entities, in source file /jopplus2013/vhdl/top/jop_config_de2.vhd
    Info: Found design unit 1: jop_config
    Info: Found design unit 2: jop_config-body
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/scio/scio_min_de2-70.vhd
    Info: Found design unit 1: scio-rtl
    Info: Found entity 1: scio
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/memory/sc_ssram32.vhd
    Info: Found design unit 1: sc_mem_if-rtl
    Info: Found entity 1: sc_mem_if
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/top/jop_512x32.vhd
    Info: Found design unit 1: jop-rtl
    Info: Found entity 1: jop
Info: Found 1 design units, including 0 entities, in source file /jopplus2013/vhdl/core/jop_types.vhd
    Info: Found design unit 1: jop_types
Info: Found 2 design units, including 0 entities, in source file /jopplus2013/vhdl/simpcon/sc_pack.vhd
    Info: Found design unit 1: sc_pack
    Info: Found design unit 2: sc_pack-body
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/altera/cyc2_pll.vhd
    Info: Found design unit 1: pll-SYN
    Info: Found entity 1: pll
Info: Found 4 design units, including 2 entities, in source file /jopplus2013/vhdl/scio/fifo.vhd
    Info: Found design unit 1: fifo_elem-rtl
    Info: Found design unit 2: fifo-rtl
    Info: Found entity 1: fifo_elem
    Info: Found entity 2: fifo
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/scio/sc_uart.vhd
    Info: Found design unit 1: sc_uart-rtl
    Info: Found entity 1: sc_uart
Info: Found 4 design units, including 2 entities, in source file /jopplus2013/vhdl/scio/sc_sys.vhd
    Info: Found design unit 1: intstate-rtl
    Info: Found design unit 2: sc_sys-rtl
    Info: Found entity 1: intstate
    Info: Found entity 2: sc_sys
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/scio/led_switch.vhd
    Info: Found design unit 1: led_switch-rtl
    Info: Found entity 1: led_switch
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/jtbl.vhd
    Info: Found design unit 1: jtbl-rtl
    Info: Found entity 1: jtbl
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/altera/arom.vhd
    Info: Found design unit 1: rom-rtl
    Info: Found entity 1: rom
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/altera/aram.vhd
    Info: Found design unit 1: ram-rtl
    Info: Found entity 1: ram
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/bcfetch.vhd
    Info: Found design unit 1: bcfetch-rtl
    Info: Found entity 1: bcfetch
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/core.vhd
    Info: Found design unit 1: core-rtl
    Info: Found entity 1: core
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/decode.vhd
    Info: Found design unit 1: decode-rtl
    Info: Found entity 1: decode
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/fetch.vhd
    Info: Found design unit 1: fetch-rtl
    Info: Found entity 1: fetch
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/altera/cyc_jbc.vhd
    Info: Found design unit 1: jbc-rtl
    Info: Found entity 1: jbc
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/memory/mem_sc.vhd
    Info: Found design unit 1: mem_sc-rtl
    Info: Found entity 1: mem_sc
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/memory/sdpram.vhd
    Info: Found design unit 1: sdpram-rtl
    Info: Found entity 1: sdpram
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/cache.vhd
    Info: Found design unit 1: mcache-rtl
    Info: Found entity 1: mcache
Info: Found 5 design units, including 2 entities, in source file /jopplus2013/vhdl/cache/ocache.vhd
    Info: Found design unit 1: oc_types
    Info: Found design unit 2: oc_tag-rtl
    Info: Found design unit 3: ocache-rtl
    Info: Found entity 1: oc_tag
    Info: Found entity 2: ocache
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/mul.vhd
    Info: Found design unit 1: mul-rtl
    Info: Found entity 1: mul
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/shift.vhd
    Info: Found design unit 1: shift-rtl
    Info: Found entity 1: shift
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/stack.vhd
    Info: Found design unit 1: stack-rtl
    Info: Found entity 1: stack
Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/jopcpu.vhd
    Info: Found design unit 1: jopcpu-rtl
    Info: Found entity 1: jopcpu
Info: Elaborating entity "jop" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at jop_512x32.vhd(62): used implicit default value for signal "oLEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at jop_512x32.vhd(124): object "pll_lock" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jop_512x32.vhd(158): object "ram_nsc" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "oLEDR[17..16]" at jop_512x32.vhd(61)
Info: Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info: Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info: Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "5"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "6"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "5"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "6"
    Info: Parameter "clk1_phase_shift" = "5000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll2"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "jopcpu" for hierarchy "jopcpu:cpu"
Warning (10036): Verilog HDL or VHDL warning at jopcpu.vhd(121): object "sc_scratch_out" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "sc_mem_out.tm_broadcast" at jopcpu.vhd(75)
Warning (10873): Using initial value X (don't care) for net "sc_io_out.tm_cache" at jopcpu.vhd(81)
Warning (10873): Using initial value X (don't care) for net "sc_io_out.tm_broadcast" at jopcpu.vhd(81)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data" at jopcpu.vhd(122)
Info: Elaborating entity "core" for hierarchy "jopcpu:cpu|core:core"
Warning (10036): Verilog HDL or VHDL warning at core.vhd(391): object "tick_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at core.vhd(392): object "tick_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at core.vhd(394): object "total_tick0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at core.vhd(395): object "tick_cnt0" assigned a value but never read
Info: Elaborating entity "bcfetch" for hierarchy "jopcpu:cpu|core:core|bcfetch:bcf"
Warning (10492): VHDL Process Statement warning at bcfetch.vhd(477): signal "zfreg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcfetch.vhd(477): signal "ctrl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcfetch.vhd(497): signal "rejump_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "jtbl" for hierarchy "jopcpu:cpu|core:core|bcfetch:bcf|jtbl:jt"
Info: Elaborating entity "jbc" for hierarchy "jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch"
Info: Elaborating entity "altsyncram" for hierarchy "jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch|altsyncram:alt_jbc"
Info: Elaborated megafunction instantiation "jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch|altsyncram:alt_jbc"
Info: Instantiated megafunction "jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch|altsyncram:alt_jbc" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "12"
    Info: Parameter "numwords_b" = "4096"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf
    Info: Found entity 1: altsyncram_5pi1
Info: Elaborating entity "altsyncram_5pi1" for hierarchy "jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch|altsyncram:alt_jbc|altsyncram_5pi1:auto_generated"
Info: Elaborating entity "fetch" for hierarchy "jopcpu:cpu|core:core|fetch:fch"
Info: Elaborating entity "rom" for hierarchy "jopcpu:cpu|core:core|fetch:fch|rom:mcrom"
Info: Elaborating entity "lpm_rom" for hierarchy "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom"
Info: Elaborated megafunction instantiation "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom"
Info: Instantiated megafunction "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "12"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "LPM_WIDTHAD" = "11"
    Info: Parameter "LPM_NUMWORDS" = "2048"
    Info: Parameter "LPM_FILE" = "../../asm/generated/rom.mif"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_HINT" = "USE_EAB=ON"
Info: Elaborating entity "altrom" for hierarchy "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom"
Info: Elaborated megafunction instantiation "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom", which is child of megafunction instantiation "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom"
Info: Elaborating entity "altsyncram" for hierarchy "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mh11.tdf
    Info: Found entity 1: altsyncram_mh11
Info: Elaborating entity "altsyncram_mh11" for hierarchy "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_mh11:auto_generated"
Warning: 164 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning: Addresses ranging from 1884 to 2047 are not initialized
Warning: 512 out of 2048 addresses are reinitialized. The latest initialized data will replace the existing data. There are 512 warnings found, and 10 warnings are reported.
    Warning: Memory Initialization File address 0 is reinitialized
    Warning: Memory Initialization File address 1 is reinitialized
    Warning: Memory Initialization File address 2 is reinitialized
    Warning: Memory Initialization File address 3 is reinitialized
    Warning: Memory Initialization File address 4 is reinitialized
    Warning: Memory Initialization File address 5 is reinitialized
    Warning: Memory Initialization File address 6 is reinitialized
    Warning: Memory Initialization File address 7 is reinitialized
    Warning: Memory Initialization File address 8 is reinitialized
    Warning: Memory Initialization File address 9 is reinitialized
Info: Elaborating entity "decode" for hierarchy "jopcpu:cpu|core:core|decode:dec"
Info: Elaborating entity "stack" for hierarchy "jopcpu:cpu|core:core|stack:stk"
Warning (10492): VHDL Process Statement warning at stack.vhd(266): signal "T" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "shift" for hierarchy "jopcpu:cpu|core:core|stack:stk|shift:shf"
Info: Elaborating entity "ram" for hierarchy "jopcpu:cpu|core:core|stack:stk|ram:stkram"
Info: Elaborating entity "lpm_ram_dp" for hierarchy "jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram"
Info: Elaborated megafunction instantiation "jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram"
Info: Instantiated megafunction "jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "256"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DP"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_RDADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_WRADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "../../asm/generated/ram.mif"
    Info: Parameter "LPM_HINT" = "USE_EAB=ON"
Warning: ALTDPRAM doesn't support Cyclone II. Trying for best case memory conversions. The power up states will be different for stratix as well as read during write modes
Info: Elaborating entity "altdpram" for hierarchy "jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram"
Info: Elaborated megafunction instantiation "jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram", which is child of megafunction instantiation "jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram"
Info: Elaborating entity "altsyncram" for hierarchy "jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block", which is child of megafunction instantiation "jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7ts1.tdf
    Info: Found entity 1: altsyncram_7ts1
Info: Elaborating entity "altsyncram_7ts1" for hierarchy "jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jil1.tdf
    Info: Found entity 1: altsyncram_jil1
Info: Elaborating entity "altsyncram_jil1" for hierarchy "jopcpu:cpu|core:core|stack:stk|ram:stkram|lpm_ram_dp:cmp_ram|altdpram:sram|altsyncram:ram_block|altsyncram_7ts1:auto_generated|altsyncram_jil1:altsyncram1"
Warning: 49 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 49 warnings found, and 10 warnings are reported.
    Warning: Memory Initialization File address 0 is reinitialized
    Warning: Memory Initialization File address 1 is reinitialized
    Warning: Memory Initialization File address 2 is reinitialized
    Warning: Memory Initialization File address 3 is reinitialized
    Warning: Memory Initialization File address 4 is reinitialized
    Warning: Memory Initialization File address 5 is reinitialized
    Warning: Memory Initialization File address 6 is reinitialized
    Warning: Memory Initialization File address 7 is reinitialized
    Warning: Memory Initialization File address 8 is reinitialized
    Warning: Memory Initialization File address 9 is reinitialized
Info: Elaborating entity "mem_sc" for hierarchy "jopcpu:cpu|mem_sc:mem"
Warning (10037): Verilog HDL or VHDL warning at mem_sc.vhd(388): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at mem_sc.vhd(860): conditional expression evaluates to a constant
Warning (10873): Using initial value X (don't care) for net "sc_mem_out.cinval" at mem_sc.vhd(88)
Warning (10873): Using initial value X (don't care) for net "sc_mem_out.tm_broadcast" at mem_sc.vhd(88)
Info: Elaborating entity "mcache" for hierarchy "jopcpu:cpu|mem_sc:mem|mcache:mc"
Info: Elaborating entity "ocache" for hierarchy "jopcpu:cpu|mem_sc:mem|ocache:oc"
Warning (10036): Verilog HDL or VHDL warning at ocache.vhd(264): object "hit_reg" assigned a value but never read
Info: Elaborating entity "oc_tag" for hierarchy "jopcpu:cpu|mem_sc:mem|ocache:oc|oc_tag:tag"
Info: Elaborating entity "mul" for hierarchy "jopcpu:cpu|mul:ml"
Info: Elaborating entity "scio" for hierarchy "scio:io"
Warning (10873): Using initial value X (don't care) for net "sc_dout[3]" at scio_min_DE2-70.vhd(145)
Warning (10873): Using initial value X (don't care) for net "sc_rdy_cnt[3]" at scio_min_DE2-70.vhd(148)
Info: Elaborating entity "sc_sys" for hierarchy "scio:io|sc_sys:sys"
Info: Elaborating entity "intstate" for hierarchy "scio:io|sc_sys:sys|intstate:\gen_int:0:cis"
Info: Elaborating entity "sc_uart" for hierarchy "scio:io|sc_uart:ua"
Warning (10036): Verilog HDL or VHDL warning at sc_uart.vhd(125): object "tf_half" assigned a value but never read
Info: Elaborating entity "fifo" for hierarchy "scio:io|sc_uart:ua|fifo:tf"
Info: Elaborating entity "fifo_elem" for hierarchy "scio:io|sc_uart:ua|fifo:tf|fifo_elem:\g1:0:f1"
Info: Elaborating entity "led_switch" for hierarchy "scio:io|led_switch:lw"
Warning (10541): VHDL Signal Declaration warning at led_switch.vhd(53): used implicit default value for signal "sc_rdy_cnt" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "sc_mem_if" for hierarchy "sc_mem_if:scm"
Warning (10812): VHDL warning at sc_ssram32.vhd(158): sensitivity list already contains sc_mem_out
Error: Node instance "cch" instantiates undefined entity "cm" File: H:/jopplus2013/vhdl/core/bcfetch.vhd Line: 344
Error: Node instance "dch" instantiates undefined entity "dm" File: H:/jopplus2013/vhdl/core/bcfetch.vhd Line: 354
Error: Node instance "gals" instantiates undefined entity "galscomp" File: H:/jopplus2013/vhdl/core/core.vhd Line: 438
Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 53 warnings
    Error: Peak virtual memory: 312 megabytes
    Error: Processing ended: Sat Apr 12 09:04:03 2014
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:06


