digraph G {
compound=true
label="Black edges - dataflow, red edges - control flow"
"t440" [label="  %t440 = alloca %struct.xf_accel_utils*, align 8"]
"t441" [label="  %t441 = alloca %class.ap_uint*, align 8"]
"t442" [label="  %t442 = alloca %\"class.hls::stream\"*, align 8"]
"t443" [label="  %t443 = alloca i32, align 4"]
"t444" [label="  %t444 = alloca i32, align 4"]
"pixel_width" [label="  %pixel_width = alloca i32, align 4"]
"loop_count" [label="  %loop_count = alloca i32, align 4"]
"i" [label="  %i = alloca i32, align 4"]
"_1" [label="  store %struct.xf_accel_utils* %this_, %struct.xf_accel_utils** %t440, align 8"]
"_2" [label="  store %class.ap_uint* %srcPtr, %class.ap_uint** %t441, align 8"]
"_3" [label="  store %\"class.hls::stream\"* %dstStrm, %\"class.hls::stream\"** %t442, align 8"]
"_4" [label="  store i32 %rows, i32* %t443, align 4"]
"_5" [label="  store i32 %cols, i32* %t444, align 4"]
"_6" [label="  store i32 16, i32* %pixel_width, align 4"]
"t445" [label="  %t445 = load i32* %t443, align 4"]
"t446" [label="  %t446 = load i32* %t444, align 4"]
"t447" [label="  %t447 = mul nsw i32 %t445, %t446"]
"t448" [label="  %t448 = load i32* %pixel_width, align 4"]
"t449" [label="  %t449 = mul nsw i32 %t447, %t448"]
"t450" [label="  %t450 = add nsw i32 %t449, 256"]
"t451" [label="  %t451 = sub nsw i32 %t450, 1"]
"t452" [label="  %t452 = sdiv i32 %t451, 256"]
"_7" [label="  store i32 %t452, i32* %loop_count, align 4"]
"_8" [label="  store i32 0, i32* %i, align 4"]
"_9" [label="  br label %1"]
"unk_block_1" -> "t440"[color=red]
"i32 1" -> "t440"
"t440" -> "t441"[color=red weight=2]
"i32 1" -> "t441"
"t441" -> "t442"[color=red weight=2]
"i32 1" -> "t442"
"t442" -> "t443"[color=red weight=2]
"i32 1" -> "t443"
"t443" -> "t444"[color=red weight=2]
"i32 1" -> "t444"
"t444" -> "pixel_width"[color=red weight=2]
"i32 1" -> "pixel_width"
"pixel_width" -> "loop_count"[color=red weight=2]
"i32 1" -> "loop_count"
"loop_count" -> "i"[color=red weight=2]
"i32 1" -> "i"
"i" -> "_1"[color=red weight=2]
"this_" -> "_1"
"t440" -> "_1"
"_1" -> "_2"[color=red weight=2]
"srcPtr" -> "_2"
"t441" -> "_2"
"_2" -> "_3"[color=red weight=2]
"dstStrm" -> "_3"
"t442" -> "_3"
"_3" -> "_4"[color=red weight=2]
"rows" -> "_4"
"t443" -> "_4"
"_4" -> "_5"[color=red weight=2]
"cols" -> "_5"
"t444" -> "_5"
"_5" -> "_6"[color=red weight=2]
"i32 16" -> "_6"
"pixel_width" -> "_6"
"_6" -> "t445"[color=red weight=2]
"t443" -> "t445"
"t445" -> "t446"[color=red weight=2]
"t444" -> "t446"
"t446" -> "t447"[color=red weight=2]
"t445" -> "t447"
"t446" -> "t447"
"t447" -> "t448"[color=red weight=2]
"pixel_width" -> "t448"
"t448" -> "t449"[color=red weight=2]
"t447" -> "t449"
"t448" -> "t449"
"t449" -> "t450"[color=red weight=2]
"t449" -> "t450"
"i32 256" -> "t450"
"t450" -> "t451"[color=red weight=2]
"t450" -> "t451"
"i32 1" -> "t451"
"t451" -> "t452"[color=red weight=2]
"t451" -> "t452"
"i32 256" -> "t452"
"t452" -> "_7"[color=red weight=2]
"t452" -> "_7"
"loop_count" -> "_7"
"_7" -> "_8"[color=red weight=2]
"i32 0" -> "_8"
"i" -> "_8"
"_8" -> "_9"[color=red weight=2]
"_9" -> ""[color=red]

"t453" [label="  %t453 = load i32* %i, align 4"]
"t454" [label="  %t454 = load i32* %loop_count, align 4"]
"t455" [label="  %t455 = icmp slt i32 %t453, %t454"]
"_10" [label="  br i1 %t455, label %2, label %4"]
"unk_block_2" -> "t453"[color=red]
"i" -> "t453"
"t453" -> "t454"[color=red weight=2]
"loop_count" -> "t454"
"t454" -> "t455"[color=red weight=2]
"t453" -> "t455"
"t454" -> "t455"
"t455" -> "_10"[color=red weight=2]
"t455" -> "_10"
"_10" -> ""[color=red]
"_10" -> ""[color=red]

"t456" [label="  %t456 = load %\"class.hls::stream\"** %t442, align 8"]
"t457" [label="  %t457 = load i32* %i, align 4"]
"t458" [label="  %t458 = sext i32 %t457 to i64"]
"t459" [label="  %t459 = load %class.ap_uint** %t441, align 8"]
"t460" [label="  %t460 = getelementptr inbounds %class.ap_uint* %t459, i64 %t458"]
"_11" [label="  call void @_ZN3hls6streamI7ap_uintILi256EEE5writeERKS2_(%\"class.hls::stream\"* %t456, %class.ap_uint* %t460)"]
"_12" [label="  br label %3"]
"unk_block_3" -> "t456"[color=red]
"t442" -> "t456"
"t456" -> "t457"[color=red weight=2]
"i" -> "t457"
"t457" -> "t458"[color=red weight=2]
"t457" -> "t458"
"t458" -> "t459"[color=red weight=2]
"t441" -> "t459"
"t459" -> "t460"[color=red weight=2]
"t459" -> "t460"
"t458" -> "t460"
"t460" -> "_11"[color=red weight=2]
"t456" -> "_11"
"t460" -> "_11"
"_ZN3hls6streamI7ap_uintILi256EEE5writeERKS2_" -> "_11"
"_11" -> "_12"[color=red weight=2]
"_12" -> ""[color=red]

"t461" [label="  %t461 = load i32* %i, align 4"]
"t462" [label="  %t462 = add nsw i32 %t461, 1"]
"_13" [label="  store i32 %t462, i32* %i, align 4"]
"_14" [label="  br label %1"]
"unk_block_4" -> "t461"[color=red]
"i" -> "t461"
"t461" -> "t462"[color=red weight=2]
"t461" -> "t462"
"i32 1" -> "t462"
"t462" -> "_13"[color=red weight=2]
"t462" -> "_13"
"i" -> "_13"
"_13" -> "_14"[color=red weight=2]
"_14" -> ""[color=red]

"_15" [label="  ret void"]
"unk_block_5" -> "_15"[color=red]

}
