INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/12037/Desktop/Loongson cup/loongson_MIPS_demo/pipeline_CU_cpu/pipeline_cpu.sim/sim_1/synth/timing/xsim/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUF_HD3
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-311] analyzing module lcd_draw
INFO: [VRFC 10-311] analyzing module lcd_init
INFO: [VRFC 10-311] analyzing module lcd_module
INFO: [VRFC 10-311] analyzing module lcd_rom
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module pipeline_cpu
INFO: [VRFC 10-311] analyzing module pipeline_cpu_display
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module touch_module
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2_synth
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module inst_rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_rom_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module inst_rom_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/12037/Desktop/Loongson cup/loongson_MIPS_demo/pipeline_CU_cpu/pipeline_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
