#--------------------------------------------------------------------------------
# Auto-generated by LiteX (dd54d77db) on 2025-05-27 13:34:43
#--------------------------------------------------------------------------------
csr_base,ctrl,0xf000b000,,
csr_base,ddrphy,0xf000b800,,
csr_base,ethphy,0xf000c000,,
csr_base,identifier_mem,0xf000c800,,
csr_base,main,0xf000d000,,
csr_base,sdram,0xf000d800,,
csr_base,timer0,0xf000e000,,
csr_base,uart,0xf000e800,,
csr_register,ctrl_reset,0xf000b000,1,rw
csr_register,ctrl_scratch,0xf000b004,1,rw
csr_register,ctrl_bus_errors,0xf000b008,1,ro
csr_register,ddrphy_rst,0xf000b800,1,rw
csr_register,ddrphy_dly_sel,0xf000b804,1,rw
csr_register,ddrphy_half_sys8x_taps,0xf000b808,1,rw
csr_register,ddrphy_wlevel_en,0xf000b80c,1,rw
csr_register,ddrphy_wlevel_strobe,0xf000b810,1,rw
csr_register,ddrphy_rdly_dq_rst,0xf000b814,1,rw
csr_register,ddrphy_rdly_dq_inc,0xf000b818,1,rw
csr_register,ddrphy_rdly_dq_bitslip_rst,0xf000b81c,1,rw
csr_register,ddrphy_rdly_dq_bitslip,0xf000b820,1,rw
csr_register,ddrphy_wdly_dq_bitslip_rst,0xf000b824,1,rw
csr_register,ddrphy_wdly_dq_bitslip,0xf000b828,1,rw
csr_register,ddrphy_rdphase,0xf000b82c,1,rw
csr_register,ddrphy_wrphase,0xf000b830,1,rw
csr_register,ethphy_crg_reset,0xf000c000,1,rw
csr_register,ethphy_mdio_w,0xf000c004,1,rw
csr_register,ethphy_mdio_r,0xf000c008,1,ro
csr_register,main_bypass_en,0xf000d000,1,rw
csr_register,main_mux_sel,0xf000d004,1,rw
csr_register,main_method_sel,0xf000d008,1,rw
csr_register,main_upsample_factor,0xf000d00c,1,rw
csr_register,main_tx_lpf_cutoff,0xf000d010,1,rw
csr_register,main_cordic_tx_phase,0xf000d014,1,rw
csr_register,main_downsample_factor,0xf000d018,1,rw
csr_register,main_rx_lpf_cutoff,0xf000d01c,1,rw
csr_register,main_cordic_rx_phase,0xf000d020,1,rw
csr_register,main_gain_tx,0xf000d024,1,rw
csr_register,main_gain_rx,0xf000d028,1,rw
csr_register,main_physics_run,0xf000d02c,1,rw
csr_register,main_physics_busy,0xf000d030,1,ro
csr_register,main_hs_dbg_addr,0xf000d034,1,rw
csr_register,main_hs_dbg_wdata,0xf000d038,1,rw
csr_register,main_hs_dbg_rdata,0xf000d03c,1,ro
csr_register,main_ls_dbg_addr,0xf000d040,1,rw
csr_register,main_ls_dbg_wdata,0xf000d044,1,rw
csr_register,main_ls_dbg_rdata,0xf000d048,1,ro
csr_register,main_sd_cmd,0xf000d04c,1,rw
csr_register,main_sd_status,0xf000d050,1,ro
csr_register,main_phase_inc,0xf000d054,1,rw
csr_register,sdram_dfii_control,0xf000d800,1,rw
csr_register,sdram_dfii_pi0_command,0xf000d804,1,rw
csr_register,sdram_dfii_pi0_command_issue,0xf000d808,1,rw
csr_register,sdram_dfii_pi0_address,0xf000d80c,1,rw
csr_register,sdram_dfii_pi0_baddress,0xf000d810,1,rw
csr_register,sdram_dfii_pi0_wrdata,0xf000d814,2,rw
csr_register,sdram_dfii_pi0_rddata,0xf000d81c,2,ro
csr_register,sdram_dfii_pi1_command,0xf000d824,1,rw
csr_register,sdram_dfii_pi1_command_issue,0xf000d828,1,rw
csr_register,sdram_dfii_pi1_address,0xf000d82c,1,rw
csr_register,sdram_dfii_pi1_baddress,0xf000d830,1,rw
csr_register,sdram_dfii_pi1_wrdata,0xf000d834,2,rw
csr_register,sdram_dfii_pi1_rddata,0xf000d83c,2,ro
csr_register,sdram_dfii_pi2_command,0xf000d844,1,rw
csr_register,sdram_dfii_pi2_command_issue,0xf000d848,1,rw
csr_register,sdram_dfii_pi2_address,0xf000d84c,1,rw
csr_register,sdram_dfii_pi2_baddress,0xf000d850,1,rw
csr_register,sdram_dfii_pi2_wrdata,0xf000d854,2,rw
csr_register,sdram_dfii_pi2_rddata,0xf000d85c,2,ro
csr_register,sdram_dfii_pi3_command,0xf000d864,1,rw
csr_register,sdram_dfii_pi3_command_issue,0xf000d868,1,rw
csr_register,sdram_dfii_pi3_address,0xf000d86c,1,rw
csr_register,sdram_dfii_pi3_baddress,0xf000d870,1,rw
csr_register,sdram_dfii_pi3_wrdata,0xf000d874,2,rw
csr_register,sdram_dfii_pi3_rddata,0xf000d87c,2,ro
csr_register,timer0_load,0xf000e000,1,rw
csr_register,timer0_reload,0xf000e004,1,rw
csr_register,timer0_en,0xf000e008,1,rw
csr_register,timer0_update_value,0xf000e00c,1,rw
csr_register,timer0_value,0xf000e010,1,ro
csr_register,timer0_ev_status,0xf000e014,1,ro
csr_register,timer0_ev_pending,0xf000e018,1,rw
csr_register,timer0_ev_enable,0xf000e01c,1,rw
csr_register,uart_rxtx,0xf000e800,1,rw
csr_register,uart_txfull,0xf000e804,1,ro
csr_register,uart_rxempty,0xf000e808,1,ro
csr_register,uart_ev_status,0xf000e80c,1,ro
csr_register,uart_ev_pending,0xf000e810,1,rw
csr_register,uart_ev_enable,0xf000e814,1,rw
csr_register,uart_txempty,0xf000e818,1,ro
csr_register,uart_rxfull,0xf000e81c,1,ro
constant,config_platform_name,alinx_ax7203,,
constant,config_clock_frequency,50000000,,
constant,config_cpu_has_interrupt,None,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_has_dcache,None,,
constant,config_cpu_has_icache,None,,
constant,config_cpu_type_vexriscv,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_family,riscv,,
constant,config_cpu_name,vexriscv,,
constant,config_cpu_human_name,vexriscv,,
constant,config_cpu_nop,nop,,
constant,config_identifier,litex soc on alinx ax7203 2025-05-27 13:34:42,,
constant,config_l2_size,8192,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,config_bus_bursting,0,,
constant,config_cpu_interrupts,2,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
memory_region,rom,0x00000000,131072,cached
memory_region,sram,0x10000000,8192,cached
memory_region,main_ram,0x40000000,1073741824,cached
memory_region,csr,0xf0000000,65536,io
