Program 0 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Skipping final_memory.syn.v, seems like a file meant for synthesis
Skipping memc.syn.v, seems like a file meant for synthesis
Skipping memory2c.syn.v, seems like a file meant for synthesis
Skipping memory2c_align.syn.v, seems like a file meant for synthesis
Skipping memv.syn.v, seems like a file meant for synthesis
Skipping stallmem.syn.v, seems like a file meant for synthesis
-------------------------------------------------
Step: 2
Compiling the following verilog files: PFA.v additionLogic.v alu.v alu_branch.v alu_op.v alu_op_branch.v cache.v clkrst.v dff.v extendImm.v final_memory.v fourBitCLA.v four_bank_mem.v mem_system.v memc.v memory2c.v memory2c_align.v memv.v op_control.v pc_control.v proc.v proc_hier.v proc_hier_pbench.v readEnOp_Control.v reg16bit.v rf.v shifter.v simpleAlu.v sixteenBitCLA.v stallmem.v 
Top module: proc_hier_pbench
Compilation log in wsrun.log
Executing rm -rf __work dump.wlf dump.vcd diff.trace diff.ptrace archsim.trace archsim.ptrace verilogsim.trace verilogsim.ptrace
Executing vlib __work
Executing vlog +define+RANDSEED=3 -work __work PFA.v additionLogic.v alu.v alu_branch.v alu_op.v alu_op_branch.v cache.v clkrst.v dff.v extendImm.v final_memory.v fourBitCLA.v four_bank_mem.v mem_system.v memc.v memory2c.v memory2c_align.v memv.v op_control.v pc_control.v proc.v proc_hier.v proc_hier_pbench.v readEnOp_Control.v reg16bit.v rf.v shifter.v simpleAlu.v sixteenBitCLA.v stallmem.v
QuestaSim vlog 10.4c Compiler 2015.07 Jul 19 2015
Start time: 19:21:39 on Apr 20,2017
vlog "+define+RANDSEED=3" -work __work PFA.v additionLogic.v alu.v alu_branch.v alu_op.v alu_op_branch.v cache.v clkrst.v dff.v extendImm.v final_memory.v fourBitCLA.v four_bank_mem.v mem_system.v memc.v memory2c.v memory2c_align.v memv.v op_control.v pc_control.v proc.v proc_hier.v proc_hier_pbench.v readEnOp_Control.v reg16bit.v rf.v shifter.v simpleAlu.v sixteenBitCLA.v stallmem.v 
-- Compiling module PFA
-- Compiling module additionLogic
-- Compiling module alu
-- Compiling module alu_branch
-- Compiling module alu_op
-- Compiling module alu_op_branch
-- Compiling module cache
-- Compiling module clkrst
-- Compiling module dff
-- Compiling module extendImm
-- Compiling module final_memory
-- Compiling module fourBitCLA
-- Compiling module four_bank_mem
-- Compiling module mem_system
-- Compiling module memc
-- Compiling module memory2c
-- Compiling module memory2c_align
-- Compiling module memv
-- Compiling module op_control
-- Compiling module pc_control
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module readEnOp_Control
-- Compiling module reg16bit
-- Compiling module rf
-- Compiling module shifter
-- Compiling module simpleAlu
-- Compiling module sixteenBitCLA
-- Compiling module stallmem

Top level modules:
	mem_system
	memory2c_align
	proc_hier_pbench
	stallmem
End time: 19:21:39 on Apr 20,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:40 on Apr 20,2017
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:40 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 4
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 5
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 6
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm.
Program 1 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:41 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:41 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm.
Program 2 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:42 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:43 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm.
Program 3 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:44 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:44 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm.
Program 4 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:45 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:45 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm.
Program 5 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:46 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:46 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm.
Program 6 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:47 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:48 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm.
Program 7 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:49 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:49 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm.
Program 8 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:50 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:50 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm.
Program 9 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:51 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:51 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm.
Program 10 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:52 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:53 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm.
Program 11 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:53 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:54 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm.
Program 12 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:55 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:55 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm.
Program 13 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:56 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:56 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm.
Program 14 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:57 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:57 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm.
Program 15 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:58 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:21:58 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm.
Program 16 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:21:59 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:00 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm.
Program 17 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:01 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:01 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm.
Program 18 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:02 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:02 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm.
Program 19 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:03 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:03 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm.
Program 20 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:04 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:05 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm.
Program 21 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:06 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:06 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm.
Program 22 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:07 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:07 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm.
Program 23 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:08 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:08 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm.
Program 24 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:09 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:09 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm.
Program 25 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:10 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:11 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm.
Program 26 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:12 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:12 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm.
Program 27 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:13 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:13 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm.
Program 28 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:14 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:14 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm.
Program 29 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:15 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:15 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm.
Program 30 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:16 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:17 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm.
Program 31 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:18 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:18 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm.
Program 32 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:19 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:20 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm.
Program 33 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:21 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:21 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm.
Program 34 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:22 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:22 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm.
Program 35 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:23 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:23 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm.
Program 36 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:24 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:25 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm.
Program 37 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:26 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:26 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
1c1
< REG: 1 VALUE: 0x0000
---
> REG: 1 VALUE: 0xxxxx
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 38 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:27 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:27 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm.
Program 39 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:28 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:28 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm.
Program 40 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:29 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:29 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm.
Program 41 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:30 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:31 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm.
Program 42 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:32 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:32 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm.
Program 43 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:33 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:33 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm.
Program 44 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:34 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:34 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm.
Program 45 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:35 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:35 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm.
Program 46 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:36 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:37 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm.
Program 47 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:37 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:38 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm.
Program 48 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:39 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:39 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm.
Program 49 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:40 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:40 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm.
Program 50 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:41 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:41 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm.
Program 51 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:42 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:42 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm.
Program 52 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:43 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:44 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm.
Program 53 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_27.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:45 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:45 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
2c2
< REG: 1 VALUE: 0x0001
---
> REG: 1 VALUE: 0xxxxx
4c4
< REG: 2 VALUE: 0x0020
---
> REG: 2 VALUE: 0xxxxx
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 54 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:46 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:46 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm.
Program 55 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:47 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:47 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm.
Program 56 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:48 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:48 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm.
Program 57 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:49 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:50 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm.
Program 58 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:51 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:51 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm.
Program 59 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:52 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:52 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm.
Program 60 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:53 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:53 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm.
Program 61 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_35.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_35.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:54 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:54 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
4c4
< REG: 1 VALUE: 0x0000
---
> REG: 1 VALUE: 0x0002
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 62 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_36.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:55 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:56 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
4c4
< REG: 1 VALUE: 0x0000
---
> REG: 1 VALUE: 0x0002
6c6
< REG: 1 VALUE: 0x0001
---
> REG: 1 VALUE: 0x0003
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 63 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:56 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:57 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
2c2
< REG: 6 VALUE: 0x0001
---
> REG: 6 VALUE: 0xxxxx
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 64 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:58 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:58 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm.
Program 65 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:22:59 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:22:59 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm.
Program 66 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:00 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:00 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm.
Program 67 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:01 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:02 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
2c2
< REG: 1 VALUE: 0x0002
---
> REG: 1 VALUE: 0xxxxx
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 68 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:03 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:03 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm.
Program 69 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:04 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:04 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm.
Program 70 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:05 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:05 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm.
Program 71 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:06 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:07 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm.
Program 72 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:07 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:08 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm.
Program 73 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_15.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:09 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# error
# error
# error
# error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:09 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
2c2
< REG: 1 VALUE: 0x0002
---
> REG: 1 VALUE: 0xxxxx
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 74 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_16.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:10 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# error
# error
# error
# error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:10 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
2c2
< REG: 1 VALUE: 0x0004
---
> REG: 1 VALUE: 0xxxxx
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 75 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:11 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:11 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm.
Program 76 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:12 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:13 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm.
Program 77 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:14 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:14 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm.
Program 78 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:15 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:15 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm.
Program 79 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:16 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:16 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm.
Program 80 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_28.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:17 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:17 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
4c4
< REG: 2 VALUE: 0x0040
---
> REG: 2 VALUE: 0x014b
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 81 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:18 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:19 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm.
Program 82 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:20 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:20 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm.
Program 83 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:21 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:21 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm.
Program 84 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:23 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error
# Error signal asserted
# Error
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# Error signal asserted
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:23 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm.
Program 85 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:24 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:24 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm.
Program 86 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:25 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:25 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm.
Program 87 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:26 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:26 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm.
Program 88 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:27 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:28 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm.
Program 89 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:28 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:29 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm.
Program 90 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:30 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# error
# error
# error
# error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:30 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
1,4c1,4
< REG: 5 VALUE: 0x0000
< REG: 4 VALUE: 0x0000
< REG: 4 VALUE: 0x0002
< REG: 4 VALUE: 0x000c
---
> REG: 5 VALUE: 0xxxxx
> REG: 4 VALUE: 0xxxxx
> REG: 4 VALUE: 0xxxxx
> REG: 4 VALUE: 0xxxxx
6d5
< REG: 5 VALUE: 0xffff
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 91 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:31 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:31 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm.
Program 92 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:32 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:32 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm.
Program 93 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:33 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:34 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm.
Program 94 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:34 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:35 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm.
Program 95 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:36 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:36 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm.
Program 96 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:37 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:37 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm.
Program 97 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:38 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:38 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm.
Program 98 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:39 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:40 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm.
Program 99 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:40 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:41 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm.
Program 100 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:42 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:42 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm.
Program 101 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:43 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:43 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm.
Program 102 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:44 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 9305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:44 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm.
Program 103 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:45 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:46 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm.
Program 104 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:47 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:47 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm.
Program 105 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:48 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:48 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm.
Program 106 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:49 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:49 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm.
Program 107 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:50 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:50 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm.
Program 108 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:51 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:52 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm.
Program 109 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:53 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:53 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm.
Program 110 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:54 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:54 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm.
Program 111 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:55 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:55 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm.
Program 112 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:56 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:56 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm.
Program 113 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:57 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:58 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm.
Program 114 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:23:59 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 14105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:23:59 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm.
Program 115 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:24:00 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:24:00 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm.
Program 116 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:24:01 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:24:01 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm.
Program 117 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:24:02 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:24:03 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm.
Program 118 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:24:04 on Apr 20,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op_branch(fast)
# Loading work.alu_branch(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3583
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 18605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:24:04 on Apr 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
2,6c2,6
< REG: 1 VALUE: 0x0000
< REG: 1 VALUE: 0x0000
< REG: 2 VALUE: 0x0000
< REG: 2 VALUE: 0x0000
< REG: 0 VALUE: 0x0001
---
> REG: 1 VALUE: 0xxxxx
> REG: 1 VALUE: 0xxxxx
> REG: 2 VALUE: 0xxxxx
> REG: 2 VALUE: 0xxxxx
> REG: 0 VALUE: 0xxxxx
9,13c9,13
< REG: 3 VALUE: 0xffff
< REG: 3 VALUE: 0xffff
< REG: 4 VALUE: 0x0000
< REG: 4 VALUE: 0x0000
< REG: 5 VALUE: 0x0000
---
> REG: 3 VALUE: 0xxxxx
> REG: 3 VALUE: 0xxxxx
> REG: 4 VALUE: 0xxxxx
> REG: 4 VALUE: 0xxxxx
> REG: 5 VALUE: 0xxxxx
16,20c16,20
< REG: 6 VALUE: 0x0000
< REG: 6 VALUE: 0x0000
< REG: 0 VALUE: 0xffff
< REG: 0 VALUE: 0xffff
< REG: 1 VALUE: 0x0000
---
> REG: 6 VALUE: 0xxxxx
> REG: 6 VALUE: 0xxxxx
> REG: 0 VALUE: 0xxxxx
> REG: 0 VALUE: 0xxxxx
> REG: 1 VALUE: 0xxxxx
23,27c23,27
< REG: 1 VALUE: 0xffff
< REG: 1 VALUE: 0xffff
< REG: 2 VALUE: 0xffff
< REG: 2 VALUE: 0xffff
< REG: 3 VALUE: 0x0001
---
> REG: 1 VALUE: 0xxxxx
> REG: 1 VALUE: 0xxxxx
> REG: 2 VALUE: 0xxxxx
> REG: 2 VALUE: 0xxxxx
> REG: 3 VALUE: 0xxxxx
30,34c30,34
< REG: 6 VALUE: 0x0002
< REG: 6 VALUE: 0x0202
< REG: 4 VALUE: 0xffff
< REG: 4 VALUE: 0xffff
< REG: 1 VALUE: 0x0000
---
> REG: 6 VALUE: 0xxxxx
> REG: 6 VALUE: 0xxxxx
> REG: 4 VALUE: 0xxxxx
> REG: 4 VALUE: 0xxxxx
> REG: 1 VALUE: 0xxxxx
37,41c37,41
< REG: 6 VALUE: 0x0002
< REG: 6 VALUE: 0x0202
< REG: 5 VALUE: 0x0000
< REG: 5 VALUE: 0x0000
< REG: 1 VALUE: 0x0000
---
> REG: 6 VALUE: 0xxxxx
> REG: 6 VALUE: 0xxxxx
> REG: 5 VALUE: 0xxxxx
> REG: 5 VALUE: 0xxxxx
> REG: 1 VALUE: 0xxxxx
44,48c44,48
< REG: 6 VALUE: 0x0002
< REG: 6 VALUE: 0x0202
< REG: 3 VALUE: 0x0004
< REG: 3 VALUE: 0x0404
< REG: 1 VALUE: 0x0000
---
> REG: 6 VALUE: 0xxxxx
> REG: 6 VALUE: 0xxxxx
> REG: 3 VALUE: 0xxxxx
> REG: 3 VALUE: 0xxxxx
> REG: 1 VALUE: 0xxxxx
51,55c51,55
< REG: 6 VALUE: 0x0002
< REG: 6 VALUE: 0x0202
< REG: 2 VALUE: 0x0002
< REG: 2 VALUE: 0x0202
< REG: 1 VALUE: 0x0001
---
> REG: 6 VALUE: 0xxxxx
> REG: 6 VALUE: 0xxxxx
> REG: 2 VALUE: 0xxxxx
> REG: 2 VALUE: 0xxxxx
> REG: 1 VALUE: 0xxxxx
58,62c58,62
< REG: 6 VALUE: 0x0004
< REG: 6 VALUE: 0x0404
< REG: 1 VALUE: 0x0002
< REG: 1 VALUE: 0x0202
< REG: 1 VALUE: 0x0000
---
> REG: 6 VALUE: 0xxxxx
> REG: 6 VALUE: 0xxxxx
> REG: 1 VALUE: 0xxxxx
> REG: 1 VALUE: 0xxxxx
> REG: 1 VALUE: 0xxxxx
64,68c64,68
< REG: 1 VALUE: 0x0000
< REG: 1 VALUE: 0x0000
< REG: 2 VALUE: 0x0000
< REG: 2 VALUE: 0x0000
< REG: 0 VALUE: 0x0001
---
> REG: 1 VALUE: 0xxxxx
> REG: 1 VALUE: 0xxxxx
> REG: 2 VALUE: 0xxxxx
> REG: 2 VALUE: 0xxxxx
> REG: 0 VALUE: 0xxxxx
FAILED. See differences in diff.ptrace. Search for ***DIFF***
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Too many failures...stopping early
-------------------------------------------------
Final log, saved in summary.log
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm SUCCESS CPI:3.4 CYCLES:31 ICOUNT:9 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm SUCCESS CPI:3.8 CYCLES:23 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm SUCCESS CPI:3.8 CYCLES:23 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm SUCCESS CPI:3.2 CYCLES:32 ICOUNT:10 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm SUCCESS CPI:5.3 CYCLES:16 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm SUCCESS CPI:6.0 CYCLES:18 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm SUCCESS CPI:7.0 CYCLES:14 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm SUCCESS CPI:7.5 CYCLES:15 ICOUNT:2 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm SUCCESS CPI:7.5 CYCLES:15 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm SUCCESS CPI:7.5 CYCLES:15 ICOUNT:2 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm SUCCESS CPI:5.3 CYCLES:16 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm SUCCESS CPI:4.5 CYCLES:18 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm SUCCESS CPI:4.0 CYCLES:16 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm SUCCESS CPI:4.0 CYCLES:16 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_2.asm FAILED
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm SUCCESS CPI:10.9 CYCLES:11 ICOUNT:1 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm SUCCESS CPI:6.6 CYCLES:33 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm SUCCESS CPI:6.0 CYCLES:12 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm SUCCESS CPI:5.3 CYCLES:16 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm SUCCESS CPI:3.5 CYCLES:21 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm SUCCESS CPI:4.3 CYCLES:13 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm SUCCESS CPI:3.2 CYCLES:19 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm SUCCESS CPI:6.0 CYCLES:12 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm SUCCESS CPI:3.7 CYCLES:22 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_27.asm FAILED
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_3.asm FAILED
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm SUCCESS CPI:4.7 CYCLES:33 ICOUNT:7 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_35.asm FAILED
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_36.asm FAILED
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm SUCCESS CPI:3.2 CYCLES:13 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm SUCCESS CPI:3.6 CYCLES:18 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm SUCCESS CPI:3.2 CYCLES:16 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_8.asm FAILED
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm SUCCESS CPI:2.9 CYCLES:23 ICOUNT:8 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm SUCCESS CPI:5.0 CYCLES:20 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm SUCCESS CPI:5.0 CYCLES:20 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm SUCCESS CPI:5.0 CYCLES:20 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_15.asm FAILED
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_16.asm FAILED
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm SUCCESS CPI:2.9 CYCLES:23 ICOUNT:8 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm SUCCESS CPI:3.4 CYCLES:17 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm SUCCESS CPI:3.0 CYCLES:24 ICOUNT:8 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm SUCCESS CPI:5.3 CYCLES:16 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm SUCCESS CPI:3.1 CYCLES:28 ICOUNT:9 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_28.asm FAILED
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm SUCCESS CPI:5.0 CYCLES:15 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm SUCCESS CPI:4.7 CYCLES:19 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm SUCCESS CPI:5.0 CYCLES:15 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm SUCCESS CPI:4.2 CYCLES:34 ICOUNT:8 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm SUCCESS CPI:3.8 CYCLES:23 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm SUCCESS CPI:5.0 CYCLES:15 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm SUCCESS CPI:5.0 CYCLES:15 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm SUCCESS CPI:5.0 CYCLES:15 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_4.asm FAILED
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm SUCCESS CPI:3.8 CYCLES:19 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm SUCCESS CPI:3.4 CYCLES:17 ICOUNT:5 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm SUCCESS CPI:3.5 CYCLES:21 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm SUCCESS CPI:5.0 CYCLES:15 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm SUCCESS CPI:2.3 CYCLES:14 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm SUCCESS CPI:1.9 CYCLES:17 ICOUNT:9 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm SUCCESS CPI:2.7 CYCLES:16 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm SUCCESS CPI:2.7 CYCLES:16 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm SUCCESS CPI:2.7 CYCLES:16 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm SUCCESS CPI:1.8 CYCLES:20 ICOUNT:11 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm SUCCESS CPI:3.1 CYCLES:34 ICOUNT:11 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm SUCCESS CPI:2.7 CYCLES:94 ICOUNT:35 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm SUCCESS CPI:4.1 CYCLES:142 ICOUNT:35 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm SUCCESS CPI:3.8 CYCLES:23 ICOUNT:6 IHITRATE: 100.0 DHITRATE: 100.0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_0.asm FAILED
