#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Fri Dec 16 10:56:53 2016
# Process ID: 3760
# Log file: E:/jiaweiwei/Project/OFDM_Synchronization/vivado.log
# Journal file: E:/jiaweiwei/Project/OFDM_Synchronization\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.xpr
INFO: [Project 1-313] Project file moved from 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/15.2/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 752.969 ; gain = 134.691
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run spram_72_64_ip_synth_1
reset_run spram_36_64_ip_synth_1
reset_run spram_108_32_ip_synth_1
reset_run complex_multiplier_18_18_ip_synth_1
reset_run multiplier_42_42_ip_synth_1
reset_run dsp48_mul_ip_synth_1
reset_run dsp48_mul_add_ip_synth_1
reset_run spram_108_512_ip_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_42.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_42.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/tar_operator.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/tar_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/test_coarse_sync.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/test_coarse_sync.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_complex_abs_power2_42.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_complex_abs_power2_42.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_phi_operator.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_phi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_tar_operator.v" into library work [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_tar_operator.v:1]
[Fri Dec 16 14:53:03 2016] Launched spram_72_64_ip_synth_1, spram_36_64_ip_synth_1, spram_108_32_ip_synth_1, complex_multiplier_18_18_ip_synth_1, multiplier_42_42_ip_synth_1, dsp48_mul_ip_synth_1, dsp48_mul_add_ip_synth_1, spram_108_512_ip_synth_1...
Run output will be captured here:
spram_72_64_ip_synth_1: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/spram_72_64_ip_synth_1/runme.log
spram_36_64_ip_synth_1: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/spram_36_64_ip_synth_1/runme.log
spram_108_32_ip_synth_1: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/spram_108_32_ip_synth_1/runme.log
complex_multiplier_18_18_ip_synth_1: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/complex_multiplier_18_18_ip_synth_1/runme.log
multiplier_42_42_ip_synth_1: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/multiplier_42_42_ip_synth_1/runme.log
dsp48_mul_ip_synth_1: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/dsp48_mul_ip_synth_1/runme.log
dsp48_mul_add_ip_synth_1: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/dsp48_mul_add_ip_synth_1/runme.log
spram_108_512_ip_synth_1: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/spram_108_512_ip_synth_1/runme.log
[Fri Dec 16 14:53:04 2016] Launched synth_1...
Run output will be captured here: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 16 15:17:49 2016...
