;
; File Name: cydevicerv_trm.inc
; 
; PSoC Creator  4.0
;
; Description:
; This file provides all of the address values for the entire PSoC device.
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2016 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:CYDEV_FLASH_BASE
CYDEV_FLASH_BASE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYDEV_FLASH_SIZE
CYDEV_FLASH_SIZE EQU 0x00008000
    ENDIF
    IF :LNOT::DEF:CYREG_FLASH_DATA_MBASE
CYREG_FLASH_DATA_MBASE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYREG_FLASH_DATA_MSIZE
CYREG_FLASH_DATA_MSIZE EQU 0x00008000
    ENDIF
    IF :LNOT::DEF:CYDEV_SFLASH_BASE
CYDEV_SFLASH_BASE EQU 0x0ffff000
    ENDIF
    IF :LNOT::DEF:CYDEV_SFLASH_SIZE
CYDEV_SFLASH_SIZE EQU 0x00000400
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_CSDV2_CSD1_ADC_TRIM1
CYREG_SFLASH_CSDV2_CSD1_ADC_TRIM1 EQU 0x0ffff0d4
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ADCTRIM_1p2V__OFFSET
CYFLD_SFLASH_ADCTRIM_1p2V__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ADCTRIM_1p2V__SIZE
CYFLD_SFLASH_ADCTRIM_1p2V__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ADCTRIM_2p4V_2_0__OFFSET
CYFLD_SFLASH_ADCTRIM_2p4V_2_0__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ADCTRIM_2p4V_2_0__SIZE
CYFLD_SFLASH_ADCTRIM_2p4V_2_0__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_CSDV2_CSD1_ADC_TRIM2
CYREG_SFLASH_CSDV2_CSD1_ADC_TRIM2 EQU 0x0ffff0d5
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ADCTRIM_3p84V_2_0__OFFSET
CYFLD_SFLASH_ADCTRIM_3p84V_2_0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ADCTRIM_3p84V_2_0__SIZE
CYFLD_SFLASH_ADCTRIM_3p84V_2_0__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ADCTRIM_2p4V_5_4__OFFSET
CYFLD_SFLASH_ADCTRIM_2p4V_5_4__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ADCTRIM_2p4V_5_4__SIZE
CYFLD_SFLASH_ADCTRIM_2p4V_5_4__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_SILICON_ID
CYREG_SFLASH_SILICON_ID EQU 0x0ffff144
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ID__OFFSET
CYFLD_SFLASH_ID__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ID__SIZE
CYFLD_SFLASH_ID__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_HIB_KEY_DELAY
CYREG_SFLASH_HIB_KEY_DELAY EQU 0x0ffff150
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET
CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE
CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_DPSLP_KEY_DELAY
CYREG_SFLASH_DPSLP_KEY_DELAY EQU 0x0ffff152
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_SWD_CONFIG
CYREG_SFLASH_SWD_CONFIG EQU 0x0ffff154
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_SWD_SELECT__OFFSET
CYFLD_SFLASH_SWD_SELECT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_SWD_SELECT__SIZE
CYFLD_SFLASH_SWD_SELECT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_SWD_LISTEN
CYREG_SFLASH_SWD_LISTEN EQU 0x0ffff158
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_CYCLES__OFFSET
CYFLD_SFLASH_CYCLES__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_CYCLES__SIZE
CYFLD_SFLASH_CYCLES__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_FLASH_START
CYREG_SFLASH_FLASH_START EQU 0x0ffff15c
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ADDRESS__OFFSET
CYFLD_SFLASH_ADDRESS__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ADDRESS__SIZE
CYFLD_SFLASH_ADDRESS__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM1
CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM1 EQU 0x0ffff160
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_CSD_ADC_CAL_LSB__OFFSET
CYFLD_SFLASH_CSD_ADC_CAL_LSB__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_CSD_ADC_CAL_LSB__SIZE
CYFLD_SFLASH_CSD_ADC_CAL_LSB__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM2
CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM2 EQU 0x0ffff161
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_CSD_ADC_CAL_MSB__OFFSET
CYFLD_SFLASH_CSD_ADC_CAL_MSB__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_CSD_ADC_CAL_MSB__SIZE
CYFLD_SFLASH_CSD_ADC_CAL_MSB__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_SAR_TEMP_MULTIPLIER
CYREG_SFLASH_SAR_TEMP_MULTIPLIER EQU 0x0ffff164
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET
CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE
CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_SAR_TEMP_OFFSET
CYREG_SFLASH_SAR_TEMP_OFFSET EQU 0x0ffff166
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_TEMP_OFFSET__OFFSET
CYFLD_SFLASH_TEMP_OFFSET__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_TEMP_OFFSET__SIZE
CYFLD_SFLASH_TEMP_OFFSET__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_DIE_LOT0
CYREG_SFLASH_DIE_LOT0 EQU 0x0ffff178
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_LOT__OFFSET
CYFLD_SFLASH_LOT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_LOT__SIZE
CYFLD_SFLASH_LOT__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_DIE_LOT1
CYREG_SFLASH_DIE_LOT1 EQU 0x0ffff179
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_DIE_LOT2
CYREG_SFLASH_DIE_LOT2 EQU 0x0ffff17a
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_DIE_WAFER
CYREG_SFLASH_DIE_WAFER EQU 0x0ffff17b
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_WAFER__OFFSET
CYFLD_SFLASH_WAFER__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_WAFER__SIZE
CYFLD_SFLASH_WAFER__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_DIE_X
CYREG_SFLASH_DIE_X EQU 0x0ffff17c
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_X__OFFSET
CYFLD_SFLASH_X__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_X__SIZE
CYFLD_SFLASH_X__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_DIE_Y
CYREG_SFLASH_DIE_Y EQU 0x0ffff17d
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_Y__OFFSET
CYFLD_SFLASH_Y__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_Y__SIZE
CYFLD_SFLASH_Y__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_DIE_SORT
CYREG_SFLASH_DIE_SORT EQU 0x0ffff17e
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_S1_PASS__OFFSET
CYFLD_SFLASH_S1_PASS__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_S1_PASS__SIZE
CYFLD_SFLASH_S1_PASS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_S2_PASS__OFFSET
CYFLD_SFLASH_S2_PASS__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_S2_PASS__SIZE
CYFLD_SFLASH_S2_PASS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_S3_PASS__OFFSET
CYFLD_SFLASH_S3_PASS__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_S3_PASS__SIZE
CYFLD_SFLASH_S3_PASS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_CRI_PASS__OFFSET
CYFLD_SFLASH_CRI_PASS__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_CRI_PASS__SIZE
CYFLD_SFLASH_CRI_PASS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_CHI_PASS__OFFSET
CYFLD_SFLASH_CHI_PASS__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_CHI_PASS__SIZE
CYFLD_SFLASH_CHI_PASS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ENG_PASS__OFFSET
CYFLD_SFLASH_ENG_PASS__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_ENG_PASS__SIZE
CYFLD_SFLASH_ENG_PASS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_DIE_MINOR
CYREG_SFLASH_DIE_MINOR EQU 0x0ffff17f
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_MINOR__OFFSET
CYFLD_SFLASH_MINOR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_MINOR__SIZE
CYFLD_SFLASH_MINOR__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_USBMODE_24
CYREG_SFLASH_IMO_TRIM_USBMODE_24 EQU 0x0ffff1be
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_TRIM_24__OFFSET
CYFLD_SFLASH_TRIM_24__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_TRIM_24__SIZE
CYFLD_SFLASH_TRIM_24__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_USBMODE_48
CYREG_SFLASH_IMO_TRIM_USBMODE_48 EQU 0x0ffff1bf
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT0
CYREG_SFLASH_IMO_TCTRIM_LT0 EQU 0x0ffff1cc
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_STEPSIZE__OFFSET
CYFLD_SFLASH_STEPSIZE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_STEPSIZE__SIZE
CYFLD_SFLASH_STEPSIZE__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_TCTRIM__OFFSET
CYFLD_SFLASH_TCTRIM__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_TCTRIM__SIZE
CYFLD_SFLASH_TCTRIM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT1
CYREG_SFLASH_IMO_TCTRIM_LT1 EQU 0x0ffff1cd
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT2
CYREG_SFLASH_IMO_TCTRIM_LT2 EQU 0x0ffff1ce
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT3
CYREG_SFLASH_IMO_TCTRIM_LT3 EQU 0x0ffff1cf
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT4
CYREG_SFLASH_IMO_TCTRIM_LT4 EQU 0x0ffff1d0
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT5
CYREG_SFLASH_IMO_TCTRIM_LT5 EQU 0x0ffff1d1
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT6
CYREG_SFLASH_IMO_TCTRIM_LT6 EQU 0x0ffff1d2
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT7
CYREG_SFLASH_IMO_TCTRIM_LT7 EQU 0x0ffff1d3
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT8
CYREG_SFLASH_IMO_TCTRIM_LT8 EQU 0x0ffff1d4
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT9
CYREG_SFLASH_IMO_TCTRIM_LT9 EQU 0x0ffff1d5
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT10
CYREG_SFLASH_IMO_TCTRIM_LT10 EQU 0x0ffff1d6
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT11
CYREG_SFLASH_IMO_TCTRIM_LT11 EQU 0x0ffff1d7
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT12
CYREG_SFLASH_IMO_TCTRIM_LT12 EQU 0x0ffff1d8
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT13
CYREG_SFLASH_IMO_TCTRIM_LT13 EQU 0x0ffff1d9
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT14
CYREG_SFLASH_IMO_TCTRIM_LT14 EQU 0x0ffff1da
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT15
CYREG_SFLASH_IMO_TCTRIM_LT15 EQU 0x0ffff1db
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT16
CYREG_SFLASH_IMO_TCTRIM_LT16 EQU 0x0ffff1dc
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT17
CYREG_SFLASH_IMO_TCTRIM_LT17 EQU 0x0ffff1dd
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT18
CYREG_SFLASH_IMO_TCTRIM_LT18 EQU 0x0ffff1de
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT19
CYREG_SFLASH_IMO_TCTRIM_LT19 EQU 0x0ffff1df
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT20
CYREG_SFLASH_IMO_TCTRIM_LT20 EQU 0x0ffff1e0
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT21
CYREG_SFLASH_IMO_TCTRIM_LT21 EQU 0x0ffff1e1
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT22
CYREG_SFLASH_IMO_TCTRIM_LT22 EQU 0x0ffff1e2
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT23
CYREG_SFLASH_IMO_TCTRIM_LT23 EQU 0x0ffff1e3
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TCTRIM_LT24
CYREG_SFLASH_IMO_TCTRIM_LT24 EQU 0x0ffff1e4
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT0
CYREG_SFLASH_IMO_TRIM_LT0 EQU 0x0ffff1e5
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_OFFSET__OFFSET
CYFLD_SFLASH_OFFSET__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SFLASH_OFFSET__SIZE
CYFLD_SFLASH_OFFSET__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT1
CYREG_SFLASH_IMO_TRIM_LT1 EQU 0x0ffff1e6
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT2
CYREG_SFLASH_IMO_TRIM_LT2 EQU 0x0ffff1e7
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT3
CYREG_SFLASH_IMO_TRIM_LT3 EQU 0x0ffff1e8
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT4
CYREG_SFLASH_IMO_TRIM_LT4 EQU 0x0ffff1e9
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT5
CYREG_SFLASH_IMO_TRIM_LT5 EQU 0x0ffff1ea
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT6
CYREG_SFLASH_IMO_TRIM_LT6 EQU 0x0ffff1eb
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT7
CYREG_SFLASH_IMO_TRIM_LT7 EQU 0x0ffff1ec
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT8
CYREG_SFLASH_IMO_TRIM_LT8 EQU 0x0ffff1ed
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT9
CYREG_SFLASH_IMO_TRIM_LT9 EQU 0x0ffff1ee
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT10
CYREG_SFLASH_IMO_TRIM_LT10 EQU 0x0ffff1ef
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT11
CYREG_SFLASH_IMO_TRIM_LT11 EQU 0x0ffff1f0
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT12
CYREG_SFLASH_IMO_TRIM_LT12 EQU 0x0ffff1f1
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT13
CYREG_SFLASH_IMO_TRIM_LT13 EQU 0x0ffff1f2
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT14
CYREG_SFLASH_IMO_TRIM_LT14 EQU 0x0ffff1f3
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT15
CYREG_SFLASH_IMO_TRIM_LT15 EQU 0x0ffff1f4
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT16
CYREG_SFLASH_IMO_TRIM_LT16 EQU 0x0ffff1f5
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT17
CYREG_SFLASH_IMO_TRIM_LT17 EQU 0x0ffff1f6
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT18
CYREG_SFLASH_IMO_TRIM_LT18 EQU 0x0ffff1f7
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT19
CYREG_SFLASH_IMO_TRIM_LT19 EQU 0x0ffff1f8
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT20
CYREG_SFLASH_IMO_TRIM_LT20 EQU 0x0ffff1f9
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT21
CYREG_SFLASH_IMO_TRIM_LT21 EQU 0x0ffff1fa
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT22
CYREG_SFLASH_IMO_TRIM_LT22 EQU 0x0ffff1fb
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT23
CYREG_SFLASH_IMO_TRIM_LT23 EQU 0x0ffff1fc
    ENDIF
    IF :LNOT::DEF:CYREG_SFLASH_IMO_TRIM_LT24
CYREG_SFLASH_IMO_TRIM_LT24 EQU 0x0ffff1fd
    ENDIF
    IF :LNOT::DEF:CYDEV_ROM_BASE
CYDEV_ROM_BASE EQU 0x10000000
    ENDIF
    IF :LNOT::DEF:CYDEV_ROM_SIZE
CYDEV_ROM_SIZE EQU 0x00002000
    ENDIF
    IF :LNOT::DEF:CYREG_ROM_DATA_MBASE
CYREG_ROM_DATA_MBASE EQU 0x10000000
    ENDIF
    IF :LNOT::DEF:CYREG_ROM_DATA_MSIZE
CYREG_ROM_DATA_MSIZE EQU 0x00002000
    ENDIF
    IF :LNOT::DEF:CYDEV_SRAM_BASE
CYDEV_SRAM_BASE EQU 0x20000000
    ENDIF
    IF :LNOT::DEF:CYDEV_SRAM_SIZE
CYDEV_SRAM_SIZE EQU 0x00001000
    ENDIF
    IF :LNOT::DEF:CYREG_SRAM_DATA_MBASE
CYREG_SRAM_DATA_MBASE EQU 0x20000000
    ENDIF
    IF :LNOT::DEF:CYREG_SRAM_DATA_MSIZE
CYREG_SRAM_DATA_MSIZE EQU 0x00001000
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_BASE
CYDEV_PERI_BASE EQU 0x40000000
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_SIZE
CYDEV_PERI_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_CMD
CYREG_PERI_DIV_CMD EQU 0x40000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_SEL_DIV__OFFSET
CYFLD_PERI_SEL_DIV__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_SEL_DIV__SIZE
CYFLD_PERI_SEL_DIV__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_SEL_TYPE__OFFSET
CYFLD_PERI_SEL_TYPE__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_SEL_TYPE__SIZE
CYFLD_PERI_SEL_TYPE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_PA_SEL_DIV__OFFSET
CYFLD_PERI_PA_SEL_DIV__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_PA_SEL_DIV__SIZE
CYFLD_PERI_PA_SEL_DIV__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_PA_SEL_TYPE__OFFSET
CYFLD_PERI_PA_SEL_TYPE__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_PA_SEL_TYPE__SIZE
CYFLD_PERI_PA_SEL_TYPE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_DISABLE__OFFSET
CYFLD_PERI_DISABLE__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_DISABLE__SIZE
CYFLD_PERI_DISABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_ENABLE__OFFSET
CYFLD_PERI_ENABLE__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_ENABLE__SIZE
CYFLD_PERI_ENABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL0
CYREG_PERI_PCLK_CTL0 EQU 0x40000100
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL1
CYREG_PERI_PCLK_CTL1 EQU 0x40000104
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL2
CYREG_PERI_PCLK_CTL2 EQU 0x40000108
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL3
CYREG_PERI_PCLK_CTL3 EQU 0x4000010c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL4
CYREG_PERI_PCLK_CTL4 EQU 0x40000110
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL5
CYREG_PERI_PCLK_CTL5 EQU 0x40000114
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL6
CYREG_PERI_PCLK_CTL6 EQU 0x40000118
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL7
CYREG_PERI_PCLK_CTL7 EQU 0x4000011c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL8
CYREG_PERI_PCLK_CTL8 EQU 0x40000120
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL9
CYREG_PERI_PCLK_CTL9 EQU 0x40000124
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL10
CYREG_PERI_PCLK_CTL10 EQU 0x40000128
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL11
CYREG_PERI_PCLK_CTL11 EQU 0x4000012c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL12
CYREG_PERI_PCLK_CTL12 EQU 0x40000130
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL13
CYREG_PERI_PCLK_CTL13 EQU 0x40000134
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL14
CYREG_PERI_PCLK_CTL14 EQU 0x40000138
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL15
CYREG_PERI_PCLK_CTL15 EQU 0x4000013c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_PCLK_CTL16
CYREG_PERI_PCLK_CTL16 EQU 0x40000140
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_16_CTL0
CYREG_PERI_DIV_16_CTL0 EQU 0x40000300
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_EN__OFFSET
CYFLD_PERI_EN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_EN__SIZE
CYFLD_PERI_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_INT16_DIV__OFFSET
CYFLD_PERI_INT16_DIV__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_INT16_DIV__SIZE
CYFLD_PERI_INT16_DIV__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_16_CTL1
CYREG_PERI_DIV_16_CTL1 EQU 0x40000304
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_16_CTL2
CYREG_PERI_DIV_16_CTL2 EQU 0x40000308
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_16_CTL3
CYREG_PERI_DIV_16_CTL3 EQU 0x4000030c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_16_CTL4
CYREG_PERI_DIV_16_CTL4 EQU 0x40000310
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_16_CTL5
CYREG_PERI_DIV_16_CTL5 EQU 0x40000314
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_16_CTL6
CYREG_PERI_DIV_16_CTL6 EQU 0x40000318
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_16_5_CTL0
CYREG_PERI_DIV_16_5_CTL0 EQU 0x40000400
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_FRAC5_DIV__OFFSET
CYFLD_PERI_FRAC5_DIV__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_FRAC5_DIV__SIZE
CYFLD_PERI_FRAC5_DIV__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_16_5_CTL1
CYREG_PERI_DIV_16_5_CTL1 EQU 0x40000404
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_16_5_CTL2
CYREG_PERI_DIV_16_5_CTL2 EQU 0x40000408
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_DIV_24_5_CTL
CYREG_PERI_DIV_24_5_CTL EQU 0x40000500
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_INT24_DIV__OFFSET
CYFLD_PERI_INT24_DIV__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_INT24_DIV__SIZE
CYFLD_PERI_INT24_DIV__SIZE EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_CTL
CYREG_PERI_TR_CTL EQU 0x40000600
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_SEL__OFFSET
CYFLD_PERI_TR_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_SEL__SIZE
CYFLD_PERI_TR_SEL__SIZE EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_GROUP__OFFSET
CYFLD_PERI_TR_GROUP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_GROUP__SIZE
CYFLD_PERI_TR_GROUP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_COUNT__OFFSET
CYFLD_PERI_TR_COUNT__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_COUNT__SIZE
CYFLD_PERI_TR_COUNT__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_OUT__OFFSET
CYFLD_PERI_TR_OUT__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_OUT__SIZE
CYFLD_PERI_TR_OUT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_ACT__OFFSET
CYFLD_PERI_TR_ACT__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_ACT__SIZE
CYFLD_PERI_TR_ACT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_TR_GROUP0_BASE
CYDEV_PERI_TR_GROUP0_BASE EQU 0x40002000
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_TR_GROUP0_SIZE
CYDEV_PERI_TR_GROUP0_SIZE EQU 0x00000200
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP0_TR_OUT_CTL0
CYREG_PERI_TR_GROUP0_TR_OUT_CTL0 EQU 0x40002000
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_GROUP_SEL__OFFSET
CYFLD_PERI_TR_GROUP_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PERI_TR_GROUP_SEL__SIZE
CYFLD_PERI_TR_GROUP_SEL__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP0_TR_OUT_CTL1
CYREG_PERI_TR_GROUP0_TR_OUT_CTL1 EQU 0x40002004
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP0_TR_OUT_CTL2
CYREG_PERI_TR_GROUP0_TR_OUT_CTL2 EQU 0x40002008
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP0_TR_OUT_CTL3
CYREG_PERI_TR_GROUP0_TR_OUT_CTL3 EQU 0x4000200c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP0_TR_OUT_CTL4
CYREG_PERI_TR_GROUP0_TR_OUT_CTL4 EQU 0x40002010
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP0_TR_OUT_CTL5
CYREG_PERI_TR_GROUP0_TR_OUT_CTL5 EQU 0x40002014
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP0_TR_OUT_CTL6
CYREG_PERI_TR_GROUP0_TR_OUT_CTL6 EQU 0x40002018
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP0_TR_OUT_CTL7
CYREG_PERI_TR_GROUP0_TR_OUT_CTL7 EQU 0x4000201c
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_TR_GROUP1_BASE
CYDEV_PERI_TR_GROUP1_BASE EQU 0x40002200
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_TR_GROUP1_SIZE
CYDEV_PERI_TR_GROUP1_SIZE EQU 0x00000200
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP1_TR_OUT_CTL0
CYREG_PERI_TR_GROUP1_TR_OUT_CTL0 EQU 0x40002200
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP1_TR_OUT_CTL1
CYREG_PERI_TR_GROUP1_TR_OUT_CTL1 EQU 0x40002204
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP1_TR_OUT_CTL2
CYREG_PERI_TR_GROUP1_TR_OUT_CTL2 EQU 0x40002208
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP1_TR_OUT_CTL3
CYREG_PERI_TR_GROUP1_TR_OUT_CTL3 EQU 0x4000220c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP1_TR_OUT_CTL4
CYREG_PERI_TR_GROUP1_TR_OUT_CTL4 EQU 0x40002210
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP1_TR_OUT_CTL5
CYREG_PERI_TR_GROUP1_TR_OUT_CTL5 EQU 0x40002214
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP1_TR_OUT_CTL6
CYREG_PERI_TR_GROUP1_TR_OUT_CTL6 EQU 0x40002218
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_TR_GROUP2_BASE
CYDEV_PERI_TR_GROUP2_BASE EQU 0x40002400
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_TR_GROUP2_SIZE
CYDEV_PERI_TR_GROUP2_SIZE EQU 0x00000200
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP2_TR_OUT_CTL0
CYREG_PERI_TR_GROUP2_TR_OUT_CTL0 EQU 0x40002400
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP2_TR_OUT_CTL1
CYREG_PERI_TR_GROUP2_TR_OUT_CTL1 EQU 0x40002404
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP2_TR_OUT_CTL2
CYREG_PERI_TR_GROUP2_TR_OUT_CTL2 EQU 0x40002408
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP2_TR_OUT_CTL3
CYREG_PERI_TR_GROUP2_TR_OUT_CTL3 EQU 0x4000240c
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_TR_GROUP3_BASE
CYDEV_PERI_TR_GROUP3_BASE EQU 0x40002600
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_TR_GROUP3_SIZE
CYDEV_PERI_TR_GROUP3_SIZE EQU 0x00000200
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP3_TR_OUT_CTL0
CYREG_PERI_TR_GROUP3_TR_OUT_CTL0 EQU 0x40002600
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP3_TR_OUT_CTL1
CYREG_PERI_TR_GROUP3_TR_OUT_CTL1 EQU 0x40002604
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP3_TR_OUT_CTL2
CYREG_PERI_TR_GROUP3_TR_OUT_CTL2 EQU 0x40002608
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP3_TR_OUT_CTL3
CYREG_PERI_TR_GROUP3_TR_OUT_CTL3 EQU 0x4000260c
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_TR_GROUP4_BASE
CYDEV_PERI_TR_GROUP4_BASE EQU 0x40002800
    ENDIF
    IF :LNOT::DEF:CYDEV_PERI_TR_GROUP4_SIZE
CYDEV_PERI_TR_GROUP4_SIZE EQU 0x00000200
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL0
CYREG_PERI_TR_GROUP4_TR_OUT_CTL0 EQU 0x40002800
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL1
CYREG_PERI_TR_GROUP4_TR_OUT_CTL1 EQU 0x40002804
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL2
CYREG_PERI_TR_GROUP4_TR_OUT_CTL2 EQU 0x40002808
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL3
CYREG_PERI_TR_GROUP4_TR_OUT_CTL3 EQU 0x4000280c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL4
CYREG_PERI_TR_GROUP4_TR_OUT_CTL4 EQU 0x40002810
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL5
CYREG_PERI_TR_GROUP4_TR_OUT_CTL5 EQU 0x40002814
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL6
CYREG_PERI_TR_GROUP4_TR_OUT_CTL6 EQU 0x40002818
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL7
CYREG_PERI_TR_GROUP4_TR_OUT_CTL7 EQU 0x4000281c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL8
CYREG_PERI_TR_GROUP4_TR_OUT_CTL8 EQU 0x40002820
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL9
CYREG_PERI_TR_GROUP4_TR_OUT_CTL9 EQU 0x40002824
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL10
CYREG_PERI_TR_GROUP4_TR_OUT_CTL10 EQU 0x40002828
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL11
CYREG_PERI_TR_GROUP4_TR_OUT_CTL11 EQU 0x4000282c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL12
CYREG_PERI_TR_GROUP4_TR_OUT_CTL12 EQU 0x40002830
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL13
CYREG_PERI_TR_GROUP4_TR_OUT_CTL13 EQU 0x40002834
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL14
CYREG_PERI_TR_GROUP4_TR_OUT_CTL14 EQU 0x40002838
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL15
CYREG_PERI_TR_GROUP4_TR_OUT_CTL15 EQU 0x4000283c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL16
CYREG_PERI_TR_GROUP4_TR_OUT_CTL16 EQU 0x40002840
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL17
CYREG_PERI_TR_GROUP4_TR_OUT_CTL17 EQU 0x40002844
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL18
CYREG_PERI_TR_GROUP4_TR_OUT_CTL18 EQU 0x40002848
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL19
CYREG_PERI_TR_GROUP4_TR_OUT_CTL19 EQU 0x4000284c
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL20
CYREG_PERI_TR_GROUP4_TR_OUT_CTL20 EQU 0x40002850
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL21
CYREG_PERI_TR_GROUP4_TR_OUT_CTL21 EQU 0x40002854
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL22
CYREG_PERI_TR_GROUP4_TR_OUT_CTL22 EQU 0x40002858
    ENDIF
    IF :LNOT::DEF:CYREG_PERI_TR_GROUP4_TR_OUT_CTL23
CYREG_PERI_TR_GROUP4_TR_OUT_CTL23 EQU 0x4000285c
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_BASE
CYDEV_TCPWM_BASE EQU 0x40010000
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_SIZE
CYDEV_TCPWM_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CTRL
CYREG_TCPWM_CTRL EQU 0x40010000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_ENABLED__OFFSET
CYFLD_TCPWM_COUNTER_ENABLED__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_ENABLED__SIZE
CYFLD_TCPWM_COUNTER_ENABLED__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CMD
CYREG_TCPWM_CMD EQU 0x40010008
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET
CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_CAPTURE__SIZE
CYFLD_TCPWM_COUNTER_CAPTURE__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_RELOAD__OFFSET
CYFLD_TCPWM_COUNTER_RELOAD__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_RELOAD__SIZE
CYFLD_TCPWM_COUNTER_RELOAD__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_STOP__OFFSET
CYFLD_TCPWM_COUNTER_STOP__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_STOP__SIZE
CYFLD_TCPWM_COUNTER_STOP__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_START__OFFSET
CYFLD_TCPWM_COUNTER_START__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_START__SIZE
CYFLD_TCPWM_COUNTER_START__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_INTR_CAUSE
CYREG_TCPWM_INTR_CAUSE EQU 0x4001000c
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_INT__OFFSET
CYFLD_TCPWM_COUNTER_INT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_COUNTER_INT__SIZE
CYFLD_TCPWM_COUNTER_INT__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT0_BASE
CYDEV_TCPWM_CNT0_BASE EQU 0x40010100
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT0_SIZE
CYDEV_TCPWM_CNT0_SIZE EQU 0x00000040
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_CTRL
CYREG_TCPWM_CNT0_CTRL EQU 0x40010100
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET
CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE
CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET
CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE
CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET
CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE
CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET
CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE
CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_GENERIC__OFFSET
CYFLD_TCPWM_CNT_GENERIC__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_GENERIC__SIZE
CYFLD_TCPWM_CNT_GENERIC__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_GENERIC_DIVBY1
CYVAL_TCPWM_CNT_GENERIC_DIVBY1 EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_GENERIC_DIVBY2
CYVAL_TCPWM_CNT_GENERIC_DIVBY2 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_GENERIC_DIVBY4
CYVAL_TCPWM_CNT_GENERIC_DIVBY4 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_GENERIC_DIVBY8
CYVAL_TCPWM_CNT_GENERIC_DIVBY8 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_GENERIC_DIVBY16
CYVAL_TCPWM_CNT_GENERIC_DIVBY16 EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_GENERIC_DIVBY32
CYVAL_TCPWM_CNT_GENERIC_DIVBY32 EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_GENERIC_DIVBY64
CYVAL_TCPWM_CNT_GENERIC_DIVBY64 EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_GENERIC_DIVBY128
CYVAL_TCPWM_CNT_GENERIC_DIVBY128 EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET
CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE
CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2
CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET
CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_ONE_SHOT__SIZE
CYFLD_TCPWM_CNT_ONE_SHOT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET
CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE
CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1
CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1 EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2
CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4
CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT
CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT
CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_MODE__OFFSET
CYFLD_TCPWM_CNT_MODE__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_MODE__SIZE
CYFLD_TCPWM_CNT_MODE__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_MODE_TIMER
CYVAL_TCPWM_CNT_MODE_TIMER EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_MODE_CAPTURE
CYVAL_TCPWM_CNT_MODE_CAPTURE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_MODE_QUAD
CYVAL_TCPWM_CNT_MODE_QUAD EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_MODE_PWM
CYVAL_TCPWM_CNT_MODE_PWM EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_MODE_PWM_DT
CYVAL_TCPWM_CNT_MODE_PWM_DT EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_MODE_PWM_PR
CYVAL_TCPWM_CNT_MODE_PWM_PR EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_STATUS
CYREG_TCPWM_CNT0_STATUS EQU 0x40010104
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_DOWN__OFFSET
CYFLD_TCPWM_CNT_DOWN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_DOWN__SIZE
CYFLD_TCPWM_CNT_DOWN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_RUNNING__OFFSET
CYFLD_TCPWM_CNT_RUNNING__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_RUNNING__SIZE
CYFLD_TCPWM_CNT_RUNNING__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_COUNTER
CYREG_TCPWM_CNT0_COUNTER EQU 0x40010108
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_COUNTER__OFFSET
CYFLD_TCPWM_CNT_COUNTER__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_COUNTER__SIZE
CYFLD_TCPWM_CNT_COUNTER__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_CC
CYREG_TCPWM_CNT0_CC EQU 0x4001010c
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_CC__OFFSET
CYFLD_TCPWM_CNT_CC__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_CC__SIZE
CYFLD_TCPWM_CNT_CC__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_CC_BUFF
CYREG_TCPWM_CNT0_CC_BUFF EQU 0x40010110
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_PERIOD
CYREG_TCPWM_CNT0_PERIOD EQU 0x40010114
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_PERIOD__OFFSET
CYFLD_TCPWM_CNT_PERIOD__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_PERIOD__SIZE
CYFLD_TCPWM_CNT_PERIOD__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_PERIOD_BUFF
CYREG_TCPWM_CNT0_PERIOD_BUFF EQU 0x40010118
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_TR_CTRL0
CYREG_TCPWM_CNT0_TR_CTRL0 EQU 0x40010120
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET
CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE
CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET
CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_COUNT_SEL__SIZE
CYFLD_TCPWM_CNT_COUNT_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET
CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE
CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_STOP_SEL__OFFSET
CYFLD_TCPWM_CNT_STOP_SEL__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_STOP_SEL__SIZE
CYFLD_TCPWM_CNT_STOP_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_START_SEL__OFFSET
CYFLD_TCPWM_CNT_START_SEL__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_START_SEL__SIZE
CYFLD_TCPWM_CNT_START_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_TR_CTRL1
CYREG_TCPWM_CNT0_TR_CTRL1 EQU 0x40010124
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET
CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE
CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE
CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE
CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES
CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET
CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET
CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE
CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE
CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE
CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES
CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET
CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET
CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE
CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE
CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE
CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES
CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET
CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET
CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_STOP_EDGE__SIZE
CYFLD_TCPWM_CNT_STOP_EDGE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE
CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE
CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES
CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET
CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_START_EDGE__OFFSET
CYFLD_TCPWM_CNT_START_EDGE__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_START_EDGE__SIZE
CYFLD_TCPWM_CNT_START_EDGE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE
CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE
CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES
CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET
CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_TR_CTRL2
CYREG_TCPWM_CNT0_TR_CTRL2 EQU 0x40010128
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET
CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE
CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET
CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR
CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT
CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE
CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET
CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE
CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET
CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR
CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT
CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE
CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET
CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE
CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE
CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_INTR
CYREG_TCPWM_CNT0_INTR EQU 0x40010130
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_TC__OFFSET
CYFLD_TCPWM_CNT_TC__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_TC__SIZE
CYFLD_TCPWM_CNT_TC__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_CC_MATCH__OFFSET
CYFLD_TCPWM_CNT_CC_MATCH__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_TCPWM_CNT_CC_MATCH__SIZE
CYFLD_TCPWM_CNT_CC_MATCH__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_INTR_SET
CYREG_TCPWM_CNT0_INTR_SET EQU 0x40010134
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_INTR_MASK
CYREG_TCPWM_CNT0_INTR_MASK EQU 0x40010138
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT0_INTR_MASKED
CYREG_TCPWM_CNT0_INTR_MASKED EQU 0x4001013c
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT1_BASE
CYDEV_TCPWM_CNT1_BASE EQU 0x40010140
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT1_SIZE
CYDEV_TCPWM_CNT1_SIZE EQU 0x00000040
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_CTRL
CYREG_TCPWM_CNT1_CTRL EQU 0x40010140
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_STATUS
CYREG_TCPWM_CNT1_STATUS EQU 0x40010144
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_COUNTER
CYREG_TCPWM_CNT1_COUNTER EQU 0x40010148
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_CC
CYREG_TCPWM_CNT1_CC EQU 0x4001014c
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_CC_BUFF
CYREG_TCPWM_CNT1_CC_BUFF EQU 0x40010150
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_PERIOD
CYREG_TCPWM_CNT1_PERIOD EQU 0x40010154
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_PERIOD_BUFF
CYREG_TCPWM_CNT1_PERIOD_BUFF EQU 0x40010158
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_TR_CTRL0
CYREG_TCPWM_CNT1_TR_CTRL0 EQU 0x40010160
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_TR_CTRL1
CYREG_TCPWM_CNT1_TR_CTRL1 EQU 0x40010164
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_TR_CTRL2
CYREG_TCPWM_CNT1_TR_CTRL2 EQU 0x40010168
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_INTR
CYREG_TCPWM_CNT1_INTR EQU 0x40010170
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_INTR_SET
CYREG_TCPWM_CNT1_INTR_SET EQU 0x40010174
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_INTR_MASK
CYREG_TCPWM_CNT1_INTR_MASK EQU 0x40010178
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT1_INTR_MASKED
CYREG_TCPWM_CNT1_INTR_MASKED EQU 0x4001017c
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT2_BASE
CYDEV_TCPWM_CNT2_BASE EQU 0x40010180
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT2_SIZE
CYDEV_TCPWM_CNT2_SIZE EQU 0x00000040
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_CTRL
CYREG_TCPWM_CNT2_CTRL EQU 0x40010180
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_STATUS
CYREG_TCPWM_CNT2_STATUS EQU 0x40010184
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_COUNTER
CYREG_TCPWM_CNT2_COUNTER EQU 0x40010188
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_CC
CYREG_TCPWM_CNT2_CC EQU 0x4001018c
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_CC_BUFF
CYREG_TCPWM_CNT2_CC_BUFF EQU 0x40010190
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_PERIOD
CYREG_TCPWM_CNT2_PERIOD EQU 0x40010194
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_PERIOD_BUFF
CYREG_TCPWM_CNT2_PERIOD_BUFF EQU 0x40010198
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_TR_CTRL0
CYREG_TCPWM_CNT2_TR_CTRL0 EQU 0x400101a0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_TR_CTRL1
CYREG_TCPWM_CNT2_TR_CTRL1 EQU 0x400101a4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_TR_CTRL2
CYREG_TCPWM_CNT2_TR_CTRL2 EQU 0x400101a8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_INTR
CYREG_TCPWM_CNT2_INTR EQU 0x400101b0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_INTR_SET
CYREG_TCPWM_CNT2_INTR_SET EQU 0x400101b4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_INTR_MASK
CYREG_TCPWM_CNT2_INTR_MASK EQU 0x400101b8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT2_INTR_MASKED
CYREG_TCPWM_CNT2_INTR_MASKED EQU 0x400101bc
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT3_BASE
CYDEV_TCPWM_CNT3_BASE EQU 0x400101c0
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT3_SIZE
CYDEV_TCPWM_CNT3_SIZE EQU 0x00000040
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_CTRL
CYREG_TCPWM_CNT3_CTRL EQU 0x400101c0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_STATUS
CYREG_TCPWM_CNT3_STATUS EQU 0x400101c4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_COUNTER
CYREG_TCPWM_CNT3_COUNTER EQU 0x400101c8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_CC
CYREG_TCPWM_CNT3_CC EQU 0x400101cc
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_CC_BUFF
CYREG_TCPWM_CNT3_CC_BUFF EQU 0x400101d0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_PERIOD
CYREG_TCPWM_CNT3_PERIOD EQU 0x400101d4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_PERIOD_BUFF
CYREG_TCPWM_CNT3_PERIOD_BUFF EQU 0x400101d8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_TR_CTRL0
CYREG_TCPWM_CNT3_TR_CTRL0 EQU 0x400101e0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_TR_CTRL1
CYREG_TCPWM_CNT3_TR_CTRL1 EQU 0x400101e4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_TR_CTRL2
CYREG_TCPWM_CNT3_TR_CTRL2 EQU 0x400101e8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_INTR
CYREG_TCPWM_CNT3_INTR EQU 0x400101f0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_INTR_SET
CYREG_TCPWM_CNT3_INTR_SET EQU 0x400101f4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_INTR_MASK
CYREG_TCPWM_CNT3_INTR_MASK EQU 0x400101f8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT3_INTR_MASKED
CYREG_TCPWM_CNT3_INTR_MASKED EQU 0x400101fc
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT4_BASE
CYDEV_TCPWM_CNT4_BASE EQU 0x40010200
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT4_SIZE
CYDEV_TCPWM_CNT4_SIZE EQU 0x00000040
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_CTRL
CYREG_TCPWM_CNT4_CTRL EQU 0x40010200
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_STATUS
CYREG_TCPWM_CNT4_STATUS EQU 0x40010204
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_COUNTER
CYREG_TCPWM_CNT4_COUNTER EQU 0x40010208
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_CC
CYREG_TCPWM_CNT4_CC EQU 0x4001020c
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_CC_BUFF
CYREG_TCPWM_CNT4_CC_BUFF EQU 0x40010210
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_PERIOD
CYREG_TCPWM_CNT4_PERIOD EQU 0x40010214
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_PERIOD_BUFF
CYREG_TCPWM_CNT4_PERIOD_BUFF EQU 0x40010218
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_TR_CTRL0
CYREG_TCPWM_CNT4_TR_CTRL0 EQU 0x40010220
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_TR_CTRL1
CYREG_TCPWM_CNT4_TR_CTRL1 EQU 0x40010224
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_TR_CTRL2
CYREG_TCPWM_CNT4_TR_CTRL2 EQU 0x40010228
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_INTR
CYREG_TCPWM_CNT4_INTR EQU 0x40010230
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_INTR_SET
CYREG_TCPWM_CNT4_INTR_SET EQU 0x40010234
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_INTR_MASK
CYREG_TCPWM_CNT4_INTR_MASK EQU 0x40010238
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT4_INTR_MASKED
CYREG_TCPWM_CNT4_INTR_MASKED EQU 0x4001023c
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT5_BASE
CYDEV_TCPWM_CNT5_BASE EQU 0x40010240
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT5_SIZE
CYDEV_TCPWM_CNT5_SIZE EQU 0x00000040
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_CTRL
CYREG_TCPWM_CNT5_CTRL EQU 0x40010240
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_STATUS
CYREG_TCPWM_CNT5_STATUS EQU 0x40010244
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_COUNTER
CYREG_TCPWM_CNT5_COUNTER EQU 0x40010248
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_CC
CYREG_TCPWM_CNT5_CC EQU 0x4001024c
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_CC_BUFF
CYREG_TCPWM_CNT5_CC_BUFF EQU 0x40010250
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_PERIOD
CYREG_TCPWM_CNT5_PERIOD EQU 0x40010254
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_PERIOD_BUFF
CYREG_TCPWM_CNT5_PERIOD_BUFF EQU 0x40010258
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_TR_CTRL0
CYREG_TCPWM_CNT5_TR_CTRL0 EQU 0x40010260
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_TR_CTRL1
CYREG_TCPWM_CNT5_TR_CTRL1 EQU 0x40010264
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_TR_CTRL2
CYREG_TCPWM_CNT5_TR_CTRL2 EQU 0x40010268
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_INTR
CYREG_TCPWM_CNT5_INTR EQU 0x40010270
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_INTR_SET
CYREG_TCPWM_CNT5_INTR_SET EQU 0x40010274
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_INTR_MASK
CYREG_TCPWM_CNT5_INTR_MASK EQU 0x40010278
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT5_INTR_MASKED
CYREG_TCPWM_CNT5_INTR_MASKED EQU 0x4001027c
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT6_BASE
CYDEV_TCPWM_CNT6_BASE EQU 0x40010280
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT6_SIZE
CYDEV_TCPWM_CNT6_SIZE EQU 0x00000040
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_CTRL
CYREG_TCPWM_CNT6_CTRL EQU 0x40010280
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_STATUS
CYREG_TCPWM_CNT6_STATUS EQU 0x40010284
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_COUNTER
CYREG_TCPWM_CNT6_COUNTER EQU 0x40010288
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_CC
CYREG_TCPWM_CNT6_CC EQU 0x4001028c
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_CC_BUFF
CYREG_TCPWM_CNT6_CC_BUFF EQU 0x40010290
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_PERIOD
CYREG_TCPWM_CNT6_PERIOD EQU 0x40010294
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_PERIOD_BUFF
CYREG_TCPWM_CNT6_PERIOD_BUFF EQU 0x40010298
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_TR_CTRL0
CYREG_TCPWM_CNT6_TR_CTRL0 EQU 0x400102a0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_TR_CTRL1
CYREG_TCPWM_CNT6_TR_CTRL1 EQU 0x400102a4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_TR_CTRL2
CYREG_TCPWM_CNT6_TR_CTRL2 EQU 0x400102a8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_INTR
CYREG_TCPWM_CNT6_INTR EQU 0x400102b0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_INTR_SET
CYREG_TCPWM_CNT6_INTR_SET EQU 0x400102b4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_INTR_MASK
CYREG_TCPWM_CNT6_INTR_MASK EQU 0x400102b8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT6_INTR_MASKED
CYREG_TCPWM_CNT6_INTR_MASKED EQU 0x400102bc
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT7_BASE
CYDEV_TCPWM_CNT7_BASE EQU 0x400102c0
    ENDIF
    IF :LNOT::DEF:CYDEV_TCPWM_CNT7_SIZE
CYDEV_TCPWM_CNT7_SIZE EQU 0x00000040
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_CTRL
CYREG_TCPWM_CNT7_CTRL EQU 0x400102c0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_STATUS
CYREG_TCPWM_CNT7_STATUS EQU 0x400102c4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_COUNTER
CYREG_TCPWM_CNT7_COUNTER EQU 0x400102c8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_CC
CYREG_TCPWM_CNT7_CC EQU 0x400102cc
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_CC_BUFF
CYREG_TCPWM_CNT7_CC_BUFF EQU 0x400102d0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_PERIOD
CYREG_TCPWM_CNT7_PERIOD EQU 0x400102d4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_PERIOD_BUFF
CYREG_TCPWM_CNT7_PERIOD_BUFF EQU 0x400102d8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_TR_CTRL0
CYREG_TCPWM_CNT7_TR_CTRL0 EQU 0x400102e0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_TR_CTRL1
CYREG_TCPWM_CNT7_TR_CTRL1 EQU 0x400102e4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_TR_CTRL2
CYREG_TCPWM_CNT7_TR_CTRL2 EQU 0x400102e8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_INTR
CYREG_TCPWM_CNT7_INTR EQU 0x400102f0
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_INTR_SET
CYREG_TCPWM_CNT7_INTR_SET EQU 0x400102f4
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_INTR_MASK
CYREG_TCPWM_CNT7_INTR_MASK EQU 0x400102f8
    ENDIF
    IF :LNOT::DEF:CYREG_TCPWM_CNT7_INTR_MASKED
CYREG_TCPWM_CNT7_INTR_MASKED EQU 0x400102fc
    ENDIF
    IF :LNOT::DEF:CYDEV_HSIOM_BASE
CYDEV_HSIOM_BASE EQU 0x40020000
    ENDIF
    IF :LNOT::DEF:CYDEV_HSIOM_SIZE
CYDEV_HSIOM_SIZE EQU 0x00004000
    ENDIF
    IF :LNOT::DEF:CYREG_HSIOM_PORT_SEL0
CYREG_HSIOM_PORT_SEL0 EQU 0x40020000
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO0_SEL__OFFSET
CYFLD_HSIOM_IO0_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO0_SEL__SIZE
CYFLD_HSIOM_IO0_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_GPIO
CYVAL_HSIOM_IO0_SEL_GPIO EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_GPIO_DSI
CYVAL_HSIOM_IO0_SEL_GPIO_DSI EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_DSI_DSI
CYVAL_HSIOM_IO0_SEL_DSI_DSI EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_DSI_GPIO
CYVAL_HSIOM_IO0_SEL_DSI_GPIO EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_CSD_SENSE
CYVAL_HSIOM_IO0_SEL_CSD_SENSE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_CSD_SHIELD
CYVAL_HSIOM_IO0_SEL_CSD_SHIELD EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_AMUXA
CYVAL_HSIOM_IO0_SEL_AMUXA EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_AMUXB
CYVAL_HSIOM_IO0_SEL_AMUXB EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_ACT_0
CYVAL_HSIOM_IO0_SEL_ACT_0 EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_ACT_1
CYVAL_HSIOM_IO0_SEL_ACT_1 EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_ACT_2
CYVAL_HSIOM_IO0_SEL_ACT_2 EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_ACT_3
CYVAL_HSIOM_IO0_SEL_ACT_3 EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_LCD_COM
CYVAL_HSIOM_IO0_SEL_LCD_COM EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_LCD_SEG
CYVAL_HSIOM_IO0_SEL_LCD_SEG EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_DS_0
CYVAL_HSIOM_IO0_SEL_DS_0 EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_DS_1
CYVAL_HSIOM_IO0_SEL_DS_1 EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_DS_2
CYVAL_HSIOM_IO0_SEL_DS_2 EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYVAL_HSIOM_IO0_SEL_DS_3
CYVAL_HSIOM_IO0_SEL_DS_3 EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO1_SEL__OFFSET
CYFLD_HSIOM_IO1_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO1_SEL__SIZE
CYFLD_HSIOM_IO1_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO2_SEL__OFFSET
CYFLD_HSIOM_IO2_SEL__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO2_SEL__SIZE
CYFLD_HSIOM_IO2_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO3_SEL__OFFSET
CYFLD_HSIOM_IO3_SEL__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO3_SEL__SIZE
CYFLD_HSIOM_IO3_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO4_SEL__OFFSET
CYFLD_HSIOM_IO4_SEL__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO4_SEL__SIZE
CYFLD_HSIOM_IO4_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO5_SEL__OFFSET
CYFLD_HSIOM_IO5_SEL__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO5_SEL__SIZE
CYFLD_HSIOM_IO5_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO6_SEL__OFFSET
CYFLD_HSIOM_IO6_SEL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO6_SEL__SIZE
CYFLD_HSIOM_IO6_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO7_SEL__OFFSET
CYFLD_HSIOM_IO7_SEL__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_IO7_SEL__SIZE
CYFLD_HSIOM_IO7_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_HSIOM_PORT_SEL1
CYREG_HSIOM_PORT_SEL1 EQU 0x40020100
    ENDIF
    IF :LNOT::DEF:CYREG_HSIOM_PORT_SEL2
CYREG_HSIOM_PORT_SEL2 EQU 0x40020200
    ENDIF
    IF :LNOT::DEF:CYREG_HSIOM_PORT_SEL3
CYREG_HSIOM_PORT_SEL3 EQU 0x40020300
    ENDIF
    IF :LNOT::DEF:CYREG_HSIOM_PORT_SEL4
CYREG_HSIOM_PORT_SEL4 EQU 0x40020400
    ENDIF
    IF :LNOT::DEF:CYREG_HSIOM_PORT_SEL5
CYREG_HSIOM_PORT_SEL5 EQU 0x40020500
    ENDIF
    IF :LNOT::DEF:CYREG_HSIOM_AMUX_SPLIT_CTL0
CYREG_HSIOM_AMUX_SPLIT_CTL0 EQU 0x40022100
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_AA_SL__OFFSET
CYFLD_HSIOM_SWITCH_AA_SL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_AA_SL__SIZE
CYFLD_HSIOM_SWITCH_AA_SL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_AA_SR__OFFSET
CYFLD_HSIOM_SWITCH_AA_SR__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_AA_SR__SIZE
CYFLD_HSIOM_SWITCH_AA_SR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_AA_S0__OFFSET
CYFLD_HSIOM_SWITCH_AA_S0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_AA_S0__SIZE
CYFLD_HSIOM_SWITCH_AA_S0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_BB_SL__OFFSET
CYFLD_HSIOM_SWITCH_BB_SL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_BB_SL__SIZE
CYFLD_HSIOM_SWITCH_BB_SL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_BB_SR__OFFSET
CYFLD_HSIOM_SWITCH_BB_SR__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_BB_SR__SIZE
CYFLD_HSIOM_SWITCH_BB_SR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_BB_S0__OFFSET
CYFLD_HSIOM_SWITCH_BB_S0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_HSIOM_SWITCH_BB_S0__SIZE
CYFLD_HSIOM_SWITCH_BB_S0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_HSIOM_AMUX_SPLIT_CTL1
CYREG_HSIOM_AMUX_SPLIT_CTL1 EQU 0x40022104
    ENDIF
    IF :LNOT::DEF:CYREG_HSIOM_AMUX_SPLIT_CTL2
CYREG_HSIOM_AMUX_SPLIT_CTL2 EQU 0x40022108
    ENDIF
    IF :LNOT::DEF:CYREG_PWR_CONTROL
CYREG_PWR_CONTROL EQU 0x40030000
    ENDIF
    IF :LNOT::DEF:CYFLD__POWER_MODE__OFFSET
CYFLD__POWER_MODE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__POWER_MODE__SIZE
CYFLD__POWER_MODE__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL__POWER_MODE_RESET
CYVAL__POWER_MODE_RESET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__POWER_MODE_ACTIVE
CYVAL__POWER_MODE_ACTIVE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__POWER_MODE_SLEEP
CYVAL__POWER_MODE_SLEEP EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__POWER_MODE_DEEP_SLEEP
CYVAL__POWER_MODE_DEEP_SLEEP EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD__DEBUG_SESSION__OFFSET
CYFLD__DEBUG_SESSION__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD__DEBUG_SESSION__SIZE
CYFLD__DEBUG_SESSION__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__DEBUG_SESSION_NO_SESSION
CYVAL__DEBUG_SESSION_NO_SESSION EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__DEBUG_SESSION_SESSION_ACTIVE
CYVAL__DEBUG_SESSION_SESSION_ACTIVE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__LPM_READY__OFFSET
CYFLD__LPM_READY__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD__LPM_READY__SIZE
CYFLD__LPM_READY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__OVER_TEMP_EN__OFFSET
CYFLD__OVER_TEMP_EN__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD__OVER_TEMP_EN__SIZE
CYFLD__OVER_TEMP_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__OVER_TEMP_THRESH__OFFSET
CYFLD__OVER_TEMP_THRESH__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD__OVER_TEMP_THRESH__SIZE
CYFLD__OVER_TEMP_THRESH__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__SPARE__OFFSET
CYFLD__SPARE__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD__SPARE__SIZE
CYFLD__SPARE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD__EXT_VCCD__OFFSET
CYFLD__EXT_VCCD__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD__EXT_VCCD__SIZE
CYFLD__EXT_VCCD__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_PWR_KEY_DELAY
CYREG_PWR_KEY_DELAY EQU 0x40030004
    ENDIF
    IF :LNOT::DEF:CYFLD__WAKEUP_HOLDOFF__OFFSET
CYFLD__WAKEUP_HOLDOFF__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__WAKEUP_HOLDOFF__SIZE
CYFLD__WAKEUP_HOLDOFF__SIZE EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYREG_PWR_DDFT_SELECT
CYREG_PWR_DDFT_SELECT EQU 0x4003000c
    ENDIF
    IF :LNOT::DEF:CYFLD__DDFT0_SEL__OFFSET
CYFLD__DDFT0_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__DDFT0_SEL__SIZE
CYFLD__DDFT0_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_WAKEUP
CYVAL__DDFT0_SEL_WAKEUP EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_AWAKE
CYVAL__DDFT0_SEL_AWAKE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_ACT_POWER_EN
CYVAL__DDFT0_SEL_ACT_POWER_EN EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_ACT_POWER_UP
CYVAL__DDFT0_SEL_ACT_POWER_UP EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_ACT_POWER_GOOD
CYVAL__DDFT0_SEL_ACT_POWER_GOOD EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_ACT_REF_EN
CYVAL__DDFT0_SEL_ACT_REF_EN EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_ACT_COMP_EN
CYVAL__DDFT0_SEL_ACT_COMP_EN EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_DPSLP_REF_EN
CYVAL__DDFT0_SEL_DPSLP_REF_EN EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_DPSLP_REG_EN
CYVAL__DDFT0_SEL_DPSLP_REG_EN EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_DPSLP_COMP_EN
CYVAL__DDFT0_SEL_DPSLP_COMP_EN EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_OVER_TEMP_EN
CYVAL__DDFT0_SEL_OVER_TEMP_EN EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N
CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_ADFT_BUF_EN
CYVAL__DDFT0_SEL_ADFT_BUF_EN EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_ATPG_OBSERVE
CYVAL__DDFT0_SEL_ATPG_OBSERVE EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_GND
CYVAL__DDFT0_SEL_GND EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT0_SEL_PWR
CYVAL__DDFT0_SEL_PWR EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD__DDFT1_SEL__OFFSET
CYFLD__DDFT1_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD__DDFT1_SEL__SIZE
CYFLD__DDFT1_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_WAKEUP
CYVAL__DDFT1_SEL_WAKEUP EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_AWAKE
CYVAL__DDFT1_SEL_AWAKE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_ACT_POWER_EN
CYVAL__DDFT1_SEL_ACT_POWER_EN EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_ACT_POWER_UP
CYVAL__DDFT1_SEL_ACT_POWER_UP EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_ACT_POWER_GOOD
CYVAL__DDFT1_SEL_ACT_POWER_GOOD EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_ACT_REF_VALID
CYVAL__DDFT1_SEL_ACT_REF_VALID EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_ACT_REG_VALID
CYVAL__DDFT1_SEL_ACT_REG_VALID EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_ACT_COMP_OUT
CYVAL__DDFT1_SEL_ACT_COMP_OUT EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_ACT_TEMP_HIGH
CYVAL__DDFT1_SEL_ACT_TEMP_HIGH EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_DPSLP_COMP_OUT
CYVAL__DDFT1_SEL_DPSLP_COMP_OUT EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_DPSLP_POWER_UP
CYVAL__DDFT1_SEL_DPSLP_POWER_UP EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_AWAKE_DELAYED
CYVAL__DDFT1_SEL_AWAKE_DELAYED EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_LPM_READY
CYVAL__DDFT1_SEL_LPM_READY EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_SLEEPHOLDACK_N
CYVAL__DDFT1_SEL_SLEEPHOLDACK_N EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_GND
CYVAL__DDFT1_SEL_GND EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYVAL__DDFT1_SEL_PWR
CYVAL__DDFT1_SEL_PWR EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYREG_TST_MODE
CYREG_TST_MODE EQU 0x40030014
    ENDIF
    IF :LNOT::DEF:CYFLD__SWD_CONNECTED__OFFSET
CYFLD__SWD_CONNECTED__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD__SWD_CONNECTED__SIZE
CYFLD__SWD_CONNECTED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__BLOCK_ALT_XRES__OFFSET
CYFLD__BLOCK_ALT_XRES__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD__BLOCK_ALT_XRES__SIZE
CYFLD__BLOCK_ALT_XRES__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__TEST_KEY_DFT_EN__OFFSET
CYFLD__TEST_KEY_DFT_EN__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD__TEST_KEY_DFT_EN__SIZE
CYFLD__TEST_KEY_DFT_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__TEST_MODE__OFFSET
CYFLD__TEST_MODE__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD__TEST_MODE__SIZE
CYFLD__TEST_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_TST_DDFT_CTRL
CYREG_TST_DDFT_CTRL EQU 0x40030018
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_SEL0__OFFSET
CYFLD__DFT_SEL0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_SEL0__SIZE
CYFLD__DFT_SEL0__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_SRC0
CYVAL__DFT_SEL0_SRC0 EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_SRC1
CYVAL__DFT_SEL0_SRC1 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_SRC2
CYVAL__DFT_SEL0_SRC2 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_SRC3
CYVAL__DFT_SEL0_SRC3 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_SRC4
CYVAL__DFT_SEL0_SRC4 EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_SRC5
CYVAL__DFT_SEL0_SRC5 EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_SRC6
CYVAL__DFT_SEL0_SRC6 EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_SRC7
CYVAL__DFT_SEL0_SRC7 EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_CLK0
CYVAL__DFT_SEL0_CLK0 EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_CLK1
CYVAL__DFT_SEL0_CLK1 EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_PWR0
CYVAL__DFT_SEL0_PWR0 EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_PWR1
CYVAL__DFT_SEL0_PWR1 EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_RES0
CYVAL__DFT_SEL0_RES0 EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_RES1
CYVAL__DFT_SEL0_RES1 EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_ADFT_COMP
CYVAL__DFT_SEL0_ADFT_COMP EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL0_VSS
CYVAL__DFT_SEL0_VSS EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_SEL1__OFFSET
CYFLD__DFT_SEL1__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_SEL1__SIZE
CYFLD__DFT_SEL1__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_SRC0
CYVAL__DFT_SEL1_SRC0 EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_SRC1
CYVAL__DFT_SEL1_SRC1 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_SRC2
CYVAL__DFT_SEL1_SRC2 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_SRC3
CYVAL__DFT_SEL1_SRC3 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_SRC4
CYVAL__DFT_SEL1_SRC4 EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_SRC5
CYVAL__DFT_SEL1_SRC5 EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_SRC6
CYVAL__DFT_SEL1_SRC6 EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_SRC7
CYVAL__DFT_SEL1_SRC7 EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_CLK0
CYVAL__DFT_SEL1_CLK0 EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_CLK1
CYVAL__DFT_SEL1_CLK1 EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_PWR0
CYVAL__DFT_SEL1_PWR0 EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_PWR1
CYVAL__DFT_SEL1_PWR1 EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_RES0
CYVAL__DFT_SEL1_RES0 EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_RES1
CYVAL__DFT_SEL1_RES1 EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_ADFT_COMP
CYVAL__DFT_SEL1_ADFT_COMP EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_SEL1_VSS
CYVAL__DFT_SEL1_VSS EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD__ENABLE__OFFSET
CYFLD__ENABLE__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD__ENABLE__SIZE
CYFLD__ENABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_TST_TRIM_CNTR1
CYREG_TST_TRIM_CNTR1 EQU 0x4003001c
    ENDIF
    IF :LNOT::DEF:CYFLD__COUNTER__OFFSET
CYFLD__COUNTER__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__COUNTER__SIZE
CYFLD__COUNTER__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD__COUNTER_DONE__OFFSET
CYFLD__COUNTER_DONE__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD__COUNTER_DONE__SIZE
CYFLD__COUNTER_DONE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_TST_TRIM_CNTR2
CYREG_TST_TRIM_CNTR2 EQU 0x40030020
    ENDIF
    IF :LNOT::DEF:CYREG_TST_ADFT_CTRL
CYREG_TST_ADFT_CTRL EQU 0x40030024
    ENDIF
    IF :LNOT::DEF:CYFLD__BUF_AUTO_ZERO__OFFSET
CYFLD__BUF_AUTO_ZERO__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__BUF_AUTO_ZERO__SIZE
CYFLD__BUF_AUTO_ZERO__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__BUF_MODE__OFFSET
CYFLD__BUF_MODE__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD__BUF_MODE__SIZE
CYFLD__BUF_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD__BUF_COMP_OUT__OFFSET
CYFLD__BUF_COMP_OUT__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD__BUF_COMP_OUT__SIZE
CYFLD__BUF_COMP_OUT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__BUF_EN__OFFSET
CYFLD__BUF_EN__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD__BUF_EN__SIZE
CYFLD__BUF_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CLK_SELECT
CYREG_CLK_SELECT EQU 0x40030028
    ENDIF
    IF :LNOT::DEF:CYFLD__HFCLK_SEL__OFFSET
CYFLD__HFCLK_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__HFCLK_SEL__SIZE
CYFLD__HFCLK_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__HFCLK_SEL_IMO
CYVAL__HFCLK_SEL_IMO EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__HFCLK_SEL_EXTCLK
CYVAL__HFCLK_SEL_EXTCLK EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__HFCLK_SEL_ECO
CYVAL__HFCLK_SEL_ECO EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD__HFCLK_DIV__OFFSET
CYFLD__HFCLK_DIV__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD__HFCLK_DIV__SIZE
CYFLD__HFCLK_DIV__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__HFCLK_DIV_NO_DIV
CYVAL__HFCLK_DIV_NO_DIV EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__HFCLK_DIV_DIV_BY_2
CYVAL__HFCLK_DIV_DIV_BY_2 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__HFCLK_DIV_DIV_BY_4
CYVAL__HFCLK_DIV_DIV_BY_4 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__HFCLK_DIV_DIV_BY_8
CYVAL__HFCLK_DIV_DIV_BY_8 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD__PUMP_SEL__OFFSET
CYFLD__PUMP_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD__PUMP_SEL__SIZE
CYFLD__PUMP_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__PUMP_SEL_GND
CYVAL__PUMP_SEL_GND EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__PUMP_SEL_IMO
CYVAL__PUMP_SEL_IMO EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__PUMP_SEL_HFCLK
CYVAL__PUMP_SEL_HFCLK EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD__SYSCLK_DIV__OFFSET
CYFLD__SYSCLK_DIV__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD__SYSCLK_DIV__SIZE
CYFLD__SYSCLK_DIV__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__SYSCLK_DIV_NO_DIV
CYVAL__SYSCLK_DIV_NO_DIV EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__SYSCLK_DIV_DIV_BY_2
CYVAL__SYSCLK_DIV_DIV_BY_2 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__SYSCLK_DIV_DIV_BY_4
CYVAL__SYSCLK_DIV_DIV_BY_4 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__SYSCLK_DIV_DIV_BY_8
CYVAL__SYSCLK_DIV_DIV_BY_8 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_CLK_ILO_CONFIG
CYREG_CLK_ILO_CONFIG EQU 0x4003002c
    ENDIF
    IF :LNOT::DEF:CYREG_CLK_IMO_CONFIG
CYREG_CLK_IMO_CONFIG EQU 0x40030030
    ENDIF
    IF :LNOT::DEF:CYREG_CLK_DFT_SELECT
CYREG_CLK_DFT_SELECT EQU 0x40030034
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_DIV0__OFFSET
CYFLD__DFT_DIV0__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_DIV0__SIZE
CYFLD__DFT_DIV0__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_DIV0_NO_DIV
CYVAL__DFT_DIV0_NO_DIV EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_DIV0_DIV_BY_2
CYVAL__DFT_DIV0_DIV_BY_2 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_DIV0_DIV_BY_4
CYVAL__DFT_DIV0_DIV_BY_4 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_DIV0_DIV_BY_8
CYVAL__DFT_DIV0_DIV_BY_8 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_EDGE0__OFFSET
CYFLD__DFT_EDGE0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_EDGE0__SIZE
CYFLD__DFT_EDGE0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_EDGE0_POSEDGE
CYVAL__DFT_EDGE0_POSEDGE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_EDGE0_NEGEDGE
CYVAL__DFT_EDGE0_NEGEDGE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_DIV1__OFFSET
CYFLD__DFT_DIV1__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_DIV1__SIZE
CYFLD__DFT_DIV1__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_DIV1_NO_DIV
CYVAL__DFT_DIV1_NO_DIV EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_DIV1_DIV_BY_2
CYVAL__DFT_DIV1_DIV_BY_2 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_DIV1_DIV_BY_4
CYVAL__DFT_DIV1_DIV_BY_4 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_DIV1_DIV_BY_8
CYVAL__DFT_DIV1_DIV_BY_8 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_EDGE1__OFFSET
CYFLD__DFT_EDGE1__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD__DFT_EDGE1__SIZE
CYFLD__DFT_EDGE1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_EDGE1_POSEDGE
CYVAL__DFT_EDGE1_POSEDGE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__DFT_EDGE1_NEGEDGE
CYVAL__DFT_EDGE1_NEGEDGE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_WDT_DISABLE_KEY
CYREG_WDT_DISABLE_KEY EQU 0x40030038
    ENDIF
    IF :LNOT::DEF:CYFLD__KEY__OFFSET
CYFLD__KEY__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__KEY__SIZE
CYFLD__KEY__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_WDT_COUNTER
CYREG_WDT_COUNTER EQU 0x4003003c
    ENDIF
    IF :LNOT::DEF:CYREG_WDT_MATCH
CYREG_WDT_MATCH EQU 0x40030040
    ENDIF
    IF :LNOT::DEF:CYFLD__MATCH__OFFSET
CYFLD__MATCH__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__MATCH__SIZE
CYFLD__MATCH__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD__IGNORE_BITS__OFFSET
CYFLD__IGNORE_BITS__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD__IGNORE_BITS__SIZE
CYFLD__IGNORE_BITS__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_SRSS_INTR
CYREG_SRSS_INTR EQU 0x40030044
    ENDIF
    IF :LNOT::DEF:CYFLD__WDT_MATCH__OFFSET
CYFLD__WDT_MATCH__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__WDT_MATCH__SIZE
CYFLD__WDT_MATCH__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__TEMP_HIGH__OFFSET
CYFLD__TEMP_HIGH__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__TEMP_HIGH__SIZE
CYFLD__TEMP_HIGH__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SRSS_INTR_SET
CYREG_SRSS_INTR_SET EQU 0x40030048
    ENDIF
    IF :LNOT::DEF:CYREG_SRSS_INTR_MASK
CYREG_SRSS_INTR_MASK EQU 0x4003004c
    ENDIF
    IF :LNOT::DEF:CYREG_RES_CAUSE
CYREG_RES_CAUSE EQU 0x40030054
    ENDIF
    IF :LNOT::DEF:CYFLD__RESET_WDT__OFFSET
CYFLD__RESET_WDT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__RESET_WDT__SIZE
CYFLD__RESET_WDT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__RESET_PROT_FAULT__OFFSET
CYFLD__RESET_PROT_FAULT__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD__RESET_PROT_FAULT__SIZE
CYFLD__RESET_PROT_FAULT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD__RESET_SOFT__OFFSET
CYFLD__RESET_SOFT__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD__RESET_SOFT__SIZE
CYFLD__RESET_SOFT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_PWR_BG_TRIM1
CYREG_PWR_BG_TRIM1 EQU 0x40030f00
    ENDIF
    IF :LNOT::DEF:CYFLD__REF_VTRIM__OFFSET
CYFLD__REF_VTRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__REF_VTRIM__SIZE
CYFLD__REF_VTRIM__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYREG_PWR_BG_TRIM2
CYREG_PWR_BG_TRIM2 EQU 0x40030f04
    ENDIF
    IF :LNOT::DEF:CYFLD__REF_ITRIM__OFFSET
CYFLD__REF_ITRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__REF_ITRIM__SIZE
CYFLD__REF_ITRIM__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYREG_CLK_IMO_SELECT
CYREG_CLK_IMO_SELECT EQU 0x40030f08
    ENDIF
    IF :LNOT::DEF:CYFLD__FREQ__OFFSET
CYFLD__FREQ__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__FREQ__SIZE
CYFLD__FREQ__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL__FREQ_24_MHZ
CYVAL__FREQ_24_MHZ EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL__FREQ_28_MHZ
CYVAL__FREQ_28_MHZ EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL__FREQ_32_MHZ
CYVAL__FREQ_32_MHZ EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL__FREQ_36_MHZ
CYVAL__FREQ_36_MHZ EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL__FREQ_40_MHZ
CYVAL__FREQ_40_MHZ EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL__FREQ_44_MHZ
CYVAL__FREQ_44_MHZ EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL__FREQ_48_MHZ
CYVAL__FREQ_48_MHZ EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYREG_CLK_IMO_TRIM1
CYREG_CLK_IMO_TRIM1 EQU 0x40030f0c
    ENDIF
    IF :LNOT::DEF:CYFLD__OFFSET__OFFSET
CYFLD__OFFSET__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__OFFSET__SIZE
CYFLD__OFFSET__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_CLK_IMO_TRIM2
CYREG_CLK_IMO_TRIM2 EQU 0x40030f10
    ENDIF
    IF :LNOT::DEF:CYFLD__FSOFFSET__OFFSET
CYFLD__FSOFFSET__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__FSOFFSET__SIZE
CYFLD__FSOFFSET__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_PWR_PWRSYS_TRIM1
CYREG_PWR_PWRSYS_TRIM1 EQU 0x40030f14
    ENDIF
    IF :LNOT::DEF:CYFLD__DPSLP_REF_TRIM__OFFSET
CYFLD__DPSLP_REF_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__DPSLP_REF_TRIM__SIZE
CYFLD__DPSLP_REF_TRIM__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD__SPARE_TRIM__OFFSET
CYFLD__SPARE_TRIM__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD__SPARE_TRIM__SIZE
CYFLD__SPARE_TRIM__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_CLK_IMO_TRIM3
CYREG_CLK_IMO_TRIM3 EQU 0x40030f18
    ENDIF
    IF :LNOT::DEF:CYFLD__STEPSIZE__OFFSET
CYFLD__STEPSIZE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD__STEPSIZE__SIZE
CYFLD__STEPSIZE__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD__TCTRIM__OFFSET
CYFLD__TCTRIM__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD__TCTRIM__SIZE
CYFLD__TCTRIM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_BASE
CYDEV_GPIO_BASE EQU 0x40040000
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_SIZE
CYDEV_GPIO_SIZE EQU 0x00004000
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT0_BASE
CYDEV_GPIO_PRT0_BASE EQU 0x40040000
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT0_SIZE
CYDEV_GPIO_PRT0_SIZE EQU 0x00000100
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT0_DR
CYREG_GPIO_PRT0_DR EQU 0x40040000
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA0__OFFSET
CYFLD_GPIO_PRT_DATA0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA0__SIZE
CYFLD_GPIO_PRT_DATA0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA1__OFFSET
CYFLD_GPIO_PRT_DATA1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA1__SIZE
CYFLD_GPIO_PRT_DATA1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA2__OFFSET
CYFLD_GPIO_PRT_DATA2__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA2__SIZE
CYFLD_GPIO_PRT_DATA2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA3__OFFSET
CYFLD_GPIO_PRT_DATA3__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA3__SIZE
CYFLD_GPIO_PRT_DATA3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA4__OFFSET
CYFLD_GPIO_PRT_DATA4__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA4__SIZE
CYFLD_GPIO_PRT_DATA4__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA5__OFFSET
CYFLD_GPIO_PRT_DATA5__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA5__SIZE
CYFLD_GPIO_PRT_DATA5__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA6__OFFSET
CYFLD_GPIO_PRT_DATA6__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA6__SIZE
CYFLD_GPIO_PRT_DATA6__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA7__OFFSET
CYFLD_GPIO_PRT_DATA7__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA7__SIZE
CYFLD_GPIO_PRT_DATA7__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT0_PS
CYREG_GPIO_PRT0_PS EQU 0x40040004
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_FLT_DATA__OFFSET
CYFLD_GPIO_PRT_FLT_DATA__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_FLT_DATA__SIZE
CYFLD_GPIO_PRT_FLT_DATA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT0_PC
CYREG_GPIO_PRT0_PC EQU 0x40040008
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM0__OFFSET
CYFLD_GPIO_PRT_DM0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM0__SIZE
CYFLD_GPIO_PRT_DM0__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_DM0_OFF
CYVAL_GPIO_PRT_DM0_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_DM0_INPUT
CYVAL_GPIO_PRT_DM0_INPUT EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_DM0_0_PU
CYVAL_GPIO_PRT_DM0_0_PU EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_DM0_PD_1
CYVAL_GPIO_PRT_DM0_PD_1 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_DM0_0_Z
CYVAL_GPIO_PRT_DM0_0_Z EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_DM0_Z_1
CYVAL_GPIO_PRT_DM0_Z_1 EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_DM0_0_1
CYVAL_GPIO_PRT_DM0_0_1 EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_DM0_PD_PU
CYVAL_GPIO_PRT_DM0_PD_PU EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM1__OFFSET
CYFLD_GPIO_PRT_DM1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM1__SIZE
CYFLD_GPIO_PRT_DM1__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM2__OFFSET
CYFLD_GPIO_PRT_DM2__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM2__SIZE
CYFLD_GPIO_PRT_DM2__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM3__OFFSET
CYFLD_GPIO_PRT_DM3__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM3__SIZE
CYFLD_GPIO_PRT_DM3__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM4__OFFSET
CYFLD_GPIO_PRT_DM4__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM4__SIZE
CYFLD_GPIO_PRT_DM4__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM5__OFFSET
CYFLD_GPIO_PRT_DM5__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM5__SIZE
CYFLD_GPIO_PRT_DM5__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM6__OFFSET
CYFLD_GPIO_PRT_DM6__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM6__SIZE
CYFLD_GPIO_PRT_DM6__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM7__OFFSET
CYFLD_GPIO_PRT_DM7__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DM7__SIZE
CYFLD_GPIO_PRT_DM7__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET
CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE
CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PORT_SLOW__OFFSET
CYFLD_GPIO_PRT_PORT_SLOW__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PORT_SLOW__SIZE
CYFLD_GPIO_PRT_PORT_SLOW__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET
CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE
CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT0_INTR_CFG
CYREG_GPIO_PRT0_INTR_CFG EQU 0x4004000c
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET
CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE0_SEL__SIZE
CYFLD_GPIO_PRT_EDGE0_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE
CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_EDGE0_SEL_RISING
CYVAL_GPIO_PRT_EDGE0_SEL_RISING EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_EDGE0_SEL_FALLING
CYVAL_GPIO_PRT_EDGE0_SEL_FALLING EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_EDGE0_SEL_BOTH
CYVAL_GPIO_PRT_EDGE0_SEL_BOTH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET
CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE1_SEL__SIZE
CYFLD_GPIO_PRT_EDGE1_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET
CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE2_SEL__SIZE
CYFLD_GPIO_PRT_EDGE2_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET
CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE3_SEL__SIZE
CYFLD_GPIO_PRT_EDGE3_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET
CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE4_SEL__SIZE
CYFLD_GPIO_PRT_EDGE4_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET
CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE5_SEL__SIZE
CYFLD_GPIO_PRT_EDGE5_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET
CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE6_SEL__SIZE
CYFLD_GPIO_PRT_EDGE6_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET
CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_EDGE7_SEL__SIZE
CYFLD_GPIO_PRT_EDGE7_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET
CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE
CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE
CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING
CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING
CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH
CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_FLT_SEL__OFFSET
CYFLD_GPIO_PRT_FLT_SEL__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_FLT_SEL__SIZE
CYFLD_GPIO_PRT_FLT_SEL__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT0_INTR
CYREG_GPIO_PRT0_INTR EQU 0x40040010
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA0__OFFSET
CYFLD_GPIO_PRT_PS_DATA0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA0__SIZE
CYFLD_GPIO_PRT_PS_DATA0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA1__OFFSET
CYFLD_GPIO_PRT_PS_DATA1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA1__SIZE
CYFLD_GPIO_PRT_PS_DATA1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA2__OFFSET
CYFLD_GPIO_PRT_PS_DATA2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA2__SIZE
CYFLD_GPIO_PRT_PS_DATA2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA3__OFFSET
CYFLD_GPIO_PRT_PS_DATA3__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA3__SIZE
CYFLD_GPIO_PRT_PS_DATA3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA4__OFFSET
CYFLD_GPIO_PRT_PS_DATA4__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA4__SIZE
CYFLD_GPIO_PRT_PS_DATA4__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA5__OFFSET
CYFLD_GPIO_PRT_PS_DATA5__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA5__SIZE
CYFLD_GPIO_PRT_PS_DATA5__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA6__OFFSET
CYFLD_GPIO_PRT_PS_DATA6__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA6__SIZE
CYFLD_GPIO_PRT_PS_DATA6__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA7__OFFSET
CYFLD_GPIO_PRT_PS_DATA7__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_DATA7__SIZE
CYFLD_GPIO_PRT_PS_DATA7__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET
CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE
CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT0_PC2
CYREG_GPIO_PRT0_PC2 EQU 0x40040018
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS0__OFFSET
CYFLD_GPIO_PRT_INP_DIS0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS0__SIZE
CYFLD_GPIO_PRT_INP_DIS0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS1__OFFSET
CYFLD_GPIO_PRT_INP_DIS1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS1__SIZE
CYFLD_GPIO_PRT_INP_DIS1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS2__OFFSET
CYFLD_GPIO_PRT_INP_DIS2__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS2__SIZE
CYFLD_GPIO_PRT_INP_DIS2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS3__OFFSET
CYFLD_GPIO_PRT_INP_DIS3__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS3__SIZE
CYFLD_GPIO_PRT_INP_DIS3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS4__OFFSET
CYFLD_GPIO_PRT_INP_DIS4__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS4__SIZE
CYFLD_GPIO_PRT_INP_DIS4__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS5__OFFSET
CYFLD_GPIO_PRT_INP_DIS5__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS5__SIZE
CYFLD_GPIO_PRT_INP_DIS5__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS6__OFFSET
CYFLD_GPIO_PRT_INP_DIS6__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS6__SIZE
CYFLD_GPIO_PRT_INP_DIS6__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS7__OFFSET
CYFLD_GPIO_PRT_INP_DIS7__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_INP_DIS7__SIZE
CYFLD_GPIO_PRT_INP_DIS7__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT0_DR_SET
CYREG_GPIO_PRT0_DR_SET EQU 0x40040040
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA__OFFSET
CYFLD_GPIO_PRT_DATA__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PRT_DATA__SIZE
CYFLD_GPIO_PRT_DATA__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT0_DR_CLR
CYREG_GPIO_PRT0_DR_CLR EQU 0x40040044
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT0_DR_INV
CYREG_GPIO_PRT0_DR_INV EQU 0x40040048
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT1_BASE
CYDEV_GPIO_PRT1_BASE EQU 0x40040100
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT1_SIZE
CYDEV_GPIO_PRT1_SIZE EQU 0x00000100
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT1_DR
CYREG_GPIO_PRT1_DR EQU 0x40040100
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT1_PS
CYREG_GPIO_PRT1_PS EQU 0x40040104
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT1_PC
CYREG_GPIO_PRT1_PC EQU 0x40040108
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT1_INTR_CFG
CYREG_GPIO_PRT1_INTR_CFG EQU 0x4004010c
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT1_INTR
CYREG_GPIO_PRT1_INTR EQU 0x40040110
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT1_PC2
CYREG_GPIO_PRT1_PC2 EQU 0x40040118
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT1_DR_SET
CYREG_GPIO_PRT1_DR_SET EQU 0x40040140
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT1_DR_CLR
CYREG_GPIO_PRT1_DR_CLR EQU 0x40040144
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT1_DR_INV
CYREG_GPIO_PRT1_DR_INV EQU 0x40040148
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT2_BASE
CYDEV_GPIO_PRT2_BASE EQU 0x40040200
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT2_SIZE
CYDEV_GPIO_PRT2_SIZE EQU 0x00000100
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT2_DR
CYREG_GPIO_PRT2_DR EQU 0x40040200
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT2_PS
CYREG_GPIO_PRT2_PS EQU 0x40040204
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT2_PC
CYREG_GPIO_PRT2_PC EQU 0x40040208
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT2_INTR_CFG
CYREG_GPIO_PRT2_INTR_CFG EQU 0x4004020c
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT2_INTR
CYREG_GPIO_PRT2_INTR EQU 0x40040210
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT2_PC2
CYREG_GPIO_PRT2_PC2 EQU 0x40040218
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT2_DR_SET
CYREG_GPIO_PRT2_DR_SET EQU 0x40040240
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT2_DR_CLR
CYREG_GPIO_PRT2_DR_CLR EQU 0x40040244
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT2_DR_INV
CYREG_GPIO_PRT2_DR_INV EQU 0x40040248
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT3_BASE
CYDEV_GPIO_PRT3_BASE EQU 0x40040300
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT3_SIZE
CYDEV_GPIO_PRT3_SIZE EQU 0x00000100
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT3_DR
CYREG_GPIO_PRT3_DR EQU 0x40040300
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT3_PS
CYREG_GPIO_PRT3_PS EQU 0x40040304
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT3_PC
CYREG_GPIO_PRT3_PC EQU 0x40040308
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT3_INTR_CFG
CYREG_GPIO_PRT3_INTR_CFG EQU 0x4004030c
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT3_INTR
CYREG_GPIO_PRT3_INTR EQU 0x40040310
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT3_PC2
CYREG_GPIO_PRT3_PC2 EQU 0x40040318
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT3_DR_SET
CYREG_GPIO_PRT3_DR_SET EQU 0x40040340
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT3_DR_CLR
CYREG_GPIO_PRT3_DR_CLR EQU 0x40040344
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT3_DR_INV
CYREG_GPIO_PRT3_DR_INV EQU 0x40040348
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT4_BASE
CYDEV_GPIO_PRT4_BASE EQU 0x40040400
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT4_SIZE
CYDEV_GPIO_PRT4_SIZE EQU 0x00000100
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT4_DR
CYREG_GPIO_PRT4_DR EQU 0x40040400
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT4_PS
CYREG_GPIO_PRT4_PS EQU 0x40040404
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT4_PC
CYREG_GPIO_PRT4_PC EQU 0x40040408
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT4_INTR_CFG
CYREG_GPIO_PRT4_INTR_CFG EQU 0x4004040c
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT4_INTR
CYREG_GPIO_PRT4_INTR EQU 0x40040410
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT4_PC2
CYREG_GPIO_PRT4_PC2 EQU 0x40040418
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT4_DR_SET
CYREG_GPIO_PRT4_DR_SET EQU 0x40040440
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT4_DR_CLR
CYREG_GPIO_PRT4_DR_CLR EQU 0x40040444
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT4_DR_INV
CYREG_GPIO_PRT4_DR_INV EQU 0x40040448
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT5_BASE
CYDEV_GPIO_PRT5_BASE EQU 0x40040500
    ENDIF
    IF :LNOT::DEF:CYDEV_GPIO_PRT5_SIZE
CYDEV_GPIO_PRT5_SIZE EQU 0x00000100
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT5_DR
CYREG_GPIO_PRT5_DR EQU 0x40040500
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT5_PS
CYREG_GPIO_PRT5_PS EQU 0x40040504
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT5_PC
CYREG_GPIO_PRT5_PC EQU 0x40040508
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT5_INTR_CFG
CYREG_GPIO_PRT5_INTR_CFG EQU 0x4004050c
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT5_INTR
CYREG_GPIO_PRT5_INTR EQU 0x40040510
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT5_PC2
CYREG_GPIO_PRT5_PC2 EQU 0x40040518
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT5_DR_SET
CYREG_GPIO_PRT5_DR_SET EQU 0x40040540
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT5_DR_CLR
CYREG_GPIO_PRT5_DR_CLR EQU 0x40040544
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_PRT5_DR_INV
CYREG_GPIO_PRT5_DR_INV EQU 0x40040548
    ENDIF
    IF :LNOT::DEF:CYREG_GPIO_INTR_CAUSE
CYREG_GPIO_INTR_CAUSE EQU 0x40041000
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PORT_INT__OFFSET
CYFLD_GPIO_PORT_INT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_GPIO_PORT_INT__SIZE
CYFLD_GPIO_PORT_INT__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYDEV_PRGIO_BASE
CYDEV_PRGIO_BASE EQU 0x40050000
    ENDIF
    IF :LNOT::DEF:CYDEV_PRGIO_SIZE
CYDEV_PRGIO_SIZE EQU 0x00001000
    ENDIF
    IF :LNOT::DEF:CYDEV_PRGIO_PRT0_BASE
CYDEV_PRGIO_PRT0_BASE EQU 0x40050000
    ENDIF
    IF :LNOT::DEF:CYDEV_PRGIO_PRT0_SIZE
CYDEV_PRGIO_PRT0_SIZE EQU 0x00000100
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_CTL
CYREG_PRGIO_PRT0_CTL EQU 0x40050000
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_BYPASS__OFFSET
CYFLD_PRGIO_PRT_BYPASS__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_BYPASS__SIZE
CYFLD_PRGIO_PRT_BYPASS__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_CLOCK_SRC__OFFSET
CYFLD_PRGIO_PRT_CLOCK_SRC__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_CLOCK_SRC__SIZE
CYFLD_PRGIO_PRT_CLOCK_SRC__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_HLD_OVR__OFFSET
CYFLD_PRGIO_PRT_HLD_OVR__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_HLD_OVR__SIZE
CYFLD_PRGIO_PRT_HLD_OVR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_PIPELINE_EN__OFFSET
CYFLD_PRGIO_PRT_PIPELINE_EN__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_PIPELINE_EN__SIZE
CYFLD_PRGIO_PRT_PIPELINE_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_ENABLED__OFFSET
CYFLD_PRGIO_PRT_ENABLED__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_ENABLED__SIZE
CYFLD_PRGIO_PRT_ENABLED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_SYNC_CTL
CYREG_PRGIO_PRT0_SYNC_CTL EQU 0x40050010
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_IO_SYNC_EN__OFFSET
CYFLD_PRGIO_PRT_IO_SYNC_EN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_IO_SYNC_EN__SIZE
CYFLD_PRGIO_PRT_IO_SYNC_EN__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_CHIP_SYNC_EN__OFFSET
CYFLD_PRGIO_PRT_CHIP_SYNC_EN__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_CHIP_SYNC_EN__SIZE
CYFLD_PRGIO_PRT_CHIP_SYNC_EN__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_SEL0
CYREG_PRGIO_PRT0_LUT_SEL0 EQU 0x40050020
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_LUT_TR0_SEL__OFFSET
CYFLD_PRGIO_PRT_LUT_TR0_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_LUT_TR0_SEL__SIZE
CYFLD_PRGIO_PRT_LUT_TR0_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_LUT_TR1_SEL__OFFSET
CYFLD_PRGIO_PRT_LUT_TR1_SEL__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_LUT_TR1_SEL__SIZE
CYFLD_PRGIO_PRT_LUT_TR1_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_LUT_TR2_SEL__OFFSET
CYFLD_PRGIO_PRT_LUT_TR2_SEL__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_LUT_TR2_SEL__SIZE
CYFLD_PRGIO_PRT_LUT_TR2_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_SEL1
CYREG_PRGIO_PRT0_LUT_SEL1 EQU 0x40050024
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_SEL2
CYREG_PRGIO_PRT0_LUT_SEL2 EQU 0x40050028
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_SEL3
CYREG_PRGIO_PRT0_LUT_SEL3 EQU 0x4005002c
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_SEL4
CYREG_PRGIO_PRT0_LUT_SEL4 EQU 0x40050030
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_SEL5
CYREG_PRGIO_PRT0_LUT_SEL5 EQU 0x40050034
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_SEL6
CYREG_PRGIO_PRT0_LUT_SEL6 EQU 0x40050038
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_SEL7
CYREG_PRGIO_PRT0_LUT_SEL7 EQU 0x4005003c
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_CTL0
CYREG_PRGIO_PRT0_LUT_CTL0 EQU 0x40050040
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_LUT__OFFSET
CYFLD_PRGIO_PRT_LUT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_LUT__SIZE
CYFLD_PRGIO_PRT_LUT__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_LUT_OPC__OFFSET
CYFLD_PRGIO_PRT_LUT_OPC__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_LUT_OPC__SIZE
CYFLD_PRGIO_PRT_LUT_OPC__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_CTL1
CYREG_PRGIO_PRT0_LUT_CTL1 EQU 0x40050044
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_CTL2
CYREG_PRGIO_PRT0_LUT_CTL2 EQU 0x40050048
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_CTL3
CYREG_PRGIO_PRT0_LUT_CTL3 EQU 0x4005004c
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_CTL4
CYREG_PRGIO_PRT0_LUT_CTL4 EQU 0x40050050
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_CTL5
CYREG_PRGIO_PRT0_LUT_CTL5 EQU 0x40050054
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_CTL6
CYREG_PRGIO_PRT0_LUT_CTL6 EQU 0x40050058
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_LUT_CTL7
CYREG_PRGIO_PRT0_LUT_CTL7 EQU 0x4005005c
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_DU_SEL
CYREG_PRGIO_PRT0_DU_SEL EQU 0x400500c0
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_TR0_SEL__OFFSET
CYFLD_PRGIO_PRT_DU_TR0_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_TR0_SEL__SIZE
CYFLD_PRGIO_PRT_DU_TR0_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_TR1_SEL__OFFSET
CYFLD_PRGIO_PRT_DU_TR1_SEL__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_TR1_SEL__SIZE
CYFLD_PRGIO_PRT_DU_TR1_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_TR2_SEL__OFFSET
CYFLD_PRGIO_PRT_DU_TR2_SEL__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_TR2_SEL__SIZE
CYFLD_PRGIO_PRT_DU_TR2_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_DATA0_SEL__OFFSET
CYFLD_PRGIO_PRT_DU_DATA0_SEL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_DATA0_SEL__SIZE
CYFLD_PRGIO_PRT_DU_DATA0_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_DATA1_SEL__OFFSET
CYFLD_PRGIO_PRT_DU_DATA1_SEL__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_DATA1_SEL__SIZE
CYFLD_PRGIO_PRT_DU_DATA1_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_DU_CTL
CYREG_PRGIO_PRT0_DU_CTL EQU 0x400500c4
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_SIZE__OFFSET
CYFLD_PRGIO_PRT_DU_SIZE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_SIZE__SIZE
CYFLD_PRGIO_PRT_DU_SIZE__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_OPC__OFFSET
CYFLD_PRGIO_PRT_DU_OPC__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DU_OPC__SIZE
CYFLD_PRGIO_PRT_DU_OPC__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_PRGIO_PRT0_DATA
CYREG_PRGIO_PRT0_DATA EQU 0x400500f0
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DATA__OFFSET
CYFLD_PRGIO_PRT_DATA__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PRGIO_PRT_DATA__SIZE
CYFLD_PRGIO_PRT_DATA__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYDEV_WCO_BASE
CYDEV_WCO_BASE EQU 0x40060000
    ENDIF
    IF :LNOT::DEF:CYDEV_WCO_SIZE
CYDEV_WCO_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_WCO_CONFIG
CYREG_WCO_CONFIG EQU 0x40060000
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_LPM_EN__OFFSET
CYFLD_WCO_LPM_EN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_LPM_EN__SIZE
CYFLD_WCO_LPM_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_LPM_AUTO__OFFSET
CYFLD_WCO_LPM_AUTO__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_LPM_AUTO__SIZE
CYFLD_WCO_LPM_AUTO__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_EXT_INPUT_EN__OFFSET
CYFLD_WCO_EXT_INPUT_EN__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_EXT_INPUT_EN__SIZE
CYFLD_WCO_EXT_INPUT_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_ENBUS__OFFSET
CYFLD_WCO_ENBUS__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_ENBUS__SIZE
CYFLD_WCO_ENBUS__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_DPLL_ENABLE__OFFSET
CYFLD_WCO_DPLL_ENABLE__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_DPLL_ENABLE__SIZE
CYFLD_WCO_DPLL_ENABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_IP_ENABLE__OFFSET
CYFLD_WCO_IP_ENABLE__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_IP_ENABLE__SIZE
CYFLD_WCO_IP_ENABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_WCO_STATUS
CYREG_WCO_STATUS EQU 0x40060004
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_OUT_BLNK_A__OFFSET
CYFLD_WCO_OUT_BLNK_A__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_OUT_BLNK_A__SIZE
CYFLD_WCO_OUT_BLNK_A__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_WCO_DPLL
CYREG_WCO_DPLL EQU 0x40060008
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_DPLL_MULT__OFFSET
CYFLD_WCO_DPLL_MULT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_DPLL_MULT__SIZE
CYFLD_WCO_DPLL_MULT__SIZE EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_DPLL_LF_IGAIN__OFFSET
CYFLD_WCO_DPLL_LF_IGAIN__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_DPLL_LF_IGAIN__SIZE
CYFLD_WCO_DPLL_LF_IGAIN__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_DPLL_LF_PGAIN__OFFSET
CYFLD_WCO_DPLL_LF_PGAIN__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_DPLL_LF_PGAIN__SIZE
CYFLD_WCO_DPLL_LF_PGAIN__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_DPLL_LF_LIMIT__OFFSET
CYFLD_WCO_DPLL_LF_LIMIT__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_DPLL_LF_LIMIT__SIZE
CYFLD_WCO_DPLL_LF_LIMIT__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_WCO_WDT_CTRLOW
CYREG_WCO_WDT_CTRLOW EQU 0x40060200
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CTR0__OFFSET
CYFLD_WCO_WDT_CTR0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CTR0__SIZE
CYFLD_WCO_WDT_CTR0__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CTR1__OFFSET
CYFLD_WCO_WDT_CTR1__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CTR1__SIZE
CYFLD_WCO_WDT_CTR1__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_WCO_WDT_CTRHIGH
CYREG_WCO_WDT_CTRHIGH EQU 0x40060204
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CTR2__OFFSET
CYFLD_WCO_WDT_CTR2__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CTR2__SIZE
CYFLD_WCO_WDT_CTR2__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_WCO_WDT_MATCH
CYREG_WCO_WDT_MATCH EQU 0x40060208
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_MATCH0__OFFSET
CYFLD_WCO_WDT_MATCH0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_MATCH0__SIZE
CYFLD_WCO_WDT_MATCH0__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_MATCH1__OFFSET
CYFLD_WCO_WDT_MATCH1__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_MATCH1__SIZE
CYFLD_WCO_WDT_MATCH1__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_WCO_WDT_CONFIG
CYREG_WCO_WDT_CONFIG EQU 0x4006020c
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_MODE0__OFFSET
CYFLD_WCO_WDT_MODE0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_MODE0__SIZE
CYFLD_WCO_WDT_MODE0__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_WCO_WDT_MODE0_NOTHING
CYVAL_WCO_WDT_MODE0_NOTHING EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_WCO_WDT_MODE0_INT
CYVAL_WCO_WDT_MODE0_INT EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_WCO_WDT_MODE0_RESET
CYVAL_WCO_WDT_MODE0_RESET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_WCO_WDT_MODE0_INT_THEN_RESET
CYVAL_WCO_WDT_MODE0_INT_THEN_RESET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CLEAR0__OFFSET
CYFLD_WCO_WDT_CLEAR0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CLEAR0__SIZE
CYFLD_WCO_WDT_CLEAR0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CASCADE0_1__OFFSET
CYFLD_WCO_WDT_CASCADE0_1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CASCADE0_1__SIZE
CYFLD_WCO_WDT_CASCADE0_1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_MODE1__OFFSET
CYFLD_WCO_WDT_MODE1__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_MODE1__SIZE
CYFLD_WCO_WDT_MODE1__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_WCO_WDT_MODE1_NOTHING
CYVAL_WCO_WDT_MODE1_NOTHING EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_WCO_WDT_MODE1_INT
CYVAL_WCO_WDT_MODE1_INT EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_WCO_WDT_MODE1_RESET
CYVAL_WCO_WDT_MODE1_RESET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_WCO_WDT_MODE1_INT_THEN_RESET
CYVAL_WCO_WDT_MODE1_INT_THEN_RESET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CLEAR1__OFFSET
CYFLD_WCO_WDT_CLEAR1__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CLEAR1__SIZE
CYFLD_WCO_WDT_CLEAR1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CASCADE1_2__OFFSET
CYFLD_WCO_WDT_CASCADE1_2__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_CASCADE1_2__SIZE
CYFLD_WCO_WDT_CASCADE1_2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_MODE2__OFFSET
CYFLD_WCO_WDT_MODE2__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_MODE2__SIZE
CYFLD_WCO_WDT_MODE2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_WCO_WDT_MODE2_NOTHING
CYVAL_WCO_WDT_MODE2_NOTHING EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_WCO_WDT_MODE2_INT
CYVAL_WCO_WDT_MODE2_INT EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_BITS2__OFFSET
CYFLD_WCO_WDT_BITS2__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_BITS2__SIZE
CYFLD_WCO_WDT_BITS2__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_LFCLK_SEL__OFFSET
CYFLD_WCO_LFCLK_SEL__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_LFCLK_SEL__SIZE
CYFLD_WCO_LFCLK_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_WCO_WDT_CONTROL
CYREG_WCO_WDT_CONTROL EQU 0x40060210
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLE0__OFFSET
CYFLD_WCO_WDT_ENABLE0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLE0__SIZE
CYFLD_WCO_WDT_ENABLE0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLED0__OFFSET
CYFLD_WCO_WDT_ENABLED0__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLED0__SIZE
CYFLD_WCO_WDT_ENABLED0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_INT0__OFFSET
CYFLD_WCO_WDT_INT0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_INT0__SIZE
CYFLD_WCO_WDT_INT0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_RESET0__OFFSET
CYFLD_WCO_WDT_RESET0__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_RESET0__SIZE
CYFLD_WCO_WDT_RESET0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLE1__OFFSET
CYFLD_WCO_WDT_ENABLE1__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLE1__SIZE
CYFLD_WCO_WDT_ENABLE1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLED1__OFFSET
CYFLD_WCO_WDT_ENABLED1__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLED1__SIZE
CYFLD_WCO_WDT_ENABLED1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_INT1__OFFSET
CYFLD_WCO_WDT_INT1__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_INT1__SIZE
CYFLD_WCO_WDT_INT1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_RESET1__OFFSET
CYFLD_WCO_WDT_RESET1__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_RESET1__SIZE
CYFLD_WCO_WDT_RESET1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLE2__OFFSET
CYFLD_WCO_WDT_ENABLE2__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLE2__SIZE
CYFLD_WCO_WDT_ENABLE2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLED2__OFFSET
CYFLD_WCO_WDT_ENABLED2__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_ENABLED2__SIZE
CYFLD_WCO_WDT_ENABLED2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_INT2__OFFSET
CYFLD_WCO_WDT_INT2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_INT2__SIZE
CYFLD_WCO_WDT_INT2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_RESET2__OFFSET
CYFLD_WCO_WDT_RESET2__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_WDT_RESET2__SIZE
CYFLD_WCO_WDT_RESET2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_WCO_WDT_CLKEN
CYREG_WCO_WDT_CLKEN EQU 0x40060214
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_CLK_WCO_EN_FOR_WDT__OFFSET
CYFLD_WCO_CLK_WCO_EN_FOR_WDT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_CLK_WCO_EN_FOR_WDT__SIZE
CYFLD_WCO_CLK_WCO_EN_FOR_WDT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_CLK_ILO_EN_FOR_WDT__OFFSET
CYFLD_WCO_CLK_ILO_EN_FOR_WDT__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_CLK_ILO_EN_FOR_WDT__SIZE
CYFLD_WCO_CLK_ILO_EN_FOR_WDT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_WCO_TRIM
CYREG_WCO_TRIM EQU 0x40060f00
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_XGM__OFFSET
CYFLD_WCO_XGM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_XGM__SIZE
CYFLD_WCO_XGM__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_LPM_GM__OFFSET
CYFLD_WCO_LPM_GM__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_WCO_LPM_GM__SIZE
CYFLD_WCO_LPM_GM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYDEV_SCB0_BASE
CYDEV_SCB0_BASE EQU 0x40070000
    ENDIF
    IF :LNOT::DEF:CYDEV_SCB0_SIZE
CYDEV_SCB0_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_CTRL
CYREG_SCB0_CTRL EQU 0x40070000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_OVS__OFFSET
CYFLD_SCB_OVS__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_OVS__SIZE
CYFLD_SCB_OVS__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EC_AM_MODE__OFFSET
CYFLD_SCB_EC_AM_MODE__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EC_AM_MODE__SIZE
CYFLD_SCB_EC_AM_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EC_OP_MODE__OFFSET
CYFLD_SCB_EC_OP_MODE__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EC_OP_MODE__SIZE
CYFLD_SCB_EC_OP_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EZ_MODE__OFFSET
CYFLD_SCB_EZ_MODE__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EZ_MODE__SIZE
CYFLD_SCB_EZ_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BYTE_MODE__OFFSET
CYFLD_SCB_BYTE_MODE__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BYTE_MODE__SIZE
CYFLD_SCB_BYTE_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_ADDR_ACCEPT__OFFSET
CYFLD_SCB_ADDR_ACCEPT__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_ADDR_ACCEPT__SIZE
CYFLD_SCB_ADDR_ACCEPT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BLOCK__OFFSET
CYFLD_SCB_BLOCK__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BLOCK__SIZE
CYFLD_SCB_BLOCK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MODE__OFFSET
CYFLD_SCB_MODE__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MODE__SIZE
CYFLD_SCB_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SCB_MODE_I2C
CYVAL_SCB_MODE_I2C EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SCB_MODE_SPI
CYVAL_SCB_MODE_SPI EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SCB_MODE_UART
CYVAL_SCB_MODE_UART EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_ENABLED__OFFSET
CYFLD_SCB_ENABLED__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_ENABLED__SIZE
CYFLD_SCB_ENABLED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_STATUS
CYREG_SCB0_STATUS EQU 0x40070004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EC_BUSY__OFFSET
CYFLD_SCB_EC_BUSY__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EC_BUSY__SIZE
CYFLD_SCB_EC_BUSY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_SPI_CTRL
CYREG_SCB0_SPI_CTRL EQU 0x40070020
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CONTINUOUS__OFFSET
CYFLD_SCB_CONTINUOUS__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CONTINUOUS__SIZE
CYFLD_SCB_CONTINUOUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SELECT_PRECEDE__OFFSET
CYFLD_SCB_SELECT_PRECEDE__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SELECT_PRECEDE__SIZE
CYFLD_SCB_SELECT_PRECEDE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CPHA__OFFSET
CYFLD_SCB_CPHA__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CPHA__SIZE
CYFLD_SCB_CPHA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CPOL__OFFSET
CYFLD_SCB_CPOL__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CPOL__SIZE
CYFLD_SCB_CPOL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET
CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_LATE_MISO_SAMPLE__SIZE
CYFLD_SCB_LATE_MISO_SAMPLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SCLK_CONTINUOUS__OFFSET
CYFLD_SCB_SCLK_CONTINUOUS__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SCLK_CONTINUOUS__SIZE
CYFLD_SCB_SCLK_CONTINUOUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SSEL_POLARITY0__OFFSET
CYFLD_SCB_SSEL_POLARITY0__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SSEL_POLARITY0__SIZE
CYFLD_SCB_SSEL_POLARITY0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SSEL_POLARITY1__OFFSET
CYFLD_SCB_SSEL_POLARITY1__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SSEL_POLARITY1__SIZE
CYFLD_SCB_SSEL_POLARITY1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SSEL_POLARITY2__OFFSET
CYFLD_SCB_SSEL_POLARITY2__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SSEL_POLARITY2__SIZE
CYFLD_SCB_SSEL_POLARITY2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SSEL_POLARITY3__OFFSET
CYFLD_SCB_SSEL_POLARITY3__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SSEL_POLARITY3__SIZE
CYFLD_SCB_SSEL_POLARITY3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_LOOPBACK__OFFSET
CYFLD_SCB_LOOPBACK__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_LOOPBACK__SIZE
CYFLD_SCB_LOOPBACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SLAVE_SELECT__OFFSET
CYFLD_SCB_SLAVE_SELECT__OFFSET EQU 0x0000001a
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SLAVE_SELECT__SIZE
CYFLD_SCB_SLAVE_SELECT__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MASTER_MODE__OFFSET
CYFLD_SCB_MASTER_MODE__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MASTER_MODE__SIZE
CYFLD_SCB_MASTER_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_SPI_STATUS
CYREG_SCB0_SPI_STATUS EQU 0x40070024
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BUS_BUSY__OFFSET
CYFLD_SCB_BUS_BUSY__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BUS_BUSY__SIZE
CYFLD_SCB_BUS_BUSY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_EC_BUSY__OFFSET
CYFLD_SCB_SPI_EC_BUSY__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_EC_BUSY__SIZE
CYFLD_SCB_SPI_EC_BUSY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CURR_EZ_ADDR__OFFSET
CYFLD_SCB_CURR_EZ_ADDR__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CURR_EZ_ADDR__SIZE
CYFLD_SCB_CURR_EZ_ADDR__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BASE_EZ_ADDR__OFFSET
CYFLD_SCB_BASE_EZ_ADDR__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BASE_EZ_ADDR__SIZE
CYFLD_SCB_BASE_EZ_ADDR__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_UART_CTRL
CYREG_SCB0_UART_CTRL EQU 0x40070040
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_UART_TX_CTRL
CYREG_SCB0_UART_TX_CTRL EQU 0x40070044
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_STOP_BITS__OFFSET
CYFLD_SCB_STOP_BITS__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_STOP_BITS__SIZE
CYFLD_SCB_STOP_BITS__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_PARITY__OFFSET
CYFLD_SCB_PARITY__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_PARITY__SIZE
CYFLD_SCB_PARITY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_PARITY_ENABLED__OFFSET
CYFLD_SCB_PARITY_ENABLED__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_PARITY_ENABLED__SIZE
CYFLD_SCB_PARITY_ENABLED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_RETRY_ON_NACK__OFFSET
CYFLD_SCB_RETRY_ON_NACK__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_RETRY_ON_NACK__SIZE
CYFLD_SCB_RETRY_ON_NACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_UART_RX_CTRL
CYREG_SCB0_UART_RX_CTRL EQU 0x40070048
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_POLARITY__OFFSET
CYFLD_SCB_POLARITY__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_POLARITY__SIZE
CYFLD_SCB_POLARITY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET
CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE
CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET
CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE
CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MP_MODE__OFFSET
CYFLD_SCB_MP_MODE__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MP_MODE__SIZE
CYFLD_SCB_MP_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_LIN_MODE__OFFSET
CYFLD_SCB_LIN_MODE__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_LIN_MODE__SIZE
CYFLD_SCB_LIN_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SKIP_START__OFFSET
CYFLD_SCB_SKIP_START__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SKIP_START__SIZE
CYFLD_SCB_SKIP_START__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BREAK_WIDTH__OFFSET
CYFLD_SCB_BREAK_WIDTH__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BREAK_WIDTH__SIZE
CYFLD_SCB_BREAK_WIDTH__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_UART_RX_STATUS
CYREG_SCB0_UART_RX_STATUS EQU 0x4007004c
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BR_COUNTER__OFFSET
CYFLD_SCB_BR_COUNTER__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BR_COUNTER__SIZE
CYFLD_SCB_BR_COUNTER__SIZE EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_UART_FLOW_CTRL
CYREG_SCB0_UART_FLOW_CTRL EQU 0x40070050
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_TRIGGER_LEVEL__OFFSET
CYFLD_SCB_TRIGGER_LEVEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_TRIGGER_LEVEL__SIZE
CYFLD_SCB_TRIGGER_LEVEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_RTS_POLARITY__OFFSET
CYFLD_SCB_RTS_POLARITY__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_RTS_POLARITY__SIZE
CYFLD_SCB_RTS_POLARITY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CTS_POLARITY__OFFSET
CYFLD_SCB_CTS_POLARITY__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CTS_POLARITY__SIZE
CYFLD_SCB_CTS_POLARITY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CTS_ENABLED__OFFSET
CYFLD_SCB_CTS_ENABLED__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CTS_ENABLED__SIZE
CYFLD_SCB_CTS_ENABLED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_I2C_CTRL
CYREG_SCB0_I2C_CTRL EQU 0x40070060
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_HIGH_PHASE_OVS__OFFSET
CYFLD_SCB_HIGH_PHASE_OVS__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_HIGH_PHASE_OVS__SIZE
CYFLD_SCB_HIGH_PHASE_OVS__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_LOW_PHASE_OVS__OFFSET
CYFLD_SCB_LOW_PHASE_OVS__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_LOW_PHASE_OVS__SIZE
CYFLD_SCB_LOW_PHASE_OVS__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_READY_DATA_ACK__OFFSET
CYFLD_SCB_M_READY_DATA_ACK__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_READY_DATA_ACK__SIZE
CYFLD_SCB_M_READY_DATA_ACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET
CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE
CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_GENERAL_IGNORE__OFFSET
CYFLD_SCB_S_GENERAL_IGNORE__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_GENERAL_IGNORE__SIZE
CYFLD_SCB_S_GENERAL_IGNORE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_READY_ADDR_ACK__OFFSET
CYFLD_SCB_S_READY_ADDR_ACK__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_READY_ADDR_ACK__SIZE
CYFLD_SCB_S_READY_ADDR_ACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_READY_DATA_ACK__OFFSET
CYFLD_SCB_S_READY_DATA_ACK__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_READY_DATA_ACK__SIZE
CYFLD_SCB_S_READY_DATA_ACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET
CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE
CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET
CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE
CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SLAVE_MODE__OFFSET
CYFLD_SCB_SLAVE_MODE__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SLAVE_MODE__SIZE
CYFLD_SCB_SLAVE_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_I2C_STATUS
CYREG_SCB0_I2C_STATUS EQU 0x40070064
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_EC_BUSY__OFFSET
CYFLD_SCB_I2C_EC_BUSY__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_EC_BUSY__SIZE
CYFLD_SCB_I2C_EC_BUSY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_READ__OFFSET
CYFLD_SCB_S_READ__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_READ__SIZE
CYFLD_SCB_S_READ__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_READ__OFFSET
CYFLD_SCB_M_READ__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_READ__SIZE
CYFLD_SCB_M_READ__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_I2C_M_CMD
CYREG_SCB0_I2C_M_CMD EQU 0x40070068
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_START__OFFSET
CYFLD_SCB_M_START__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_START__SIZE
CYFLD_SCB_M_START__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_START_ON_IDLE__OFFSET
CYFLD_SCB_M_START_ON_IDLE__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_START_ON_IDLE__SIZE
CYFLD_SCB_M_START_ON_IDLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_ACK__OFFSET
CYFLD_SCB_M_ACK__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_ACK__SIZE
CYFLD_SCB_M_ACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_NACK__OFFSET
CYFLD_SCB_M_NACK__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_NACK__SIZE
CYFLD_SCB_M_NACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_STOP__OFFSET
CYFLD_SCB_M_STOP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M_STOP__SIZE
CYFLD_SCB_M_STOP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_I2C_S_CMD
CYREG_SCB0_I2C_S_CMD EQU 0x4007006c
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_ACK__OFFSET
CYFLD_SCB_S_ACK__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_ACK__SIZE
CYFLD_SCB_S_ACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_NACK__OFFSET
CYFLD_SCB_S_NACK__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S_NACK__SIZE
CYFLD_SCB_S_NACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_I2C_CFG
CYREG_SCB0_I2C_CFG EQU 0x40070070
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET
CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE
CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET
CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_IN_FILT_SEL__SIZE
CYFLD_SCB_SDA_IN_FILT_SEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET
CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE
CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET
CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SCL_IN_FILT_SEL__SIZE
CYFLD_SCB_SCL_IN_FILT_SEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET
CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE
CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET
CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE
CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET
CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE
CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET
CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE
CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_TX_CTRL
CYREG_SCB0_TX_CTRL EQU 0x40070200
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_DATA_WIDTH__OFFSET
CYFLD_SCB_DATA_WIDTH__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_DATA_WIDTH__SIZE
CYFLD_SCB_DATA_WIDTH__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MSB_FIRST__OFFSET
CYFLD_SCB_MSB_FIRST__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MSB_FIRST__SIZE
CYFLD_SCB_MSB_FIRST__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_TX_FIFO_CTRL
CYREG_SCB0_TX_FIFO_CTRL EQU 0x40070204
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CLEAR__OFFSET
CYFLD_SCB_CLEAR__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_CLEAR__SIZE
CYFLD_SCB_CLEAR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_FREEZE__OFFSET
CYFLD_SCB_FREEZE__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_FREEZE__SIZE
CYFLD_SCB_FREEZE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_TX_FIFO_STATUS
CYREG_SCB0_TX_FIFO_STATUS EQU 0x40070208
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_USED__OFFSET
CYFLD_SCB_USED__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_USED__SIZE
CYFLD_SCB_USED__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SR_VALID__OFFSET
CYFLD_SCB_SR_VALID__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SR_VALID__SIZE
CYFLD_SCB_SR_VALID__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_RD_PTR__OFFSET
CYFLD_SCB_RD_PTR__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_RD_PTR__SIZE
CYFLD_SCB_RD_PTR__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_WR_PTR__OFFSET
CYFLD_SCB_WR_PTR__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_WR_PTR__SIZE
CYFLD_SCB_WR_PTR__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_TX_FIFO_WR
CYREG_SCB0_TX_FIFO_WR EQU 0x40070240
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_DATA__OFFSET
CYFLD_SCB_DATA__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_DATA__SIZE
CYFLD_SCB_DATA__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_RX_CTRL
CYREG_SCB0_RX_CTRL EQU 0x40070300
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MEDIAN__OFFSET
CYFLD_SCB_MEDIAN__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MEDIAN__SIZE
CYFLD_SCB_MEDIAN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_RX_FIFO_CTRL
CYREG_SCB0_RX_FIFO_CTRL EQU 0x40070304
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_RX_FIFO_STATUS
CYREG_SCB0_RX_FIFO_STATUS EQU 0x40070308
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_RX_MATCH
CYREG_SCB0_RX_MATCH EQU 0x40070310
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_ADDR__OFFSET
CYFLD_SCB_ADDR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_ADDR__SIZE
CYFLD_SCB_ADDR__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MASK__OFFSET
CYFLD_SCB_MASK__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_MASK__SIZE
CYFLD_SCB_MASK__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_RX_FIFO_RD
CYREG_SCB0_RX_FIFO_RD EQU 0x40070340
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_RX_FIFO_RD_SILENT
CYREG_SCB0_RX_FIFO_RD_SILENT EQU 0x40070344
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA0
CYREG_SCB0_EZ_DATA0 EQU 0x40070400
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EZ_DATA__OFFSET
CYFLD_SCB_EZ_DATA__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EZ_DATA__SIZE
CYFLD_SCB_EZ_DATA__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA1
CYREG_SCB0_EZ_DATA1 EQU 0x40070404
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA2
CYREG_SCB0_EZ_DATA2 EQU 0x40070408
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA3
CYREG_SCB0_EZ_DATA3 EQU 0x4007040c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA4
CYREG_SCB0_EZ_DATA4 EQU 0x40070410
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA5
CYREG_SCB0_EZ_DATA5 EQU 0x40070414
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA6
CYREG_SCB0_EZ_DATA6 EQU 0x40070418
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA7
CYREG_SCB0_EZ_DATA7 EQU 0x4007041c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA8
CYREG_SCB0_EZ_DATA8 EQU 0x40070420
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA9
CYREG_SCB0_EZ_DATA9 EQU 0x40070424
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA10
CYREG_SCB0_EZ_DATA10 EQU 0x40070428
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA11
CYREG_SCB0_EZ_DATA11 EQU 0x4007042c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA12
CYREG_SCB0_EZ_DATA12 EQU 0x40070430
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA13
CYREG_SCB0_EZ_DATA13 EQU 0x40070434
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA14
CYREG_SCB0_EZ_DATA14 EQU 0x40070438
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA15
CYREG_SCB0_EZ_DATA15 EQU 0x4007043c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA16
CYREG_SCB0_EZ_DATA16 EQU 0x40070440
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA17
CYREG_SCB0_EZ_DATA17 EQU 0x40070444
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA18
CYREG_SCB0_EZ_DATA18 EQU 0x40070448
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA19
CYREG_SCB0_EZ_DATA19 EQU 0x4007044c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA20
CYREG_SCB0_EZ_DATA20 EQU 0x40070450
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA21
CYREG_SCB0_EZ_DATA21 EQU 0x40070454
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA22
CYREG_SCB0_EZ_DATA22 EQU 0x40070458
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA23
CYREG_SCB0_EZ_DATA23 EQU 0x4007045c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA24
CYREG_SCB0_EZ_DATA24 EQU 0x40070460
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA25
CYREG_SCB0_EZ_DATA25 EQU 0x40070464
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA26
CYREG_SCB0_EZ_DATA26 EQU 0x40070468
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA27
CYREG_SCB0_EZ_DATA27 EQU 0x4007046c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA28
CYREG_SCB0_EZ_DATA28 EQU 0x40070470
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA29
CYREG_SCB0_EZ_DATA29 EQU 0x40070474
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA30
CYREG_SCB0_EZ_DATA30 EQU 0x40070478
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_EZ_DATA31
CYREG_SCB0_EZ_DATA31 EQU 0x4007047c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_CAUSE
CYREG_SCB0_INTR_CAUSE EQU 0x40070e00
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M__OFFSET
CYFLD_SCB_M__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_M__SIZE
CYFLD_SCB_M__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S__OFFSET
CYFLD_SCB_S__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_S__SIZE
CYFLD_SCB_S__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_TX__OFFSET
CYFLD_SCB_TX__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_TX__SIZE
CYFLD_SCB_TX__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_RX__OFFSET
CYFLD_SCB_RX__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_RX__SIZE
CYFLD_SCB_RX__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_EC__OFFSET
CYFLD_SCB_I2C_EC__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_EC__SIZE
CYFLD_SCB_I2C_EC__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_EC__OFFSET
CYFLD_SCB_SPI_EC__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_EC__SIZE
CYFLD_SCB_SPI_EC__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_I2C_EC
CYREG_SCB0_INTR_I2C_EC EQU 0x40070e80
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_WAKE_UP__OFFSET
CYFLD_SCB_WAKE_UP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_WAKE_UP__SIZE
CYFLD_SCB_WAKE_UP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EZ_STOP__OFFSET
CYFLD_SCB_EZ_STOP__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EZ_STOP__SIZE
CYFLD_SCB_EZ_STOP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EZ_WRITE_STOP__OFFSET
CYFLD_SCB_EZ_WRITE_STOP__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EZ_WRITE_STOP__SIZE
CYFLD_SCB_EZ_WRITE_STOP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EZ_READ_STOP__OFFSET
CYFLD_SCB_EZ_READ_STOP__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EZ_READ_STOP__SIZE
CYFLD_SCB_EZ_READ_STOP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_I2C_EC_MASK
CYREG_SCB0_INTR_I2C_EC_MASK EQU 0x40070e88
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_I2C_EC_MASKED
CYREG_SCB0_INTR_I2C_EC_MASKED EQU 0x40070e8c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_SPI_EC
CYREG_SCB0_INTR_SPI_EC EQU 0x40070ec0
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_SPI_EC_MASK
CYREG_SCB0_INTR_SPI_EC_MASK EQU 0x40070ec8
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_SPI_EC_MASKED
CYREG_SCB0_INTR_SPI_EC_MASKED EQU 0x40070ecc
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_M
CYREG_SCB0_INTR_M EQU 0x40070f00
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_ARB_LOST__OFFSET
CYFLD_SCB_I2C_ARB_LOST__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_ARB_LOST__SIZE
CYFLD_SCB_I2C_ARB_LOST__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_NACK__OFFSET
CYFLD_SCB_I2C_NACK__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_NACK__SIZE
CYFLD_SCB_I2C_NACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_ACK__OFFSET
CYFLD_SCB_I2C_ACK__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_ACK__SIZE
CYFLD_SCB_I2C_ACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_STOP__OFFSET
CYFLD_SCB_I2C_STOP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_STOP__SIZE
CYFLD_SCB_I2C_STOP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_BUS_ERROR__OFFSET
CYFLD_SCB_I2C_BUS_ERROR__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_BUS_ERROR__SIZE
CYFLD_SCB_I2C_BUS_ERROR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_DONE__OFFSET
CYFLD_SCB_SPI_DONE__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_DONE__SIZE
CYFLD_SCB_SPI_DONE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_M_SET
CYREG_SCB0_INTR_M_SET EQU 0x40070f04
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_M_MASK
CYREG_SCB0_INTR_M_MASK EQU 0x40070f08
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_M_MASKED
CYREG_SCB0_INTR_M_MASKED EQU 0x40070f0c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_S
CYREG_SCB0_INTR_S EQU 0x40070f40
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_WRITE_STOP__OFFSET
CYFLD_SCB_I2C_WRITE_STOP__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_WRITE_STOP__SIZE
CYFLD_SCB_I2C_WRITE_STOP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_START__OFFSET
CYFLD_SCB_I2C_START__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_START__SIZE
CYFLD_SCB_I2C_START__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_ADDR_MATCH__OFFSET
CYFLD_SCB_I2C_ADDR_MATCH__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_ADDR_MATCH__SIZE
CYFLD_SCB_I2C_ADDR_MATCH__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_GENERAL__OFFSET
CYFLD_SCB_I2C_GENERAL__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_I2C_GENERAL__SIZE
CYFLD_SCB_I2C_GENERAL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET
CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE
CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_EZ_STOP__OFFSET
CYFLD_SCB_SPI_EZ_STOP__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_EZ_STOP__SIZE
CYFLD_SCB_SPI_EZ_STOP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_BUS_ERROR__OFFSET
CYFLD_SCB_SPI_BUS_ERROR__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_SPI_BUS_ERROR__SIZE
CYFLD_SCB_SPI_BUS_ERROR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_S_SET
CYREG_SCB0_INTR_S_SET EQU 0x40070f44
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_S_MASK
CYREG_SCB0_INTR_S_MASK EQU 0x40070f48
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_S_MASKED
CYREG_SCB0_INTR_S_MASKED EQU 0x40070f4c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_TX
CYREG_SCB0_INTR_TX EQU 0x40070f80
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_TRIGGER__OFFSET
CYFLD_SCB_TRIGGER__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_TRIGGER__SIZE
CYFLD_SCB_TRIGGER__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_NOT_FULL__OFFSET
CYFLD_SCB_NOT_FULL__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_NOT_FULL__SIZE
CYFLD_SCB_NOT_FULL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EMPTY__OFFSET
CYFLD_SCB_EMPTY__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_EMPTY__SIZE
CYFLD_SCB_EMPTY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_OVERFLOW__OFFSET
CYFLD_SCB_OVERFLOW__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_OVERFLOW__SIZE
CYFLD_SCB_OVERFLOW__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_UNDERFLOW__OFFSET
CYFLD_SCB_UNDERFLOW__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_UNDERFLOW__SIZE
CYFLD_SCB_UNDERFLOW__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BLOCKED__OFFSET
CYFLD_SCB_BLOCKED__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BLOCKED__SIZE
CYFLD_SCB_BLOCKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_UART_NACK__OFFSET
CYFLD_SCB_UART_NACK__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_UART_NACK__SIZE
CYFLD_SCB_UART_NACK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_UART_DONE__OFFSET
CYFLD_SCB_UART_DONE__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_UART_DONE__SIZE
CYFLD_SCB_UART_DONE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_UART_ARB_LOST__OFFSET
CYFLD_SCB_UART_ARB_LOST__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_UART_ARB_LOST__SIZE
CYFLD_SCB_UART_ARB_LOST__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_TX_SET
CYREG_SCB0_INTR_TX_SET EQU 0x40070f84
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_TX_MASK
CYREG_SCB0_INTR_TX_MASK EQU 0x40070f88
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_TX_MASKED
CYREG_SCB0_INTR_TX_MASKED EQU 0x40070f8c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_RX
CYREG_SCB0_INTR_RX EQU 0x40070fc0
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_NOT_EMPTY__OFFSET
CYFLD_SCB_NOT_EMPTY__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_NOT_EMPTY__SIZE
CYFLD_SCB_NOT_EMPTY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_FULL__OFFSET
CYFLD_SCB_FULL__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_FULL__SIZE
CYFLD_SCB_FULL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_FRAME_ERROR__OFFSET
CYFLD_SCB_FRAME_ERROR__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_FRAME_ERROR__SIZE
CYFLD_SCB_FRAME_ERROR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_PARITY_ERROR__OFFSET
CYFLD_SCB_PARITY_ERROR__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_PARITY_ERROR__SIZE
CYFLD_SCB_PARITY_ERROR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BAUD_DETECT__OFFSET
CYFLD_SCB_BAUD_DETECT__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BAUD_DETECT__SIZE
CYFLD_SCB_BAUD_DETECT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BREAK_DETECT__OFFSET
CYFLD_SCB_BREAK_DETECT__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_SCB_BREAK_DETECT__SIZE
CYFLD_SCB_BREAK_DETECT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_RX_SET
CYREG_SCB0_INTR_RX_SET EQU 0x40070fc4
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_RX_MASK
CYREG_SCB0_INTR_RX_MASK EQU 0x40070fc8
    ENDIF
    IF :LNOT::DEF:CYREG_SCB0_INTR_RX_MASKED
CYREG_SCB0_INTR_RX_MASKED EQU 0x40070fcc
    ENDIF
    IF :LNOT::DEF:CYDEV_SCB1_BASE
CYDEV_SCB1_BASE EQU 0x40080000
    ENDIF
    IF :LNOT::DEF:CYDEV_SCB1_SIZE
CYDEV_SCB1_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_CTRL
CYREG_SCB1_CTRL EQU 0x40080000
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_STATUS
CYREG_SCB1_STATUS EQU 0x40080004
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_SPI_CTRL
CYREG_SCB1_SPI_CTRL EQU 0x40080020
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_SPI_STATUS
CYREG_SCB1_SPI_STATUS EQU 0x40080024
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_UART_CTRL
CYREG_SCB1_UART_CTRL EQU 0x40080040
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_UART_TX_CTRL
CYREG_SCB1_UART_TX_CTRL EQU 0x40080044
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_UART_RX_CTRL
CYREG_SCB1_UART_RX_CTRL EQU 0x40080048
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_UART_RX_STATUS
CYREG_SCB1_UART_RX_STATUS EQU 0x4008004c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_UART_FLOW_CTRL
CYREG_SCB1_UART_FLOW_CTRL EQU 0x40080050
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_I2C_CTRL
CYREG_SCB1_I2C_CTRL EQU 0x40080060
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_I2C_STATUS
CYREG_SCB1_I2C_STATUS EQU 0x40080064
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_I2C_M_CMD
CYREG_SCB1_I2C_M_CMD EQU 0x40080068
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_I2C_S_CMD
CYREG_SCB1_I2C_S_CMD EQU 0x4008006c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_I2C_CFG
CYREG_SCB1_I2C_CFG EQU 0x40080070
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_TX_CTRL
CYREG_SCB1_TX_CTRL EQU 0x40080200
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_TX_FIFO_CTRL
CYREG_SCB1_TX_FIFO_CTRL EQU 0x40080204
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_TX_FIFO_STATUS
CYREG_SCB1_TX_FIFO_STATUS EQU 0x40080208
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_TX_FIFO_WR
CYREG_SCB1_TX_FIFO_WR EQU 0x40080240
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_RX_CTRL
CYREG_SCB1_RX_CTRL EQU 0x40080300
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_RX_FIFO_CTRL
CYREG_SCB1_RX_FIFO_CTRL EQU 0x40080304
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_RX_FIFO_STATUS
CYREG_SCB1_RX_FIFO_STATUS EQU 0x40080308
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_RX_MATCH
CYREG_SCB1_RX_MATCH EQU 0x40080310
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_RX_FIFO_RD
CYREG_SCB1_RX_FIFO_RD EQU 0x40080340
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_RX_FIFO_RD_SILENT
CYREG_SCB1_RX_FIFO_RD_SILENT EQU 0x40080344
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA0
CYREG_SCB1_EZ_DATA0 EQU 0x40080400
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA1
CYREG_SCB1_EZ_DATA1 EQU 0x40080404
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA2
CYREG_SCB1_EZ_DATA2 EQU 0x40080408
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA3
CYREG_SCB1_EZ_DATA3 EQU 0x4008040c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA4
CYREG_SCB1_EZ_DATA4 EQU 0x40080410
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA5
CYREG_SCB1_EZ_DATA5 EQU 0x40080414
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA6
CYREG_SCB1_EZ_DATA6 EQU 0x40080418
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA7
CYREG_SCB1_EZ_DATA7 EQU 0x4008041c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA8
CYREG_SCB1_EZ_DATA8 EQU 0x40080420
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA9
CYREG_SCB1_EZ_DATA9 EQU 0x40080424
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA10
CYREG_SCB1_EZ_DATA10 EQU 0x40080428
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA11
CYREG_SCB1_EZ_DATA11 EQU 0x4008042c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA12
CYREG_SCB1_EZ_DATA12 EQU 0x40080430
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA13
CYREG_SCB1_EZ_DATA13 EQU 0x40080434
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA14
CYREG_SCB1_EZ_DATA14 EQU 0x40080438
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA15
CYREG_SCB1_EZ_DATA15 EQU 0x4008043c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA16
CYREG_SCB1_EZ_DATA16 EQU 0x40080440
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA17
CYREG_SCB1_EZ_DATA17 EQU 0x40080444
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA18
CYREG_SCB1_EZ_DATA18 EQU 0x40080448
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA19
CYREG_SCB1_EZ_DATA19 EQU 0x4008044c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA20
CYREG_SCB1_EZ_DATA20 EQU 0x40080450
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA21
CYREG_SCB1_EZ_DATA21 EQU 0x40080454
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA22
CYREG_SCB1_EZ_DATA22 EQU 0x40080458
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA23
CYREG_SCB1_EZ_DATA23 EQU 0x4008045c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA24
CYREG_SCB1_EZ_DATA24 EQU 0x40080460
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA25
CYREG_SCB1_EZ_DATA25 EQU 0x40080464
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA26
CYREG_SCB1_EZ_DATA26 EQU 0x40080468
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA27
CYREG_SCB1_EZ_DATA27 EQU 0x4008046c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA28
CYREG_SCB1_EZ_DATA28 EQU 0x40080470
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA29
CYREG_SCB1_EZ_DATA29 EQU 0x40080474
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA30
CYREG_SCB1_EZ_DATA30 EQU 0x40080478
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_EZ_DATA31
CYREG_SCB1_EZ_DATA31 EQU 0x4008047c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_CAUSE
CYREG_SCB1_INTR_CAUSE EQU 0x40080e00
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_I2C_EC
CYREG_SCB1_INTR_I2C_EC EQU 0x40080e80
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_I2C_EC_MASK
CYREG_SCB1_INTR_I2C_EC_MASK EQU 0x40080e88
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_I2C_EC_MASKED
CYREG_SCB1_INTR_I2C_EC_MASKED EQU 0x40080e8c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_SPI_EC
CYREG_SCB1_INTR_SPI_EC EQU 0x40080ec0
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_SPI_EC_MASK
CYREG_SCB1_INTR_SPI_EC_MASK EQU 0x40080ec8
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_SPI_EC_MASKED
CYREG_SCB1_INTR_SPI_EC_MASKED EQU 0x40080ecc
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_M
CYREG_SCB1_INTR_M EQU 0x40080f00
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_M_SET
CYREG_SCB1_INTR_M_SET EQU 0x40080f04
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_M_MASK
CYREG_SCB1_INTR_M_MASK EQU 0x40080f08
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_M_MASKED
CYREG_SCB1_INTR_M_MASKED EQU 0x40080f0c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_S
CYREG_SCB1_INTR_S EQU 0x40080f40
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_S_SET
CYREG_SCB1_INTR_S_SET EQU 0x40080f44
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_S_MASK
CYREG_SCB1_INTR_S_MASK EQU 0x40080f48
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_S_MASKED
CYREG_SCB1_INTR_S_MASKED EQU 0x40080f4c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_TX
CYREG_SCB1_INTR_TX EQU 0x40080f80
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_TX_SET
CYREG_SCB1_INTR_TX_SET EQU 0x40080f84
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_TX_MASK
CYREG_SCB1_INTR_TX_MASK EQU 0x40080f88
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_TX_MASKED
CYREG_SCB1_INTR_TX_MASKED EQU 0x40080f8c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_RX
CYREG_SCB1_INTR_RX EQU 0x40080fc0
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_RX_SET
CYREG_SCB1_INTR_RX_SET EQU 0x40080fc4
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_RX_MASK
CYREG_SCB1_INTR_RX_MASK EQU 0x40080fc8
    ENDIF
    IF :LNOT::DEF:CYREG_SCB1_INTR_RX_MASKED
CYREG_SCB1_INTR_RX_MASKED EQU 0x40080fcc
    ENDIF
    IF :LNOT::DEF:CYDEV_SCB2_BASE
CYDEV_SCB2_BASE EQU 0x40090000
    ENDIF
    IF :LNOT::DEF:CYDEV_SCB2_SIZE
CYDEV_SCB2_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_CTRL
CYREG_SCB2_CTRL EQU 0x40090000
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_STATUS
CYREG_SCB2_STATUS EQU 0x40090004
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_SPI_CTRL
CYREG_SCB2_SPI_CTRL EQU 0x40090020
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_SPI_STATUS
CYREG_SCB2_SPI_STATUS EQU 0x40090024
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_UART_CTRL
CYREG_SCB2_UART_CTRL EQU 0x40090040
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_UART_TX_CTRL
CYREG_SCB2_UART_TX_CTRL EQU 0x40090044
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_UART_RX_CTRL
CYREG_SCB2_UART_RX_CTRL EQU 0x40090048
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_UART_RX_STATUS
CYREG_SCB2_UART_RX_STATUS EQU 0x4009004c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_UART_FLOW_CTRL
CYREG_SCB2_UART_FLOW_CTRL EQU 0x40090050
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_I2C_CTRL
CYREG_SCB2_I2C_CTRL EQU 0x40090060
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_I2C_STATUS
CYREG_SCB2_I2C_STATUS EQU 0x40090064
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_I2C_M_CMD
CYREG_SCB2_I2C_M_CMD EQU 0x40090068
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_I2C_S_CMD
CYREG_SCB2_I2C_S_CMD EQU 0x4009006c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_I2C_CFG
CYREG_SCB2_I2C_CFG EQU 0x40090070
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_TX_CTRL
CYREG_SCB2_TX_CTRL EQU 0x40090200
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_TX_FIFO_CTRL
CYREG_SCB2_TX_FIFO_CTRL EQU 0x40090204
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_TX_FIFO_STATUS
CYREG_SCB2_TX_FIFO_STATUS EQU 0x40090208
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_TX_FIFO_WR
CYREG_SCB2_TX_FIFO_WR EQU 0x40090240
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_RX_CTRL
CYREG_SCB2_RX_CTRL EQU 0x40090300
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_RX_FIFO_CTRL
CYREG_SCB2_RX_FIFO_CTRL EQU 0x40090304
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_RX_FIFO_STATUS
CYREG_SCB2_RX_FIFO_STATUS EQU 0x40090308
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_RX_MATCH
CYREG_SCB2_RX_MATCH EQU 0x40090310
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_RX_FIFO_RD
CYREG_SCB2_RX_FIFO_RD EQU 0x40090340
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_RX_FIFO_RD_SILENT
CYREG_SCB2_RX_FIFO_RD_SILENT EQU 0x40090344
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA0
CYREG_SCB2_EZ_DATA0 EQU 0x40090400
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA1
CYREG_SCB2_EZ_DATA1 EQU 0x40090404
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA2
CYREG_SCB2_EZ_DATA2 EQU 0x40090408
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA3
CYREG_SCB2_EZ_DATA3 EQU 0x4009040c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA4
CYREG_SCB2_EZ_DATA4 EQU 0x40090410
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA5
CYREG_SCB2_EZ_DATA5 EQU 0x40090414
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA6
CYREG_SCB2_EZ_DATA6 EQU 0x40090418
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA7
CYREG_SCB2_EZ_DATA7 EQU 0x4009041c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA8
CYREG_SCB2_EZ_DATA8 EQU 0x40090420
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA9
CYREG_SCB2_EZ_DATA9 EQU 0x40090424
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA10
CYREG_SCB2_EZ_DATA10 EQU 0x40090428
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA11
CYREG_SCB2_EZ_DATA11 EQU 0x4009042c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA12
CYREG_SCB2_EZ_DATA12 EQU 0x40090430
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA13
CYREG_SCB2_EZ_DATA13 EQU 0x40090434
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA14
CYREG_SCB2_EZ_DATA14 EQU 0x40090438
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA15
CYREG_SCB2_EZ_DATA15 EQU 0x4009043c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA16
CYREG_SCB2_EZ_DATA16 EQU 0x40090440
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA17
CYREG_SCB2_EZ_DATA17 EQU 0x40090444
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA18
CYREG_SCB2_EZ_DATA18 EQU 0x40090448
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA19
CYREG_SCB2_EZ_DATA19 EQU 0x4009044c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA20
CYREG_SCB2_EZ_DATA20 EQU 0x40090450
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA21
CYREG_SCB2_EZ_DATA21 EQU 0x40090454
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA22
CYREG_SCB2_EZ_DATA22 EQU 0x40090458
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA23
CYREG_SCB2_EZ_DATA23 EQU 0x4009045c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA24
CYREG_SCB2_EZ_DATA24 EQU 0x40090460
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA25
CYREG_SCB2_EZ_DATA25 EQU 0x40090464
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA26
CYREG_SCB2_EZ_DATA26 EQU 0x40090468
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA27
CYREG_SCB2_EZ_DATA27 EQU 0x4009046c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA28
CYREG_SCB2_EZ_DATA28 EQU 0x40090470
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA29
CYREG_SCB2_EZ_DATA29 EQU 0x40090474
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA30
CYREG_SCB2_EZ_DATA30 EQU 0x40090478
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_EZ_DATA31
CYREG_SCB2_EZ_DATA31 EQU 0x4009047c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_CAUSE
CYREG_SCB2_INTR_CAUSE EQU 0x40090e00
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_I2C_EC
CYREG_SCB2_INTR_I2C_EC EQU 0x40090e80
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_I2C_EC_MASK
CYREG_SCB2_INTR_I2C_EC_MASK EQU 0x40090e88
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_I2C_EC_MASKED
CYREG_SCB2_INTR_I2C_EC_MASKED EQU 0x40090e8c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_SPI_EC
CYREG_SCB2_INTR_SPI_EC EQU 0x40090ec0
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_SPI_EC_MASK
CYREG_SCB2_INTR_SPI_EC_MASK EQU 0x40090ec8
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_SPI_EC_MASKED
CYREG_SCB2_INTR_SPI_EC_MASKED EQU 0x40090ecc
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_M
CYREG_SCB2_INTR_M EQU 0x40090f00
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_M_SET
CYREG_SCB2_INTR_M_SET EQU 0x40090f04
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_M_MASK
CYREG_SCB2_INTR_M_MASK EQU 0x40090f08
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_M_MASKED
CYREG_SCB2_INTR_M_MASKED EQU 0x40090f0c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_S
CYREG_SCB2_INTR_S EQU 0x40090f40
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_S_SET
CYREG_SCB2_INTR_S_SET EQU 0x40090f44
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_S_MASK
CYREG_SCB2_INTR_S_MASK EQU 0x40090f48
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_S_MASKED
CYREG_SCB2_INTR_S_MASKED EQU 0x40090f4c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_TX
CYREG_SCB2_INTR_TX EQU 0x40090f80
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_TX_SET
CYREG_SCB2_INTR_TX_SET EQU 0x40090f84
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_TX_MASK
CYREG_SCB2_INTR_TX_MASK EQU 0x40090f88
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_TX_MASKED
CYREG_SCB2_INTR_TX_MASKED EQU 0x40090f8c
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_RX
CYREG_SCB2_INTR_RX EQU 0x40090fc0
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_RX_SET
CYREG_SCB2_INTR_RX_SET EQU 0x40090fc4
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_RX_MASK
CYREG_SCB2_INTR_RX_MASK EQU 0x40090fc8
    ENDIF
    IF :LNOT::DEF:CYREG_SCB2_INTR_RX_MASKED
CYREG_SCB2_INTR_RX_MASKED EQU 0x40090fcc
    ENDIF
    IF :LNOT::DEF:CYDEV_LCD_BASE
CYDEV_LCD_BASE EQU 0x400b0000
    ENDIF
    IF :LNOT::DEF:CYDEV_LCD_SIZE
CYDEV_LCD_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_ID
CYREG_LCD_ID EQU 0x400b0000
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_ID__OFFSET
CYFLD_LCD_ID__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_ID__SIZE
CYFLD_LCD_ID__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_REVISION__OFFSET
CYFLD_LCD_REVISION__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_REVISION__SIZE
CYFLD_LCD_REVISION__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_DIVIDER
CYREG_LCD_DIVIDER EQU 0x400b0004
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_SUBFR_DIV__OFFSET
CYFLD_LCD_SUBFR_DIV__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_SUBFR_DIV__SIZE
CYFLD_LCD_SUBFR_DIV__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_DEAD_DIV__OFFSET
CYFLD_LCD_DEAD_DIV__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_DEAD_DIV__SIZE
CYFLD_LCD_DEAD_DIV__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_CONTROL
CYREG_LCD_CONTROL EQU 0x400b0008
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_LS_EN__OFFSET
CYFLD_LCD_LS_EN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_LS_EN__SIZE
CYFLD_LCD_LS_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_HS_EN__OFFSET
CYFLD_LCD_HS_EN__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_HS_EN__SIZE
CYFLD_LCD_HS_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_LCD_MODE__OFFSET
CYFLD_LCD_LCD_MODE__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_LCD_MODE__SIZE
CYFLD_LCD_LCD_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_LCD_LCD_MODE_LS
CYVAL_LCD_LCD_MODE_LS EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_LCD_LCD_MODE_HS
CYVAL_LCD_LCD_MODE_HS EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_TYPE__OFFSET
CYFLD_LCD_TYPE__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_TYPE__SIZE
CYFLD_LCD_TYPE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_LCD_TYPE_TYPE_A
CYVAL_LCD_TYPE_TYPE_A EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_LCD_TYPE_TYPE_B
CYVAL_LCD_TYPE_TYPE_B EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_OP_MODE__OFFSET
CYFLD_LCD_OP_MODE__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_OP_MODE__SIZE
CYFLD_LCD_OP_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_LCD_OP_MODE_PWM
CYVAL_LCD_OP_MODE_PWM EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_LCD_OP_MODE_CORRELATION
CYVAL_LCD_OP_MODE_CORRELATION EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_BIAS__OFFSET
CYFLD_LCD_BIAS__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_BIAS__SIZE
CYFLD_LCD_BIAS__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_LCD_BIAS_HALF
CYVAL_LCD_BIAS_HALF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_LCD_BIAS_THIRD
CYVAL_LCD_BIAS_THIRD EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_LCD_BIAS_FOURTH
CYVAL_LCD_BIAS_FOURTH EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_LCD_BIAS_FIFTH
CYVAL_LCD_BIAS_FIFTH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_COM_NUM__OFFSET
CYFLD_LCD_COM_NUM__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_COM_NUM__SIZE
CYFLD_LCD_COM_NUM__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_LS_EN_STAT__OFFSET
CYFLD_LCD_LS_EN_STAT__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_LS_EN_STAT__SIZE
CYFLD_LCD_LS_EN_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_DATA00
CYREG_LCD_DATA00 EQU 0x400b0100
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_DATA__OFFSET
CYFLD_LCD_DATA__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LCD_DATA__SIZE
CYFLD_LCD_DATA__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_DATA01
CYREG_LCD_DATA01 EQU 0x400b0104
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_DATA02
CYREG_LCD_DATA02 EQU 0x400b0108
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_DATA03
CYREG_LCD_DATA03 EQU 0x400b010c
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_DATA04
CYREG_LCD_DATA04 EQU 0x400b0110
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_DATA10
CYREG_LCD_DATA10 EQU 0x400b0200
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_DATA11
CYREG_LCD_DATA11 EQU 0x400b0204
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_DATA12
CYREG_LCD_DATA12 EQU 0x400b0208
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_DATA13
CYREG_LCD_DATA13 EQU 0x400b020c
    ENDIF
    IF :LNOT::DEF:CYREG_LCD_DATA14
CYREG_LCD_DATA14 EQU 0x400b0210
    ENDIF
    IF :LNOT::DEF:CYDEV_CSD_BASE
CYDEV_CSD_BASE EQU 0x400c0000
    ENDIF
    IF :LNOT::DEF:CYDEV_CSD_SIZE
CYDEV_CSD_SIZE EQU 0x00001000
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_CONFIG
CYREG_CSD_CONFIG EQU 0x400c0000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_FILTER_DELAY__OFFSET
CYFLD_CSD_FILTER_DELAY__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_FILTER_DELAY__SIZE
CYFLD_CSD_FILTER_DELAY__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SHIELD_DELAY__OFFSET
CYFLD_CSD_SHIELD_DELAY__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SHIELD_DELAY__SIZE
CYFLD_CSD_SHIELD_DELAY__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_SHIELD_DELAY_OFF
CYVAL_CSD_SHIELD_DELAY_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_SHIELD_DELAY_D5NS
CYVAL_CSD_SHIELD_DELAY_D5NS EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_SHIELD_DELAY_D10NS
CYVAL_CSD_SHIELD_DELAY_D10NS EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_SHIELD_DELAY_D20NS
CYVAL_CSD_SHIELD_DELAY_D20NS EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SENSE_EN__OFFSET
CYFLD_CSD_SENSE_EN__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SENSE_EN__SIZE
CYFLD_CSD_SENSE_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CHARGE_MODE__OFFSET
CYFLD_CSD_CHARGE_MODE__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CHARGE_MODE__SIZE
CYFLD_CSD_CHARGE_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CHARGE_MODE_CHARGE_OFF
CYVAL_CSD_CHARGE_MODE_CHARGE_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CHARGE_MODE_CHARGE_IO
CYVAL_CSD_CHARGE_MODE_CHARGE_IO EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_MUTUAL_CAP__OFFSET
CYFLD_CSD_MUTUAL_CAP__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_MUTUAL_CAP__SIZE
CYFLD_CSD_MUTUAL_CAP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_MUTUAL_CAP_SELFCAP
CYVAL_CSD_MUTUAL_CAP_SELFCAP EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_MUTUAL_CAP_MUTUALCAP
CYVAL_CSD_MUTUAL_CAP_MUTUALCAP EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CSX_DUAL_CNT__OFFSET
CYFLD_CSD_CSX_DUAL_CNT__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CSX_DUAL_CNT__SIZE
CYFLD_CSD_CSX_DUAL_CNT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CSX_DUAL_CNT_ONE
CYVAL_CSD_CSX_DUAL_CNT_ONE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CSX_DUAL_CNT_TWO
CYVAL_CSD_CSX_DUAL_CNT_TWO EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_COUNT_SEL__OFFSET
CYFLD_CSD_DSI_COUNT_SEL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_COUNT_SEL__SIZE
CYFLD_CSD_DSI_COUNT_SEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_DSI_COUNT_SEL_CSD_RESULT
CYVAL_CSD_DSI_COUNT_SEL_CSD_RESULT EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_DSI_COUNT_SEL_ADC_RESULT
CYVAL_CSD_DSI_COUNT_SEL_ADC_RESULT EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_SAMPLE_EN__OFFSET
CYFLD_CSD_DSI_SAMPLE_EN__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_SAMPLE_EN__SIZE
CYFLD_CSD_DSI_SAMPLE_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SAMPLE_SYNC__OFFSET
CYFLD_CSD_SAMPLE_SYNC__OFFSET EQU 0x0000001a
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SAMPLE_SYNC__SIZE
CYFLD_CSD_SAMPLE_SYNC__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_SENSE_EN__OFFSET
CYFLD_CSD_DSI_SENSE_EN__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_SENSE_EN__SIZE
CYFLD_CSD_DSI_SENSE_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LP_MODE__OFFSET
CYFLD_CSD_LP_MODE__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LP_MODE__SIZE
CYFLD_CSD_LP_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ENABLE__OFFSET
CYFLD_CSD_ENABLE__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ENABLE__SIZE
CYFLD_CSD_ENABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SPARE
CYREG_CSD_SPARE EQU 0x400c0004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SPARE__OFFSET
CYFLD_CSD_SPARE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SPARE__SIZE
CYFLD_CSD_SPARE__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_STATUS
CYREG_CSD_STATUS EQU 0x400c0080
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CSD_CHARGE__OFFSET
CYFLD_CSD_CSD_CHARGE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CSD_CHARGE__SIZE
CYFLD_CSD_CSD_CHARGE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CSD_SENSE__OFFSET
CYFLD_CSD_CSD_SENSE__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CSD_SENSE__SIZE
CYFLD_CSD_CSD_SENSE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_HSCMP_OUT__OFFSET
CYFLD_CSD_HSCMP_OUT__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_HSCMP_OUT__SIZE
CYFLD_CSD_HSCMP_OUT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_HSCMP_OUT_C_LT_VREF
CYVAL_CSD_HSCMP_OUT_C_LT_VREF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_HSCMP_OUT_C_GT_VREF
CYVAL_CSD_HSCMP_OUT_C_GT_VREF EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CSDCMP_OUT__OFFSET
CYFLD_CSD_CSDCMP_OUT__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CSDCMP_OUT__SIZE
CYFLD_CSD_CSDCMP_OUT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_STAT_SEQ
CYREG_CSD_STAT_SEQ EQU 0x400c0084
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SEQ_STATE__OFFSET
CYFLD_CSD_SEQ_STATE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SEQ_STATE__SIZE
CYFLD_CSD_SEQ_STATE__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_STATE__OFFSET
CYFLD_CSD_ADC_STATE__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_STATE__SIZE
CYFLD_CSD_ADC_STATE__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_STAT_CNTS
CYREG_CSD_STAT_CNTS EQU 0x400c0088
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_NUM_CONV__OFFSET
CYFLD_CSD_NUM_CONV__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_NUM_CONV__SIZE
CYFLD_CSD_NUM_CONV__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_RESULT_VAL1
CYREG_CSD_RESULT_VAL1 EQU 0x400c00d0
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VALUE__OFFSET
CYFLD_CSD_VALUE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VALUE__SIZE
CYFLD_CSD_VALUE__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_BAD_CONVS__OFFSET
CYFLD_CSD_BAD_CONVS__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_BAD_CONVS__SIZE
CYFLD_CSD_BAD_CONVS__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_RESULT_VAL2
CYREG_CSD_RESULT_VAL2 EQU 0x400c00d4
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_ADC_RES
CYREG_CSD_ADC_RES EQU 0x400c00e0
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VIN_CNT__OFFSET
CYFLD_CSD_VIN_CNT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VIN_CNT__SIZE
CYFLD_CSD_VIN_CNT__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_HSCMP_POL__OFFSET
CYFLD_CSD_HSCMP_POL__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_HSCMP_POL__SIZE
CYFLD_CSD_HSCMP_POL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_OVERFLOW__OFFSET
CYFLD_CSD_ADC_OVERFLOW__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_OVERFLOW__SIZE
CYFLD_CSD_ADC_OVERFLOW__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_ABORT__OFFSET
CYFLD_CSD_ADC_ABORT__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_ABORT__SIZE
CYFLD_CSD_ADC_ABORT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_INTR
CYREG_CSD_INTR EQU 0x400c00f0
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SAMPLE__OFFSET
CYFLD_CSD_SAMPLE__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SAMPLE__SIZE
CYFLD_CSD_SAMPLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_INIT__OFFSET
CYFLD_CSD_INIT__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_INIT__SIZE
CYFLD_CSD_INIT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_RES__OFFSET
CYFLD_CSD_ADC_RES__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_RES__SIZE
CYFLD_CSD_ADC_RES__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_INTR_SET
CYREG_CSD_INTR_SET EQU 0x400c00f4
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_INTR_MASK
CYREG_CSD_INTR_MASK EQU 0x400c00f8
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_INTR_MASKED
CYREG_CSD_INTR_MASKED EQU 0x400c00fc
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_HSCMP
CYREG_CSD_HSCMP EQU 0x400c0180
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_HSCMP_EN__OFFSET
CYFLD_CSD_HSCMP_EN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_HSCMP_EN__SIZE
CYFLD_CSD_HSCMP_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_HSCMP_EN_OFF
CYVAL_CSD_HSCMP_EN_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_HSCMP_EN_ON
CYVAL_CSD_HSCMP_EN_ON EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_HSCMP_INVERT__OFFSET
CYFLD_CSD_HSCMP_INVERT__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_HSCMP_INVERT__SIZE
CYFLD_CSD_HSCMP_INVERT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_AZ_EN__OFFSET
CYFLD_CSD_AZ_EN__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_AZ_EN__SIZE
CYFLD_CSD_AZ_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_AMBUF
CYREG_CSD_AMBUF EQU 0x400c0184
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_PWR_MODE__OFFSET
CYFLD_CSD_PWR_MODE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_PWR_MODE__SIZE
CYFLD_CSD_PWR_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_PWR_MODE_OFF
CYVAL_CSD_PWR_MODE_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_PWR_MODE_NORM
CYVAL_CSD_PWR_MODE_NORM EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_PWR_MODE_HI
CYVAL_CSD_PWR_MODE_HI EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_REFGEN
CYREG_CSD_REFGEN EQU 0x400c0188
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_REFGEN_EN__OFFSET
CYFLD_CSD_REFGEN_EN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_REFGEN_EN__SIZE
CYFLD_CSD_REFGEN_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_REFGEN_EN_OFF
CYVAL_CSD_REFGEN_EN_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_REFGEN_EN_ON
CYVAL_CSD_REFGEN_EN_ON EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_BYPASS__OFFSET
CYFLD_CSD_BYPASS__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_BYPASS__SIZE
CYFLD_CSD_BYPASS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VDDA_EN__OFFSET
CYFLD_CSD_VDDA_EN__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VDDA_EN__SIZE
CYFLD_CSD_VDDA_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_EN__OFFSET
CYFLD_CSD_RES_EN__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_EN__SIZE
CYFLD_CSD_RES_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_GAIN__OFFSET
CYFLD_CSD_GAIN__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_GAIN__SIZE
CYFLD_CSD_GAIN__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VREFLO_SEL__OFFSET
CYFLD_CSD_VREFLO_SEL__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VREFLO_SEL__SIZE
CYFLD_CSD_VREFLO_SEL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VREFLO_INT__OFFSET
CYFLD_CSD_VREFLO_INT__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VREFLO_INT__SIZE
CYFLD_CSD_VREFLO_INT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_CSDCMP
CYREG_CSD_CSDCMP EQU 0x400c018c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CSDCMP_EN__OFFSET
CYFLD_CSD_CSDCMP_EN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CSDCMP_EN__SIZE
CYFLD_CSD_CSDCMP_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CSDCMP_EN_OFF
CYVAL_CSD_CSDCMP_EN_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CSDCMP_EN_ON
CYVAL_CSD_CSDCMP_EN_ON EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_POLARITY_SEL__OFFSET
CYFLD_CSD_POLARITY_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_POLARITY_SEL__SIZE
CYFLD_CSD_POLARITY_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_POLARITY_SEL_IDACA_POL
CYVAL_CSD_POLARITY_SEL_IDACA_POL EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_POLARITY_SEL_IDACB_POL
CYVAL_CSD_POLARITY_SEL_IDACB_POL EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_POLARITY_SEL_DUAL_POL
CYVAL_CSD_POLARITY_SEL_DUAL_POL EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CMP_PHASE__OFFSET
CYFLD_CSD_CMP_PHASE__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CMP_PHASE__SIZE
CYFLD_CSD_CMP_PHASE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CMP_PHASE_FULL
CYVAL_CSD_CMP_PHASE_FULL EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CMP_PHASE_PHI1
CYVAL_CSD_CMP_PHASE_PHI1 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CMP_PHASE_PHI2
CYVAL_CSD_CMP_PHASE_PHI2 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CMP_PHASE_PHI1_2
CYVAL_CSD_CMP_PHASE_PHI1_2 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CMP_MODE__OFFSET
CYFLD_CSD_CMP_MODE__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CMP_MODE__SIZE
CYFLD_CSD_CMP_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CMP_MODE_CSD
CYVAL_CSD_CMP_MODE_CSD EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_CMP_MODE_GP
CYVAL_CSD_CMP_MODE_GP EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_FEEDBACK_MODE__OFFSET
CYFLD_CSD_FEEDBACK_MODE__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_FEEDBACK_MODE__SIZE
CYFLD_CSD_FEEDBACK_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_FEEDBACK_MODE_FLOP
CYVAL_CSD_FEEDBACK_MODE_FLOP EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_FEEDBACK_MODE_COMP
CYVAL_CSD_FEEDBACK_MODE_COMP EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_IDACA
CYREG_CSD_IDACA EQU 0x400c01c0
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VAL__OFFSET
CYFLD_CSD_VAL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_VAL__SIZE
CYFLD_CSD_VAL__SIZE EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_POL_DYN__OFFSET
CYFLD_CSD_POL_DYN__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_POL_DYN__SIZE
CYFLD_CSD_POL_DYN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_POL_DYN_STATIC
CYVAL_CSD_POL_DYN_STATIC EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_POL_DYN_DYNAMIC
CYVAL_CSD_POL_DYN_DYNAMIC EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_POLARITY__OFFSET
CYFLD_CSD_POLARITY__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_POLARITY__SIZE
CYFLD_CSD_POLARITY__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_POLARITY_VSSA_SRC
CYVAL_CSD_POLARITY_VSSA_SRC EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_POLARITY_VDDA_SNK
CYVAL_CSD_POLARITY_VDDA_SNK EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_POLARITY_SENSE
CYVAL_CSD_POLARITY_SENSE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_POLARITY_SENSE_INV
CYVAL_CSD_POLARITY_SENSE_INV EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_BAL_MODE__OFFSET
CYFLD_CSD_BAL_MODE__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_BAL_MODE__SIZE
CYFLD_CSD_BAL_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_BAL_MODE_FULL
CYVAL_CSD_BAL_MODE_FULL EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_BAL_MODE_PHI1
CYVAL_CSD_BAL_MODE_PHI1 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_BAL_MODE_PHI2
CYVAL_CSD_BAL_MODE_PHI2 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_BAL_MODE_PHI1_2
CYVAL_CSD_BAL_MODE_PHI1_2 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LEG1_MODE__OFFSET
CYFLD_CSD_LEG1_MODE__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LEG1_MODE__SIZE
CYFLD_CSD_LEG1_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LEG1_MODE_GP_STATIC
CYVAL_CSD_LEG1_MODE_GP_STATIC EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LEG1_MODE_GP
CYVAL_CSD_LEG1_MODE_GP EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LEG1_MODE_CSD_STATIC
CYVAL_CSD_LEG1_MODE_CSD_STATIC EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LEG1_MODE_CSD
CYVAL_CSD_LEG1_MODE_CSD EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LEG2_MODE__OFFSET
CYFLD_CSD_LEG2_MODE__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LEG2_MODE__SIZE
CYFLD_CSD_LEG2_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LEG2_MODE_GP_STATIC
CYVAL_CSD_LEG2_MODE_GP_STATIC EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LEG2_MODE_GP
CYVAL_CSD_LEG2_MODE_GP EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LEG2_MODE_CSD_STATIC
CYVAL_CSD_LEG2_MODE_CSD_STATIC EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LEG2_MODE_CSD
CYVAL_CSD_LEG2_MODE_CSD EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_CTRL_EN__OFFSET
CYFLD_CSD_DSI_CTRL_EN__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_CTRL_EN__SIZE
CYFLD_CSD_DSI_CTRL_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RANGE__OFFSET
CYFLD_CSD_RANGE__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RANGE__SIZE
CYFLD_CSD_RANGE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_RANGE_IDAC_LO
CYVAL_CSD_RANGE_IDAC_LO EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_RANGE_IDAC_MED
CYVAL_CSD_RANGE_IDAC_MED EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_RANGE_IDAC_HI
CYVAL_CSD_RANGE_IDAC_HI EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LEG1_EN__OFFSET
CYFLD_CSD_LEG1_EN__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LEG1_EN__SIZE
CYFLD_CSD_LEG1_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LEG2_EN__OFFSET
CYFLD_CSD_LEG2_EN__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LEG2_EN__SIZE
CYFLD_CSD_LEG2_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_IDACB
CYREG_CSD_IDACB EQU 0x400c01c4
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LEG3_EN__OFFSET
CYFLD_CSD_LEG3_EN__OFFSET EQU 0x0000001a
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LEG3_EN__SIZE
CYFLD_CSD_LEG3_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_RES
CYREG_CSD_SW_RES EQU 0x400c01f0
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_HCAV__OFFSET
CYFLD_CSD_RES_HCAV__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_HCAV__SIZE
CYFLD_CSD_RES_HCAV__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_RES_HCAV_LOW
CYVAL_CSD_RES_HCAV_LOW EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_RES_HCAV_MED
CYVAL_CSD_RES_HCAV_MED EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_RES_HCAV_HIGH
CYVAL_CSD_RES_HCAV_HIGH EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_RES_HCAV_LOWEMI
CYVAL_CSD_RES_HCAV_LOWEMI EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_HCAG__OFFSET
CYFLD_CSD_RES_HCAG__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_HCAG__SIZE
CYFLD_CSD_RES_HCAG__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_HCBV__OFFSET
CYFLD_CSD_RES_HCBV__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_HCBV__SIZE
CYFLD_CSD_RES_HCBV__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_HCBG__OFFSET
CYFLD_CSD_RES_HCBG__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_HCBG__SIZE
CYFLD_CSD_RES_HCBG__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_F1PM__OFFSET
CYFLD_CSD_RES_F1PM__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_F1PM__SIZE
CYFLD_CSD_RES_F1PM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_RES_F1PM_LOW
CYVAL_CSD_RES_F1PM_LOW EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_RES_F1PM_MED
CYVAL_CSD_RES_F1PM_MED EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_RES_F1PM_HIGH
CYVAL_CSD_RES_F1PM_HIGH EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_RES_F1PM_RESERVED
CYVAL_CSD_RES_F1PM_RESERVED EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_F2PT__OFFSET
CYFLD_CSD_RES_F2PT__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_RES_F2PT__SIZE
CYFLD_CSD_RES_F2PT__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SENSE_PERIOD
CYREG_CSD_SENSE_PERIOD EQU 0x400c0200
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SENSE_DIV__OFFSET
CYFLD_CSD_SENSE_DIV__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SENSE_DIV__SIZE
CYFLD_CSD_SENSE_DIV__SIZE EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LFSR_SIZE__OFFSET
CYFLD_CSD_LFSR_SIZE__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LFSR_SIZE__SIZE
CYFLD_CSD_LFSR_SIZE__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LFSR_SIZE_OFF
CYVAL_CSD_LFSR_SIZE_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LFSR_SIZE_6B
CYVAL_CSD_LFSR_SIZE_6B EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LFSR_SIZE_7B
CYVAL_CSD_LFSR_SIZE_7B EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LFSR_SIZE_9B
CYVAL_CSD_LFSR_SIZE_9B EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LFSR_SIZE_10B
CYVAL_CSD_LFSR_SIZE_10B EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LFSR_SIZE_8B
CYVAL_CSD_LFSR_SIZE_8B EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_LFSR_SIZE_12B
CYVAL_CSD_LFSR_SIZE_12B EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LFSR_SCALE__OFFSET
CYFLD_CSD_LFSR_SCALE__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LFSR_SCALE__SIZE
CYFLD_CSD_LFSR_SCALE__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LFSR_CLEAR__OFFSET
CYFLD_CSD_LFSR_CLEAR__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_LFSR_CLEAR__SIZE
CYFLD_CSD_LFSR_CLEAR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SEL_LFSR_MSB__OFFSET
CYFLD_CSD_SEL_LFSR_MSB__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SEL_LFSR_MSB__SIZE
CYFLD_CSD_SEL_LFSR_MSB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SENSE_DUTY
CYREG_CSD_SENSE_DUTY EQU 0x400c0204
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SENSE_WIDTH__OFFSET
CYFLD_CSD_SENSE_WIDTH__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SENSE_WIDTH__SIZE
CYFLD_CSD_SENSE_WIDTH__SIZE EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SENSE_POL__OFFSET
CYFLD_CSD_SENSE_POL__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SENSE_POL__SIZE
CYFLD_CSD_SENSE_POL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_OVERLAP_PHI1__OFFSET
CYFLD_CSD_OVERLAP_PHI1__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_OVERLAP_PHI1__SIZE
CYFLD_CSD_OVERLAP_PHI1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_OVERLAP_PHI2__OFFSET
CYFLD_CSD_OVERLAP_PHI2__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_OVERLAP_PHI2__SIZE
CYFLD_CSD_OVERLAP_PHI2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_HS_P_SEL
CYREG_CSD_SW_HS_P_SEL EQU 0x400c0280
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMPM__OFFSET
CYFLD_CSD_SW_HMPM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMPM__SIZE
CYFLD_CSD_SW_HMPM__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMPT__OFFSET
CYFLD_CSD_SW_HMPT__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMPT__SIZE
CYFLD_CSD_SW_HMPT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMPS__OFFSET
CYFLD_CSD_SW_HMPS__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMPS__SIZE
CYFLD_CSD_SW_HMPS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMMA__OFFSET
CYFLD_CSD_SW_HMMA__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMMA__SIZE
CYFLD_CSD_SW_HMMA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMMB__OFFSET
CYFLD_CSD_SW_HMMB__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMMB__SIZE
CYFLD_CSD_SW_HMMB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMCA__OFFSET
CYFLD_CSD_SW_HMCA__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMCA__SIZE
CYFLD_CSD_SW_HMCA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMCB__OFFSET
CYFLD_CSD_SW_HMCB__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMCB__SIZE
CYFLD_CSD_SW_HMCB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMRH__OFFSET
CYFLD_CSD_SW_HMRH__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HMRH__SIZE
CYFLD_CSD_SW_HMRH__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_HS_N_SEL
CYREG_CSD_SW_HS_N_SEL EQU 0x400c0284
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCCC__OFFSET
CYFLD_CSD_SW_HCCC__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCCC__SIZE
CYFLD_CSD_SW_HCCC__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCCD__OFFSET
CYFLD_CSD_SW_HCCD__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCCD__SIZE
CYFLD_CSD_SW_HCCD__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCRH__OFFSET
CYFLD_CSD_SW_HCRH__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCRH__SIZE
CYFLD_CSD_SW_HCRH__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCRL__OFFSET
CYFLD_CSD_SW_HCRL__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCRL__SIZE
CYFLD_CSD_SW_HCRL__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_SHIELD_SEL
CYREG_CSD_SW_SHIELD_SEL EQU 0x400c0288
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCAV__OFFSET
CYFLD_CSD_SW_HCAV__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCAV__SIZE
CYFLD_CSD_SW_HCAV__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCAG__OFFSET
CYFLD_CSD_SW_HCAG__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCAG__SIZE
CYFLD_CSD_SW_HCAG__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCBV__OFFSET
CYFLD_CSD_SW_HCBV__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCBV__SIZE
CYFLD_CSD_SW_HCBV__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCBG__OFFSET
CYFLD_CSD_SW_HCBG__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCBG__SIZE
CYFLD_CSD_SW_HCBG__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCCV__OFFSET
CYFLD_CSD_SW_HCCV__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCCV__SIZE
CYFLD_CSD_SW_HCCV__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCCG__OFFSET
CYFLD_CSD_SW_HCCG__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_HCCG__SIZE
CYFLD_CSD_SW_HCCG__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_AMUXBUF_SEL
CYREG_CSD_SW_AMUXBUF_SEL EQU 0x400c0290
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IRBY__OFFSET
CYFLD_CSD_SW_IRBY__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IRBY__SIZE
CYFLD_CSD_SW_IRBY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IRLB__OFFSET
CYFLD_CSD_SW_IRLB__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IRLB__SIZE
CYFLD_CSD_SW_IRLB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_ICA__OFFSET
CYFLD_CSD_SW_ICA__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_ICA__SIZE
CYFLD_CSD_SW_ICA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_ICB__OFFSET
CYFLD_CSD_SW_ICB__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_ICB__SIZE
CYFLD_CSD_SW_ICB__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IRLI__OFFSET
CYFLD_CSD_SW_IRLI__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IRLI__SIZE
CYFLD_CSD_SW_IRLI__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IRH__OFFSET
CYFLD_CSD_SW_IRH__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IRH__SIZE
CYFLD_CSD_SW_IRH__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IRL__OFFSET
CYFLD_CSD_SW_IRL__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IRL__SIZE
CYFLD_CSD_SW_IRL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_BYP_SEL
CYREG_CSD_SW_BYP_SEL EQU 0x400c0294
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_BYA__OFFSET
CYFLD_CSD_SW_BYA__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_BYA__SIZE
CYFLD_CSD_SW_BYA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_BYB__OFFSET
CYFLD_CSD_SW_BYB__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_BYB__SIZE
CYFLD_CSD_SW_BYB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_CBCC__OFFSET
CYFLD_CSD_SW_CBCC__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_CBCC__SIZE
CYFLD_CSD_SW_CBCC__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_CMP_P_SEL
CYREG_CSD_SW_CMP_P_SEL EQU 0x400c02a0
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFPM__OFFSET
CYFLD_CSD_SW_SFPM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFPM__SIZE
CYFLD_CSD_SW_SFPM__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFPT__OFFSET
CYFLD_CSD_SW_SFPT__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFPT__SIZE
CYFLD_CSD_SW_SFPT__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFPS__OFFSET
CYFLD_CSD_SW_SFPS__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFPS__SIZE
CYFLD_CSD_SW_SFPS__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFMA__OFFSET
CYFLD_CSD_SW_SFMA__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFMA__SIZE
CYFLD_CSD_SW_SFMA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFMB__OFFSET
CYFLD_CSD_SW_SFMB__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFMB__SIZE
CYFLD_CSD_SW_SFMB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFCA__OFFSET
CYFLD_CSD_SW_SFCA__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFCA__SIZE
CYFLD_CSD_SW_SFCA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFCB__OFFSET
CYFLD_CSD_SW_SFCB__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SFCB__SIZE
CYFLD_CSD_SW_SFCB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_CMP_N_SEL
CYREG_CSD_SW_CMP_N_SEL EQU 0x400c02a4
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SCRH__OFFSET
CYFLD_CSD_SW_SCRH__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SCRH__SIZE
CYFLD_CSD_SW_SCRH__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SCRL__OFFSET
CYFLD_CSD_SW_SCRL__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SCRL__SIZE
CYFLD_CSD_SW_SCRL__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_REFGEN_SEL
CYREG_CSD_SW_REFGEN_SEL EQU 0x400c02a8
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IAIB__OFFSET
CYFLD_CSD_SW_IAIB__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IAIB__SIZE
CYFLD_CSD_SW_IAIB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IBCB__OFFSET
CYFLD_CSD_SW_IBCB__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_IBCB__SIZE
CYFLD_CSD_SW_IBCB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SGMB__OFFSET
CYFLD_CSD_SW_SGMB__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SGMB__SIZE
CYFLD_CSD_SW_SGMB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SGRE__OFFSET
CYFLD_CSD_SW_SGRE__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SGRE__SIZE
CYFLD_CSD_SW_SGRE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SGR__OFFSET
CYFLD_CSD_SW_SGR__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_SGR__SIZE
CYFLD_CSD_SW_SGR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_FW_MOD_SEL
CYREG_CSD_SW_FW_MOD_SEL EQU 0x400c02b0
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F1PM__OFFSET
CYFLD_CSD_SW_F1PM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F1PM__SIZE
CYFLD_CSD_SW_F1PM__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F1MA__OFFSET
CYFLD_CSD_SW_F1MA__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F1MA__SIZE
CYFLD_CSD_SW_F1MA__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F1CA__OFFSET
CYFLD_CSD_SW_F1CA__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F1CA__SIZE
CYFLD_CSD_SW_F1CA__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C1CC__OFFSET
CYFLD_CSD_SW_C1CC__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C1CC__SIZE
CYFLD_CSD_SW_C1CC__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C1CD__OFFSET
CYFLD_CSD_SW_C1CD__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C1CD__SIZE
CYFLD_CSD_SW_C1CD__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C1F1__OFFSET
CYFLD_CSD_SW_C1F1__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C1F1__SIZE
CYFLD_CSD_SW_C1F1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_FW_TANK_SEL
CYREG_CSD_SW_FW_TANK_SEL EQU 0x400c02b4
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F2PT__OFFSET
CYFLD_CSD_SW_F2PT__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F2PT__SIZE
CYFLD_CSD_SW_F2PT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F2MA__OFFSET
CYFLD_CSD_SW_F2MA__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F2MA__SIZE
CYFLD_CSD_SW_F2MA__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F2CA__OFFSET
CYFLD_CSD_SW_F2CA__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F2CA__SIZE
CYFLD_CSD_SW_F2CA__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F2CB__OFFSET
CYFLD_CSD_SW_F2CB__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_F2CB__SIZE
CYFLD_CSD_SW_F2CB__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C2CC__OFFSET
CYFLD_CSD_SW_C2CC__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C2CC__SIZE
CYFLD_CSD_SW_C2CC__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C2CD__OFFSET
CYFLD_CSD_SW_C2CD__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C2CD__SIZE
CYFLD_CSD_SW_C2CD__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C2F2__OFFSET
CYFLD_CSD_SW_C2F2__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SW_C2F2__SIZE
CYFLD_CSD_SW_C2F2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SW_DSI_SEL
CYREG_CSD_SW_DSI_SEL EQU 0x400c02c0
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_CSH_TANK__OFFSET
CYFLD_CSD_DSI_CSH_TANK__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_CSH_TANK__SIZE
CYFLD_CSD_DSI_CSH_TANK__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_CMOD__OFFSET
CYFLD_CSD_DSI_CMOD__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_CMOD__SIZE
CYFLD_CSD_DSI_CMOD__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SEQ_TIME
CYREG_CSD_SEQ_TIME EQU 0x400c0300
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_AZ_TIME__OFFSET
CYFLD_CSD_AZ_TIME__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_AZ_TIME__SIZE
CYFLD_CSD_AZ_TIME__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SEQ_INIT_CNT
CYREG_CSD_SEQ_INIT_CNT EQU 0x400c0310
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CONV_CNT__OFFSET
CYFLD_CSD_CONV_CNT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_CONV_CNT__SIZE
CYFLD_CSD_CONV_CNT__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SEQ_NORM_CNT
CYREG_CSD_SEQ_NORM_CNT EQU 0x400c0314
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_ADC_CTL
CYREG_CSD_ADC_CTL EQU 0x400c0320
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_TIME__OFFSET
CYFLD_CSD_ADC_TIME__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_TIME__SIZE
CYFLD_CSD_ADC_TIME__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_MODE__OFFSET
CYFLD_CSD_ADC_MODE__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ADC_MODE__SIZE
CYFLD_CSD_ADC_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_ADC_MODE_OFF
CYVAL_CSD_ADC_MODE_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_ADC_MODE_VREF_CNT
CYVAL_CSD_ADC_MODE_VREF_CNT EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_ADC_MODE_VREF_BY2_CNT
CYVAL_CSD_ADC_MODE_VREF_BY2_CNT EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CSD_ADC_MODE_VIN_CNT
CYVAL_CSD_ADC_MODE_VIN_CNT EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_SEQ_START
CYREG_CSD_SEQ_START EQU 0x400c0340
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_START__OFFSET
CYFLD_CSD_START__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_START__SIZE
CYFLD_CSD_START__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SEQ_MODE__OFFSET
CYFLD_CSD_SEQ_MODE__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_SEQ_MODE__SIZE
CYFLD_CSD_SEQ_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ABORT__OFFSET
CYFLD_CSD_ABORT__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_ABORT__SIZE
CYFLD_CSD_ABORT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_START_EN__OFFSET
CYFLD_CSD_DSI_START_EN__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DSI_START_EN__SIZE
CYFLD_CSD_DSI_START_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_AZ0_SKIP__OFFSET
CYFLD_CSD_AZ0_SKIP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_AZ0_SKIP__SIZE
CYFLD_CSD_AZ0_SKIP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_AZ1_SKIP__OFFSET
CYFLD_CSD_AZ1_SKIP__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_AZ1_SKIP__SIZE
CYFLD_CSD_AZ1_SKIP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CSD_TRIM_CTRL
CYREG_CSD_TRIM_CTRL EQU 0x400c0f00
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DELAY_TRIM__OFFSET
CYFLD_CSD_DELAY_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DELAY_TRIM__SIZE
CYFLD_CSD_DELAY_TRIM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DELAY_HYS__OFFSET
CYFLD_CSD_DELAY_HYS__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CSD_DELAY_HYS__SIZE
CYFLD_CSD_DELAY_HYS__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYDEV_LPCOMP_BASE
CYDEV_LPCOMP_BASE EQU 0x400e0000
    ENDIF
    IF :LNOT::DEF:CYDEV_LPCOMP_SIZE
CYDEV_LPCOMP_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_LPCOMP_ID
CYREG_LPCOMP_ID EQU 0x400e0000
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_ID__OFFSET
CYFLD_LPCOMP_ID__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_ID__SIZE
CYFLD_LPCOMP_ID__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_REVISION__OFFSET
CYFLD_LPCOMP_REVISION__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_REVISION__SIZE
CYFLD_LPCOMP_REVISION__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_LPCOMP_CONFIG
CYREG_LPCOMP_CONFIG EQU 0x400e0004
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_MODE1__OFFSET
CYFLD_LPCOMP_MODE1__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_MODE1__SIZE
CYFLD_LPCOMP_MODE1__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_MODE1_SLOW
CYVAL_LPCOMP_MODE1_SLOW EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_MODE1_FAST
CYVAL_LPCOMP_MODE1_FAST EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_MODE1_ULP
CYVAL_LPCOMP_MODE1_ULP EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_HYST1__OFFSET
CYFLD_LPCOMP_HYST1__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_HYST1__SIZE
CYFLD_LPCOMP_HYST1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_FILTER1__OFFSET
CYFLD_LPCOMP_FILTER1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_FILTER1__SIZE
CYFLD_LPCOMP_FILTER1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_INTTYPE1__OFFSET
CYFLD_LPCOMP_INTTYPE1__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_INTTYPE1__SIZE
CYFLD_LPCOMP_INTTYPE1__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_INTTYPE1_DISABLE
CYVAL_LPCOMP_INTTYPE1_DISABLE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_INTTYPE1_RISING
CYVAL_LPCOMP_INTTYPE1_RISING EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_INTTYPE1_FALLING
CYVAL_LPCOMP_INTTYPE1_FALLING EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_INTTYPE1_BOTH
CYVAL_LPCOMP_INTTYPE1_BOTH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_OUT1__OFFSET
CYFLD_LPCOMP_OUT1__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_OUT1__SIZE
CYFLD_LPCOMP_OUT1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_ENABLE1__OFFSET
CYFLD_LPCOMP_ENABLE1__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_ENABLE1__SIZE
CYFLD_LPCOMP_ENABLE1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_MODE2__OFFSET
CYFLD_LPCOMP_MODE2__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_MODE2__SIZE
CYFLD_LPCOMP_MODE2__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_MODE2_SLOW
CYVAL_LPCOMP_MODE2_SLOW EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_MODE2_FAST
CYVAL_LPCOMP_MODE2_FAST EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_MODE2_ULP
CYVAL_LPCOMP_MODE2_ULP EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_HYST2__OFFSET
CYFLD_LPCOMP_HYST2__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_HYST2__SIZE
CYFLD_LPCOMP_HYST2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_FILTER2__OFFSET
CYFLD_LPCOMP_FILTER2__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_FILTER2__SIZE
CYFLD_LPCOMP_FILTER2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_INTTYPE2__OFFSET
CYFLD_LPCOMP_INTTYPE2__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_INTTYPE2__SIZE
CYFLD_LPCOMP_INTTYPE2__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_INTTYPE2_DISABLE
CYVAL_LPCOMP_INTTYPE2_DISABLE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_INTTYPE2_RISING
CYVAL_LPCOMP_INTTYPE2_RISING EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_INTTYPE2_FALLING
CYVAL_LPCOMP_INTTYPE2_FALLING EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_LPCOMP_INTTYPE2_BOTH
CYVAL_LPCOMP_INTTYPE2_BOTH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_OUT2__OFFSET
CYFLD_LPCOMP_OUT2__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_OUT2__SIZE
CYFLD_LPCOMP_OUT2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_ENABLE2__OFFSET
CYFLD_LPCOMP_ENABLE2__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_ENABLE2__SIZE
CYFLD_LPCOMP_ENABLE2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_DSI_BYPASS1__OFFSET
CYFLD_LPCOMP_DSI_BYPASS1__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_DSI_BYPASS1__SIZE
CYFLD_LPCOMP_DSI_BYPASS1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_DSI_LEVEL1__OFFSET
CYFLD_LPCOMP_DSI_LEVEL1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_DSI_LEVEL1__SIZE
CYFLD_LPCOMP_DSI_LEVEL1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_DSI_BYPASS2__OFFSET
CYFLD_LPCOMP_DSI_BYPASS2__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_DSI_BYPASS2__SIZE
CYFLD_LPCOMP_DSI_BYPASS2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_DSI_LEVEL2__OFFSET
CYFLD_LPCOMP_DSI_LEVEL2__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_DSI_LEVEL2__SIZE
CYFLD_LPCOMP_DSI_LEVEL2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_LPCOMP_DFT
CYREG_LPCOMP_DFT EQU 0x400e0008
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_CAL_EN__OFFSET
CYFLD_LPCOMP_CAL_EN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_CAL_EN__SIZE
CYFLD_LPCOMP_CAL_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_BYPASS__OFFSET
CYFLD_LPCOMP_BYPASS__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_BYPASS__SIZE
CYFLD_LPCOMP_BYPASS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_LPCOMP_INTR
CYREG_LPCOMP_INTR EQU 0x400e0010
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP1__OFFSET
CYFLD_LPCOMP_COMP1__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP1__SIZE
CYFLD_LPCOMP_COMP1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP2__OFFSET
CYFLD_LPCOMP_COMP2__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP2__SIZE
CYFLD_LPCOMP_COMP2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_LPCOMP_INTR_SET
CYREG_LPCOMP_INTR_SET EQU 0x400e0014
    ENDIF
    IF :LNOT::DEF:CYREG_LPCOMP_INTR_MASK
CYREG_LPCOMP_INTR_MASK EQU 0x400e0018
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP1_MASK__OFFSET
CYFLD_LPCOMP_COMP1_MASK__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP1_MASK__SIZE
CYFLD_LPCOMP_COMP1_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP2_MASK__OFFSET
CYFLD_LPCOMP_COMP2_MASK__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP2_MASK__SIZE
CYFLD_LPCOMP_COMP2_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_LPCOMP_INTR_MASKED
CYREG_LPCOMP_INTR_MASKED EQU 0x400e001c
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP1_MASKED__OFFSET
CYFLD_LPCOMP_COMP1_MASKED__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP1_MASKED__SIZE
CYFLD_LPCOMP_COMP1_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP2_MASKED__OFFSET
CYFLD_LPCOMP_COMP2_MASKED__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP2_MASKED__SIZE
CYFLD_LPCOMP_COMP2_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_LPCOMP_TRIM1
CYREG_LPCOMP_TRIM1 EQU 0x400eff00
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP1_TRIMA__OFFSET
CYFLD_LPCOMP_COMP1_TRIMA__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP1_TRIMA__SIZE
CYFLD_LPCOMP_COMP1_TRIMA__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_LPCOMP_TRIM2
CYREG_LPCOMP_TRIM2 EQU 0x400eff04
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP1_TRIMB__OFFSET
CYFLD_LPCOMP_COMP1_TRIMB__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP1_TRIMB__SIZE
CYFLD_LPCOMP_COMP1_TRIMB__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_LPCOMP_TRIM3
CYREG_LPCOMP_TRIM3 EQU 0x400eff08
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP2_TRIMA__OFFSET
CYFLD_LPCOMP_COMP2_TRIMA__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP2_TRIMA__SIZE
CYFLD_LPCOMP_COMP2_TRIMA__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_LPCOMP_TRIM4
CYREG_LPCOMP_TRIM4 EQU 0x400eff0c
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP2_TRIMB__OFFSET
CYFLD_LPCOMP_COMP2_TRIMB__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_LPCOMP_COMP2_TRIMB__SIZE
CYFLD_LPCOMP_COMP2_TRIMB__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYDEV_CPUSS_BASE
CYDEV_CPUSS_BASE EQU 0x40100000
    ENDIF
    IF :LNOT::DEF:CYDEV_CPUSS_SIZE
CYDEV_CPUSS_SIZE EQU 0x00001000
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_SYSREQ
CYREG_CPUSS_SYSREQ EQU 0x40100004
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET
CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_SYSCALL_COMMAND__SIZE
CYFLD_CPUSS_SYSCALL_COMMAND__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET
CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE
CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_PRIVILEGED__OFFSET
CYFLD_CPUSS_PRIVILEGED__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_PRIVILEGED__SIZE
CYFLD_CPUSS_PRIVILEGED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET
CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_ROM_ACCESS_EN__SIZE
CYFLD_CPUSS_ROM_ACCESS_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_HMASTER_0__OFFSET
CYFLD_CPUSS_HMASTER_0__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_HMASTER_0__SIZE
CYFLD_CPUSS_HMASTER_0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_SYSCALL_REQ__OFFSET
CYFLD_CPUSS_SYSCALL_REQ__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_SYSCALL_REQ__SIZE
CYFLD_CPUSS_SYSCALL_REQ__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_SYSARG
CYREG_CPUSS_SYSARG EQU 0x40100008
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_SYSCALL_ARG__OFFSET
CYFLD_CPUSS_SYSCALL_ARG__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_SYSCALL_ARG__SIZE
CYFLD_CPUSS_SYSCALL_ARG__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_PROTECTION
CYREG_CPUSS_PROTECTION EQU 0x4010000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_PROTECTION_MODE__OFFSET
CYFLD_CPUSS_PROTECTION_MODE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_PROTECTION_MODE__SIZE
CYFLD_CPUSS_PROTECTION_MODE__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_FLASH_LOCK__OFFSET
CYFLD_CPUSS_FLASH_LOCK__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_FLASH_LOCK__SIZE
CYFLD_CPUSS_FLASH_LOCK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_PROTECTION_LOCK__OFFSET
CYFLD_CPUSS_PROTECTION_LOCK__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_PROTECTION_LOCK__SIZE
CYFLD_CPUSS_PROTECTION_LOCK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_PRIV_ROM
CYREG_CPUSS_PRIV_ROM EQU 0x40100010
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET
CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE
CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_PRIV_RAM
CYREG_CPUSS_PRIV_RAM EQU 0x40100014
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET
CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE
CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_PRIV_FLASH
CYREG_CPUSS_PRIV_FLASH EQU 0x40100018
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET
CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE
CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_WOUNDING
CYREG_CPUSS_WOUNDING EQU 0x4010001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_RAM_WOUND__OFFSET
CYFLD_CPUSS_RAM_WOUND__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_RAM_WOUND__SIZE
CYFLD_CPUSS_RAM_WOUND__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_FLASH_WOUND__OFFSET
CYFLD_CPUSS_FLASH_WOUND__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_FLASH_WOUND__SIZE
CYFLD_CPUSS_FLASH_WOUND__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_FLASH_CTL
CYREG_CPUSS_FLASH_CTL EQU 0x40100030
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_FLASH_WS__OFFSET
CYFLD_CPUSS_FLASH_WS__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_FLASH_WS__SIZE
CYFLD_CPUSS_FLASH_WS__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_PREF_EN__OFFSET
CYFLD_CPUSS_PREF_EN__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_PREF_EN__SIZE
CYFLD_CPUSS_PREF_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET
CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_FLASH_INVALIDATE__SIZE
CYFLD_CPUSS_FLASH_INVALIDATE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_ARB__OFFSET
CYFLD_CPUSS_ARB__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_ARB__SIZE
CYFLD_CPUSS_ARB__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_ROM_CTL
CYREG_CPUSS_ROM_CTL EQU 0x40100034
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_ROM_WS__OFFSET
CYFLD_CPUSS_ROM_WS__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CPUSS_ROM_WS__SIZE
CYFLD_CPUSS_ROM_WS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_RAM_CTL
CYREG_CPUSS_RAM_CTL EQU 0x40100038
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_DMAC_CTL
CYREG_CPUSS_DMAC_CTL EQU 0x4010003c
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_SL_CTL0
CYREG_CPUSS_SL_CTL0 EQU 0x40100100
    ENDIF
    IF :LNOT::DEF:CYREG_CPUSS_SL_CTL1
CYREG_CPUSS_SL_CTL1 EQU 0x40100104
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_BASE
CYDEV_DMAC_BASE EQU 0x40101000
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_SIZE
CYDEV_DMAC_SIZE EQU 0x00001000
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_CTL
CYREG_DMAC_CTL EQU 0x40101000
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_ENABLED__OFFSET
CYFLD_DMAC_ENABLED__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_ENABLED__SIZE
CYFLD_DMAC_ENABLED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_STATUS
CYREG_DMAC_STATUS EQU 0x40101010
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DATA_NR__OFFSET
CYFLD_DMAC_DATA_NR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DATA_NR__SIZE
CYFLD_DMAC_DATA_NR__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_CH_ADDR__OFFSET
CYFLD_DMAC_CH_ADDR__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_CH_ADDR__SIZE
CYFLD_DMAC_CH_ADDR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_STATE__OFFSET
CYFLD_DMAC_STATE__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_STATE__SIZE
CYFLD_DMAC_STATE__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_PRIO__OFFSET
CYFLD_DMAC_PRIO__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_PRIO__SIZE
CYFLD_DMAC_PRIO__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_PING_PONG__OFFSET
CYFLD_DMAC_PING_PONG__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_PING_PONG__SIZE
CYFLD_DMAC_PING_PONG__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_ACTIVE__OFFSET
CYFLD_DMAC_ACTIVE__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_ACTIVE__SIZE
CYFLD_DMAC_ACTIVE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_STATUS_SRC_ADDR
CYREG_DMAC_STATUS_SRC_ADDR EQU 0x40101014
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_ADDR__OFFSET
CYFLD_DMAC_ADDR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_ADDR__SIZE
CYFLD_DMAC_ADDR__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_STATUS_DST_ADDR
CYREG_DMAC_STATUS_DST_ADDR EQU 0x40101018
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_STATUS_CH_ACT
CYREG_DMAC_STATUS_CH_ACT EQU 0x4010101c
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_CH__OFFSET
CYFLD_DMAC_CH__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_CH__SIZE
CYFLD_DMAC_CH__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_CH_CTL0
CYREG_DMAC_CH_CTL0 EQU 0x40101080
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_CH_CTL1
CYREG_DMAC_CH_CTL1 EQU 0x40101084
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_CH_CTL2
CYREG_DMAC_CH_CTL2 EQU 0x40101088
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_CH_CTL3
CYREG_DMAC_CH_CTL3 EQU 0x4010108c
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_CH_CTL4
CYREG_DMAC_CH_CTL4 EQU 0x40101090
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_CH_CTL5
CYREG_DMAC_CH_CTL5 EQU 0x40101094
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_CH_CTL6
CYREG_DMAC_CH_CTL6 EQU 0x40101098
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_CH_CTL7
CYREG_DMAC_CH_CTL7 EQU 0x4010109c
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_INTR
CYREG_DMAC_INTR EQU 0x401017f0
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_INTR_SET
CYREG_DMAC_INTR_SET EQU 0x401017f4
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_INTR_MASK
CYREG_DMAC_INTR_MASK EQU 0x401017f8
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_INTR_MASKED
CYREG_DMAC_INTR_MASKED EQU 0x401017fc
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR0_BASE
CYDEV_DMAC_DESCR0_BASE EQU 0x40101800
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR0_SIZE
CYDEV_DMAC_DESCR0_SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR0_PING_SRC
CYREG_DMAC_DESCR0_PING_SRC EQU 0x40101800
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_ADDR__OFFSET
CYFLD_DMAC_DESCR_ADDR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_ADDR__SIZE
CYFLD_DMAC_DESCR_ADDR__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR0_PING_DST
CYREG_DMAC_DESCR0_PING_DST EQU 0x40101804
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR0_PING_CTL
CYREG_DMAC_DESCR0_PING_CTL EQU 0x40101808
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_DATA_NR__OFFSET
CYFLD_DMAC_DESCR_DATA_NR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_DATA_NR__SIZE
CYFLD_DMAC_DESCR_DATA_NR__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_DATA_SIZE__OFFSET
CYFLD_DMAC_DESCR_DATA_SIZE__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_DATA_SIZE__SIZE
CYFLD_DMAC_DESCR_DATA_SIZE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__OFFSET
CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__SIZE
CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_DST_ADDR_INCR__OFFSET
CYFLD_DMAC_DESCR_DST_ADDR_INCR__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_DST_ADDR_INCR__SIZE
CYFLD_DMAC_DESCR_DST_ADDR_INCR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__OFFSET
CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__SIZE
CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_SRC_ADDR_INCR__OFFSET
CYFLD_DMAC_DESCR_SRC_ADDR_INCR__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_SRC_ADDR_INCR__SIZE
CYFLD_DMAC_DESCR_SRC_ADDR_INCR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__OFFSET
CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__SIZE
CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_INV_DESCR__OFFSET
CYFLD_DMAC_DESCR_INV_DESCR__OFFSET EQU 0x0000001a
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_INV_DESCR__SIZE
CYFLD_DMAC_DESCR_INV_DESCR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_SET_CAUSE__OFFSET
CYFLD_DMAC_DESCR_SET_CAUSE__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_SET_CAUSE__SIZE
CYFLD_DMAC_DESCR_SET_CAUSE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_PREEMPTABLE__OFFSET
CYFLD_DMAC_DESCR_PREEMPTABLE__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_PREEMPTABLE__SIZE
CYFLD_DMAC_DESCR_PREEMPTABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_FLIPPING__OFFSET
CYFLD_DMAC_DESCR_FLIPPING__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_FLIPPING__SIZE
CYFLD_DMAC_DESCR_FLIPPING__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_OPCODE__OFFSET
CYFLD_DMAC_DESCR_OPCODE__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_OPCODE__SIZE
CYFLD_DMAC_DESCR_OPCODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR0_PING_STATUS
CYREG_DMAC_DESCR0_PING_STATUS EQU 0x4010180c
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_CURR_DATA_NR__OFFSET
CYFLD_DMAC_DESCR_CURR_DATA_NR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_CURR_DATA_NR__SIZE
CYFLD_DMAC_DESCR_CURR_DATA_NR__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_RESPONSE__OFFSET
CYFLD_DMAC_DESCR_RESPONSE__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_RESPONSE__SIZE
CYFLD_DMAC_DESCR_RESPONSE__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_VALID__OFFSET
CYFLD_DMAC_DESCR_VALID__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_DMAC_DESCR_VALID__SIZE
CYFLD_DMAC_DESCR_VALID__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR0_PONG_SRC
CYREG_DMAC_DESCR0_PONG_SRC EQU 0x40101810
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR0_PONG_DST
CYREG_DMAC_DESCR0_PONG_DST EQU 0x40101814
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR0_PONG_CTL
CYREG_DMAC_DESCR0_PONG_CTL EQU 0x40101818
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR0_PONG_STATUS
CYREG_DMAC_DESCR0_PONG_STATUS EQU 0x4010181c
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR1_BASE
CYDEV_DMAC_DESCR1_BASE EQU 0x40101820
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR1_SIZE
CYDEV_DMAC_DESCR1_SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR1_PING_SRC
CYREG_DMAC_DESCR1_PING_SRC EQU 0x40101820
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR1_PING_DST
CYREG_DMAC_DESCR1_PING_DST EQU 0x40101824
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR1_PING_CTL
CYREG_DMAC_DESCR1_PING_CTL EQU 0x40101828
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR1_PING_STATUS
CYREG_DMAC_DESCR1_PING_STATUS EQU 0x4010182c
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR1_PONG_SRC
CYREG_DMAC_DESCR1_PONG_SRC EQU 0x40101830
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR1_PONG_DST
CYREG_DMAC_DESCR1_PONG_DST EQU 0x40101834
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR1_PONG_CTL
CYREG_DMAC_DESCR1_PONG_CTL EQU 0x40101838
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR1_PONG_STATUS
CYREG_DMAC_DESCR1_PONG_STATUS EQU 0x4010183c
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR2_BASE
CYDEV_DMAC_DESCR2_BASE EQU 0x40101840
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR2_SIZE
CYDEV_DMAC_DESCR2_SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR2_PING_SRC
CYREG_DMAC_DESCR2_PING_SRC EQU 0x40101840
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR2_PING_DST
CYREG_DMAC_DESCR2_PING_DST EQU 0x40101844
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR2_PING_CTL
CYREG_DMAC_DESCR2_PING_CTL EQU 0x40101848
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR2_PING_STATUS
CYREG_DMAC_DESCR2_PING_STATUS EQU 0x4010184c
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR2_PONG_SRC
CYREG_DMAC_DESCR2_PONG_SRC EQU 0x40101850
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR2_PONG_DST
CYREG_DMAC_DESCR2_PONG_DST EQU 0x40101854
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR2_PONG_CTL
CYREG_DMAC_DESCR2_PONG_CTL EQU 0x40101858
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR2_PONG_STATUS
CYREG_DMAC_DESCR2_PONG_STATUS EQU 0x4010185c
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR3_BASE
CYDEV_DMAC_DESCR3_BASE EQU 0x40101860
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR3_SIZE
CYDEV_DMAC_DESCR3_SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR3_PING_SRC
CYREG_DMAC_DESCR3_PING_SRC EQU 0x40101860
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR3_PING_DST
CYREG_DMAC_DESCR3_PING_DST EQU 0x40101864
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR3_PING_CTL
CYREG_DMAC_DESCR3_PING_CTL EQU 0x40101868
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR3_PING_STATUS
CYREG_DMAC_DESCR3_PING_STATUS EQU 0x4010186c
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR3_PONG_SRC
CYREG_DMAC_DESCR3_PONG_SRC EQU 0x40101870
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR3_PONG_DST
CYREG_DMAC_DESCR3_PONG_DST EQU 0x40101874
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR3_PONG_CTL
CYREG_DMAC_DESCR3_PONG_CTL EQU 0x40101878
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR3_PONG_STATUS
CYREG_DMAC_DESCR3_PONG_STATUS EQU 0x4010187c
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR4_BASE
CYDEV_DMAC_DESCR4_BASE EQU 0x40101880
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR4_SIZE
CYDEV_DMAC_DESCR4_SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR4_PING_SRC
CYREG_DMAC_DESCR4_PING_SRC EQU 0x40101880
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR4_PING_DST
CYREG_DMAC_DESCR4_PING_DST EQU 0x40101884
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR4_PING_CTL
CYREG_DMAC_DESCR4_PING_CTL EQU 0x40101888
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR4_PING_STATUS
CYREG_DMAC_DESCR4_PING_STATUS EQU 0x4010188c
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR4_PONG_SRC
CYREG_DMAC_DESCR4_PONG_SRC EQU 0x40101890
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR4_PONG_DST
CYREG_DMAC_DESCR4_PONG_DST EQU 0x40101894
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR4_PONG_CTL
CYREG_DMAC_DESCR4_PONG_CTL EQU 0x40101898
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR4_PONG_STATUS
CYREG_DMAC_DESCR4_PONG_STATUS EQU 0x4010189c
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR5_BASE
CYDEV_DMAC_DESCR5_BASE EQU 0x401018a0
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR5_SIZE
CYDEV_DMAC_DESCR5_SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR5_PING_SRC
CYREG_DMAC_DESCR5_PING_SRC EQU 0x401018a0
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR5_PING_DST
CYREG_DMAC_DESCR5_PING_DST EQU 0x401018a4
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR5_PING_CTL
CYREG_DMAC_DESCR5_PING_CTL EQU 0x401018a8
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR5_PING_STATUS
CYREG_DMAC_DESCR5_PING_STATUS EQU 0x401018ac
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR5_PONG_SRC
CYREG_DMAC_DESCR5_PONG_SRC EQU 0x401018b0
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR5_PONG_DST
CYREG_DMAC_DESCR5_PONG_DST EQU 0x401018b4
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR5_PONG_CTL
CYREG_DMAC_DESCR5_PONG_CTL EQU 0x401018b8
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR5_PONG_STATUS
CYREG_DMAC_DESCR5_PONG_STATUS EQU 0x401018bc
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR6_BASE
CYDEV_DMAC_DESCR6_BASE EQU 0x401018c0
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR6_SIZE
CYDEV_DMAC_DESCR6_SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR6_PING_SRC
CYREG_DMAC_DESCR6_PING_SRC EQU 0x401018c0
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR6_PING_DST
CYREG_DMAC_DESCR6_PING_DST EQU 0x401018c4
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR6_PING_CTL
CYREG_DMAC_DESCR6_PING_CTL EQU 0x401018c8
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR6_PING_STATUS
CYREG_DMAC_DESCR6_PING_STATUS EQU 0x401018cc
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR6_PONG_SRC
CYREG_DMAC_DESCR6_PONG_SRC EQU 0x401018d0
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR6_PONG_DST
CYREG_DMAC_DESCR6_PONG_DST EQU 0x401018d4
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR6_PONG_CTL
CYREG_DMAC_DESCR6_PONG_CTL EQU 0x401018d8
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR6_PONG_STATUS
CYREG_DMAC_DESCR6_PONG_STATUS EQU 0x401018dc
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR7_BASE
CYDEV_DMAC_DESCR7_BASE EQU 0x401018e0
    ENDIF
    IF :LNOT::DEF:CYDEV_DMAC_DESCR7_SIZE
CYDEV_DMAC_DESCR7_SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR7_PING_SRC
CYREG_DMAC_DESCR7_PING_SRC EQU 0x401018e0
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR7_PING_DST
CYREG_DMAC_DESCR7_PING_DST EQU 0x401018e4
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR7_PING_CTL
CYREG_DMAC_DESCR7_PING_CTL EQU 0x401018e8
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR7_PING_STATUS
CYREG_DMAC_DESCR7_PING_STATUS EQU 0x401018ec
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR7_PONG_SRC
CYREG_DMAC_DESCR7_PONG_SRC EQU 0x401018f0
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR7_PONG_DST
CYREG_DMAC_DESCR7_PONG_DST EQU 0x401018f4
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR7_PONG_CTL
CYREG_DMAC_DESCR7_PONG_CTL EQU 0x401018f8
    ENDIF
    IF :LNOT::DEF:CYREG_DMAC_DESCR7_PONG_STATUS
CYREG_DMAC_DESCR7_PONG_STATUS EQU 0x401018fc
    ENDIF
    IF :LNOT::DEF:CYDEV_SPCIF_BASE
CYDEV_SPCIF_BASE EQU 0x40110000
    ENDIF
    IF :LNOT::DEF:CYDEV_SPCIF_SIZE
CYDEV_SPCIF_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_SPCIF_GEOMETRY
CYREG_SPCIF_GEOMETRY EQU 0x40110000
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_FLASH__OFFSET
CYFLD_SPCIF_FLASH__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_FLASH__SIZE
CYFLD_SPCIF_FLASH__SIZE EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_SFLASH__OFFSET
CYFLD_SPCIF_SFLASH__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_SFLASH__SIZE
CYFLD_SPCIF_SFLASH__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_NUM_FLASH__OFFSET
CYFLD_SPCIF_NUM_FLASH__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_NUM_FLASH__SIZE
CYFLD_SPCIF_NUM_FLASH__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_FLASH_ROW__OFFSET
CYFLD_SPCIF_FLASH_ROW__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_FLASH_ROW__SIZE
CYFLD_SPCIF_FLASH_ROW__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_DE_CPD_LP__OFFSET
CYFLD_SPCIF_DE_CPD_LP__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_DE_CPD_LP__SIZE
CYFLD_SPCIF_DE_CPD_LP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SPCIF_INTR
CYREG_SPCIF_INTR EQU 0x401107f0
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_TIMER__OFFSET
CYFLD_SPCIF_TIMER__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SPCIF_TIMER__SIZE
CYFLD_SPCIF_TIMER__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SPCIF_INTR_SET
CYREG_SPCIF_INTR_SET EQU 0x401107f4
    ENDIF
    IF :LNOT::DEF:CYREG_SPCIF_INTR_MASK
CYREG_SPCIF_INTR_MASK EQU 0x401107f8
    ENDIF
    IF :LNOT::DEF:CYREG_SPCIF_INTR_MASKED
CYREG_SPCIF_INTR_MASKED EQU 0x401107fc
    ENDIF
    IF :LNOT::DEF:CYDEV_CTB0_BASE
CYDEV_CTB0_BASE EQU 0x40300000
    ENDIF
    IF :LNOT::DEF:CYDEV_CTB0_SIZE
CYDEV_CTB0_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_CTB_CTRL
CYREG_CTB0_CTB_CTRL EQU 0x40300000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_SPARE__OFFSET
CYFLD_CTB_SPARE__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_SPARE__SIZE
CYFLD_CTB_SPARE__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_DEEPSLEEP_ON__OFFSET
CYFLD_CTB_DEEPSLEEP_ON__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_DEEPSLEEP_ON__SIZE
CYFLD_CTB_DEEPSLEEP_ON__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_ENABLED__OFFSET
CYFLD_CTB_ENABLED__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_ENABLED__SIZE
CYFLD_CTB_ENABLED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA_RES0_CTRL
CYREG_CTB0_OA_RES0_CTRL EQU 0x40300004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_PWR_MODE__OFFSET
CYFLD_CTB_OA0_PWR_MODE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_PWR_MODE__SIZE
CYFLD_CTB_OA0_PWR_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA0_PWR_MODE_OFF
CYVAL_CTB_OA0_PWR_MODE_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA0_PWR_MODE_LOW
CYVAL_CTB_OA0_PWR_MODE_LOW EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA0_PWR_MODE_MEDIUM
CYVAL_CTB_OA0_PWR_MODE_MEDIUM EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA0_PWR_MODE_HIGH
CYVAL_CTB_OA0_PWR_MODE_HIGH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_DRIVE_STR_SEL__OFFSET
CYFLD_CTB_OA0_DRIVE_STR_SEL__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_DRIVE_STR_SEL__SIZE
CYFLD_CTB_OA0_DRIVE_STR_SEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_COMP_EN__OFFSET
CYFLD_CTB_OA0_COMP_EN__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_COMP_EN__SIZE
CYFLD_CTB_OA0_COMP_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_HYST_EN__OFFSET
CYFLD_CTB_OA0_HYST_EN__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_HYST_EN__SIZE
CYFLD_CTB_OA0_HYST_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_DSI_BYPASS__OFFSET
CYFLD_CTB_OA0_DSI_BYPASS__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_DSI_BYPASS__SIZE
CYFLD_CTB_OA0_DSI_BYPASS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_DSI_LEVEL__OFFSET
CYFLD_CTB_OA0_DSI_LEVEL__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_DSI_LEVEL__SIZE
CYFLD_CTB_OA0_DSI_LEVEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_COMPINT__OFFSET
CYFLD_CTB_OA0_COMPINT__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_COMPINT__SIZE
CYFLD_CTB_OA0_COMPINT__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA0_COMPINT_DISABLE
CYVAL_CTB_OA0_COMPINT_DISABLE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA0_COMPINT_RISING
CYVAL_CTB_OA0_COMPINT_RISING EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA0_COMPINT_FALLING
CYVAL_CTB_OA0_COMPINT_FALLING EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA0_COMPINT_BOTH
CYVAL_CTB_OA0_COMPINT_BOTH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_PUMP_EN__OFFSET
CYFLD_CTB_OA0_PUMP_EN__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_PUMP_EN__SIZE
CYFLD_CTB_OA0_PUMP_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_TAP__OFFSET
CYFLD_CTB_RES0_TAP__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_TAP__SIZE
CYFLD_CTB_RES0_TAP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_SWAP__OFFSET
CYFLD_CTB_RES0_SWAP__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_SWAP__SIZE
CYFLD_CTB_RES0_SWAP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_TAP_OVR__OFFSET
CYFLD_CTB_RES0_TAP_OVR__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_TAP_OVR__SIZE
CYFLD_CTB_RES0_TAP_OVR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_C0_FB__OFFSET
CYFLD_CTB_C0_FB__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_C0_FB__SIZE
CYFLD_CTB_C0_FB__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_VALID_SEL0__OFFSET
CYFLD_CTB_VALID_SEL0__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_VALID_SEL0__SIZE
CYFLD_CTB_VALID_SEL0__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_VALID_SEL0_EN__OFFSET
CYFLD_CTB_VALID_SEL0_EN__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_VALID_SEL0_EN__SIZE
CYFLD_CTB_VALID_SEL0_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA_RES1_CTRL
CYREG_CTB0_OA_RES1_CTRL EQU 0x40300008
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_PWR_MODE__OFFSET
CYFLD_CTB_OA1_PWR_MODE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_PWR_MODE__SIZE
CYFLD_CTB_OA1_PWR_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_DRIVE_STR_SEL__OFFSET
CYFLD_CTB_OA1_DRIVE_STR_SEL__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_DRIVE_STR_SEL__SIZE
CYFLD_CTB_OA1_DRIVE_STR_SEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_COMP_EN__OFFSET
CYFLD_CTB_OA1_COMP_EN__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_COMP_EN__SIZE
CYFLD_CTB_OA1_COMP_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_HYST_EN__OFFSET
CYFLD_CTB_OA1_HYST_EN__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_HYST_EN__SIZE
CYFLD_CTB_OA1_HYST_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_DSI_BYPASS__OFFSET
CYFLD_CTB_OA1_DSI_BYPASS__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_DSI_BYPASS__SIZE
CYFLD_CTB_OA1_DSI_BYPASS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_DSI_LEVEL__OFFSET
CYFLD_CTB_OA1_DSI_LEVEL__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_DSI_LEVEL__SIZE
CYFLD_CTB_OA1_DSI_LEVEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_COMPINT__OFFSET
CYFLD_CTB_OA1_COMPINT__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_COMPINT__SIZE
CYFLD_CTB_OA1_COMPINT__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA1_COMPINT_DISABLE
CYVAL_CTB_OA1_COMPINT_DISABLE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA1_COMPINT_RISING
CYVAL_CTB_OA1_COMPINT_RISING EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA1_COMPINT_FALLING
CYVAL_CTB_OA1_COMPINT_FALLING EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_CTB_OA1_COMPINT_BOTH
CYVAL_CTB_OA1_COMPINT_BOTH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_PUMP_EN__OFFSET
CYFLD_CTB_OA1_PUMP_EN__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_PUMP_EN__SIZE
CYFLD_CTB_OA1_PUMP_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_TAP__OFFSET
CYFLD_CTB_RES1_TAP__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_TAP__SIZE
CYFLD_CTB_RES1_TAP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_SWAP__OFFSET
CYFLD_CTB_RES1_SWAP__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_SWAP__SIZE
CYFLD_CTB_RES1_SWAP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_TAP_OVR__OFFSET
CYFLD_CTB_RES1_TAP_OVR__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_TAP_OVR__SIZE
CYFLD_CTB_RES1_TAP_OVR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_C1_FB__OFFSET
CYFLD_CTB_C1_FB__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_C1_FB__SIZE
CYFLD_CTB_C1_FB__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_VALID_SEL1__OFFSET
CYFLD_CTB_VALID_SEL1__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_VALID_SEL1__SIZE
CYFLD_CTB_VALID_SEL1__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_VALID_SEL1_EN__OFFSET
CYFLD_CTB_VALID_SEL1_EN__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_VALID_SEL1_EN__SIZE
CYFLD_CTB_VALID_SEL1_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_COMP_STAT
CYREG_CTB0_COMP_STAT EQU 0x4030000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_COMP__OFFSET
CYFLD_CTB_OA0_COMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_COMP__SIZE
CYFLD_CTB_OA0_COMP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_COMP__OFFSET
CYFLD_CTB_OA1_COMP__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_COMP__SIZE
CYFLD_CTB_OA1_COMP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_INTR
CYREG_CTB0_INTR EQU 0x40300020
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP0__OFFSET
CYFLD_CTB_COMP0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP0__SIZE
CYFLD_CTB_COMP0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP1__OFFSET
CYFLD_CTB_COMP1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP1__SIZE
CYFLD_CTB_COMP1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_INTR_SET
CYREG_CTB0_INTR_SET EQU 0x40300024
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP0_SET__OFFSET
CYFLD_CTB_COMP0_SET__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP0_SET__SIZE
CYFLD_CTB_COMP0_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP1_SET__OFFSET
CYFLD_CTB_COMP1_SET__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP1_SET__SIZE
CYFLD_CTB_COMP1_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_INTR_MASK
CYREG_CTB0_INTR_MASK EQU 0x40300028
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP0_MASK__OFFSET
CYFLD_CTB_COMP0_MASK__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP0_MASK__SIZE
CYFLD_CTB_COMP0_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP1_MASK__OFFSET
CYFLD_CTB_COMP1_MASK__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP1_MASK__SIZE
CYFLD_CTB_COMP1_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_INTR_MASKED
CYREG_CTB0_INTR_MASKED EQU 0x4030002c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP0_MASKED__OFFSET
CYFLD_CTB_COMP0_MASKED__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP0_MASKED__SIZE
CYFLD_CTB_COMP0_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP1_MASKED__OFFSET
CYFLD_CTB_COMP1_MASKED__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_COMP1_MASKED__SIZE
CYFLD_CTB_COMP1_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA0_SW
CYREG_CTB0_OA0_SW EQU 0x40300080
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A00__OFFSET
CYFLD_CTB_OA0P_A00__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A00__SIZE
CYFLD_CTB_OA0P_A00__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A10__OFFSET
CYFLD_CTB_OA0P_A10__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A10__SIZE
CYFLD_CTB_OA0P_A10__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A20__OFFSET
CYFLD_CTB_OA0P_A20__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A20__SIZE
CYFLD_CTB_OA0P_A20__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A30__OFFSET
CYFLD_CTB_OA0P_A30__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A30__SIZE
CYFLD_CTB_OA0P_A30__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A40__OFFSET
CYFLD_CTB_OA0P_A40__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A40__SIZE
CYFLD_CTB_OA0P_A40__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A50__OFFSET
CYFLD_CTB_OA0P_A50__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A50__SIZE
CYFLD_CTB_OA0P_A50__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A60__OFFSET
CYFLD_CTB_OA0P_A60__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A60__SIZE
CYFLD_CTB_OA0P_A60__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A70__OFFSET
CYFLD_CTB_OA0P_A70__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A70__SIZE
CYFLD_CTB_OA0P_A70__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A80__OFFSET
CYFLD_CTB_OA0P_A80__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A80__SIZE
CYFLD_CTB_OA0P_A80__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A90__OFFSET
CYFLD_CTB_OA0P_A90__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0P_A90__SIZE
CYFLD_CTB_OA0P_A90__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A11__OFFSET
CYFLD_CTB_OA0M_A11__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A11__SIZE
CYFLD_CTB_OA0M_A11__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A31__OFFSET
CYFLD_CTB_OA0M_A31__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A31__SIZE
CYFLD_CTB_OA0M_A31__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A41__OFFSET
CYFLD_CTB_OA0M_A41__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A41__SIZE
CYFLD_CTB_OA0M_A41__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A51__OFFSET
CYFLD_CTB_OA0M_A51__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A51__SIZE
CYFLD_CTB_OA0M_A51__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A61__OFFSET
CYFLD_CTB_OA0M_A61__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A61__SIZE
CYFLD_CTB_OA0M_A61__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A71__OFFSET
CYFLD_CTB_OA0M_A71__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A71__SIZE
CYFLD_CTB_OA0M_A71__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A81__OFFSET
CYFLD_CTB_OA0M_A81__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A81__SIZE
CYFLD_CTB_OA0M_A81__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A91__OFFSET
CYFLD_CTB_OA0M_A91__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0M_A91__SIZE
CYFLD_CTB_OA0M_A91__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0O_D31__OFFSET
CYFLD_CTB_OA0O_D31__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0O_D31__SIZE
CYFLD_CTB_OA0O_D31__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0O_D51__OFFSET
CYFLD_CTB_OA0O_D51__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0O_D51__SIZE
CYFLD_CTB_OA0O_D51__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0O_D71__OFFSET
CYFLD_CTB_OA0O_D71__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0O_D71__SIZE
CYFLD_CTB_OA0O_D71__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0O_D81__OFFSET
CYFLD_CTB_OA0O_D81__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0O_D81__SIZE
CYFLD_CTB_OA0O_D81__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R01__OFFSET
CYFLD_CTB_RES0_R01__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R01__SIZE
CYFLD_CTB_RES0_R01__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R11__OFFSET
CYFLD_CTB_RES0_R11__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R11__SIZE
CYFLD_CTB_RES0_R11__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R31__OFFSET
CYFLD_CTB_RES0_R31__OFFSET EQU 0x0000001a
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R31__SIZE
CYFLD_CTB_RES0_R31__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R41__OFFSET
CYFLD_CTB_RES0_R41__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R41__SIZE
CYFLD_CTB_RES0_R41__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R61__OFFSET
CYFLD_CTB_RES0_R61__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R61__SIZE
CYFLD_CTB_RES0_R61__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R71__OFFSET
CYFLD_CTB_RES0_R71__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R71__SIZE
CYFLD_CTB_RES0_R71__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R81__OFFSET
CYFLD_CTB_RES0_R81__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES0_R81__SIZE
CYFLD_CTB_RES0_R81__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA0_SW_CLEAR
CYREG_CTB0_OA0_SW_CLEAR EQU 0x40300084
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA1_SW
CYREG_CTB0_OA1_SW EQU 0x40300088
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A03__OFFSET
CYFLD_CTB_OA1P_A03__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A03__SIZE
CYFLD_CTB_OA1P_A03__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A13__OFFSET
CYFLD_CTB_OA1P_A13__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A13__SIZE
CYFLD_CTB_OA1P_A13__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A23__OFFSET
CYFLD_CTB_OA1P_A23__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A23__SIZE
CYFLD_CTB_OA1P_A23__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A33__OFFSET
CYFLD_CTB_OA1P_A33__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A33__SIZE
CYFLD_CTB_OA1P_A33__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A43__OFFSET
CYFLD_CTB_OA1P_A43__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A43__SIZE
CYFLD_CTB_OA1P_A43__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A53__OFFSET
CYFLD_CTB_OA1P_A53__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A53__SIZE
CYFLD_CTB_OA1P_A53__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A63__OFFSET
CYFLD_CTB_OA1P_A63__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A63__SIZE
CYFLD_CTB_OA1P_A63__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A73__OFFSET
CYFLD_CTB_OA1P_A73__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A73__SIZE
CYFLD_CTB_OA1P_A73__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A83__OFFSET
CYFLD_CTB_OA1P_A83__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A83__SIZE
CYFLD_CTB_OA1P_A83__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A93__OFFSET
CYFLD_CTB_OA1P_A93__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1P_A93__SIZE
CYFLD_CTB_OA1P_A93__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A22__OFFSET
CYFLD_CTB_OA1M_A22__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A22__SIZE
CYFLD_CTB_OA1M_A22__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A32__OFFSET
CYFLD_CTB_OA1M_A32__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A32__SIZE
CYFLD_CTB_OA1M_A32__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A42__OFFSET
CYFLD_CTB_OA1M_A42__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A42__SIZE
CYFLD_CTB_OA1M_A42__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A52__OFFSET
CYFLD_CTB_OA1M_A52__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A52__SIZE
CYFLD_CTB_OA1M_A52__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A62__OFFSET
CYFLD_CTB_OA1M_A62__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A62__SIZE
CYFLD_CTB_OA1M_A62__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A72__OFFSET
CYFLD_CTB_OA1M_A72__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A72__SIZE
CYFLD_CTB_OA1M_A72__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A82__OFFSET
CYFLD_CTB_OA1M_A82__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A82__SIZE
CYFLD_CTB_OA1M_A82__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A92__OFFSET
CYFLD_CTB_OA1M_A92__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1M_A92__SIZE
CYFLD_CTB_OA1M_A92__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D42__OFFSET
CYFLD_CTB_OA1O_D42__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D42__SIZE
CYFLD_CTB_OA1O_D42__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D52__OFFSET
CYFLD_CTB_OA1O_D52__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D52__SIZE
CYFLD_CTB_OA1O_D52__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D62__OFFSET
CYFLD_CTB_OA1O_D62__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D62__SIZE
CYFLD_CTB_OA1O_D62__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D72__OFFSET
CYFLD_CTB_OA1O_D72__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D72__SIZE
CYFLD_CTB_OA1O_D72__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D82__OFFSET
CYFLD_CTB_OA1O_D82__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D82__SIZE
CYFLD_CTB_OA1O_D82__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R02__OFFSET
CYFLD_CTB_RES1_R02__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R02__SIZE
CYFLD_CTB_RES1_R02__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R32__OFFSET
CYFLD_CTB_RES1_R32__OFFSET EQU 0x0000001a
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R32__SIZE
CYFLD_CTB_RES1_R32__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R52__OFFSET
CYFLD_CTB_RES1_R52__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R52__SIZE
CYFLD_CTB_RES1_R52__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R62__OFFSET
CYFLD_CTB_RES1_R62__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R62__SIZE
CYFLD_CTB_RES1_R62__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R72__OFFSET
CYFLD_CTB_RES1_R72__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R72__SIZE
CYFLD_CTB_RES1_R72__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R82__OFFSET
CYFLD_CTB_RES1_R82__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R82__SIZE
CYFLD_CTB_RES1_R82__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R92__OFFSET
CYFLD_CTB_RES1_R92__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RES1_R92__SIZE
CYFLD_CTB_RES1_R92__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA1_SW_CLEAR
CYREG_CTB0_OA1_SW_CLEAR EQU 0x4030008c
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_CTBBUS_SW
CYREG_CTB0_CTBBUS_SW EQU 0x40300090
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P00__OFFSET
CYFLD_CTB_CB0_P00__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P00__SIZE
CYFLD_CTB_CB0_P00__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P01__OFFSET
CYFLD_CTB_CB0_P01__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P01__SIZE
CYFLD_CTB_CB0_P01__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P02__OFFSET
CYFLD_CTB_CB0_P02__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P02__SIZE
CYFLD_CTB_CB0_P02__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P03__OFFSET
CYFLD_CTB_CB0_P03__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P03__SIZE
CYFLD_CTB_CB0_P03__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P04__OFFSET
CYFLD_CTB_CB0_P04__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P04__SIZE
CYFLD_CTB_CB0_P04__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P05__OFFSET
CYFLD_CTB_CB0_P05__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P05__SIZE
CYFLD_CTB_CB0_P05__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P06__OFFSET
CYFLD_CTB_CB0_P06__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P06__SIZE
CYFLD_CTB_CB0_P06__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P07__OFFSET
CYFLD_CTB_CB0_P07__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P07__SIZE
CYFLD_CTB_CB0_P07__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P11__OFFSET
CYFLD_CTB_CB1_P11__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P11__SIZE
CYFLD_CTB_CB1_P11__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P13__OFFSET
CYFLD_CTB_CB1_P13__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P13__SIZE
CYFLD_CTB_CB1_P13__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P15__OFFSET
CYFLD_CTB_CB1_P15__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P15__SIZE
CYFLD_CTB_CB1_P15__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P17__OFFSET
CYFLD_CTB_CB1_P17__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P17__SIZE
CYFLD_CTB_CB1_P17__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P20__OFFSET
CYFLD_CTB_CB2_P20__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P20__SIZE
CYFLD_CTB_CB2_P20__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P22__OFFSET
CYFLD_CTB_CB2_P22__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P22__SIZE
CYFLD_CTB_CB2_P22__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P24__OFFSET
CYFLD_CTB_CB2_P24__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P24__SIZE
CYFLD_CTB_CB2_P24__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P26__OFFSET
CYFLD_CTB_CB2_P26__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P26__SIZE
CYFLD_CTB_CB2_P26__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P31__OFFSET
CYFLD_CTB_CB3_P31__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P31__SIZE
CYFLD_CTB_CB3_P31__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P33__OFFSET
CYFLD_CTB_CB3_P33__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P33__SIZE
CYFLD_CTB_CB3_P33__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P35__OFFSET
CYFLD_CTB_CB3_P35__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P35__SIZE
CYFLD_CTB_CB3_P35__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P37__OFFSET
CYFLD_CTB_CB3_P37__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P37__SIZE
CYFLD_CTB_CB3_P37__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_G33__OFFSET
CYFLD_CTB_CB0_G33__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_G33__SIZE
CYFLD_CTB_CB0_G33__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_G43__OFFSET
CYFLD_CTB_CB1_G43__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_G43__SIZE
CYFLD_CTB_CB1_G43__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_G53__OFFSET
CYFLD_CTB_CB2_G53__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_G53__SIZE
CYFLD_CTB_CB2_G53__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_G63__OFFSET
CYFLD_CTB_CB3_G63__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_G63__SIZE
CYFLD_CTB_CB3_G63__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_G32__OFFSET
CYFLD_CTB_CB0_G32__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_G32__SIZE
CYFLD_CTB_CB0_G32__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_G41__OFFSET
CYFLD_CTB_CB1_G41__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_G41__SIZE
CYFLD_CTB_CB1_G41__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_G52__OFFSET
CYFLD_CTB_CB2_G52__OFFSET EQU 0x0000001a
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_G52__SIZE
CYFLD_CTB_CB2_G52__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_G61__OFFSET
CYFLD_CTB_CB3_G61__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_G61__SIZE
CYFLD_CTB_CB3_G61__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_G50__OFFSET
CYFLD_CTB_CB2_G50__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_G50__SIZE
CYFLD_CTB_CB2_G50__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_CTBBUS_SW_CLEAR
CYREG_CTB0_CTBBUS_SW_CLEAR EQU 0x40300094
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_CTB_SW_HW_CTRL
CYREG_CTB0_CTB_SW_HW_CTRL EQU 0x403000c0
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P0_HW_CTRL01__OFFSET
CYFLD_CTB_P0_HW_CTRL01__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P0_HW_CTRL01__SIZE
CYFLD_CTB_P0_HW_CTRL01__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P1_HW_CTRL01__OFFSET
CYFLD_CTB_P1_HW_CTRL01__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P1_HW_CTRL01__SIZE
CYFLD_CTB_P1_HW_CTRL01__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P2_HW_CTRL01__OFFSET
CYFLD_CTB_P2_HW_CTRL01__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P2_HW_CTRL01__SIZE
CYFLD_CTB_P2_HW_CTRL01__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P3_HW_CTRL01__OFFSET
CYFLD_CTB_P3_HW_CTRL01__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P3_HW_CTRL01__SIZE
CYFLD_CTB_P3_HW_CTRL01__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P4_HW_CTRL01__OFFSET
CYFLD_CTB_P4_HW_CTRL01__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P4_HW_CTRL01__SIZE
CYFLD_CTB_P4_HW_CTRL01__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P5_HW_CTRL01__OFFSET
CYFLD_CTB_P5_HW_CTRL01__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P5_HW_CTRL01__SIZE
CYFLD_CTB_P5_HW_CTRL01__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P6_HW_CTRL01__OFFSET
CYFLD_CTB_P6_HW_CTRL01__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P6_HW_CTRL01__SIZE
CYFLD_CTB_P6_HW_CTRL01__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P7_HW_CTRL01__OFFSET
CYFLD_CTB_P7_HW_CTRL01__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P7_HW_CTRL01__SIZE
CYFLD_CTB_P7_HW_CTRL01__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P0_HW_CTRL23__OFFSET
CYFLD_CTB_P0_HW_CTRL23__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P0_HW_CTRL23__SIZE
CYFLD_CTB_P0_HW_CTRL23__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P1_HW_CTRL23__OFFSET
CYFLD_CTB_P1_HW_CTRL23__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P1_HW_CTRL23__SIZE
CYFLD_CTB_P1_HW_CTRL23__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P2_HW_CTRL23__OFFSET
CYFLD_CTB_P2_HW_CTRL23__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P2_HW_CTRL23__SIZE
CYFLD_CTB_P2_HW_CTRL23__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P3_HW_CTRL23__OFFSET
CYFLD_CTB_P3_HW_CTRL23__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P3_HW_CTRL23__SIZE
CYFLD_CTB_P3_HW_CTRL23__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P4_HW_CTRL23__OFFSET
CYFLD_CTB_P4_HW_CTRL23__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P4_HW_CTRL23__SIZE
CYFLD_CTB_P4_HW_CTRL23__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P5_HW_CTRL23__OFFSET
CYFLD_CTB_P5_HW_CTRL23__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P5_HW_CTRL23__SIZE
CYFLD_CTB_P5_HW_CTRL23__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P6_HW_CTRL23__OFFSET
CYFLD_CTB_P6_HW_CTRL23__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P6_HW_CTRL23__SIZE
CYFLD_CTB_P6_HW_CTRL23__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P7_HW_CTRL23__OFFSET
CYFLD_CTB_P7_HW_CTRL23__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_P7_HW_CTRL23__SIZE
CYFLD_CTB_P7_HW_CTRL23__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_SARBUS0_HW_CTRL__OFFSET
CYFLD_CTB_SARBUS0_HW_CTRL__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_SARBUS0_HW_CTRL__SIZE
CYFLD_CTB_SARBUS0_HW_CTRL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_SARBUS1_HW_CTRL__OFFSET
CYFLD_CTB_SARBUS1_HW_CTRL__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_SARBUS1_HW_CTRL__SIZE
CYFLD_CTB_SARBUS1_HW_CTRL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_CTB_SW_STATUS
CYREG_CTB0_CTB_SW_STATUS EQU 0x403000c4
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P00_STAT__OFFSET
CYFLD_CTB_CB0_P00_STAT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P00_STAT__SIZE
CYFLD_CTB_CB0_P00_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P01_STAT__OFFSET
CYFLD_CTB_CB0_P01_STAT__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P01_STAT__SIZE
CYFLD_CTB_CB0_P01_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P02_STAT__OFFSET
CYFLD_CTB_CB0_P02_STAT__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P02_STAT__SIZE
CYFLD_CTB_CB0_P02_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P03_STAT__OFFSET
CYFLD_CTB_CB0_P03_STAT__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P03_STAT__SIZE
CYFLD_CTB_CB0_P03_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P04_STAT__OFFSET
CYFLD_CTB_CB0_P04_STAT__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P04_STAT__SIZE
CYFLD_CTB_CB0_P04_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P05_STAT__OFFSET
CYFLD_CTB_CB0_P05_STAT__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P05_STAT__SIZE
CYFLD_CTB_CB0_P05_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P06_STAT__OFFSET
CYFLD_CTB_CB0_P06_STAT__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P06_STAT__SIZE
CYFLD_CTB_CB0_P06_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P07_STAT__OFFSET
CYFLD_CTB_CB0_P07_STAT__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_P07_STAT__SIZE
CYFLD_CTB_CB0_P07_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P11_STAT__OFFSET
CYFLD_CTB_CB1_P11_STAT__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P11_STAT__SIZE
CYFLD_CTB_CB1_P11_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P13_STAT__OFFSET
CYFLD_CTB_CB1_P13_STAT__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P13_STAT__SIZE
CYFLD_CTB_CB1_P13_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P15_STAT__OFFSET
CYFLD_CTB_CB1_P15_STAT__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P15_STAT__SIZE
CYFLD_CTB_CB1_P15_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P17_STAT__OFFSET
CYFLD_CTB_CB1_P17_STAT__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_P17_STAT__SIZE
CYFLD_CTB_CB1_P17_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P20_STAT__OFFSET
CYFLD_CTB_CB2_P20_STAT__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P20_STAT__SIZE
CYFLD_CTB_CB2_P20_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P22_STAT__OFFSET
CYFLD_CTB_CB2_P22_STAT__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P22_STAT__SIZE
CYFLD_CTB_CB2_P22_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P24_STAT__OFFSET
CYFLD_CTB_CB2_P24_STAT__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P24_STAT__SIZE
CYFLD_CTB_CB2_P24_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P26_STAT__OFFSET
CYFLD_CTB_CB2_P26_STAT__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_P26_STAT__SIZE
CYFLD_CTB_CB2_P26_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P31_STAT__OFFSET
CYFLD_CTB_CB3_P31_STAT__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P31_STAT__SIZE
CYFLD_CTB_CB3_P31_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P33_STAT__OFFSET
CYFLD_CTB_CB3_P33_STAT__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P33_STAT__SIZE
CYFLD_CTB_CB3_P33_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P35_STAT__OFFSET
CYFLD_CTB_CB3_P35_STAT__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P35_STAT__SIZE
CYFLD_CTB_CB3_P35_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P37_STAT__OFFSET
CYFLD_CTB_CB3_P37_STAT__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_P37_STAT__SIZE
CYFLD_CTB_CB3_P37_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_G33_STAT__OFFSET
CYFLD_CTB_CB0_G33_STAT__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_G33_STAT__SIZE
CYFLD_CTB_CB0_G33_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_G43_STAT__OFFSET
CYFLD_CTB_CB1_G43_STAT__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_G43_STAT__SIZE
CYFLD_CTB_CB1_G43_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_G53_STAT__OFFSET
CYFLD_CTB_CB2_G53_STAT__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_G53_STAT__SIZE
CYFLD_CTB_CB2_G53_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_G63_STAT__OFFSET
CYFLD_CTB_CB3_G63_STAT__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_G63_STAT__SIZE
CYFLD_CTB_CB3_G63_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_G32_STAT__OFFSET
CYFLD_CTB_CB0_G32_STAT__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB0_G32_STAT__SIZE
CYFLD_CTB_CB0_G32_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_G41_STAT__OFFSET
CYFLD_CTB_CB1_G41_STAT__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB1_G41_STAT__SIZE
CYFLD_CTB_CB1_G41_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_G52_STAT__OFFSET
CYFLD_CTB_CB2_G52_STAT__OFFSET EQU 0x0000001a
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB2_G52_STAT__SIZE
CYFLD_CTB_CB2_G52_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_G61_STAT__OFFSET
CYFLD_CTB_CB3_G61_STAT__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_CB3_G61_STAT__SIZE
CYFLD_CTB_CB3_G61_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0O_D51_STAT__OFFSET
CYFLD_CTB_OA0O_D51_STAT__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0O_D51_STAT__SIZE
CYFLD_CTB_OA0O_D51_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D52_STAT__OFFSET
CYFLD_CTB_OA1O_D52_STAT__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D52_STAT__SIZE
CYFLD_CTB_OA1O_D52_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D62_STAT__OFFSET
CYFLD_CTB_OA1O_D62_STAT__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1O_D62_STAT__SIZE
CYFLD_CTB_OA1O_D62_STAT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA0_OFFSET_TRIM
CYREG_CTB0_OA0_OFFSET_TRIM EQU 0x40300f00
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_OFFSET_TRIM__OFFSET
CYFLD_CTB_OA0_OFFSET_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_OFFSET_TRIM__SIZE
CYFLD_CTB_OA0_OFFSET_TRIM__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM EQU 0x40300f04
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_SLOPE_OFFSET_TRIM__OFFSET
CYFLD_CTB_OA0_SLOPE_OFFSET_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_SLOPE_OFFSET_TRIM__SIZE
CYFLD_CTB_OA0_SLOPE_OFFSET_TRIM__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA0_COMP_TRIM
CYREG_CTB0_OA0_COMP_TRIM EQU 0x40300f08
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_COMP_TRIM__OFFSET
CYFLD_CTB_OA0_COMP_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA0_COMP_TRIM__SIZE
CYFLD_CTB_OA0_COMP_TRIM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA1_OFFSET_TRIM
CYREG_CTB0_OA1_OFFSET_TRIM EQU 0x40300f0c
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_OFFSET_TRIM__OFFSET
CYFLD_CTB_OA1_OFFSET_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_OFFSET_TRIM__SIZE
CYFLD_CTB_OA1_OFFSET_TRIM__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA1_SLOPE_OFFSET_TRIM
CYREG_CTB0_OA1_SLOPE_OFFSET_TRIM EQU 0x40300f10
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_SLOPE_OFFSET_TRIM__OFFSET
CYFLD_CTB_OA1_SLOPE_OFFSET_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_SLOPE_OFFSET_TRIM__SIZE
CYFLD_CTB_OA1_SLOPE_OFFSET_TRIM__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_OA1_COMP_TRIM
CYREG_CTB0_OA1_COMP_TRIM EQU 0x40300f14
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_COMP_TRIM__OFFSET
CYFLD_CTB_OA1_COMP_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_OA1_COMP_TRIM__SIZE
CYFLD_CTB_OA1_COMP_TRIM__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_CTB0_RMP_TRIM
CYREG_CTB0_RMP_TRIM EQU 0x40300f18
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RMP_TRIM__OFFSET
CYFLD_CTB_RMP_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CTB_RMP_TRIM__SIZE
CYFLD_CTB_RMP_TRIM__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYDEV_CTB1_BASE
CYDEV_CTB1_BASE EQU 0x40310000
    ENDIF
    IF :LNOT::DEF:CYDEV_CTB1_SIZE
CYDEV_CTB1_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_CTB_CTRL
CYREG_CTB1_CTB_CTRL EQU 0x40310000
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA_RES0_CTRL
CYREG_CTB1_OA_RES0_CTRL EQU 0x40310004
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA_RES1_CTRL
CYREG_CTB1_OA_RES1_CTRL EQU 0x40310008
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_COMP_STAT
CYREG_CTB1_COMP_STAT EQU 0x4031000c
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_INTR
CYREG_CTB1_INTR EQU 0x40310020
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_INTR_SET
CYREG_CTB1_INTR_SET EQU 0x40310024
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_INTR_MASK
CYREG_CTB1_INTR_MASK EQU 0x40310028
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_INTR_MASKED
CYREG_CTB1_INTR_MASKED EQU 0x4031002c
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA0_SW
CYREG_CTB1_OA0_SW EQU 0x40310080
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA0_SW_CLEAR
CYREG_CTB1_OA0_SW_CLEAR EQU 0x40310084
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA1_SW
CYREG_CTB1_OA1_SW EQU 0x40310088
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA1_SW_CLEAR
CYREG_CTB1_OA1_SW_CLEAR EQU 0x4031008c
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_CTBBUS_SW
CYREG_CTB1_CTBBUS_SW EQU 0x40310090
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_CTBBUS_SW_CLEAR
CYREG_CTB1_CTBBUS_SW_CLEAR EQU 0x40310094
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_CTB_SW_HW_CTRL
CYREG_CTB1_CTB_SW_HW_CTRL EQU 0x403100c0
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_CTB_SW_STATUS
CYREG_CTB1_CTB_SW_STATUS EQU 0x403100c4
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA0_OFFSET_TRIM
CYREG_CTB1_OA0_OFFSET_TRIM EQU 0x40310f00
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA0_SLOPE_OFFSET_TRIM
CYREG_CTB1_OA0_SLOPE_OFFSET_TRIM EQU 0x40310f04
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA0_COMP_TRIM
CYREG_CTB1_OA0_COMP_TRIM EQU 0x40310f08
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA1_OFFSET_TRIM
CYREG_CTB1_OA1_OFFSET_TRIM EQU 0x40310f0c
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM
CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM EQU 0x40310f10
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_OA1_COMP_TRIM
CYREG_CTB1_OA1_COMP_TRIM EQU 0x40310f14
    ENDIF
    IF :LNOT::DEF:CYREG_CTB1_RMP_TRIM
CYREG_CTB1_RMP_TRIM EQU 0x40310f18
    ENDIF
    IF :LNOT::DEF:CYDEV_UAB0_BASE
CYDEV_UAB0_BASE EQU 0x40340000
    ENDIF
    IF :LNOT::DEF:CYDEV_UAB0_SIZE
CYDEV_UAB0_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_UAB_CTRL
CYREG_UAB0_UAB_CTRL EQU 0x40340000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_ENABLED__OFFSET
CYFLD_UAB_ENABLED__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_ENABLED__SIZE
CYFLD_UAB_ENABLED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_INTR
CYREG_UAB0_INTR EQU 0x40340020
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP0__OFFSET
CYFLD_UAB_COMP0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP0__SIZE
CYFLD_UAB_COMP0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC0_EMPTY__OFFSET
CYFLD_UAB_VDAC0_EMPTY__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC0_EMPTY__SIZE
CYFLD_UAB_VDAC0_EMPTY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_RES__OFFSET
CYFLD_UAB_DC0_RES__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_RES__SIZE
CYFLD_UAB_DC0_RES__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP1__OFFSET
CYFLD_UAB_COMP1__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP1__SIZE
CYFLD_UAB_COMP1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC1_EMPTY__OFFSET
CYFLD_UAB_VDAC1_EMPTY__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC1_EMPTY__SIZE
CYFLD_UAB_VDAC1_EMPTY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_RES__OFFSET
CYFLD_UAB_DC1_RES__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_RES__SIZE
CYFLD_UAB_DC1_RES__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_INTR_SET
CYREG_UAB0_INTR_SET EQU 0x40340024
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP0_SET__OFFSET
CYFLD_UAB_COMP0_SET__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP0_SET__SIZE
CYFLD_UAB_COMP0_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC0_EMPTY_SET__OFFSET
CYFLD_UAB_VDAC0_EMPTY_SET__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC0_EMPTY_SET__SIZE
CYFLD_UAB_VDAC0_EMPTY_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_RES_SET__OFFSET
CYFLD_UAB_DC0_RES_SET__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_RES_SET__SIZE
CYFLD_UAB_DC0_RES_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP1_SET__OFFSET
CYFLD_UAB_COMP1_SET__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP1_SET__SIZE
CYFLD_UAB_COMP1_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC1_EMPTY_SET__OFFSET
CYFLD_UAB_VDAC1_EMPTY_SET__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC1_EMPTY_SET__SIZE
CYFLD_UAB_VDAC1_EMPTY_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_RES_SET__OFFSET
CYFLD_UAB_DC1_RES_SET__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_RES_SET__SIZE
CYFLD_UAB_DC1_RES_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_INTR_MASK
CYREG_UAB0_INTR_MASK EQU 0x40340028
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP0_MASK__OFFSET
CYFLD_UAB_COMP0_MASK__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP0_MASK__SIZE
CYFLD_UAB_COMP0_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC0_EMPTY_MASK__OFFSET
CYFLD_UAB_VDAC0_EMPTY_MASK__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC0_EMPTY_MASK__SIZE
CYFLD_UAB_VDAC0_EMPTY_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_RES_MASK__OFFSET
CYFLD_UAB_DC0_RES_MASK__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_RES_MASK__SIZE
CYFLD_UAB_DC0_RES_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP1_MASK__OFFSET
CYFLD_UAB_COMP1_MASK__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP1_MASK__SIZE
CYFLD_UAB_COMP1_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC1_EMPTY_MASK__OFFSET
CYFLD_UAB_VDAC1_EMPTY_MASK__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC1_EMPTY_MASK__SIZE
CYFLD_UAB_VDAC1_EMPTY_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_RES_MASK__OFFSET
CYFLD_UAB_DC1_RES_MASK__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_RES_MASK__SIZE
CYFLD_UAB_DC1_RES_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_INTR_MASKED
CYREG_UAB0_INTR_MASKED EQU 0x4034002c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP0_MASKED__OFFSET
CYFLD_UAB_COMP0_MASKED__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP0_MASKED__SIZE
CYFLD_UAB_COMP0_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC0_EMPTY_MASKED__OFFSET
CYFLD_UAB_VDAC0_EMPTY_MASKED__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC0_EMPTY_MASKED__SIZE
CYFLD_UAB_VDAC0_EMPTY_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_RES_MASKED__OFFSET
CYFLD_UAB_DC0_RES_MASKED__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_RES_MASKED__SIZE
CYFLD_UAB_DC0_RES_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP1_MASKED__OFFSET
CYFLD_UAB_COMP1_MASKED__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP1_MASKED__SIZE
CYFLD_UAB_COMP1_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC1_EMPTY_MASKED__OFFSET
CYFLD_UAB_VDAC1_EMPTY_MASKED__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VDAC1_EMPTY_MASKED__SIZE
CYFLD_UAB_VDAC1_EMPTY_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_RES_MASKED__OFFSET
CYFLD_UAB_DC1_RES_MASKED__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_RES_MASKED__SIZE
CYFLD_UAB_DC1_RES_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_OA0_CTRL
CYREG_UAB0_OA0_CTRL EQU 0x40340200
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_OA0_PWR__OFFSET
CYFLD_UAB_OA0_PWR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_OA0_PWR__SIZE
CYFLD_UAB_OA0_PWR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_OA0_PWR_OFF
CYVAL_UAB_OA0_PWR_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_OA0_PWR_LOW
CYVAL_UAB_OA0_PWR_LOW EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_OA0_PWR_MEDIUM
CYVAL_UAB_OA0_PWR_MEDIUM EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_OA0_PWR_HIGH
CYVAL_UAB_OA0_PWR_HIGH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP0_PWR__OFFSET
CYFLD_UAB_CMP0_PWR__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP0_PWR__SIZE
CYFLD_UAB_CMP0_PWR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP0_PWR_OFF
CYVAL_UAB_CMP0_PWR_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP0_PWR_LOW
CYVAL_UAB_CMP0_PWR_LOW EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP0_PWR_MEDIUM
CYVAL_UAB_CMP0_PWR_MEDIUM EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP0_PWR_HIGH
CYVAL_UAB_CMP0_PWR_HIGH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP0_EDGE__OFFSET
CYFLD_UAB_CMP0_EDGE__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP0_EDGE__SIZE
CYFLD_UAB_CMP0_EDGE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP0_EDGE_DISABLE
CYVAL_UAB_CMP0_EDGE_DISABLE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP0_EDGE_RISING
CYVAL_UAB_CMP0_EDGE_RISING EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP0_EDGE_FALLING
CYVAL_UAB_CMP0_EDGE_FALLING EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP0_EDGE_BOTH
CYVAL_UAB_CMP0_EDGE_BOTH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP0_DSI_LEVEL__OFFSET
CYFLD_UAB_CMP0_DSI_LEVEL__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP0_DSI_LEVEL__SIZE
CYFLD_UAB_CMP0_DSI_LEVEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CTRL0_SPARE__OFFSET
CYFLD_UAB_CTRL0_SPARE__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CTRL0_SPARE__SIZE
CYFLD_UAB_CTRL0_SPARE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF0_PWR__OFFSET
CYFLD_UAB_REF0_PWR__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF0_PWR__SIZE
CYFLD_UAB_REF0_PWR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF0_PTS__OFFSET
CYFLD_UAB_REF0_PTS__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF0_PTS__SIZE
CYFLD_UAB_REF0_PTS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND0_PWR__OFFSET
CYFLD_UAB_AGND0_PWR__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND0_PWR__SIZE
CYFLD_UAB_AGND0_PWR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND0_PTS__OFFSET
CYFLD_UAB_AGND0_PTS__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND0_PTS__SIZE
CYFLD_UAB_AGND0_PTS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_GG__OFFSET
CYFLD_UAB_SW_GG__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_GG__SIZE
CYFLD_UAB_SW_GG__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SPARE0_EN__OFFSET
CYFLD_UAB_SPARE0_EN__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SPARE0_EN__SIZE
CYFLD_UAB_SPARE0_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_H0_PWR__OFFSET
CYFLD_UAB_H0_PWR__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_H0_PWR__SIZE
CYFLD_UAB_H0_PWR__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_H0_PWR_NORMAL
CYVAL_UAB_H0_PWR_NORMAL EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_H0_PWR_ULTRA_LOW
CYVAL_UAB_H0_PWR_ULTRA_LOW EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_H0_PWR_ULTRA_HIGH
CYVAL_UAB_H0_PWR_ULTRA_HIGH EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_H0_PWR_Reserved
CYVAL_UAB_H0_PWR_Reserved EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_CAP_CTRL0
CYREG_UAB0_CAP_CTRL0 EQU 0x40340204
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB0_GND__OFFSET
CYFLD_UAB_CB0_GND__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB0_GND__SIZE
CYFLD_UAB_CB0_GND__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC0_GND__OFFSET
CYFLD_UAB_CC0_GND__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC0_GND__SIZE
CYFLD_UAB_CC0_GND__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_FRC0_SIGN_BIT__OFFSET
CYFLD_UAB_FRC0_SIGN_BIT__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_FRC0_SIGN_BIT__SIZE
CYFLD_UAB_FRC0_SIGN_BIT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DAC0_MODE_EN__OFFSET
CYFLD_UAB_DAC0_MODE_EN__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DAC0_MODE_EN__SIZE
CYFLD_UAB_DAC0_MODE_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DAC0_MODE__OFFSET
CYFLD_UAB_DAC0_MODE__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DAC0_MODE__SIZE
CYFLD_UAB_DAC0_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DAC0_MODE_UNSIGNED12
CYVAL_UAB_DAC0_MODE_UNSIGNED12 EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DAC0_MODE_VIRT_SIGNED12
CYVAL_UAB_DAC0_MODE_VIRT_SIGNED12 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DAC0_MODE_SIGNED13
CYVAL_UAB_DAC0_MODE_SIGNED13 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DAC0_MODE_RESERVED
CYVAL_UAB_DAC0_MODE_RESERVED EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_CAP_ABCF0_VAL
CYREG_UAB0_CAP_ABCF0_VAL EQU 0x40340208
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB0_VAL__OFFSET
CYFLD_UAB_CB0_VAL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB0_VAL__SIZE
CYFLD_UAB_CB0_VAL__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CA0_VAL__OFFSET
CYFLD_UAB_CA0_VAL__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CA0_VAL__SIZE
CYFLD_UAB_CA0_VAL__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SIGN0_VAL__OFFSET
CYFLD_UAB_SIGN0_VAL__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SIGN0_VAL__SIZE
CYFLD_UAB_SIGN0_VAL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB0_64__OFFSET
CYFLD_UAB_CB0_64__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB0_64__SIZE
CYFLD_UAB_CB0_64__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC0_VAL__OFFSET
CYFLD_UAB_CC0_VAL__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC0_VAL__SIZE
CYFLD_UAB_CC0_VAL__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF0_VAL__OFFSET
CYFLD_UAB_CF0_VAL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF0_VAL__SIZE
CYFLD_UAB_CF0_VAL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_CAP_AB0_VAL_NXT
CYREG_UAB0_CAP_AB0_VAL_NXT EQU 0x4034020c
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_CAP_CF0_VAL_NXT
CYREG_UAB0_CAP_CF0_VAL_NXT EQU 0x40340210
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC0_VAL_UPDATE__OFFSET
CYFLD_UAB_CC0_VAL_UPDATE__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC0_VAL_UPDATE__SIZE
CYFLD_UAB_CC0_VAL_UPDATE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF0_VAL_UPDATE__OFFSET
CYFLD_UAB_CF0_VAL_UPDATE__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF0_VAL_UPDATE__SIZE
CYFLD_UAB_CF0_VAL_UPDATE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_STARTUP_DELAY0
CYREG_UAB0_STARTUP_DELAY0 EQU 0x40340220
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STARTUP_DELAY__OFFSET
CYFLD_UAB_STARTUP_DELAY__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STARTUP_DELAY__SIZE
CYFLD_UAB_STARTUP_DELAY__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_ALIGN_MODE__OFFSET
CYFLD_UAB_ALIGN_MODE__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_ALIGN_MODE__SIZE
CYFLD_UAB_ALIGN_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SUBSAMPLE_CTRL0
CYREG_UAB0_SUBSAMPLE_CTRL0 EQU 0x40340224
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SUBSAMPLE__OFFSET
CYFLD_UAB_SUBSAMPLE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SUBSAMPLE__SIZE
CYFLD_UAB_SUBSAMPLE__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SUBSAMPLE_INIT__OFFSET
CYFLD_UAB_SUBSAMPLE_INIT__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SUBSAMPLE_INIT__SIZE
CYFLD_UAB_SUBSAMPLE_INIT__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_STATIC0
CYREG_UAB0_SW_STATIC0 EQU 0x40340230
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G00__OFFSET
CYFLD_UAB_SW_G00__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G00__SIZE
CYFLD_UAB_SW_G00__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G01__OFFSET
CYFLD_UAB_SW_G01__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G01__SIZE
CYFLD_UAB_SW_G01__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G02__OFFSET
CYFLD_UAB_SW_G02__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G02__SIZE
CYFLD_UAB_SW_G02__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G03__OFFSET
CYFLD_UAB_SW_G03__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G03__SIZE
CYFLD_UAB_SW_G03__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R0G__OFFSET
CYFLD_UAB_SW_R0G__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R0G__SIZE
CYFLD_UAB_SW_R0G__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0G__OFFSET
CYFLD_UAB_SW_G0G__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0G__SIZE
CYFLD_UAB_SW_G0G__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R0T__OFFSET
CYFLD_UAB_SW_R0T__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R0T__SIZE
CYFLD_UAB_SW_R0T__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0T__OFFSET
CYFLD_UAB_SW_G0T__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0T__SIZE
CYFLD_UAB_SW_G0T__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_Q0T__OFFSET
CYFLD_UAB_SW_Q0T__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_Q0T__SIZE
CYFLD_UAB_SW_Q0T__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_EARLY_P0S__OFFSET
CYFLD_UAB_EARLY_P0S__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_EARLY_P0S__SIZE
CYFLD_UAB_EARLY_P0S__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_EARLY_P0O__OFFSET
CYFLD_UAB_EARLY_P0O__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_EARLY_P0O__SIZE
CYFLD_UAB_EARLY_P0O__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_RMB0_BITS__OFFSET
CYFLD_UAB_RMB0_BITS__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_RMB0_BITS__SIZE
CYFLD_UAB_RMB0_BITS__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STRB_RST0_SEL__OFFSET
CYFLD_UAB_STRB_RST0_SEL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STRB_RST0_SEL__SIZE
CYFLD_UAB_STRB_RST0_SEL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STRB_RST0_EN__OFFSET
CYFLD_UAB_STRB_RST0_EN__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STRB_RST0_EN__SIZE
CYFLD_UAB_STRB_RST0_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_MODBIT_SRC0
CYREG_UAB0_SW_MODBIT_SRC0 EQU 0x40340234
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_MODBIT0_SRC0_SEL__OFFSET
CYFLD_UAB_MODBIT0_SRC0_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_MODBIT0_SRC0_SEL__SIZE
CYFLD_UAB_MODBIT0_SRC0_SEL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_MODBIT1_SRC0_SEL__OFFSET
CYFLD_UAB_MODBIT1_SRC0_SEL__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_MODBIT1_SRC0_SEL__SIZE
CYFLD_UAB_MODBIT1_SRC0_SEL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CA0_IN0
CYREG_UAB0_SW_CA0_IN0 EQU 0x40340240
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A00_CMP__OFFSET
CYFLD_UAB_SW_A00_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A00_CMP__SIZE
CYFLD_UAB_SW_A00_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A01_CMP__OFFSET
CYFLD_UAB_SW_A01_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A01_CMP__SIZE
CYFLD_UAB_SW_A01_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A02_CMP__OFFSET
CYFLD_UAB_SW_A02_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A02_CMP__SIZE
CYFLD_UAB_SW_A02_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A03_CMP__OFFSET
CYFLD_UAB_SW_A03_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A03_CMP__SIZE
CYFLD_UAB_SW_A03_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A0P__OFFSET
CYFLD_UAB_SW_A0P__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A0P__SIZE
CYFLD_UAB_SW_A0P__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A0Q__OFFSET
CYFLD_UAB_SW_A0Q__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A0Q__SIZE
CYFLD_UAB_SW_A0Q__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CA0_IN1
CYREG_UAB0_SW_CA0_IN1 EQU 0x40340244
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_AA__OFFSET
CYFLD_UAB_SW_AA__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_AA__SIZE
CYFLD_UAB_SW_AA__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A0R_CMP__OFFSET
CYFLD_UAB_SW_A0R_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A0R_CMP__SIZE
CYFLD_UAB_SW_A0R_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A0G_CMP__OFFSET
CYFLD_UAB_SW_A0G_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A0G_CMP__SIZE
CYFLD_UAB_SW_A0G_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A0V_CMP__OFFSET
CYFLD_UAB_SW_A0V_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A0V_CMP__SIZE
CYFLD_UAB_SW_A0V_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CA0_TOP
CYREG_UAB0_SW_CA0_TOP EQU 0x40340248
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R0A_CMP__OFFSET
CYFLD_UAB_SW_R0A_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R0A_CMP__SIZE
CYFLD_UAB_SW_R0A_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0A_CMP__OFFSET
CYFLD_UAB_SW_G0A_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0A_CMP__SIZE
CYFLD_UAB_SW_G0A_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V0A_CMP__OFFSET
CYFLD_UAB_SW_V0A_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V0A_CMP__SIZE
CYFLD_UAB_SW_V0A_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S0A__OFFSET
CYFLD_UAB_SW_S0A__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S0A__SIZE
CYFLD_UAB_SW_S0A__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CB0_IN0
CYREG_UAB0_SW_CB0_IN0 EQU 0x40340250
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B00_CMP__OFFSET
CYFLD_UAB_SW_B00_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B00_CMP__SIZE
CYFLD_UAB_SW_B00_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B01_CMP__OFFSET
CYFLD_UAB_SW_B01_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B01_CMP__SIZE
CYFLD_UAB_SW_B01_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B02_CMP__OFFSET
CYFLD_UAB_SW_B02_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B02_CMP__SIZE
CYFLD_UAB_SW_B02_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B03_CMP__OFFSET
CYFLD_UAB_SW_B03_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B03_CMP__SIZE
CYFLD_UAB_SW_B03_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B0P__OFFSET
CYFLD_UAB_SW_B0P__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B0P__SIZE
CYFLD_UAB_SW_B0P__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B0Q__OFFSET
CYFLD_UAB_SW_B0Q__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B0Q__SIZE
CYFLD_UAB_SW_B0Q__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CB0_IN1
CYREG_UAB0_SW_CB0_IN1 EQU 0x40340254
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_BB__OFFSET
CYFLD_UAB_SW_BB__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_BB__SIZE
CYFLD_UAB_SW_BB__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B0R_CMP__OFFSET
CYFLD_UAB_SW_B0R_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B0R_CMP__SIZE
CYFLD_UAB_SW_B0R_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B0G_CMP__OFFSET
CYFLD_UAB_SW_B0G_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B0G_CMP__SIZE
CYFLD_UAB_SW_B0G_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B0V_CMP__OFFSET
CYFLD_UAB_SW_B0V_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B0V_CMP__SIZE
CYFLD_UAB_SW_B0V_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CB0_TOP
CYREG_UAB0_SW_CB0_TOP EQU 0x40340258
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R0B_CMP__OFFSET
CYFLD_UAB_SW_R0B_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R0B_CMP__SIZE
CYFLD_UAB_SW_R0B_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0B_CMP__OFFSET
CYFLD_UAB_SW_G0B_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0B_CMP__SIZE
CYFLD_UAB_SW_G0B_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V0B_CMP__OFFSET
CYFLD_UAB_SW_V0B_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V0B_CMP__SIZE
CYFLD_UAB_SW_V0B_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_T0B__OFFSET
CYFLD_UAB_SW_T0B__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_T0B__SIZE
CYFLD_UAB_SW_T0B__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S0B__OFFSET
CYFLD_UAB_SW_S0B__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S0B__SIZE
CYFLD_UAB_SW_S0B__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CC0_IN0
CYREG_UAB0_SW_CC0_IN0 EQU 0x40340260
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C00_CMP__OFFSET
CYFLD_UAB_SW_C00_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C00_CMP__SIZE
CYFLD_UAB_SW_C00_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C01_CMP__OFFSET
CYFLD_UAB_SW_C01_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C01_CMP__SIZE
CYFLD_UAB_SW_C01_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C02_CMP__OFFSET
CYFLD_UAB_SW_C02_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C02_CMP__SIZE
CYFLD_UAB_SW_C02_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C03_CMP__OFFSET
CYFLD_UAB_SW_C03_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C03_CMP__SIZE
CYFLD_UAB_SW_C03_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C0P__OFFSET
CYFLD_UAB_SW_C0P__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C0P__SIZE
CYFLD_UAB_SW_C0P__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C0Q__OFFSET
CYFLD_UAB_SW_C0Q__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C0Q__SIZE
CYFLD_UAB_SW_C0Q__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CC0_IN1
CYREG_UAB0_SW_CC0_IN1 EQU 0x40340264
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_CC__OFFSET
CYFLD_UAB_SW_CC__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_CC__SIZE
CYFLD_UAB_SW_CC__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C0R_CMP__OFFSET
CYFLD_UAB_SW_C0R_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C0R_CMP__SIZE
CYFLD_UAB_SW_C0R_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C0G_CMP__OFFSET
CYFLD_UAB_SW_C0G_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C0G_CMP__SIZE
CYFLD_UAB_SW_C0G_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C0V_CMP__OFFSET
CYFLD_UAB_SW_C0V_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C0V_CMP__SIZE
CYFLD_UAB_SW_C0V_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CC0_TOP
CYREG_UAB0_SW_CC0_TOP EQU 0x40340268
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R0C_CMP__OFFSET
CYFLD_UAB_SW_R0C_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R0C_CMP__SIZE
CYFLD_UAB_SW_R0C_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0C_CMP__OFFSET
CYFLD_UAB_SW_G0C_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0C_CMP__SIZE
CYFLD_UAB_SW_G0C_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V0C_CMP__OFFSET
CYFLD_UAB_SW_V0C_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V0C_CMP__SIZE
CYFLD_UAB_SW_V0C_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_T0C__OFFSET
CYFLD_UAB_SW_T0C__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_T0C__SIZE
CYFLD_UAB_SW_T0C__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S0C__OFFSET
CYFLD_UAB_SW_S0C__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S0C__SIZE
CYFLD_UAB_SW_S0C__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S10__OFFSET
CYFLD_UAB_SW_S10__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S10__SIZE
CYFLD_UAB_SW_S10__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CF0_BOT
CYREG_UAB0_SW_CF0_BOT EQU 0x4034026c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0F__OFFSET
CYFLD_UAB_SW_G0F__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G0F__SIZE
CYFLD_UAB_SW_G0F__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_P0F__OFFSET
CYFLD_UAB_SW_P0F__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_P0F__SIZE
CYFLD_UAB_SW_P0F__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_P0S__OFFSET
CYFLD_UAB_SW_P0S__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_P0S__SIZE
CYFLD_UAB_SW_P0S__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_P0O__OFFSET
CYFLD_UAB_SW_P0O__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_P0O__SIZE
CYFLD_UAB_SW_P0O__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_OTHER0
CYREG_UAB0_SW_OTHER0 EQU 0x40340270
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP0_FF__OFFSET
CYFLD_UAB_CMP0_FF__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP0_FF__SIZE
CYFLD_UAB_CMP0_FF__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VALID0__OFFSET
CYFLD_UAB_VALID0__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VALID0__SIZE
CYFLD_UAB_VALID0__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TRIG0_OUT__OFFSET
CYFLD_UAB_TRIG0_OUT__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TRIG0_OUT__SIZE
CYFLD_UAB_TRIG0_OUT__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STROBE_SW0__OFFSET
CYFLD_UAB_STROBE_SW0__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STROBE_SW0__SIZE
CYFLD_UAB_STROBE_SW0__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STROBE_RST0__OFFSET
CYFLD_UAB_STROBE_RST0__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STROBE_RST0__SIZE
CYFLD_UAB_STROBE_RST0__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_BOOST_CTRL0
CYREG_UAB0_SW_BOOST_CTRL0 EQU 0x40340274
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CA0_BOOST__OFFSET
CYFLD_UAB_CA0_BOOST__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CA0_BOOST__SIZE
CYFLD_UAB_CA0_BOOST__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB0_BOOST__OFFSET
CYFLD_UAB_CB0_BOOST__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB0_BOOST__SIZE
CYFLD_UAB_CB0_BOOST__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC0_BOOST__OFFSET
CYFLD_UAB_CC0_BOOST__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC0_BOOST__SIZE
CYFLD_UAB_CC0_BOOST__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF0_BOOST__OFFSET
CYFLD_UAB_CF0_BOOST__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF0_BOOST__SIZE
CYFLD_UAB_CF0_BOOST__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SUM0_BOOST__OFFSET
CYFLD_UAB_SUM0_BOOST__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SUM0_BOOST__SIZE
CYFLD_UAB_SUM0_BOOST__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_PUMP0_WAVE__OFFSET
CYFLD_UAB_PUMP0_WAVE__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_PUMP0_WAVE__SIZE
CYFLD_UAB_PUMP0_WAVE__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM0_CTRL
CYREG_UAB0_SRAM0_CTRL EQU 0x40340278
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_LAST_STEP__OFFSET
CYFLD_UAB_LAST_STEP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_LAST_STEP__SIZE
CYFLD_UAB_LAST_STEP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TRIG_SEL0__OFFSET
CYFLD_UAB_TRIG_SEL0__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TRIG_SEL0__SIZE
CYFLD_UAB_TRIG_SEL0__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TRIGGER_EN__OFFSET
CYFLD_UAB_TRIGGER_EN__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TRIGGER_EN__SIZE
CYFLD_UAB_TRIGGER_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_RUN__OFFSET
CYFLD_UAB_RUN__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_RUN__SIZE
CYFLD_UAB_RUN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_STAT0
CYREG_UAB0_STAT0 EQU 0x4034027c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CURR_STEP__OFFSET
CYFLD_UAB_CURR_STEP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CURR_STEP__SIZE
CYFLD_UAB_CURR_STEP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP__OFFSET
CYFLD_UAB_COMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_COMP__SIZE
CYFLD_UAB_COMP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CURR_SUBSAMPLE__OFFSET
CYFLD_UAB_CURR_SUBSAMPLE__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CURR_SUBSAMPLE__SIZE
CYFLD_UAB_CURR_SUBSAMPLE__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM00
CYREG_UAB0_SRAM00 EQU 0x40340280
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_WAVE_STEP__OFFSET
CYFLD_UAB_WAVE_STEP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_WAVE_STEP__SIZE
CYFLD_UAB_WAVE_STEP__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM01
CYREG_UAB0_SRAM01 EQU 0x40340284
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM02
CYREG_UAB0_SRAM02 EQU 0x40340288
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM03
CYREG_UAB0_SRAM03 EQU 0x4034028c
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM04
CYREG_UAB0_SRAM04 EQU 0x40340290
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM05
CYREG_UAB0_SRAM05 EQU 0x40340294
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM06
CYREG_UAB0_SRAM06 EQU 0x40340298
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM07
CYREG_UAB0_SRAM07 EQU 0x4034029c
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM08
CYREG_UAB0_SRAM08 EQU 0x403402a0
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM09
CYREG_UAB0_SRAM09 EQU 0x403402a4
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM010
CYREG_UAB0_SRAM010 EQU 0x403402a8
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM011
CYREG_UAB0_SRAM011 EQU 0x403402ac
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM012
CYREG_UAB0_SRAM012 EQU 0x403402b0
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM013
CYREG_UAB0_SRAM013 EQU 0x403402b4
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM014
CYREG_UAB0_SRAM014 EQU 0x403402b8
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM015
CYREG_UAB0_SRAM015 EQU 0x403402bc
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_OA1_CTRL
CYREG_UAB0_OA1_CTRL EQU 0x40340300
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_OA1_PWR__OFFSET
CYFLD_UAB_OA1_PWR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_OA1_PWR__SIZE
CYFLD_UAB_OA1_PWR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_OA1_PWR_OFF
CYVAL_UAB_OA1_PWR_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_OA1_PWR_LOW
CYVAL_UAB_OA1_PWR_LOW EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_OA1_PWR_MEDIUM
CYVAL_UAB_OA1_PWR_MEDIUM EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_OA1_PWR_HIGH
CYVAL_UAB_OA1_PWR_HIGH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP1_PWR__OFFSET
CYFLD_UAB_CMP1_PWR__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP1_PWR__SIZE
CYFLD_UAB_CMP1_PWR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP1_PWR_OFF
CYVAL_UAB_CMP1_PWR_OFF EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP1_PWR_LOW
CYVAL_UAB_CMP1_PWR_LOW EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP1_PWR_MEDIUM
CYVAL_UAB_CMP1_PWR_MEDIUM EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP1_PWR_HIGH
CYVAL_UAB_CMP1_PWR_HIGH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP1_EDGE__OFFSET
CYFLD_UAB_CMP1_EDGE__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP1_EDGE__SIZE
CYFLD_UAB_CMP1_EDGE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP1_EDGE_DISABLE
CYVAL_UAB_CMP1_EDGE_DISABLE EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP1_EDGE_RISING
CYVAL_UAB_CMP1_EDGE_RISING EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP1_EDGE_FALLING
CYVAL_UAB_CMP1_EDGE_FALLING EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_CMP1_EDGE_BOTH
CYVAL_UAB_CMP1_EDGE_BOTH EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP1_DSI_LEVEL__OFFSET
CYFLD_UAB_CMP1_DSI_LEVEL__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP1_DSI_LEVEL__SIZE
CYFLD_UAB_CMP1_DSI_LEVEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CTRL1_SPARE__OFFSET
CYFLD_UAB_CTRL1_SPARE__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CTRL1_SPARE__SIZE
CYFLD_UAB_CTRL1_SPARE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF1_PWR__OFFSET
CYFLD_UAB_REF1_PWR__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF1_PWR__SIZE
CYFLD_UAB_REF1_PWR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF1_PTS__OFFSET
CYFLD_UAB_REF1_PTS__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF1_PTS__SIZE
CYFLD_UAB_REF1_PTS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND1_PWR__OFFSET
CYFLD_UAB_AGND1_PWR__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND1_PWR__SIZE
CYFLD_UAB_AGND1_PWR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND1_PTS__OFFSET
CYFLD_UAB_AGND1_PTS__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND1_PTS__SIZE
CYFLD_UAB_AGND1_PTS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_RR__OFFSET
CYFLD_UAB_SW_RR__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_RR__SIZE
CYFLD_UAB_SW_RR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SPARE1_EN__OFFSET
CYFLD_UAB_SPARE1_EN__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SPARE1_EN__SIZE
CYFLD_UAB_SPARE1_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_H1_PWR__OFFSET
CYFLD_UAB_H1_PWR__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_H1_PWR__SIZE
CYFLD_UAB_H1_PWR__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_H1_PWR_NORMAL
CYVAL_UAB_H1_PWR_NORMAL EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_H1_PWR_ULTRA_LOW
CYVAL_UAB_H1_PWR_ULTRA_LOW EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_H1_PWR_ULTRA_HIGH
CYVAL_UAB_H1_PWR_ULTRA_HIGH EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_H1_PWR_Reserved
CYVAL_UAB_H1_PWR_Reserved EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_CAP_CTRL1
CYREG_UAB0_CAP_CTRL1 EQU 0x40340304
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB1_GND__OFFSET
CYFLD_UAB_CB1_GND__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB1_GND__SIZE
CYFLD_UAB_CB1_GND__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC1_GND__OFFSET
CYFLD_UAB_CC1_GND__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC1_GND__SIZE
CYFLD_UAB_CC1_GND__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_FRC1_SIGN_BIT__OFFSET
CYFLD_UAB_FRC1_SIGN_BIT__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_FRC1_SIGN_BIT__SIZE
CYFLD_UAB_FRC1_SIGN_BIT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DAC1_MODE_EN__OFFSET
CYFLD_UAB_DAC1_MODE_EN__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DAC1_MODE_EN__SIZE
CYFLD_UAB_DAC1_MODE_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DAC1_MODE__OFFSET
CYFLD_UAB_DAC1_MODE__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DAC1_MODE__SIZE
CYFLD_UAB_DAC1_MODE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DAC1_MODE_UNSIGNED12
CYVAL_UAB_DAC1_MODE_UNSIGNED12 EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DAC1_MODE_VIRT_SIGNED12
CYVAL_UAB_DAC1_MODE_VIRT_SIGNED12 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DAC1_MODE_SIGNED13
CYVAL_UAB_DAC1_MODE_SIGNED13 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DAC1_MODE_RESERVED
CYVAL_UAB_DAC1_MODE_RESERVED EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_CAP_ABCF1_VAL
CYREG_UAB0_CAP_ABCF1_VAL EQU 0x40340308
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB1_VAL__OFFSET
CYFLD_UAB_CB1_VAL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB1_VAL__SIZE
CYFLD_UAB_CB1_VAL__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CA1_VAL__OFFSET
CYFLD_UAB_CA1_VAL__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CA1_VAL__SIZE
CYFLD_UAB_CA1_VAL__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SIGN1_VAL__OFFSET
CYFLD_UAB_SIGN1_VAL__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SIGN1_VAL__SIZE
CYFLD_UAB_SIGN1_VAL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB1_64__OFFSET
CYFLD_UAB_CB1_64__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB1_64__SIZE
CYFLD_UAB_CB1_64__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC1_VAL__OFFSET
CYFLD_UAB_CC1_VAL__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC1_VAL__SIZE
CYFLD_UAB_CC1_VAL__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF1_VAL__OFFSET
CYFLD_UAB_CF1_VAL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF1_VAL__SIZE
CYFLD_UAB_CF1_VAL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_CAP_AB1_VAL_NXT
CYREG_UAB0_CAP_AB1_VAL_NXT EQU 0x4034030c
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_CAP_CF1_VAL_NXT
CYREG_UAB0_CAP_CF1_VAL_NXT EQU 0x40340310
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC1_VAL_UPDATE__OFFSET
CYFLD_UAB_CC1_VAL_UPDATE__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC1_VAL_UPDATE__SIZE
CYFLD_UAB_CC1_VAL_UPDATE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF1_VAL_UPDATE__OFFSET
CYFLD_UAB_CF1_VAL_UPDATE__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF1_VAL_UPDATE__SIZE
CYFLD_UAB_CF1_VAL_UPDATE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_STARTUP_DELAY1
CYREG_UAB0_STARTUP_DELAY1 EQU 0x40340320
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SUBSAMPLE_CTRL1
CYREG_UAB0_SUBSAMPLE_CTRL1 EQU 0x40340324
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_STATIC1
CYREG_UAB0_SW_STATIC1 EQU 0x40340330
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G10__OFFSET
CYFLD_UAB_SW_G10__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G10__SIZE
CYFLD_UAB_SW_G10__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G11__OFFSET
CYFLD_UAB_SW_G11__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G11__SIZE
CYFLD_UAB_SW_G11__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G12__OFFSET
CYFLD_UAB_SW_G12__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G12__SIZE
CYFLD_UAB_SW_G12__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G13__OFFSET
CYFLD_UAB_SW_G13__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G13__SIZE
CYFLD_UAB_SW_G13__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R1G__OFFSET
CYFLD_UAB_SW_R1G__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R1G__SIZE
CYFLD_UAB_SW_R1G__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1G__OFFSET
CYFLD_UAB_SW_G1G__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1G__SIZE
CYFLD_UAB_SW_G1G__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R1T__OFFSET
CYFLD_UAB_SW_R1T__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R1T__SIZE
CYFLD_UAB_SW_R1T__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1T__OFFSET
CYFLD_UAB_SW_G1T__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1T__SIZE
CYFLD_UAB_SW_G1T__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_P1T__OFFSET
CYFLD_UAB_SW_P1T__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_P1T__SIZE
CYFLD_UAB_SW_P1T__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_EARLY_Q1S__OFFSET
CYFLD_UAB_EARLY_Q1S__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_EARLY_Q1S__SIZE
CYFLD_UAB_EARLY_Q1S__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_EARLY_Q1O__OFFSET
CYFLD_UAB_EARLY_Q1O__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_EARLY_Q1O__SIZE
CYFLD_UAB_EARLY_Q1O__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_RMB1_BITS__OFFSET
CYFLD_UAB_RMB1_BITS__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_RMB1_BITS__SIZE
CYFLD_UAB_RMB1_BITS__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STRB_RST1_SEL__OFFSET
CYFLD_UAB_STRB_RST1_SEL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STRB_RST1_SEL__SIZE
CYFLD_UAB_STRB_RST1_SEL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STRB_RST1_EN__OFFSET
CYFLD_UAB_STRB_RST1_EN__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STRB_RST1_EN__SIZE
CYFLD_UAB_STRB_RST1_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_MODBIT_SRC1
CYREG_UAB0_SW_MODBIT_SRC1 EQU 0x40340334
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_MODBIT0_SRC1_SEL__OFFSET
CYFLD_UAB_MODBIT0_SRC1_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_MODBIT0_SRC1_SEL__SIZE
CYFLD_UAB_MODBIT0_SRC1_SEL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_MODBIT1_SRC1_SEL__OFFSET
CYFLD_UAB_MODBIT1_SRC1_SEL__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_MODBIT1_SRC1_SEL__SIZE
CYFLD_UAB_MODBIT1_SRC1_SEL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CA1_IN0
CYREG_UAB0_SW_CA1_IN0 EQU 0x40340340
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A10_CMP__OFFSET
CYFLD_UAB_SW_A10_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A10_CMP__SIZE
CYFLD_UAB_SW_A10_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A11_CMP__OFFSET
CYFLD_UAB_SW_A11_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A11_CMP__SIZE
CYFLD_UAB_SW_A11_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A12_CMP__OFFSET
CYFLD_UAB_SW_A12_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A12_CMP__SIZE
CYFLD_UAB_SW_A12_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A13_CMP__OFFSET
CYFLD_UAB_SW_A13_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A13_CMP__SIZE
CYFLD_UAB_SW_A13_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A1P__OFFSET
CYFLD_UAB_SW_A1P__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A1P__SIZE
CYFLD_UAB_SW_A1P__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A1Q__OFFSET
CYFLD_UAB_SW_A1Q__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A1Q__SIZE
CYFLD_UAB_SW_A1Q__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CA1_IN1
CYREG_UAB0_SW_CA1_IN1 EQU 0x40340344
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A1R_CMP__OFFSET
CYFLD_UAB_SW_A1R_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A1R_CMP__SIZE
CYFLD_UAB_SW_A1R_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A1G_CMP__OFFSET
CYFLD_UAB_SW_A1G_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A1G_CMP__SIZE
CYFLD_UAB_SW_A1G_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A1V_CMP__OFFSET
CYFLD_UAB_SW_A1V_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_A1V_CMP__SIZE
CYFLD_UAB_SW_A1V_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CA1_TOP
CYREG_UAB0_SW_CA1_TOP EQU 0x40340348
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R1A_CMP__OFFSET
CYFLD_UAB_SW_R1A_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R1A_CMP__SIZE
CYFLD_UAB_SW_R1A_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1A_CMP__OFFSET
CYFLD_UAB_SW_G1A_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1A_CMP__SIZE
CYFLD_UAB_SW_G1A_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V1A_CMP__OFFSET
CYFLD_UAB_SW_V1A_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V1A_CMP__SIZE
CYFLD_UAB_SW_V1A_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S1A__OFFSET
CYFLD_UAB_SW_S1A__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S1A__SIZE
CYFLD_UAB_SW_S1A__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CB1_IN0
CYREG_UAB0_SW_CB1_IN0 EQU 0x40340350
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B10_CMP__OFFSET
CYFLD_UAB_SW_B10_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B10_CMP__SIZE
CYFLD_UAB_SW_B10_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B11_CMP__OFFSET
CYFLD_UAB_SW_B11_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B11_CMP__SIZE
CYFLD_UAB_SW_B11_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B12_CMP__OFFSET
CYFLD_UAB_SW_B12_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B12_CMP__SIZE
CYFLD_UAB_SW_B12_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B13_CMP__OFFSET
CYFLD_UAB_SW_B13_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B13_CMP__SIZE
CYFLD_UAB_SW_B13_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B1P__OFFSET
CYFLD_UAB_SW_B1P__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B1P__SIZE
CYFLD_UAB_SW_B1P__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B1Q__OFFSET
CYFLD_UAB_SW_B1Q__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B1Q__SIZE
CYFLD_UAB_SW_B1Q__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CB1_IN1
CYREG_UAB0_SW_CB1_IN1 EQU 0x40340354
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B1R_CMP__OFFSET
CYFLD_UAB_SW_B1R_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B1R_CMP__SIZE
CYFLD_UAB_SW_B1R_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B1G_CMP__OFFSET
CYFLD_UAB_SW_B1G_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B1G_CMP__SIZE
CYFLD_UAB_SW_B1G_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B1V_CMP__OFFSET
CYFLD_UAB_SW_B1V_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_B1V_CMP__SIZE
CYFLD_UAB_SW_B1V_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CB1_TOP
CYREG_UAB0_SW_CB1_TOP EQU 0x40340358
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R1B_CMP__OFFSET
CYFLD_UAB_SW_R1B_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R1B_CMP__SIZE
CYFLD_UAB_SW_R1B_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1B_CMP__OFFSET
CYFLD_UAB_SW_G1B_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1B_CMP__SIZE
CYFLD_UAB_SW_G1B_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V1B_CMP__OFFSET
CYFLD_UAB_SW_V1B_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V1B_CMP__SIZE
CYFLD_UAB_SW_V1B_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_T1B__OFFSET
CYFLD_UAB_SW_T1B__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_T1B__SIZE
CYFLD_UAB_SW_T1B__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S1B__OFFSET
CYFLD_UAB_SW_S1B__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S1B__SIZE
CYFLD_UAB_SW_S1B__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CC1_IN0
CYREG_UAB0_SW_CC1_IN0 EQU 0x40340360
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C10_CMP__OFFSET
CYFLD_UAB_SW_C10_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C10_CMP__SIZE
CYFLD_UAB_SW_C10_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C11_CMP__OFFSET
CYFLD_UAB_SW_C11_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C11_CMP__SIZE
CYFLD_UAB_SW_C11_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C12_CMP__OFFSET
CYFLD_UAB_SW_C12_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C12_CMP__SIZE
CYFLD_UAB_SW_C12_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C13_CMP__OFFSET
CYFLD_UAB_SW_C13_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C13_CMP__SIZE
CYFLD_UAB_SW_C13_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C1P__OFFSET
CYFLD_UAB_SW_C1P__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C1P__SIZE
CYFLD_UAB_SW_C1P__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C1Q__OFFSET
CYFLD_UAB_SW_C1Q__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C1Q__SIZE
CYFLD_UAB_SW_C1Q__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CC1_IN1
CYREG_UAB0_SW_CC1_IN1 EQU 0x40340364
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C1R_CMP__OFFSET
CYFLD_UAB_SW_C1R_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C1R_CMP__SIZE
CYFLD_UAB_SW_C1R_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C1G_CMP__OFFSET
CYFLD_UAB_SW_C1G_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C1G_CMP__SIZE
CYFLD_UAB_SW_C1G_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C1V_CMP__OFFSET
CYFLD_UAB_SW_C1V_CMP__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_C1V_CMP__SIZE
CYFLD_UAB_SW_C1V_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CC1_TOP
CYREG_UAB0_SW_CC1_TOP EQU 0x40340368
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R1C_CMP__OFFSET
CYFLD_UAB_SW_R1C_CMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_R1C_CMP__SIZE
CYFLD_UAB_SW_R1C_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1C_CMP__OFFSET
CYFLD_UAB_SW_G1C_CMP__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1C_CMP__SIZE
CYFLD_UAB_SW_G1C_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V1C_CMP__OFFSET
CYFLD_UAB_SW_V1C_CMP__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_V1C_CMP__SIZE
CYFLD_UAB_SW_V1C_CMP__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_T1C__OFFSET
CYFLD_UAB_SW_T1C__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_T1C__SIZE
CYFLD_UAB_SW_T1C__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S1C__OFFSET
CYFLD_UAB_SW_S1C__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S1C__SIZE
CYFLD_UAB_SW_S1C__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S01__OFFSET
CYFLD_UAB_SW_S01__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_S01__SIZE
CYFLD_UAB_SW_S01__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_CF1_BOT
CYREG_UAB0_SW_CF1_BOT EQU 0x4034036c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1F__OFFSET
CYFLD_UAB_SW_G1F__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_G1F__SIZE
CYFLD_UAB_SW_G1F__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_Q1F__OFFSET
CYFLD_UAB_SW_Q1F__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_Q1F__SIZE
CYFLD_UAB_SW_Q1F__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_Q1S__OFFSET
CYFLD_UAB_SW_Q1S__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_Q1S__SIZE
CYFLD_UAB_SW_Q1S__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_Q1O__OFFSET
CYFLD_UAB_SW_Q1O__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SW_Q1O__SIZE
CYFLD_UAB_SW_Q1O__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_OTHER1
CYREG_UAB0_SW_OTHER1 EQU 0x40340370
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP1_FF__OFFSET
CYFLD_UAB_CMP1_FF__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CMP1_FF__SIZE
CYFLD_UAB_CMP1_FF__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VALID1__OFFSET
CYFLD_UAB_VALID1__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_VALID1__SIZE
CYFLD_UAB_VALID1__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TRIG1_OUT__OFFSET
CYFLD_UAB_TRIG1_OUT__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TRIG1_OUT__SIZE
CYFLD_UAB_TRIG1_OUT__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STROBE_SW1__OFFSET
CYFLD_UAB_STROBE_SW1__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STROBE_SW1__SIZE
CYFLD_UAB_STROBE_SW1__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STROBE_RST1__OFFSET
CYFLD_UAB_STROBE_RST1__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_STROBE_RST1__SIZE
CYFLD_UAB_STROBE_RST1__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SW_BOOST_CTRL1
CYREG_UAB0_SW_BOOST_CTRL1 EQU 0x40340374
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CA1_BOOST__OFFSET
CYFLD_UAB_CA1_BOOST__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CA1_BOOST__SIZE
CYFLD_UAB_CA1_BOOST__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB1_BOOST__OFFSET
CYFLD_UAB_CB1_BOOST__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CB1_BOOST__SIZE
CYFLD_UAB_CB1_BOOST__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC1_BOOST__OFFSET
CYFLD_UAB_CC1_BOOST__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CC1_BOOST__SIZE
CYFLD_UAB_CC1_BOOST__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF1_BOOST__OFFSET
CYFLD_UAB_CF1_BOOST__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CF1_BOOST__SIZE
CYFLD_UAB_CF1_BOOST__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SUM1_BOOST__OFFSET
CYFLD_UAB_SUM1_BOOST__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_SUM1_BOOST__SIZE
CYFLD_UAB_SUM1_BOOST__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_PUMP1_WAVE__OFFSET
CYFLD_UAB_PUMP1_WAVE__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_PUMP1_WAVE__SIZE
CYFLD_UAB_PUMP1_WAVE__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM1_CTRL
CYREG_UAB0_SRAM1_CTRL EQU 0x40340378
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TRIG_SEL1__OFFSET
CYFLD_UAB_TRIG_SEL1__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TRIG_SEL1__SIZE
CYFLD_UAB_TRIG_SEL1__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_STAT1
CYREG_UAB0_STAT1 EQU 0x4034037c
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM10
CYREG_UAB0_SRAM10 EQU 0x40340380
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM11
CYREG_UAB0_SRAM11 EQU 0x40340384
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM12
CYREG_UAB0_SRAM12 EQU 0x40340388
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM13
CYREG_UAB0_SRAM13 EQU 0x4034038c
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM14
CYREG_UAB0_SRAM14 EQU 0x40340390
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM15
CYREG_UAB0_SRAM15 EQU 0x40340394
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM16
CYREG_UAB0_SRAM16 EQU 0x40340398
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM17
CYREG_UAB0_SRAM17 EQU 0x4034039c
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM18
CYREG_UAB0_SRAM18 EQU 0x403403a0
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM19
CYREG_UAB0_SRAM19 EQU 0x403403a4
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM110
CYREG_UAB0_SRAM110 EQU 0x403403a8
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM111
CYREG_UAB0_SRAM111 EQU 0x403403ac
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM112
CYREG_UAB0_SRAM112 EQU 0x403403b0
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM113
CYREG_UAB0_SRAM113 EQU 0x403403b4
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM114
CYREG_UAB0_SRAM114 EQU 0x403403b8
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_SRAM115
CYREG_UAB0_SRAM115 EQU 0x403403bc
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DECM_CTRL
CYREG_UAB0_DECM_CTRL EQU 0x40340400
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC0_CTRL
CYREG_UAB0_DC0_CTRL EQU 0x40340404
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_START__OFFSET
CYFLD_UAB_DC0_START__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_START__SIZE
CYFLD_UAB_DC0_START__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_MODE__OFFSET
CYFLD_UAB_DC0_MODE__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_MODE__SIZE
CYFLD_UAB_DC0_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_SEL__OFFSET
CYFLD_UAB_DC0_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_SEL__SIZE
CYFLD_UAB_DC0_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC0_SEL_UAB_H0
CYVAL_UAB_DC0_SEL_UAB_H0 EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC0_SEL_UAB_H1
CYVAL_UAB_DC0_SEL_UAB_H1 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC0_SEL_DSI0
CYVAL_UAB_DC0_SEL_DSI0 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC0_SEL_DSI1
CYVAL_UAB_DC0_SEL_DSI1 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_TYPE__OFFSET
CYFLD_UAB_DC0_TYPE__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_TYPE__SIZE
CYFLD_UAB_DC0_TYPE__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC0_TYPE_SINC1
CYVAL_UAB_DC0_TYPE_SINC1 EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC0_TYPE_SINC2
CYVAL_UAB_DC0_TYPE_SINC2 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC0_TYPE_SINC3
CYVAL_UAB_DC0_TYPE_SINC3 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC0_TYPE_reserved
CYVAL_UAB_DC0_TYPE_reserved EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_SHIFT__OFFSET
CYFLD_UAB_DC0_SHIFT__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_SHIFT__SIZE
CYFLD_UAB_DC0_SHIFT__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_RATIO__OFFSET
CYFLD_UAB_DC0_RATIO__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_RATIO__SIZE
CYFLD_UAB_DC0_RATIO__SIZE EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC0_TRIG
CYREG_UAB0_DC0_TRIG EQU 0x40340408
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_TRIG_SEL__OFFSET
CYFLD_UAB_DC0_TRIG_SEL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_TRIG_SEL__SIZE
CYFLD_UAB_DC0_TRIG_SEL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_DSI_TRIG_EN__OFFSET
CYFLD_UAB_DC0_DSI_TRIG_EN__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_DSI_TRIG_EN__SIZE
CYFLD_UAB_DC0_DSI_TRIG_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC0_OVR
CYREG_UAB0_DC0_OVR EQU 0x4034040c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_OVR_CORR_LOC__OFFSET
CYFLD_UAB_DC0_OVR_CORR_LOC__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC0_OVR_CORR_LOC__SIZE
CYFLD_UAB_DC0_OVR_CORR_LOC__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC0_A0
CYREG_UAB0_DC0_A0 EQU 0x40340410
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_A0__OFFSET
CYFLD_UAB_A0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_A0__SIZE
CYFLD_UAB_A0__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC0_A1
CYREG_UAB0_DC0_A1 EQU 0x40340414
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_A1__OFFSET
CYFLD_UAB_A1__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_A1__SIZE
CYFLD_UAB_A1__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC0_DEC_CNT
CYREG_UAB0_DC0_DEC_CNT EQU 0x40340418
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_INT_CNT__OFFSET
CYFLD_UAB_INT_CNT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_INT_CNT__SIZE
CYFLD_UAB_INT_CNT__SIZE EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DIFF_CNT__OFFSET
CYFLD_UAB_DIFF_CNT__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DIFF_CNT__SIZE
CYFLD_UAB_DIFF_CNT__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC0_TMP
CYREG_UAB0_DC0_TMP EQU 0x4034041c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TMP__OFFSET
CYFLD_UAB_TMP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_TMP__SIZE
CYFLD_UAB_TMP__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC0_D0
CYREG_UAB0_DC0_D0 EQU 0x40340420
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_D0__OFFSET
CYFLD_UAB_D0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_D0__SIZE
CYFLD_UAB_D0__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC0_D1
CYREG_UAB0_DC0_D1 EQU 0x40340424
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_D1__OFFSET
CYFLD_UAB_D1__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_D1__SIZE
CYFLD_UAB_D1__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC0_RES
CYREG_UAB0_DC0_RES EQU 0x40340428
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_RES__OFFSET
CYFLD_UAB_RES__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_RES__SIZE
CYFLD_UAB_RES__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC1_CTRL
CYREG_UAB0_DC1_CTRL EQU 0x40340434
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_START__OFFSET
CYFLD_UAB_DC1_START__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_START__SIZE
CYFLD_UAB_DC1_START__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_MODE__OFFSET
CYFLD_UAB_DC1_MODE__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_MODE__SIZE
CYFLD_UAB_DC1_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_SEL__OFFSET
CYFLD_UAB_DC1_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_SEL__SIZE
CYFLD_UAB_DC1_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC1_SEL_UAB_H0
CYVAL_UAB_DC1_SEL_UAB_H0 EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC1_SEL_UAB_H1
CYVAL_UAB_DC1_SEL_UAB_H1 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC1_SEL_DSI0
CYVAL_UAB_DC1_SEL_DSI0 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC1_SEL_DSI1
CYVAL_UAB_DC1_SEL_DSI1 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_TYPE__OFFSET
CYFLD_UAB_DC1_TYPE__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_TYPE__SIZE
CYFLD_UAB_DC1_TYPE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC1_TYPE_SINC1
CYVAL_UAB_DC1_TYPE_SINC1 EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_UAB_DC1_TYPE_SINC2
CYVAL_UAB_DC1_TYPE_SINC2 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC01_CHAIN__OFFSET
CYFLD_UAB_DC01_CHAIN__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC01_CHAIN__SIZE
CYFLD_UAB_DC01_CHAIN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_SHIFT__OFFSET
CYFLD_UAB_DC1_SHIFT__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_SHIFT__SIZE
CYFLD_UAB_DC1_SHIFT__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_RATIO__OFFSET
CYFLD_UAB_DC1_RATIO__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_RATIO__SIZE
CYFLD_UAB_DC1_RATIO__SIZE EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC1_TRIG
CYREG_UAB0_DC1_TRIG EQU 0x40340438
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_TRIG_SEL__OFFSET
CYFLD_UAB_DC1_TRIG_SEL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_TRIG_SEL__SIZE
CYFLD_UAB_DC1_TRIG_SEL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_DSI_TRIG_EN__OFFSET
CYFLD_UAB_DC1_DSI_TRIG_EN__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_DSI_TRIG_EN__SIZE
CYFLD_UAB_DC1_DSI_TRIG_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC1_OVR
CYREG_UAB0_DC1_OVR EQU 0x4034043c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_OVR_CORR_LOC__OFFSET
CYFLD_UAB_DC1_OVR_CORR_LOC__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_DC1_OVR_CORR_LOC__SIZE
CYFLD_UAB_DC1_OVR_CORR_LOC__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC1_A0
CYREG_UAB0_DC1_A0 EQU 0x40340440
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC1_A1
CYREG_UAB0_DC1_A1 EQU 0x40340444
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC1_DEC_CNT
CYREG_UAB0_DC1_DEC_CNT EQU 0x40340448
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC1_TMP
CYREG_UAB0_DC1_TMP EQU 0x4034044c
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC1_D0
CYREG_UAB0_DC1_D0 EQU 0x40340450
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC1_D1
CYREG_UAB0_DC1_D1 EQU 0x40340454
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_DC1_RES
CYREG_UAB0_DC1_RES EQU 0x40340458
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_CAP_TRIM0
CYREG_UAB0_CAP_TRIM0 EQU 0x40340f00
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CBTC0_VAL__OFFSET
CYFLD_UAB_CBTC0_VAL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CBTC0_VAL__SIZE
CYFLD_UAB_CBTC0_VAL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CCTC0_VAL__OFFSET
CYFLD_UAB_CCTC0_VAL__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CCTC0_VAL__SIZE
CYFLD_UAB_CCTC0_VAL__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_CAP_TRIM1
CYREG_UAB0_CAP_TRIM1 EQU 0x40340f04
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CBTC1_VAL__OFFSET
CYFLD_UAB_CBTC1_VAL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CBTC1_VAL__SIZE
CYFLD_UAB_CBTC1_VAL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CCTC1_VAL__OFFSET
CYFLD_UAB_CCTC1_VAL__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_CCTC1_VAL__SIZE
CYFLD_UAB_CCTC1_VAL__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_OA_TRIM0
CYREG_UAB0_OA_TRIM0 EQU 0x40340f08
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_OA0_OFFSET__OFFSET
CYFLD_UAB_OA0_OFFSET__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_OA0_OFFSET__SIZE
CYFLD_UAB_OA0_OFFSET__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF0_OFFSET__OFFSET
CYFLD_UAB_REF0_OFFSET__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF0_OFFSET__SIZE
CYFLD_UAB_REF0_OFFSET__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND0_OFFSET__OFFSET
CYFLD_UAB_AGND0_OFFSET__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND0_OFFSET__SIZE
CYFLD_UAB_AGND0_OFFSET__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_UAB0_OA_TRIM1
CYREG_UAB0_OA_TRIM1 EQU 0x40340f0c
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_OA1_OFFSET__OFFSET
CYFLD_UAB_OA1_OFFSET__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_OA1_OFFSET__SIZE
CYFLD_UAB_OA1_OFFSET__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF1_OFFSET__OFFSET
CYFLD_UAB_REF1_OFFSET__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_REF1_OFFSET__SIZE
CYFLD_UAB_REF1_OFFSET__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND1_OFFSET__OFFSET
CYFLD_UAB_AGND1_OFFSET__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_UAB_AGND1_OFFSET__SIZE
CYFLD_UAB_AGND1_OFFSET__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYDEV_ART_BASE
CYDEV_ART_BASE EQU 0x40380000
    ENDIF
    IF :LNOT::DEF:CYDEV_ART_SIZE
CYDEV_ART_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_ART_CTRL
CYREG_ART_CTRL EQU 0x40380000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_DEEPSLEEP_ON__OFFSET
CYFLD_ART_DEEPSLEEP_ON__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_DEEPSLEEP_ON__SIZE
CYFLD_ART_DEEPSLEEP_ON__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_ENABLED__OFFSET
CYFLD_ART_ENABLED__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_ENABLED__SIZE
CYFLD_ART_ENABLED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXVPLUS_SW
CYREG_ART_SARMUXVPLUS_SW EQU 0x40380010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_C0O0__OFFSET
CYFLD_ART_SMP_C0O0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_C0O0__SIZE
CYFLD_ART_SMP_C0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_C0O1__OFFSET
CYFLD_ART_SMP_C0O1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_C0O1__SIZE
CYFLD_ART_SMP_C0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_U0O0__OFFSET
CYFLD_ART_SMP_U0O0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_U0O0__SIZE
CYFLD_ART_SMP_U0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_U0O1__OFFSET
CYFLD_ART_SMP_U0O1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_U0O1__SIZE
CYFLD_ART_SMP_U0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_C1O0__OFFSET
CYFLD_ART_SMP_C1O0__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_C1O0__SIZE
CYFLD_ART_SMP_C1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_C1O1__OFFSET
CYFLD_ART_SMP_C1O1__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_C1O1__SIZE
CYFLD_ART_SMP_C1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_U1O0__OFFSET
CYFLD_ART_SMP_U1O0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_U1O0__SIZE
CYFLD_ART_SMP_U1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_U1O1__OFFSET
CYFLD_ART_SMP_U1O1__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_U1O1__SIZE
CYFLD_ART_SMP_U1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_AU1__OFFSET
CYFLD_ART_SMP_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_AU1__SIZE
CYFLD_ART_SMP_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_SRP__OFFSET
CYFLD_ART_SMP_SRP__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMP_SRP__SIZE
CYFLD_ART_SMP_SRP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXVPLUS_SW_CLR
CYREG_ART_SARMUXVPLUS_SW_CLR EQU 0x40380014
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXVMINUS_SW
CYREG_ART_SARMUXVMINUS_SW EQU 0x40380018
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_C0O0__OFFSET
CYFLD_ART_SMM_C0O0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_C0O0__SIZE
CYFLD_ART_SMM_C0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_C0O1__OFFSET
CYFLD_ART_SMM_C0O1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_C0O1__SIZE
CYFLD_ART_SMM_C0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_U0O0__OFFSET
CYFLD_ART_SMM_U0O0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_U0O0__SIZE
CYFLD_ART_SMM_U0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_U0O1__OFFSET
CYFLD_ART_SMM_U0O1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_U0O1__SIZE
CYFLD_ART_SMM_U0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_C1O0__OFFSET
CYFLD_ART_SMM_C1O0__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_C1O0__SIZE
CYFLD_ART_SMM_C1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_C1O1__OFFSET
CYFLD_ART_SMM_C1O1__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_C1O1__SIZE
CYFLD_ART_SMM_C1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_U1O0__OFFSET
CYFLD_ART_SMM_U1O0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_U1O0__SIZE
CYFLD_ART_SMM_U1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_U1O1__OFFSET
CYFLD_ART_SMM_U1O1__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_U1O1__SIZE
CYFLD_ART_SMM_U1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_AU0__OFFSET
CYFLD_ART_SMM_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_AU0__SIZE
CYFLD_ART_SMM_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_AU2__OFFSET
CYFLD_ART_SMM_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_AU2__SIZE
CYFLD_ART_SMM_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_SRM__OFFSET
CYFLD_ART_SMM_SRM__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMM_SRM__SIZE
CYFLD_ART_SMM_SRM__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_VSSA_SRM__OFFSET
CYFLD_ART_VSSA_SRM__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_VSSA_SRM__SIZE
CYFLD_ART_VSSA_SRM__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXVMINUS_SW_CLR
CYREG_ART_SARMUXVMINUS_SW_CLR EQU 0x4038001c
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXCOREIO0_SW
CYREG_ART_SARMUXCOREIO0_SW EQU 0x40380020
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC0_C0O0__OFFSET
CYFLD_ART_SMC0_C0O0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC0_C0O0__SIZE
CYFLD_ART_SMC0_C0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC0_C1O0__OFFSET
CYFLD_ART_SMC0_C1O0__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC0_C1O0__SIZE
CYFLD_ART_SMC0_C1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC0_AU2__OFFSET
CYFLD_ART_SMC0_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC0_AU2__SIZE
CYFLD_ART_SMC0_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC0_SRP__OFFSET
CYFLD_ART_SMC0_SRP__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC0_SRP__SIZE
CYFLD_ART_SMC0_SRP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC0_SRM__OFFSET
CYFLD_ART_SMC0_SRM__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC0_SRM__SIZE
CYFLD_ART_SMC0_SRM__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXCOREIO0_SW_CLR
CYREG_ART_SARMUXCOREIO0_SW_CLR EQU 0x40380024
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXCOREIO1_SW
CYREG_ART_SARMUXCOREIO1_SW EQU 0x40380028
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC1_C0O1__OFFSET
CYFLD_ART_SMC1_C0O1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC1_C0O1__SIZE
CYFLD_ART_SMC1_C0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC1_C1O1__OFFSET
CYFLD_ART_SMC1_C1O1__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC1_C1O1__SIZE
CYFLD_ART_SMC1_C1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC1_SRP__OFFSET
CYFLD_ART_SMC1_SRP__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC1_SRP__SIZE
CYFLD_ART_SMC1_SRP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC1_SRM__OFFSET
CYFLD_ART_SMC1_SRM__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC1_SRM__SIZE
CYFLD_ART_SMC1_SRM__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXCOREIO1_SW_CLR
CYREG_ART_SARMUXCOREIO1_SW_CLR EQU 0x4038002c
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXCOREIO2_SW
CYREG_ART_SARMUXCOREIO2_SW EQU 0x40380030
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC2_U0O0__OFFSET
CYFLD_ART_SMC2_U0O0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC2_U0O0__SIZE
CYFLD_ART_SMC2_U0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC2_U1O0__OFFSET
CYFLD_ART_SMC2_U1O0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC2_U1O0__SIZE
CYFLD_ART_SMC2_U1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC2_AU0__OFFSET
CYFLD_ART_SMC2_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC2_AU0__SIZE
CYFLD_ART_SMC2_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC2_SRP__OFFSET
CYFLD_ART_SMC2_SRP__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC2_SRP__SIZE
CYFLD_ART_SMC2_SRP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC2_SRM__OFFSET
CYFLD_ART_SMC2_SRM__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC2_SRM__SIZE
CYFLD_ART_SMC2_SRM__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXCOREIO2_SW_CLR
CYREG_ART_SARMUXCOREIO2_SW_CLR EQU 0x40380034
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXCOREIO3_SW
CYREG_ART_SARMUXCOREIO3_SW EQU 0x40380038
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC3_U0O1__OFFSET
CYFLD_ART_SMC3_U0O1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC3_U0O1__SIZE
CYFLD_ART_SMC3_U0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC3_U1O1__OFFSET
CYFLD_ART_SMC3_U1O1__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC3_U1O1__SIZE
CYFLD_ART_SMC3_U1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC3_AU1__OFFSET
CYFLD_ART_SMC3_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC3_AU1__SIZE
CYFLD_ART_SMC3_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC3_SRP__OFFSET
CYFLD_ART_SMC3_SRP__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC3_SRP__SIZE
CYFLD_ART_SMC3_SRP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC3_SRM__OFFSET
CYFLD_ART_SMC3_SRM__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SMC3_SRM__SIZE
CYFLD_ART_SMC3_SRM__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXCOREIO3_SW_CLR
CYREG_ART_SARMUXCOREIO3_SW_CLR EQU 0x4038003c
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARAROUTEVREF_SW
CYREG_ART_SARAROUTEVREF_SW EQU 0x40380040
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SRV_AU0__OFFSET
CYFLD_ART_SRV_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SRV_AU0__SIZE
CYFLD_ART_SRV_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SRV_AU2__OFFSET
CYFLD_ART_SRV_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SRV_AU2__SIZE
CYFLD_ART_SRV_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARAROUTEVREF_SW_CLR
CYREG_ART_SARAROUTEVREF_SW_CLR EQU 0x40380044
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARAROUTEVDDA_SW
CYREG_ART_SARAROUTEVDDA_SW EQU 0x40380048
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_VDA_AU0__OFFSET
CYFLD_ART_VDA_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_VDA_AU0__SIZE
CYFLD_ART_VDA_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_VDA_AU1__OFFSET
CYFLD_ART_VDA_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_VDA_AU1__SIZE
CYFLD_ART_VDA_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARAROUTEVDDA_SW_CLR
CYREG_ART_SARAROUTEVDDA_SW_CLR EQU 0x4038004c
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUX_SW_HW_CTRL
CYREG_ART_SARMUX_SW_HW_CTRL EQU 0x40380060
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_C0O0__OFFSET
CYFLD_ART_SW_C0O0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_C0O0__SIZE
CYFLD_ART_SW_C0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_C0O1__OFFSET
CYFLD_ART_SW_C0O1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_C0O1__SIZE
CYFLD_ART_SW_C0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_U0O0__OFFSET
CYFLD_ART_SW_U0O0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_U0O0__SIZE
CYFLD_ART_SW_U0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_U0O1__OFFSET
CYFLD_ART_SW_U0O1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_U0O1__SIZE
CYFLD_ART_SW_U0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_C1O0__OFFSET
CYFLD_ART_SW_C1O0__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_C1O0__SIZE
CYFLD_ART_SW_C1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_C1O1__OFFSET
CYFLD_ART_SW_C1O1__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_C1O1__SIZE
CYFLD_ART_SW_C1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_U1O0__OFFSET
CYFLD_ART_SW_U1O0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_U1O0__SIZE
CYFLD_ART_SW_U1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_U1O1__OFFSET
CYFLD_ART_SW_U1O1__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_U1O1__SIZE
CYFLD_ART_SW_U1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_AU0__OFFSET
CYFLD_ART_SW_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_AU0__SIZE
CYFLD_ART_SW_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_VSSA__OFFSET
CYFLD_ART_SW_VSSA__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_VSSA__SIZE
CYFLD_ART_SW_VSSA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXVPLUS_SW_STATUS
CYREG_ART_SARMUXVPLUS_SW_STATUS EQU 0x40380064
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_AU1__OFFSET
CYFLD_ART_SW_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_AU1__SIZE
CYFLD_ART_SW_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_SRP__OFFSET
CYFLD_ART_SW_SRP__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_SRP__SIZE
CYFLD_ART_SW_SRP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_SARMUXVMINUS_SW_STATUS
CYREG_ART_SARMUXVMINUS_SW_STATUS EQU 0x40380068
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_AU2__OFFSET
CYFLD_ART_SW_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_AU2__SIZE
CYFLD_ART_SW_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_SRM__OFFSET
CYFLD_ART_SW_SRM__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_SW_SRM__SIZE
CYFLD_ART_SW_SRM__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN00_SW
CYREG_ART_UAB0VIN00_SW EQU 0x40380100
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I00_C0O1__OFFSET
CYFLD_ART_U0I00_C0O1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I00_C0O1__SIZE
CYFLD_ART_U0I00_C0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I00_U1O0__OFFSET
CYFLD_ART_U0I00_U1O0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I00_U1O0__SIZE
CYFLD_ART_U0I00_U1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I00_AU1__OFFSET
CYFLD_ART_U0I00_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I00_AU1__SIZE
CYFLD_ART_U0I00_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN00_SW_CLR
CYREG_ART_UAB0VIN00_SW_CLR EQU 0x40380104
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN01_SW
CYREG_ART_UAB0VIN01_SW EQU 0x40380108
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I01_C0O0__OFFSET
CYFLD_ART_U0I01_C0O0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I01_C0O0__SIZE
CYFLD_ART_U0I01_C0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I01_C1O1__OFFSET
CYFLD_ART_U0I01_C1O1__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I01_C1O1__SIZE
CYFLD_ART_U0I01_C1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I01_U1O1__OFFSET
CYFLD_ART_U0I01_U1O1__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I01_U1O1__SIZE
CYFLD_ART_U0I01_U1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I01_AU0__OFFSET
CYFLD_ART_U0I01_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I01_AU0__SIZE
CYFLD_ART_U0I01_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I01_AU2__OFFSET
CYFLD_ART_U0I01_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I01_AU2__SIZE
CYFLD_ART_U0I01_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN01_SW_CLR
CYREG_ART_UAB0VIN01_SW_CLR EQU 0x4038010c
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN02_SW
CYREG_ART_UAB0VIN02_SW EQU 0x40380110
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I02_U0O1__OFFSET
CYFLD_ART_U0I02_U0O1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I02_U0O1__SIZE
CYFLD_ART_U0I02_U0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I02_C1O0__OFFSET
CYFLD_ART_U0I02_C1O0__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I02_C1O0__SIZE
CYFLD_ART_U0I02_C1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I02_AU1__OFFSET
CYFLD_ART_U0I02_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I02_AU1__SIZE
CYFLD_ART_U0I02_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I02_C0C2__OFFSET
CYFLD_ART_U0I02_C0C2__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I02_C0C2__SIZE
CYFLD_ART_U0I02_C0C2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN02_SW_CLR
CYREG_ART_UAB0VIN02_SW_CLR EQU 0x40380114
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN03_SW
CYREG_ART_UAB0VIN03_SW EQU 0x40380118
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_C0O1__OFFSET
CYFLD_ART_U0I03_C0O1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_C0O1__SIZE
CYFLD_ART_U0I03_C0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_U0O0__OFFSET
CYFLD_ART_U0I03_U0O0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_U0O0__SIZE
CYFLD_ART_U0I03_U0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_U1O0__OFFSET
CYFLD_ART_U0I03_U1O0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_U1O0__SIZE
CYFLD_ART_U0I03_U1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_AU0__OFFSET
CYFLD_ART_U0I03_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_AU0__SIZE
CYFLD_ART_U0I03_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_AU2__OFFSET
CYFLD_ART_U0I03_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_AU2__SIZE
CYFLD_ART_U0I03_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_U0I10__OFFSET
CYFLD_ART_U0I03_U0I10__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_U0I10__SIZE
CYFLD_ART_U0I03_U0I10__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_C0C1__OFFSET
CYFLD_ART_U0I03_C0C1__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I03_C0C1__SIZE
CYFLD_ART_U0I03_C0C1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN03_SW_CLR
CYREG_ART_UAB0VIN03_SW_CLR EQU 0x4038011c
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN10_SW
CYREG_ART_UAB0VIN10_SW EQU 0x40380120
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_C0O0__OFFSET
CYFLD_ART_U0I10_C0O0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_C0O0__SIZE
CYFLD_ART_U0I10_C0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_U0O1__OFFSET
CYFLD_ART_U0I10_U0O1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_U0O1__SIZE
CYFLD_ART_U0I10_U0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_C1O1__OFFSET
CYFLD_ART_U0I10_C1O1__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_C1O1__SIZE
CYFLD_ART_U0I10_C1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_U1O1__OFFSET
CYFLD_ART_U0I10_U1O1__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_U1O1__SIZE
CYFLD_ART_U0I10_U1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_AU1__OFFSET
CYFLD_ART_U0I10_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_AU1__SIZE
CYFLD_ART_U0I10_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_C0C0__OFFSET
CYFLD_ART_U0I10_C0C0__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I10_C0C0__SIZE
CYFLD_ART_U0I10_C0C0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN10_SW_CLR
CYREG_ART_UAB0VIN10_SW_CLR EQU 0x40380124
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN11_SW
CYREG_ART_UAB0VIN11_SW EQU 0x40380128
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I11_U0O0__OFFSET
CYFLD_ART_U0I11_U0O0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I11_U0O0__SIZE
CYFLD_ART_U0I11_U0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I11_C1O0__OFFSET
CYFLD_ART_U0I11_C1O0__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I11_C1O0__SIZE
CYFLD_ART_U0I11_C1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I11_AU0__OFFSET
CYFLD_ART_U0I11_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I11_AU0__SIZE
CYFLD_ART_U0I11_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I11_AU2__OFFSET
CYFLD_ART_U0I11_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I11_AU2__SIZE
CYFLD_ART_U0I11_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I11_C0C3__OFFSET
CYFLD_ART_U0I11_C0C3__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I11_C0C3__SIZE
CYFLD_ART_U0I11_C0C3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN11_SW_CLR
CYREG_ART_UAB0VIN11_SW_CLR EQU 0x4038012c
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN12_SW
CYREG_ART_UAB0VIN12_SW EQU 0x40380130
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I12_C0O1__OFFSET
CYFLD_ART_U0I12_C0O1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I12_C0O1__SIZE
CYFLD_ART_U0I12_C0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I12_U1O0__OFFSET
CYFLD_ART_U0I12_U1O0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I12_U1O0__SIZE
CYFLD_ART_U0I12_U1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I12_AU1__OFFSET
CYFLD_ART_U0I12_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I12_AU1__SIZE
CYFLD_ART_U0I12_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN12_SW_CLR
CYREG_ART_UAB0VIN12_SW_CLR EQU 0x40380134
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN13_SW
CYREG_ART_UAB0VIN13_SW EQU 0x40380138
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I13_C0O0__OFFSET
CYFLD_ART_U0I13_C0O0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I13_C0O0__SIZE
CYFLD_ART_U0I13_C0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I13_C1O1__OFFSET
CYFLD_ART_U0I13_C1O1__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I13_C1O1__SIZE
CYFLD_ART_U0I13_C1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I13_U1O1__OFFSET
CYFLD_ART_U0I13_U1O1__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I13_U1O1__SIZE
CYFLD_ART_U0I13_U1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I13_AU0__OFFSET
CYFLD_ART_U0I13_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I13_AU0__SIZE
CYFLD_ART_U0I13_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I13_AU2__OFFSET
CYFLD_ART_U0I13_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0I13_AU2__SIZE
CYFLD_ART_U0I13_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VIN13_SW_CLR
CYREG_ART_UAB0VIN13_SW_CLR EQU 0x4038013c
    ENDIF
    IF :LNOT::DEF:CYREG_ART_CTB0VREF_SW
CYREG_ART_CTB0VREF_SW EQU 0x40380140
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V0_V0__OFFSET
CYFLD_ART_C0V0_V0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V0_V0__SIZE
CYFLD_ART_C0V0_V0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V0_V1__OFFSET
CYFLD_ART_C0V0_V1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V0_V1__SIZE
CYFLD_ART_C0V0_V1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V0_V2__OFFSET
CYFLD_ART_C0V0_V2__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V0_V2__SIZE
CYFLD_ART_C0V0_V2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V0_V3__OFFSET
CYFLD_ART_C0V0_V3__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V0_V3__SIZE
CYFLD_ART_C0V0_V3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V1_V0__OFFSET
CYFLD_ART_C0V1_V0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V1_V0__SIZE
CYFLD_ART_C0V1_V0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V1_V1__OFFSET
CYFLD_ART_C0V1_V1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V1_V1__SIZE
CYFLD_ART_C0V1_V1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V1_V2__OFFSET
CYFLD_ART_C0V1_V2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V1_V2__SIZE
CYFLD_ART_C0V1_V2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V1_V3__OFFSET
CYFLD_ART_C0V1_V3__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C0V1_V3__SIZE
CYFLD_ART_C0V1_V3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_CTB0VREF_SW_CLR
CYREG_ART_CTB0VREF_SW_CLR EQU 0x40380144
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VREF_SW
CYREG_ART_UAB0VREF_SW EQU 0x40380148
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V00_V0__OFFSET
CYFLD_ART_U0V00_V0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V00_V0__SIZE
CYFLD_ART_U0V00_V0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V00_V1__OFFSET
CYFLD_ART_U0V00_V1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V00_V1__SIZE
CYFLD_ART_U0V00_V1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V00_V2__OFFSET
CYFLD_ART_U0V00_V2__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V00_V2__SIZE
CYFLD_ART_U0V00_V2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V00_V3__OFFSET
CYFLD_ART_U0V00_V3__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V00_V3__SIZE
CYFLD_ART_U0V00_V3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V01_V0__OFFSET
CYFLD_ART_U0V01_V0__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V01_V0__SIZE
CYFLD_ART_U0V01_V0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V01_V1__OFFSET
CYFLD_ART_U0V01_V1__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V01_V1__SIZE
CYFLD_ART_U0V01_V1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V01_V2__OFFSET
CYFLD_ART_U0V01_V2__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V01_V2__SIZE
CYFLD_ART_U0V01_V2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V01_V3__OFFSET
CYFLD_ART_U0V01_V3__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V01_V3__SIZE
CYFLD_ART_U0V01_V3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V10_V0__OFFSET
CYFLD_ART_U0V10_V0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V10_V0__SIZE
CYFLD_ART_U0V10_V0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V10_V1__OFFSET
CYFLD_ART_U0V10_V1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V10_V1__SIZE
CYFLD_ART_U0V10_V1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V10_V2__OFFSET
CYFLD_ART_U0V10_V2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V10_V2__SIZE
CYFLD_ART_U0V10_V2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V10_V3__OFFSET
CYFLD_ART_U0V10_V3__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V10_V3__SIZE
CYFLD_ART_U0V10_V3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V11_V0__OFFSET
CYFLD_ART_U0V11_V0__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V11_V0__SIZE
CYFLD_ART_U0V11_V0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V11_V1__OFFSET
CYFLD_ART_U0V11_V1__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V11_V1__SIZE
CYFLD_ART_U0V11_V1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V11_V2__OFFSET
CYFLD_ART_U0V11_V2__OFFSET EQU 0x0000001a
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V11_V2__SIZE
CYFLD_ART_U0V11_V2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V11_V3__OFFSET
CYFLD_ART_U0V11_V3__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U0V11_V3__SIZE
CYFLD_ART_U0V11_V3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB0VREF_SW_CLR
CYREG_ART_UAB0VREF_SW_CLR EQU 0x4038014c
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN00_SW
CYREG_ART_UAB1VIN00_SW EQU 0x40380180
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I00_U0O0__OFFSET
CYFLD_ART_U1I00_U0O0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I00_U0O0__SIZE
CYFLD_ART_U1I00_U0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I00_C1O1__OFFSET
CYFLD_ART_U1I00_C1O1__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I00_C1O1__SIZE
CYFLD_ART_U1I00_C1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I00_AU0__OFFSET
CYFLD_ART_U1I00_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I00_AU0__SIZE
CYFLD_ART_U1I00_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I00_AU2__OFFSET
CYFLD_ART_U1I00_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I00_AU2__SIZE
CYFLD_ART_U1I00_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN00_SW_CLR
CYREG_ART_UAB1VIN00_SW_CLR EQU 0x40380184
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN01_SW
CYREG_ART_UAB1VIN01_SW EQU 0x40380188
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I01_C0O1__OFFSET
CYFLD_ART_U1I01_C0O1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I01_C0O1__SIZE
CYFLD_ART_U1I01_C0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I01_U0O1__OFFSET
CYFLD_ART_U1I01_U0O1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I01_U0O1__SIZE
CYFLD_ART_U1I01_U0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I01_C1O0__OFFSET
CYFLD_ART_U1I01_C1O0__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I01_C1O0__SIZE
CYFLD_ART_U1I01_C1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I01_AU1__OFFSET
CYFLD_ART_U1I01_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I01_AU1__SIZE
CYFLD_ART_U1I01_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN01_SW_CLR
CYREG_ART_UAB1VIN01_SW_CLR EQU 0x4038018c
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN02_SW
CYREG_ART_UAB1VIN02_SW EQU 0x40380190
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I02_C0O0__OFFSET
CYFLD_ART_U1I02_C0O0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I02_C0O0__SIZE
CYFLD_ART_U1I02_C0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I02_U1O1__OFFSET
CYFLD_ART_U1I02_U1O1__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I02_U1O1__SIZE
CYFLD_ART_U1I02_U1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I02_AU0__OFFSET
CYFLD_ART_U1I02_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I02_AU0__SIZE
CYFLD_ART_U1I02_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I02_AU2__OFFSET
CYFLD_ART_U1I02_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I02_AU2__SIZE
CYFLD_ART_U1I02_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I02_C1C2__OFFSET
CYFLD_ART_U1I02_C1C2__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I02_C1C2__SIZE
CYFLD_ART_U1I02_C1C2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN02_SW_CLR
CYREG_ART_UAB1VIN02_SW_CLR EQU 0x40380194
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN03_SW
CYREG_ART_UAB1VIN03_SW EQU 0x40380198
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_U0O0__OFFSET
CYFLD_ART_U1I03_U0O0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_U0O0__SIZE
CYFLD_ART_U1I03_U0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_C1O1__OFFSET
CYFLD_ART_U1I03_C1O1__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_C1O1__SIZE
CYFLD_ART_U1I03_C1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_U1O0__OFFSET
CYFLD_ART_U1I03_U1O0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_U1O0__SIZE
CYFLD_ART_U1I03_U1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_AU1__OFFSET
CYFLD_ART_U1I03_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_AU1__SIZE
CYFLD_ART_U1I03_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_U1I10__OFFSET
CYFLD_ART_U1I03_U1I10__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_U1I10__SIZE
CYFLD_ART_U1I03_U1I10__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_C1C1__OFFSET
CYFLD_ART_U1I03_C1C1__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I03_C1C1__SIZE
CYFLD_ART_U1I03_C1C1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN03_SW_CLR
CYREG_ART_UAB1VIN03_SW_CLR EQU 0x4038019c
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN10_SW
CYREG_ART_UAB1VIN10_SW EQU 0x403801a0
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_C0O1__OFFSET
CYFLD_ART_U1I10_C0O1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_C0O1__SIZE
CYFLD_ART_U1I10_C0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_U0O1__OFFSET
CYFLD_ART_U1I10_U0O1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_U0O1__SIZE
CYFLD_ART_U1I10_U0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_C1O0__OFFSET
CYFLD_ART_U1I10_C1O0__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_C1O0__SIZE
CYFLD_ART_U1I10_C1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_U1O1__OFFSET
CYFLD_ART_U1I10_U1O1__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_U1O1__SIZE
CYFLD_ART_U1I10_U1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_AU0__OFFSET
CYFLD_ART_U1I10_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_AU0__SIZE
CYFLD_ART_U1I10_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_AU2__OFFSET
CYFLD_ART_U1I10_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_AU2__SIZE
CYFLD_ART_U1I10_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_C1C0__OFFSET
CYFLD_ART_U1I10_C1C0__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I10_C1C0__SIZE
CYFLD_ART_U1I10_C1C0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN10_SW_CLR
CYREG_ART_UAB1VIN10_SW_CLR EQU 0x403801a4
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN11_SW
CYREG_ART_UAB1VIN11_SW EQU 0x403801a8
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I11_C0O0__OFFSET
CYFLD_ART_U1I11_C0O0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I11_C0O0__SIZE
CYFLD_ART_U1I11_C0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I11_U1O0__OFFSET
CYFLD_ART_U1I11_U1O0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I11_U1O0__SIZE
CYFLD_ART_U1I11_U1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I11_AU1__OFFSET
CYFLD_ART_U1I11_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I11_AU1__SIZE
CYFLD_ART_U1I11_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I11_C1C3__OFFSET
CYFLD_ART_U1I11_C1C3__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I11_C1C3__SIZE
CYFLD_ART_U1I11_C1C3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN11_SW_CLR
CYREG_ART_UAB1VIN11_SW_CLR EQU 0x403801ac
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN12_SW
CYREG_ART_UAB1VIN12_SW EQU 0x403801b0
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I12_U0O0__OFFSET
CYFLD_ART_U1I12_U0O0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I12_U0O0__SIZE
CYFLD_ART_U1I12_U0O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I12_C1O1__OFFSET
CYFLD_ART_U1I12_C1O1__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I12_C1O1__SIZE
CYFLD_ART_U1I12_C1O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I12_AU0__OFFSET
CYFLD_ART_U1I12_AU0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I12_AU0__SIZE
CYFLD_ART_U1I12_AU0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I12_AU2__OFFSET
CYFLD_ART_U1I12_AU2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I12_AU2__SIZE
CYFLD_ART_U1I12_AU2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN12_SW_CLR
CYREG_ART_UAB1VIN12_SW_CLR EQU 0x403801b4
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN13_SW
CYREG_ART_UAB1VIN13_SW EQU 0x403801b8
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I13_C0O1__OFFSET
CYFLD_ART_U1I13_C0O1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I13_C0O1__SIZE
CYFLD_ART_U1I13_C0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I13_U0O1__OFFSET
CYFLD_ART_U1I13_U0O1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I13_U0O1__SIZE
CYFLD_ART_U1I13_U0O1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I13_C1O0__OFFSET
CYFLD_ART_U1I13_C1O0__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I13_C1O0__SIZE
CYFLD_ART_U1I13_C1O0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I13_AU1__OFFSET
CYFLD_ART_U1I13_AU1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_U1I13_AU1__SIZE
CYFLD_ART_U1I13_AU1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_UAB1VIN13_SW_CLR
CYREG_ART_UAB1VIN13_SW_CLR EQU 0x403801bc
    ENDIF
    IF :LNOT::DEF:CYREG_ART_CTB1VREF_SW
CYREG_ART_CTB1VREF_SW EQU 0x403801c0
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V0_V0__OFFSET
CYFLD_ART_C1V0_V0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V0_V0__SIZE
CYFLD_ART_C1V0_V0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V0_V1__OFFSET
CYFLD_ART_C1V0_V1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V0_V1__SIZE
CYFLD_ART_C1V0_V1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V0_V2__OFFSET
CYFLD_ART_C1V0_V2__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V0_V2__SIZE
CYFLD_ART_C1V0_V2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V0_V3__OFFSET
CYFLD_ART_C1V0_V3__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V0_V3__SIZE
CYFLD_ART_C1V0_V3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V1_V0__OFFSET
CYFLD_ART_C1V1_V0__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V1_V0__SIZE
CYFLD_ART_C1V1_V0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V1_V1__OFFSET
CYFLD_ART_C1V1_V1__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V1_V1__SIZE
CYFLD_ART_C1V1_V1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V1_V2__OFFSET
CYFLD_ART_C1V1_V2__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V1_V2__SIZE
CYFLD_ART_C1V1_V2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V1_V3__OFFSET
CYFLD_ART_C1V1_V3__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_ART_C1V1_V3__SIZE
CYFLD_ART_C1V1_V3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_ART_CTB1VREF_SW_CLR
CYREG_ART_CTB1VREF_SW_CLR EQU 0x403801c4
    ENDIF
    IF :LNOT::DEF:CYDEV_SAR_BASE
CYDEV_SAR_BASE EQU 0x403a0000
    ENDIF
    IF :LNOT::DEF:CYDEV_SAR_SIZE
CYDEV_SAR_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CTRL
CYREG_SAR_CTRL EQU 0x403a0000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_VREF_SEL__OFFSET
CYFLD_SAR_VREF_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_VREF_SEL__SIZE
CYFLD_SAR_VREF_SEL__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_VREF_SEL_VREF0
CYVAL_SAR_VREF_SEL_VREF0 EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_VREF_SEL_VREF1
CYVAL_SAR_VREF_SEL_VREF1 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_VREF_SEL_VREF2
CYVAL_SAR_VREF_SEL_VREF2 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_VREF_SEL_VREF_AROUTE
CYVAL_SAR_VREF_SEL_VREF_AROUTE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_VREF_SEL_VBGR
CYVAL_SAR_VREF_SEL_VBGR EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_VREF_SEL_VREF_EXT
CYVAL_SAR_VREF_SEL_VREF_EXT EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_VREF_SEL_VDDA_DIV_2
CYVAL_SAR_VREF_SEL_VDDA_DIV_2 EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_VREF_SEL_VDDA
CYVAL_SAR_VREF_SEL_VDDA EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET
CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_VREF_BYP_CAP_EN__SIZE
CYFLD_SAR_VREF_BYP_CAP_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_NEG_SEL__OFFSET
CYFLD_SAR_NEG_SEL__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_NEG_SEL__SIZE
CYFLD_SAR_NEG_SEL__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_SEL_VSSA_KELVIN
CYVAL_SAR_NEG_SEL_VSSA_KELVIN EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_SEL_ART_VSSA
CYVAL_SAR_NEG_SEL_ART_VSSA EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_SEL_P1
CYVAL_SAR_NEG_SEL_P1 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_SEL_P3
CYVAL_SAR_NEG_SEL_P3 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_SEL_P5
CYVAL_SAR_NEG_SEL_P5 EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_SEL_P7
CYVAL_SAR_NEG_SEL_P7 EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_SEL_ACORE
CYVAL_SAR_NEG_SEL_ACORE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_SEL_VREF
CYVAL_SAR_NEG_SEL_VREF EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET
CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE
CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_PWR_CTRL_VREF__OFFSET
CYFLD_SAR_PWR_CTRL_VREF__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_PWR_CTRL_VREF__SIZE
CYFLD_SAR_PWR_CTRL_VREF__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR
CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR
CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR
CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR
CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SPARE__OFFSET
CYFLD_SAR_SPARE__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SPARE__SIZE
CYFLD_SAR_SPARE__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_BOOSTPUMP_EN__OFFSET
CYFLD_SAR_BOOSTPUMP_EN__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_BOOSTPUMP_EN__SIZE
CYFLD_SAR_BOOSTPUMP_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_REFBUF_EN__OFFSET
CYFLD_SAR_REFBUF_EN__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_REFBUF_EN__SIZE
CYFLD_SAR_REFBUF_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_ICONT_LV__OFFSET
CYFLD_SAR_ICONT_LV__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_ICONT_LV__SIZE
CYFLD_SAR_ICONT_LV__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_ICONT_LV_NORMAL_PWR
CYVAL_SAR_ICONT_LV_NORMAL_PWR EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_ICONT_LV_HALF_PWR
CYVAL_SAR_ICONT_LV_HALF_PWR EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_ICONT_LV_MORE_PWR
CYVAL_SAR_ICONT_LV_MORE_PWR EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_ICONT_LV_QUARTER_PWR
CYVAL_SAR_ICONT_LV_QUARTER_PWR EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DEEPSLEEP_ON__OFFSET
CYFLD_SAR_DEEPSLEEP_ON__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DEEPSLEEP_ON__SIZE
CYFLD_SAR_DEEPSLEEP_ON__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET
CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_SYNC_CONFIG__SIZE
CYFLD_SAR_DSI_SYNC_CONFIG__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_MODE__OFFSET
CYFLD_SAR_DSI_MODE__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_MODE__SIZE
CYFLD_SAR_DSI_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SWITCH_DISABLE__OFFSET
CYFLD_SAR_SWITCH_DISABLE__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SWITCH_DISABLE__SIZE
CYFLD_SAR_SWITCH_DISABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_ENABLED__OFFSET
CYFLD_SAR_ENABLED__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_ENABLED__SIZE
CYFLD_SAR_ENABLED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_SAMPLE_CTRL
CYREG_SAR_SAMPLE_CTRL EQU 0x403a0004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SUB_RESOLUTION__OFFSET
CYFLD_SAR_SUB_RESOLUTION__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SUB_RESOLUTION__SIZE
CYFLD_SAR_SUB_RESOLUTION__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_SUB_RESOLUTION_8B
CYVAL_SAR_SUB_RESOLUTION_8B EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_SUB_RESOLUTION_10B
CYVAL_SAR_SUB_RESOLUTION_10B EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_LEFT_ALIGN__OFFSET
CYFLD_SAR_LEFT_ALIGN__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_LEFT_ALIGN__SIZE
CYFLD_SAR_LEFT_ALIGN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET
CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE
CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED
CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED
CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET
CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE
CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED
CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED
CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_AVG_CNT__OFFSET
CYFLD_SAR_AVG_CNT__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_AVG_CNT__SIZE
CYFLD_SAR_AVG_CNT__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_AVG_SHIFT__OFFSET
CYFLD_SAR_AVG_SHIFT__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_AVG_SHIFT__SIZE
CYFLD_SAR_AVG_SHIFT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_AVG_MODE__OFFSET
CYFLD_SAR_AVG_MODE__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_AVG_MODE__SIZE
CYFLD_SAR_AVG_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_AVG_MODE_ACCUNDUMP
CYVAL_SAR_AVG_MODE_ACCUNDUMP EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_AVG_MODE_INTERLEAVED
CYVAL_SAR_AVG_MODE_INTERLEAVED EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CONTINUOUS__OFFSET
CYFLD_SAR_CONTINUOUS__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CONTINUOUS__SIZE
CYFLD_SAR_CONTINUOUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_TRIGGER_EN__OFFSET
CYFLD_SAR_DSI_TRIGGER_EN__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_TRIGGER_EN__SIZE
CYFLD_SAR_DSI_TRIGGER_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET
CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE
CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET
CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE
CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_UAB_SCAN_MODE__OFFSET
CYFLD_SAR_UAB_SCAN_MODE__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_UAB_SCAN_MODE__SIZE
CYFLD_SAR_UAB_SCAN_MODE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_UAB_SCAN_MODE_UNSCHEDULED
CYVAL_SAR_UAB_SCAN_MODE_UNSCHEDULED EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_UAB_SCAN_MODE_SCHEDULED
CYVAL_SAR_UAB_SCAN_MODE_SCHEDULED EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_REPEAT_INVALID__OFFSET
CYFLD_SAR_REPEAT_INVALID__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_REPEAT_INVALID__SIZE
CYFLD_SAR_REPEAT_INVALID__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_VALID_SEL__OFFSET
CYFLD_SAR_VALID_SEL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_VALID_SEL__SIZE
CYFLD_SAR_VALID_SEL__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_VALID_SEL_EN__OFFSET
CYFLD_SAR_VALID_SEL_EN__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_VALID_SEL_EN__SIZE
CYFLD_SAR_VALID_SEL_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_VALID_IGNORE__OFFSET
CYFLD_SAR_VALID_IGNORE__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_VALID_IGNORE__SIZE
CYFLD_SAR_VALID_IGNORE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_TRIGGER_OUT_EN__OFFSET
CYFLD_SAR_TRIGGER_OUT_EN__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_TRIGGER_OUT_EN__SIZE
CYFLD_SAR_TRIGGER_OUT_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET
CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_DSI_OUT_EN__SIZE
CYFLD_SAR_EOS_DSI_OUT_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_SAMPLE_TIME01
CYREG_SAR_SAMPLE_TIME01 EQU 0x403a0010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAMPLE_TIME0__OFFSET
CYFLD_SAR_SAMPLE_TIME0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAMPLE_TIME0__SIZE
CYFLD_SAR_SAMPLE_TIME0__SIZE EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAMPLE_TIME1__OFFSET
CYFLD_SAR_SAMPLE_TIME1__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAMPLE_TIME1__SIZE
CYFLD_SAR_SAMPLE_TIME1__SIZE EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_SAMPLE_TIME23
CYREG_SAR_SAMPLE_TIME23 EQU 0x403a0014
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAMPLE_TIME2__OFFSET
CYFLD_SAR_SAMPLE_TIME2__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAMPLE_TIME2__SIZE
CYFLD_SAR_SAMPLE_TIME2__SIZE EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAMPLE_TIME3__OFFSET
CYFLD_SAR_SAMPLE_TIME3__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAMPLE_TIME3__SIZE
CYFLD_SAR_SAMPLE_TIME3__SIZE EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_RANGE_THRES
CYREG_SAR_RANGE_THRES EQU 0x403a0018
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_LOW__OFFSET
CYFLD_SAR_RANGE_LOW__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_LOW__SIZE
CYFLD_SAR_RANGE_LOW__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_HIGH__OFFSET
CYFLD_SAR_RANGE_HIGH__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_HIGH__SIZE
CYFLD_SAR_RANGE_HIGH__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_RANGE_COND
CYREG_SAR_RANGE_COND EQU 0x403a001c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_COND__OFFSET
CYFLD_SAR_RANGE_COND__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_COND__SIZE
CYFLD_SAR_RANGE_COND__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_RANGE_COND_BELOW
CYVAL_SAR_RANGE_COND_BELOW EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_RANGE_COND_INSIDE
CYVAL_SAR_RANGE_COND_INSIDE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_RANGE_COND_ABOVE
CYVAL_SAR_RANGE_COND_ABOVE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_RANGE_COND_OUTSIDE
CYVAL_SAR_RANGE_COND_OUTSIDE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_EN
CYREG_SAR_CHAN_EN EQU 0x403a0020
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_EN__OFFSET
CYFLD_SAR_CHAN_EN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_EN__SIZE
CYFLD_SAR_CHAN_EN__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_START_CTRL
CYREG_SAR_START_CTRL EQU 0x403a0024
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_TRIGGER__OFFSET
CYFLD_SAR_FW_TRIGGER__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_TRIGGER__SIZE
CYFLD_SAR_FW_TRIGGER__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_DFT_CTRL
CYREG_SAR_DFT_CTRL EQU 0x403a0030
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DLY_INC__OFFSET
CYFLD_SAR_DLY_INC__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DLY_INC__SIZE
CYFLD_SAR_DLY_INC__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_HIZ__OFFSET
CYFLD_SAR_HIZ__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_HIZ__SIZE
CYFLD_SAR_HIZ__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DFT_INC__OFFSET
CYFLD_SAR_DFT_INC__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DFT_INC__SIZE
CYFLD_SAR_DFT_INC__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DFT_OUTC__OFFSET
CYFLD_SAR_DFT_OUTC__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DFT_OUTC__SIZE
CYFLD_SAR_DFT_OUTC__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SEL_CSEL_DFT__OFFSET
CYFLD_SAR_SEL_CSEL_DFT__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SEL_CSEL_DFT__SIZE
CYFLD_SAR_SEL_CSEL_DFT__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EN_CSEL_DFT__OFFSET
CYFLD_SAR_EN_CSEL_DFT__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EN_CSEL_DFT__SIZE
CYFLD_SAR_EN_CSEL_DFT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DCEN__OFFSET
CYFLD_SAR_DCEN__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DCEN__SIZE
CYFLD_SAR_DCEN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_ADFT_OVERRIDE__OFFSET
CYFLD_SAR_ADFT_OVERRIDE__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_ADFT_OVERRIDE__SIZE
CYFLD_SAR_ADFT_OVERRIDE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG0
CYREG_SAR_CHAN_CONFIG0 EQU 0x403a0080
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_POS_PIN_ADDR__OFFSET
CYFLD_SAR_POS_PIN_ADDR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_POS_PIN_ADDR__SIZE
CYFLD_SAR_POS_PIN_ADDR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_POS_PORT_ADDR__OFFSET
CYFLD_SAR_POS_PORT_ADDR__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_POS_PORT_ADDR__SIZE
CYFLD_SAR_POS_PORT_ADDR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_POS_PORT_ADDR_SARMUX
CYVAL_SAR_POS_PORT_ADDR_SARMUX EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_POS_PORT_ADDR_CTB0
CYVAL_SAR_POS_PORT_ADDR_CTB0 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_POS_PORT_ADDR_CTB1
CYVAL_SAR_POS_PORT_ADDR_CTB1 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_POS_PORT_ADDR_CTB2
CYVAL_SAR_POS_PORT_ADDR_CTB2 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_POS_PORT_ADDR_CTB3
CYVAL_SAR_POS_PORT_ADDR_CTB3 EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_POS_PORT_ADDR_AROUTE_VIRT2
CYVAL_SAR_POS_PORT_ADDR_AROUTE_VIRT2 EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_POS_PORT_ADDR_AROUTE_VIRT1
CYVAL_SAR_POS_PORT_ADDR_AROUTE_VIRT1 EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_POS_PORT_ADDR_SARMUX_VIRT
CYVAL_SAR_POS_PORT_ADDR_SARMUX_VIRT EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DIFFERENTIAL_EN__OFFSET
CYFLD_SAR_DIFFERENTIAL_EN__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DIFFERENTIAL_EN__SIZE
CYFLD_SAR_DIFFERENTIAL_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RESOLUTION__OFFSET
CYFLD_SAR_RESOLUTION__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RESOLUTION__SIZE
CYFLD_SAR_RESOLUTION__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_RESOLUTION_MAXRES
CYVAL_SAR_RESOLUTION_MAXRES EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_RESOLUTION_SUBRES
CYVAL_SAR_RESOLUTION_SUBRES EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_AVG_EN__OFFSET
CYFLD_SAR_AVG_EN__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_AVG_EN__SIZE
CYFLD_SAR_AVG_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET
CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SAMPLE_TIME_SEL__SIZE
CYFLD_SAR_SAMPLE_TIME_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_NEG_PIN_ADDR__OFFSET
CYFLD_SAR_NEG_PIN_ADDR__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_NEG_PIN_ADDR__SIZE
CYFLD_SAR_NEG_PIN_ADDR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_NEG_PORT_ADDR__OFFSET
CYFLD_SAR_NEG_PORT_ADDR__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_NEG_PORT_ADDR__SIZE
CYFLD_SAR_NEG_PORT_ADDR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_PORT_ADDR_SARMUX
CYVAL_SAR_NEG_PORT_ADDR_SARMUX EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_PORT_ADDR_AROUTE_VIRT2
CYVAL_SAR_NEG_PORT_ADDR_AROUTE_VIRT2 EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_PORT_ADDR_AROUTE_VIRT1
CYVAL_SAR_NEG_PORT_ADDR_AROUTE_VIRT1 EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_NEG_PORT_ADDR_RESERVED1
CYVAL_SAR_NEG_PORT_ADDR_RESERVED1 EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_NEG_ADDR_EN__OFFSET
CYFLD_SAR_NEG_ADDR_EN__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_NEG_ADDR_EN__SIZE
CYFLD_SAR_NEG_ADDR_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_OUT_EN__OFFSET
CYFLD_SAR_DSI_OUT_EN__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_OUT_EN__SIZE
CYFLD_SAR_DSI_OUT_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG1
CYREG_SAR_CHAN_CONFIG1 EQU 0x403a0084
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG2
CYREG_SAR_CHAN_CONFIG2 EQU 0x403a0088
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG3
CYREG_SAR_CHAN_CONFIG3 EQU 0x403a008c
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG4
CYREG_SAR_CHAN_CONFIG4 EQU 0x403a0090
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG5
CYREG_SAR_CHAN_CONFIG5 EQU 0x403a0094
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG6
CYREG_SAR_CHAN_CONFIG6 EQU 0x403a0098
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG7
CYREG_SAR_CHAN_CONFIG7 EQU 0x403a009c
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG8
CYREG_SAR_CHAN_CONFIG8 EQU 0x403a00a0
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG9
CYREG_SAR_CHAN_CONFIG9 EQU 0x403a00a4
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG10
CYREG_SAR_CHAN_CONFIG10 EQU 0x403a00a8
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG11
CYREG_SAR_CHAN_CONFIG11 EQU 0x403a00ac
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG12
CYREG_SAR_CHAN_CONFIG12 EQU 0x403a00b0
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG13
CYREG_SAR_CHAN_CONFIG13 EQU 0x403a00b4
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG14
CYREG_SAR_CHAN_CONFIG14 EQU 0x403a00b8
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_CONFIG15
CYREG_SAR_CHAN_CONFIG15 EQU 0x403a00bc
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK0
CYREG_SAR_CHAN_WORK0 EQU 0x403a0100
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_WORK__OFFSET
CYFLD_SAR_WORK__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_WORK__SIZE
CYFLD_SAR_WORK__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_WORK_NEWVALUE_MIR__OFFSET
CYFLD_SAR_CHAN_WORK_NEWVALUE_MIR__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_WORK_NEWVALUE_MIR__SIZE
CYFLD_SAR_CHAN_WORK_NEWVALUE_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_WORK_UPDATED_MIR__OFFSET
CYFLD_SAR_CHAN_WORK_UPDATED_MIR__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_WORK_UPDATED_MIR__SIZE
CYFLD_SAR_CHAN_WORK_UPDATED_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK1
CYREG_SAR_CHAN_WORK1 EQU 0x403a0104
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK2
CYREG_SAR_CHAN_WORK2 EQU 0x403a0108
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK3
CYREG_SAR_CHAN_WORK3 EQU 0x403a010c
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK4
CYREG_SAR_CHAN_WORK4 EQU 0x403a0110
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK5
CYREG_SAR_CHAN_WORK5 EQU 0x403a0114
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK6
CYREG_SAR_CHAN_WORK6 EQU 0x403a0118
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK7
CYREG_SAR_CHAN_WORK7 EQU 0x403a011c
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK8
CYREG_SAR_CHAN_WORK8 EQU 0x403a0120
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK9
CYREG_SAR_CHAN_WORK9 EQU 0x403a0124
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK10
CYREG_SAR_CHAN_WORK10 EQU 0x403a0128
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK11
CYREG_SAR_CHAN_WORK11 EQU 0x403a012c
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK12
CYREG_SAR_CHAN_WORK12 EQU 0x403a0130
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK13
CYREG_SAR_CHAN_WORK13 EQU 0x403a0134
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK14
CYREG_SAR_CHAN_WORK14 EQU 0x403a0138
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK15
CYREG_SAR_CHAN_WORK15 EQU 0x403a013c
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT0
CYREG_SAR_CHAN_RESULT0 EQU 0x403a0180
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RESULT__OFFSET
CYFLD_SAR_RESULT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RESULT__SIZE
CYFLD_SAR_RESULT__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_RESULT_NEWVALUE_MIR__OFFSET
CYFLD_SAR_CHAN_RESULT_NEWVALUE_MIR__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_RESULT_NEWVALUE_MIR__SIZE
CYFLD_SAR_CHAN_RESULT_NEWVALUE_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_INTR_MIR__OFFSET
CYFLD_SAR_SATURATE_INTR_MIR__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_INTR_MIR__SIZE
CYFLD_SAR_SATURATE_INTR_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_INTR_MIR__OFFSET
CYFLD_SAR_RANGE_INTR_MIR__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_INTR_MIR__SIZE
CYFLD_SAR_RANGE_INTR_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_RESULT_UPDATED_MIR__OFFSET
CYFLD_SAR_CHAN_RESULT_UPDATED_MIR__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_RESULT_UPDATED_MIR__SIZE
CYFLD_SAR_CHAN_RESULT_UPDATED_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT1
CYREG_SAR_CHAN_RESULT1 EQU 0x403a0184
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT2
CYREG_SAR_CHAN_RESULT2 EQU 0x403a0188
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT3
CYREG_SAR_CHAN_RESULT3 EQU 0x403a018c
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT4
CYREG_SAR_CHAN_RESULT4 EQU 0x403a0190
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT5
CYREG_SAR_CHAN_RESULT5 EQU 0x403a0194
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT6
CYREG_SAR_CHAN_RESULT6 EQU 0x403a0198
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT7
CYREG_SAR_CHAN_RESULT7 EQU 0x403a019c
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT8
CYREG_SAR_CHAN_RESULT8 EQU 0x403a01a0
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT9
CYREG_SAR_CHAN_RESULT9 EQU 0x403a01a4
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT10
CYREG_SAR_CHAN_RESULT10 EQU 0x403a01a8
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT11
CYREG_SAR_CHAN_RESULT11 EQU 0x403a01ac
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT12
CYREG_SAR_CHAN_RESULT12 EQU 0x403a01b0
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT13
CYREG_SAR_CHAN_RESULT13 EQU 0x403a01b4
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT14
CYREG_SAR_CHAN_RESULT14 EQU 0x403a01b8
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT15
CYREG_SAR_CHAN_RESULT15 EQU 0x403a01bc
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK_UPDATED
CYREG_SAR_CHAN_WORK_UPDATED EQU 0x403a0200
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_WORK_UPDATED__OFFSET
CYFLD_SAR_CHAN_WORK_UPDATED__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_WORK_UPDATED__SIZE
CYFLD_SAR_CHAN_WORK_UPDATED__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT_UPDATED
CYREG_SAR_CHAN_RESULT_UPDATED EQU 0x403a0204
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_RESULT_UPDATED__OFFSET
CYFLD_SAR_CHAN_RESULT_UPDATED__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_RESULT_UPDATED__SIZE
CYFLD_SAR_CHAN_RESULT_UPDATED__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_WORK_NEWVALUE
CYREG_SAR_CHAN_WORK_NEWVALUE EQU 0x403a0208
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_WORK_NEWVALUE__OFFSET
CYFLD_SAR_CHAN_WORK_NEWVALUE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_WORK_NEWVALUE__SIZE
CYFLD_SAR_CHAN_WORK_NEWVALUE__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_CHAN_RESULT_NEWVALUE
CYREG_SAR_CHAN_RESULT_NEWVALUE EQU 0x403a020c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_RESULT_NEWVALUE__OFFSET
CYFLD_SAR_CHAN_RESULT_NEWVALUE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CHAN_RESULT_NEWVALUE__SIZE
CYFLD_SAR_CHAN_RESULT_NEWVALUE__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_INTR
CYREG_SAR_INTR EQU 0x403a0210
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_INTR__OFFSET
CYFLD_SAR_EOS_INTR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_INTR__SIZE
CYFLD_SAR_EOS_INTR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_OVERFLOW_INTR__OFFSET
CYFLD_SAR_OVERFLOW_INTR__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_OVERFLOW_INTR__SIZE
CYFLD_SAR_OVERFLOW_INTR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_COLLISION_INTR__OFFSET
CYFLD_SAR_FW_COLLISION_INTR__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_COLLISION_INTR__SIZE
CYFLD_SAR_FW_COLLISION_INTR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_COLLISION_INTR__OFFSET
CYFLD_SAR_DSI_COLLISION_INTR__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_COLLISION_INTR__SIZE
CYFLD_SAR_DSI_COLLISION_INTR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_INTR__OFFSET
CYFLD_SAR_INJ_EOC_INTR__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_INTR__SIZE
CYFLD_SAR_INJ_EOC_INTR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_INTR__OFFSET
CYFLD_SAR_INJ_SATURATE_INTR__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_INTR__SIZE
CYFLD_SAR_INJ_SATURATE_INTR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_INTR__OFFSET
CYFLD_SAR_INJ_RANGE_INTR__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_INTR__SIZE
CYFLD_SAR_INJ_RANGE_INTR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_INTR__OFFSET
CYFLD_SAR_INJ_COLLISION_INTR__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_INTR__SIZE
CYFLD_SAR_INJ_COLLISION_INTR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_INTR_SET
CYREG_SAR_INTR_SET EQU 0x403a0214
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_SET__OFFSET
CYFLD_SAR_EOS_SET__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_SET__SIZE
CYFLD_SAR_EOS_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_OVERFLOW_SET__OFFSET
CYFLD_SAR_OVERFLOW_SET__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_OVERFLOW_SET__SIZE
CYFLD_SAR_OVERFLOW_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_COLLISION_SET__OFFSET
CYFLD_SAR_FW_COLLISION_SET__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_COLLISION_SET__SIZE
CYFLD_SAR_FW_COLLISION_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_COLLISION_SET__OFFSET
CYFLD_SAR_DSI_COLLISION_SET__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_COLLISION_SET__SIZE
CYFLD_SAR_DSI_COLLISION_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_SET__OFFSET
CYFLD_SAR_INJ_EOC_SET__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_SET__SIZE
CYFLD_SAR_INJ_EOC_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_SET__OFFSET
CYFLD_SAR_INJ_SATURATE_SET__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_SET__SIZE
CYFLD_SAR_INJ_SATURATE_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_SET__OFFSET
CYFLD_SAR_INJ_RANGE_SET__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_SET__SIZE
CYFLD_SAR_INJ_RANGE_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_SET__OFFSET
CYFLD_SAR_INJ_COLLISION_SET__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_SET__SIZE
CYFLD_SAR_INJ_COLLISION_SET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_INTR_MASK
CYREG_SAR_INTR_MASK EQU 0x403a0218
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_MASK__OFFSET
CYFLD_SAR_EOS_MASK__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_MASK__SIZE
CYFLD_SAR_EOS_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_OVERFLOW_MASK__OFFSET
CYFLD_SAR_OVERFLOW_MASK__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_OVERFLOW_MASK__SIZE
CYFLD_SAR_OVERFLOW_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_COLLISION_MASK__OFFSET
CYFLD_SAR_FW_COLLISION_MASK__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_COLLISION_MASK__SIZE
CYFLD_SAR_FW_COLLISION_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_COLLISION_MASK__OFFSET
CYFLD_SAR_DSI_COLLISION_MASK__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_COLLISION_MASK__SIZE
CYFLD_SAR_DSI_COLLISION_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_MASK__OFFSET
CYFLD_SAR_INJ_EOC_MASK__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_MASK__SIZE
CYFLD_SAR_INJ_EOC_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_MASK__OFFSET
CYFLD_SAR_INJ_SATURATE_MASK__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_MASK__SIZE
CYFLD_SAR_INJ_SATURATE_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_MASK__OFFSET
CYFLD_SAR_INJ_RANGE_MASK__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_MASK__SIZE
CYFLD_SAR_INJ_RANGE_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_MASK__OFFSET
CYFLD_SAR_INJ_COLLISION_MASK__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_MASK__SIZE
CYFLD_SAR_INJ_COLLISION_MASK__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_INTR_MASKED
CYREG_SAR_INTR_MASKED EQU 0x403a021c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_MASKED__OFFSET
CYFLD_SAR_EOS_MASKED__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_MASKED__SIZE
CYFLD_SAR_EOS_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_OVERFLOW_MASKED__OFFSET
CYFLD_SAR_OVERFLOW_MASKED__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_OVERFLOW_MASKED__SIZE
CYFLD_SAR_OVERFLOW_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_COLLISION_MASKED__OFFSET
CYFLD_SAR_FW_COLLISION_MASKED__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_COLLISION_MASKED__SIZE
CYFLD_SAR_FW_COLLISION_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET
CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_COLLISION_MASKED__SIZE
CYFLD_SAR_DSI_COLLISION_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_MASKED__OFFSET
CYFLD_SAR_INJ_EOC_MASKED__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_MASKED__SIZE
CYFLD_SAR_INJ_EOC_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET
CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_MASKED__SIZE
CYFLD_SAR_INJ_SATURATE_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_MASKED__OFFSET
CYFLD_SAR_INJ_RANGE_MASKED__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_MASKED__SIZE
CYFLD_SAR_INJ_RANGE_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET
CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_MASKED__SIZE
CYFLD_SAR_INJ_COLLISION_MASKED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_SATURATE_INTR
CYREG_SAR_SATURATE_INTR EQU 0x403a0220
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_INTR__OFFSET
CYFLD_SAR_SATURATE_INTR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_INTR__SIZE
CYFLD_SAR_SATURATE_INTR__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_SATURATE_INTR_SET
CYREG_SAR_SATURATE_INTR_SET EQU 0x403a0224
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_SET__OFFSET
CYFLD_SAR_SATURATE_SET__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_SET__SIZE
CYFLD_SAR_SATURATE_SET__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_SATURATE_INTR_MASK
CYREG_SAR_SATURATE_INTR_MASK EQU 0x403a0228
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_MASK__OFFSET
CYFLD_SAR_SATURATE_MASK__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_MASK__SIZE
CYFLD_SAR_SATURATE_MASK__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_SATURATE_INTR_MASKED
CYREG_SAR_SATURATE_INTR_MASKED EQU 0x403a022c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_MASKED__OFFSET
CYFLD_SAR_SATURATE_MASKED__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_MASKED__SIZE
CYFLD_SAR_SATURATE_MASKED__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_RANGE_INTR
CYREG_SAR_RANGE_INTR EQU 0x403a0230
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_INTR__OFFSET
CYFLD_SAR_RANGE_INTR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_INTR__SIZE
CYFLD_SAR_RANGE_INTR__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_RANGE_INTR_SET
CYREG_SAR_RANGE_INTR_SET EQU 0x403a0234
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_SET__OFFSET
CYFLD_SAR_RANGE_SET__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_SET__SIZE
CYFLD_SAR_RANGE_SET__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_RANGE_INTR_MASK
CYREG_SAR_RANGE_INTR_MASK EQU 0x403a0238
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_MASK__OFFSET
CYFLD_SAR_RANGE_MASK__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_MASK__SIZE
CYFLD_SAR_RANGE_MASK__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_RANGE_INTR_MASKED
CYREG_SAR_RANGE_INTR_MASKED EQU 0x403a023c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_MASKED__OFFSET
CYFLD_SAR_RANGE_MASKED__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_MASKED__SIZE
CYFLD_SAR_RANGE_MASKED__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_INTR_CAUSE
CYREG_SAR_INTR_CAUSE EQU 0x403a0240
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_MASKED_MIR__OFFSET
CYFLD_SAR_EOS_MASKED_MIR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_EOS_MASKED_MIR__SIZE
CYFLD_SAR_EOS_MASKED_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET
CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE
CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET
CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE
CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET
CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE
CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET
CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE
CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET
CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE
CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET
CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE
CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET
CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE
CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_MASKED_RED__OFFSET
CYFLD_SAR_SATURATE_MASKED_RED__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SATURATE_MASKED_RED__SIZE
CYFLD_SAR_SATURATE_MASKED_RED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_MASKED_RED__OFFSET
CYFLD_SAR_RANGE_MASKED_RED__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_RANGE_MASKED_RED__SIZE
CYFLD_SAR_RANGE_MASKED_RED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_INJ_CHAN_CONFIG
CYREG_SAR_INJ_CHAN_CONFIG EQU 0x403a0280
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_PIN_ADDR__OFFSET
CYFLD_SAR_INJ_PIN_ADDR__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_PIN_ADDR__SIZE
CYFLD_SAR_INJ_PIN_ADDR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_PORT_ADDR__OFFSET
CYFLD_SAR_INJ_PORT_ADDR__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_PORT_ADDR__SIZE
CYFLD_SAR_INJ_PORT_ADDR__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_INJ_PORT_ADDR_SARMUX
CYVAL_SAR_INJ_PORT_ADDR_SARMUX EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_INJ_PORT_ADDR_CTB0
CYVAL_SAR_INJ_PORT_ADDR_CTB0 EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_INJ_PORT_ADDR_CTB1
CYVAL_SAR_INJ_PORT_ADDR_CTB1 EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_INJ_PORT_ADDR_CTB2
CYVAL_SAR_INJ_PORT_ADDR_CTB2 EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_INJ_PORT_ADDR_CTB3
CYVAL_SAR_INJ_PORT_ADDR_CTB3 EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT
CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT
CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET
CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE
CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RESOLUTION__OFFSET
CYFLD_SAR_INJ_RESOLUTION__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RESOLUTION__SIZE
CYFLD_SAR_INJ_RESOLUTION__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_INJ_RESOLUTION_12B
CYVAL_SAR_INJ_RESOLUTION_12B EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_INJ_RESOLUTION_SUBRES
CYVAL_SAR_INJ_RESOLUTION_SUBRES EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_AVG_EN__OFFSET
CYFLD_SAR_INJ_AVG_EN__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_AVG_EN__SIZE
CYFLD_SAR_INJ_AVG_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET
CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE
CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_TAILGATING__OFFSET
CYFLD_SAR_INJ_TAILGATING__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_TAILGATING__SIZE
CYFLD_SAR_INJ_TAILGATING__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_START_EN__OFFSET
CYFLD_SAR_INJ_START_EN__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_START_EN__SIZE
CYFLD_SAR_INJ_START_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_INJ_RESULT
CYREG_SAR_INJ_RESULT EQU 0x403a0290
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RESULT__OFFSET
CYFLD_SAR_INJ_RESULT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RESULT__SIZE
CYFLD_SAR_INJ_RESULT__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_NEWVALUE__OFFSET
CYFLD_SAR_INJ_NEWVALUE__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_NEWVALUE__SIZE
CYFLD_SAR_INJ_NEWVALUE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET
CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE
CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET
CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE
CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET
CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE
CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET
CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE
CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_STATUS
CYREG_SAR_STATUS EQU 0x403a02a0
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CUR_CHAN__OFFSET
CYFLD_SAR_CUR_CHAN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CUR_CHAN__SIZE
CYFLD_SAR_CUR_CHAN__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SW_VREF_NEG__OFFSET
CYFLD_SAR_SW_VREF_NEG__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_SW_VREF_NEG__SIZE
CYFLD_SAR_SW_VREF_NEG__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_BUSY__OFFSET
CYFLD_SAR_BUSY__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_BUSY__SIZE
CYFLD_SAR_BUSY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_AVG_STAT
CYREG_SAR_AVG_STAT EQU 0x403a02a4
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CUR_AVG_ACCU__OFFSET
CYFLD_SAR_CUR_AVG_ACCU__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CUR_AVG_ACCU__SIZE
CYFLD_SAR_CUR_AVG_ACCU__SIZE EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INTRLV_BUSY__OFFSET
CYFLD_SAR_INTRLV_BUSY__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_INTRLV_BUSY__SIZE
CYFLD_SAR_INTRLV_BUSY__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CUR_AVG_CNT__OFFSET
CYFLD_SAR_CUR_AVG_CNT__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CUR_AVG_CNT__SIZE
CYFLD_SAR_CUR_AVG_CNT__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_MUX_SWITCH0
CYREG_SAR_MUX_SWITCH0 EQU 0x403a0300
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE
CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE
CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE
CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE
CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE
CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE
CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE
CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE
CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE
CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE
CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET EQU 0x0000000a
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE
CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET EQU 0x0000000b
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE
CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE
CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET EQU 0x0000000d
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE
CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE
CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE
CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE
CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE
CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE
CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE
CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE
CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET EQU 0x00000015
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE
CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE
CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET
CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE
CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE
CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET
CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE
CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET
CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET EQU 0x0000001a
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE
CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET
CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE
CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET
CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE
CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET
CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET EQU 0x0000001d
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE
CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_MUX_SWITCH_CLEAR0
CYREG_SAR_MUX_SWITCH_CLEAR0 EQU 0x403a0304
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_MUX_SWITCH1
CYREG_SAR_MUX_SWITCH1 EQU 0x403a0308
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET
CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE
CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET
CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE
CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET
CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE
CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET
CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE
CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_MUX_SWITCH_CLEAR1
CYREG_SAR_MUX_SWITCH_CLEAR1 EQU 0x403a030c
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_MUX_SWITCH_HW_CTRL
CYREG_SAR_MUX_SWITCH_HW_CTRL EQU 0x403a0340
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET
CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P0__SIZE
CYFLD_SAR_MUX_HW_CTRL_P0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET
CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P1__SIZE
CYFLD_SAR_MUX_HW_CTRL_P1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET
CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P2__SIZE
CYFLD_SAR_MUX_HW_CTRL_P2__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET
CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P3__SIZE
CYFLD_SAR_MUX_HW_CTRL_P3__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET
CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P4__SIZE
CYFLD_SAR_MUX_HW_CTRL_P4__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET
CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P5__SIZE
CYFLD_SAR_MUX_HW_CTRL_P5__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET
CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P6__SIZE
CYFLD_SAR_MUX_HW_CTRL_P6__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET
CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET EQU 0x00000007
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_P7__SIZE
CYFLD_SAR_MUX_HW_CTRL_P7__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET
CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE
CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET
CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET EQU 0x00000011
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE
CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET EQU 0x00000012
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET EQU 0x00000013
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE
CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET
CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE
CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET
CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE
CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_MUX_SWITCH_STATUS
CYREG_SAR_MUX_SWITCH_STATUS EQU 0x403a0348
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_PUMP_CTRL
CYREG_SAR_PUMP_CTRL EQU 0x403a0380
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CLOCK_SEL__OFFSET
CYFLD_SAR_CLOCK_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CLOCK_SEL__SIZE
CYFLD_SAR_CLOCK_SEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_ANA_TRIM
CYREG_SAR_ANA_TRIM EQU 0x403a0f00
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CAP_TRIM__OFFSET
CYFLD_SAR_CAP_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_CAP_TRIM__SIZE
CYFLD_SAR_CAP_TRIM__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_TRIMUNIT__OFFSET
CYFLD_SAR_TRIMUNIT__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_TRIMUNIT__SIZE
CYFLD_SAR_TRIMUNIT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_SAR_WOUNDING
CYREG_SAR_WOUNDING EQU 0x403a0f04
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_WOUND_RESOLUTION__OFFSET
CYFLD_SAR_WOUND_RESOLUTION__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_SAR_WOUND_RESOLUTION__SIZE
CYFLD_SAR_WOUND_RESOLUTION__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_WOUND_RESOLUTION_12BIT
CYVAL_SAR_WOUND_RESOLUTION_12BIT EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_WOUND_RESOLUTION_10BIT
CYVAL_SAR_WOUND_RESOLUTION_10BIT EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_WOUND_RESOLUTION_8BIT
CYVAL_SAR_WOUND_RESOLUTION_8BIT EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO
CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYDEV_PASS_BASE
CYDEV_PASS_BASE EQU 0x403f0000
    ENDIF
    IF :LNOT::DEF:CYDEV_PASS_SIZE
CYDEV_PASS_SIZE EQU 0x00010000
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_INTR_CAUSE
CYREG_PASS_INTR_CAUSE EQU 0x403f0000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_CTB0_INT__OFFSET
CYFLD_PASS_CTB0_INT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_CTB0_INT__SIZE
CYFLD_PASS_CTB0_INT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_CTB1_INT__OFFSET
CYFLD_PASS_CTB1_INT__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_CTB1_INT__SIZE
CYFLD_PASS_CTB1_INT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_UAB0_INT__OFFSET
CYFLD_PASS_UAB0_INT__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_UAB0_INT__SIZE
CYFLD_PASS_UAB0_INT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_TRIG_SYNC
CYREG_PASS_TRIG_SYNC EQU 0x403f0100
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSI_SYNC0_EN__OFFSET
CYFLD_PASS_DSI_SYNC0_EN__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSI_SYNC0_EN__SIZE
CYFLD_PASS_DSI_SYNC0_EN__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_SAR_TRIG_SEL
CYREG_PASS_SAR_TRIG_SEL EQU 0x403f0104
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_TRIG_SEL__OFFSET
CYFLD_PASS_TRIG_SEL__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_TRIG_SEL__SIZE
CYFLD_PASS_TRIG_SEL__SIZE EQU 0x00000005
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_PASS_CTRL
CYREG_PASS_PASS_CTRL EQU 0x403f0108
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_PMPCLK_BYP__OFFSET
CYFLD_PASS_PMPCLK_BYP__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_PMPCLK_BYP__SIZE
CYFLD_PASS_PMPCLK_BYP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_PMPCLK_SRC__OFFSET
CYFLD_PASS_PMPCLK_SRC__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_PMPCLK_SRC__SIZE
CYFLD_PASS_PMPCLK_SRC__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_RMB_BITS__OFFSET
CYFLD_PASS_RMB_BITS__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_RMB_BITS__SIZE
CYFLD_PASS_RMB_BITS__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_PRB_CTRL
CYREG_PASS_PRB_CTRL EQU 0x403f0200
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VBGR_BUF_GAIN__OFFSET
CYFLD_PASS_VBGR_BUF_GAIN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VBGR_BUF_GAIN__SIZE
CYFLD_PASS_VBGR_BUF_GAIN__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VDDA_ENABLE__OFFSET
CYFLD_PASS_VDDA_ENABLE__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VDDA_ENABLE__SIZE
CYFLD_PASS_VDDA_ENABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DEEPSLEEP_ON__OFFSET
CYFLD_PASS_DEEPSLEEP_ON__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DEEPSLEEP_ON__SIZE
CYFLD_PASS_DEEPSLEEP_ON__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_ENABLED__OFFSET
CYFLD_PASS_ENABLED__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_ENABLED__SIZE
CYFLD_PASS_ENABLED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_PRB_REF0
CYREG_PASS_PRB_REF0 EQU 0x403f0204
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF0_ENABLE__OFFSET
CYFLD_PASS_VREF0_ENABLE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF0_ENABLE__SIZE
CYFLD_PASS_VREF0_ENABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF0_SUP_SEL__OFFSET
CYFLD_PASS_VREF0_SUP_SEL__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF0_SUP_SEL__SIZE
CYFLD_PASS_VREF0_SUP_SEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF0_SEL__OFFSET
CYFLD_PASS_VREF0_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF0_SEL__SIZE
CYFLD_PASS_VREF0_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_PRB_REF1
CYREG_PASS_PRB_REF1 EQU 0x403f0208
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF1_ENABLE__OFFSET
CYFLD_PASS_VREF1_ENABLE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF1_ENABLE__SIZE
CYFLD_PASS_VREF1_ENABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF1_SUP_SEL__OFFSET
CYFLD_PASS_VREF1_SUP_SEL__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF1_SUP_SEL__SIZE
CYFLD_PASS_VREF1_SUP_SEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF1_SEL__OFFSET
CYFLD_PASS_VREF1_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF1_SEL__SIZE
CYFLD_PASS_VREF1_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_PRB_REF2
CYREG_PASS_PRB_REF2 EQU 0x403f020c
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF2_ENABLE__OFFSET
CYFLD_PASS_VREF2_ENABLE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF2_ENABLE__SIZE
CYFLD_PASS_VREF2_ENABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF2_SUP_SEL__OFFSET
CYFLD_PASS_VREF2_SUP_SEL__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF2_SUP_SEL__SIZE
CYFLD_PASS_VREF2_SUP_SEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF2_SEL__OFFSET
CYFLD_PASS_VREF2_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF2_SEL__SIZE
CYFLD_PASS_VREF2_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_PRB_REF3
CYREG_PASS_PRB_REF3 EQU 0x403f0210
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF3_ENABLE__OFFSET
CYFLD_PASS_VREF3_ENABLE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF3_ENABLE__SIZE
CYFLD_PASS_VREF3_ENABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF3_SUP_SEL__OFFSET
CYFLD_PASS_VREF3_SUP_SEL__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF3_SUP_SEL__SIZE
CYFLD_PASS_VREF3_SUP_SEL__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF3_SEL__OFFSET
CYFLD_PASS_VREF3_SEL__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VREF3_SEL__SIZE
CYFLD_PASS_VREF3_SEL__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_LNFE_CTRL
CYREG_PASS_LNFE_CTRL EQU 0x403f0300
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_LNFE_SW
CYREG_PASS_LNFE_SW EQU 0x403f0304
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_LB__OFFSET
CYFLD_PASS_LB__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_LB__SIZE
CYFLD_PASS_LB__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_LE__OFFSET
CYFLD_PASS_LE__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_LE__SIZE
CYFLD_PASS_LE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYDEV_PASS_BIST_BASE
CYDEV_PASS_BIST_BASE EQU 0x403f0c00
    ENDIF
    IF :LNOT::DEF:CYDEV_PASS_BIST_SIZE
CYDEV_PASS_BIST_SIZE EQU 0x00000100
    ENDIF
    IF :LNOT::DEF:CYDEV_PASS_DSAB_BASE
CYDEV_PASS_DSAB_BASE EQU 0x403f0e00
    ENDIF
    IF :LNOT::DEF:CYDEV_PASS_DSAB_SIZE
CYDEV_PASS_DSAB_SIZE EQU 0x00000100
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_DSAB_DSAB_CTRL
CYREG_PASS_DSAB_DSAB_CTRL EQU 0x403f0e00
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET
CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_CURRENT_SEL__SIZE
CYFLD_PASS_DSAB_CURRENT_SEL__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_SEL_OUT__OFFSET
CYFLD_PASS_DSAB_SEL_OUT__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_SEL_OUT__SIZE
CYFLD_PASS_DSAB_SEL_OUT__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_REF_SWAP_EN__OFFSET
CYFLD_PASS_DSAB_REF_SWAP_EN__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_REF_SWAP_EN__SIZE
CYFLD_PASS_DSAB_REF_SWAP_EN__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_BYPASS_MODE_EN__OFFSET
CYFLD_PASS_DSAB_BYPASS_MODE_EN__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_BYPASS_MODE_EN__SIZE
CYFLD_PASS_DSAB_BYPASS_MODE_EN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_STARTUP_RM__OFFSET
CYFLD_PASS_DSAB_STARTUP_RM__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_STARTUP_RM__SIZE
CYFLD_PASS_DSAB_STARTUP_RM__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_ENABLED__OFFSET
CYFLD_PASS_DSAB_ENABLED__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_ENABLED__SIZE
CYFLD_PASS_DSAB_ENABLED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_DSAB_DSAB_DFT
CYREG_PASS_DSAB_DSAB_DFT EQU 0x403f0e04
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_EN_DFT__OFFSET
CYFLD_PASS_DSAB_EN_DFT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_EN_DFT__SIZE
CYFLD_PASS_DSAB_EN_DFT__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_DSAB_TRIM
CYREG_PASS_DSAB_TRIM EQU 0x403f0f00
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_IBIAS_TRIM__OFFSET
CYFLD_PASS_IBIAS_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_IBIAS_TRIM__SIZE
CYFLD_PASS_IBIAS_TRIM__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_RMB_BITS__OFFSET
CYFLD_PASS_DSAB_RMB_BITS__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_DSAB_RMB_BITS__SIZE
CYFLD_PASS_DSAB_RMB_BITS__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_PASS_PRB_TRIM
CYREG_PASS_PRB_TRIM EQU 0x403f0f04
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VBGR_BUF_TRIM__OFFSET
CYFLD_PASS_VBGR_BUF_TRIM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_VBGR_BUF_TRIM__SIZE
CYFLD_PASS_VBGR_BUF_TRIM__SIZE EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_PRB_RMB_BITS__OFFSET
CYFLD_PASS_PRB_RMB_BITS__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_PASS_PRB_RMB_BITS__SIZE
CYFLD_PASS_PRB_RMB_BITS__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYDEV_CM0P_BASE
CYDEV_CM0P_BASE EQU 0xe0000000
    ENDIF
    IF :LNOT::DEF:CYDEV_CM0P_SIZE
CYDEV_CM0P_SIZE EQU 0x00100000
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_DWT_PID4
CYREG_CM0P_DWT_PID4 EQU 0xe0001fd0
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VALUE__OFFSET
CYFLD_CM0P_VALUE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VALUE__SIZE
CYFLD_CM0P_VALUE__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_DWT_PID0
CYREG_CM0P_DWT_PID0 EQU 0xe0001fe0
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_DWT_PID1
CYREG_CM0P_DWT_PID1 EQU 0xe0001fe4
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_DWT_PID2
CYREG_CM0P_DWT_PID2 EQU 0xe0001fe8
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_DWT_PID3
CYREG_CM0P_DWT_PID3 EQU 0xe0001fec
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_DWT_CID0
CYREG_CM0P_DWT_CID0 EQU 0xe0001ff0
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_DWT_CID1
CYREG_CM0P_DWT_CID1 EQU 0xe0001ff4
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_DWT_CID2
CYREG_CM0P_DWT_CID2 EQU 0xe0001ff8
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_DWT_CID3
CYREG_CM0P_DWT_CID3 EQU 0xe0001ffc
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_BP_PID4
CYREG_CM0P_BP_PID4 EQU 0xe0002fd0
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_BP_PID0
CYREG_CM0P_BP_PID0 EQU 0xe0002fe0
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_BP_PID1
CYREG_CM0P_BP_PID1 EQU 0xe0002fe4
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_BP_PID2
CYREG_CM0P_BP_PID2 EQU 0xe0002fe8
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_BP_PID3
CYREG_CM0P_BP_PID3 EQU 0xe0002fec
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_BP_CID0
CYREG_CM0P_BP_CID0 EQU 0xe0002ff0
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_BP_CID1
CYREG_CM0P_BP_CID1 EQU 0xe0002ff4
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_BP_CID2
CYREG_CM0P_BP_CID2 EQU 0xe0002ff8
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_BP_CID3
CYREG_CM0P_BP_CID3 EQU 0xe0002ffc
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SYST_CSR
CYREG_CM0P_SYST_CSR EQU 0xe000e010
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_ENABLE__OFFSET
CYFLD_CM0P_ENABLE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_ENABLE__SIZE
CYFLD_CM0P_ENABLE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_TICKINT__OFFSET
CYFLD_CM0P_TICKINT__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_TICKINT__SIZE
CYFLD_CM0P_TICKINT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_CLKSOURCE__OFFSET
CYFLD_CM0P_CLKSOURCE__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_CLKSOURCE__SIZE
CYFLD_CM0P_CLKSOURCE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_COUNTFLAG__OFFSET
CYFLD_CM0P_COUNTFLAG__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_COUNTFLAG__SIZE
CYFLD_CM0P_COUNTFLAG__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SYST_RVR
CYREG_CM0P_SYST_RVR EQU 0xe000e014
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_RELOAD__OFFSET
CYFLD_CM0P_RELOAD__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_RELOAD__SIZE
CYFLD_CM0P_RELOAD__SIZE EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SYST_CVR
CYREG_CM0P_SYST_CVR EQU 0xe000e018
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_CURRENT__OFFSET
CYFLD_CM0P_CURRENT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_CURRENT__SIZE
CYFLD_CM0P_CURRENT__SIZE EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SYST_CALIB
CYREG_CM0P_SYST_CALIB EQU 0xe000e01c
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_TENMS__OFFSET
CYFLD_CM0P_TENMS__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_TENMS__SIZE
CYFLD_CM0P_TENMS__SIZE EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SKEW__OFFSET
CYFLD_CM0P_SKEW__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SKEW__SIZE
CYFLD_CM0P_SKEW__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_NOREF__OFFSET
CYFLD_CM0P_NOREF__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_NOREF__SIZE
CYFLD_CM0P_NOREF__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ISER
CYREG_CM0P_ISER EQU 0xe000e100
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SETENA__OFFSET
CYFLD_CM0P_SETENA__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SETENA__SIZE
CYFLD_CM0P_SETENA__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ICER
CYREG_CM0P_ICER EQU 0xe000e180
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_CLRENA__OFFSET
CYFLD_CM0P_CLRENA__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_CLRENA__SIZE
CYFLD_CM0P_CLRENA__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ISPR
CYREG_CM0P_ISPR EQU 0xe000e200
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SETPEND__OFFSET
CYFLD_CM0P_SETPEND__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SETPEND__SIZE
CYFLD_CM0P_SETPEND__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ICPR
CYREG_CM0P_ICPR EQU 0xe000e280
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_CLRPEND__OFFSET
CYFLD_CM0P_CLRPEND__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_CLRPEND__SIZE
CYFLD_CM0P_CLRPEND__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_IPR0
CYREG_CM0P_IPR0 EQU 0xe000e400
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_N0__OFFSET
CYFLD_CM0P_PRI_N0__OFFSET EQU 0x00000006
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_N0__SIZE
CYFLD_CM0P_PRI_N0__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_N1__OFFSET
CYFLD_CM0P_PRI_N1__OFFSET EQU 0x0000000e
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_N1__SIZE
CYFLD_CM0P_PRI_N1__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_N2__OFFSET
CYFLD_CM0P_PRI_N2__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_N2__SIZE
CYFLD_CM0P_PRI_N2__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_N3__OFFSET
CYFLD_CM0P_PRI_N3__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_N3__SIZE
CYFLD_CM0P_PRI_N3__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_IPR1
CYREG_CM0P_IPR1 EQU 0xe000e404
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_IPR2
CYREG_CM0P_IPR2 EQU 0xe000e408
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_IPR3
CYREG_CM0P_IPR3 EQU 0xe000e40c
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_IPR4
CYREG_CM0P_IPR4 EQU 0xe000e410
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_IPR5
CYREG_CM0P_IPR5 EQU 0xe000e414
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_IPR6
CYREG_CM0P_IPR6 EQU 0xe000e418
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_IPR7
CYREG_CM0P_IPR7 EQU 0xe000e41c
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_CPUID
CYREG_CM0P_CPUID EQU 0xe000ed00
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_REVISION__OFFSET
CYFLD_CM0P_REVISION__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_REVISION__SIZE
CYFLD_CM0P_REVISION__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PARTNO__OFFSET
CYFLD_CM0P_PARTNO__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PARTNO__SIZE
CYFLD_CM0P_PARTNO__SIZE EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_CONSTANT__OFFSET
CYFLD_CM0P_CONSTANT__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_CONSTANT__SIZE
CYFLD_CM0P_CONSTANT__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VARIANT__OFFSET
CYFLD_CM0P_VARIANT__OFFSET EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VARIANT__SIZE
CYFLD_CM0P_VARIANT__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_IMPLEMENTER__OFFSET
CYFLD_CM0P_IMPLEMENTER__OFFSET EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_IMPLEMENTER__SIZE
CYFLD_CM0P_IMPLEMENTER__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ICSR
CYREG_CM0P_ICSR EQU 0xe000ed04
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VECTACTIVE__OFFSET
CYFLD_CM0P_VECTACTIVE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VECTACTIVE__SIZE
CYFLD_CM0P_VECTACTIVE__SIZE EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VECTPENDING__OFFSET
CYFLD_CM0P_VECTPENDING__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VECTPENDING__SIZE
CYFLD_CM0P_VECTPENDING__SIZE EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_ISRPENDING__OFFSET
CYFLD_CM0P_ISRPENDING__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_ISRPENDING__SIZE
CYFLD_CM0P_ISRPENDING__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_ISRPREEMPT__OFFSET
CYFLD_CM0P_ISRPREEMPT__OFFSET EQU 0x00000017
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_ISRPREEMPT__SIZE
CYFLD_CM0P_ISRPREEMPT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PENDSTCLR__OFFSET
CYFLD_CM0P_PENDSTCLR__OFFSET EQU 0x00000019
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PENDSTCLR__SIZE
CYFLD_CM0P_PENDSTCLR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PENDSTSETb__OFFSET
CYFLD_CM0P_PENDSTSETb__OFFSET EQU 0x0000001a
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PENDSTSETb__SIZE
CYFLD_CM0P_PENDSTSETb__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PENDSVCLR__OFFSET
CYFLD_CM0P_PENDSVCLR__OFFSET EQU 0x0000001b
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PENDSVCLR__SIZE
CYFLD_CM0P_PENDSVCLR__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PENDSVSET__OFFSET
CYFLD_CM0P_PENDSVSET__OFFSET EQU 0x0000001c
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PENDSVSET__SIZE
CYFLD_CM0P_PENDSVSET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_NMIPENDSET__OFFSET
CYFLD_CM0P_NMIPENDSET__OFFSET EQU 0x0000001f
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_NMIPENDSET__SIZE
CYFLD_CM0P_NMIPENDSET__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_VTOR
CYREG_CM0P_VTOR EQU 0xe000ed08
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_TBLOFF__OFFSET
CYFLD_CM0P_TBLOFF__OFFSET EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_TBLOFF__SIZE
CYFLD_CM0P_TBLOFF__SIZE EQU 0x00000018
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_AIRCR
CYREG_CM0P_AIRCR EQU 0xe000ed0c
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VECTCLRACTIVE__OFFSET
CYFLD_CM0P_VECTCLRACTIVE__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VECTCLRACTIVE__SIZE
CYFLD_CM0P_VECTCLRACTIVE__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SYSRESETREQ__OFFSET
CYFLD_CM0P_SYSRESETREQ__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SYSRESETREQ__SIZE
CYFLD_CM0P_SYSRESETREQ__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_ENDIANNESS__OFFSET
CYFLD_CM0P_ENDIANNESS__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_ENDIANNESS__SIZE
CYFLD_CM0P_ENDIANNESS__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VECTKEY__OFFSET
CYFLD_CM0P_VECTKEY__OFFSET EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_VECTKEY__SIZE
CYFLD_CM0P_VECTKEY__SIZE EQU 0x00000010
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SCR
CYREG_CM0P_SCR EQU 0xe000ed10
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SLEEPONEXIT__OFFSET
CYFLD_CM0P_SLEEPONEXIT__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SLEEPONEXIT__SIZE
CYFLD_CM0P_SLEEPONEXIT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SLEEPDEEP__OFFSET
CYFLD_CM0P_SLEEPDEEP__OFFSET EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SLEEPDEEP__SIZE
CYFLD_CM0P_SLEEPDEEP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SEVONPEND__OFFSET
CYFLD_CM0P_SEVONPEND__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SEVONPEND__SIZE
CYFLD_CM0P_SEVONPEND__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_CCR
CYREG_CM0P_CCR EQU 0xe000ed14
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_UNALIGN_TRP__OFFSET
CYFLD_CM0P_UNALIGN_TRP__OFFSET EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_UNALIGN_TRP__SIZE
CYFLD_CM0P_UNALIGN_TRP__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_STKALIGN__OFFSET
CYFLD_CM0P_STKALIGN__OFFSET EQU 0x00000009
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_STKALIGN__SIZE
CYFLD_CM0P_STKALIGN__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SHPR2
CYREG_CM0P_SHPR2 EQU 0xe000ed1c
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_11__OFFSET
CYFLD_CM0P_PRI_11__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_11__SIZE
CYFLD_CM0P_PRI_11__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SHPR3
CYREG_CM0P_SHPR3 EQU 0xe000ed20
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_14__OFFSET
CYFLD_CM0P_PRI_14__OFFSET EQU 0x00000016
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_14__SIZE
CYFLD_CM0P_PRI_14__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_15__OFFSET
CYFLD_CM0P_PRI_15__OFFSET EQU 0x0000001e
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_PRI_15__SIZE
CYFLD_CM0P_PRI_15__SIZE EQU 0x00000002
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SHCSR
CYREG_CM0P_SHCSR EQU 0xe000ed24
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SVCALLPENDED__OFFSET
CYFLD_CM0P_SVCALLPENDED__OFFSET EQU 0x0000000f
    ENDIF
    IF :LNOT::DEF:CYFLD_CM0P_SVCALLPENDED__SIZE
CYFLD_CM0P_SVCALLPENDED__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SCS_PID4
CYREG_CM0P_SCS_PID4 EQU 0xe000efd0
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SCS_PID0
CYREG_CM0P_SCS_PID0 EQU 0xe000efe0
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SCS_PID1
CYREG_CM0P_SCS_PID1 EQU 0xe000efe4
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SCS_PID2
CYREG_CM0P_SCS_PID2 EQU 0xe000efe8
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SCS_PID3
CYREG_CM0P_SCS_PID3 EQU 0xe000efec
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SCS_CID0
CYREG_CM0P_SCS_CID0 EQU 0xe000eff0
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SCS_CID1
CYREG_CM0P_SCS_CID1 EQU 0xe000eff4
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SCS_CID2
CYREG_CM0P_SCS_CID2 EQU 0xe000eff8
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_SCS_CID3
CYREG_CM0P_SCS_CID3 EQU 0xe000effc
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_SCS
CYREG_CM0P_ROM_SCS EQU 0xe00ff000
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_DWT
CYREG_CM0P_ROM_DWT EQU 0xe00ff004
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_BPU
CYREG_CM0P_ROM_BPU EQU 0xe00ff008
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_END
CYREG_CM0P_ROM_END EQU 0xe00ff00c
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_CSMT
CYREG_CM0P_ROM_CSMT EQU 0xe00fffcc
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_PID4
CYREG_CM0P_ROM_PID4 EQU 0xe00fffd0
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_PID0
CYREG_CM0P_ROM_PID0 EQU 0xe00fffe0
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_PID1
CYREG_CM0P_ROM_PID1 EQU 0xe00fffe4
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_PID2
CYREG_CM0P_ROM_PID2 EQU 0xe00fffe8
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_PID3
CYREG_CM0P_ROM_PID3 EQU 0xe00fffec
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_CID0
CYREG_CM0P_ROM_CID0 EQU 0xe00ffff0
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_CID1
CYREG_CM0P_ROM_CID1 EQU 0xe00ffff4
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_CID2
CYREG_CM0P_ROM_CID2 EQU 0xe00ffff8
    ENDIF
    IF :LNOT::DEF:CYREG_CM0P_ROM_CID3
CYREG_CM0P_ROM_CID3 EQU 0xe00ffffc
    ENDIF
    IF :LNOT::DEF:CYDEV_ROMTABLE_BASE
CYDEV_ROMTABLE_BASE EQU 0xf0000000
    ENDIF
    IF :LNOT::DEF:CYDEV_ROMTABLE_SIZE
CYDEV_ROMTABLE_SIZE EQU 0x00001000
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_ADDR
CYREG_ROMTABLE_ADDR EQU 0xf0000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_PRESENT__OFFSET
CYFLD_ROMTABLE_PRESENT__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_PRESENT__SIZE
CYFLD_ROMTABLE_PRESENT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET
CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_FORMAT_32BIT__SIZE
CYFLD_ROMTABLE_FORMAT_32BIT__SIZE EQU 0x00000001
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET
CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET EQU 0x0000000c
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_ADDR_OFFSET__SIZE
CYFLD_ROMTABLE_ADDR_OFFSET__SIZE EQU 0x00000014
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_DID
CYREG_ROMTABLE_DID EQU 0xf0000fcc
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_VALUE__OFFSET
CYFLD_ROMTABLE_VALUE__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_VALUE__SIZE
CYFLD_ROMTABLE_VALUE__SIZE EQU 0x00000020
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_PID4
CYREG_ROMTABLE_PID4 EQU 0xf0000fd0
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET
CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE
CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_COUNT__OFFSET
CYFLD_ROMTABLE_COUNT__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_COUNT__SIZE
CYFLD_ROMTABLE_COUNT__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_PID5
CYREG_ROMTABLE_PID5 EQU 0xf0000fd4
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_PID6
CYREG_ROMTABLE_PID6 EQU 0xf0000fd8
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_PID7
CYREG_ROMTABLE_PID7 EQU 0xf0000fdc
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_PID0
CYREG_ROMTABLE_PID0 EQU 0xf0000fe0
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_PN_MIN__OFFSET
CYFLD_ROMTABLE_PN_MIN__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_PN_MIN__SIZE
CYFLD_ROMTABLE_PN_MIN__SIZE EQU 0x00000008
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_PID1
CYREG_ROMTABLE_PID1 EQU 0xf0000fe4
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_PN_MAJ__OFFSET
CYFLD_ROMTABLE_PN_MAJ__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_PN_MAJ__SIZE
CYFLD_ROMTABLE_PN_MAJ__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_JEPID_MIN__OFFSET
CYFLD_ROMTABLE_JEPID_MIN__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_JEPID_MIN__SIZE
CYFLD_ROMTABLE_JEPID_MIN__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_PID2
CYREG_ROMTABLE_PID2 EQU 0xf0000fe8
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_JEPID_MAJ__OFFSET
CYFLD_ROMTABLE_JEPID_MAJ__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_JEPID_MAJ__SIZE
CYFLD_ROMTABLE_JEPID_MAJ__SIZE EQU 0x00000003
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_REV__OFFSET
CYFLD_ROMTABLE_REV__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_REV__SIZE
CYFLD_ROMTABLE_REV__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_PID3
CYREG_ROMTABLE_PID3 EQU 0xf0000fec
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_CM__OFFSET
CYFLD_ROMTABLE_CM__OFFSET EQU 0x00000000
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_CM__SIZE
CYFLD_ROMTABLE_CM__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_REV_AND__OFFSET
CYFLD_ROMTABLE_REV_AND__OFFSET EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYFLD_ROMTABLE_REV_AND__SIZE
CYFLD_ROMTABLE_REV_AND__SIZE EQU 0x00000004
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_CID0
CYREG_ROMTABLE_CID0 EQU 0xf0000ff0
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_CID1
CYREG_ROMTABLE_CID1 EQU 0xf0000ff4
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_CID2
CYREG_ROMTABLE_CID2 EQU 0xf0000ff8
    ENDIF
    IF :LNOT::DEF:CYREG_ROMTABLE_CID3
CYREG_ROMTABLE_CID3 EQU 0xf0000ffc
    ENDIF
    IF :LNOT::DEF:CYDEV_FLS_SECTOR_SIZE
CYDEV_FLS_SECTOR_SIZE EQU 0x00008000
    ENDIF
    IF :LNOT::DEF:CYDEV_FLS_ROW_SIZE
CYDEV_FLS_ROW_SIZE EQU 0x00000080
    ENDIF
    END
