

================================================================
== Vivado HLS Report for 'init_2d_mem'
================================================================
* Date:           Mon Nov 25 00:15:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.322 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 us | 0.170 us |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_2D_MEM_LOOP_2  |       16|       16|         1|          -|          -|    16|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str60)" [./layer.h:36]   --->   Operation 3 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:36]   --->   Operation 4 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%j_0_0 = phi i5 [ 0, %INIT_2D_MEM_LOOP_1_begin ], [ %add_ln36, %1 ]" [./layer.h:36]   --->   Operation 5 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %j_0_0, -16" [./layer.h:36]   --->   Operation 6 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 7 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.78ns)   --->   "%add_ln36 = add i5 %j_0_0, 1" [./layer.h:36]   --->   Operation 8 'add' 'add_ln36' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %INIT_2D_MEM_LOOP_1_end, label %1" [./layer.h:36]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str61) nounwind" [./layer.h:37]   --->   Operation 10 'specloopname' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %j_0_0 to i64" [./layer.h:37]   --->   Operation 11 'zext' 'zext_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%mem_0_V_addr = getelementptr [16 x i32]* %mem_0_V, i64 0, i64 %zext_ln37" [./layer.h:37]   --->   Operation 12 'getelementptr' 'mem_0_V_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.32ns)   --->   "store i32 0, i32* %mem_0_V_addr, align 4" [./layer.h:37]   --->   Operation 13 'store' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:36]   --->   Operation 14 'br' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str60, i32 %tmp)" [./layer.h:37]   --->   Operation 15 'specregionend' 'empty' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [./layer.h:38]   --->   Operation 16 'ret' <Predicate = (icmp_ln36)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_0', ./layer.h:36) with incoming values : ('add_ln36', ./layer.h:36) [5]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_0', ./layer.h:36) with incoming values : ('add_ln36', ./layer.h:36) [5]  (0 ns)
	'getelementptr' operation ('mem_0_V_addr', ./layer.h:37) [13]  (0 ns)
	'store' operation ('store_ln37', ./layer.h:37) of constant 0 on array 'mem_0_V' [14]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
