v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=4016USB
T 55200 42000 5 20 1 1 0 0 1
title1=Main Board âˆ’ MCU, Translator
T 55900 40700 5 14 1 1 0 1 1
file=mcu.sch
T 63700 40700 5 14 1 1 0 4 1
page=2
T 64700 40700 5 14 1 1 0 4 1
pageof=3
T 64200 42300 5 14 1 1 0 4 1
revision=0.1
T 64200 41500 5 14 1 1 0 4 1
date=05-06-2014
T 58500 40700 5 14 1 1 0 1 1
author=Wojciech Krutnik
}
C 50600 40800 1 0 0 CONN_STLINK-1.sym
{
T 50900 42500 5 10 1 1 0 0 1
refdes=J11
T 50700 42700 5 10 0 0 0 0 1
symversion=1.0
T 50700 42900 5 10 0 0 0 0 1
device=CONNECTOR
T 50700 43100 5 10 0 0 0 0 1
footprint=HEADER_SWD
T 50900 41100 5 10 1 1 0 2 1
value=CONN3x2
T 50900 40900 5 10 1 1 0 2 1
comment=ST-LINK
}
T 57500 47400 6 9 1 0 0 1 1
(USB_DP)
T 57500 47800 6 9 1 0 0 1 1
(USB_DM)
N 56600 47800 55500 47800 4
{
T 55600 47850 5 8 1 1 0 0 1
netname=USB_DM
}
N 56600 47400 55500 47400 4
{
T 55600 47450 5 8 1 1 0 0 1
netname=USB_DP
}
C 58400 44700 1 0 0 GND-1.sym
C 56900 55900 1 90 0 cap-1.sym
{
T 56400 56400 5 10 1 1 90 0 1
refdes=C17
T 56100 56100 5 10 0 0 90 0 1
symversion=1.0
T 55900 56100 5 10 0 0 90 0 1
device=CAPACITOR
T 55700 56100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 56600 56400 5 10 1 1 90 0 1
value=10n
}
C 57500 55900 1 90 0 cap-1.sym
{
T 57000 56400 5 10 1 1 90 0 1
refdes=C16
T 56700 56100 5 10 0 0 90 0 1
symversion=1.0
T 56500 56100 5 10 0 0 90 0 1
device=CAPACITOR
T 56300 56100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 57200 56400 5 10 1 1 90 0 1
value=1u
}
C 59100 55900 1 90 0 cap-1.sym
{
T 58600 56400 5 10 1 1 90 0 1
refdes=C15
T 58300 56100 5 10 0 0 90 0 1
symversion=1.0
T 58100 56100 5 10 0 0 90 0 1
device=CAPACITOR
T 57900 56100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 58800 56400 5 10 1 1 90 0 1
value=100n
}
C 59700 55900 1 90 0 cap-1.sym
{
T 59200 56400 5 10 1 1 90 0 1
refdes=C14
T 58900 56100 5 10 0 0 90 0 1
symversion=1.0
T 58700 56100 5 10 0 0 90 0 1
device=CAPACITOR
T 58500 56100 5 10 0 0 90 0 1
footprint=smd_chip(size=0805)
T 59400 56400 5 10 1 1 90 0 1
value=4u7
}
C 57500 56700 1 0 0 fbead-1.sym
{
T 58100 57150 5 10 1 1 0 0 1
refdes=FB11
T 57500 57400 5 10 0 0 0 0 1
symversion=1.0
T 57500 57600 5 10 0 0 0 0 1
device=FERRITE BEAD
T 57500 57800 5 10 0 0 0 0 1
footprint=smd_chip(size=0603)
T 58100 56950 5 10 1 1 0 0 1
value=600
}
C 58700 57100 1 0 0 VCC-1.sym
C 58200 53100 1 0 0 VCC-1.sym
C 56500 55300 1 0 0 GND-1.sym
N 58300 56900 60800 56900 4
N 58900 56900 58900 56500 4
N 59500 56900 59500 56500 4
N 58900 56900 58900 57100 4
N 56700 55900 56700 55700 4
N 56700 55700 57300 55700 4
N 57300 55700 57300 55900 4
N 58900 55900 58900 55700 4
N 58900 55700 60800 55700 4
N 59500 55700 59500 55900 4
C 58700 55300 1 0 0 GND-1.sym
C 58600 53500 1 0 0 PWR_BAR-1.sym
{
T 58986 53490 5 10 0 0 0 0 1
net=VCCA:1
T 58800 53750 8 10 1 1 0 3 1
value=VCCA
}
N 58800 53500 58800 52900 4
C 56500 57100 1 0 0 PWR_BAR-1.sym
{
T 56886 57090 5 10 0 0 0 0 1
net=VCCA:1
T 56700 57350 8 10 1 1 0 3 1
value=VCCA
}
N 56700 56500 56700 57100 4
N 56700 56900 57500 56900 4
N 57300 56900 57300 56500 4
N 56600 47000 55500 47000 4
{
T 55600 47050 5 8 1 1 0 0 1
netname=SWDIO
}
N 56600 46600 55500 46600 4
{
T 55600 46650 5 8 1 1 0 0 1
netname=SWCLK
}
N 52900 42200 54000 42200 4
{
T 53900 42250 5 8 1 1 0 6 1
netname=SWDIO
}
N 52900 41800 54000 41800 4
{
T 53900 41850 5 8 1 1 0 6 1
netname=SWCLK
}
N 61000 46200 62100 46200 4
{
T 62000 46250 5 8 1 1 0 6 1
netname=NRST
}
N 52900 41400 54000 41400 4
{
T 53900 41450 5 8 1 1 0 6 1
netname=NRST
}
C 61600 45100 1 90 0 cap-1.sym
{
T 61100 45600 5 10 1 1 90 0 1
refdes=C11
T 60800 45300 5 10 0 0 90 0 1
symversion=1.0
T 60600 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 60400 45300 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 61300 45600 5 10 1 1 90 0 1
value=100n
}
N 61400 45700 61400 46200 4
C 61200 44700 1 0 0 GND-1.sym
C 50200 42300 1 0 0 VCC-1.sym
N 50400 42300 50400 42200 4
N 50400 42200 50600 42200 4
C 50200 41300 1 0 0 GND-1.sym
N 50400 41700 50400 41800 4
N 50400 41800 50600 41800 4
N 55500 52200 56600 52200 4
{
T 55600 52250 5 8 1 1 0 0 1
netname=D0
}
N 55500 51800 56600 51800 4
{
T 55600 51850 5 8 1 1 0 0 1
netname=D1
}
N 55500 51400 56600 51400 4
{
T 55600 51450 5 8 1 1 0 0 1
netname=D2
}
N 55500 51000 56600 51000 4
{
T 55600 51050 5 8 1 1 0 0 1
netname=D3
}
N 55500 50600 56600 50600 4
{
T 55600 50650 5 8 1 1 0 0 1
netname=D4
}
N 63700 51000 61000 51000 4
{
T 62000 51050 5 8 1 1 0 6 1
netname=CUP_16
}
N 61000 52200 62100 52200 4
{
T 62000 52250 5 8 1 1 0 6 1
netname=SEL_16_17
}
L 59600 49000 60200 49000 3 20 1 0 -1 -1
L 59500 47800 60200 47800 3 20 1 0 -1 -1
L 59300 47400 60200 47400 3 20 1 0 -1 -1
N 61000 51800 62100 51800 4
{
T 62000 51850 5 8 1 1 0 6 1
netname=SEL_SLAVE
}
C 56600 45400 1 0 0 STM32F042KxT.sym
{
T 56900 53000 5 10 0 0 0 0 1
symversion=1.0
T 56900 53200 5 10 0 0 0 0 1
device=IC
T 56900 53400 5 10 0 0 0 0 1
footprint=qfp(32, 7x7, 0.8)
T 56900 45650 5 10 1 1 0 2 1
value=STM32F042K6T6
T 56900 52650 5 10 1 1 0 0 1
refdes=U11
}
N 58600 45100 58600 45400 4
N 58400 53100 58400 52900 4
N 58400 53000 59200 53000 4
N 59200 53000 59200 52900 4
N 58600 45300 59000 45300 4
N 59000 45300 59000 45400 4
C 60400 55900 1 90 0 cap-1.sym
{
T 59600 56100 5 10 0 0 90 0 1
symversion=1.0
T 59400 56100 5 10 0 0 90 0 1
device=CAPACITOR
T 59200 56100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 59900 56400 5 10 1 1 90 0 1
refdes=C13
T 60100 56400 5 10 1 1 90 0 1
value=100n
}
C 61000 55900 1 90 0 cap-1.sym
{
T 60200 56100 5 10 0 0 90 0 1
symversion=1.0
T 60000 56100 5 10 0 0 90 0 1
device=CAPACITOR
T 59800 56100 5 10 0 0 90 0 1
footprint=smd_chip(size=0805)
T 60500 56400 5 10 1 1 90 0 1
refdes=C12
T 60700 56400 5 10 1 1 90 0 1
value=4u7
}
N 60200 56900 60200 56500 4
N 60800 56900 60800 56500 4
N 60200 55900 60200 55700 4
N 60800 55700 60800 55900 4
N 63700 50600 61000 50600 4
{
T 62000 50650 5 8 1 1 0 6 1
netname=CUP_17
}
N 55500 49000 56600 49000 4
{
T 55600 49050 5 8 1 1 0 0 1
netname=OUT0
}
N 55500 48600 56600 48600 4
{
T 55600 48650 5 8 1 1 0 0 1
netname=OUT1
}
N 55500 48200 56600 48200 4
{
T 55600 48250 5 8 1 1 0 0 1
netname=OUT2
}
N 61000 47800 63500 47800 4
{
T 62000 47850 5 8 1 1 0 6 1
netname=ID_SDA
}
T 59200 47400 6 9 1 0 0 7 1
(I2C1_SCL)
T 59400 47800 6 9 1 0 0 7 1
(I2C1_SDA)
N 61000 47400 63500 47400 4
{
T 62000 47450 5 8 1 1 0 6 1
netname=ID_SCL
}
N 61000 49000 62100 49000 4
{
T 62000 49050 5 8 1 1 0 6 1
netname=SEL_5V
}
C 46200 57100 1 0 0 VCC-1.sym
N 45700 56600 44600 56600 4
{
T 44700 56650 5 8 1 1 0 0 1
netname=SEL_16_17
}
C 46200 55300 1 0 0 GND-1.sym
C 45700 55700 1 0 0 74LVC157_pwrctrl-1.sym
{
T 46400 56400 5 10 1 1 0 4 1
refdes=U13
T 45700 57400 5 10 0 0 0 0 1
symversion=1.0
T 45700 57600 5 10 0 0 0 0 1
device=IC
}
N 45700 56200 45700 55700 4
N 45700 55700 47100 55700 4
N 47100 55700 47100 55900 4
C 47300 55900 1 90 0 cap-1.sym
{
T 46800 56400 5 10 1 1 90 0 1
refdes=C19
T 46500 56100 5 10 0 0 90 0 1
symversion=1.0
T 46300 56100 5 10 0 0 90 0 1
device=CAPACITOR
T 46100 56100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 47000 56400 5 10 1 1 90 0 1
value=100n
}
N 47100 57100 47100 56500 4
N 46400 57100 47100 57100 4
N 45300 53700 44200 53700 4
{
T 44300 53750 5 8 1 1 0 0 1
netname=D0_16
}
N 45300 53300 44200 53300 4
{
T 44300 53350 5 8 1 1 0 0 1
netname=D0_17
}
N 46300 52500 44200 52500 4
{
T 44300 52550 5 8 1 1 0 0 1
netname=D1_17
}
N 46300 52900 44200 52900 4
{
T 44300 52950 5 8 1 1 0 0 1
netname=D1_16
}
N 45300 51700 44200 51700 4
{
T 44300 51750 5 8 1 1 0 0 1
netname=D2_17
}
N 45300 52100 44200 52100 4
{
T 44300 52150 5 8 1 1 0 0 1
netname=D2_16
}
N 46300 50900 44200 50900 4
{
T 44300 50950 5 8 1 1 0 0 1
netname=D3_17
}
N 46300 51300 44200 51300 4
{
T 44300 51350 5 8 1 1 0 0 1
netname=D3_16
}
C 45300 43600 1 0 0 74LVC8T245-1.sym
{
T 45600 49100 5 10 0 0 0 0 1
symversion=1.0
T 45600 49300 5 10 0 0 0 0 1
device=IC
T 45600 49500 5 10 0 0 0 0 1
footprint=tssop(24)
T 45600 48750 5 10 1 1 0 0 1
refdes=U14
T 46000 43850 5 10 1 1 0 8 1
value=74LVCH8T245
}
N 45300 48300 44200 48300 4
{
T 44300 48350 5 8 1 1 0 0 1
netname=SEL_SLAVE
}
C 44900 47400 1 0 0 GND-1.sym
N 45100 47800 45100 47900 4
N 45100 47900 45300 47900 4
C 46900 49200 1 0 0 VCC-1.sym
N 46700 49200 47700 49200 4
C 46500 43200 1 0 0 GND-1.sym
N 46300 43600 47100 43600 4
N 45300 46300 44200 46300 4
{
T 44300 46350 5 8 1 1 0 0 1
netname=OUT0_T
}
N 45300 45900 44200 45900 4
{
T 44300 45950 5 8 1 1 0 0 1
netname=OUT1_T
}
N 45300 45500 44200 45500 4
{
T 44300 45550 5 8 1 1 0 0 1
netname=OUT2_T
}
N 45300 47100 44200 47100 4
{
T 44300 47150 5 8 1 1 0 0 1
netname=CUP_16_T
}
N 45300 46700 44200 46700 4
{
T 44300 46750 5 8 1 1 0 0 1
netname=CUP_17_T
}
C 62800 48000 1 90 0 res-1.sym
{
T 62550 48000 5 10 1 1 90 0 1
refdes=R12
T 62100 48200 5 10 0 0 90 0 1
symversion=1.1
T 61900 48200 5 10 0 0 90 0 1
device=RESISTOR
T 61700 48200 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 62550 48500 5 10 1 1 90 0 1
value=5.6k
}
C 63200 48000 1 90 0 res-1.sym
{
T 62950 48000 5 10 1 1 90 0 1
refdes=R11
T 62500 48200 5 10 0 0 90 0 1
symversion=1.1
T 62300 48200 5 10 0 0 90 0 1
device=RESISTOR
T 62100 48200 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 62950 48500 5 10 1 1 90 0 1
value=5.6k
}
C 62700 49000 1 0 0 VCC-1.sym
N 62700 47800 62700 48000 4
N 63100 47400 63100 48000 4
N 62700 49000 63100 49000 4
C 51500 57100 1 0 0 VCC-1.sym
C 51500 55300 1 0 0 GND-1.sym
C 51000 55700 1 0 0 74LVC157_pwrctrl-1.sym
{
T 51000 57400 5 10 0 0 0 0 1
symversion=1.0
T 51000 57600 5 10 0 0 0 0 1
device=IC
T 51700 56400 5 10 1 1 0 4 1
refdes=U12
}
N 51000 56200 51000 55700 4
N 51000 55700 52400 55700 4
N 52400 55700 52400 55900 4
C 52600 55900 1 90 0 cap-1.sym
{
T 51800 56100 5 10 0 0 90 0 1
symversion=1.0
T 51600 56100 5 10 0 0 90 0 1
device=CAPACITOR
T 51400 56100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 52100 56400 5 10 1 1 90 0 1
refdes=C18
T 52300 56400 5 10 1 1 90 0 1
value=100n
}
N 52400 57100 52400 56500 4
N 51700 57100 52400 57100 4
C 46300 50700 1 0 0 74LVC157A-2.sym
{
T 47100 51450 5 10 1 1 0 6 1
slot=3
T 47100 51450 5 10 1 1 0 0 1
slotof=/4
T 46600 52000 5 10 0 0 0 0 1
symversion=1.0
T 46600 52200 5 10 0 0 0 0 1
device=IC
T 46600 52400 5 10 0 0 0 0 1
footprint=so(16)
T 46600 51550 5 10 1 1 0 0 1
refdes=U13
T 46600 51550 5 10 0 1 0 0 1
value=74LVC157AD
}
C 45300 51500 1 0 0 74LVC157A-2.sym
{
T 46100 52250 5 10 1 1 0 6 1
slot=2
T 46100 52250 5 10 1 1 0 0 1
slotof=/4
T 45600 52800 5 10 0 0 0 0 1
symversion=1.0
T 45600 53000 5 10 0 0 0 0 1
device=IC
T 45600 53200 5 10 0 0 0 0 1
footprint=so(16)
T 45600 52350 5 10 1 1 0 0 1
refdes=U13
T 45600 52350 5 10 0 1 0 0 1
value=74LVC157AD
}
C 46300 52300 1 0 0 74LVC157A-2.sym
{
T 47100 53050 5 10 1 1 0 6 1
slot=4
T 47100 53050 5 10 1 1 0 0 1
slotof=/4
T 46600 53600 5 10 0 0 0 0 1
symversion=1.0
T 46600 53800 5 10 0 0 0 0 1
device=IC
T 46600 54000 5 10 0 0 0 0 1
footprint=so(16)
T 46600 53150 5 10 1 1 0 0 1
refdes=U13
T 46600 53150 5 10 0 1 0 0 1
value=74LVC157AD
}
C 45300 53100 1 0 0 74LVC157A-2.sym
{
T 46100 54150 5 10 1 1 0 6 1
slot=1
T 46100 54150 5 10 1 1 0 0 1
slotof=/4
T 45600 54400 5 10 0 0 0 0 1
symversion=1.0
T 45600 54600 5 10 0 0 0 0 1
device=IC
T 45600 54800 5 10 0 0 0 0 1
footprint=so(16)
T 45600 54150 5 10 1 1 0 0 1
refdes=U13
T 45600 53950 5 10 1 1 0 0 1
value=74LVC157AD
}
C 51600 50700 1 0 0 74LVC157A-2.sym
{
T 51900 52000 5 10 0 0 0 0 1
symversion=1.0
T 51900 52200 5 10 0 0 0 0 1
device=IC
T 51900 52400 5 10 0 0 0 0 1
footprint=so(16)
T 51900 51550 5 10 0 1 0 0 1
value=74LVC157AD
T 52400 51450 5 10 1 1 0 6 1
slot=3
T 52400 51450 5 10 1 1 0 0 1
slotof=/4
T 51900 51550 5 10 1 1 0 0 1
refdes=U12
}
C 50600 51500 1 0 0 74LVC157A-2.sym
{
T 50900 52800 5 10 0 0 0 0 1
symversion=1.0
T 50900 53000 5 10 0 0 0 0 1
device=IC
T 50900 53200 5 10 0 0 0 0 1
footprint=so(16)
T 50900 52350 5 10 0 1 0 0 1
value=74LVC157AD
T 51400 52250 5 10 1 1 0 6 1
slot=2
T 51400 52250 5 10 1 1 0 0 1
slotof=/4
T 50900 52350 5 10 1 1 0 0 1
refdes=U12
}
C 51600 52300 1 0 0 74LVC157A-2.sym
{
T 51900 53600 5 10 0 0 0 0 1
symversion=1.0
T 51900 53800 5 10 0 0 0 0 1
device=IC
T 51900 54000 5 10 0 0 0 0 1
footprint=so(16)
T 51900 53150 5 10 0 1 0 0 1
value=74LVC157AD
T 52400 53050 5 10 1 1 0 6 1
slot=4
T 52400 53050 5 10 1 1 0 0 1
slotof=/4
T 51900 53150 5 10 1 1 0 0 1
refdes=U12
}
C 50600 53100 1 0 0 74LVC157A-2.sym
{
T 50900 54400 5 10 0 0 0 0 1
symversion=1.0
T 50900 54600 5 10 0 0 0 0 1
device=IC
T 50900 54800 5 10 0 0 0 0 1
footprint=so(16)
T 51400 54150 5 10 1 1 0 6 1
slot=1
T 51400 54150 5 10 1 1 0 0 1
slotof=/4
T 50900 54150 5 10 1 1 0 0 1
refdes=U12
T 50900 53950 5 10 1 1 0 0 1
value=74LVC157AD
}
N 55500 50200 56600 50200 4
{
T 55600 50250 5 8 1 1 0 0 1
netname=D5
}
N 55500 49800 56600 49800 4
{
T 55600 49850 5 8 1 1 0 0 1
netname=D6
}
N 55500 49400 56600 49400 4
{
T 55600 49450 5 8 1 1 0 0 1
netname=D7
}
U 55200 49700 55200 52900 10 -1
C 55500 52200 1 90 0 busentry-1.sym
{
T 54900 52200 5 8 0 0 90 0 1
device=none
}
C 55500 51800 1 90 0 busentry-1.sym
{
T 54900 51800 5 8 0 0 90 0 1
device=none
}
C 55500 51400 1 90 0 busentry-1.sym
{
T 54900 51400 5 8 0 0 90 0 1
device=none
}
C 55500 51000 1 90 0 busentry-1.sym
{
T 54900 51000 5 8 0 0 90 0 1
device=none
}
C 55500 50600 1 90 0 busentry-1.sym
{
T 54900 50600 5 8 0 0 90 0 1
device=none
}
C 55500 50200 1 90 0 busentry-1.sym
{
T 54900 50200 5 8 0 0 90 0 1
device=none
}
C 55500 49800 1 90 0 busentry-1.sym
{
T 54900 49800 5 8 0 0 90 0 1
device=none
}
C 55500 49400 1 90 0 busentry-1.sym
{
T 54900 49400 5 8 0 0 90 0 1
device=none
}
C 48000 52700 1 270 1 busentry-1.sym
{
T 48600 52700 5 8 0 0 90 2 1
device=none
}
N 48000 53500 46500 53500 4
{
T 47900 53550 5 8 1 1 0 6 1
netname=D0
}
N 48000 52700 47500 52700 4
{
T 47900 52750 5 8 1 1 0 6 1
netname=D1
}
N 48000 51900 46500 51900 4
{
T 47900 51950 5 8 1 1 0 6 1
netname=D2
}
N 48000 51100 47500 51100 4
{
T 47900 51150 5 8 1 1 0 6 1
netname=D3
}
N 53300 53500 51800 53500 4
{
T 53200 53550 5 8 1 1 0 6 1
netname=D4
}
N 53300 52700 52800 52700 4
{
T 53200 52750 5 8 1 1 0 6 1
netname=D5
}
N 53300 51900 51800 51900 4
{
T 53200 51950 5 8 1 1 0 6 1
netname=D6
}
N 53300 51100 52800 51100 4
{
T 53200 51150 5 8 1 1 0 6 1
netname=D7
}
C 48000 53500 1 270 1 busentry-1.sym
{
T 48600 53500 5 8 0 0 90 2 1
device=none
}
C 48000 51100 1 270 1 busentry-1.sym
{
T 48600 51100 5 8 0 0 90 2 1
device=none
}
C 48000 51900 1 270 1 busentry-1.sym
{
T 48600 51900 5 8 0 0 90 2 1
device=none
}
C 53300 52700 1 270 1 busentry-1.sym
{
T 53900 52700 5 8 0 0 90 2 1
device=none
}
C 53300 53500 1 270 1 busentry-1.sym
{
T 53900 53500 5 8 0 0 90 2 1
device=none
}
C 53300 51100 1 270 1 busentry-1.sym
{
T 53900 51100 5 8 0 0 90 2 1
device=none
}
C 53300 51900 1 270 1 busentry-1.sym
{
T 53900 51900 5 8 0 0 90 2 1
device=none
}
U 55200 52900 55200 54100 10 0
U 55200 54100 54900 54400 10 0
U 53600 54100 53600 51400 10 0
U 53600 54100 53900 54400 10 0
U 53900 54400 54900 54400 10 0
N 50600 53700 49500 53700 4
{
T 49600 53750 5 8 1 1 0 0 1
netname=D4_16
}
N 50600 53300 49500 53300 4
{
T 49600 53350 5 8 1 1 0 0 1
netname=D4_17
}
N 51600 52900 49500 52900 4
{
T 49600 52950 5 8 1 1 0 0 1
netname=D5_16
}
N 51600 52500 49500 52500 4
{
T 49600 52550 5 8 1 1 0 0 1
netname=D5_17
}
N 50600 52100 49500 52100 4
{
T 49600 52150 5 8 1 1 0 0 1
netname=D6_16
}
N 50600 51700 49500 51700 4
{
T 49600 51750 5 8 1 1 0 0 1
netname=D6_17
}
N 51600 51300 49500 51300 4
{
T 49600 51350 5 8 1 1 0 0 1
netname=D7_16
}
N 51600 50900 49500 50900 4
{
T 49600 50950 5 8 1 1 0 0 1
netname=D7_17
}
U 53900 54400 48600 54400 10 0
U 48300 54100 48600 54400 10 0
U 48300 54100 48300 51400 10 0
C 55500 49000 1 90 1 busentry-1.sym
{
T 54900 49000 5 8 0 0 270 2 1
device=none
}
C 55500 48600 1 90 1 busentry-1.sym
{
T 54900 48600 5 8 0 0 270 2 1
device=none
}
C 55500 48200 1 90 1 busentry-1.sym
{
T 54900 48200 5 8 0 0 270 2 1
device=none
}
C 63700 51000 1 270 0 busentry-1.sym
{
T 64300 51000 5 8 0 0 270 0 1
device=none
}
C 63700 50600 1 270 0 busentry-1.sym
{
T 64300 50600 5 8 0 0 270 0 1
device=none
}
U 64000 50700 64000 44400 10 0
U 64000 44400 63700 44100 10 0
U 63700 44100 49500 44100 10 0
U 49500 44100 49200 44400 10 0
C 48900 45500 1 270 0 busentry-1.sym
{
T 49500 45500 5 8 0 0 270 0 1
device=none
}
C 48900 45900 1 270 0 busentry-1.sym
{
T 49500 45900 5 8 0 0 270 0 1
device=none
}
C 48900 46300 1 270 0 busentry-1.sym
{
T 49500 46300 5 8 0 0 270 0 1
device=none
}
C 48900 46700 1 270 0 busentry-1.sym
{
T 49500 46700 5 8 0 0 270 0 1
device=none
}
C 48900 47100 1 270 0 busentry-1.sym
{
T 49500 47100 5 8 0 0 270 0 1
device=none
}
U 49200 44400 49200 46800 10 0
N 48900 46300 48100 46300 4
{
T 48800 46350 5 8 1 1 0 6 1
netname=OUT0
}
N 48900 45900 48100 45900 4
{
T 48800 45950 5 8 1 1 0 6 1
netname=OUT1
}
N 48900 45500 48100 45500 4
{
T 48800 45550 5 8 1 1 0 6 1
netname=OUT2
}
N 48900 47100 48100 47100 4
{
T 48800 47150 5 8 1 1 0 6 1
netname=CUP_16
}
N 48900 46700 48100 46700 4
{
T 48800 46750 5 8 1 1 0 6 1
netname=CUP_17
}
U 55200 48700 55200 44400 10 0
U 55200 44400 54900 44100 10 0
T 43700 49600 9 22 1 0 90 3 1
TO CONNECTOR BOARD
L 44200 45200 43900 45500 3 20 1 0 -1 -1
L 43900 45500 43900 53700 3 20 1 0 -1 -1
L 44200 54000 43900 53700 3 20 1 0 -1 -1
N 51000 56600 49900 56600 4
{
T 50000 56650 5 8 1 1 0 0 1
netname=SEL_16_17
}
C 46100 49500 1 0 0 PWR_BAR-1.sym
{
T 46486 49490 5 10 0 0 0 0 1
net=VCC_OUT:1
T 46300 49750 8 10 1 1 0 3 1
value=VCC_OUT
}
N 46300 49000 46300 49500 4
L 49500 54000 49200 53700 3 20 1 0 -1 -1
L 49200 50900 49200 53700 3 20 1 0 -1 -1
L 49200 50900 49500 50600 3 20 1 0 -1 -1
L 49200 51300 48300 50400 3 20 1 0 -1 -1
L 48300 50400 43900 50400 3 20 1 0 -1 -1
C 47700 49000 1 0 0 cap-1.sym
{
T 48200 49500 5 10 1 1 0 0 1
refdes=C20
T 47900 49800 5 10 0 0 0 0 1
symversion=1.0
T 47900 50000 5 10 0 0 0 0 1
device=CAPACITOR
T 47900 50200 5 10 0 0 0 0 1
footprint=smd_chip(size=0603)
T 48200 49300 5 10 1 1 0 0 1
value=100n
}
N 47100 49200 47100 49000 4
N 46700 49200 46700 49000 4
C 49000 49000 1 90 0 GND-1.sym
N 48600 49200 48300 49200 4
C 45000 49000 1 0 0 cap-1.sym
{
T 45200 49800 5 10 0 0 0 0 1
symversion=1.0
T 45200 50000 5 10 0 0 0 0 1
device=CAPACITOR
T 45200 50200 5 10 0 0 0 0 1
footprint=smd_chip(size=0603)
T 45500 49500 5 10 1 1 0 0 1
refdes=C21
T 45500 49300 5 10 1 1 0 0 1
value=100n
}
C 44500 49000 1 270 1 GND-1.sym
N 46300 49200 45600 49200 4
N 44900 49200 45000 49200 4
