
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsck_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402658 <.init>:
  402658:	stp	x29, x30, [sp, #-16]!
  40265c:	mov	x29, sp
  402660:	bl	402ea0 <ferror@plt+0x60>
  402664:	ldp	x29, x30, [sp], #16
  402668:	ret

Disassembly of section .plt:

0000000000402670 <mnt_table_set_parser_errcb@plt-0x20>:
  402670:	stp	x16, x30, [sp, #-16]!
  402674:	adrp	x16, 41c000 <ferror@plt+0x191c0>
  402678:	ldr	x17, [x16, #4088]
  40267c:	add	x16, x16, #0xff8
  402680:	br	x17
  402684:	nop
  402688:	nop
  40268c:	nop

0000000000402690 <mnt_table_set_parser_errcb@plt>:
  402690:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402694:	ldr	x17, [x16]
  402698:	add	x16, x16, #0x0
  40269c:	br	x17

00000000004026a0 <memcpy@plt>:
  4026a0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4026a4:	ldr	x17, [x16, #8]
  4026a8:	add	x16, x16, #0x8
  4026ac:	br	x17

00000000004026b0 <mnt_fs_get_source@plt>:
  4026b0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4026b4:	ldr	x17, [x16, #16]
  4026b8:	add	x16, x16, #0x10
  4026bc:	br	x17

00000000004026c0 <_exit@plt>:
  4026c0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4026c4:	ldr	x17, [x16, #24]
  4026c8:	add	x16, x16, #0x18
  4026cc:	br	x17

00000000004026d0 <mnt_ref_fs@plt>:
  4026d0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4026d4:	ldr	x17, [x16, #32]
  4026d8:	add	x16, x16, #0x20
  4026dc:	br	x17

00000000004026e0 <mnt_get_fstype@plt>:
  4026e0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4026e4:	ldr	x17, [x16, #40]
  4026e8:	add	x16, x16, #0x28
  4026ec:	br	x17

00000000004026f0 <strtok@plt>:
  4026f0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4026f4:	ldr	x17, [x16, #48]
  4026f8:	add	x16, x16, #0x30
  4026fc:	br	x17

0000000000402700 <strtoul@plt>:
  402700:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402704:	ldr	x17, [x16, #56]
  402708:	add	x16, x16, #0x38
  40270c:	br	x17

0000000000402710 <strlen@plt>:
  402710:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402714:	ldr	x17, [x16, #64]
  402718:	add	x16, x16, #0x40
  40271c:	br	x17

0000000000402720 <fputs@plt>:
  402720:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402724:	ldr	x17, [x16, #72]
  402728:	add	x16, x16, #0x48
  40272c:	br	x17

0000000000402730 <exit@plt>:
  402730:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402734:	ldr	x17, [x16, #80]
  402738:	add	x16, x16, #0x50
  40273c:	br	x17

0000000000402740 <mnt_unref_table@plt>:
  402740:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402744:	ldr	x17, [x16, #88]
  402748:	add	x16, x16, #0x58
  40274c:	br	x17

0000000000402750 <mnt_fs_get_fstype@plt>:
  402750:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402754:	ldr	x17, [x16, #96]
  402758:	add	x16, x16, #0x60
  40275c:	br	x17

0000000000402760 <dup@plt>:
  402760:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402764:	ldr	x17, [x16, #104]
  402768:	add	x16, x16, #0x68
  40276c:	br	x17

0000000000402770 <strtoimax@plt>:
  402770:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402774:	ldr	x17, [x16, #112]
  402778:	add	x16, x16, #0x70
  40277c:	br	x17

0000000000402780 <strtod@plt>:
  402780:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402784:	ldr	x17, [x16, #120]
  402788:	add	x16, x16, #0x78
  40278c:	br	x17

0000000000402790 <geteuid@plt>:
  402790:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402794:	ldr	x17, [x16, #128]
  402798:	add	x16, x16, #0x80
  40279c:	br	x17

00000000004027a0 <mnt_table_find_source@plt>:
  4027a0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4027a4:	ldr	x17, [x16, #136]
  4027a8:	add	x16, x16, #0x88
  4027ac:	br	x17

00000000004027b0 <sysinfo@plt>:
  4027b0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4027b4:	ldr	x17, [x16, #144]
  4027b8:	add	x16, x16, #0x90
  4027bc:	br	x17

00000000004027c0 <opendir@plt>:
  4027c0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4027c4:	ldr	x17, [x16, #152]
  4027c8:	add	x16, x16, #0x98
  4027cc:	br	x17

00000000004027d0 <mnt_table_next_fs@plt>:
  4027d0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4027d4:	ldr	x17, [x16, #160]
  4027d8:	add	x16, x16, #0xa0
  4027dc:	br	x17

00000000004027e0 <__cxa_atexit@plt>:
  4027e0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4027e4:	ldr	x17, [x16, #168]
  4027e8:	add	x16, x16, #0xa8
  4027ec:	br	x17

00000000004027f0 <fputc@plt>:
  4027f0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4027f4:	ldr	x17, [x16, #176]
  4027f8:	add	x16, x16, #0xb0
  4027fc:	br	x17

0000000000402800 <clock_gettime@plt>:
  402800:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402804:	ldr	x17, [x16, #184]
  402808:	add	x16, x16, #0xb8
  40280c:	br	x17

0000000000402810 <setvbuf@plt>:
  402810:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402814:	ldr	x17, [x16, #192]
  402818:	add	x16, x16, #0xc0
  40281c:	br	x17

0000000000402820 <kill@plt>:
  402820:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402824:	ldr	x17, [x16, #200]
  402828:	add	x16, x16, #0xc8
  40282c:	br	x17

0000000000402830 <asprintf@plt>:
  402830:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402834:	ldr	x17, [x16, #208]
  402838:	add	x16, x16, #0xd0
  40283c:	br	x17

0000000000402840 <mnt_new_iter@plt>:
  402840:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402844:	ldr	x17, [x16, #216]
  402848:	add	x16, x16, #0xd8
  40284c:	br	x17

0000000000402850 <fork@plt>:
  402850:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402854:	ldr	x17, [x16, #224]
  402858:	add	x16, x16, #0xe0
  40285c:	br	x17

0000000000402860 <mnt_table_parse_mtab@plt>:
  402860:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402864:	ldr	x17, [x16, #232]
  402868:	add	x16, x16, #0xe8
  40286c:	br	x17

0000000000402870 <snprintf@plt>:
  402870:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402874:	ldr	x17, [x16, #240]
  402878:	add	x16, x16, #0xf0
  40287c:	br	x17

0000000000402880 <localeconv@plt>:
  402880:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402884:	ldr	x17, [x16, #248]
  402888:	add	x16, x16, #0xf8
  40288c:	br	x17

0000000000402890 <fileno@plt>:
  402890:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402894:	ldr	x17, [x16, #256]
  402898:	add	x16, x16, #0x100
  40289c:	br	x17

00000000004028a0 <fclose@plt>:
  4028a0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4028a4:	ldr	x17, [x16, #264]
  4028a8:	add	x16, x16, #0x108
  4028ac:	br	x17

00000000004028b0 <atoi@plt>:
  4028b0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4028b4:	ldr	x17, [x16, #272]
  4028b8:	add	x16, x16, #0x110
  4028bc:	br	x17

00000000004028c0 <fopen@plt>:
  4028c0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4028c4:	ldr	x17, [x16, #280]
  4028c8:	add	x16, x16, #0x118
  4028cc:	br	x17

00000000004028d0 <time@plt>:
  4028d0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4028d4:	ldr	x17, [x16, #288]
  4028d8:	add	x16, x16, #0x120
  4028dc:	br	x17

00000000004028e0 <malloc@plt>:
  4028e0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4028e4:	ldr	x17, [x16, #296]
  4028e8:	add	x16, x16, #0x128
  4028ec:	br	x17

00000000004028f0 <open@plt>:
  4028f0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4028f4:	ldr	x17, [x16, #304]
  4028f8:	add	x16, x16, #0x130
  4028fc:	br	x17

0000000000402900 <mnt_fs_set_userdata@plt>:
  402900:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402904:	ldr	x17, [x16, #312]
  402908:	add	x16, x16, #0x138
  40290c:	br	x17

0000000000402910 <blkid_devno_to_wholedisk@plt>:
  402910:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402914:	ldr	x17, [x16, #320]
  402918:	add	x16, x16, #0x140
  40291c:	br	x17

0000000000402920 <mnt_new_table@plt>:
  402920:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402924:	ldr	x17, [x16, #328]
  402928:	add	x16, x16, #0x148
  40292c:	br	x17

0000000000402930 <mnt_resolve_spec@plt>:
  402930:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402934:	ldr	x17, [x16, #336]
  402938:	add	x16, x16, #0x150
  40293c:	br	x17

0000000000402940 <__isoc99_fscanf@plt>:
  402940:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402944:	ldr	x17, [x16, #344]
  402948:	add	x16, x16, #0x158
  40294c:	br	x17

0000000000402950 <strncmp@plt>:
  402950:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402954:	ldr	x17, [x16, #352]
  402958:	add	x16, x16, #0x160
  40295c:	br	x17

0000000000402960 <bindtextdomain@plt>:
  402960:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402964:	ldr	x17, [x16, #360]
  402968:	add	x16, x16, #0x168
  40296c:	br	x17

0000000000402970 <__libc_start_main@plt>:
  402970:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402974:	ldr	x17, [x16, #368]
  402978:	add	x16, x16, #0x170
  40297c:	br	x17

0000000000402980 <fgetc@plt>:
  402980:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402984:	ldr	x17, [x16, #376]
  402988:	add	x16, x16, #0x178
  40298c:	br	x17

0000000000402990 <flock@plt>:
  402990:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402994:	ldr	x17, [x16, #384]
  402998:	add	x16, x16, #0x180
  40299c:	br	x17

00000000004029a0 <memset@plt>:
  4029a0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4029a4:	ldr	x17, [x16, #392]
  4029a8:	add	x16, x16, #0x188
  4029ac:	br	x17

00000000004029b0 <fdopen@plt>:
  4029b0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4029b4:	ldr	x17, [x16, #400]
  4029b8:	add	x16, x16, #0x190
  4029bc:	br	x17

00000000004029c0 <gettimeofday@plt>:
  4029c0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4029c4:	ldr	x17, [x16, #408]
  4029c8:	add	x16, x16, #0x198
  4029cc:	br	x17

00000000004029d0 <sleep@plt>:
  4029d0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4029d4:	ldr	x17, [x16, #416]
  4029d8:	add	x16, x16, #0x1a0
  4029dc:	br	x17

00000000004029e0 <calloc@plt>:
  4029e0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4029e4:	ldr	x17, [x16, #424]
  4029e8:	add	x16, x16, #0x1a8
  4029ec:	br	x17

00000000004029f0 <mnt_fs_set_fstype@plt>:
  4029f0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  4029f4:	ldr	x17, [x16, #432]
  4029f8:	add	x16, x16, #0x1b0
  4029fc:	br	x17

0000000000402a00 <mnt_fs_get_target@plt>:
  402a00:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402a04:	ldr	x17, [x16, #440]
  402a08:	add	x16, x16, #0x1b8
  402a0c:	br	x17

0000000000402a10 <execv@plt>:
  402a10:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402a14:	ldr	x17, [x16, #448]
  402a18:	add	x16, x16, #0x1c0
  402a1c:	br	x17

0000000000402a20 <readdir@plt>:
  402a20:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402a24:	ldr	x17, [x16, #456]
  402a28:	add	x16, x16, #0x1c8
  402a2c:	br	x17

0000000000402a30 <mnt_table_find_srcpath@plt>:
  402a30:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402a34:	ldr	x17, [x16, #464]
  402a38:	add	x16, x16, #0x1d0
  402a3c:	br	x17

0000000000402a40 <strdup@plt>:
  402a40:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402a44:	ldr	x17, [x16, #472]
  402a48:	add	x16, x16, #0x1d8
  402a4c:	br	x17

0000000000402a50 <closedir@plt>:
  402a50:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402a54:	ldr	x17, [x16, #480]
  402a58:	add	x16, x16, #0x1e0
  402a5c:	br	x17

0000000000402a60 <close@plt>:
  402a60:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402a64:	ldr	x17, [x16, #488]
  402a68:	add	x16, x16, #0x1e8
  402a6c:	br	x17

0000000000402a70 <sigaction@plt>:
  402a70:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402a74:	ldr	x17, [x16, #496]
  402a78:	add	x16, x16, #0x1f0
  402a7c:	br	x17

0000000000402a80 <strrchr@plt>:
  402a80:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402a84:	ldr	x17, [x16, #504]
  402a88:	add	x16, x16, #0x1f8
  402a8c:	br	x17

0000000000402a90 <mnt_unref_fs@plt>:
  402a90:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402a94:	ldr	x17, [x16, #512]
  402a98:	add	x16, x16, #0x200
  402a9c:	br	x17

0000000000402aa0 <__gmon_start__@plt>:
  402aa0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402aa4:	ldr	x17, [x16, #520]
  402aa8:	add	x16, x16, #0x208
  402aac:	br	x17

0000000000402ab0 <strtoumax@plt>:
  402ab0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402ab4:	ldr	x17, [x16, #528]
  402ab8:	add	x16, x16, #0x210
  402abc:	br	x17

0000000000402ac0 <abort@plt>:
  402ac0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402ac4:	ldr	x17, [x16, #536]
  402ac8:	add	x16, x16, #0x218
  402acc:	br	x17

0000000000402ad0 <mkostemp@plt>:
  402ad0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402ad4:	ldr	x17, [x16, #544]
  402ad8:	add	x16, x16, #0x220
  402adc:	br	x17

0000000000402ae0 <access@plt>:
  402ae0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402ae4:	ldr	x17, [x16, #552]
  402ae8:	add	x16, x16, #0x228
  402aec:	br	x17

0000000000402af0 <gnu_dev_major@plt>:
  402af0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402af4:	ldr	x17, [x16, #560]
  402af8:	add	x16, x16, #0x230
  402afc:	br	x17

0000000000402b00 <puts@plt>:
  402b00:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402b04:	ldr	x17, [x16, #568]
  402b08:	add	x16, x16, #0x238
  402b0c:	br	x17

0000000000402b10 <textdomain@plt>:
  402b10:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402b14:	ldr	x17, [x16, #576]
  402b18:	add	x16, x16, #0x240
  402b1c:	br	x17

0000000000402b20 <mnt_init_debug@plt>:
  402b20:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402b24:	ldr	x17, [x16, #584]
  402b28:	add	x16, x16, #0x248
  402b2c:	br	x17

0000000000402b30 <strcmp@plt>:
  402b30:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402b34:	ldr	x17, [x16, #592]
  402b38:	add	x16, x16, #0x250
  402b3c:	br	x17

0000000000402b40 <warn@plt>:
  402b40:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402b44:	ldr	x17, [x16, #600]
  402b48:	add	x16, x16, #0x258
  402b4c:	br	x17

0000000000402b50 <__ctype_b_loc@plt>:
  402b50:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402b54:	ldr	x17, [x16, #608]
  402b58:	add	x16, x16, #0x260
  402b5c:	br	x17

0000000000402b60 <mnt_new_cache@plt>:
  402b60:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402b64:	ldr	x17, [x16, #616]
  402b68:	add	x16, x16, #0x268
  402b6c:	br	x17

0000000000402b70 <strtol@plt>:
  402b70:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402b74:	ldr	x17, [x16, #624]
  402b78:	add	x16, x16, #0x270
  402b7c:	br	x17

0000000000402b80 <mnt_fs_is_pseudofs@plt>:
  402b80:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402b84:	ldr	x17, [x16, #632]
  402b88:	add	x16, x16, #0x278
  402b8c:	br	x17

0000000000402b90 <mnt_free_iter@plt>:
  402b90:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402b94:	ldr	x17, [x16, #640]
  402b98:	add	x16, x16, #0x280
  402b9c:	br	x17

0000000000402ba0 <mnt_unref_cache@plt>:
  402ba0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402ba4:	ldr	x17, [x16, #648]
  402ba8:	add	x16, x16, #0x288
  402bac:	br	x17

0000000000402bb0 <free@plt>:
  402bb0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402bb4:	ldr	x17, [x16, #656]
  402bb8:	add	x16, x16, #0x290
  402bbc:	br	x17

0000000000402bc0 <mnt_fs_is_netfs@plt>:
  402bc0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402bc4:	ldr	x17, [x16, #664]
  402bc8:	add	x16, x16, #0x298
  402bcc:	br	x17

0000000000402bd0 <mnt_table_set_cache@plt>:
  402bd0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402bd4:	ldr	x17, [x16, #672]
  402bd8:	add	x16, x16, #0x2a0
  402bdc:	br	x17

0000000000402be0 <vasprintf@plt>:
  402be0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402be4:	ldr	x17, [x16, #680]
  402be8:	add	x16, x16, #0x2a8
  402bec:	br	x17

0000000000402bf0 <mnt_table_find_target@plt>:
  402bf0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402bf4:	ldr	x17, [x16, #688]
  402bf8:	add	x16, x16, #0x2b0
  402bfc:	br	x17

0000000000402c00 <strndup@plt>:
  402c00:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402c04:	ldr	x17, [x16, #696]
  402c08:	add	x16, x16, #0x2b8
  402c0c:	br	x17

0000000000402c10 <strspn@plt>:
  402c10:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402c14:	ldr	x17, [x16, #704]
  402c18:	add	x16, x16, #0x2c0
  402c1c:	br	x17

0000000000402c20 <mnt_table_get_cache@plt>:
  402c20:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402c24:	ldr	x17, [x16, #712]
  402c28:	add	x16, x16, #0x2c8
  402c2c:	br	x17

0000000000402c30 <wait4@plt>:
  402c30:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402c34:	ldr	x17, [x16, #720]
  402c38:	add	x16, x16, #0x2d0
  402c3c:	br	x17

0000000000402c40 <strchr@plt>:
  402c40:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402c44:	ldr	x17, [x16, #728]
  402c48:	add	x16, x16, #0x2d8
  402c4c:	br	x17

0000000000402c50 <mnt_get_fstab_path@plt>:
  402c50:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402c54:	ldr	x17, [x16, #736]
  402c58:	add	x16, x16, #0x2e0
  402c5c:	br	x17

0000000000402c60 <fcntl@plt>:
  402c60:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402c64:	ldr	x17, [x16, #744]
  402c68:	add	x16, x16, #0x2e8
  402c6c:	br	x17

0000000000402c70 <fflush@plt>:
  402c70:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402c74:	ldr	x17, [x16, #752]
  402c78:	add	x16, x16, #0x2f0
  402c7c:	br	x17

0000000000402c80 <gnu_dev_minor@plt>:
  402c80:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402c84:	ldr	x17, [x16, #760]
  402c88:	add	x16, x16, #0x2f8
  402c8c:	br	x17

0000000000402c90 <dirfd@plt>:
  402c90:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402c94:	ldr	x17, [x16, #768]
  402c98:	add	x16, x16, #0x300
  402c9c:	br	x17

0000000000402ca0 <mnt_new_fs@plt>:
  402ca0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402ca4:	ldr	x17, [x16, #776]
  402ca8:	add	x16, x16, #0x308
  402cac:	br	x17

0000000000402cb0 <warnx@plt>:
  402cb0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402cb4:	ldr	x17, [x16, #784]
  402cb8:	add	x16, x16, #0x310
  402cbc:	br	x17

0000000000402cc0 <blkid_devno_to_devname@plt>:
  402cc0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402cc4:	ldr	x17, [x16, #792]
  402cc8:	add	x16, x16, #0x318
  402ccc:	br	x17

0000000000402cd0 <mnt_fs_get_userdata@plt>:
  402cd0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402cd4:	ldr	x17, [x16, #800]
  402cd8:	add	x16, x16, #0x320
  402cdc:	br	x17

0000000000402ce0 <mnt_fs_is_swaparea@plt>:
  402ce0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402ce4:	ldr	x17, [x16, #808]
  402ce8:	add	x16, x16, #0x328
  402cec:	br	x17

0000000000402cf0 <mnt_table_add_fs@plt>:
  402cf0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402cf4:	ldr	x17, [x16, #816]
  402cf8:	add	x16, x16, #0x330
  402cfc:	br	x17

0000000000402d00 <errx@plt>:
  402d00:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402d04:	ldr	x17, [x16, #824]
  402d08:	add	x16, x16, #0x338
  402d0c:	br	x17

0000000000402d10 <mnt_fs_get_options@plt>:
  402d10:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402d14:	ldr	x17, [x16, #832]
  402d18:	add	x16, x16, #0x340
  402d1c:	br	x17

0000000000402d20 <umask@plt>:
  402d20:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402d24:	ldr	x17, [x16, #840]
  402d28:	add	x16, x16, #0x348
  402d2c:	br	x17

0000000000402d30 <strcspn@plt>:
  402d30:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402d34:	ldr	x17, [x16, #848]
  402d38:	add	x16, x16, #0x350
  402d3c:	br	x17

0000000000402d40 <printf@plt>:
  402d40:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402d44:	ldr	x17, [x16, #856]
  402d48:	add	x16, x16, #0x358
  402d4c:	br	x17

0000000000402d50 <mnt_table_parse_fstab@plt>:
  402d50:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402d54:	ldr	x17, [x16, #864]
  402d58:	add	x16, x16, #0x360
  402d5c:	br	x17

0000000000402d60 <__assert_fail@plt>:
  402d60:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402d64:	ldr	x17, [x16, #872]
  402d68:	add	x16, x16, #0x368
  402d6c:	br	x17

0000000000402d70 <__errno_location@plt>:
  402d70:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402d74:	ldr	x17, [x16, #880]
  402d78:	add	x16, x16, #0x370
  402d7c:	br	x17

0000000000402d80 <getenv@plt>:
  402d80:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402d84:	ldr	x17, [x16, #888]
  402d88:	add	x16, x16, #0x378
  402d8c:	br	x17

0000000000402d90 <putchar@plt>:
  402d90:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402d94:	ldr	x17, [x16, #896]
  402d98:	add	x16, x16, #0x380
  402d9c:	br	x17

0000000000402da0 <__xstat@plt>:
  402da0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402da4:	ldr	x17, [x16, #904]
  402da8:	add	x16, x16, #0x388
  402dac:	br	x17

0000000000402db0 <mnt_fs_get_passno@plt>:
  402db0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402db4:	ldr	x17, [x16, #912]
  402db8:	add	x16, x16, #0x390
  402dbc:	br	x17

0000000000402dc0 <mnt_reset_iter@plt>:
  402dc0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402dc4:	ldr	x17, [x16, #920]
  402dc8:	add	x16, x16, #0x398
  402dcc:	br	x17

0000000000402dd0 <gettext@plt>:
  402dd0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402dd4:	ldr	x17, [x16, #928]
  402dd8:	add	x16, x16, #0x3a0
  402ddc:	br	x17

0000000000402de0 <getdtablesize@plt>:
  402de0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402de4:	ldr	x17, [x16, #936]
  402de8:	add	x16, x16, #0x3a8
  402dec:	br	x17

0000000000402df0 <mkdir@plt>:
  402df0:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402df4:	ldr	x17, [x16, #944]
  402df8:	add	x16, x16, #0x3b0
  402dfc:	br	x17

0000000000402e00 <mnt_fs_set_source@plt>:
  402e00:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402e04:	ldr	x17, [x16, #952]
  402e08:	add	x16, x16, #0x3b8
  402e0c:	br	x17

0000000000402e10 <fprintf@plt>:
  402e10:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402e14:	ldr	x17, [x16, #960]
  402e18:	add	x16, x16, #0x3c0
  402e1c:	br	x17

0000000000402e20 <err@plt>:
  402e20:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402e24:	ldr	x17, [x16, #968]
  402e28:	add	x16, x16, #0x3c8
  402e2c:	br	x17

0000000000402e30 <setlocale@plt>:
  402e30:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402e34:	ldr	x17, [x16, #976]
  402e38:	add	x16, x16, #0x3d0
  402e3c:	br	x17

0000000000402e40 <ferror@plt>:
  402e40:	adrp	x16, 41d000 <ferror@plt+0x1a1c0>
  402e44:	ldr	x17, [x16, #984]
  402e48:	add	x16, x16, #0x3d8
  402e4c:	br	x17

Disassembly of section .text:

0000000000402e50 <.text>:
  402e50:	mov	x29, #0x0                   	// #0
  402e54:	mov	x30, #0x0                   	// #0
  402e58:	mov	x5, x0
  402e5c:	ldr	x1, [sp]
  402e60:	add	x2, sp, #0x8
  402e64:	mov	x6, sp
  402e68:	movz	x0, #0x0, lsl #48
  402e6c:	movk	x0, #0x0, lsl #32
  402e70:	movk	x0, #0x40, lsl #16
  402e74:	movk	x0, #0x6c60
  402e78:	movz	x3, #0x0, lsl #48
  402e7c:	movk	x3, #0x0, lsl #32
  402e80:	movk	x3, #0x40, lsl #16
  402e84:	movk	x3, #0xa3e8
  402e88:	movz	x4, #0x0, lsl #48
  402e8c:	movk	x4, #0x0, lsl #32
  402e90:	movk	x4, #0x40, lsl #16
  402e94:	movk	x4, #0xa468
  402e98:	bl	402970 <__libc_start_main@plt>
  402e9c:	bl	402ac0 <abort@plt>
  402ea0:	adrp	x0, 41c000 <ferror@plt+0x191c0>
  402ea4:	ldr	x0, [x0, #4064]
  402ea8:	cbz	x0, 402eb0 <ferror@plt+0x70>
  402eac:	b	402aa0 <__gmon_start__@plt>
  402eb0:	ret
  402eb4:	stp	x29, x30, [sp, #-32]!
  402eb8:	mov	x29, sp
  402ebc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  402ec0:	add	x0, x0, #0x460
  402ec4:	str	x0, [sp, #24]
  402ec8:	ldr	x0, [sp, #24]
  402ecc:	str	x0, [sp, #24]
  402ed0:	ldr	x1, [sp, #24]
  402ed4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  402ed8:	add	x0, x0, #0x460
  402edc:	cmp	x1, x0
  402ee0:	b.eq	402f1c <ferror@plt+0xdc>  // b.none
  402ee4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  402ee8:	add	x0, x0, #0x4a8
  402eec:	ldr	x0, [x0]
  402ef0:	str	x0, [sp, #16]
  402ef4:	ldr	x0, [sp, #16]
  402ef8:	str	x0, [sp, #16]
  402efc:	ldr	x0, [sp, #16]
  402f00:	cmp	x0, #0x0
  402f04:	b.eq	402f20 <ferror@plt+0xe0>  // b.none
  402f08:	ldr	x1, [sp, #16]
  402f0c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  402f10:	add	x0, x0, #0x460
  402f14:	blr	x1
  402f18:	b	402f20 <ferror@plt+0xe0>
  402f1c:	nop
  402f20:	ldp	x29, x30, [sp], #32
  402f24:	ret
  402f28:	stp	x29, x30, [sp, #-48]!
  402f2c:	mov	x29, sp
  402f30:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  402f34:	add	x0, x0, #0x460
  402f38:	str	x0, [sp, #40]
  402f3c:	ldr	x0, [sp, #40]
  402f40:	str	x0, [sp, #40]
  402f44:	ldr	x1, [sp, #40]
  402f48:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  402f4c:	add	x0, x0, #0x460
  402f50:	sub	x0, x1, x0
  402f54:	asr	x0, x0, #3
  402f58:	lsr	x1, x0, #63
  402f5c:	add	x0, x1, x0
  402f60:	asr	x0, x0, #1
  402f64:	str	x0, [sp, #32]
  402f68:	ldr	x0, [sp, #32]
  402f6c:	cmp	x0, #0x0
  402f70:	b.eq	402fb0 <ferror@plt+0x170>  // b.none
  402f74:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  402f78:	add	x0, x0, #0x4b0
  402f7c:	ldr	x0, [x0]
  402f80:	str	x0, [sp, #24]
  402f84:	ldr	x0, [sp, #24]
  402f88:	str	x0, [sp, #24]
  402f8c:	ldr	x0, [sp, #24]
  402f90:	cmp	x0, #0x0
  402f94:	b.eq	402fb4 <ferror@plt+0x174>  // b.none
  402f98:	ldr	x2, [sp, #24]
  402f9c:	ldr	x1, [sp, #32]
  402fa0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  402fa4:	add	x0, x0, #0x460
  402fa8:	blr	x2
  402fac:	b	402fb4 <ferror@plt+0x174>
  402fb0:	nop
  402fb4:	ldp	x29, x30, [sp], #48
  402fb8:	ret
  402fbc:	stp	x29, x30, [sp, #-16]!
  402fc0:	mov	x29, sp
  402fc4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  402fc8:	add	x0, x0, #0x478
  402fcc:	ldrb	w0, [x0]
  402fd0:	and	x0, x0, #0xff
  402fd4:	cmp	x0, #0x0
  402fd8:	b.ne	402ff4 <ferror@plt+0x1b4>  // b.any
  402fdc:	bl	402eb4 <ferror@plt+0x74>
  402fe0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  402fe4:	add	x0, x0, #0x478
  402fe8:	mov	w1, #0x1                   	// #1
  402fec:	strb	w1, [x0]
  402ff0:	b	402ff8 <ferror@plt+0x1b8>
  402ff4:	nop
  402ff8:	ldp	x29, x30, [sp], #16
  402ffc:	ret
  403000:	stp	x29, x30, [sp, #-16]!
  403004:	mov	x29, sp
  403008:	bl	402f28 <ferror@plt+0xe8>
  40300c:	nop
  403010:	ldp	x29, x30, [sp], #16
  403014:	ret
  403018:	stp	x29, x30, [sp, #-48]!
  40301c:	mov	x29, sp
  403020:	str	x0, [sp, #24]
  403024:	str	x1, [sp, #16]
  403028:	ldr	x1, [sp, #16]
  40302c:	ldr	x0, [sp, #24]
  403030:	bl	4029e0 <calloc@plt>
  403034:	str	x0, [sp, #40]
  403038:	ldr	x0, [sp, #40]
  40303c:	cmp	x0, #0x0
  403040:	b.ne	403070 <ferror@plt+0x230>  // b.any
  403044:	ldr	x0, [sp, #16]
  403048:	cmp	x0, #0x0
  40304c:	b.eq	403070 <ferror@plt+0x230>  // b.none
  403050:	ldr	x0, [sp, #24]
  403054:	cmp	x0, #0x0
  403058:	b.eq	403070 <ferror@plt+0x230>  // b.none
  40305c:	ldr	x2, [sp, #16]
  403060:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403064:	add	x1, x0, #0x4b8
  403068:	mov	w0, #0x8                   	// #8
  40306c:	bl	402e20 <err@plt>
  403070:	ldr	x0, [sp, #40]
  403074:	ldp	x29, x30, [sp], #48
  403078:	ret
  40307c:	stp	x29, x30, [sp, #-48]!
  403080:	mov	x29, sp
  403084:	str	x0, [sp, #24]
  403088:	ldr	x0, [sp, #24]
  40308c:	cmp	x0, #0x0
  403090:	b.ne	4030b4 <ferror@plt+0x274>  // b.any
  403094:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  403098:	add	x3, x0, #0x218
  40309c:	mov	w2, #0x4a                  	// #74
  4030a0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4030a4:	add	x1, x0, #0x4d8
  4030a8:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4030ac:	add	x0, x0, #0x4f0
  4030b0:	bl	402d60 <__assert_fail@plt>
  4030b4:	ldr	x0, [sp, #24]
  4030b8:	bl	402a40 <strdup@plt>
  4030bc:	str	x0, [sp, #40]
  4030c0:	ldr	x0, [sp, #40]
  4030c4:	cmp	x0, #0x0
  4030c8:	b.ne	4030dc <ferror@plt+0x29c>  // b.any
  4030cc:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4030d0:	add	x1, x0, #0x4f8
  4030d4:	mov	w0, #0x8                   	// #8
  4030d8:	bl	402e20 <err@plt>
  4030dc:	ldr	x0, [sp, #40]
  4030e0:	ldp	x29, x30, [sp], #48
  4030e4:	ret
  4030e8:	stp	x29, x30, [sp, #-288]!
  4030ec:	mov	x29, sp
  4030f0:	str	x0, [sp, #56]
  4030f4:	str	x1, [sp, #48]
  4030f8:	str	x2, [sp, #240]
  4030fc:	str	x3, [sp, #248]
  403100:	str	x4, [sp, #256]
  403104:	str	x5, [sp, #264]
  403108:	str	x6, [sp, #272]
  40310c:	str	x7, [sp, #280]
  403110:	str	q0, [sp, #112]
  403114:	str	q1, [sp, #128]
  403118:	str	q2, [sp, #144]
  40311c:	str	q3, [sp, #160]
  403120:	str	q4, [sp, #176]
  403124:	str	q5, [sp, #192]
  403128:	str	q6, [sp, #208]
  40312c:	str	q7, [sp, #224]
  403130:	add	x0, sp, #0x120
  403134:	str	x0, [sp, #72]
  403138:	add	x0, sp, #0x120
  40313c:	str	x0, [sp, #80]
  403140:	add	x0, sp, #0xf0
  403144:	str	x0, [sp, #88]
  403148:	mov	w0, #0xffffffd0            	// #-48
  40314c:	str	w0, [sp, #96]
  403150:	mov	w0, #0xffffff80            	// #-128
  403154:	str	w0, [sp, #100]
  403158:	add	x2, sp, #0x10
  40315c:	add	x3, sp, #0x48
  403160:	ldp	x0, x1, [x3]
  403164:	stp	x0, x1, [x2]
  403168:	ldp	x0, x1, [x3, #16]
  40316c:	stp	x0, x1, [x2, #16]
  403170:	add	x0, sp, #0x10
  403174:	mov	x2, x0
  403178:	ldr	x1, [sp, #48]
  40317c:	ldr	x0, [sp, #56]
  403180:	bl	402be0 <vasprintf@plt>
  403184:	str	w0, [sp, #108]
  403188:	ldr	w0, [sp, #108]
  40318c:	cmp	w0, #0x0
  403190:	b.ge	4031a4 <ferror@plt+0x364>  // b.tcont
  403194:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403198:	add	x1, x0, #0x510
  40319c:	mov	w0, #0x8                   	// #8
  4031a0:	bl	402e20 <err@plt>
  4031a4:	ldr	w0, [sp, #108]
  4031a8:	ldp	x29, x30, [sp], #288
  4031ac:	ret
  4031b0:	stp	x29, x30, [sp, #-48]!
  4031b4:	mov	x29, sp
  4031b8:	str	x0, [sp, #24]
  4031bc:	bl	402d70 <__errno_location@plt>
  4031c0:	str	wzr, [x0]
  4031c4:	ldr	x0, [sp, #24]
  4031c8:	bl	402e40 <ferror@plt>
  4031cc:	cmp	w0, #0x0
  4031d0:	b.ne	40322c <ferror@plt+0x3ec>  // b.any
  4031d4:	ldr	x0, [sp, #24]
  4031d8:	bl	402c70 <fflush@plt>
  4031dc:	cmp	w0, #0x0
  4031e0:	b.ne	40322c <ferror@plt+0x3ec>  // b.any
  4031e4:	ldr	x0, [sp, #24]
  4031e8:	bl	402890 <fileno@plt>
  4031ec:	str	w0, [sp, #44]
  4031f0:	ldr	w0, [sp, #44]
  4031f4:	cmp	w0, #0x0
  4031f8:	b.lt	403234 <ferror@plt+0x3f4>  // b.tstop
  4031fc:	ldr	w0, [sp, #44]
  403200:	bl	402760 <dup@plt>
  403204:	str	w0, [sp, #44]
  403208:	ldr	w0, [sp, #44]
  40320c:	cmp	w0, #0x0
  403210:	b.lt	403234 <ferror@plt+0x3f4>  // b.tstop
  403214:	ldr	w0, [sp, #44]
  403218:	bl	402a60 <close@plt>
  40321c:	cmp	w0, #0x0
  403220:	b.ne	403234 <ferror@plt+0x3f4>  // b.any
  403224:	mov	w0, #0x0                   	// #0
  403228:	b	403254 <ferror@plt+0x414>
  40322c:	nop
  403230:	b	403238 <ferror@plt+0x3f8>
  403234:	nop
  403238:	bl	402d70 <__errno_location@plt>
  40323c:	ldr	w0, [x0]
  403240:	cmp	w0, #0x9
  403244:	b.ne	403250 <ferror@plt+0x410>  // b.any
  403248:	mov	w0, #0x0                   	// #0
  40324c:	b	403254 <ferror@plt+0x414>
  403250:	mov	w0, #0xffffffff            	// #-1
  403254:	ldp	x29, x30, [sp], #48
  403258:	ret
  40325c:	stp	x29, x30, [sp, #-16]!
  403260:	mov	x29, sp
  403264:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403268:	add	x0, x0, #0x468
  40326c:	ldr	x0, [x0]
  403270:	bl	4031b0 <ferror@plt+0x370>
  403274:	cmp	w0, #0x0
  403278:	b.eq	4032c8 <ferror@plt+0x488>  // b.none
  40327c:	bl	402d70 <__errno_location@plt>
  403280:	ldr	w0, [x0]
  403284:	cmp	w0, #0x20
  403288:	b.eq	4032c8 <ferror@plt+0x488>  // b.none
  40328c:	bl	402d70 <__errno_location@plt>
  403290:	ldr	w0, [x0]
  403294:	cmp	w0, #0x0
  403298:	b.eq	4032b0 <ferror@plt+0x470>  // b.none
  40329c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4032a0:	add	x0, x0, #0x528
  4032a4:	bl	402dd0 <gettext@plt>
  4032a8:	bl	402b40 <warn@plt>
  4032ac:	b	4032c0 <ferror@plt+0x480>
  4032b0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4032b4:	add	x0, x0, #0x528
  4032b8:	bl	402dd0 <gettext@plt>
  4032bc:	bl	402cb0 <warnx@plt>
  4032c0:	mov	w0, #0x8                   	// #8
  4032c4:	bl	4026c0 <_exit@plt>
  4032c8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4032cc:	add	x0, x0, #0x460
  4032d0:	ldr	x0, [x0]
  4032d4:	bl	4031b0 <ferror@plt+0x370>
  4032d8:	cmp	w0, #0x0
  4032dc:	b.eq	4032e8 <ferror@plt+0x4a8>  // b.none
  4032e0:	mov	w0, #0x8                   	// #8
  4032e4:	bl	4026c0 <_exit@plt>
  4032e8:	nop
  4032ec:	ldp	x29, x30, [sp], #16
  4032f0:	ret
  4032f4:	stp	x29, x30, [sp, #-16]!
  4032f8:	mov	x29, sp
  4032fc:	adrp	x0, 403000 <ferror@plt+0x1c0>
  403300:	add	x0, x0, #0x25c
  403304:	bl	40a470 <ferror@plt+0x7630>
  403308:	nop
  40330c:	ldp	x29, x30, [sp], #16
  403310:	ret
  403314:	stp	x29, x30, [sp, #-48]!
  403318:	mov	x29, sp
  40331c:	str	x0, [sp, #24]
  403320:	add	x0, sp, #0x20
  403324:	mov	w2, #0x0                   	// #0
  403328:	mov	x1, x0
  40332c:	ldr	x0, [sp, #24]
  403330:	bl	402b70 <strtol@plt>
  403334:	str	x0, [sp, #40]
  403338:	ldr	x0, [sp, #32]
  40333c:	ldrsb	w0, [x0]
  403340:	cmp	w0, #0x0
  403344:	b.ne	403384 <ferror@plt+0x544>  // b.any
  403348:	ldr	x1, [sp, #40]
  40334c:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  403350:	cmp	x1, x0
  403354:	b.eq	403384 <ferror@plt+0x544>  // b.none
  403358:	ldr	x1, [sp, #40]
  40335c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  403360:	cmp	x1, x0
  403364:	b.eq	403384 <ferror@plt+0x544>  // b.none
  403368:	ldr	x0, [sp, #40]
  40336c:	cmp	x0, #0x0
  403370:	b.lt	403384 <ferror@plt+0x544>  // b.tstop
  403374:	ldr	x1, [sp, #40]
  403378:	mov	x0, #0x7fffffff            	// #2147483647
  40337c:	cmp	x1, x0
  403380:	b.le	40338c <ferror@plt+0x54c>
  403384:	mov	w0, #0xffffffff            	// #-1
  403388:	b	403390 <ferror@plt+0x550>
  40338c:	ldr	x0, [sp, #40]
  403390:	ldp	x29, x30, [sp], #48
  403394:	ret
  403398:	stp	x29, x30, [sp, #-48]!
  40339c:	mov	x29, sp
  4033a0:	str	x0, [sp, #24]
  4033a4:	str	xzr, [sp, #40]
  4033a8:	b	4033e4 <ferror@plt+0x5a4>
  4033ac:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4033b0:	add	x0, x0, #0x410
  4033b4:	ldr	x1, [sp, #40]
  4033b8:	ldr	x0, [x0, x1, lsl #3]
  4033bc:	mov	x1, x0
  4033c0:	ldr	x0, [sp, #24]
  4033c4:	bl	402b30 <strcmp@plt>
  4033c8:	cmp	w0, #0x0
  4033cc:	b.ne	4033d8 <ferror@plt+0x598>  // b.any
  4033d0:	mov	w0, #0x1                   	// #1
  4033d4:	b	4033f4 <ferror@plt+0x5b4>
  4033d8:	ldr	x0, [sp, #40]
  4033dc:	add	x0, x0, #0x1
  4033e0:	str	x0, [sp, #40]
  4033e4:	ldr	x0, [sp, #40]
  4033e8:	cmp	x0, #0x6
  4033ec:	b.ls	4033ac <ferror@plt+0x56c>  // b.plast
  4033f0:	mov	w0, #0x0                   	// #0
  4033f4:	ldp	x29, x30, [sp], #48
  4033f8:	ret
  4033fc:	stp	x29, x30, [sp, #-48]!
  403400:	mov	x29, sp
  403404:	str	x0, [sp, #24]
  403408:	ldr	x0, [sp, #24]
  40340c:	bl	4026b0 <mnt_fs_get_source@plt>
  403410:	str	x0, [sp, #40]
  403414:	ldr	x0, [sp, #40]
  403418:	cmp	x0, #0x0
  40341c:	b.ne	403428 <ferror@plt+0x5e8>  // b.any
  403420:	mov	w0, #0x0                   	// #0
  403424:	b	40354c <ferror@plt+0x70c>
  403428:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40342c:	add	x0, x0, #0x700
  403430:	ldr	x0, [x0]
  403434:	cmp	x0, #0x0
  403438:	b.ne	403450 <ferror@plt+0x610>  // b.any
  40343c:	bl	402b60 <mnt_new_cache@plt>
  403440:	mov	x1, x0
  403444:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403448:	add	x0, x0, #0x700
  40344c:	str	x1, [x0]
  403450:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403454:	add	x0, x0, #0x6f8
  403458:	ldr	x0, [x0]
  40345c:	cmp	x0, #0x0
  403460:	b.ne	4034d4 <ferror@plt+0x694>  // b.any
  403464:	bl	402920 <mnt_new_table@plt>
  403468:	mov	x1, x0
  40346c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403470:	add	x0, x0, #0x6f8
  403474:	str	x1, [x0]
  403478:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40347c:	add	x0, x0, #0x6f8
  403480:	ldr	x0, [x0]
  403484:	cmp	x0, #0x0
  403488:	b.ne	40349c <ferror@plt+0x65c>  // b.any
  40348c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403490:	add	x1, x0, #0x590
  403494:	mov	w0, #0x8                   	// #8
  403498:	bl	402e20 <err@plt>
  40349c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4034a0:	add	x0, x0, #0x6f8
  4034a4:	ldr	x2, [x0]
  4034a8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4034ac:	add	x0, x0, #0x700
  4034b0:	ldr	x0, [x0]
  4034b4:	mov	x1, x0
  4034b8:	mov	x0, x2
  4034bc:	bl	402bd0 <mnt_table_set_cache@plt>
  4034c0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4034c4:	add	x0, x0, #0x6f8
  4034c8:	ldr	x0, [x0]
  4034cc:	mov	x1, #0x0                   	// #0
  4034d0:	bl	402860 <mnt_table_parse_mtab@plt>
  4034d4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4034d8:	add	x0, x0, #0x6f8
  4034dc:	ldr	x0, [x0]
  4034e0:	mov	w2, #0x1                   	// #1
  4034e4:	ldr	x1, [sp, #40]
  4034e8:	bl	4027a0 <mnt_table_find_source@plt>
  4034ec:	cmp	x0, #0x0
  4034f0:	cset	w0, ne  // ne = any
  4034f4:	and	w0, w0, #0xff
  4034f8:	str	w0, [sp, #36]
  4034fc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403500:	add	x0, x0, #0x68c
  403504:	ldr	w0, [x0]
  403508:	cmp	w0, #0x0
  40350c:	b.eq	403548 <ferror@plt+0x708>  // b.none
  403510:	ldr	w0, [sp, #36]
  403514:	cmp	w0, #0x0
  403518:	b.eq	403534 <ferror@plt+0x6f4>  // b.none
  40351c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403520:	add	x0, x0, #0x5b8
  403524:	bl	402dd0 <gettext@plt>
  403528:	ldr	x1, [sp, #40]
  40352c:	bl	402d40 <printf@plt>
  403530:	b	403548 <ferror@plt+0x708>
  403534:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403538:	add	x0, x0, #0x5c8
  40353c:	bl	402dd0 <gettext@plt>
  403540:	ldr	x1, [sp, #40]
  403544:	bl	402d40 <printf@plt>
  403548:	ldr	w0, [sp, #36]
  40354c:	ldp	x29, x30, [sp], #48
  403550:	ret
  403554:	stp	x29, x30, [sp, #-48]!
  403558:	mov	x29, sp
  40355c:	str	x0, [sp, #24]
  403560:	ldr	x0, [sp, #24]
  403564:	bl	402cd0 <mnt_fs_get_userdata@plt>
  403568:	str	x0, [sp, #40]
  40356c:	ldr	x0, [sp, #40]
  403570:	cmp	x0, #0x0
  403574:	b.ne	403594 <ferror@plt+0x754>  // b.any
  403578:	mov	x1, #0x18                  	// #24
  40357c:	mov	x0, #0x1                   	// #1
  403580:	bl	403018 <ferror@plt+0x1d8>
  403584:	str	x0, [sp, #40]
  403588:	ldr	x1, [sp, #40]
  40358c:	ldr	x0, [sp, #24]
  403590:	bl	402900 <mnt_fs_set_userdata@plt>
  403594:	ldr	x0, [sp, #40]
  403598:	ldp	x29, x30, [sp], #48
  40359c:	ret
  4035a0:	stp	x29, x30, [sp, #-48]!
  4035a4:	mov	x29, sp
  4035a8:	str	x0, [sp, #24]
  4035ac:	ldr	x0, [sp, #24]
  4035b0:	bl	402cd0 <mnt_fs_get_userdata@plt>
  4035b4:	str	x0, [sp, #40]
  4035b8:	ldr	x0, [sp, #40]
  4035bc:	cmp	x0, #0x0
  4035c0:	b.eq	4035dc <ferror@plt+0x79c>  // b.none
  4035c4:	ldr	x0, [sp, #40]
  4035c8:	ldrb	w0, [x0, #16]
  4035cc:	and	w0, w0, #0x4
  4035d0:	and	w0, w0, #0xff
  4035d4:	cmp	w0, #0x0
  4035d8:	b.ne	40365c <ferror@plt+0x81c>  // b.any
  4035dc:	ldr	x0, [sp, #24]
  4035e0:	bl	4026b0 <mnt_fs_get_source@plt>
  4035e4:	str	x0, [sp, #32]
  4035e8:	ldr	x0, [sp, #40]
  4035ec:	cmp	x0, #0x0
  4035f0:	b.ne	403600 <ferror@plt+0x7c0>  // b.any
  4035f4:	ldr	x0, [sp, #24]
  4035f8:	bl	403554 <ferror@plt+0x714>
  4035fc:	str	x0, [sp, #40]
  403600:	ldr	x0, [sp, #40]
  403604:	ldrb	w1, [x0, #16]
  403608:	orr	w1, w1, #0x4
  40360c:	strb	w1, [x0, #16]
  403610:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403614:	add	x0, x0, #0x6f0
  403618:	ldr	x0, [x0]
  40361c:	bl	402c20 <mnt_table_get_cache@plt>
  403620:	mov	x1, x0
  403624:	ldr	x0, [sp, #32]
  403628:	bl	402930 <mnt_resolve_spec@plt>
  40362c:	mov	x1, x0
  403630:	ldr	x0, [sp, #40]
  403634:	str	x1, [x0]
  403638:	ldr	x0, [sp, #40]
  40363c:	ldr	x0, [x0]
  403640:	cmp	x0, #0x0
  403644:	b.ne	40365c <ferror@plt+0x81c>  // b.any
  403648:	ldr	x0, [sp, #32]
  40364c:	bl	40307c <ferror@plt+0x23c>
  403650:	mov	x1, x0
  403654:	ldr	x0, [sp, #40]
  403658:	str	x1, [x0]
  40365c:	ldr	x0, [sp, #40]
  403660:	ldr	x0, [x0]
  403664:	ldp	x29, x30, [sp], #48
  403668:	ret
  40366c:	stp	x29, x30, [sp, #-176]!
  403670:	mov	x29, sp
  403674:	str	x0, [sp, #24]
  403678:	str	w1, [sp, #20]
  40367c:	ldr	x0, [sp, #24]
  403680:	bl	402cd0 <mnt_fs_get_userdata@plt>
  403684:	str	x0, [sp, #168]
  403688:	ldr	x0, [sp, #168]
  40368c:	cmp	x0, #0x0
  403690:	b.eq	4036b0 <ferror@plt+0x870>  // b.none
  403694:	ldr	x0, [sp, #168]
  403698:	ldr	x0, [x0, #8]
  40369c:	cmp	x0, #0x0
  4036a0:	b.eq	4036b0 <ferror@plt+0x870>  // b.none
  4036a4:	ldr	x0, [sp, #168]
  4036a8:	ldr	x0, [x0, #8]
  4036ac:	b	4037a0 <ferror@plt+0x960>
  4036b0:	ldr	w0, [sp, #20]
  4036b4:	cmp	w0, #0x0
  4036b8:	b.ne	4036c4 <ferror@plt+0x884>  // b.any
  4036bc:	mov	x0, #0x0                   	// #0
  4036c0:	b	4037a0 <ferror@plt+0x960>
  4036c4:	ldr	x0, [sp, #24]
  4036c8:	bl	402bc0 <mnt_fs_is_netfs@plt>
  4036cc:	cmp	w0, #0x0
  4036d0:	b.ne	4036e4 <ferror@plt+0x8a4>  // b.any
  4036d4:	ldr	x0, [sp, #24]
  4036d8:	bl	402b80 <mnt_fs_is_pseudofs@plt>
  4036dc:	cmp	w0, #0x0
  4036e0:	b.eq	4036ec <ferror@plt+0x8ac>  // b.none
  4036e4:	mov	x0, #0x0                   	// #0
  4036e8:	b	4037a0 <ferror@plt+0x960>
  4036ec:	ldr	x0, [sp, #24]
  4036f0:	bl	4035a0 <ferror@plt+0x760>
  4036f4:	str	x0, [sp, #160]
  4036f8:	ldr	x0, [sp, #160]
  4036fc:	cmp	x0, #0x0
  403700:	b.ne	40370c <ferror@plt+0x8cc>  // b.any
  403704:	mov	x0, #0x0                   	// #0
  403708:	b	4037a0 <ferror@plt+0x960>
  40370c:	ldr	x0, [sp, #24]
  403710:	bl	403554 <ferror@plt+0x714>
  403714:	str	x0, [sp, #168]
  403718:	add	x0, sp, #0x20
  40371c:	mov	x1, x0
  403720:	ldr	x0, [sp, #160]
  403724:	bl	40a480 <ferror@plt+0x7640>
  403728:	cmp	w0, #0x0
  40372c:	b.ne	40379c <ferror@plt+0x95c>  // b.any
  403730:	ldr	x4, [sp, #64]
  403734:	ldr	x0, [sp, #168]
  403738:	add	x0, x0, #0x8
  40373c:	mov	x3, x0
  403740:	mov	x2, #0x0                   	// #0
  403744:	mov	x1, #0x0                   	// #0
  403748:	mov	x0, x4
  40374c:	bl	402910 <blkid_devno_to_wholedisk@plt>
  403750:	cmp	w0, #0x0
  403754:	b.ne	40379c <ferror@plt+0x95c>  // b.any
  403758:	ldr	x0, [sp, #168]
  40375c:	ldr	x0, [x0, #8]
  403760:	cmp	x0, #0x0
  403764:	b.eq	403790 <ferror@plt+0x950>  // b.none
  403768:	ldr	x0, [sp, #168]
  40376c:	ldr	x0, [x0, #8]
  403770:	bl	405904 <ferror@plt+0x2ac4>
  403774:	cmp	w0, #0x0
  403778:	cset	w0, gt
  40377c:	and	w2, w0, #0xff
  403780:	ldr	x1, [sp, #168]
  403784:	ldrb	w0, [x1, #16]
  403788:	bfxil	w0, w2, #0, #1
  40378c:	strb	w0, [x1, #16]
  403790:	ldr	x0, [sp, #168]
  403794:	ldr	x0, [x0, #8]
  403798:	b	4037a0 <ferror@plt+0x960>
  40379c:	mov	x0, #0x0                   	// #0
  4037a0:	ldp	x29, x30, [sp], #176
  4037a4:	ret
  4037a8:	stp	x29, x30, [sp, #-48]!
  4037ac:	mov	x29, sp
  4037b0:	str	x0, [sp, #24]
  4037b4:	ldr	x0, [sp, #24]
  4037b8:	bl	402cd0 <mnt_fs_get_userdata@plt>
  4037bc:	str	x0, [sp, #40]
  4037c0:	ldr	x0, [sp, #40]
  4037c4:	cmp	x0, #0x0
  4037c8:	b.eq	4037e0 <ferror@plt+0x9a0>  // b.none
  4037cc:	ldr	x0, [sp, #40]
  4037d0:	ldrb	w0, [x0, #16]
  4037d4:	ubfx	x0, x0, #0, #1
  4037d8:	and	w0, w0, #0xff
  4037dc:	b	4037e4 <ferror@plt+0x9a4>
  4037e0:	mov	w0, #0x0                   	// #0
  4037e4:	ldp	x29, x30, [sp], #48
  4037e8:	ret
  4037ec:	stp	x29, x30, [sp, #-48]!
  4037f0:	mov	x29, sp
  4037f4:	str	x0, [sp, #24]
  4037f8:	ldr	x0, [sp, #24]
  4037fc:	bl	402cd0 <mnt_fs_get_userdata@plt>
  403800:	str	x0, [sp, #40]
  403804:	ldr	x0, [sp, #40]
  403808:	cmp	x0, #0x0
  40380c:	b.eq	403824 <ferror@plt+0x9e4>  // b.none
  403810:	ldr	x0, [sp, #40]
  403814:	ldrb	w0, [x0, #16]
  403818:	ubfx	x0, x0, #1, #1
  40381c:	and	w0, w0, #0xff
  403820:	b	403828 <ferror@plt+0x9e8>
  403824:	mov	w0, #0x0                   	// #0
  403828:	ldp	x29, x30, [sp], #48
  40382c:	ret
  403830:	stp	x29, x30, [sp, #-48]!
  403834:	mov	x29, sp
  403838:	str	x0, [sp, #24]
  40383c:	ldr	x0, [sp, #24]
  403840:	bl	403554 <ferror@plt+0x714>
  403844:	str	x0, [sp, #40]
  403848:	ldr	x0, [sp, #40]
  40384c:	cmp	x0, #0x0
  403850:	b.eq	403864 <ferror@plt+0xa24>  // b.none
  403854:	ldr	x0, [sp, #40]
  403858:	ldrb	w1, [x0, #16]
  40385c:	orr	w1, w1, #0x2
  403860:	strb	w1, [x0, #16]
  403864:	nop
  403868:	ldp	x29, x30, [sp], #48
  40386c:	ret
  403870:	mov	x12, #0x1050                	// #4176
  403874:	sub	sp, sp, x12
  403878:	stp	x29, x30, [sp]
  40387c:	mov	x29, sp
  403880:	str	x19, [sp, #16]
  403884:	str	x0, [sp, #40]
  403888:	ldr	x0, [sp, #40]
  40388c:	bl	402af0 <gnu_dev_major@plt>
  403890:	mov	w19, w0
  403894:	ldr	x0, [sp, #40]
  403898:	bl	402c80 <gnu_dev_minor@plt>
  40389c:	add	x5, sp, #0x40
  4038a0:	mov	w4, w0
  4038a4:	mov	w3, w19
  4038a8:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4038ac:	add	x2, x0, #0x5e0
  4038b0:	mov	x1, #0x1000                	// #4096
  4038b4:	mov	x0, x5
  4038b8:	bl	402870 <snprintf@plt>
  4038bc:	str	w0, [sp, #4172]
  4038c0:	ldr	w0, [sp, #4172]
  4038c4:	cmp	w0, #0x0
  4038c8:	b.lt	4038d8 <ferror@plt+0xa98>  // b.tstop
  4038cc:	ldr	w0, [sp, #4172]
  4038d0:	cmp	w0, #0xfff
  4038d4:	b.ls	4038e0 <ferror@plt+0xaa0>  // b.plast
  4038d8:	mov	w0, #0x0                   	// #0
  4038dc:	b	4039b4 <ferror@plt+0xb74>
  4038e0:	add	x2, sp, #0x40
  4038e4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4038e8:	add	x1, x0, #0x608
  4038ec:	mov	x0, x2
  4038f0:	bl	4028c0 <fopen@plt>
  4038f4:	str	x0, [sp, #4160]
  4038f8:	ldr	x0, [sp, #4160]
  4038fc:	cmp	x0, #0x0
  403900:	b.ne	40390c <ferror@plt+0xacc>  // b.any
  403904:	mov	w0, #0x0                   	// #0
  403908:	b	4039b4 <ferror@plt+0xb74>
  40390c:	add	x0, sp, #0x3c
  403910:	mov	x2, x0
  403914:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403918:	add	x1, x0, #0x610
  40391c:	ldr	x0, [sp, #4160]
  403920:	bl	402940 <__isoc99_fscanf@plt>
  403924:	str	w0, [sp, #4172]
  403928:	ldr	w0, [sp, #4172]
  40392c:	cmp	w0, #0x1
  403930:	b.eq	403988 <ferror@plt+0xb48>  // b.none
  403934:	ldr	x0, [sp, #4160]
  403938:	bl	402e40 <ferror@plt>
  40393c:	cmp	w0, #0x0
  403940:	b.eq	403968 <ferror@plt+0xb28>  // b.none
  403944:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403948:	add	x0, x0, #0x618
  40394c:	bl	402dd0 <gettext@plt>
  403950:	mov	x2, x0
  403954:	add	x0, sp, #0x40
  403958:	mov	x1, x0
  40395c:	mov	x0, x2
  403960:	bl	402b40 <warn@plt>
  403964:	b	403988 <ferror@plt+0xb48>
  403968:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  40396c:	add	x0, x0, #0x628
  403970:	bl	402dd0 <gettext@plt>
  403974:	mov	x2, x0
  403978:	add	x0, sp, #0x40
  40397c:	mov	x1, x0
  403980:	mov	x0, x2
  403984:	bl	402cb0 <warnx@plt>
  403988:	ldr	x0, [sp, #4160]
  40398c:	bl	4028a0 <fclose@plt>
  403990:	ldr	w0, [sp, #4172]
  403994:	cmp	w0, #0x1
  403998:	b.ne	4039b0 <ferror@plt+0xb70>  // b.any
  40399c:	ldr	w0, [sp, #60]
  4039a0:	cmp	w0, #0x0
  4039a4:	b.ne	4039b0 <ferror@plt+0xb70>  // b.any
  4039a8:	mov	w0, #0x1                   	// #1
  4039ac:	b	4039b4 <ferror@plt+0xb74>
  4039b0:	mov	w0, #0x0                   	// #0
  4039b4:	ldr	x19, [sp, #16]
  4039b8:	ldp	x29, x30, [sp]
  4039bc:	mov	x12, #0x1050                	// #4176
  4039c0:	add	sp, sp, x12
  4039c4:	ret
  4039c8:	stp	x29, x30, [sp, #-80]!
  4039cc:	mov	x29, sp
  4039d0:	str	x0, [sp, #24]
  4039d4:	ldr	x0, [sp, #24]
  4039d8:	ldr	x0, [x0, #224]
  4039dc:	mov	w1, #0x1                   	// #1
  4039e0:	bl	40366c <ferror@plt+0x82c>
  4039e4:	str	x0, [sp, #48]
  4039e8:	str	xzr, [sp, #72]
  4039ec:	ldr	x0, [sp, #24]
  4039f0:	mov	w1, #0xffffffff            	// #-1
  4039f4:	str	w1, [x0, #8]
  4039f8:	ldr	x0, [sp, #48]
  4039fc:	cmp	x0, #0x0
  403a00:	b.eq	403c2c <ferror@plt+0xdec>  // b.none
  403a04:	ldr	x0, [sp, #48]
  403a08:	bl	403870 <ferror@plt+0xa30>
  403a0c:	cmp	w0, #0x0
  403a10:	b.ne	403c2c <ferror@plt+0xdec>  // b.any
  403a14:	ldr	x0, [sp, #48]
  403a18:	bl	402cc0 <blkid_devno_to_devname@plt>
  403a1c:	str	x0, [sp, #72]
  403a20:	ldr	x0, [sp, #72]
  403a24:	cmp	x0, #0x0
  403a28:	b.eq	403c34 <ferror@plt+0xdf4>  // b.none
  403a2c:	mov	w1, #0x0                   	// #0
  403a30:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403a34:	add	x0, x0, #0x638
  403a38:	bl	402ae0 <access@plt>
  403a3c:	cmp	w0, #0x0
  403a40:	b.eq	403a98 <ferror@plt+0xc58>  // b.none
  403a44:	mov	w1, #0x1ed                 	// #493
  403a48:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403a4c:	add	x0, x0, #0x638
  403a50:	bl	402df0 <mkdir@plt>
  403a54:	str	w0, [sp, #44]
  403a58:	ldr	w0, [sp, #44]
  403a5c:	cmp	w0, #0x0
  403a60:	b.eq	403a98 <ferror@plt+0xc58>  // b.none
  403a64:	bl	402d70 <__errno_location@plt>
  403a68:	ldr	w0, [x0]
  403a6c:	cmp	w0, #0x11
  403a70:	b.eq	403a98 <ferror@plt+0xc58>  // b.none
  403a74:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403a78:	add	x0, x0, #0x648
  403a7c:	bl	402dd0 <gettext@plt>
  403a80:	mov	x2, x0
  403a84:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403a88:	add	x1, x0, #0x638
  403a8c:	mov	x0, x2
  403a90:	bl	402b40 <warn@plt>
  403a94:	b	403c40 <ferror@plt+0xe00>
  403a98:	ldr	x0, [sp, #72]
  403a9c:	bl	4077dc <ferror@plt+0x499c>
  403aa0:	str	x0, [sp, #64]
  403aa4:	ldr	x0, [sp, #64]
  403aa8:	cmp	x0, #0x0
  403aac:	b.ne	403ab8 <ferror@plt+0xc78>  // b.any
  403ab0:	ldr	x0, [sp, #72]
  403ab4:	str	x0, [sp, #64]
  403ab8:	ldr	x0, [sp, #24]
  403abc:	add	x3, x0, #0x10
  403ac0:	ldr	x2, [sp, #64]
  403ac4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403ac8:	add	x1, x0, #0x668
  403acc:	mov	x0, x3
  403ad0:	bl	4030e8 <ferror@plt+0x2a8>
  403ad4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403ad8:	add	x0, x0, #0x68c
  403adc:	ldr	w0, [x0]
  403ae0:	cmp	w0, #0x0
  403ae4:	b.eq	403b0c <ferror@plt+0xccc>  // b.none
  403ae8:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403aec:	add	x0, x0, #0x680
  403af0:	bl	402dd0 <gettext@plt>
  403af4:	mov	x2, x0
  403af8:	ldr	x0, [sp, #24]
  403afc:	ldr	x0, [x0, #16]
  403b00:	mov	x1, x0
  403b04:	mov	x0, x2
  403b08:	bl	402d40 <printf@plt>
  403b0c:	ldr	x0, [sp, #24]
  403b10:	ldr	x0, [x0, #16]
  403b14:	mov	w2, #0x1a4                 	// #420
  403b18:	mov	w1, #0x40                  	// #64
  403b1c:	movk	w1, #0x8, lsl #16
  403b20:	bl	4028f0 <open@plt>
  403b24:	mov	w1, w0
  403b28:	ldr	x0, [sp, #24]
  403b2c:	str	w1, [x0, #8]
  403b30:	ldr	x0, [sp, #24]
  403b34:	ldr	w0, [x0, #8]
  403b38:	cmp	w0, #0x0
  403b3c:	b.lt	403bd8 <ferror@plt+0xd98>  // b.tstop
  403b40:	mov	w0, #0xffffffff            	// #-1
  403b44:	str	w0, [sp, #60]
  403b48:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403b4c:	add	x0, x0, #0x68c
  403b50:	ldr	w0, [x0]
  403b54:	cmp	w0, #0x0
  403b58:	b.eq	403b9c <ferror@plt+0xd5c>  // b.none
  403b5c:	ldr	x0, [sp, #24]
  403b60:	ldr	w0, [x0, #8]
  403b64:	mov	w1, #0x6                   	// #6
  403b68:	bl	402990 <flock@plt>
  403b6c:	str	w0, [sp, #60]
  403b70:	ldr	w0, [sp, #60]
  403b74:	cmp	w0, #0x0
  403b78:	b.eq	403b9c <ferror@plt+0xd5c>  // b.none
  403b7c:	bl	402d70 <__errno_location@plt>
  403b80:	ldr	w0, [x0]
  403b84:	cmp	w0, #0xb
  403b88:	b.ne	403b9c <ferror@plt+0xd5c>  // b.any
  403b8c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403b90:	add	x0, x0, #0x698
  403b94:	bl	402dd0 <gettext@plt>
  403b98:	bl	402d40 <printf@plt>
  403b9c:	ldr	w0, [sp, #60]
  403ba0:	cmp	w0, #0x0
  403ba4:	b.eq	403bd8 <ferror@plt+0xd98>  // b.none
  403ba8:	ldr	x0, [sp, #24]
  403bac:	ldr	w0, [x0, #8]
  403bb0:	mov	w1, #0x2                   	// #2
  403bb4:	bl	402990 <flock@plt>
  403bb8:	cmp	w0, #0x0
  403bbc:	b.eq	403bd8 <ferror@plt+0xd98>  // b.none
  403bc0:	ldr	x0, [sp, #24]
  403bc4:	ldr	w0, [x0, #8]
  403bc8:	bl	402a60 <close@plt>
  403bcc:	ldr	x0, [sp, #24]
  403bd0:	mov	w1, #0xffffffff            	// #-1
  403bd4:	str	w1, [x0, #8]
  403bd8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403bdc:	add	x0, x0, #0x68c
  403be0:	ldr	w0, [x0]
  403be4:	cmp	w0, #0x0
  403be8:	b.eq	403c3c <ferror@plt+0xdfc>  // b.none
  403bec:	ldr	x0, [sp, #24]
  403bf0:	ldr	w0, [x0, #8]
  403bf4:	cmp	w0, #0x0
  403bf8:	b.lt	403c0c <ferror@plt+0xdcc>  // b.tstop
  403bfc:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403c00:	add	x0, x0, #0x6a8
  403c04:	bl	402dd0 <gettext@plt>
  403c08:	b	403c18 <ferror@plt+0xdd8>
  403c0c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403c10:	add	x0, x0, #0x6b8
  403c14:	bl	402dd0 <gettext@plt>
  403c18:	mov	x1, x0
  403c1c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403c20:	add	x0, x0, #0x6c0
  403c24:	bl	402d40 <printf@plt>
  403c28:	b	403c40 <ferror@plt+0xe00>
  403c2c:	nop
  403c30:	b	403c40 <ferror@plt+0xe00>
  403c34:	nop
  403c38:	b	403c40 <ferror@plt+0xe00>
  403c3c:	nop
  403c40:	ldr	x0, [sp, #24]
  403c44:	ldr	w0, [x0, #8]
  403c48:	cmp	w0, #0x0
  403c4c:	b.ge	403c64 <ferror@plt+0xe24>  // b.tcont
  403c50:	ldr	x0, [sp, #24]
  403c54:	ldr	x0, [x0, #16]
  403c58:	bl	402bb0 <free@plt>
  403c5c:	ldr	x0, [sp, #24]
  403c60:	str	xzr, [x0, #16]
  403c64:	ldr	x0, [sp, #72]
  403c68:	bl	402bb0 <free@plt>
  403c6c:	nop
  403c70:	ldp	x29, x30, [sp], #80
  403c74:	ret
  403c78:	stp	x29, x30, [sp, #-32]!
  403c7c:	mov	x29, sp
  403c80:	str	x0, [sp, #24]
  403c84:	ldr	x0, [sp, #24]
  403c88:	ldr	w0, [x0, #8]
  403c8c:	cmp	w0, #0x0
  403c90:	b.lt	403cfc <ferror@plt+0xebc>  // b.tstop
  403c94:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403c98:	add	x0, x0, #0x68c
  403c9c:	ldr	w0, [x0]
  403ca0:	cmp	w0, #0x0
  403ca4:	b.eq	403ccc <ferror@plt+0xe8c>  // b.none
  403ca8:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403cac:	add	x0, x0, #0x6c8
  403cb0:	bl	402dd0 <gettext@plt>
  403cb4:	mov	x2, x0
  403cb8:	ldr	x0, [sp, #24]
  403cbc:	ldr	x0, [x0, #16]
  403cc0:	mov	x1, x0
  403cc4:	mov	x0, x2
  403cc8:	bl	402d40 <printf@plt>
  403ccc:	ldr	x0, [sp, #24]
  403cd0:	ldr	w0, [x0, #8]
  403cd4:	bl	402a60 <close@plt>
  403cd8:	ldr	x0, [sp, #24]
  403cdc:	ldr	x0, [x0, #16]
  403ce0:	bl	402bb0 <free@plt>
  403ce4:	ldr	x0, [sp, #24]
  403ce8:	mov	w1, #0xffffffff            	// #-1
  403cec:	str	w1, [x0, #8]
  403cf0:	ldr	x0, [sp, #24]
  403cf4:	str	xzr, [x0, #16]
  403cf8:	b	403d00 <ferror@plt+0xec0>
  403cfc:	nop
  403d00:	ldp	x29, x30, [sp], #32
  403d04:	ret
  403d08:	stp	x29, x30, [sp, #-32]!
  403d0c:	mov	x29, sp
  403d10:	str	x0, [sp, #24]
  403d14:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403d18:	add	x0, x0, #0x688
  403d1c:	ldr	w0, [x0]
  403d20:	cmp	w0, #0x0
  403d24:	b.eq	403d30 <ferror@plt+0xef0>  // b.none
  403d28:	ldr	x0, [sp, #24]
  403d2c:	bl	403c78 <ferror@plt+0xe38>
  403d30:	ldr	x0, [sp, #24]
  403d34:	ldr	x0, [x0, #64]
  403d38:	bl	402bb0 <free@plt>
  403d3c:	ldr	x0, [sp, #24]
  403d40:	ldr	x0, [x0, #16]
  403d44:	bl	402bb0 <free@plt>
  403d48:	ldr	x0, [sp, #24]
  403d4c:	ldr	x0, [x0, #224]
  403d50:	bl	402a90 <mnt_unref_fs@plt>
  403d54:	ldr	x0, [sp, #24]
  403d58:	bl	402bb0 <free@plt>
  403d5c:	nop
  403d60:	ldp	x29, x30, [sp], #32
  403d64:	ret
  403d68:	stp	x29, x30, [sp, #-48]!
  403d6c:	mov	x29, sp
  403d70:	str	x0, [sp, #24]
  403d74:	bl	402ca0 <mnt_new_fs@plt>
  403d78:	str	x0, [sp, #40]
  403d7c:	ldr	x0, [sp, #40]
  403d80:	cmp	x0, #0x0
  403d84:	b.eq	403dc8 <ferror@plt+0xf88>  // b.none
  403d88:	ldr	x1, [sp, #24]
  403d8c:	ldr	x0, [sp, #40]
  403d90:	bl	402e00 <mnt_fs_set_source@plt>
  403d94:	cmp	w0, #0x0
  403d98:	b.ne	403dc8 <ferror@plt+0xf88>  // b.any
  403d9c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403da0:	add	x0, x0, #0x6f0
  403da4:	ldr	x0, [x0]
  403da8:	ldr	x1, [sp, #40]
  403dac:	bl	402cf0 <mnt_table_add_fs@plt>
  403db0:	cmp	w0, #0x0
  403db4:	b.ne	403dc8 <ferror@plt+0xf88>  // b.any
  403db8:	ldr	x0, [sp, #40]
  403dbc:	bl	402a90 <mnt_unref_fs@plt>
  403dc0:	ldr	x0, [sp, #40]
  403dc4:	b	403dec <ferror@plt+0xfac>
  403dc8:	ldr	x0, [sp, #40]
  403dcc:	bl	402a90 <mnt_unref_fs@plt>
  403dd0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403dd4:	add	x0, x0, #0x6d8
  403dd8:	bl	402dd0 <gettext@plt>
  403ddc:	ldr	x2, [sp, #24]
  403de0:	mov	x1, x0
  403de4:	mov	w0, #0x8                   	// #8
  403de8:	bl	402e20 <err@plt>
  403dec:	ldp	x29, x30, [sp], #48
  403df0:	ret
  403df4:	stp	x29, x30, [sp, #-80]!
  403df8:	mov	x29, sp
  403dfc:	str	x0, [sp, #24]
  403e00:	ldr	x0, [sp, #24]
  403e04:	bl	402750 <mnt_fs_get_fstype@plt>
  403e08:	str	x0, [sp, #72]
  403e0c:	ldr	x0, [sp, #72]
  403e10:	cmp	x0, #0x0
  403e14:	b.eq	403e30 <ferror@plt+0xff0>  // b.none
  403e18:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403e1c:	add	x1, x0, #0x700
  403e20:	ldr	x0, [sp, #72]
  403e24:	bl	402b30 <strcmp@plt>
  403e28:	cmp	w0, #0x0
  403e2c:	b.ne	403eb4 <ferror@plt+0x1074>  // b.any
  403e30:	mov	x1, #0x0                   	// #0
  403e34:	ldr	x0, [sp, #24]
  403e38:	bl	4029f0 <mnt_fs_set_fstype@plt>
  403e3c:	ldr	x0, [sp, #24]
  403e40:	bl	4035a0 <ferror@plt+0x760>
  403e44:	str	x0, [sp, #64]
  403e48:	ldr	x0, [sp, #64]
  403e4c:	cmp	x0, #0x0
  403e50:	b.eq	403eb8 <ferror@plt+0x1078>  // b.none
  403e54:	str	wzr, [sp, #44]
  403e58:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403e5c:	add	x0, x0, #0x6f0
  403e60:	ldr	x0, [x0]
  403e64:	bl	402c20 <mnt_table_get_cache@plt>
  403e68:	str	x0, [sp, #56]
  403e6c:	add	x0, sp, #0x2c
  403e70:	ldr	x2, [sp, #56]
  403e74:	mov	x1, x0
  403e78:	ldr	x0, [sp, #64]
  403e7c:	bl	4026e0 <mnt_get_fstype@plt>
  403e80:	str	x0, [sp, #48]
  403e84:	ldr	w0, [sp, #44]
  403e88:	cmp	w0, #0x0
  403e8c:	b.ne	403e9c <ferror@plt+0x105c>  // b.any
  403e90:	ldr	x1, [sp, #48]
  403e94:	ldr	x0, [sp, #24]
  403e98:	bl	4029f0 <mnt_fs_set_fstype@plt>
  403e9c:	ldr	x0, [sp, #56]
  403ea0:	cmp	x0, #0x0
  403ea4:	b.ne	403eb8 <ferror@plt+0x1078>  // b.any
  403ea8:	ldr	x0, [sp, #48]
  403eac:	bl	402bb0 <free@plt>
  403eb0:	b	403eb8 <ferror@plt+0x1078>
  403eb4:	nop
  403eb8:	ldp	x29, x30, [sp], #80
  403ebc:	ret
  403ec0:	stp	x29, x30, [sp, #-48]!
  403ec4:	mov	x29, sp
  403ec8:	str	x0, [sp, #40]
  403ecc:	str	x1, [sp, #32]
  403ed0:	str	w2, [sp, #28]
  403ed4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403ed8:	add	x0, x0, #0x708
  403edc:	bl	402dd0 <gettext@plt>
  403ee0:	ldr	w2, [sp, #28]
  403ee4:	ldr	x1, [sp, #32]
  403ee8:	bl	402cb0 <warnx@plt>
  403eec:	mov	w0, #0x1                   	// #1
  403ef0:	ldp	x29, x30, [sp], #48
  403ef4:	ret
  403ef8:	stp	x29, x30, [sp, #-32]!
  403efc:	mov	x29, sp
  403f00:	bl	402920 <mnt_new_table@plt>
  403f04:	mov	x1, x0
  403f08:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403f0c:	add	x0, x0, #0x6f0
  403f10:	str	x1, [x0]
  403f14:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403f18:	add	x0, x0, #0x6f0
  403f1c:	ldr	x0, [x0]
  403f20:	cmp	x0, #0x0
  403f24:	b.ne	403f38 <ferror@plt+0x10f8>  // b.any
  403f28:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403f2c:	add	x1, x0, #0x590
  403f30:	mov	w0, #0x8                   	// #8
  403f34:	bl	402e20 <err@plt>
  403f38:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403f3c:	add	x0, x0, #0x6f0
  403f40:	ldr	x2, [x0]
  403f44:	adrp	x0, 403000 <ferror@plt+0x1c0>
  403f48:	add	x1, x0, #0xec0
  403f4c:	mov	x0, x2
  403f50:	bl	402690 <mnt_table_set_parser_errcb@plt>
  403f54:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403f58:	add	x0, x0, #0x6f0
  403f5c:	ldr	x2, [x0]
  403f60:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403f64:	add	x0, x0, #0x700
  403f68:	ldr	x0, [x0]
  403f6c:	mov	x1, x0
  403f70:	mov	x0, x2
  403f74:	bl	402bd0 <mnt_table_set_cache@plt>
  403f78:	bl	402d70 <__errno_location@plt>
  403f7c:	str	wzr, [x0]
  403f80:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403f84:	add	x0, x0, #0x730
  403f88:	bl	402d80 <getenv@plt>
  403f8c:	str	x0, [sp, #24]
  403f90:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  403f94:	add	x0, x0, #0x6f0
  403f98:	ldr	x0, [x0]
  403f9c:	ldr	x1, [sp, #24]
  403fa0:	bl	402d50 <mnt_table_parse_fstab@plt>
  403fa4:	cmp	w0, #0x0
  403fa8:	b.eq	404010 <ferror@plt+0x11d0>  // b.none
  403fac:	ldr	x0, [sp, #24]
  403fb0:	cmp	x0, #0x0
  403fb4:	b.ne	403fc0 <ferror@plt+0x1180>  // b.any
  403fb8:	bl	402c50 <mnt_get_fstab_path@plt>
  403fbc:	str	x0, [sp, #24]
  403fc0:	mov	w1, #0x0                   	// #0
  403fc4:	ldr	x0, [sp, #24]
  403fc8:	bl	402ae0 <access@plt>
  403fcc:	cmp	w0, #0x0
  403fd0:	b.ne	404010 <ferror@plt+0x11d0>  // b.any
  403fd4:	bl	402d70 <__errno_location@plt>
  403fd8:	ldr	w0, [x0]
  403fdc:	cmp	w0, #0x0
  403fe0:	b.eq	403ffc <ferror@plt+0x11bc>  // b.none
  403fe4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  403fe8:	add	x0, x0, #0x740
  403fec:	bl	402dd0 <gettext@plt>
  403ff0:	ldr	x1, [sp, #24]
  403ff4:	bl	402b40 <warn@plt>
  403ff8:	b	404010 <ferror@plt+0x11d0>
  403ffc:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404000:	add	x0, x0, #0x740
  404004:	bl	402dd0 <gettext@plt>
  404008:	ldr	x1, [sp, #24]
  40400c:	bl	402cb0 <warnx@plt>
  404010:	nop
  404014:	ldp	x29, x30, [sp], #32
  404018:	ret
  40401c:	stp	x29, x30, [sp, #-48]!
  404020:	mov	x29, sp
  404024:	str	x0, [sp, #24]
  404028:	ldr	x0, [sp, #24]
  40402c:	cmp	x0, #0x0
  404030:	b.ne	40403c <ferror@plt+0x11fc>  // b.any
  404034:	mov	x0, #0x0                   	// #0
  404038:	b	4040bc <ferror@plt+0x127c>
  40403c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404040:	add	x0, x0, #0x6f0
  404044:	ldr	x0, [x0]
  404048:	mov	w2, #0x0                   	// #0
  40404c:	ldr	x1, [sp, #24]
  404050:	bl	402a30 <mnt_table_find_srcpath@plt>
  404054:	str	x0, [sp, #40]
  404058:	ldr	x0, [sp, #40]
  40405c:	cmp	x0, #0x0
  404060:	b.ne	4040b8 <ferror@plt+0x1278>  // b.any
  404064:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404068:	add	x0, x0, #0x6f0
  40406c:	ldr	x0, [x0]
  404070:	mov	x1, #0x0                   	// #0
  404074:	bl	402bd0 <mnt_table_set_cache@plt>
  404078:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40407c:	add	x0, x0, #0x6f0
  404080:	ldr	x0, [x0]
  404084:	mov	w2, #0x0                   	// #0
  404088:	ldr	x1, [sp, #24]
  40408c:	bl	402bf0 <mnt_table_find_target@plt>
  404090:	str	x0, [sp, #40]
  404094:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404098:	add	x0, x0, #0x6f0
  40409c:	ldr	x2, [x0]
  4040a0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4040a4:	add	x0, x0, #0x700
  4040a8:	ldr	x0, [x0]
  4040ac:	mov	x1, x0
  4040b0:	mov	x0, x2
  4040b4:	bl	402bd0 <mnt_table_set_cache@plt>
  4040b8:	ldr	x0, [sp, #40]
  4040bc:	ldp	x29, x30, [sp], #48
  4040c0:	ret
  4040c4:	stp	x29, x30, [sp, #-80]!
  4040c8:	mov	x29, sp
  4040cc:	str	x0, [sp, #24]
  4040d0:	str	x1, [sp, #16]
  4040d4:	str	xzr, [sp, #40]
  4040d8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4040dc:	add	x0, x0, #0x6e8
  4040e0:	ldr	x0, [x0]
  4040e4:	bl	40307c <ferror@plt+0x23c>
  4040e8:	str	x0, [sp, #64]
  4040ec:	mov	x2, #0x5                   	// #5
  4040f0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4040f4:	add	x1, x0, #0x760
  4040f8:	ldr	x0, [sp, #24]
  4040fc:	bl	402950 <strncmp@plt>
  404100:	cmp	w0, #0x0
  404104:	b.eq	404114 <ferror@plt+0x12d4>  // b.none
  404108:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  40410c:	add	x0, x0, #0x768
  404110:	b	40411c <ferror@plt+0x12dc>
  404114:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404118:	add	x0, x0, #0x778
  40411c:	str	x0, [sp, #56]
  404120:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404124:	add	x1, x0, #0x780
  404128:	ldr	x0, [sp, #64]
  40412c:	bl	4026f0 <strtok@plt>
  404130:	str	x0, [sp, #72]
  404134:	b	404180 <ferror@plt+0x1340>
  404138:	add	x0, sp, #0x28
  40413c:	ldr	x3, [sp, #24]
  404140:	ldr	x2, [sp, #72]
  404144:	ldr	x1, [sp, #56]
  404148:	bl	4030e8 <ferror@plt+0x2a8>
  40414c:	ldr	x0, [sp, #40]
  404150:	mov	w1, #0x1                   	// #1
  404154:	bl	402ae0 <access@plt>
  404158:	cmp	w0, #0x0
  40415c:	b.eq	404190 <ferror@plt+0x1350>  // b.none
  404160:	ldr	x0, [sp, #40]
  404164:	bl	402bb0 <free@plt>
  404168:	str	xzr, [sp, #40]
  40416c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404170:	add	x1, x0, #0x780
  404174:	mov	x0, #0x0                   	// #0
  404178:	bl	4026f0 <strtok@plt>
  40417c:	str	x0, [sp, #72]
  404180:	ldr	x0, [sp, #72]
  404184:	cmp	x0, #0x0
  404188:	b.ne	404138 <ferror@plt+0x12f8>  // b.any
  40418c:	b	404194 <ferror@plt+0x1354>
  404190:	nop
  404194:	ldr	x0, [sp, #64]
  404198:	bl	402bb0 <free@plt>
  40419c:	ldr	x0, [sp, #40]
  4041a0:	cmp	x0, #0x0
  4041a4:	cset	w0, ne  // ne = any
  4041a8:	and	w0, w0, #0xff
  4041ac:	str	w0, [sp, #52]
  4041b0:	ldr	x0, [sp, #16]
  4041b4:	cmp	x0, #0x0
  4041b8:	b.eq	4041cc <ferror@plt+0x138c>  // b.none
  4041bc:	ldr	x1, [sp, #40]
  4041c0:	ldr	x0, [sp, #16]
  4041c4:	str	x1, [x0]
  4041c8:	b	4041d4 <ferror@plt+0x1394>
  4041cc:	ldr	x0, [sp, #40]
  4041d0:	bl	402bb0 <free@plt>
  4041d4:	ldr	w0, [sp, #52]
  4041d8:	ldp	x29, x30, [sp], #80
  4041dc:	ret
  4041e0:	sub	sp, sp, #0x10
  4041e4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4041e8:	add	x0, x0, #0x6e0
  4041ec:	ldr	x0, [x0]
  4041f0:	str	x0, [sp, #8]
  4041f4:	b	404238 <ferror@plt+0x13f8>
  4041f8:	ldr	x0, [sp, #8]
  4041fc:	ldr	w0, [x0, #4]
  404200:	and	w0, w0, #0x1
  404204:	cmp	w0, #0x0
  404208:	b.ne	404228 <ferror@plt+0x13e8>  // b.any
  40420c:	ldr	x0, [sp, #8]
  404210:	ldr	w0, [x0, #4]
  404214:	and	w0, w0, #0x2
  404218:	cmp	w0, #0x0
  40421c:	b.eq	40422c <ferror@plt+0x13ec>  // b.none
  404220:	mov	w0, #0x1                   	// #1
  404224:	b	404248 <ferror@plt+0x1408>
  404228:	nop
  40422c:	ldr	x0, [sp, #8]
  404230:	ldr	x0, [x0, #232]
  404234:	str	x0, [sp, #8]
  404238:	ldr	x0, [sp, #8]
  40423c:	cmp	x0, #0x0
  404240:	b.ne	4041f8 <ferror@plt+0x13b8>  // b.any
  404244:	mov	w0, #0x0                   	// #0
  404248:	add	sp, sp, #0x10
  40424c:	ret
  404250:	sub	sp, sp, #0x60
  404254:	stp	x29, x30, [sp, #32]
  404258:	add	x29, sp, #0x20
  40425c:	str	x19, [sp, #48]
  404260:	str	x0, [sp, #72]
  404264:	ldr	x0, [sp, #72]
  404268:	cmp	x0, #0x0
  40426c:	b.eq	4043f8 <ferror@plt+0x15b8>  // b.none
  404270:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404274:	add	x0, x0, #0x6b8
  404278:	ldr	w0, [x0]
  40427c:	cmp	w0, #0x0
  404280:	b.eq	4043f8 <ferror@plt+0x15b8>  // b.none
  404284:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404288:	add	x0, x0, #0x694
  40428c:	ldr	w0, [x0]
  404290:	cmp	w0, #0x0
  404294:	b.ne	4043f8 <ferror@plt+0x15b8>  // b.any
  404298:	ldr	x0, [sp, #72]
  40429c:	ldr	x1, [x0, #48]
  4042a0:	ldr	x0, [sp, #72]
  4042a4:	ldr	x0, [x0, #32]
  4042a8:	sub	x0, x1, x0
  4042ac:	str	x0, [sp, #80]
  4042b0:	ldr	x0, [sp, #72]
  4042b4:	ldr	x1, [x0, #56]
  4042b8:	ldr	x0, [sp, #72]
  4042bc:	ldr	x0, [x0, #40]
  4042c0:	sub	x0, x1, x0
  4042c4:	str	x0, [sp, #88]
  4042c8:	ldr	x0, [sp, #88]
  4042cc:	cmp	x0, #0x0
  4042d0:	b.ge	4042f4 <ferror@plt+0x14b4>  // b.tcont
  4042d4:	ldr	x0, [sp, #80]
  4042d8:	sub	x0, x0, #0x1
  4042dc:	str	x0, [sp, #80]
  4042e0:	ldr	x1, [sp, #88]
  4042e4:	mov	x0, #0x4240                	// #16960
  4042e8:	movk	x0, #0xf, lsl #16
  4042ec:	add	x0, x1, x0
  4042f0:	str	x0, [sp, #88]
  4042f4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4042f8:	add	x0, x0, #0x6c0
  4042fc:	ldr	x0, [x0]
  404300:	cmp	x0, #0x0
  404304:	b.eq	404380 <ferror@plt+0x1540>  // b.none
  404308:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40430c:	add	x0, x0, #0x6c0
  404310:	ldr	x19, [x0]
  404314:	ldr	x0, [sp, #72]
  404318:	ldr	x0, [x0, #224]
  40431c:	bl	4035a0 <ferror@plt+0x760>
  404320:	mov	x8, x0
  404324:	ldr	x0, [sp, #72]
  404328:	ldr	w3, [x0, #24]
  40432c:	ldr	x0, [sp, #72]
  404330:	ldr	x4, [x0, #112]
  404334:	ldr	x5, [sp, #80]
  404338:	ldr	x6, [sp, #88]
  40433c:	ldr	x0, [sp, #72]
  404340:	ldr	x7, [x0, #80]
  404344:	ldr	x0, [sp, #72]
  404348:	ldr	x0, [x0, #88]
  40434c:	ldr	x1, [sp, #72]
  404350:	ldr	x1, [x1, #96]
  404354:	ldr	x2, [sp, #72]
  404358:	ldr	x2, [x2, #104]
  40435c:	str	x2, [sp, #16]
  404360:	str	x1, [sp, #8]
  404364:	str	x0, [sp]
  404368:	mov	x2, x8
  40436c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404370:	add	x1, x0, #0x788
  404374:	mov	x0, x19
  404378:	bl	402e10 <fprintf@plt>
  40437c:	b	4043fc <ferror@plt+0x15bc>
  404380:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404384:	add	x0, x0, #0x468
  404388:	ldr	x19, [x0]
  40438c:	ldr	x0, [sp, #72]
  404390:	ldr	x0, [x0, #224]
  404394:	bl	4035a0 <ferror@plt+0x760>
  404398:	mov	x8, x0
  40439c:	ldr	x0, [sp, #72]
  4043a0:	ldr	w3, [x0, #24]
  4043a4:	ldr	x0, [sp, #72]
  4043a8:	ldr	x4, [x0, #112]
  4043ac:	ldr	x5, [sp, #80]
  4043b0:	ldr	x6, [sp, #88]
  4043b4:	ldr	x0, [sp, #72]
  4043b8:	ldr	x7, [x0, #80]
  4043bc:	ldr	x0, [sp, #72]
  4043c0:	ldr	x0, [x0, #88]
  4043c4:	ldr	x1, [sp, #72]
  4043c8:	ldr	x1, [x1, #96]
  4043cc:	ldr	x2, [sp, #72]
  4043d0:	ldr	x2, [x2, #104]
  4043d4:	str	x2, [sp, #16]
  4043d8:	str	x1, [sp, #8]
  4043dc:	str	x0, [sp]
  4043e0:	mov	x2, x8
  4043e4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4043e8:	add	x1, x0, #0x7b8
  4043ec:	mov	x0, x19
  4043f0:	bl	402e10 <fprintf@plt>
  4043f4:	b	4043fc <ferror@plt+0x15bc>
  4043f8:	nop
  4043fc:	ldr	x19, [sp, #48]
  404400:	ldp	x29, x30, [sp, #32]
  404404:	add	sp, sp, #0x60
  404408:	ret
  40440c:	sub	sp, sp, #0x350
  404410:	stp	x29, x30, [sp]
  404414:	mov	x29, sp
  404418:	str	x19, [sp, #16]
  40441c:	str	x0, [sp, #72]
  404420:	str	x1, [sp, #64]
  404424:	str	x2, [sp, #56]
  404428:	str	x3, [sp, #48]
  40442c:	str	w4, [sp, #44]
  404430:	mov	x1, #0xf0                  	// #240
  404434:	mov	x0, #0x1                   	// #1
  404438:	bl	403018 <ferror@plt+0x1d8>
  40443c:	str	x0, [sp, #808]
  404440:	ldr	x0, [sp, #72]
  404444:	bl	40307c <ferror@plt+0x23c>
  404448:	str	x0, [sp, #168]
  40444c:	mov	w0, #0x1                   	// #1
  404450:	str	w0, [sp, #844]
  404454:	str	wzr, [sp, #840]
  404458:	b	4044a0 <ferror@plt+0x1660>
  40445c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404460:	add	x0, x0, #0x580
  404464:	ldrsw	x1, [sp, #840]
  404468:	ldr	x1, [x0, x1, lsl #3]
  40446c:	ldr	w19, [sp, #844]
  404470:	add	w0, w19, #0x1
  404474:	str	w0, [sp, #844]
  404478:	mov	x0, x1
  40447c:	bl	40307c <ferror@plt+0x23c>
  404480:	mov	x2, x0
  404484:	sxtw	x0, w19
  404488:	lsl	x0, x0, #3
  40448c:	add	x1, sp, #0xa8
  404490:	str	x2, [x1, x0]
  404494:	ldr	w0, [sp, #840]
  404498:	add	w0, w0, #0x1
  40449c:	str	w0, [sp, #840]
  4044a0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4044a4:	add	x0, x0, #0x684
  4044a8:	ldr	w0, [x0]
  4044ac:	ldr	w1, [sp, #840]
  4044b0:	cmp	w1, w0
  4044b4:	b.lt	40445c <ferror@plt+0x161c>  // b.tstop
  4044b8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4044bc:	add	x0, x0, #0x6ac
  4044c0:	ldr	w0, [x0]
  4044c4:	cmp	w0, #0x0
  4044c8:	b.eq	4045f0 <ferror@plt+0x17b0>  // b.none
  4044cc:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4044d0:	add	x1, x0, #0x558
  4044d4:	ldr	x0, [sp, #56]
  4044d8:	bl	402b30 <strcmp@plt>
  4044dc:	cmp	w0, #0x0
  4044e0:	b.eq	40452c <ferror@plt+0x16ec>  // b.none
  4044e4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4044e8:	add	x1, x0, #0x560
  4044ec:	ldr	x0, [sp, #56]
  4044f0:	bl	402b30 <strcmp@plt>
  4044f4:	cmp	w0, #0x0
  4044f8:	b.eq	40452c <ferror@plt+0x16ec>  // b.none
  4044fc:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404500:	add	x1, x0, #0x568
  404504:	ldr	x0, [sp, #56]
  404508:	bl	402b30 <strcmp@plt>
  40450c:	cmp	w0, #0x0
  404510:	b.eq	40452c <ferror@plt+0x16ec>  // b.none
  404514:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404518:	add	x1, x0, #0x570
  40451c:	ldr	x0, [sp, #56]
  404520:	bl	402b30 <strcmp@plt>
  404524:	cmp	w0, #0x0
  404528:	b.ne	4045f0 <ferror@plt+0x17b0>  // b.any
  40452c:	strb	wzr, [sp, #88]
  404530:	bl	4041e0 <ferror@plt+0x13a0>
  404534:	cmp	w0, #0x0
  404538:	b.ne	40457c <ferror@plt+0x173c>  // b.any
  40453c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404540:	add	x0, x0, #0x6b0
  404544:	ldr	w0, [x0]
  404548:	add	x4, sp, #0x58
  40454c:	mov	w3, w0
  404550:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404554:	add	x2, x0, #0x800
  404558:	mov	x1, #0x50                  	// #80
  40455c:	mov	x0, x4
  404560:	bl	402870 <snprintf@plt>
  404564:	ldr	x0, [sp, #808]
  404568:	ldr	w0, [x0, #4]
  40456c:	orr	w1, w0, #0x2
  404570:	ldr	x0, [sp, #808]
  404574:	str	w1, [x0, #4]
  404578:	b	4045bc <ferror@plt+0x177c>
  40457c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404580:	add	x0, x0, #0x6b0
  404584:	ldr	w0, [x0]
  404588:	cmp	w0, #0x0
  40458c:	b.eq	4045bc <ferror@plt+0x177c>  // b.none
  404590:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404594:	add	x0, x0, #0x6b0
  404598:	ldr	w0, [x0]
  40459c:	neg	w0, w0
  4045a0:	add	x4, sp, #0x58
  4045a4:	mov	w3, w0
  4045a8:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4045ac:	add	x2, x0, #0x800
  4045b0:	mov	x1, #0x50                  	// #80
  4045b4:	mov	x0, x4
  4045b8:	bl	402870 <snprintf@plt>
  4045bc:	ldrsb	w0, [sp, #88]
  4045c0:	cmp	w0, #0x0
  4045c4:	b.eq	4045f0 <ferror@plt+0x17b0>  // b.none
  4045c8:	ldr	w19, [sp, #844]
  4045cc:	add	w0, w19, #0x1
  4045d0:	str	w0, [sp, #844]
  4045d4:	add	x0, sp, #0x58
  4045d8:	bl	40307c <ferror@plt+0x23c>
  4045dc:	mov	x2, x0
  4045e0:	sxtw	x0, w19
  4045e4:	lsl	x0, x0, #3
  4045e8:	add	x1, sp, #0xa8
  4045ec:	str	x2, [x1, x0]
  4045f0:	ldr	x0, [sp, #48]
  4045f4:	bl	4035a0 <ferror@plt+0x760>
  4045f8:	mov	x1, x0
  4045fc:	ldr	w19, [sp, #844]
  404600:	add	w0, w19, #0x1
  404604:	str	w0, [sp, #844]
  404608:	mov	x0, x1
  40460c:	bl	40307c <ferror@plt+0x23c>
  404610:	mov	x2, x0
  404614:	sxtw	x0, w19
  404618:	lsl	x0, x0, #3
  40461c:	add	x1, sp, #0xa8
  404620:	str	x2, [x1, x0]
  404624:	ldrsw	x0, [sp, #844]
  404628:	lsl	x0, x0, #3
  40462c:	add	x1, sp, #0xa8
  404630:	str	xzr, [x1, x0]
  404634:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404638:	add	x0, x0, #0x68c
  40463c:	ldr	w0, [x0]
  404640:	cmp	w0, #0x0
  404644:	b.ne	40465c <ferror@plt+0x181c>  // b.any
  404648:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40464c:	add	x0, x0, #0x694
  404650:	ldr	w0, [x0]
  404654:	cmp	w0, #0x0
  404658:	b.eq	4046f0 <ferror@plt+0x18b0>  // b.none
  40465c:	ldr	x0, [sp, #48]
  404660:	bl	402a00 <mnt_fs_get_target@plt>
  404664:	str	x0, [sp, #816]
  404668:	ldr	x0, [sp, #816]
  40466c:	cmp	x0, #0x0
  404670:	b.ne	404680 <ferror@plt+0x1840>  // b.any
  404674:	ldr	x0, [sp, #48]
  404678:	bl	4035a0 <ferror@plt+0x760>
  40467c:	str	x0, [sp, #816]
  404680:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404684:	add	x0, x0, #0x6c8
  404688:	ldr	w0, [x0]
  40468c:	ldr	x3, [sp, #816]
  404690:	mov	w2, w0
  404694:	ldr	x1, [sp, #64]
  404698:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  40469c:	add	x0, x0, #0x808
  4046a0:	bl	402d40 <printf@plt>
  4046a4:	str	wzr, [sp, #840]
  4046a8:	b	4046d8 <ferror@plt+0x1898>
  4046ac:	ldrsw	x0, [sp, #840]
  4046b0:	lsl	x0, x0, #3
  4046b4:	add	x1, sp, #0xa8
  4046b8:	ldr	x0, [x1, x0]
  4046bc:	mov	x1, x0
  4046c0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4046c4:	add	x0, x0, #0x820
  4046c8:	bl	402d40 <printf@plt>
  4046cc:	ldr	w0, [sp, #840]
  4046d0:	add	w0, w0, #0x1
  4046d4:	str	w0, [sp, #840]
  4046d8:	ldr	w1, [sp, #840]
  4046dc:	ldr	w0, [sp, #844]
  4046e0:	cmp	w1, w0
  4046e4:	b.lt	4046ac <ferror@plt+0x186c>  // b.tstop
  4046e8:	mov	w0, #0xa                   	// #10
  4046ec:	bl	402d90 <putchar@plt>
  4046f0:	ldr	x0, [sp, #48]
  4046f4:	bl	4026d0 <mnt_ref_fs@plt>
  4046f8:	ldr	x0, [sp, #808]
  4046fc:	ldr	x1, [sp, #48]
  404700:	str	x1, [x0, #224]
  404704:	ldr	x0, [sp, #808]
  404708:	mov	w1, #0xffffffff            	// #-1
  40470c:	str	w1, [x0, #8]
  404710:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404714:	add	x0, x0, #0x688
  404718:	ldr	w0, [x0]
  40471c:	cmp	w0, #0x0
  404720:	b.eq	40472c <ferror@plt+0x18ec>  // b.none
  404724:	ldr	x0, [sp, #808]
  404728:	bl	4039c8 <ferror@plt+0xb88>
  40472c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404730:	add	x0, x0, #0x694
  404734:	ldr	w0, [x0]
  404738:	cmp	w0, #0x0
  40473c:	b.eq	40474c <ferror@plt+0x190c>  // b.none
  404740:	mov	w0, #0xffffffff            	// #-1
  404744:	str	w0, [sp, #828]
  404748:	b	4047d0 <ferror@plt+0x1990>
  40474c:	bl	402850 <fork@plt>
  404750:	str	w0, [sp, #828]
  404754:	ldr	w0, [sp, #828]
  404758:	cmp	w0, #0x0
  40475c:	b.ge	404784 <ferror@plt+0x1944>  // b.tcont
  404760:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404764:	add	x0, x0, #0x828
  404768:	bl	402dd0 <gettext@plt>
  40476c:	bl	402b40 <warn@plt>
  404770:	ldr	x0, [sp, #808]
  404774:	bl	403d08 <ferror@plt+0xec8>
  404778:	bl	402d70 <__errno_location@plt>
  40477c:	ldr	w0, [x0]
  404780:	b	4048bc <ferror@plt+0x1a7c>
  404784:	ldr	w0, [sp, #828]
  404788:	cmp	w0, #0x0
  40478c:	b.ne	4047d0 <ferror@plt+0x1990>  // b.any
  404790:	ldr	w0, [sp, #44]
  404794:	cmp	w0, #0x0
  404798:	b.ne	4047a4 <ferror@plt+0x1964>  // b.any
  40479c:	mov	w0, #0x0                   	// #0
  4047a0:	bl	402a60 <close@plt>
  4047a4:	add	x0, sp, #0xa8
  4047a8:	mov	x1, x0
  4047ac:	ldr	x0, [sp, #64]
  4047b0:	bl	402a10 <execv@plt>
  4047b4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4047b8:	add	x0, x0, #0x838
  4047bc:	bl	402dd0 <gettext@plt>
  4047c0:	ldr	x2, [sp, #64]
  4047c4:	mov	x1, x0
  4047c8:	mov	w0, #0x8                   	// #8
  4047cc:	bl	402e20 <err@plt>
  4047d0:	str	wzr, [sp, #840]
  4047d4:	b	4047f8 <ferror@plt+0x19b8>
  4047d8:	ldrsw	x0, [sp, #840]
  4047dc:	lsl	x0, x0, #3
  4047e0:	add	x1, sp, #0xa8
  4047e4:	ldr	x0, [x1, x0]
  4047e8:	bl	402bb0 <free@plt>
  4047ec:	ldr	w0, [sp, #840]
  4047f0:	add	w0, w0, #0x1
  4047f4:	str	w0, [sp, #840]
  4047f8:	ldr	w1, [sp, #840]
  4047fc:	ldr	w0, [sp, #844]
  404800:	cmp	w1, w0
  404804:	b.lt	4047d8 <ferror@plt+0x1998>  // b.tstop
  404808:	ldr	x0, [sp, #808]
  40480c:	ldr	w1, [sp, #828]
  404810:	str	w1, [x0]
  404814:	ldr	x0, [sp, #72]
  404818:	bl	40307c <ferror@plt+0x23c>
  40481c:	mov	x1, x0
  404820:	ldr	x0, [sp, #808]
  404824:	str	x1, [x0, #64]
  404828:	ldr	x0, [sp, #56]
  40482c:	bl	40307c <ferror@plt+0x23c>
  404830:	mov	x1, x0
  404834:	ldr	x0, [sp, #808]
  404838:	str	x1, [x0, #72]
  40483c:	ldr	x0, [sp, #808]
  404840:	add	x0, x0, #0x20
  404844:	bl	4071f4 <ferror@plt+0x43b4>
  404848:	ldr	x0, [sp, #808]
  40484c:	str	xzr, [x0, #232]
  404850:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404854:	add	x0, x0, #0x6e0
  404858:	ldr	x0, [x0]
  40485c:	str	x0, [sp, #832]
  404860:	b	404870 <ferror@plt+0x1a30>
  404864:	ldr	x0, [sp, #832]
  404868:	ldr	x0, [x0, #232]
  40486c:	str	x0, [sp, #832]
  404870:	ldr	x0, [sp, #832]
  404874:	cmp	x0, #0x0
  404878:	b.eq	40488c <ferror@plt+0x1a4c>  // b.none
  40487c:	ldr	x0, [sp, #832]
  404880:	ldr	x0, [x0, #232]
  404884:	cmp	x0, #0x0
  404888:	b.ne	404864 <ferror@plt+0x1a24>  // b.any
  40488c:	ldr	x0, [sp, #832]
  404890:	cmp	x0, #0x0
  404894:	b.eq	4048a8 <ferror@plt+0x1a68>  // b.none
  404898:	ldr	x0, [sp, #832]
  40489c:	ldr	x1, [sp, #808]
  4048a0:	str	x1, [x0, #232]
  4048a4:	b	4048b8 <ferror@plt+0x1a78>
  4048a8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4048ac:	add	x0, x0, #0x6e0
  4048b0:	ldr	x1, [sp, #808]
  4048b4:	str	x1, [x0]
  4048b8:	mov	w0, #0x0                   	// #0
  4048bc:	ldr	x19, [sp, #16]
  4048c0:	ldp	x29, x30, [sp]
  4048c4:	add	sp, sp, #0x350
  4048c8:	ret
  4048cc:	stp	x29, x30, [sp, #-48]!
  4048d0:	mov	x29, sp
  4048d4:	str	w0, [sp, #28]
  4048d8:	str	wzr, [sp, #36]
  4048dc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4048e0:	add	x0, x0, #0x6e0
  4048e4:	ldr	x0, [x0]
  4048e8:	str	x0, [sp, #40]
  4048ec:	b	404934 <ferror@plt+0x1af4>
  4048f0:	ldr	x0, [sp, #40]
  4048f4:	ldr	w0, [x0, #4]
  4048f8:	and	w0, w0, #0x1
  4048fc:	cmp	w0, #0x0
  404900:	b.ne	404924 <ferror@plt+0x1ae4>  // b.any
  404904:	ldr	x0, [sp, #40]
  404908:	ldr	w0, [x0]
  40490c:	ldr	w1, [sp, #28]
  404910:	bl	402820 <kill@plt>
  404914:	ldr	w0, [sp, #36]
  404918:	add	w0, w0, #0x1
  40491c:	str	w0, [sp, #36]
  404920:	b	404928 <ferror@plt+0x1ae8>
  404924:	nop
  404928:	ldr	x0, [sp, #40]
  40492c:	ldr	x0, [x0, #232]
  404930:	str	x0, [sp, #40]
  404934:	ldr	x0, [sp, #40]
  404938:	cmp	x0, #0x0
  40493c:	b.ne	4048f0 <ferror@plt+0x1ab0>  // b.any
  404940:	ldr	w0, [sp, #36]
  404944:	ldp	x29, x30, [sp], #48
  404948:	ret
  40494c:	stp	x29, x30, [sp, #-240]!
  404950:	mov	x29, sp
  404954:	stp	x19, x20, [sp, #16]
  404958:	str	w0, [sp, #44]
  40495c:	str	wzr, [sp, #204]
  404960:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404964:	add	x0, x0, #0x6e0
  404968:	ldr	x0, [x0]
  40496c:	cmp	x0, #0x0
  404970:	b.ne	40497c <ferror@plt+0x1b3c>  // b.any
  404974:	mov	x0, #0x0                   	// #0
  404978:	b	404e74 <ferror@plt+0x2034>
  40497c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404980:	add	x0, x0, #0x694
  404984:	ldr	w0, [x0]
  404988:	cmp	w0, #0x0
  40498c:	b.eq	4049b0 <ferror@plt+0x1b70>  // b.none
  404990:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404994:	add	x0, x0, #0x6e0
  404998:	ldr	x0, [x0]
  40499c:	str	x0, [sp, #232]
  4049a0:	str	xzr, [sp, #216]
  4049a4:	ldr	x0, [sp, #232]
  4049a8:	str	wzr, [x0, #24]
  4049ac:	b	404dd0 <ferror@plt+0x1f90>
  4049b0:	str	xzr, [sp, #216]
  4049b4:	ldr	x0, [sp, #216]
  4049b8:	str	x0, [sp, #232]
  4049bc:	add	x1, sp, #0x38
  4049c0:	add	x0, sp, #0xcc
  4049c4:	mov	x3, x1
  4049c8:	ldr	w2, [sp, #44]
  4049cc:	mov	x1, x0
  4049d0:	mov	w0, #0xffffffff            	// #-1
  4049d4:	bl	402c30 <wait4@plt>
  4049d8:	str	w0, [sp, #212]
  4049dc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4049e0:	add	x0, x0, #0x6d0
  4049e4:	ldr	w0, [x0]
  4049e8:	cmp	w0, #0x0
  4049ec:	b.eq	404a28 <ferror@plt+0x1be8>  // b.none
  4049f0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4049f4:	add	x0, x0, #0x6d4
  4049f8:	ldr	w0, [x0]
  4049fc:	cmp	w0, #0x0
  404a00:	b.ne	404a28 <ferror@plt+0x1be8>  // b.any
  404a04:	mov	w0, #0xf                   	// #15
  404a08:	bl	4048cc <ferror@plt+0x1a8c>
  404a0c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404a10:	add	x0, x0, #0x6d4
  404a14:	ldr	w0, [x0]
  404a18:	add	w1, w0, #0x1
  404a1c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404a20:	add	x0, x0, #0x6d4
  404a24:	str	w1, [x0]
  404a28:	ldr	w0, [sp, #212]
  404a2c:	cmp	w0, #0x0
  404a30:	b.ne	404a4c <ferror@plt+0x1c0c>  // b.any
  404a34:	ldr	w0, [sp, #44]
  404a38:	and	w0, w0, #0x1
  404a3c:	cmp	w0, #0x0
  404a40:	b.eq	404a4c <ferror@plt+0x1c0c>  // b.none
  404a44:	mov	x0, #0x0                   	// #0
  404a48:	b	404e74 <ferror@plt+0x2034>
  404a4c:	ldr	w0, [sp, #212]
  404a50:	cmp	w0, #0x0
  404a54:	b.ge	404ab4 <ferror@plt+0x1c74>  // b.tcont
  404a58:	bl	402d70 <__errno_location@plt>
  404a5c:	ldr	w0, [x0]
  404a60:	cmp	w0, #0x4
  404a64:	b.eq	404b04 <ferror@plt+0x1cc4>  // b.none
  404a68:	bl	402d70 <__errno_location@plt>
  404a6c:	ldr	w0, [x0]
  404a70:	cmp	w0, #0xb
  404a74:	b.eq	404b04 <ferror@plt+0x1cc4>  // b.none
  404a78:	bl	402d70 <__errno_location@plt>
  404a7c:	ldr	w0, [x0]
  404a80:	cmp	w0, #0xa
  404a84:	b.ne	404aa0 <ferror@plt+0x1c60>  // b.any
  404a88:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404a8c:	add	x0, x0, #0x850
  404a90:	bl	402dd0 <gettext@plt>
  404a94:	bl	402cb0 <warnx@plt>
  404a98:	mov	x0, #0x0                   	// #0
  404a9c:	b	404e74 <ferror@plt+0x2034>
  404aa0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404aa4:	add	x0, x0, #0x870
  404aa8:	bl	402dd0 <gettext@plt>
  404aac:	bl	402b40 <warn@plt>
  404ab0:	b	404b10 <ferror@plt+0x1cd0>
  404ab4:	str	xzr, [sp, #216]
  404ab8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404abc:	add	x0, x0, #0x6e0
  404ac0:	ldr	x0, [x0]
  404ac4:	str	x0, [sp, #232]
  404ac8:	b	404af4 <ferror@plt+0x1cb4>
  404acc:	ldr	x0, [sp, #232]
  404ad0:	ldr	w0, [x0]
  404ad4:	ldr	w1, [sp, #212]
  404ad8:	cmp	w1, w0
  404adc:	b.eq	404b0c <ferror@plt+0x1ccc>  // b.none
  404ae0:	ldr	x0, [sp, #232]
  404ae4:	str	x0, [sp, #216]
  404ae8:	ldr	x0, [sp, #232]
  404aec:	ldr	x0, [x0, #232]
  404af0:	str	x0, [sp, #232]
  404af4:	ldr	x0, [sp, #232]
  404af8:	cmp	x0, #0x0
  404afc:	b.ne	404acc <ferror@plt+0x1c8c>  // b.any
  404b00:	b	404b10 <ferror@plt+0x1cd0>
  404b04:	nop
  404b08:	b	404b10 <ferror@plt+0x1cd0>
  404b0c:	nop
  404b10:	ldr	x0, [sp, #232]
  404b14:	cmp	x0, #0x0
  404b18:	b.eq	4049bc <ferror@plt+0x1b7c>  // b.none
  404b1c:	ldr	w0, [sp, #204]
  404b20:	and	w0, w0, #0x7f
  404b24:	cmp	w0, #0x0
  404b28:	b.ne	404b40 <ferror@plt+0x1d00>  // b.any
  404b2c:	ldr	w0, [sp, #204]
  404b30:	asr	w0, w0, #8
  404b34:	and	w0, w0, #0xff
  404b38:	str	w0, [sp, #204]
  404b3c:	b	404c1c <ferror@plt+0x1ddc>
  404b40:	ldr	w0, [sp, #204]
  404b44:	and	w0, w0, #0xff
  404b48:	and	w0, w0, #0x7f
  404b4c:	and	w0, w0, #0xff
  404b50:	add	w0, w0, #0x1
  404b54:	and	w0, w0, #0xff
  404b58:	sxtb	w0, w0
  404b5c:	asr	w0, w0, #1
  404b60:	sxtb	w0, w0
  404b64:	cmp	w0, #0x0
  404b68:	b.le	404bd4 <ferror@plt+0x1d94>
  404b6c:	ldr	w0, [sp, #204]
  404b70:	and	w0, w0, #0x7f
  404b74:	str	w0, [sp, #208]
  404b78:	ldr	w0, [sp, #208]
  404b7c:	cmp	w0, #0x2
  404b80:	b.ne	404b90 <ferror@plt+0x1d50>  // b.any
  404b84:	mov	w0, #0x4                   	// #4
  404b88:	str	w0, [sp, #204]
  404b8c:	b	404c1c <ferror@plt+0x1ddc>
  404b90:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404b94:	add	x0, x0, #0x880
  404b98:	bl	402dd0 <gettext@plt>
  404b9c:	mov	x20, x0
  404ba0:	ldr	x0, [sp, #232]
  404ba4:	ldr	x19, [x0, #64]
  404ba8:	ldr	x0, [sp, #232]
  404bac:	ldr	x0, [x0, #224]
  404bb0:	bl	4035a0 <ferror@plt+0x760>
  404bb4:	ldr	w3, [sp, #208]
  404bb8:	mov	x2, x0
  404bbc:	mov	x1, x19
  404bc0:	mov	x0, x20
  404bc4:	bl	402cb0 <warnx@plt>
  404bc8:	mov	w0, #0x8                   	// #8
  404bcc:	str	w0, [sp, #204]
  404bd0:	b	404c1c <ferror@plt+0x1ddc>
  404bd4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404bd8:	add	x0, x0, #0x8b8
  404bdc:	bl	402dd0 <gettext@plt>
  404be0:	mov	x20, x0
  404be4:	ldr	x0, [sp, #232]
  404be8:	ldr	x19, [x0, #64]
  404bec:	ldr	x0, [sp, #232]
  404bf0:	ldr	x0, [x0, #224]
  404bf4:	bl	4035a0 <ferror@plt+0x760>
  404bf8:	mov	x1, x0
  404bfc:	ldr	w0, [sp, #204]
  404c00:	mov	w3, w0
  404c04:	mov	x2, x1
  404c08:	mov	x1, x19
  404c0c:	mov	x0, x20
  404c10:	bl	402cb0 <warnx@plt>
  404c14:	mov	w0, #0x8                   	// #8
  404c18:	str	w0, [sp, #204]
  404c1c:	ldr	w1, [sp, #204]
  404c20:	ldr	x0, [sp, #232]
  404c24:	str	w1, [x0, #24]
  404c28:	ldr	x0, [sp, #232]
  404c2c:	ldr	w0, [x0, #4]
  404c30:	orr	w1, w0, #0x1
  404c34:	ldr	x0, [sp, #232]
  404c38:	str	w1, [x0, #4]
  404c3c:	ldr	x0, [sp, #232]
  404c40:	add	x0, x0, #0x30
  404c44:	bl	4071f4 <ferror@plt+0x43b4>
  404c48:	ldr	x0, [sp, #232]
  404c4c:	add	x0, x0, #0x50
  404c50:	add	x1, sp, #0x38
  404c54:	mov	x2, #0x90                  	// #144
  404c58:	bl	4026a0 <memcpy@plt>
  404c5c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404c60:	add	x0, x0, #0x6ac
  404c64:	ldr	w0, [x0]
  404c68:	cmp	w0, #0x0
  404c6c:	b.eq	404dcc <ferror@plt+0x1f8c>  // b.none
  404c70:	ldr	x0, [sp, #232]
  404c74:	ldr	w0, [x0, #4]
  404c78:	and	w0, w0, #0x2
  404c7c:	cmp	w0, #0x0
  404c80:	b.eq	404dcc <ferror@plt+0x1f8c>  // b.none
  404c84:	bl	4041e0 <ferror@plt+0x13a0>
  404c88:	cmp	w0, #0x0
  404c8c:	b.ne	404dcc <ferror@plt+0x1f8c>  // b.any
  404c90:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404c94:	add	x0, x0, #0x6e0
  404c98:	ldr	x0, [x0]
  404c9c:	str	x0, [sp, #224]
  404ca0:	b	404dc0 <ferror@plt+0x1f80>
  404ca4:	ldr	x0, [sp, #224]
  404ca8:	ldr	w0, [x0, #4]
  404cac:	and	w0, w0, #0x1
  404cb0:	cmp	w0, #0x0
  404cb4:	b.ne	404da8 <ferror@plt+0x1f68>  // b.any
  404cb8:	ldr	x0, [sp, #224]
  404cbc:	ldr	x2, [x0, #72]
  404cc0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404cc4:	add	x1, x0, #0x558
  404cc8:	mov	x0, x2
  404ccc:	bl	402b30 <strcmp@plt>
  404cd0:	cmp	w0, #0x0
  404cd4:	b.eq	404d38 <ferror@plt+0x1ef8>  // b.none
  404cd8:	ldr	x0, [sp, #224]
  404cdc:	ldr	x2, [x0, #72]
  404ce0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404ce4:	add	x1, x0, #0x560
  404ce8:	mov	x0, x2
  404cec:	bl	402b30 <strcmp@plt>
  404cf0:	cmp	w0, #0x0
  404cf4:	b.eq	404d38 <ferror@plt+0x1ef8>  // b.none
  404cf8:	ldr	x0, [sp, #224]
  404cfc:	ldr	x2, [x0, #72]
  404d00:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404d04:	add	x1, x0, #0x568
  404d08:	mov	x0, x2
  404d0c:	bl	402b30 <strcmp@plt>
  404d10:	cmp	w0, #0x0
  404d14:	b.eq	404d38 <ferror@plt+0x1ef8>  // b.none
  404d18:	ldr	x0, [sp, #224]
  404d1c:	ldr	x2, [x0, #72]
  404d20:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404d24:	add	x1, x0, #0x570
  404d28:	mov	x0, x2
  404d2c:	bl	402b30 <strcmp@plt>
  404d30:	cmp	w0, #0x0
  404d34:	b.ne	404db0 <ferror@plt+0x1f70>  // b.any
  404d38:	mov	x0, #0x0                   	// #0
  404d3c:	bl	4028d0 <time@plt>
  404d40:	add	x1, x0, #0x1
  404d44:	ldr	x0, [sp, #224]
  404d48:	ldr	x0, [x0, #32]
  404d4c:	cmp	x1, x0
  404d50:	b.lt	404d80 <ferror@plt+0x1f40>  // b.tstop
  404d54:	bl	402850 <fork@plt>
  404d58:	cmp	w0, #0x0
  404d5c:	b.ne	404d90 <ferror@plt+0x1f50>  // b.any
  404d60:	mov	w0, #0x1                   	// #1
  404d64:	bl	4029d0 <sleep@plt>
  404d68:	ldr	x0, [sp, #224]
  404d6c:	ldr	w0, [x0]
  404d70:	mov	w1, #0xa                   	// #10
  404d74:	bl	402820 <kill@plt>
  404d78:	mov	w0, #0x0                   	// #0
  404d7c:	bl	402730 <exit@plt>
  404d80:	ldr	x0, [sp, #224]
  404d84:	ldr	w0, [x0]
  404d88:	mov	w1, #0xa                   	// #10
  404d8c:	bl	402820 <kill@plt>
  404d90:	ldr	x0, [sp, #224]
  404d94:	ldr	w0, [x0, #4]
  404d98:	orr	w1, w0, #0x2
  404d9c:	ldr	x0, [sp, #224]
  404da0:	str	w1, [x0, #4]
  404da4:	b	404dd0 <ferror@plt+0x1f90>
  404da8:	nop
  404dac:	b	404db4 <ferror@plt+0x1f74>
  404db0:	nop
  404db4:	ldr	x0, [sp, #224]
  404db8:	ldr	x0, [x0, #232]
  404dbc:	str	x0, [sp, #224]
  404dc0:	ldr	x0, [sp, #224]
  404dc4:	cmp	x0, #0x0
  404dc8:	b.ne	404ca4 <ferror@plt+0x1e64>  // b.any
  404dcc:	nop
  404dd0:	ldr	x0, [sp, #216]
  404dd4:	cmp	x0, #0x0
  404dd8:	b.eq	404df0 <ferror@plt+0x1fb0>  // b.none
  404ddc:	ldr	x0, [sp, #232]
  404de0:	ldr	x1, [x0, #232]
  404de4:	ldr	x0, [sp, #216]
  404de8:	str	x1, [x0, #232]
  404dec:	b	404e04 <ferror@plt+0x1fc4>
  404df0:	ldr	x0, [sp, #232]
  404df4:	ldr	x1, [x0, #232]
  404df8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404dfc:	add	x0, x0, #0x6e0
  404e00:	str	x1, [x0]
  404e04:	ldr	x0, [sp, #232]
  404e08:	bl	404250 <ferror@plt+0x1410>
  404e0c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404e10:	add	x0, x0, #0x68c
  404e14:	ldr	w0, [x0]
  404e18:	cmp	w0, #0x1
  404e1c:	b.le	404e54 <ferror@plt+0x2014>
  404e20:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404e24:	add	x0, x0, #0x8e8
  404e28:	bl	402dd0 <gettext@plt>
  404e2c:	mov	x19, x0
  404e30:	ldr	x0, [sp, #232]
  404e34:	ldr	x0, [x0, #224]
  404e38:	bl	4035a0 <ferror@plt+0x760>
  404e3c:	mov	x1, x0
  404e40:	ldr	x0, [sp, #232]
  404e44:	ldr	w0, [x0, #24]
  404e48:	mov	w2, w0
  404e4c:	mov	x0, x19
  404e50:	bl	402d40 <printf@plt>
  404e54:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404e58:	add	x0, x0, #0x6c8
  404e5c:	ldr	w0, [x0]
  404e60:	sub	w1, w0, #0x1
  404e64:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404e68:	add	x0, x0, #0x6c8
  404e6c:	str	w1, [x0]
  404e70:	ldr	x0, [sp, #232]
  404e74:	ldp	x19, x20, [sp, #16]
  404e78:	ldp	x29, x30, [sp], #240
  404e7c:	ret
  404e80:	stp	x29, x30, [sp, #-48]!
  404e84:	mov	x29, sp
  404e88:	str	w0, [sp, #28]
  404e8c:	str	wzr, [sp, #44]
  404e90:	str	wzr, [sp, #40]
  404e94:	b	404ecc <ferror@plt+0x208c>
  404e98:	ldr	x0, [sp, #32]
  404e9c:	ldr	w0, [x0, #24]
  404ea0:	ldr	w1, [sp, #44]
  404ea4:	orr	w0, w1, w0
  404ea8:	str	w0, [sp, #44]
  404eac:	ldr	x0, [sp, #32]
  404eb0:	bl	403d08 <ferror@plt+0xec8>
  404eb4:	ldr	w0, [sp, #28]
  404eb8:	and	w0, w0, #0x1
  404ebc:	cmp	w0, #0x0
  404ec0:	b.eq	404ecc <ferror@plt+0x208c>  // b.none
  404ec4:	mov	w0, #0x1                   	// #1
  404ec8:	str	w0, [sp, #40]
  404ecc:	ldr	w0, [sp, #40]
  404ed0:	bl	40494c <ferror@plt+0x1b0c>
  404ed4:	str	x0, [sp, #32]
  404ed8:	ldr	x0, [sp, #32]
  404edc:	cmp	x0, #0x0
  404ee0:	b.ne	404e98 <ferror@plt+0x2058>  // b.any
  404ee4:	ldr	w0, [sp, #44]
  404ee8:	ldp	x29, x30, [sp], #48
  404eec:	ret
  404ef0:	stp	x29, x30, [sp, #-80]!
  404ef4:	mov	x29, sp
  404ef8:	str	x19, [sp, #16]
  404efc:	str	x0, [sp, #40]
  404f00:	str	w1, [sp, #36]
  404f04:	ldr	x0, [sp, #40]
  404f08:	bl	403df4 <ferror@plt+0xfb4>
  404f0c:	ldr	x0, [sp, #40]
  404f10:	bl	402750 <mnt_fs_get_fstype@plt>
  404f14:	str	x0, [sp, #72]
  404f18:	ldr	x0, [sp, #72]
  404f1c:	cmp	x0, #0x0
  404f20:	b.eq	404f3c <ferror@plt+0x20fc>  // b.none
  404f24:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404f28:	add	x1, x0, #0x700
  404f2c:	ldr	x0, [sp, #72]
  404f30:	bl	402b30 <strcmp@plt>
  404f34:	cmp	w0, #0x0
  404f38:	b.ne	405004 <ferror@plt+0x21c4>  // b.any
  404f3c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404f40:	add	x0, x0, #0x6d8
  404f44:	ldr	x0, [x0]
  404f48:	cmp	x0, #0x0
  404f4c:	b.eq	404ff8 <ferror@plt+0x21b8>  // b.none
  404f50:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404f54:	add	x0, x0, #0x6d8
  404f58:	ldr	x3, [x0]
  404f5c:	mov	x2, #0x2                   	// #2
  404f60:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404f64:	add	x1, x0, #0x910
  404f68:	mov	x0, x3
  404f6c:	bl	402950 <strncmp@plt>
  404f70:	cmp	w0, #0x0
  404f74:	b.eq	404ff8 <ferror@plt+0x21b8>  // b.none
  404f78:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404f7c:	add	x0, x0, #0x6d8
  404f80:	ldr	x3, [x0]
  404f84:	mov	x2, #0x5                   	// #5
  404f88:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404f8c:	add	x1, x0, #0x918
  404f90:	mov	x0, x3
  404f94:	bl	402950 <strncmp@plt>
  404f98:	cmp	w0, #0x0
  404f9c:	b.eq	404ff8 <ferror@plt+0x21b8>  // b.none
  404fa0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404fa4:	add	x0, x0, #0x6d8
  404fa8:	ldr	x3, [x0]
  404fac:	mov	x2, #0x4                   	// #4
  404fb0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404fb4:	add	x1, x0, #0x920
  404fb8:	mov	x0, x3
  404fbc:	bl	402950 <strncmp@plt>
  404fc0:	cmp	w0, #0x0
  404fc4:	b.eq	404ff8 <ferror@plt+0x21b8>  // b.none
  404fc8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404fcc:	add	x0, x0, #0x6d8
  404fd0:	ldr	x0, [x0]
  404fd4:	mov	w1, #0x2c                  	// #44
  404fd8:	bl	402c40 <strchr@plt>
  404fdc:	cmp	x0, #0x0
  404fe0:	b.ne	404ff8 <ferror@plt+0x21b8>  // b.any
  404fe4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  404fe8:	add	x0, x0, #0x6d8
  404fec:	ldr	x0, [x0]
  404ff0:	str	x0, [sp, #72]
  404ff4:	b	405004 <ferror@plt+0x21c4>
  404ff8:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  404ffc:	add	x0, x0, #0x558
  405000:	str	x0, [sp, #72]
  405004:	add	x3, sp, #0x38
  405008:	ldr	x2, [sp, #72]
  40500c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405010:	add	x1, x0, #0x928
  405014:	mov	x0, x3
  405018:	bl	4030e8 <ferror@plt+0x2a8>
  40501c:	ldr	x0, [sp, #56]
  405020:	add	x1, sp, #0x30
  405024:	bl	4040c4 <ferror@plt+0x1284>
  405028:	cmp	w0, #0x0
  40502c:	b.ne	40505c <ferror@plt+0x221c>  // b.any
  405030:	ldr	x0, [sp, #56]
  405034:	bl	402bb0 <free@plt>
  405038:	ldr	x0, [sp, #72]
  40503c:	bl	403398 <ferror@plt+0x558>
  405040:	cmp	w0, #0x0
  405044:	b.eq	405054 <ferror@plt+0x2214>  // b.none
  405048:	mov	w0, #0x2                   	// #2
  40504c:	str	w0, [sp, #68]
  405050:	b	4050d8 <ferror@plt+0x2298>
  405054:	mov	w0, #0x0                   	// #0
  405058:	b	405108 <ferror@plt+0x22c8>
  40505c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405060:	add	x0, x0, #0x6c8
  405064:	ldr	w0, [x0]
  405068:	add	w1, w0, #0x1
  40506c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405070:	add	x0, x0, #0x6c8
  405074:	str	w1, [x0]
  405078:	ldr	x0, [sp, #56]
  40507c:	ldr	x1, [sp, #48]
  405080:	ldr	w4, [sp, #36]
  405084:	ldr	x3, [sp, #40]
  405088:	ldr	x2, [sp, #72]
  40508c:	bl	40440c <ferror@plt+0x15cc>
  405090:	str	w0, [sp, #68]
  405094:	ldr	x0, [sp, #56]
  405098:	bl	402bb0 <free@plt>
  40509c:	ldr	x0, [sp, #48]
  4050a0:	bl	402bb0 <free@plt>
  4050a4:	ldr	w0, [sp, #68]
  4050a8:	cmp	w0, #0x0
  4050ac:	b.eq	4050d0 <ferror@plt+0x2290>  // b.none
  4050b0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4050b4:	add	x0, x0, #0x6c8
  4050b8:	ldr	w0, [x0]
  4050bc:	sub	w1, w0, #0x1
  4050c0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4050c4:	add	x0, x0, #0x6c8
  4050c8:	str	w1, [x0]
  4050cc:	b	4050d8 <ferror@plt+0x2298>
  4050d0:	mov	w0, #0x0                   	// #0
  4050d4:	b	405108 <ferror@plt+0x22c8>
  4050d8:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4050dc:	add	x0, x0, #0x930
  4050e0:	bl	402dd0 <gettext@plt>
  4050e4:	mov	x19, x0
  4050e8:	ldr	x0, [sp, #40]
  4050ec:	bl	4035a0 <ferror@plt+0x760>
  4050f0:	mov	x3, x0
  4050f4:	ldr	x2, [sp, #72]
  4050f8:	ldr	w1, [sp, #68]
  4050fc:	mov	x0, x19
  405100:	bl	402cb0 <warnx@plt>
  405104:	mov	w0, #0x8                   	// #8
  405108:	ldr	x19, [sp, #16]
  40510c:	ldp	x29, x30, [sp], #80
  405110:	ret
  405114:	stp	x29, x30, [sp, #-96]!
  405118:	mov	x29, sp
  40511c:	str	x19, [sp, #16]
  405120:	str	x0, [sp, #40]
  405124:	str	x1, [sp, #32]
  405128:	mov	w0, #0x2                   	// #2
  40512c:	str	w0, [sp, #76]
  405130:	mov	w0, #0x1                   	// #1
  405134:	str	w0, [sp, #68]
  405138:	ldr	x0, [sp, #40]
  40513c:	cmp	x0, #0x0
  405140:	b.eq	405188 <ferror@plt+0x2348>  // b.none
  405144:	ldr	x0, [sp, #40]
  405148:	str	x0, [sp, #88]
  40514c:	b	405178 <ferror@plt+0x2338>
  405150:	ldr	x0, [sp, #88]
  405154:	ldrsb	w0, [x0]
  405158:	cmp	w0, #0x2c
  40515c:	b.ne	40516c <ferror@plt+0x232c>  // b.any
  405160:	ldr	w0, [sp, #76]
  405164:	add	w0, w0, #0x1
  405168:	str	w0, [sp, #76]
  40516c:	ldr	x0, [sp, #88]
  405170:	add	x0, x0, #0x1
  405174:	str	x0, [sp, #88]
  405178:	ldr	x0, [sp, #88]
  40517c:	ldrsb	w0, [x0]
  405180:	cmp	w0, #0x0
  405184:	b.ne	405150 <ferror@plt+0x2310>  // b.any
  405188:	ldrsw	x0, [sp, #76]
  40518c:	mov	x1, #0x8                   	// #8
  405190:	bl	403018 <ferror@plt+0x1d8>
  405194:	mov	x1, x0
  405198:	ldr	x0, [sp, #32]
  40519c:	str	x1, [x0]
  4051a0:	ldrsw	x0, [sp, #76]
  4051a4:	mov	x1, #0x4                   	// #4
  4051a8:	bl	403018 <ferror@plt+0x1d8>
  4051ac:	mov	x1, x0
  4051b0:	ldr	x0, [sp, #32]
  4051b4:	str	x1, [x0, #8]
  4051b8:	ldr	x0, [sp, #32]
  4051bc:	str	wzr, [x0, #16]
  4051c0:	ldr	x0, [sp, #40]
  4051c4:	cmp	x0, #0x0
  4051c8:	b.eq	405390 <ferror@plt+0x2550>  // b.none
  4051cc:	ldr	x0, [sp, #40]
  4051d0:	bl	40307c <ferror@plt+0x23c>
  4051d4:	str	x0, [sp, #56]
  4051d8:	str	wzr, [sp, #76]
  4051dc:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4051e0:	add	x1, x0, #0x960
  4051e4:	ldr	x0, [sp, #56]
  4051e8:	bl	4026f0 <strtok@plt>
  4051ec:	str	x0, [sp, #80]
  4051f0:	b	405378 <ferror@plt+0x2538>
  4051f4:	str	wzr, [sp, #72]
  4051f8:	mov	x2, #0x2                   	// #2
  4051fc:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405200:	add	x1, x0, #0x910
  405204:	ldr	x0, [sp, #80]
  405208:	bl	402950 <strncmp@plt>
  40520c:	cmp	w0, #0x0
  405210:	b.ne	40522c <ferror@plt+0x23ec>  // b.any
  405214:	ldr	x0, [sp, #80]
  405218:	add	x0, x0, #0x2
  40521c:	str	x0, [sp, #80]
  405220:	mov	w0, #0x1                   	// #1
  405224:	str	w0, [sp, #72]
  405228:	b	405250 <ferror@plt+0x2410>
  40522c:	ldr	x0, [sp, #80]
  405230:	ldrsb	w0, [x0]
  405234:	cmp	w0, #0x21
  405238:	b.ne	405250 <ferror@plt+0x2410>  // b.any
  40523c:	ldr	x0, [sp, #80]
  405240:	add	x0, x0, #0x1
  405244:	str	x0, [sp, #80]
  405248:	mov	w0, #0x1                   	// #1
  40524c:	str	w0, [sp, #72]
  405250:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405254:	add	x1, x0, #0x920
  405258:	ldr	x0, [sp, #80]
  40525c:	bl	402b30 <strcmp@plt>
  405260:	cmp	w0, #0x0
  405264:	b.eq	405294 <ferror@plt+0x2454>  // b.none
  405268:	mov	x2, #0x5                   	// #5
  40526c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405270:	add	x1, x0, #0x918
  405274:	ldr	x0, [sp, #80]
  405278:	bl	402950 <strncmp@plt>
  40527c:	cmp	w0, #0x0
  405280:	b.ne	4052cc <ferror@plt+0x248c>  // b.any
  405284:	ldr	x0, [sp, #80]
  405288:	add	x0, x0, #0x5
  40528c:	str	x0, [sp, #80]
  405290:	b	405298 <ferror@plt+0x2458>
  405294:	nop
  405298:	ldr	w0, [sp, #72]
  40529c:	cmp	w0, #0x0
  4052a0:	b.eq	4052ac <ferror@plt+0x246c>  // b.none
  4052a4:	mov	w0, #0x2                   	// #2
  4052a8:	b	4052b0 <ferror@plt+0x2470>
  4052ac:	mov	w0, #0x1                   	// #1
  4052b0:	ldr	x1, [sp, #32]
  4052b4:	ldr	x2, [x1, #8]
  4052b8:	ldrsw	x1, [sp, #76]
  4052bc:	lsl	x1, x1, #2
  4052c0:	add	x1, x2, x1
  4052c4:	str	w0, [x1]
  4052c8:	b	405338 <ferror@plt+0x24f8>
  4052cc:	ldr	w0, [sp, #68]
  4052d0:	cmp	w0, #0x0
  4052d4:	b.eq	4052e8 <ferror@plt+0x24a8>  // b.none
  4052d8:	ldr	x0, [sp, #32]
  4052dc:	ldr	w1, [sp, #72]
  4052e0:	str	w1, [x0, #16]
  4052e4:	str	wzr, [sp, #68]
  4052e8:	ldr	w0, [sp, #72]
  4052ec:	cmp	w0, #0x0
  4052f0:	b.eq	405304 <ferror@plt+0x24c4>  // b.none
  4052f4:	ldr	x0, [sp, #32]
  4052f8:	ldr	w0, [x0, #16]
  4052fc:	cmp	w0, #0x0
  405300:	b.eq	405320 <ferror@plt+0x24e0>  // b.none
  405304:	ldr	w0, [sp, #72]
  405308:	cmp	w0, #0x0
  40530c:	b.ne	405338 <ferror@plt+0x24f8>  // b.any
  405310:	ldr	x0, [sp, #32]
  405314:	ldr	w0, [x0, #16]
  405318:	cmp	w0, #0x0
  40531c:	b.eq	405338 <ferror@plt+0x24f8>  // b.none
  405320:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405324:	add	x0, x0, #0x968
  405328:	bl	402dd0 <gettext@plt>
  40532c:	mov	x1, x0
  405330:	mov	w0, #0x10                  	// #16
  405334:	bl	402d00 <errx@plt>
  405338:	ldr	x0, [sp, #32]
  40533c:	ldr	x1, [x0]
  405340:	ldr	w0, [sp, #76]
  405344:	add	w2, w0, #0x1
  405348:	str	w2, [sp, #76]
  40534c:	sxtw	x0, w0
  405350:	lsl	x0, x0, #3
  405354:	add	x19, x1, x0
  405358:	ldr	x0, [sp, #80]
  40535c:	bl	40307c <ferror@plt+0x23c>
  405360:	str	x0, [x19]
  405364:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405368:	add	x1, x0, #0x960
  40536c:	mov	x0, #0x0                   	// #0
  405370:	bl	4026f0 <strtok@plt>
  405374:	str	x0, [sp, #80]
  405378:	ldr	x0, [sp, #80]
  40537c:	cmp	x0, #0x0
  405380:	b.ne	4051f4 <ferror@plt+0x23b4>  // b.any
  405384:	ldr	x0, [sp, #56]
  405388:	bl	402bb0 <free@plt>
  40538c:	b	405394 <ferror@plt+0x2554>
  405390:	nop
  405394:	ldr	x19, [sp, #16]
  405398:	ldp	x29, x30, [sp], #96
  40539c:	ret
  4053a0:	stp	x29, x30, [sp, #-48]!
  4053a4:	mov	x29, sp
  4053a8:	str	x0, [sp, #24]
  4053ac:	str	x1, [sp, #16]
  4053b0:	ldr	x0, [sp, #16]
  4053b4:	cmp	x0, #0x0
  4053b8:	b.ne	4053c4 <ferror@plt+0x2584>  // b.any
  4053bc:	mov	w0, #0x0                   	// #0
  4053c0:	b	405438 <ferror@plt+0x25f8>
  4053c4:	ldr	x0, [sp, #16]
  4053c8:	bl	40307c <ferror@plt+0x23c>
  4053cc:	str	x0, [sp, #32]
  4053d0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4053d4:	add	x1, x0, #0x960
  4053d8:	ldr	x0, [sp, #32]
  4053dc:	bl	4026f0 <strtok@plt>
  4053e0:	str	x0, [sp, #40]
  4053e4:	b	405420 <ferror@plt+0x25e0>
  4053e8:	ldr	x1, [sp, #24]
  4053ec:	ldr	x0, [sp, #40]
  4053f0:	bl	402b30 <strcmp@plt>
  4053f4:	cmp	w0, #0x0
  4053f8:	b.ne	40540c <ferror@plt+0x25cc>  // b.any
  4053fc:	ldr	x0, [sp, #32]
  405400:	bl	402bb0 <free@plt>
  405404:	mov	w0, #0x1                   	// #1
  405408:	b	405438 <ferror@plt+0x25f8>
  40540c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405410:	add	x1, x0, #0x960
  405414:	mov	x0, #0x0                   	// #0
  405418:	bl	4026f0 <strtok@plt>
  40541c:	str	x0, [sp, #40]
  405420:	ldr	x0, [sp, #40]
  405424:	cmp	x0, #0x0
  405428:	b.ne	4053e8 <ferror@plt+0x25a8>  // b.any
  40542c:	ldr	x0, [sp, #32]
  405430:	bl	402bb0 <free@plt>
  405434:	mov	w0, #0x0                   	// #0
  405438:	ldp	x29, x30, [sp], #48
  40543c:	ret
  405440:	stp	x29, x30, [sp, #-64]!
  405444:	mov	x29, sp
  405448:	str	x0, [sp, #24]
  40544c:	str	x1, [sp, #16]
  405450:	str	wzr, [sp, #56]
  405454:	str	wzr, [sp, #52]
  405458:	ldr	x0, [sp, #16]
  40545c:	ldr	x0, [x0]
  405460:	cmp	x0, #0x0
  405464:	b.eq	40547c <ferror@plt+0x263c>  // b.none
  405468:	ldr	x0, [sp, #16]
  40546c:	ldr	x0, [x0]
  405470:	ldr	x0, [x0]
  405474:	cmp	x0, #0x0
  405478:	b.ne	405484 <ferror@plt+0x2644>  // b.any
  40547c:	mov	w0, #0x1                   	// #1
  405480:	b	4055d8 <ferror@plt+0x2798>
  405484:	str	wzr, [sp, #60]
  405488:	b	405574 <ferror@plt+0x2734>
  40548c:	ldr	x0, [sp, #16]
  405490:	ldr	x1, [x0, #8]
  405494:	ldrsw	x0, [sp, #60]
  405498:	lsl	x0, x0, #2
  40549c:	add	x0, x1, x0
  4054a0:	ldr	w0, [x0]
  4054a4:	cmp	w0, #0x2
  4054a8:	b.eq	40550c <ferror@plt+0x26cc>  // b.none
  4054ac:	cmp	w0, #0x2
  4054b0:	b.gt	405568 <ferror@plt+0x2728>
  4054b4:	cmp	w0, #0x0
  4054b8:	b.eq	4054c8 <ferror@plt+0x2688>  // b.none
  4054bc:	cmp	w0, #0x1
  4054c0:	b.eq	405530 <ferror@plt+0x26f0>  // b.none
  4054c4:	b	405568 <ferror@plt+0x2728>
  4054c8:	ldr	x0, [sp, #24]
  4054cc:	bl	402750 <mnt_fs_get_fstype@plt>
  4054d0:	str	x0, [sp, #32]
  4054d4:	ldr	w0, [sp, #52]
  4054d8:	add	w0, w0, #0x1
  4054dc:	str	w0, [sp, #52]
  4054e0:	ldr	x0, [sp, #32]
  4054e4:	cmp	x0, #0x0
  4054e8:	b.eq	405554 <ferror@plt+0x2714>  // b.none
  4054ec:	ldr	x1, [sp, #32]
  4054f0:	ldr	x0, [sp, #40]
  4054f4:	bl	402b30 <strcmp@plt>
  4054f8:	cmp	w0, #0x0
  4054fc:	b.ne	405554 <ferror@plt+0x2714>  // b.any
  405500:	mov	w0, #0x1                   	// #1
  405504:	str	w0, [sp, #56]
  405508:	b	405554 <ferror@plt+0x2714>
  40550c:	ldr	x0, [sp, #24]
  405510:	bl	402d10 <mnt_fs_get_options@plt>
  405514:	mov	x1, x0
  405518:	ldr	x0, [sp, #40]
  40551c:	bl	4053a0 <ferror@plt+0x2560>
  405520:	cmp	w0, #0x0
  405524:	b.eq	40555c <ferror@plt+0x271c>  // b.none
  405528:	mov	w0, #0x0                   	// #0
  40552c:	b	4055d8 <ferror@plt+0x2798>
  405530:	ldr	x0, [sp, #24]
  405534:	bl	402d10 <mnt_fs_get_options@plt>
  405538:	mov	x1, x0
  40553c:	ldr	x0, [sp, #40]
  405540:	bl	4053a0 <ferror@plt+0x2560>
  405544:	cmp	w0, #0x0
  405548:	b.ne	405564 <ferror@plt+0x2724>  // b.any
  40554c:	mov	w0, #0x0                   	// #0
  405550:	b	4055d8 <ferror@plt+0x2798>
  405554:	nop
  405558:	b	405568 <ferror@plt+0x2728>
  40555c:	nop
  405560:	b	405568 <ferror@plt+0x2728>
  405564:	nop
  405568:	ldr	w0, [sp, #60]
  40556c:	add	w0, w0, #0x1
  405570:	str	w0, [sp, #60]
  405574:	ldr	x0, [sp, #16]
  405578:	ldr	x1, [x0]
  40557c:	ldrsw	x0, [sp, #60]
  405580:	lsl	x0, x0, #3
  405584:	add	x0, x1, x0
  405588:	ldr	x0, [x0]
  40558c:	str	x0, [sp, #40]
  405590:	ldr	x0, [sp, #40]
  405594:	cmp	x0, #0x0
  405598:	b.ne	40548c <ferror@plt+0x264c>  // b.any
  40559c:	ldr	w0, [sp, #52]
  4055a0:	cmp	w0, #0x0
  4055a4:	b.ne	4055b0 <ferror@plt+0x2770>  // b.any
  4055a8:	mov	w0, #0x1                   	// #1
  4055ac:	b	4055d8 <ferror@plt+0x2798>
  4055b0:	ldr	x0, [sp, #16]
  4055b4:	ldr	w0, [x0, #16]
  4055b8:	cmp	w0, #0x0
  4055bc:	b.eq	4055d4 <ferror@plt+0x2794>  // b.none
  4055c0:	ldr	w0, [sp, #56]
  4055c4:	cmp	w0, #0x0
  4055c8:	cset	w0, eq  // eq = none
  4055cc:	and	w0, w0, #0xff
  4055d0:	b	4055d8 <ferror@plt+0x2798>
  4055d4:	ldr	w0, [sp, #56]
  4055d8:	ldp	x29, x30, [sp], #64
  4055dc:	ret
  4055e0:	stp	x29, x30, [sp, #-160]!
  4055e4:	mov	x29, sp
  4055e8:	str	x0, [sp, #24]
  4055ec:	add	x0, sp, #0x20
  4055f0:	mov	x1, x0
  4055f4:	ldr	x0, [sp, #24]
  4055f8:	bl	40a480 <ferror@plt+0x7640>
  4055fc:	cmn	w0, #0x1
  405600:	b.ne	40560c <ferror@plt+0x27cc>  // b.any
  405604:	mov	w0, #0x0                   	// #0
  405608:	b	405628 <ferror@plt+0x27e8>
  40560c:	ldr	w0, [sp, #48]
  405610:	and	w0, w0, #0xf000
  405614:	cmp	w0, #0x6, lsl #12
  405618:	b.eq	405624 <ferror@plt+0x27e4>  // b.none
  40561c:	mov	w0, #0x0                   	// #0
  405620:	b	405628 <ferror@plt+0x27e8>
  405624:	mov	w0, #0x1                   	// #1
  405628:	ldp	x29, x30, [sp], #160
  40562c:	ret
  405630:	stp	x29, x30, [sp, #-48]!
  405634:	mov	x29, sp
  405638:	str	x0, [sp, #24]
  40563c:	ldr	x0, [sp, #24]
  405640:	bl	402bc0 <mnt_fs_is_netfs@plt>
  405644:	cmp	w0, #0x0
  405648:	b.ne	40566c <ferror@plt+0x282c>  // b.any
  40564c:	ldr	x0, [sp, #24]
  405650:	bl	402b80 <mnt_fs_is_pseudofs@plt>
  405654:	cmp	w0, #0x0
  405658:	b.ne	40566c <ferror@plt+0x282c>  // b.any
  40565c:	ldr	x0, [sp, #24]
  405660:	bl	402ce0 <mnt_fs_is_swaparea@plt>
  405664:	cmp	w0, #0x0
  405668:	b.eq	405674 <ferror@plt+0x2834>  // b.none
  40566c:	mov	w0, #0x1                   	// #1
  405670:	b	4056e0 <ferror@plt+0x28a0>
  405674:	ldr	x0, [sp, #24]
  405678:	bl	402750 <mnt_fs_get_fstype@plt>
  40567c:	str	x0, [sp, #32]
  405680:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405684:	add	x0, x0, #0x3f0
  405688:	str	x0, [sp, #40]
  40568c:	b	4056c0 <ferror@plt+0x2880>
  405690:	ldr	x0, [sp, #40]
  405694:	ldr	x0, [x0]
  405698:	mov	x1, x0
  40569c:	ldr	x0, [sp, #32]
  4056a0:	bl	402b30 <strcmp@plt>
  4056a4:	cmp	w0, #0x0
  4056a8:	b.ne	4056b4 <ferror@plt+0x2874>  // b.any
  4056ac:	mov	w0, #0x1                   	// #1
  4056b0:	b	4056e0 <ferror@plt+0x28a0>
  4056b4:	ldr	x0, [sp, #40]
  4056b8:	add	x0, x0, #0x8
  4056bc:	str	x0, [sp, #40]
  4056c0:	ldr	x0, [sp, #32]
  4056c4:	cmp	x0, #0x0
  4056c8:	b.eq	4056dc <ferror@plt+0x289c>  // b.none
  4056cc:	ldr	x0, [sp, #40]
  4056d0:	ldr	x0, [x0]
  4056d4:	cmp	x0, #0x0
  4056d8:	b.ne	405690 <ferror@plt+0x2850>  // b.any
  4056dc:	mov	w0, #0x0                   	// #0
  4056e0:	ldp	x29, x30, [sp], #48
  4056e4:	ret
  4056e8:	stp	x29, x30, [sp, #-64]!
  4056ec:	mov	x29, sp
  4056f0:	str	x19, [sp, #16]
  4056f4:	str	x0, [sp, #40]
  4056f8:	ldr	x0, [sp, #40]
  4056fc:	bl	402db0 <mnt_fs_get_passno@plt>
  405700:	cmp	w0, #0x0
  405704:	b.ne	405710 <ferror@plt+0x28d0>  // b.any
  405708:	mov	w0, #0x1                   	// #1
  40570c:	b	4058f8 <ferror@plt+0x2ab8>
  405710:	ldr	x0, [sp, #40]
  405714:	bl	402d10 <mnt_fs_get_options@plt>
  405718:	mov	x1, x0
  40571c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405720:	add	x0, x0, #0x9c8
  405724:	bl	4053a0 <ferror@plt+0x2560>
  405728:	cmp	w0, #0x0
  40572c:	b.eq	40575c <ferror@plt+0x291c>  // b.none
  405730:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405734:	add	x0, x0, #0x9d0
  405738:	bl	402dd0 <gettext@plt>
  40573c:	mov	x19, x0
  405740:	ldr	x0, [sp, #40]
  405744:	bl	402a00 <mnt_fs_get_target@plt>
  405748:	mov	x1, x0
  40574c:	mov	x0, x19
  405750:	bl	402cb0 <warnx@plt>
  405754:	mov	w0, #0x1                   	// #1
  405758:	b	4058f8 <ferror@plt+0x2ab8>
  40575c:	ldr	x0, [sp, #40]
  405760:	bl	4035a0 <ferror@plt+0x760>
  405764:	bl	4055e0 <ferror@plt+0x27a0>
  405768:	cmp	w0, #0x0
  40576c:	b.ne	405808 <ferror@plt+0x29c8>  // b.any
  405770:	ldr	x0, [sp, #40]
  405774:	bl	402d10 <mnt_fs_get_options@plt>
  405778:	mov	x1, x0
  40577c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405780:	add	x0, x0, #0xa20
  405784:	bl	4053a0 <ferror@plt+0x2560>
  405788:	cmp	w0, #0x0
  40578c:	b.eq	4057d0 <ferror@plt+0x2990>  // b.none
  405790:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405794:	add	x0, x0, #0x68c
  405798:	ldr	w0, [x0]
  40579c:	cmp	w0, #0x0
  4057a0:	b.eq	4057c8 <ferror@plt+0x2988>  // b.none
  4057a4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4057a8:	add	x0, x0, #0xa28
  4057ac:	bl	402dd0 <gettext@plt>
  4057b0:	mov	x19, x0
  4057b4:	ldr	x0, [sp, #40]
  4057b8:	bl	4035a0 <ferror@plt+0x760>
  4057bc:	mov	x1, x0
  4057c0:	mov	x0, x19
  4057c4:	bl	402d40 <printf@plt>
  4057c8:	mov	w0, #0x1                   	// #1
  4057cc:	b	4058f8 <ferror@plt+0x2ab8>
  4057d0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4057d4:	add	x0, x0, #0x68c
  4057d8:	ldr	w0, [x0]
  4057dc:	cmp	w0, #0x0
  4057e0:	b.eq	405808 <ferror@plt+0x29c8>  // b.none
  4057e4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4057e8:	add	x0, x0, #0xa50
  4057ec:	bl	402dd0 <gettext@plt>
  4057f0:	mov	x19, x0
  4057f4:	ldr	x0, [sp, #40]
  4057f8:	bl	4035a0 <ferror@plt+0x760>
  4057fc:	mov	x1, x0
  405800:	mov	x0, x19
  405804:	bl	402d40 <printf@plt>
  405808:	ldr	x0, [sp, #40]
  40580c:	bl	403df4 <ferror@plt+0xfb4>
  405810:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405814:	add	x1, x0, #0x708
  405818:	ldr	x0, [sp, #40]
  40581c:	bl	405440 <ferror@plt+0x2600>
  405820:	cmp	w0, #0x0
  405824:	b.ne	405830 <ferror@plt+0x29f0>  // b.any
  405828:	mov	w0, #0x1                   	// #1
  40582c:	b	4058f8 <ferror@plt+0x2ab8>
  405830:	ldr	x0, [sp, #40]
  405834:	bl	402750 <mnt_fs_get_fstype@plt>
  405838:	str	x0, [sp, #56]
  40583c:	ldr	x0, [sp, #56]
  405840:	cmp	x0, #0x0
  405844:	b.ne	405888 <ferror@plt+0x2a48>  // b.any
  405848:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40584c:	add	x0, x0, #0x68c
  405850:	ldr	w0, [x0]
  405854:	cmp	w0, #0x0
  405858:	b.eq	405880 <ferror@plt+0x2a40>  // b.none
  40585c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405860:	add	x0, x0, #0xaa0
  405864:	bl	402dd0 <gettext@plt>
  405868:	mov	x19, x0
  40586c:	ldr	x0, [sp, #40]
  405870:	bl	4035a0 <ferror@plt+0x760>
  405874:	mov	x1, x0
  405878:	mov	x0, x19
  40587c:	bl	402d40 <printf@plt>
  405880:	mov	w0, #0x1                   	// #1
  405884:	b	4058f8 <ferror@plt+0x2ab8>
  405888:	ldr	x0, [sp, #40]
  40588c:	bl	405630 <ferror@plt+0x27f0>
  405890:	cmp	w0, #0x0
  405894:	b.eq	4058a0 <ferror@plt+0x2a60>  // b.none
  405898:	mov	w0, #0x1                   	// #1
  40589c:	b	4058f8 <ferror@plt+0x2ab8>
  4058a0:	mov	x1, #0x0                   	// #0
  4058a4:	ldr	x0, [sp, #56]
  4058a8:	bl	4040c4 <ferror@plt+0x1284>
  4058ac:	cmp	w0, #0x0
  4058b0:	b.ne	4058f4 <ferror@plt+0x2ab4>  // b.any
  4058b4:	ldr	x0, [sp, #56]
  4058b8:	bl	403398 <ferror@plt+0x558>
  4058bc:	cmp	w0, #0x0
  4058c0:	b.eq	4058ec <ferror@plt+0x2aac>  // b.none
  4058c4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4058c8:	add	x0, x0, #0xac8
  4058cc:	bl	402dd0 <gettext@plt>
  4058d0:	mov	x19, x0
  4058d4:	ldr	x0, [sp, #40]
  4058d8:	bl	4035a0 <ferror@plt+0x760>
  4058dc:	ldr	x2, [sp, #56]
  4058e0:	mov	x1, x0
  4058e4:	mov	x0, x19
  4058e8:	bl	402cb0 <warnx@plt>
  4058ec:	mov	w0, #0x1                   	// #1
  4058f0:	b	4058f8 <ferror@plt+0x2ab8>
  4058f4:	mov	w0, #0x0                   	// #0
  4058f8:	ldr	x19, [sp, #16]
  4058fc:	ldp	x29, x30, [sp], #64
  405900:	ret
  405904:	mov	x12, #0x1050                	// #4176
  405908:	sub	sp, sp, x12
  40590c:	stp	x29, x30, [sp]
  405910:	mov	x29, sp
  405914:	str	x19, [sp, #16]
  405918:	str	x0, [sp, #40]
  40591c:	str	wzr, [sp, #4172]
  405920:	ldr	x0, [sp, #40]
  405924:	bl	402af0 <gnu_dev_major@plt>
  405928:	mov	w19, w0
  40592c:	ldr	x0, [sp, #40]
  405930:	bl	402c80 <gnu_dev_minor@plt>
  405934:	add	x5, sp, #0x38
  405938:	mov	w4, w0
  40593c:	mov	w3, w19
  405940:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405944:	add	x2, x0, #0xaf0
  405948:	mov	x1, #0x1000                	// #4096
  40594c:	mov	x0, x5
  405950:	bl	402870 <snprintf@plt>
  405954:	add	x0, sp, #0x38
  405958:	bl	4027c0 <opendir@plt>
  40595c:	str	x0, [sp, #4160]
  405960:	ldr	x0, [sp, #4160]
  405964:	cmp	x0, #0x0
  405968:	b.ne	4059e8 <ferror@plt+0x2ba8>  // b.any
  40596c:	mov	w0, #0xffffffff            	// #-1
  405970:	b	405a0c <ferror@plt+0x2bcc>
  405974:	ldr	x0, [sp, #4152]
  405978:	ldrb	w0, [x0, #18]
  40597c:	cmp	w0, #0x0
  405980:	b.eq	405998 <ferror@plt+0x2b58>  // b.none
  405984:	ldr	x0, [sp, #4152]
  405988:	ldrb	w0, [x0, #18]
  40598c:	cmp	w0, #0xa
  405990:	b.eq	405998 <ferror@plt+0x2b58>  // b.none
  405994:	b	4059e8 <ferror@plt+0x2ba8>
  405998:	ldr	x0, [sp, #4152]
  40599c:	ldrsb	w0, [x0, #19]
  4059a0:	cmp	w0, #0x2e
  4059a4:	b.ne	4059dc <ferror@plt+0x2b9c>  // b.any
  4059a8:	ldr	x0, [sp, #4152]
  4059ac:	ldrsb	w0, [x0, #20]
  4059b0:	cmp	w0, #0x0
  4059b4:	b.eq	4059e8 <ferror@plt+0x2ba8>  // b.none
  4059b8:	ldr	x0, [sp, #4152]
  4059bc:	ldrsb	w0, [x0, #20]
  4059c0:	cmp	w0, #0x2e
  4059c4:	b.ne	4059dc <ferror@plt+0x2b9c>  // b.any
  4059c8:	ldr	x0, [sp, #4152]
  4059cc:	ldrsb	w0, [x0, #21]
  4059d0:	cmp	w0, #0x0
  4059d4:	b.ne	4059dc <ferror@plt+0x2b9c>  // b.any
  4059d8:	b	4059e8 <ferror@plt+0x2ba8>
  4059dc:	ldr	w0, [sp, #4172]
  4059e0:	add	w0, w0, #0x1
  4059e4:	str	w0, [sp, #4172]
  4059e8:	ldr	x0, [sp, #4160]
  4059ec:	bl	402a20 <readdir@plt>
  4059f0:	str	x0, [sp, #4152]
  4059f4:	ldr	x0, [sp, #4152]
  4059f8:	cmp	x0, #0x0
  4059fc:	b.ne	405974 <ferror@plt+0x2b34>  // b.any
  405a00:	ldr	x0, [sp, #4160]
  405a04:	bl	402a50 <closedir@plt>
  405a08:	ldr	w0, [sp, #4172]
  405a0c:	ldr	x19, [sp, #16]
  405a10:	ldp	x29, x30, [sp]
  405a14:	mov	x12, #0x1050                	// #4176
  405a18:	add	sp, sp, x12
  405a1c:	ret
  405a20:	stp	x29, x30, [sp, #-64]!
  405a24:	mov	x29, sp
  405a28:	str	x0, [sp, #24]
  405a2c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405a30:	add	x0, x0, #0x6b4
  405a34:	ldr	w0, [x0]
  405a38:	cmp	w0, #0x0
  405a3c:	b.eq	405a48 <ferror@plt+0x2c08>  // b.none
  405a40:	mov	w0, #0x0                   	// #0
  405a44:	b	405b30 <ferror@plt+0x2cf0>
  405a48:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405a4c:	add	x0, x0, #0x6e0
  405a50:	ldr	x0, [x0]
  405a54:	cmp	x0, #0x0
  405a58:	b.eq	405a80 <ferror@plt+0x2c40>  // b.none
  405a5c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405a60:	add	x0, x0, #0x6e0
  405a64:	ldr	x0, [x0]
  405a68:	ldr	x0, [x0, #224]
  405a6c:	bl	4037a8 <ferror@plt+0x968>
  405a70:	cmp	w0, #0x0
  405a74:	b.eq	405a80 <ferror@plt+0x2c40>  // b.none
  405a78:	mov	w0, #0x1                   	// #1
  405a7c:	b	405b30 <ferror@plt+0x2cf0>
  405a80:	mov	w1, #0x1                   	// #1
  405a84:	ldr	x0, [sp, #24]
  405a88:	bl	40366c <ferror@plt+0x82c>
  405a8c:	str	x0, [sp, #48]
  405a90:	ldr	x0, [sp, #48]
  405a94:	cmp	x0, #0x0
  405a98:	b.eq	405aac <ferror@plt+0x2c6c>  // b.none
  405a9c:	ldr	x0, [sp, #24]
  405aa0:	bl	4037a8 <ferror@plt+0x968>
  405aa4:	cmp	w0, #0x0
  405aa8:	b.eq	405ac8 <ferror@plt+0x2c88>  // b.none
  405aac:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405ab0:	add	x0, x0, #0x6e0
  405ab4:	ldr	x0, [x0]
  405ab8:	cmp	x0, #0x0
  405abc:	cset	w0, ne  // ne = any
  405ac0:	and	w0, w0, #0xff
  405ac4:	b	405b30 <ferror@plt+0x2cf0>
  405ac8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405acc:	add	x0, x0, #0x6e0
  405ad0:	ldr	x0, [x0]
  405ad4:	str	x0, [sp, #56]
  405ad8:	b	405b20 <ferror@plt+0x2ce0>
  405adc:	ldr	x0, [sp, #56]
  405ae0:	ldr	x0, [x0, #224]
  405ae4:	mov	w1, #0x0                   	// #0
  405ae8:	bl	40366c <ferror@plt+0x82c>
  405aec:	str	x0, [sp, #40]
  405af0:	ldr	x0, [sp, #40]
  405af4:	cmp	x0, #0x0
  405af8:	b.eq	405b0c <ferror@plt+0x2ccc>  // b.none
  405afc:	ldr	x1, [sp, #48]
  405b00:	ldr	x0, [sp, #40]
  405b04:	cmp	x1, x0
  405b08:	b.ne	405b14 <ferror@plt+0x2cd4>  // b.any
  405b0c:	mov	w0, #0x1                   	// #1
  405b10:	b	405b30 <ferror@plt+0x2cf0>
  405b14:	ldr	x0, [sp, #56]
  405b18:	ldr	x0, [x0, #232]
  405b1c:	str	x0, [sp, #56]
  405b20:	ldr	x0, [sp, #56]
  405b24:	cmp	x0, #0x0
  405b28:	b.ne	405adc <ferror@plt+0x2c9c>  // b.any
  405b2c:	mov	w0, #0x0                   	// #0
  405b30:	ldp	x29, x30, [sp], #64
  405b34:	ret
  405b38:	stp	x29, x30, [sp, #-64]!
  405b3c:	mov	x29, sp
  405b40:	mov	w0, #0x1                   	// #1
  405b44:	str	w0, [sp, #60]
  405b48:	mov	w0, #0x1                   	// #1
  405b4c:	str	w0, [sp, #56]
  405b50:	str	wzr, [sp, #48]
  405b54:	mov	w0, #0x0                   	// #0
  405b58:	bl	402840 <mnt_new_iter@plt>
  405b5c:	str	x0, [sp, #40]
  405b60:	ldr	x0, [sp, #40]
  405b64:	cmp	x0, #0x0
  405b68:	b.ne	405ba0 <ferror@plt+0x2d60>  // b.any
  405b6c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405b70:	add	x0, x0, #0xb10
  405b74:	bl	402dd0 <gettext@plt>
  405b78:	mov	x1, x0
  405b7c:	mov	w0, #0x8                   	// #8
  405b80:	bl	402e20 <err@plt>
  405b84:	ldr	x0, [sp, #24]
  405b88:	bl	4056e8 <ferror@plt+0x28a8>
  405b8c:	cmp	w0, #0x0
  405b90:	b.eq	405ba0 <ferror@plt+0x2d60>  // b.none
  405b94:	ldr	x0, [sp, #24]
  405b98:	bl	403830 <ferror@plt+0x9f0>
  405b9c:	nop
  405ba0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405ba4:	add	x0, x0, #0x6f0
  405ba8:	ldr	x0, [x0]
  405bac:	add	x1, sp, #0x18
  405bb0:	mov	x2, x1
  405bb4:	ldr	x1, [sp, #40]
  405bb8:	bl	4027d0 <mnt_table_next_fs@plt>
  405bbc:	cmp	w0, #0x0
  405bc0:	b.eq	405b84 <ferror@plt+0x2d44>  // b.none
  405bc4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405bc8:	add	x0, x0, #0x68c
  405bcc:	ldr	w0, [x0]
  405bd0:	cmp	w0, #0x0
  405bd4:	b.eq	405c00 <ferror@plt+0x2dc0>  // b.none
  405bd8:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405bdc:	add	x0, x0, #0xb30
  405be0:	bl	402dd0 <gettext@plt>
  405be4:	mov	x2, x0
  405be8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405bec:	add	x0, x0, #0x468
  405bf0:	ldr	x0, [x0]
  405bf4:	mov	x1, x0
  405bf8:	mov	x0, x2
  405bfc:	bl	402720 <fputs@plt>
  405c00:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405c04:	add	x0, x0, #0x6a8
  405c08:	ldr	w0, [x0]
  405c0c:	cmp	w0, #0x0
  405c10:	b.ne	405ce4 <ferror@plt+0x2ea4>  // b.any
  405c14:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405c18:	add	x0, x0, #0x6f0
  405c1c:	ldr	x3, [x0]
  405c20:	mov	w2, #0x0                   	// #0
  405c24:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405c28:	add	x1, x0, #0xb50
  405c2c:	mov	x0, x3
  405c30:	bl	402bf0 <mnt_table_find_target@plt>
  405c34:	str	x0, [sp, #24]
  405c38:	ldr	x0, [sp, #24]
  405c3c:	cmp	x0, #0x0
  405c40:	b.eq	405ce4 <ferror@plt+0x2ea4>  // b.none
  405c44:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405c48:	add	x0, x0, #0x69c
  405c4c:	ldr	w0, [x0]
  405c50:	cmp	w0, #0x0
  405c54:	b.ne	405cdc <ferror@plt+0x2e9c>  // b.any
  405c58:	ldr	x0, [sp, #24]
  405c5c:	bl	4037ec <ferror@plt+0x9ac>
  405c60:	cmp	w0, #0x0
  405c64:	b.ne	405cdc <ferror@plt+0x2e9c>  // b.any
  405c68:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405c6c:	add	x0, x0, #0x6a0
  405c70:	ldr	w0, [x0]
  405c74:	cmp	w0, #0x0
  405c78:	b.eq	405c8c <ferror@plt+0x2e4c>  // b.none
  405c7c:	ldr	x0, [sp, #24]
  405c80:	bl	4033fc <ferror@plt+0x5bc>
  405c84:	cmp	w0, #0x0
  405c88:	b.ne	405cdc <ferror@plt+0x2e9c>  // b.any
  405c8c:	ldr	x0, [sp, #24]
  405c90:	mov	w1, #0x1                   	// #1
  405c94:	bl	404ef0 <ferror@plt+0x20b0>
  405c98:	mov	w1, w0
  405c9c:	ldr	w0, [sp, #48]
  405ca0:	orr	w0, w0, w1
  405ca4:	str	w0, [sp, #48]
  405ca8:	mov	w0, #0x0                   	// #0
  405cac:	bl	404e80 <ferror@plt+0x2040>
  405cb0:	mov	w1, w0
  405cb4:	ldr	w0, [sp, #48]
  405cb8:	orr	w0, w0, w1
  405cbc:	str	w0, [sp, #48]
  405cc0:	ldr	w0, [sp, #48]
  405cc4:	cmp	w0, #0x1
  405cc8:	b.le	405cdc <ferror@plt+0x2e9c>
  405ccc:	ldr	x0, [sp, #40]
  405cd0:	bl	402b90 <mnt_free_iter@plt>
  405cd4:	ldr	w0, [sp, #48]
  405cd8:	b	405ff8 <ferror@plt+0x31b8>
  405cdc:	ldr	x0, [sp, #24]
  405ce0:	bl	403830 <ferror@plt+0x9f0>
  405ce4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405ce8:	add	x0, x0, #0x69c
  405cec:	ldr	w0, [x0]
  405cf0:	cmp	w0, #0x0
  405cf4:	b.eq	405f74 <ferror@plt+0x3134>  // b.none
  405cf8:	mov	w1, #0x0                   	// #0
  405cfc:	ldr	x0, [sp, #40]
  405d00:	bl	402dc0 <mnt_reset_iter@plt>
  405d04:	b	405d40 <ferror@plt+0x2f00>
  405d08:	ldr	x0, [sp, #24]
  405d0c:	bl	402a00 <mnt_fs_get_target@plt>
  405d10:	str	x0, [sp, #32]
  405d14:	ldr	x0, [sp, #32]
  405d18:	cmp	x0, #0x0
  405d1c:	b.eq	405d40 <ferror@plt+0x2f00>  // b.none
  405d20:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405d24:	add	x1, x0, #0xb50
  405d28:	ldr	x0, [sp, #32]
  405d2c:	bl	402b30 <strcmp@plt>
  405d30:	cmp	w0, #0x0
  405d34:	b.ne	405d40 <ferror@plt+0x2f00>  // b.any
  405d38:	ldr	x0, [sp, #24]
  405d3c:	bl	403830 <ferror@plt+0x9f0>
  405d40:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405d44:	add	x0, x0, #0x6f0
  405d48:	ldr	x0, [x0]
  405d4c:	add	x1, sp, #0x18
  405d50:	mov	x2, x1
  405d54:	ldr	x1, [sp, #40]
  405d58:	bl	4027d0 <mnt_table_next_fs@plt>
  405d5c:	cmp	w0, #0x0
  405d60:	b.eq	405d08 <ferror@plt+0x2ec8>  // b.none
  405d64:	b	405f74 <ferror@plt+0x3134>
  405d68:	str	wzr, [sp, #60]
  405d6c:	mov	w0, #0x1                   	// #1
  405d70:	str	w0, [sp, #52]
  405d74:	mov	w1, #0x0                   	// #0
  405d78:	ldr	x0, [sp, #40]
  405d7c:	bl	402dc0 <mnt_reset_iter@plt>
  405d80:	b	405ea0 <ferror@plt+0x3060>
  405d84:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405d88:	add	x0, x0, #0x6d0
  405d8c:	ldr	w0, [x0]
  405d90:	cmp	w0, #0x0
  405d94:	b.ne	405ec8 <ferror@plt+0x3088>  // b.any
  405d98:	ldr	x0, [sp, #24]
  405d9c:	bl	4037ec <ferror@plt+0x9ac>
  405da0:	cmp	w0, #0x0
  405da4:	b.eq	405dac <ferror@plt+0x2f6c>  // b.none
  405da8:	b	405ea0 <ferror@plt+0x3060>
  405dac:	ldr	x0, [sp, #24]
  405db0:	bl	402db0 <mnt_fs_get_passno@plt>
  405db4:	mov	w1, w0
  405db8:	ldr	w0, [sp, #56]
  405dbc:	cmp	w0, w1
  405dc0:	b.ge	405dd4 <ferror@plt+0x2f94>  // b.tcont
  405dc4:	ldr	w0, [sp, #60]
  405dc8:	add	w0, w0, #0x1
  405dcc:	str	w0, [sp, #60]
  405dd0:	b	405ea0 <ferror@plt+0x3060>
  405dd4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405dd8:	add	x0, x0, #0x6a0
  405ddc:	ldr	w0, [x0]
  405de0:	cmp	w0, #0x0
  405de4:	b.eq	405e04 <ferror@plt+0x2fc4>  // b.none
  405de8:	ldr	x0, [sp, #24]
  405dec:	bl	4033fc <ferror@plt+0x5bc>
  405df0:	cmp	w0, #0x0
  405df4:	b.eq	405e04 <ferror@plt+0x2fc4>  // b.none
  405df8:	ldr	x0, [sp, #24]
  405dfc:	bl	403830 <ferror@plt+0x9f0>
  405e00:	b	405ea0 <ferror@plt+0x3060>
  405e04:	ldr	x0, [sp, #24]
  405e08:	bl	405a20 <ferror@plt+0x2be0>
  405e0c:	cmp	w0, #0x0
  405e10:	b.eq	405e1c <ferror@plt+0x2fdc>  // b.none
  405e14:	str	wzr, [sp, #52]
  405e18:	b	405ea0 <ferror@plt+0x3060>
  405e1c:	ldr	x2, [sp, #24]
  405e20:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405e24:	add	x0, x0, #0x698
  405e28:	ldr	w0, [x0]
  405e2c:	mov	w1, w0
  405e30:	mov	x0, x2
  405e34:	bl	404ef0 <ferror@plt+0x20b0>
  405e38:	mov	w1, w0
  405e3c:	ldr	w0, [sp, #48]
  405e40:	orr	w0, w0, w1
  405e44:	str	w0, [sp, #48]
  405e48:	ldr	x0, [sp, #24]
  405e4c:	bl	403830 <ferror@plt+0x9f0>
  405e50:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405e54:	add	x0, x0, #0x698
  405e58:	ldr	w0, [x0]
  405e5c:	cmp	w0, #0x0
  405e60:	b.ne	405e98 <ferror@plt+0x3058>  // b.any
  405e64:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405e68:	add	x0, x0, #0x6cc
  405e6c:	ldr	w0, [x0]
  405e70:	cmp	w0, #0x0
  405e74:	b.eq	405ea0 <ferror@plt+0x3060>  // b.none
  405e78:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405e7c:	add	x0, x0, #0x6c8
  405e80:	ldr	w1, [x0]
  405e84:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405e88:	add	x0, x0, #0x6cc
  405e8c:	ldr	w0, [x0]
  405e90:	cmp	w1, w0
  405e94:	b.lt	405ea0 <ferror@plt+0x3060>  // b.tstop
  405e98:	str	wzr, [sp, #52]
  405e9c:	b	405ecc <ferror@plt+0x308c>
  405ea0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405ea4:	add	x0, x0, #0x6f0
  405ea8:	ldr	x0, [x0]
  405eac:	add	x1, sp, #0x18
  405eb0:	mov	x2, x1
  405eb4:	ldr	x1, [sp, #40]
  405eb8:	bl	4027d0 <mnt_table_next_fs@plt>
  405ebc:	cmp	w0, #0x0
  405ec0:	b.eq	405d84 <ferror@plt+0x2f44>  // b.none
  405ec4:	b	405ecc <ferror@plt+0x308c>
  405ec8:	nop
  405ecc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405ed0:	add	x0, x0, #0x6d0
  405ed4:	ldr	w0, [x0]
  405ed8:	cmp	w0, #0x0
  405edc:	b.ne	405f84 <ferror@plt+0x3144>  // b.any
  405ee0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405ee4:	add	x0, x0, #0x68c
  405ee8:	ldr	w0, [x0]
  405eec:	cmp	w0, #0x1
  405ef0:	b.le	405f08 <ferror@plt+0x30c8>
  405ef4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405ef8:	add	x0, x0, #0xb58
  405efc:	bl	402dd0 <gettext@plt>
  405f00:	ldr	w1, [sp, #56]
  405f04:	bl	402d40 <printf@plt>
  405f08:	ldr	w0, [sp, #52]
  405f0c:	cmp	w0, #0x0
  405f10:	cset	w0, eq  // eq = none
  405f14:	and	w0, w0, #0xff
  405f18:	bl	404e80 <ferror@plt+0x2040>
  405f1c:	mov	w1, w0
  405f20:	ldr	w0, [sp, #48]
  405f24:	orr	w0, w0, w1
  405f28:	str	w0, [sp, #48]
  405f2c:	ldr	w0, [sp, #52]
  405f30:	cmp	w0, #0x0
  405f34:	b.eq	405f68 <ferror@plt+0x3128>  // b.none
  405f38:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405f3c:	add	x0, x0, #0x68c
  405f40:	ldr	w0, [x0]
  405f44:	cmp	w0, #0x1
  405f48:	b.le	405f58 <ferror@plt+0x3118>
  405f4c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  405f50:	add	x0, x0, #0xb70
  405f54:	bl	402b00 <puts@plt>
  405f58:	ldr	w0, [sp, #56]
  405f5c:	add	w0, w0, #0x1
  405f60:	str	w0, [sp, #56]
  405f64:	b	405f74 <ferror@plt+0x3134>
  405f68:	ldr	w0, [sp, #60]
  405f6c:	add	w0, w0, #0x1
  405f70:	str	w0, [sp, #60]
  405f74:	ldr	w0, [sp, #60]
  405f78:	cmp	w0, #0x0
  405f7c:	b.ne	405d68 <ferror@plt+0x2f28>  // b.any
  405f80:	b	405f88 <ferror@plt+0x3148>
  405f84:	nop
  405f88:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405f8c:	add	x0, x0, #0x6d0
  405f90:	ldr	w0, [x0]
  405f94:	cmp	w0, #0x0
  405f98:	b.eq	405fd4 <ferror@plt+0x3194>  // b.none
  405f9c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405fa0:	add	x0, x0, #0x6d4
  405fa4:	ldr	w0, [x0]
  405fa8:	cmp	w0, #0x0
  405fac:	b.ne	405fd4 <ferror@plt+0x3194>  // b.any
  405fb0:	mov	w0, #0xf                   	// #15
  405fb4:	bl	4048cc <ferror@plt+0x1a8c>
  405fb8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405fbc:	add	x0, x0, #0x6d4
  405fc0:	ldr	w0, [x0]
  405fc4:	add	w1, w0, #0x1
  405fc8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  405fcc:	add	x0, x0, #0x6d4
  405fd0:	str	w1, [x0]
  405fd4:	mov	w0, #0x1                   	// #1
  405fd8:	bl	404e80 <ferror@plt+0x2040>
  405fdc:	mov	w1, w0
  405fe0:	ldr	w0, [sp, #48]
  405fe4:	orr	w0, w0, w1
  405fe8:	str	w0, [sp, #48]
  405fec:	ldr	x0, [sp, #40]
  405ff0:	bl	402b90 <mnt_free_iter@plt>
  405ff4:	ldr	w0, [sp, #48]
  405ff8:	ldp	x29, x30, [sp], #64
  405ffc:	ret
  406000:	stp	x29, x30, [sp, #-32]!
  406004:	mov	x29, sp
  406008:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40600c:	add	x0, x0, #0x468
  406010:	ldr	x0, [x0]
  406014:	str	x0, [sp, #24]
  406018:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  40601c:	add	x0, x0, #0xb98
  406020:	bl	402dd0 <gettext@plt>
  406024:	ldr	x1, [sp, #24]
  406028:	bl	402720 <fputs@plt>
  40602c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406030:	add	x0, x0, #0xba8
  406034:	bl	402dd0 <gettext@plt>
  406038:	mov	x1, x0
  40603c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406040:	add	x0, x0, #0x470
  406044:	ldr	x0, [x0]
  406048:	mov	x2, x0
  40604c:	ldr	x0, [sp, #24]
  406050:	bl	402e10 <fprintf@plt>
  406054:	ldr	x1, [sp, #24]
  406058:	mov	w0, #0xa                   	// #10
  40605c:	bl	4027f0 <fputc@plt>
  406060:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406064:	add	x0, x0, #0xbe0
  406068:	bl	402dd0 <gettext@plt>
  40606c:	ldr	x1, [sp, #24]
  406070:	bl	402720 <fputs@plt>
  406074:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406078:	add	x0, x0, #0xc08
  40607c:	bl	402dd0 <gettext@plt>
  406080:	ldr	x1, [sp, #24]
  406084:	bl	402720 <fputs@plt>
  406088:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  40608c:	add	x0, x0, #0xc18
  406090:	bl	402dd0 <gettext@plt>
  406094:	ldr	x1, [sp, #24]
  406098:	bl	402720 <fputs@plt>
  40609c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4060a0:	add	x0, x0, #0xc40
  4060a4:	bl	402dd0 <gettext@plt>
  4060a8:	ldr	x1, [sp, #24]
  4060ac:	bl	402720 <fputs@plt>
  4060b0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4060b4:	add	x0, x0, #0xc80
  4060b8:	bl	402dd0 <gettext@plt>
  4060bc:	ldr	x1, [sp, #24]
  4060c0:	bl	402720 <fputs@plt>
  4060c4:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4060c8:	add	x0, x0, #0xcc0
  4060cc:	bl	402dd0 <gettext@plt>
  4060d0:	ldr	x1, [sp, #24]
  4060d4:	bl	402720 <fputs@plt>
  4060d8:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4060dc:	add	x0, x0, #0xcf0
  4060e0:	bl	402dd0 <gettext@plt>
  4060e4:	ldr	x1, [sp, #24]
  4060e8:	bl	402720 <fputs@plt>
  4060ec:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4060f0:	add	x0, x0, #0xd30
  4060f4:	bl	402dd0 <gettext@plt>
  4060f8:	ldr	x1, [sp, #24]
  4060fc:	bl	402720 <fputs@plt>
  406100:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406104:	add	x0, x0, #0xd70
  406108:	bl	402dd0 <gettext@plt>
  40610c:	ldr	x1, [sp, #24]
  406110:	bl	402720 <fputs@plt>
  406114:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406118:	add	x0, x0, #0xdb0
  40611c:	bl	402dd0 <gettext@plt>
  406120:	ldr	x1, [sp, #24]
  406124:	bl	402720 <fputs@plt>
  406128:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  40612c:	add	x0, x0, #0xe10
  406130:	bl	402dd0 <gettext@plt>
  406134:	ldr	x1, [sp, #24]
  406138:	bl	402720 <fputs@plt>
  40613c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406140:	add	x0, x0, #0xe40
  406144:	bl	402dd0 <gettext@plt>
  406148:	ldr	x1, [sp, #24]
  40614c:	bl	402720 <fputs@plt>
  406150:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406154:	add	x0, x0, #0xe70
  406158:	bl	402dd0 <gettext@plt>
  40615c:	ldr	x1, [sp, #24]
  406160:	bl	402720 <fputs@plt>
  406164:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406168:	add	x0, x0, #0xee0
  40616c:	bl	402dd0 <gettext@plt>
  406170:	ldr	x1, [sp, #24]
  406174:	bl	402720 <fputs@plt>
  406178:	ldr	x1, [sp, #24]
  40617c:	mov	w0, #0xa                   	// #10
  406180:	bl	4027f0 <fputc@plt>
  406184:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406188:	add	x0, x0, #0xf08
  40618c:	bl	402dd0 <gettext@plt>
  406190:	mov	x1, x0
  406194:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406198:	add	x0, x0, #0xf20
  40619c:	bl	402d40 <printf@plt>
  4061a0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4061a4:	add	x0, x0, #0xf38
  4061a8:	bl	402dd0 <gettext@plt>
  4061ac:	mov	x1, x0
  4061b0:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4061b4:	add	x0, x0, #0xf48
  4061b8:	bl	402d40 <printf@plt>
  4061bc:	ldr	x1, [sp, #24]
  4061c0:	mov	w0, #0xa                   	// #10
  4061c4:	bl	4027f0 <fputc@plt>
  4061c8:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4061cc:	add	x0, x0, #0xf60
  4061d0:	bl	402dd0 <gettext@plt>
  4061d4:	ldr	x1, [sp, #24]
  4061d8:	bl	402720 <fputs@plt>
  4061dc:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4061e0:	add	x0, x0, #0xfa0
  4061e4:	bl	402dd0 <gettext@plt>
  4061e8:	mov	x2, x0
  4061ec:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  4061f0:	add	x1, x0, #0xfc0
  4061f4:	mov	x0, x2
  4061f8:	bl	402d40 <printf@plt>
  4061fc:	mov	w0, #0x0                   	// #0
  406200:	bl	402730 <exit@plt>
  406204:	sub	sp, sp, #0x10
  406208:	str	w0, [sp, #12]
  40620c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406210:	add	x0, x0, #0x6d0
  406214:	ldr	w0, [x0]
  406218:	add	w1, w0, #0x1
  40621c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406220:	add	x0, x0, #0x6d0
  406224:	str	w1, [x0]
  406228:	nop
  40622c:	add	sp, sp, #0x10
  406230:	ret
  406234:	stp	x29, x30, [sp, #-384]!
  406238:	mov	x29, sp
  40623c:	str	x19, [sp, #16]
  406240:	str	w0, [sp, #44]
  406244:	str	x1, [sp, #32]
  406248:	str	xzr, [sp, #368]
  40624c:	str	wzr, [sp, #364]
  406250:	str	wzr, [sp, #360]
  406254:	mov	w0, #0xffffffff            	// #-1
  406258:	str	w0, [sp, #356]
  40625c:	add	x0, sp, #0x38
  406260:	mov	x2, #0x98                  	// #152
  406264:	mov	w1, #0x0                   	// #0
  406268:	bl	4029a0 <memset@plt>
  40626c:	adrp	x0, 406000 <ferror@plt+0x31c0>
  406270:	add	x0, x0, #0x204
  406274:	str	x0, [sp, #56]
  406278:	add	x0, sp, #0x38
  40627c:	mov	x2, #0x0                   	// #0
  406280:	mov	x1, x0
  406284:	mov	w0, #0x2                   	// #2
  406288:	bl	402a70 <sigaction@plt>
  40628c:	add	x0, sp, #0x38
  406290:	mov	x2, #0x0                   	// #0
  406294:	mov	x1, x0
  406298:	mov	w0, #0xf                   	// #15
  40629c:	bl	402a70 <sigaction@plt>
  4062a0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4062a4:	add	x0, x0, #0x680
  4062a8:	str	wzr, [x0]
  4062ac:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4062b0:	add	x0, x0, #0x684
  4062b4:	str	wzr, [x0]
  4062b8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4062bc:	add	x0, x0, #0x6e0
  4062c0:	str	xzr, [x0]
  4062c4:	mov	w0, #0x1                   	// #1
  4062c8:	str	w0, [sp, #380]
  4062cc:	b	406b80 <ferror@plt+0x3d40>
  4062d0:	ldrsw	x0, [sp, #380]
  4062d4:	lsl	x0, x0, #3
  4062d8:	ldr	x1, [sp, #32]
  4062dc:	add	x0, x1, x0
  4062e0:	ldr	x0, [x0]
  4062e4:	str	x0, [sp, #344]
  4062e8:	ldr	x0, [sp, #344]
  4062ec:	cmp	x0, #0x0
  4062f0:	b.eq	406b70 <ferror@plt+0x3d30>  // b.none
  4062f4:	ldr	w0, [sp, #360]
  4062f8:	cmp	w0, #0x0
  4062fc:	b.ne	40631c <ferror@plt+0x34dc>  // b.any
  406300:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406304:	add	x1, x0, #0xfc8
  406308:	ldr	x0, [sp, #344]
  40630c:	bl	402b30 <strcmp@plt>
  406310:	cmp	w0, #0x0
  406314:	b.ne	40631c <ferror@plt+0x34dc>  // b.any
  406318:	bl	406000 <ferror@plt+0x31c0>
  40631c:	ldr	w0, [sp, #360]
  406320:	cmp	w0, #0x0
  406324:	b.ne	406374 <ferror@plt+0x3534>  // b.any
  406328:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  40632c:	add	x1, x0, #0xfd0
  406330:	ldr	x0, [sp, #344]
  406334:	bl	402b30 <strcmp@plt>
  406338:	cmp	w0, #0x0
  40633c:	b.ne	406374 <ferror@plt+0x3534>  // b.any
  406340:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406344:	add	x0, x0, #0xfe0
  406348:	bl	402dd0 <gettext@plt>
  40634c:	mov	x3, x0
  406350:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406354:	add	x0, x0, #0x470
  406358:	ldr	x1, [x0]
  40635c:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406360:	add	x2, x0, #0xff0
  406364:	mov	x0, x3
  406368:	bl	402d40 <printf@plt>
  40636c:	mov	w0, #0x0                   	// #0
  406370:	bl	402730 <exit@plt>
  406374:	ldr	x0, [sp, #344]
  406378:	ldrsb	w0, [x0]
  40637c:	cmp	w0, #0x2f
  406380:	b.ne	406390 <ferror@plt+0x3550>  // b.any
  406384:	ldr	w0, [sp, #360]
  406388:	cmp	w0, #0x0
  40638c:	b.eq	4063a4 <ferror@plt+0x3564>  // b.none
  406390:	mov	w1, #0x3d                  	// #61
  406394:	ldr	x0, [sp, #344]
  406398:	bl	402c40 <strchr@plt>
  40639c:	cmp	x0, #0x0
  4063a0:	b.eq	4064ec <ferror@plt+0x36ac>  // b.none
  4063a4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4063a8:	add	x0, x0, #0x680
  4063ac:	ldr	w0, [x0]
  4063b0:	cmp	w0, #0x1f
  4063b4:	b.le	4063d0 <ferror@plt+0x3590>
  4063b8:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  4063bc:	add	x0, x0, #0x8
  4063c0:	bl	402dd0 <gettext@plt>
  4063c4:	mov	x1, x0
  4063c8:	mov	w0, #0x8                   	// #8
  4063cc:	bl	402d00 <errx@plt>
  4063d0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4063d4:	add	x0, x0, #0x700
  4063d8:	ldr	x0, [x0]
  4063dc:	mov	x1, x0
  4063e0:	ldr	x0, [sp, #344]
  4063e4:	bl	402930 <mnt_resolve_spec@plt>
  4063e8:	str	x0, [sp, #336]
  4063ec:	ldr	x0, [sp, #336]
  4063f0:	cmp	x0, #0x0
  4063f4:	b.ne	4064a0 <ferror@plt+0x3660>  // b.any
  4063f8:	mov	w1, #0x3d                  	// #61
  4063fc:	ldr	x0, [sp, #344]
  406400:	bl	402c40 <strchr@plt>
  406404:	cmp	x0, #0x0
  406408:	b.eq	4064a0 <ferror@plt+0x3660>  // b.none
  40640c:	mov	w1, #0x4                   	// #4
  406410:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406414:	add	x0, x0, #0x20
  406418:	bl	402ae0 <access@plt>
  40641c:	cmp	w0, #0x0
  406420:	b.ge	40645c <ferror@plt+0x361c>  // b.tcont
  406424:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406428:	add	x0, x0, #0x38
  40642c:	bl	402dd0 <gettext@plt>
  406430:	mov	x2, x0
  406434:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406438:	add	x1, x0, #0x20
  40643c:	mov	x0, x2
  406440:	bl	402b40 <warn@plt>
  406444:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406448:	add	x0, x0, #0x48
  40644c:	bl	402dd0 <gettext@plt>
  406450:	mov	x1, x0
  406454:	mov	w0, #0x8                   	// #8
  406458:	bl	402d00 <errx@plt>
  40645c:	bl	402790 <geteuid@plt>
  406460:	cmp	w0, #0x0
  406464:	b.eq	406484 <ferror@plt+0x3644>  // b.none
  406468:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40646c:	add	x0, x0, #0x60
  406470:	bl	402dd0 <gettext@plt>
  406474:	ldr	x2, [sp, #344]
  406478:	mov	x1, x0
  40647c:	mov	w0, #0x8                   	// #8
  406480:	bl	402d00 <errx@plt>
  406484:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406488:	add	x0, x0, #0x98
  40648c:	bl	402dd0 <gettext@plt>
  406490:	ldr	x2, [sp, #344]
  406494:	mov	x1, x0
  406498:	mov	w0, #0x8                   	// #8
  40649c:	bl	402d00 <errx@plt>
  4064a0:	ldr	x0, [sp, #336]
  4064a4:	cmp	x0, #0x0
  4064a8:	b.ne	4064b8 <ferror@plt+0x3678>  // b.any
  4064ac:	ldr	x0, [sp, #344]
  4064b0:	bl	40307c <ferror@plt+0x23c>
  4064b4:	b	4064bc <ferror@plt+0x367c>
  4064b8:	ldr	x0, [sp, #336]
  4064bc:	adrp	x1, 41d000 <ferror@plt+0x1a1c0>
  4064c0:	add	x1, x1, #0x680
  4064c4:	ldr	w1, [x1]
  4064c8:	add	w3, w1, #0x1
  4064cc:	adrp	x2, 41d000 <ferror@plt+0x1a1c0>
  4064d0:	add	x2, x2, #0x680
  4064d4:	str	w3, [x2]
  4064d8:	adrp	x2, 41d000 <ferror@plt+0x1a1c0>
  4064dc:	add	x2, x2, #0x480
  4064e0:	sxtw	x1, w1
  4064e4:	str	x0, [x2, x1, lsl #3]
  4064e8:	b	406b74 <ferror@plt+0x3d34>
  4064ec:	ldr	x0, [sp, #344]
  4064f0:	ldrsb	w0, [x0]
  4064f4:	cmp	w0, #0x2d
  4064f8:	b.ne	406508 <ferror@plt+0x36c8>  // b.any
  4064fc:	ldr	w0, [sp, #360]
  406500:	cmp	w0, #0x0
  406504:	b.eq	406570 <ferror@plt+0x3730>  // b.none
  406508:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40650c:	add	x0, x0, #0x684
  406510:	ldr	w0, [x0]
  406514:	cmp	w0, #0x1f
  406518:	b.le	406534 <ferror@plt+0x36f4>
  40651c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406520:	add	x0, x0, #0xc0
  406524:	bl	402dd0 <gettext@plt>
  406528:	mov	x1, x0
  40652c:	mov	w0, #0x8                   	// #8
  406530:	bl	402d00 <errx@plt>
  406534:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406538:	add	x0, x0, #0x684
  40653c:	ldr	w19, [x0]
  406540:	add	w1, w19, #0x1
  406544:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406548:	add	x0, x0, #0x684
  40654c:	str	w1, [x0]
  406550:	ldr	x0, [sp, #344]
  406554:	bl	40307c <ferror@plt+0x23c>
  406558:	mov	x2, x0
  40655c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406560:	add	x0, x0, #0x580
  406564:	sxtw	x1, w19
  406568:	str	x2, [x0, x1, lsl #3]
  40656c:	b	406b74 <ferror@plt+0x3d34>
  406570:	mov	w0, #0x1                   	// #1
  406574:	str	w0, [sp, #376]
  406578:	b	406ab8 <ferror@plt+0x3c78>
  40657c:	ldr	w0, [sp, #360]
  406580:	cmp	w0, #0x0
  406584:	b.eq	4065b4 <ferror@plt+0x3774>  // b.none
  406588:	ldrsw	x0, [sp, #376]
  40658c:	ldr	x1, [sp, #344]
  406590:	add	x0, x1, x0
  406594:	ldr	w1, [sp, #364]
  406598:	add	w1, w1, #0x1
  40659c:	str	w1, [sp, #364]
  4065a0:	ldrsb	w2, [x0]
  4065a4:	ldrsw	x0, [sp, #364]
  4065a8:	add	x1, sp, #0xd0
  4065ac:	strb	w2, [x1, x0]
  4065b0:	b	406aac <ferror@plt+0x3c6c>
  4065b4:	ldrsw	x0, [sp, #376]
  4065b8:	ldr	x1, [sp, #344]
  4065bc:	add	x0, x1, x0
  4065c0:	ldrsb	w0, [x0]
  4065c4:	cmp	w0, #0x74
  4065c8:	b.eq	406960 <ferror@plt+0x3b20>  // b.none
  4065cc:	cmp	w0, #0x74
  4065d0:	b.gt	406a74 <ferror@plt+0x3c34>
  4065d4:	cmp	w0, #0x73
  4065d8:	b.eq	40694c <ferror@plt+0x3b0c>  // b.none
  4065dc:	cmp	w0, #0x73
  4065e0:	b.gt	406a74 <ferror@plt+0x3c34>
  4065e4:	cmp	w0, #0x72
  4065e8:	b.eq	406850 <ferror@plt+0x3a10>  // b.none
  4065ec:	cmp	w0, #0x72
  4065f0:	b.gt	406a74 <ferror@plt+0x3c34>
  4065f4:	cmp	w0, #0x6c
  4065f8:	b.eq	4067b8 <ferror@plt+0x3978>  // b.none
  4065fc:	cmp	w0, #0x6c
  406600:	b.gt	406a74 <ferror@plt+0x3c34>
  406604:	cmp	w0, #0x56
  406608:	b.eq	4067cc <ferror@plt+0x398c>  // b.none
  40660c:	cmp	w0, #0x56
  406610:	b.gt	406a74 <ferror@plt+0x3c34>
  406614:	cmp	w0, #0x54
  406618:	b.eq	406814 <ferror@plt+0x39d4>  // b.none
  40661c:	cmp	w0, #0x54
  406620:	b.gt	406a74 <ferror@plt+0x3c34>
  406624:	cmp	w0, #0x52
  406628:	b.eq	406800 <ferror@plt+0x39c0>  // b.none
  40662c:	cmp	w0, #0x52
  406630:	b.gt	406a74 <ferror@plt+0x3c34>
  406634:	cmp	w0, #0x50
  406638:	b.eq	40683c <ferror@plt+0x39fc>  // b.none
  40663c:	cmp	w0, #0x50
  406640:	b.gt	406a74 <ferror@plt+0x3c34>
  406644:	cmp	w0, #0x4e
  406648:	b.eq	4067ec <ferror@plt+0x39ac>  // b.none
  40664c:	cmp	w0, #0x4e
  406650:	b.gt	406a74 <ferror@plt+0x3c34>
  406654:	cmp	w0, #0x4d
  406658:	b.eq	406828 <ferror@plt+0x39e8>  // b.none
  40665c:	cmp	w0, #0x4d
  406660:	b.gt	406a74 <ferror@plt+0x3c34>
  406664:	cmp	w0, #0x43
  406668:	b.eq	4066ac <ferror@plt+0x386c>  // b.none
  40666c:	cmp	w0, #0x43
  406670:	b.gt	406a74 <ferror@plt+0x3c34>
  406674:	cmp	w0, #0x41
  406678:	b.eq	406698 <ferror@plt+0x3858>  // b.none
  40667c:	cmp	w0, #0x41
  406680:	b.gt	406a74 <ferror@plt+0x3c34>
  406684:	cmp	w0, #0x2d
  406688:	b.eq	406a60 <ferror@plt+0x3c20>  // b.none
  40668c:	cmp	w0, #0x3f
  406690:	b.eq	406a70 <ferror@plt+0x3c30>  // b.none
  406694:	b	406a74 <ferror@plt+0x3c34>
  406698:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40669c:	add	x0, x0, #0x690
  4066a0:	mov	w1, #0x1                   	// #1
  4066a4:	str	w1, [x0]
  4066a8:	b	406aac <ferror@plt+0x3c6c>
  4066ac:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4066b0:	add	x0, x0, #0x6ac
  4066b4:	mov	w1, #0x1                   	// #1
  4066b8:	str	w1, [x0]
  4066bc:	ldrsw	x0, [sp, #376]
  4066c0:	add	x0, x0, #0x1
  4066c4:	ldr	x1, [sp, #344]
  4066c8:	add	x0, x1, x0
  4066cc:	ldrsb	w0, [x0]
  4066d0:	cmp	w0, #0x0
  4066d4:	b.eq	406720 <ferror@plt+0x38e0>  // b.none
  4066d8:	ldrsw	x0, [sp, #376]
  4066dc:	add	x0, x0, #0x1
  4066e0:	ldr	x1, [sp, #344]
  4066e4:	add	x0, x1, x0
  4066e8:	bl	403314 <ferror@plt+0x4d4>
  4066ec:	mov	w1, w0
  4066f0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4066f4:	add	x0, x0, #0x6b0
  4066f8:	str	w1, [x0]
  4066fc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406700:	add	x0, x0, #0x6b0
  406704:	ldr	w0, [x0]
  406708:	cmp	w0, #0x0
  40670c:	b.ge	406ad4 <ferror@plt+0x3c94>  // b.tcont
  406710:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406714:	add	x0, x0, #0x6b0
  406718:	str	wzr, [x0]
  40671c:	b	406aa0 <ferror@plt+0x3c60>
  406720:	ldr	w0, [sp, #380]
  406724:	add	w0, w0, #0x1
  406728:	ldr	w1, [sp, #44]
  40672c:	cmp	w1, w0
  406730:	b.le	406aa0 <ferror@plt+0x3c60>
  406734:	ldrsw	x0, [sp, #380]
  406738:	add	x0, x0, #0x1
  40673c:	lsl	x0, x0, #3
  406740:	ldr	x1, [sp, #32]
  406744:	add	x0, x1, x0
  406748:	ldr	x0, [x0]
  40674c:	ldrsb	w0, [x0]
  406750:	cmp	w0, #0x2d
  406754:	b.eq	406aa0 <ferror@plt+0x3c60>  // b.none
  406758:	ldrsw	x0, [sp, #380]
  40675c:	add	x0, x0, #0x1
  406760:	lsl	x0, x0, #3
  406764:	ldr	x1, [sp, #32]
  406768:	add	x0, x1, x0
  40676c:	ldr	x0, [x0]
  406770:	bl	403314 <ferror@plt+0x4d4>
  406774:	mov	w1, w0
  406778:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40677c:	add	x0, x0, #0x6b0
  406780:	str	w1, [x0]
  406784:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406788:	add	x0, x0, #0x6b0
  40678c:	ldr	w0, [x0]
  406790:	cmp	w0, #0x0
  406794:	b.ge	4067a8 <ferror@plt+0x3968>  // b.tcont
  406798:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40679c:	add	x0, x0, #0x6b0
  4067a0:	str	wzr, [x0]
  4067a4:	b	406aa0 <ferror@plt+0x3c60>
  4067a8:	ldr	w0, [sp, #380]
  4067ac:	add	w0, w0, #0x1
  4067b0:	str	w0, [sp, #380]
  4067b4:	b	406ad8 <ferror@plt+0x3c98>
  4067b8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4067bc:	add	x0, x0, #0x688
  4067c0:	mov	w1, #0x1                   	// #1
  4067c4:	str	w1, [x0]
  4067c8:	b	406aac <ferror@plt+0x3c6c>
  4067cc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4067d0:	add	x0, x0, #0x68c
  4067d4:	ldr	w0, [x0]
  4067d8:	add	w1, w0, #0x1
  4067dc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4067e0:	add	x0, x0, #0x68c
  4067e4:	str	w1, [x0]
  4067e8:	b	406aac <ferror@plt+0x3c6c>
  4067ec:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4067f0:	add	x0, x0, #0x694
  4067f4:	mov	w1, #0x1                   	// #1
  4067f8:	str	w1, [x0]
  4067fc:	b	406aac <ferror@plt+0x3c6c>
  406800:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406804:	add	x0, x0, #0x69c
  406808:	mov	w1, #0x1                   	// #1
  40680c:	str	w1, [x0]
  406810:	b	406aac <ferror@plt+0x3c6c>
  406814:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406818:	add	x0, x0, #0x6a4
  40681c:	mov	w1, #0x1                   	// #1
  406820:	str	w1, [x0]
  406824:	b	406aac <ferror@plt+0x3c6c>
  406828:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40682c:	add	x0, x0, #0x6a0
  406830:	mov	w1, #0x1                   	// #1
  406834:	str	w1, [x0]
  406838:	b	406aac <ferror@plt+0x3c6c>
  40683c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406840:	add	x0, x0, #0x6a8
  406844:	mov	w1, #0x1                   	// #1
  406848:	str	w1, [x0]
  40684c:	b	406aac <ferror@plt+0x3c6c>
  406850:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406854:	add	x0, x0, #0x6b8
  406858:	mov	w1, #0x1                   	// #1
  40685c:	str	w1, [x0]
  406860:	ldrsw	x0, [sp, #376]
  406864:	add	x0, x0, #0x1
  406868:	ldr	x1, [sp, #344]
  40686c:	add	x0, x1, x0
  406870:	ldrsb	w0, [x0]
  406874:	cmp	w0, #0x0
  406878:	b.eq	4068ac <ferror@plt+0x3a6c>  // b.none
  40687c:	ldrsw	x0, [sp, #376]
  406880:	add	x0, x0, #0x1
  406884:	ldr	x1, [sp, #344]
  406888:	add	x19, x1, x0
  40688c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406890:	add	x0, x0, #0xd8
  406894:	bl	402dd0 <gettext@plt>
  406898:	mov	x1, x0
  40689c:	mov	x0, x19
  4068a0:	bl	408570 <ferror@plt+0x5730>
  4068a4:	str	w0, [sp, #356]
  4068a8:	b	406ad8 <ferror@plt+0x3c98>
  4068ac:	ldr	w0, [sp, #380]
  4068b0:	add	w0, w0, #0x1
  4068b4:	ldr	w1, [sp, #44]
  4068b8:	cmp	w1, w0
  4068bc:	b.le	406aa8 <ferror@plt+0x3c68>
  4068c0:	ldrsw	x0, [sp, #380]
  4068c4:	add	x0, x0, #0x1
  4068c8:	lsl	x0, x0, #3
  4068cc:	ldr	x1, [sp, #32]
  4068d0:	add	x0, x1, x0
  4068d4:	ldr	x0, [x0]
  4068d8:	ldrsb	w0, [x0]
  4068dc:	cmp	w0, #0x2f
  4068e0:	b.le	406aa8 <ferror@plt+0x3c68>
  4068e4:	ldrsw	x0, [sp, #380]
  4068e8:	add	x0, x0, #0x1
  4068ec:	lsl	x0, x0, #3
  4068f0:	ldr	x1, [sp, #32]
  4068f4:	add	x0, x1, x0
  4068f8:	ldr	x0, [x0]
  4068fc:	ldrsb	w0, [x0]
  406900:	cmp	w0, #0x39
  406904:	b.gt	406aa8 <ferror@plt+0x3c68>
  406908:	ldrsw	x0, [sp, #380]
  40690c:	add	x0, x0, #0x1
  406910:	lsl	x0, x0, #3
  406914:	ldr	x1, [sp, #32]
  406918:	add	x0, x1, x0
  40691c:	ldr	x19, [x0]
  406920:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406924:	add	x0, x0, #0xd8
  406928:	bl	402dd0 <gettext@plt>
  40692c:	mov	x1, x0
  406930:	mov	x0, x19
  406934:	bl	408570 <ferror@plt+0x5730>
  406938:	str	w0, [sp, #356]
  40693c:	ldr	w0, [sp, #380]
  406940:	add	w0, w0, #0x1
  406944:	str	w0, [sp, #380]
  406948:	b	406ad8 <ferror@plt+0x3c98>
  40694c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406950:	add	x0, x0, #0x698
  406954:	mov	w1, #0x1                   	// #1
  406958:	str	w1, [x0]
  40695c:	b	406aac <ferror@plt+0x3c6c>
  406960:	str	xzr, [sp, #368]
  406964:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406968:	add	x0, x0, #0x6d8
  40696c:	ldr	x0, [x0]
  406970:	cmp	x0, #0x0
  406974:	b.eq	406998 <ferror@plt+0x3b58>  // b.none
  406978:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40697c:	add	x0, x0, #0xf0
  406980:	bl	402dd0 <gettext@plt>
  406984:	mov	x1, x0
  406988:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40698c:	add	x2, x0, #0x118
  406990:	mov	w0, #0x10                  	// #16
  406994:	bl	402d00 <errx@plt>
  406998:	ldrsw	x0, [sp, #376]
  40699c:	add	x0, x0, #0x1
  4069a0:	ldr	x1, [sp, #344]
  4069a4:	add	x0, x1, x0
  4069a8:	ldrsb	w0, [x0]
  4069ac:	cmp	w0, #0x0
  4069b0:	b.eq	4069cc <ferror@plt+0x3b8c>  // b.none
  4069b4:	ldrsw	x0, [sp, #376]
  4069b8:	add	x0, x0, #0x1
  4069bc:	ldr	x1, [sp, #344]
  4069c0:	add	x0, x1, x0
  4069c4:	str	x0, [sp, #368]
  4069c8:	b	406a28 <ferror@plt+0x3be8>
  4069cc:	ldr	w0, [sp, #380]
  4069d0:	add	w0, w0, #0x1
  4069d4:	ldr	w1, [sp, #44]
  4069d8:	cmp	w1, w0
  4069dc:	b.le	406a08 <ferror@plt+0x3bc8>
  4069e0:	ldr	w0, [sp, #380]
  4069e4:	add	w0, w0, #0x1
  4069e8:	str	w0, [sp, #380]
  4069ec:	ldrsw	x0, [sp, #380]
  4069f0:	lsl	x0, x0, #3
  4069f4:	ldr	x1, [sp, #32]
  4069f8:	add	x0, x1, x0
  4069fc:	ldr	x0, [x0]
  406a00:	str	x0, [sp, #368]
  406a04:	b	406a28 <ferror@plt+0x3be8>
  406a08:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406a0c:	add	x0, x0, #0x120
  406a10:	bl	402dd0 <gettext@plt>
  406a14:	mov	x1, x0
  406a18:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406a1c:	add	x2, x0, #0x118
  406a20:	mov	w0, #0x10                  	// #16
  406a24:	bl	402d00 <errx@plt>
  406a28:	ldr	x0, [sp, #368]
  406a2c:	bl	40307c <ferror@plt+0x23c>
  406a30:	mov	x1, x0
  406a34:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406a38:	add	x0, x0, #0x6d8
  406a3c:	str	x1, [x0]
  406a40:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406a44:	add	x0, x0, #0x6d8
  406a48:	ldr	x2, [x0]
  406a4c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406a50:	add	x1, x0, #0x708
  406a54:	mov	x0, x2
  406a58:	bl	405114 <ferror@plt+0x22d4>
  406a5c:	b	406ad8 <ferror@plt+0x3c98>
  406a60:	ldr	w0, [sp, #360]
  406a64:	add	w0, w0, #0x1
  406a68:	str	w0, [sp, #360]
  406a6c:	b	406aac <ferror@plt+0x3c6c>
  406a70:	bl	406000 <ferror@plt+0x31c0>
  406a74:	ldrsw	x0, [sp, #376]
  406a78:	ldr	x1, [sp, #344]
  406a7c:	add	x0, x1, x0
  406a80:	ldr	w1, [sp, #364]
  406a84:	add	w1, w1, #0x1
  406a88:	str	w1, [sp, #364]
  406a8c:	ldrsb	w2, [x0]
  406a90:	ldrsw	x0, [sp, #364]
  406a94:	add	x1, sp, #0xd0
  406a98:	strb	w2, [x1, x0]
  406a9c:	b	406aac <ferror@plt+0x3c6c>
  406aa0:	nop
  406aa4:	b	406aac <ferror@plt+0x3c6c>
  406aa8:	nop
  406aac:	ldr	w0, [sp, #376]
  406ab0:	add	w0, w0, #0x1
  406ab4:	str	w0, [sp, #376]
  406ab8:	ldrsw	x0, [sp, #376]
  406abc:	ldr	x1, [sp, #344]
  406ac0:	add	x0, x1, x0
  406ac4:	ldrsb	w0, [x0]
  406ac8:	cmp	w0, #0x0
  406acc:	b.ne	40657c <ferror@plt+0x373c>  // b.any
  406ad0:	b	406ad8 <ferror@plt+0x3c98>
  406ad4:	nop
  406ad8:	ldr	w0, [sp, #364]
  406adc:	cmp	w0, #0x0
  406ae0:	b.eq	406b74 <ferror@plt+0x3d34>  // b.none
  406ae4:	mov	w0, #0x2d                  	// #45
  406ae8:	strb	w0, [sp, #208]
  406aec:	ldr	w0, [sp, #364]
  406af0:	add	w0, w0, #0x1
  406af4:	str	w0, [sp, #364]
  406af8:	ldrsw	x0, [sp, #364]
  406afc:	add	x1, sp, #0xd0
  406b00:	strb	wzr, [x1, x0]
  406b04:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406b08:	add	x0, x0, #0x684
  406b0c:	ldr	w0, [x0]
  406b10:	cmp	w0, #0x1f
  406b14:	b.le	406b30 <ferror@plt+0x3cf0>
  406b18:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406b1c:	add	x0, x0, #0xc0
  406b20:	bl	402dd0 <gettext@plt>
  406b24:	mov	x1, x0
  406b28:	mov	w0, #0x8                   	// #8
  406b2c:	bl	402d00 <errx@plt>
  406b30:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406b34:	add	x0, x0, #0x684
  406b38:	ldr	w19, [x0]
  406b3c:	add	w1, w19, #0x1
  406b40:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406b44:	add	x0, x0, #0x684
  406b48:	str	w1, [x0]
  406b4c:	add	x0, sp, #0xd0
  406b50:	bl	40307c <ferror@plt+0x23c>
  406b54:	mov	x2, x0
  406b58:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406b5c:	add	x0, x0, #0x580
  406b60:	sxtw	x1, w19
  406b64:	str	x2, [x0, x1, lsl #3]
  406b68:	str	wzr, [sp, #364]
  406b6c:	b	406b74 <ferror@plt+0x3d34>
  406b70:	nop
  406b74:	ldr	w0, [sp, #380]
  406b78:	add	w0, w0, #0x1
  406b7c:	str	w0, [sp, #380]
  406b80:	ldr	w1, [sp, #380]
  406b84:	ldr	w0, [sp, #44]
  406b88:	cmp	w1, w0
  406b8c:	b.lt	4062d0 <ferror@plt+0x3490>  // b.tstop
  406b90:	ldr	w0, [sp, #356]
  406b94:	cmp	w0, #0x0
  406b98:	b.lt	406bec <ferror@plt+0x3dac>  // b.tstop
  406b9c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406ba0:	add	x1, x0, #0x148
  406ba4:	ldr	w0, [sp, #356]
  406ba8:	bl	4029b0 <fdopen@plt>
  406bac:	mov	x1, x0
  406bb0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406bb4:	add	x0, x0, #0x6c0
  406bb8:	str	x1, [x0]
  406bbc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406bc0:	add	x0, x0, #0x6c0
  406bc4:	ldr	x0, [x0]
  406bc8:	cmp	x0, #0x0
  406bcc:	b.ne	406bec <ferror@plt+0x3dac>  // b.any
  406bd0:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406bd4:	add	x0, x0, #0x150
  406bd8:	bl	402dd0 <gettext@plt>
  406bdc:	ldr	w2, [sp, #356]
  406be0:	mov	x1, x0
  406be4:	mov	w0, #0x8                   	// #8
  406be8:	bl	402e20 <err@plt>
  406bec:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406bf0:	add	x0, x0, #0x170
  406bf4:	bl	402d80 <getenv@plt>
  406bf8:	cmp	x0, #0x0
  406bfc:	b.eq	406c1c <ferror@plt+0x3ddc>  // b.none
  406c00:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406c04:	add	x0, x0, #0x6b4
  406c08:	ldr	w0, [x0]
  406c0c:	add	w1, w0, #0x1
  406c10:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406c14:	add	x0, x0, #0x6b4
  406c18:	str	w1, [x0]
  406c1c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406c20:	add	x0, x0, #0x188
  406c24:	bl	402d80 <getenv@plt>
  406c28:	str	x0, [sp, #368]
  406c2c:	ldr	x0, [sp, #368]
  406c30:	cmp	x0, #0x0
  406c34:	b.eq	406c50 <ferror@plt+0x3e10>  // b.none
  406c38:	ldr	x0, [sp, #368]
  406c3c:	bl	4028b0 <atoi@plt>
  406c40:	mov	w1, w0
  406c44:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406c48:	add	x0, x0, #0x6cc
  406c4c:	str	w1, [x0]
  406c50:	nop
  406c54:	ldr	x19, [sp, #16]
  406c58:	ldp	x29, x30, [sp], #384
  406c5c:	ret
  406c60:	stp	x29, x30, [sp, #-80]!
  406c64:	mov	x29, sp
  406c68:	str	w0, [sp, #28]
  406c6c:	str	x1, [sp, #16]
  406c70:	str	wzr, [sp, #72]
  406c74:	str	wzr, [sp, #68]
  406c78:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406c7c:	add	x0, x0, #0x198
  406c80:	bl	402d80 <getenv@plt>
  406c84:	str	x0, [sp, #48]
  406c88:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406c8c:	add	x0, x0, #0x468
  406c90:	ldr	x0, [x0]
  406c94:	mov	x3, #0x2000                	// #8192
  406c98:	mov	w2, #0x2                   	// #2
  406c9c:	mov	x1, #0x0                   	// #0
  406ca0:	bl	402810 <setvbuf@plt>
  406ca4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406ca8:	add	x0, x0, #0x460
  406cac:	ldr	x0, [x0]
  406cb0:	mov	x3, #0x2000                	// #8192
  406cb4:	mov	w2, #0x2                   	// #2
  406cb8:	mov	x1, #0x0                   	// #0
  406cbc:	bl	402810 <setvbuf@plt>
  406cc0:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406cc4:	add	x1, x0, #0x1a0
  406cc8:	mov	w0, #0x5                   	// #5
  406ccc:	bl	402e30 <setlocale@plt>
  406cd0:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406cd4:	add	x1, x0, #0x1a0
  406cd8:	mov	w0, #0x0                   	// #0
  406cdc:	bl	402e30 <setlocale@plt>
  406ce0:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406ce4:	add	x1, x0, #0x1a8
  406ce8:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406cec:	add	x0, x0, #0x1c0
  406cf0:	bl	402960 <bindtextdomain@plt>
  406cf4:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406cf8:	add	x0, x0, #0x1c0
  406cfc:	bl	402b10 <textdomain@plt>
  406d00:	bl	4032f4 <ferror@plt+0x4b4>
  406d04:	mov	w0, #0x10                  	// #16
  406d08:	bl	407838 <ferror@plt+0x49f8>
  406d0c:	mov	w0, #0x0                   	// #0
  406d10:	bl	402b20 <mnt_init_debug@plt>
  406d14:	bl	402b60 <mnt_new_cache@plt>
  406d18:	mov	x1, x0
  406d1c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406d20:	add	x0, x0, #0x700
  406d24:	str	x1, [x0]
  406d28:	ldr	x1, [sp, #16]
  406d2c:	ldr	w0, [sp, #28]
  406d30:	bl	406234 <ferror@plt+0x33f4>
  406d34:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406d38:	add	x0, x0, #0x6a4
  406d3c:	ldr	w0, [x0]
  406d40:	cmp	w0, #0x0
  406d44:	b.ne	406d74 <ferror@plt+0x3f34>  // b.any
  406d48:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406d4c:	add	x0, x0, #0xfe0
  406d50:	bl	402dd0 <gettext@plt>
  406d54:	mov	x3, x0
  406d58:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406d5c:	add	x0, x0, #0x470
  406d60:	ldr	x1, [x0]
  406d64:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  406d68:	add	x2, x0, #0xff0
  406d6c:	mov	x0, x3
  406d70:	bl	402d40 <printf@plt>
  406d74:	bl	403ef8 <ferror@plt+0x10b8>
  406d78:	ldr	x0, [sp, #48]
  406d7c:	cmp	x0, #0x0
  406d80:	b.eq	406d9c <ferror@plt+0x3f5c>  // b.none
  406d84:	ldr	x0, [sp, #48]
  406d88:	ldrsb	w0, [x0]
  406d8c:	cmp	w0, #0x0
  406d90:	b.eq	406d9c <ferror@plt+0x3f5c>  // b.none
  406d94:	ldr	x0, [sp, #48]
  406d98:	b	406da4 <ferror@plt+0x3f64>
  406d9c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406da0:	add	x0, x0, #0x1d0
  406da4:	bl	40307c <ferror@plt+0x23c>
  406da8:	mov	x1, x0
  406dac:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406db0:	add	x0, x0, #0x6e8
  406db4:	str	x1, [x0]
  406db8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406dbc:	add	x0, x0, #0x680
  406dc0:	ldr	w0, [x0]
  406dc4:	cmp	w0, #0x1
  406dc8:	b.eq	406de0 <ferror@plt+0x3fa0>  // b.none
  406dcc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406dd0:	add	x0, x0, #0x698
  406dd4:	ldr	w0, [x0]
  406dd8:	cmp	w0, #0x0
  406ddc:	b.eq	406de8 <ferror@plt+0x3fa8>  // b.none
  406de0:	mov	w0, #0x1                   	// #1
  406de4:	str	w0, [sp, #68]
  406de8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406dec:	add	x0, x0, #0x688
  406df0:	ldr	w0, [x0]
  406df4:	cmp	w0, #0x0
  406df8:	b.eq	406e40 <ferror@plt+0x4000>  // b.none
  406dfc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406e00:	add	x0, x0, #0x690
  406e04:	ldr	w0, [x0]
  406e08:	cmp	w0, #0x0
  406e0c:	b.ne	406e24 <ferror@plt+0x3fe4>  // b.any
  406e10:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406e14:	add	x0, x0, #0x680
  406e18:	ldr	w0, [x0]
  406e1c:	cmp	w0, #0x1
  406e20:	b.le	406e40 <ferror@plt+0x4000>
  406e24:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  406e28:	add	x0, x0, #0x1d8
  406e2c:	bl	402dd0 <gettext@plt>
  406e30:	bl	402cb0 <warnx@plt>
  406e34:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406e38:	add	x0, x0, #0x688
  406e3c:	str	wzr, [x0]
  406e40:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406e44:	add	x0, x0, #0x690
  406e48:	ldr	w0, [x0]
  406e4c:	cmp	w0, #0x0
  406e50:	b.eq	406e5c <ferror@plt+0x401c>  // b.none
  406e54:	bl	405b38 <ferror@plt+0x2cf8>
  406e58:	b	4070bc <ferror@plt+0x427c>
  406e5c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406e60:	add	x0, x0, #0x680
  406e64:	ldr	w0, [x0]
  406e68:	cmp	w0, #0x0
  406e6c:	b.ne	406ea0 <ferror@plt+0x4060>  // b.any
  406e70:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406e74:	add	x0, x0, #0x698
  406e78:	ldr	w0, [x0]
  406e7c:	add	w1, w0, #0x1
  406e80:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406e84:	add	x0, x0, #0x698
  406e88:	str	w1, [x0]
  406e8c:	ldr	w0, [sp, #68]
  406e90:	add	w0, w0, #0x1
  406e94:	str	w0, [sp, #68]
  406e98:	bl	405b38 <ferror@plt+0x2cf8>
  406e9c:	b	4070bc <ferror@plt+0x427c>
  406ea0:	str	wzr, [sp, #76]
  406ea4:	b	407040 <ferror@plt+0x4200>
  406ea8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406eac:	add	x0, x0, #0x6d0
  406eb0:	ldr	w0, [x0]
  406eb4:	cmp	w0, #0x0
  406eb8:	b.eq	406ef8 <ferror@plt+0x40b8>  // b.none
  406ebc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406ec0:	add	x0, x0, #0x6d4
  406ec4:	ldr	w0, [x0]
  406ec8:	cmp	w0, #0x0
  406ecc:	b.ne	40705c <ferror@plt+0x421c>  // b.any
  406ed0:	mov	w0, #0xf                   	// #15
  406ed4:	bl	4048cc <ferror@plt+0x1a8c>
  406ed8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406edc:	add	x0, x0, #0x6d4
  406ee0:	ldr	w0, [x0]
  406ee4:	add	w1, w0, #0x1
  406ee8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406eec:	add	x0, x0, #0x6d4
  406ef0:	str	w1, [x0]
  406ef4:	b	40705c <ferror@plt+0x421c>
  406ef8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406efc:	add	x0, x0, #0x480
  406f00:	ldrsw	x1, [sp, #76]
  406f04:	ldr	x0, [x0, x1, lsl #3]
  406f08:	bl	40401c <ferror@plt+0x11dc>
  406f0c:	str	x0, [sp, #56]
  406f10:	ldr	x0, [sp, #56]
  406f14:	cmp	x0, #0x0
  406f18:	b.ne	406f38 <ferror@plt+0x40f8>  // b.any
  406f1c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406f20:	add	x0, x0, #0x480
  406f24:	ldrsw	x1, [sp, #76]
  406f28:	ldr	x0, [x0, x1, lsl #3]
  406f2c:	bl	403d68 <ferror@plt+0xf28>
  406f30:	str	x0, [sp, #56]
  406f34:	b	406f48 <ferror@plt+0x4108>
  406f38:	ldr	x0, [sp, #56]
  406f3c:	bl	405630 <ferror@plt+0x27f0>
  406f40:	cmp	w0, #0x0
  406f44:	b.ne	407028 <ferror@plt+0x41e8>  // b.any
  406f48:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406f4c:	add	x0, x0, #0x6a0
  406f50:	ldr	w0, [x0]
  406f54:	cmp	w0, #0x0
  406f58:	b.eq	406f6c <ferror@plt+0x412c>  // b.none
  406f5c:	ldr	x0, [sp, #56]
  406f60:	bl	4033fc <ferror@plt+0x5bc>
  406f64:	cmp	w0, #0x0
  406f68:	b.ne	407030 <ferror@plt+0x41f0>  // b.any
  406f6c:	ldr	w1, [sp, #68]
  406f70:	ldr	x0, [sp, #56]
  406f74:	bl	404ef0 <ferror@plt+0x20b0>
  406f78:	mov	w1, w0
  406f7c:	ldr	w0, [sp, #72]
  406f80:	orr	w0, w0, w1
  406f84:	str	w0, [sp, #72]
  406f88:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406f8c:	add	x0, x0, #0x698
  406f90:	ldr	w0, [x0]
  406f94:	cmp	w0, #0x0
  406f98:	b.ne	406fd0 <ferror@plt+0x4190>  // b.any
  406f9c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406fa0:	add	x0, x0, #0x6cc
  406fa4:	ldr	w0, [x0]
  406fa8:	cmp	w0, #0x0
  406fac:	b.eq	407034 <ferror@plt+0x41f4>  // b.none
  406fb0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406fb4:	add	x0, x0, #0x6c8
  406fb8:	ldr	w1, [x0]
  406fbc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  406fc0:	add	x0, x0, #0x6cc
  406fc4:	ldr	w0, [x0]
  406fc8:	cmp	w1, w0
  406fcc:	b.lt	407034 <ferror@plt+0x41f4>  // b.tstop
  406fd0:	mov	w0, #0x0                   	// #0
  406fd4:	bl	40494c <ferror@plt+0x1b0c>
  406fd8:	str	x0, [sp, #40]
  406fdc:	ldr	x0, [sp, #40]
  406fe0:	cmp	x0, #0x0
  406fe4:	b.eq	407004 <ferror@plt+0x41c4>  // b.none
  406fe8:	ldr	x0, [sp, #40]
  406fec:	ldr	w0, [x0, #24]
  406ff0:	ldr	w1, [sp, #72]
  406ff4:	orr	w0, w1, w0
  406ff8:	str	w0, [sp, #72]
  406ffc:	ldr	x0, [sp, #40]
  407000:	bl	403d08 <ferror@plt+0xec8>
  407004:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  407008:	add	x0, x0, #0x68c
  40700c:	ldr	w0, [x0]
  407010:	cmp	w0, #0x1
  407014:	b.le	407034 <ferror@plt+0x41f4>
  407018:	adrp	x0, 40a000 <ferror@plt+0x71c0>
  40701c:	add	x0, x0, #0xb70
  407020:	bl	402b00 <puts@plt>
  407024:	b	407034 <ferror@plt+0x41f4>
  407028:	nop
  40702c:	b	407034 <ferror@plt+0x41f4>
  407030:	nop
  407034:	ldr	w0, [sp, #76]
  407038:	add	w0, w0, #0x1
  40703c:	str	w0, [sp, #76]
  407040:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  407044:	add	x0, x0, #0x680
  407048:	ldr	w0, [x0]
  40704c:	ldr	w1, [sp, #76]
  407050:	cmp	w1, w0
  407054:	b.lt	406ea8 <ferror@plt+0x4068>  // b.tstop
  407058:	b	407060 <ferror@plt+0x4220>
  40705c:	nop
  407060:	mov	w0, #0x0                   	// #0
  407064:	bl	404e80 <ferror@plt+0x2040>
  407068:	mov	w1, w0
  40706c:	ldr	w0, [sp, #72]
  407070:	orr	w0, w0, w1
  407074:	str	w0, [sp, #72]
  407078:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40707c:	add	x0, x0, #0x6e8
  407080:	ldr	x0, [x0]
  407084:	bl	402bb0 <free@plt>
  407088:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40708c:	add	x0, x0, #0x700
  407090:	ldr	x0, [x0]
  407094:	bl	402ba0 <mnt_unref_cache@plt>
  407098:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40709c:	add	x0, x0, #0x6f0
  4070a0:	ldr	x0, [x0]
  4070a4:	bl	402740 <mnt_unref_table@plt>
  4070a8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4070ac:	add	x0, x0, #0x6f8
  4070b0:	ldr	x0, [x0]
  4070b4:	bl	402740 <mnt_unref_table@plt>
  4070b8:	ldr	w0, [sp, #72]
  4070bc:	ldp	x29, x30, [sp], #80
  4070c0:	ret
  4070c4:	stp	x29, x30, [sp, #-192]!
  4070c8:	mov	x29, sp
  4070cc:	str	x0, [sp, #24]
  4070d0:	add	x0, sp, #0x90
  4070d4:	mov	x1, #0x0                   	// #0
  4070d8:	bl	4029c0 <gettimeofday@plt>
  4070dc:	cmp	w0, #0x0
  4070e0:	b.eq	4070f4 <ferror@plt+0x42b4>  // b.none
  4070e4:	bl	402d70 <__errno_location@plt>
  4070e8:	ldr	w0, [x0]
  4070ec:	neg	w0, w0
  4070f0:	b	4071ec <ferror@plt+0x43ac>
  4070f4:	add	x0, sp, #0xb0
  4070f8:	mov	x1, x0
  4070fc:	mov	w0, #0x7                   	// #7
  407100:	bl	402800 <clock_gettime@plt>
  407104:	cmp	w0, #0x0
  407108:	b.ne	4071ac <ferror@plt+0x436c>  // b.any
  40710c:	ldr	x0, [sp, #176]
  407110:	str	x0, [sp, #160]
  407114:	ldr	x0, [sp, #184]
  407118:	mov	x1, #0xf7cf                	// #63439
  40711c:	movk	x1, #0xe353, lsl #16
  407120:	movk	x1, #0x9ba5, lsl #32
  407124:	movk	x1, #0x20c4, lsl #48
  407128:	smulh	x1, x0, x1
  40712c:	asr	x1, x1, #7
  407130:	asr	x0, x0, #63
  407134:	sub	x0, x1, x0
  407138:	str	x0, [sp, #168]
  40713c:	ldr	x1, [sp, #144]
  407140:	ldr	x0, [sp, #160]
  407144:	sub	x1, x1, x0
  407148:	ldr	x0, [sp, #24]
  40714c:	str	x1, [x0]
  407150:	ldr	x1, [sp, #152]
  407154:	ldr	x0, [sp, #168]
  407158:	sub	x1, x1, x0
  40715c:	ldr	x0, [sp, #24]
  407160:	str	x1, [x0, #8]
  407164:	ldr	x0, [sp, #24]
  407168:	ldr	x0, [x0, #8]
  40716c:	cmp	x0, #0x0
  407170:	b.ge	4071a4 <ferror@plt+0x4364>  // b.tcont
  407174:	ldr	x0, [sp, #24]
  407178:	ldr	x0, [x0]
  40717c:	sub	x1, x0, #0x1
  407180:	ldr	x0, [sp, #24]
  407184:	str	x1, [x0]
  407188:	ldr	x0, [sp, #24]
  40718c:	ldr	x1, [x0, #8]
  407190:	mov	x0, #0x4240                	// #16960
  407194:	movk	x0, #0xf, lsl #16
  407198:	add	x1, x1, x0
  40719c:	ldr	x0, [sp, #24]
  4071a0:	str	x1, [x0, #8]
  4071a4:	mov	w0, #0x0                   	// #0
  4071a8:	b	4071ec <ferror@plt+0x43ac>
  4071ac:	add	x0, sp, #0x20
  4071b0:	bl	4027b0 <sysinfo@plt>
  4071b4:	cmp	w0, #0x0
  4071b8:	b.eq	4071cc <ferror@plt+0x438c>  // b.none
  4071bc:	bl	402d70 <__errno_location@plt>
  4071c0:	ldr	w0, [x0]
  4071c4:	neg	w0, w0
  4071c8:	b	4071ec <ferror@plt+0x43ac>
  4071cc:	ldr	x1, [sp, #144]
  4071d0:	ldr	x0, [sp, #32]
  4071d4:	sub	x1, x1, x0
  4071d8:	ldr	x0, [sp, #24]
  4071dc:	str	x1, [x0]
  4071e0:	ldr	x0, [sp, #24]
  4071e4:	str	xzr, [x0, #8]
  4071e8:	mov	w0, #0x0                   	// #0
  4071ec:	ldp	x29, x30, [sp], #192
  4071f0:	ret
  4071f4:	stp	x29, x30, [sp, #-64]!
  4071f8:	mov	x29, sp
  4071fc:	str	x0, [sp, #24]
  407200:	add	x0, sp, #0x28
  407204:	mov	x1, x0
  407208:	mov	w0, #0x4                   	// #4
  40720c:	bl	402800 <clock_gettime@plt>
  407210:	str	w0, [sp, #60]
  407214:	ldr	w0, [sp, #60]
  407218:	cmp	w0, #0x0
  40721c:	b.ne	407258 <ferror@plt+0x4418>  // b.any
  407220:	ldr	x1, [sp, #40]
  407224:	ldr	x0, [sp, #24]
  407228:	str	x1, [x0]
  40722c:	ldr	x0, [sp, #48]
  407230:	mov	x1, #0xf7cf                	// #63439
  407234:	movk	x1, #0xe353, lsl #16
  407238:	movk	x1, #0x9ba5, lsl #32
  40723c:	movk	x1, #0x20c4, lsl #48
  407240:	smulh	x1, x0, x1
  407244:	asr	x1, x1, #7
  407248:	asr	x0, x0, #63
  40724c:	sub	x1, x1, x0
  407250:	ldr	x0, [sp, #24]
  407254:	str	x1, [x0, #8]
  407258:	ldr	w0, [sp, #60]
  40725c:	ldp	x29, x30, [sp], #64
  407260:	ret
  407264:	stp	x29, x30, [sp, #-48]!
  407268:	mov	x29, sp
  40726c:	str	x0, [sp, #24]
  407270:	b	4072b8 <ferror@plt+0x4478>
  407274:	ldr	x0, [sp, #40]
  407278:	add	x2, x0, #0x13
  40727c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  407280:	add	x1, x0, #0x220
  407284:	mov	x0, x2
  407288:	bl	402b30 <strcmp@plt>
  40728c:	cmp	w0, #0x0
  407290:	b.eq	4072b4 <ferror@plt+0x4474>  // b.none
  407294:	ldr	x0, [sp, #40]
  407298:	add	x2, x0, #0x13
  40729c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  4072a0:	add	x1, x0, #0x228
  4072a4:	mov	x0, x2
  4072a8:	bl	402b30 <strcmp@plt>
  4072ac:	cmp	w0, #0x0
  4072b0:	b.ne	4072d4 <ferror@plt+0x4494>  // b.any
  4072b4:	nop
  4072b8:	ldr	x0, [sp, #24]
  4072bc:	bl	402a20 <readdir@plt>
  4072c0:	str	x0, [sp, #40]
  4072c4:	ldr	x0, [sp, #40]
  4072c8:	cmp	x0, #0x0
  4072cc:	b.ne	407274 <ferror@plt+0x4434>  // b.any
  4072d0:	b	4072d8 <ferror@plt+0x4498>
  4072d4:	nop
  4072d8:	ldr	x0, [sp, #40]
  4072dc:	ldp	x29, x30, [sp], #48
  4072e0:	ret
  4072e4:	stp	x29, x30, [sp, #-32]!
  4072e8:	mov	x29, sp
  4072ec:	str	x0, [sp, #24]
  4072f0:	mov	w1, #0xc2                  	// #194
  4072f4:	movk	w1, #0x8, lsl #16
  4072f8:	ldr	x0, [sp, #24]
  4072fc:	bl	402ad0 <mkostemp@plt>
  407300:	ldp	x29, x30, [sp], #32
  407304:	ret
  407308:	stp	x29, x30, [sp, #-80]!
  40730c:	mov	x29, sp
  407310:	str	x0, [sp, #40]
  407314:	str	x1, [sp, #32]
  407318:	str	x2, [sp, #24]
  40731c:	ldr	x0, [sp, #32]
  407320:	cmp	x0, #0x0
  407324:	b.ne	407338 <ferror@plt+0x44f8>  // b.any
  407328:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40732c:	add	x0, x0, #0x230
  407330:	bl	402d80 <getenv@plt>
  407334:	b	40733c <ferror@plt+0x44fc>
  407338:	ldr	x0, [sp, #32]
  40733c:	str	x0, [sp, #72]
  407340:	ldr	x0, [sp, #72]
  407344:	cmp	x0, #0x0
  407348:	b.ne	407358 <ferror@plt+0x4518>  // b.any
  40734c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  407350:	add	x0, x0, #0x238
  407354:	str	x0, [sp, #72]
  407358:	add	x4, sp, #0x30
  40735c:	ldr	x3, [sp, #24]
  407360:	ldr	x2, [sp, #72]
  407364:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  407368:	add	x1, x0, #0x240
  40736c:	mov	x0, x4
  407370:	bl	402830 <asprintf@plt>
  407374:	str	w0, [sp, #68]
  407378:	ldr	w0, [sp, #68]
  40737c:	cmp	w0, #0x0
  407380:	b.ge	40738c <ferror@plt+0x454c>  // b.tcont
  407384:	mov	w0, #0xffffffff            	// #-1
  407388:	b	4073d4 <ferror@plt+0x4594>
  40738c:	mov	w0, #0x3f                  	// #63
  407390:	bl	402d20 <umask@plt>
  407394:	str	w0, [sp, #64]
  407398:	ldr	x0, [sp, #48]
  40739c:	bl	4072e4 <ferror@plt+0x44a4>
  4073a0:	str	w0, [sp, #60]
  4073a4:	ldr	w0, [sp, #64]
  4073a8:	bl	402d20 <umask@plt>
  4073ac:	ldr	w0, [sp, #60]
  4073b0:	cmn	w0, #0x1
  4073b4:	b.ne	4073c4 <ferror@plt+0x4584>  // b.any
  4073b8:	ldr	x0, [sp, #48]
  4073bc:	bl	402bb0 <free@plt>
  4073c0:	str	xzr, [sp, #48]
  4073c4:	ldr	x1, [sp, #48]
  4073c8:	ldr	x0, [sp, #40]
  4073cc:	str	x1, [x0]
  4073d0:	ldr	w0, [sp, #60]
  4073d4:	ldp	x29, x30, [sp], #80
  4073d8:	ret
  4073dc:	stp	x29, x30, [sp, #-48]!
  4073e0:	mov	x29, sp
  4073e4:	str	w0, [sp, #28]
  4073e8:	str	w1, [sp, #24]
  4073ec:	ldr	w2, [sp, #24]
  4073f0:	mov	w1, #0x406                 	// #1030
  4073f4:	ldr	w0, [sp, #28]
  4073f8:	bl	402c60 <fcntl@plt>
  4073fc:	str	w0, [sp, #44]
  407400:	ldr	w0, [sp, #44]
  407404:	cmp	w0, #0x0
  407408:	b.lt	407414 <ferror@plt+0x45d4>  // b.tstop
  40740c:	ldr	w0, [sp, #44]
  407410:	b	4074ac <ferror@plt+0x466c>
  407414:	ldr	w0, [sp, #28]
  407418:	bl	402760 <dup@plt>
  40741c:	str	w0, [sp, #44]
  407420:	ldr	w0, [sp, #44]
  407424:	cmp	w0, #0x0
  407428:	b.ge	407434 <ferror@plt+0x45f4>  // b.tcont
  40742c:	ldr	w0, [sp, #44]
  407430:	b	4074ac <ferror@plt+0x466c>
  407434:	mov	w1, #0x1                   	// #1
  407438:	ldr	w0, [sp, #44]
  40743c:	bl	402c60 <fcntl@plt>
  407440:	str	w0, [sp, #40]
  407444:	ldr	w0, [sp, #40]
  407448:	cmp	w0, #0x0
  40744c:	b.lt	407478 <ferror@plt+0x4638>  // b.tstop
  407450:	ldr	w0, [sp, #40]
  407454:	orr	w0, w0, #0x1
  407458:	mov	w2, w0
  40745c:	mov	w1, #0x2                   	// #2
  407460:	ldr	w0, [sp, #44]
  407464:	bl	402c60 <fcntl@plt>
  407468:	cmp	w0, #0x0
  40746c:	b.lt	407480 <ferror@plt+0x4640>  // b.tstop
  407470:	ldr	w0, [sp, #44]
  407474:	b	4074ac <ferror@plt+0x466c>
  407478:	nop
  40747c:	b	407484 <ferror@plt+0x4644>
  407480:	nop
  407484:	bl	402d70 <__errno_location@plt>
  407488:	ldr	w0, [x0]
  40748c:	str	w0, [sp, #36]
  407490:	ldr	w0, [sp, #44]
  407494:	bl	402a60 <close@plt>
  407498:	bl	402d70 <__errno_location@plt>
  40749c:	mov	x1, x0
  4074a0:	ldr	w0, [sp, #36]
  4074a4:	str	w0, [x1]
  4074a8:	mov	w0, #0xffffffff            	// #-1
  4074ac:	ldp	x29, x30, [sp], #48
  4074b0:	ret
  4074b4:	stp	x29, x30, [sp, #-32]!
  4074b8:	mov	x29, sp
  4074bc:	bl	402de0 <getdtablesize@plt>
  4074c0:	str	w0, [sp, #28]
  4074c4:	ldr	w0, [sp, #28]
  4074c8:	ldp	x29, x30, [sp], #32
  4074cc:	ret
  4074d0:	sub	sp, sp, #0x30
  4074d4:	str	w0, [sp, #28]
  4074d8:	str	x1, [sp, #16]
  4074dc:	str	x2, [sp, #8]
  4074e0:	str	xzr, [sp, #40]
  4074e4:	b	40751c <ferror@plt+0x46dc>
  4074e8:	ldr	x0, [sp, #40]
  4074ec:	lsl	x0, x0, #2
  4074f0:	ldr	x1, [sp, #16]
  4074f4:	add	x0, x1, x0
  4074f8:	ldr	w0, [x0]
  4074fc:	ldr	w1, [sp, #28]
  407500:	cmp	w1, w0
  407504:	b.ne	407510 <ferror@plt+0x46d0>  // b.any
  407508:	mov	w0, #0x1                   	// #1
  40750c:	b	407530 <ferror@plt+0x46f0>
  407510:	ldr	x0, [sp, #40]
  407514:	add	x0, x0, #0x1
  407518:	str	x0, [sp, #40]
  40751c:	ldr	x1, [sp, #40]
  407520:	ldr	x0, [sp, #8]
  407524:	cmp	x1, x0
  407528:	b.cc	4074e8 <ferror@plt+0x46a8>  // b.lo, b.ul, b.last
  40752c:	mov	w0, #0x0                   	// #0
  407530:	add	sp, sp, #0x30
  407534:	ret
  407538:	stp	x29, x30, [sp, #-80]!
  40753c:	mov	x29, sp
  407540:	str	x0, [sp, #24]
  407544:	str	x1, [sp, #16]
  407548:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40754c:	add	x0, x0, #0x250
  407550:	bl	4027c0 <opendir@plt>
  407554:	str	x0, [sp, #64]
  407558:	ldr	x0, [sp, #64]
  40755c:	cmp	x0, #0x0
  407560:	b.eq	40763c <ferror@plt+0x47fc>  // b.none
  407564:	b	407618 <ferror@plt+0x47d8>
  407568:	bl	402d70 <__errno_location@plt>
  40756c:	str	wzr, [x0]
  407570:	ldr	x0, [sp, #48]
  407574:	add	x0, x0, #0x13
  407578:	add	x1, sp, #0x20
  40757c:	mov	w2, #0xa                   	// #10
  407580:	bl	402b70 <strtol@plt>
  407584:	str	w0, [sp, #44]
  407588:	bl	402d70 <__errno_location@plt>
  40758c:	ldr	w0, [x0]
  407590:	cmp	w0, #0x0
  407594:	b.ne	407604 <ferror@plt+0x47c4>  // b.any
  407598:	ldr	x0, [sp, #48]
  40759c:	add	x1, x0, #0x13
  4075a0:	ldr	x0, [sp, #32]
  4075a4:	cmp	x1, x0
  4075a8:	b.eq	407604 <ferror@plt+0x47c4>  // b.none
  4075ac:	ldr	x0, [sp, #32]
  4075b0:	cmp	x0, #0x0
  4075b4:	b.eq	407604 <ferror@plt+0x47c4>  // b.none
  4075b8:	ldr	x0, [sp, #32]
  4075bc:	ldrsb	w0, [x0]
  4075c0:	cmp	w0, #0x0
  4075c4:	b.ne	407604 <ferror@plt+0x47c4>  // b.any
  4075c8:	ldr	x0, [sp, #64]
  4075cc:	bl	402c90 <dirfd@plt>
  4075d0:	mov	w1, w0
  4075d4:	ldr	w0, [sp, #44]
  4075d8:	cmp	w0, w1
  4075dc:	b.eq	40760c <ferror@plt+0x47cc>  // b.none
  4075e0:	ldr	x2, [sp, #16]
  4075e4:	ldr	x1, [sp, #24]
  4075e8:	ldr	w0, [sp, #44]
  4075ec:	bl	4074d0 <ferror@plt+0x4690>
  4075f0:	cmp	w0, #0x0
  4075f4:	b.ne	407614 <ferror@plt+0x47d4>  // b.any
  4075f8:	ldr	w0, [sp, #44]
  4075fc:	bl	402a60 <close@plt>
  407600:	b	407618 <ferror@plt+0x47d8>
  407604:	nop
  407608:	b	407618 <ferror@plt+0x47d8>
  40760c:	nop
  407610:	b	407618 <ferror@plt+0x47d8>
  407614:	nop
  407618:	ldr	x0, [sp, #64]
  40761c:	bl	407264 <ferror@plt+0x4424>
  407620:	str	x0, [sp, #48]
  407624:	ldr	x0, [sp, #48]
  407628:	cmp	x0, #0x0
  40762c:	b.ne	407568 <ferror@plt+0x4728>  // b.any
  407630:	ldr	x0, [sp, #64]
  407634:	bl	402a50 <closedir@plt>
  407638:	b	407688 <ferror@plt+0x4848>
  40763c:	bl	4074b4 <ferror@plt+0x4674>
  407640:	str	w0, [sp, #60]
  407644:	str	wzr, [sp, #76]
  407648:	b	407678 <ferror@plt+0x4838>
  40764c:	ldr	x2, [sp, #16]
  407650:	ldr	x1, [sp, #24]
  407654:	ldr	w0, [sp, #76]
  407658:	bl	4074d0 <ferror@plt+0x4690>
  40765c:	cmp	w0, #0x0
  407660:	b.ne	40766c <ferror@plt+0x482c>  // b.any
  407664:	ldr	w0, [sp, #76]
  407668:	bl	402a60 <close@plt>
  40766c:	ldr	w0, [sp, #76]
  407670:	add	w0, w0, #0x1
  407674:	str	w0, [sp, #76]
  407678:	ldr	w1, [sp, #76]
  40767c:	ldr	w0, [sp, #60]
  407680:	cmp	w1, w0
  407684:	b.lt	40764c <ferror@plt+0x480c>  // b.tstop
  407688:	nop
  40768c:	ldp	x29, x30, [sp], #80
  407690:	ret
  407694:	stp	x29, x30, [sp, #-64]!
  407698:	mov	x29, sp
  40769c:	str	x0, [sp, #24]
  4076a0:	str	w1, [sp, #20]
  4076a4:	str	wzr, [sp, #52]
  4076a8:	ldr	x0, [sp, #24]
  4076ac:	cmp	x0, #0x0
  4076b0:	b.eq	4076c4 <ferror@plt+0x4884>  // b.none
  4076b4:	ldr	x0, [sp, #24]
  4076b8:	ldrsb	w0, [x0]
  4076bc:	cmp	w0, #0x0
  4076c0:	b.ne	4076cc <ferror@plt+0x488c>  // b.any
  4076c4:	mov	w0, #0xffffffea            	// #-22
  4076c8:	b	4077d4 <ferror@plt+0x4994>
  4076cc:	ldr	x0, [sp, #24]
  4076d0:	bl	402a40 <strdup@plt>
  4076d4:	str	x0, [sp, #56]
  4076d8:	ldr	x0, [sp, #56]
  4076dc:	str	x0, [sp, #40]
  4076e0:	ldr	x0, [sp, #40]
  4076e4:	cmp	x0, #0x0
  4076e8:	b.ne	4076f4 <ferror@plt+0x48b4>  // b.any
  4076ec:	mov	w0, #0xfffffff4            	// #-12
  4076f0:	b	4077d4 <ferror@plt+0x4994>
  4076f4:	ldr	x0, [sp, #56]
  4076f8:	ldrsb	w0, [x0]
  4076fc:	cmp	w0, #0x2f
  407700:	b.ne	40779c <ferror@plt+0x495c>  // b.any
  407704:	ldr	x0, [sp, #56]
  407708:	add	x0, x0, #0x1
  40770c:	str	x0, [sp, #56]
  407710:	b	40779c <ferror@plt+0x495c>
  407714:	mov	w1, #0x2f                  	// #47
  407718:	ldr	x0, [sp, #56]
  40771c:	bl	402c40 <strchr@plt>
  407720:	str	x0, [sp, #32]
  407724:	ldr	x0, [sp, #32]
  407728:	cmp	x0, #0x0
  40772c:	b.eq	407738 <ferror@plt+0x48f8>  // b.none
  407730:	ldr	x0, [sp, #32]
  407734:	strb	wzr, [x0]
  407738:	ldr	x0, [sp, #56]
  40773c:	ldrsb	w0, [x0]
  407740:	cmp	w0, #0x0
  407744:	b.eq	407778 <ferror@plt+0x4938>  // b.none
  407748:	ldr	w1, [sp, #20]
  40774c:	ldr	x0, [sp, #40]
  407750:	bl	402df0 <mkdir@plt>
  407754:	str	w0, [sp, #52]
  407758:	ldr	w0, [sp, #52]
  40775c:	cmp	w0, #0x0
  407760:	b.eq	407774 <ferror@plt+0x4934>  // b.none
  407764:	bl	402d70 <__errno_location@plt>
  407768:	ldr	w0, [x0]
  40776c:	cmp	w0, #0x11
  407770:	b.ne	4077bc <ferror@plt+0x497c>  // b.any
  407774:	str	wzr, [sp, #52]
  407778:	ldr	x0, [sp, #32]
  40777c:	cmp	x0, #0x0
  407780:	b.eq	4077c4 <ferror@plt+0x4984>  // b.none
  407784:	ldr	x0, [sp, #32]
  407788:	mov	w1, #0x2f                  	// #47
  40778c:	strb	w1, [x0]
  407790:	ldr	x0, [sp, #32]
  407794:	add	x0, x0, #0x1
  407798:	str	x0, [sp, #56]
  40779c:	ldr	x0, [sp, #56]
  4077a0:	cmp	x0, #0x0
  4077a4:	b.eq	4077c8 <ferror@plt+0x4988>  // b.none
  4077a8:	ldr	x0, [sp, #56]
  4077ac:	ldrsb	w0, [x0]
  4077b0:	cmp	w0, #0x0
  4077b4:	b.ne	407714 <ferror@plt+0x48d4>  // b.any
  4077b8:	b	4077c8 <ferror@plt+0x4988>
  4077bc:	nop
  4077c0:	b	4077c8 <ferror@plt+0x4988>
  4077c4:	nop
  4077c8:	ldr	x0, [sp, #40]
  4077cc:	bl	402bb0 <free@plt>
  4077d0:	ldr	w0, [sp, #52]
  4077d4:	ldp	x29, x30, [sp], #64
  4077d8:	ret
  4077dc:	stp	x29, x30, [sp, #-48]!
  4077e0:	mov	x29, sp
  4077e4:	str	x0, [sp, #24]
  4077e8:	ldr	x0, [sp, #24]
  4077ec:	cmp	x0, #0x0
  4077f0:	b.eq	407804 <ferror@plt+0x49c4>  // b.none
  4077f4:	mov	w1, #0x2f                  	// #47
  4077f8:	ldr	x0, [sp, #24]
  4077fc:	bl	402a80 <strrchr@plt>
  407800:	b	407808 <ferror@plt+0x49c8>
  407804:	mov	x0, #0x0                   	// #0
  407808:	str	x0, [sp, #40]
  40780c:	ldr	x0, [sp, #40]
  407810:	cmp	x0, #0x0
  407814:	b.ne	407820 <ferror@plt+0x49e0>  // b.any
  407818:	mov	x0, #0x0                   	// #0
  40781c:	b	407830 <ferror@plt+0x49f0>
  407820:	ldr	x0, [sp, #40]
  407824:	strb	wzr, [x0]
  407828:	ldr	x0, [sp, #40]
  40782c:	add	x0, x0, #0x1
  407830:	ldp	x29, x30, [sp], #48
  407834:	ret
  407838:	sub	sp, sp, #0x10
  40783c:	str	w0, [sp, #12]
  407840:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  407844:	add	x0, x0, #0x448
  407848:	ldr	w1, [sp, #12]
  40784c:	str	w1, [x0]
  407850:	nop
  407854:	add	sp, sp, #0x10
  407858:	ret
  40785c:	sub	sp, sp, #0x10
  407860:	str	x0, [sp, #8]
  407864:	str	w1, [sp, #4]
  407868:	str	w2, [sp]
  40786c:	b	4078bc <ferror@plt+0x4a7c>
  407870:	ldr	x0, [sp, #8]
  407874:	ldr	x1, [x0]
  407878:	ldrsw	x0, [sp, #4]
  40787c:	mov	x2, #0x0                   	// #0
  407880:	umulh	x0, x1, x0
  407884:	cmp	x0, #0x0
  407888:	b.eq	407890 <ferror@plt+0x4a50>  // b.none
  40788c:	mov	x2, #0x1                   	// #1
  407890:	mov	x0, x2
  407894:	cmp	x0, #0x0
  407898:	b.eq	4078a4 <ferror@plt+0x4a64>  // b.none
  40789c:	mov	w0, #0xffffffde            	// #-34
  4078a0:	b	4078d4 <ferror@plt+0x4a94>
  4078a4:	ldr	x0, [sp, #8]
  4078a8:	ldr	x1, [x0]
  4078ac:	ldrsw	x0, [sp, #4]
  4078b0:	mul	x1, x1, x0
  4078b4:	ldr	x0, [sp, #8]
  4078b8:	str	x1, [x0]
  4078bc:	ldr	w0, [sp]
  4078c0:	sub	w1, w0, #0x1
  4078c4:	str	w1, [sp]
  4078c8:	cmp	w0, #0x0
  4078cc:	b.ne	407870 <ferror@plt+0x4a30>  // b.any
  4078d0:	mov	w0, #0x0                   	// #0
  4078d4:	add	sp, sp, #0x10
  4078d8:	ret
  4078dc:	stp	x29, x30, [sp, #-192]!
  4078e0:	mov	x29, sp
  4078e4:	str	x0, [sp, #40]
  4078e8:	str	x1, [sp, #32]
  4078ec:	str	x2, [sp, #24]
  4078f0:	str	xzr, [sp, #176]
  4078f4:	mov	w0, #0x400                 	// #1024
  4078f8:	str	w0, [sp, #172]
  4078fc:	str	wzr, [sp, #168]
  407900:	str	wzr, [sp, #164]
  407904:	str	wzr, [sp, #160]
  407908:	ldr	x0, [sp, #32]
  40790c:	str	xzr, [x0]
  407910:	ldr	x0, [sp, #40]
  407914:	cmp	x0, #0x0
  407918:	b.eq	40792c <ferror@plt+0x4aec>  // b.none
  40791c:	ldr	x0, [sp, #40]
  407920:	ldrsb	w0, [x0]
  407924:	cmp	w0, #0x0
  407928:	b.ne	407938 <ferror@plt+0x4af8>  // b.any
  40792c:	mov	w0, #0xffffffea            	// #-22
  407930:	str	w0, [sp, #168]
  407934:	b	407f20 <ferror@plt+0x50e0>
  407938:	ldr	x0, [sp, #40]
  40793c:	str	x0, [sp, #184]
  407940:	b	407950 <ferror@plt+0x4b10>
  407944:	ldr	x0, [sp, #184]
  407948:	add	x0, x0, #0x1
  40794c:	str	x0, [sp, #184]
  407950:	bl	402b50 <__ctype_b_loc@plt>
  407954:	ldr	x1, [x0]
  407958:	ldr	x0, [sp, #184]
  40795c:	ldrsb	w0, [x0]
  407960:	and	w0, w0, #0xff
  407964:	and	x0, x0, #0xff
  407968:	lsl	x0, x0, #1
  40796c:	add	x0, x1, x0
  407970:	ldrh	w0, [x0]
  407974:	and	w0, w0, #0x2000
  407978:	cmp	w0, #0x0
  40797c:	b.ne	407944 <ferror@plt+0x4b04>  // b.any
  407980:	ldr	x0, [sp, #184]
  407984:	ldrsb	w0, [x0]
  407988:	cmp	w0, #0x2d
  40798c:	b.ne	40799c <ferror@plt+0x4b5c>  // b.any
  407990:	mov	w0, #0xffffffea            	// #-22
  407994:	str	w0, [sp, #168]
  407998:	b	407f20 <ferror@plt+0x50e0>
  40799c:	bl	402d70 <__errno_location@plt>
  4079a0:	str	wzr, [x0]
  4079a4:	str	xzr, [sp, #72]
  4079a8:	add	x0, sp, #0x48
  4079ac:	mov	w2, #0x0                   	// #0
  4079b0:	mov	x1, x0
  4079b4:	ldr	x0, [sp, #40]
  4079b8:	bl	402ab0 <strtoumax@plt>
  4079bc:	str	x0, [sp, #64]
  4079c0:	ldr	x0, [sp, #72]
  4079c4:	ldr	x1, [sp, #40]
  4079c8:	cmp	x1, x0
  4079cc:	b.eq	4079f8 <ferror@plt+0x4bb8>  // b.none
  4079d0:	bl	402d70 <__errno_location@plt>
  4079d4:	ldr	w0, [x0]
  4079d8:	cmp	w0, #0x0
  4079dc:	b.eq	407a24 <ferror@plt+0x4be4>  // b.none
  4079e0:	ldr	x0, [sp, #64]
  4079e4:	cmn	x0, #0x1
  4079e8:	b.eq	4079f8 <ferror@plt+0x4bb8>  // b.none
  4079ec:	ldr	x0, [sp, #64]
  4079f0:	cmp	x0, #0x0
  4079f4:	b.ne	407a24 <ferror@plt+0x4be4>  // b.any
  4079f8:	bl	402d70 <__errno_location@plt>
  4079fc:	ldr	w0, [x0]
  407a00:	cmp	w0, #0x0
  407a04:	b.eq	407a18 <ferror@plt+0x4bd8>  // b.none
  407a08:	bl	402d70 <__errno_location@plt>
  407a0c:	ldr	w0, [x0]
  407a10:	neg	w0, w0
  407a14:	b	407a1c <ferror@plt+0x4bdc>
  407a18:	mov	w0, #0xffffffea            	// #-22
  407a1c:	str	w0, [sp, #168]
  407a20:	b	407f20 <ferror@plt+0x50e0>
  407a24:	ldr	x0, [sp, #72]
  407a28:	cmp	x0, #0x0
  407a2c:	b.eq	407f08 <ferror@plt+0x50c8>  // b.none
  407a30:	ldr	x0, [sp, #72]
  407a34:	ldrsb	w0, [x0]
  407a38:	cmp	w0, #0x0
  407a3c:	b.eq	407f08 <ferror@plt+0x50c8>  // b.none
  407a40:	ldr	x0, [sp, #72]
  407a44:	str	x0, [sp, #184]
  407a48:	ldr	x0, [sp, #184]
  407a4c:	add	x0, x0, #0x1
  407a50:	ldrsb	w0, [x0]
  407a54:	cmp	w0, #0x69
  407a58:	b.ne	407aa4 <ferror@plt+0x4c64>  // b.any
  407a5c:	ldr	x0, [sp, #184]
  407a60:	add	x0, x0, #0x2
  407a64:	ldrsb	w0, [x0]
  407a68:	cmp	w0, #0x42
  407a6c:	b.eq	407a84 <ferror@plt+0x4c44>  // b.none
  407a70:	ldr	x0, [sp, #184]
  407a74:	add	x0, x0, #0x2
  407a78:	ldrsb	w0, [x0]
  407a7c:	cmp	w0, #0x62
  407a80:	b.ne	407aa4 <ferror@plt+0x4c64>  // b.any
  407a84:	ldr	x0, [sp, #184]
  407a88:	add	x0, x0, #0x3
  407a8c:	ldrsb	w0, [x0]
  407a90:	cmp	w0, #0x0
  407a94:	b.ne	407aa4 <ferror@plt+0x4c64>  // b.any
  407a98:	mov	w0, #0x400                 	// #1024
  407a9c:	str	w0, [sp, #172]
  407aa0:	b	407cdc <ferror@plt+0x4e9c>
  407aa4:	ldr	x0, [sp, #184]
  407aa8:	add	x0, x0, #0x1
  407aac:	ldrsb	w0, [x0]
  407ab0:	cmp	w0, #0x42
  407ab4:	b.eq	407acc <ferror@plt+0x4c8c>  // b.none
  407ab8:	ldr	x0, [sp, #184]
  407abc:	add	x0, x0, #0x1
  407ac0:	ldrsb	w0, [x0]
  407ac4:	cmp	w0, #0x62
  407ac8:	b.ne	407aec <ferror@plt+0x4cac>  // b.any
  407acc:	ldr	x0, [sp, #184]
  407ad0:	add	x0, x0, #0x2
  407ad4:	ldrsb	w0, [x0]
  407ad8:	cmp	w0, #0x0
  407adc:	b.ne	407aec <ferror@plt+0x4cac>  // b.any
  407ae0:	mov	w0, #0x3e8                 	// #1000
  407ae4:	str	w0, [sp, #172]
  407ae8:	b	407cdc <ferror@plt+0x4e9c>
  407aec:	ldr	x0, [sp, #184]
  407af0:	add	x0, x0, #0x1
  407af4:	ldrsb	w0, [x0]
  407af8:	cmp	w0, #0x0
  407afc:	b.eq	407cdc <ferror@plt+0x4e9c>  // b.none
  407b00:	bl	402880 <localeconv@plt>
  407b04:	str	x0, [sp, #128]
  407b08:	ldr	x0, [sp, #128]
  407b0c:	cmp	x0, #0x0
  407b10:	b.eq	407b20 <ferror@plt+0x4ce0>  // b.none
  407b14:	ldr	x0, [sp, #128]
  407b18:	ldr	x0, [x0]
  407b1c:	b	407b24 <ferror@plt+0x4ce4>
  407b20:	mov	x0, #0x0                   	// #0
  407b24:	str	x0, [sp, #120]
  407b28:	ldr	x0, [sp, #120]
  407b2c:	cmp	x0, #0x0
  407b30:	b.eq	407b40 <ferror@plt+0x4d00>  // b.none
  407b34:	ldr	x0, [sp, #120]
  407b38:	bl	402710 <strlen@plt>
  407b3c:	b	407b44 <ferror@plt+0x4d04>
  407b40:	mov	x0, #0x0                   	// #0
  407b44:	str	x0, [sp, #112]
  407b48:	ldr	x0, [sp, #176]
  407b4c:	cmp	x0, #0x0
  407b50:	b.ne	407cd0 <ferror@plt+0x4e90>  // b.any
  407b54:	ldr	x0, [sp, #184]
  407b58:	ldrsb	w0, [x0]
  407b5c:	cmp	w0, #0x0
  407b60:	b.eq	407cd0 <ferror@plt+0x4e90>  // b.none
  407b64:	ldr	x0, [sp, #120]
  407b68:	cmp	x0, #0x0
  407b6c:	b.eq	407cd0 <ferror@plt+0x4e90>  // b.none
  407b70:	ldr	x2, [sp, #112]
  407b74:	ldr	x1, [sp, #184]
  407b78:	ldr	x0, [sp, #120]
  407b7c:	bl	402950 <strncmp@plt>
  407b80:	cmp	w0, #0x0
  407b84:	b.ne	407cd0 <ferror@plt+0x4e90>  // b.any
  407b88:	ldr	x1, [sp, #184]
  407b8c:	ldr	x0, [sp, #112]
  407b90:	add	x0, x1, x0
  407b94:	str	x0, [sp, #104]
  407b98:	ldr	x0, [sp, #104]
  407b9c:	str	x0, [sp, #184]
  407ba0:	b	407bbc <ferror@plt+0x4d7c>
  407ba4:	ldr	w0, [sp, #160]
  407ba8:	add	w0, w0, #0x1
  407bac:	str	w0, [sp, #160]
  407bb0:	ldr	x0, [sp, #184]
  407bb4:	add	x0, x0, #0x1
  407bb8:	str	x0, [sp, #184]
  407bbc:	ldr	x0, [sp, #184]
  407bc0:	ldrsb	w0, [x0]
  407bc4:	cmp	w0, #0x30
  407bc8:	b.eq	407ba4 <ferror@plt+0x4d64>  // b.none
  407bcc:	ldr	x0, [sp, #184]
  407bd0:	str	x0, [sp, #104]
  407bd4:	bl	402b50 <__ctype_b_loc@plt>
  407bd8:	ldr	x1, [x0]
  407bdc:	ldr	x0, [sp, #104]
  407be0:	ldrsb	w0, [x0]
  407be4:	sxtb	x0, w0
  407be8:	lsl	x0, x0, #1
  407bec:	add	x0, x1, x0
  407bf0:	ldrh	w0, [x0]
  407bf4:	and	w0, w0, #0x800
  407bf8:	cmp	w0, #0x0
  407bfc:	b.eq	407c88 <ferror@plt+0x4e48>  // b.none
  407c00:	bl	402d70 <__errno_location@plt>
  407c04:	str	wzr, [x0]
  407c08:	str	xzr, [sp, #72]
  407c0c:	add	x0, sp, #0x48
  407c10:	mov	w2, #0x0                   	// #0
  407c14:	mov	x1, x0
  407c18:	ldr	x0, [sp, #104]
  407c1c:	bl	402ab0 <strtoumax@plt>
  407c20:	str	x0, [sp, #176]
  407c24:	ldr	x0, [sp, #72]
  407c28:	ldr	x1, [sp, #104]
  407c2c:	cmp	x1, x0
  407c30:	b.eq	407c5c <ferror@plt+0x4e1c>  // b.none
  407c34:	bl	402d70 <__errno_location@plt>
  407c38:	ldr	w0, [x0]
  407c3c:	cmp	w0, #0x0
  407c40:	b.eq	407c90 <ferror@plt+0x4e50>  // b.none
  407c44:	ldr	x0, [sp, #176]
  407c48:	cmn	x0, #0x1
  407c4c:	b.eq	407c5c <ferror@plt+0x4e1c>  // b.none
  407c50:	ldr	x0, [sp, #176]
  407c54:	cmp	x0, #0x0
  407c58:	b.ne	407c90 <ferror@plt+0x4e50>  // b.any
  407c5c:	bl	402d70 <__errno_location@plt>
  407c60:	ldr	w0, [x0]
  407c64:	cmp	w0, #0x0
  407c68:	b.eq	407c7c <ferror@plt+0x4e3c>  // b.none
  407c6c:	bl	402d70 <__errno_location@plt>
  407c70:	ldr	w0, [x0]
  407c74:	neg	w0, w0
  407c78:	b	407c80 <ferror@plt+0x4e40>
  407c7c:	mov	w0, #0xffffffea            	// #-22
  407c80:	str	w0, [sp, #168]
  407c84:	b	407f20 <ferror@plt+0x50e0>
  407c88:	ldr	x0, [sp, #184]
  407c8c:	str	x0, [sp, #72]
  407c90:	ldr	x0, [sp, #176]
  407c94:	cmp	x0, #0x0
  407c98:	b.eq	407cc4 <ferror@plt+0x4e84>  // b.none
  407c9c:	ldr	x0, [sp, #72]
  407ca0:	cmp	x0, #0x0
  407ca4:	b.eq	407cb8 <ferror@plt+0x4e78>  // b.none
  407ca8:	ldr	x0, [sp, #72]
  407cac:	ldrsb	w0, [x0]
  407cb0:	cmp	w0, #0x0
  407cb4:	b.ne	407cc4 <ferror@plt+0x4e84>  // b.any
  407cb8:	mov	w0, #0xffffffea            	// #-22
  407cbc:	str	w0, [sp, #168]
  407cc0:	b	407f20 <ferror@plt+0x50e0>
  407cc4:	ldr	x0, [sp, #72]
  407cc8:	str	x0, [sp, #184]
  407ccc:	b	407a48 <ferror@plt+0x4c08>
  407cd0:	mov	w0, #0xffffffea            	// #-22
  407cd4:	str	w0, [sp, #168]
  407cd8:	b	407f20 <ferror@plt+0x50e0>
  407cdc:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  407ce0:	add	x0, x0, #0x450
  407ce4:	ldr	x2, [x0]
  407ce8:	ldr	x0, [sp, #184]
  407cec:	ldrsb	w0, [x0]
  407cf0:	mov	w1, w0
  407cf4:	mov	x0, x2
  407cf8:	bl	402c40 <strchr@plt>
  407cfc:	str	x0, [sp, #96]
  407d00:	ldr	x0, [sp, #96]
  407d04:	cmp	x0, #0x0
  407d08:	b.eq	407d2c <ferror@plt+0x4eec>  // b.none
  407d0c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  407d10:	add	x0, x0, #0x450
  407d14:	ldr	x0, [x0]
  407d18:	ldr	x1, [sp, #96]
  407d1c:	sub	x0, x1, x0
  407d20:	add	w0, w0, #0x1
  407d24:	str	w0, [sp, #164]
  407d28:	b	407d88 <ferror@plt+0x4f48>
  407d2c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  407d30:	add	x0, x0, #0x458
  407d34:	ldr	x2, [x0]
  407d38:	ldr	x0, [sp, #184]
  407d3c:	ldrsb	w0, [x0]
  407d40:	mov	w1, w0
  407d44:	mov	x0, x2
  407d48:	bl	402c40 <strchr@plt>
  407d4c:	str	x0, [sp, #96]
  407d50:	ldr	x0, [sp, #96]
  407d54:	cmp	x0, #0x0
  407d58:	b.eq	407d7c <ferror@plt+0x4f3c>  // b.none
  407d5c:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  407d60:	add	x0, x0, #0x458
  407d64:	ldr	x0, [x0]
  407d68:	ldr	x1, [sp, #96]
  407d6c:	sub	x0, x1, x0
  407d70:	add	w0, w0, #0x1
  407d74:	str	w0, [sp, #164]
  407d78:	b	407d88 <ferror@plt+0x4f48>
  407d7c:	mov	w0, #0xffffffea            	// #-22
  407d80:	str	w0, [sp, #168]
  407d84:	b	407f20 <ferror@plt+0x50e0>
  407d88:	add	x0, sp, #0x40
  407d8c:	ldr	w2, [sp, #164]
  407d90:	ldr	w1, [sp, #172]
  407d94:	bl	40785c <ferror@plt+0x4a1c>
  407d98:	str	w0, [sp, #168]
  407d9c:	ldr	x0, [sp, #24]
  407da0:	cmp	x0, #0x0
  407da4:	b.eq	407db4 <ferror@plt+0x4f74>  // b.none
  407da8:	ldr	x0, [sp, #24]
  407dac:	ldr	w1, [sp, #164]
  407db0:	str	w1, [x0]
  407db4:	ldr	x0, [sp, #176]
  407db8:	cmp	x0, #0x0
  407dbc:	b.eq	407f10 <ferror@plt+0x50d0>  // b.none
  407dc0:	ldr	w0, [sp, #164]
  407dc4:	cmp	w0, #0x0
  407dc8:	b.eq	407f10 <ferror@plt+0x50d0>  // b.none
  407dcc:	mov	x0, #0xa                   	// #10
  407dd0:	str	x0, [sp, #144]
  407dd4:	mov	x0, #0x1                   	// #1
  407dd8:	str	x0, [sp, #136]
  407ddc:	mov	x0, #0x1                   	// #1
  407de0:	str	x0, [sp, #56]
  407de4:	add	x0, sp, #0x38
  407de8:	ldr	w2, [sp, #164]
  407dec:	ldr	w1, [sp, #172]
  407df0:	bl	40785c <ferror@plt+0x4a1c>
  407df4:	b	407e10 <ferror@plt+0x4fd0>
  407df8:	ldr	x1, [sp, #144]
  407dfc:	mov	x0, x1
  407e00:	lsl	x0, x0, #2
  407e04:	add	x0, x0, x1
  407e08:	lsl	x0, x0, #1
  407e0c:	str	x0, [sp, #144]
  407e10:	ldr	x1, [sp, #144]
  407e14:	ldr	x0, [sp, #176]
  407e18:	cmp	x1, x0
  407e1c:	b.cc	407df8 <ferror@plt+0x4fb8>  // b.lo, b.ul, b.last
  407e20:	str	wzr, [sp, #156]
  407e24:	b	407e4c <ferror@plt+0x500c>
  407e28:	ldr	x1, [sp, #144]
  407e2c:	mov	x0, x1
  407e30:	lsl	x0, x0, #2
  407e34:	add	x0, x0, x1
  407e38:	lsl	x0, x0, #1
  407e3c:	str	x0, [sp, #144]
  407e40:	ldr	w0, [sp, #156]
  407e44:	add	w0, w0, #0x1
  407e48:	str	w0, [sp, #156]
  407e4c:	ldr	w1, [sp, #156]
  407e50:	ldr	w0, [sp, #160]
  407e54:	cmp	w1, w0
  407e58:	b.lt	407e28 <ferror@plt+0x4fe8>  // b.tstop
  407e5c:	ldr	x2, [sp, #176]
  407e60:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407e64:	movk	x0, #0xcccd
  407e68:	umulh	x0, x2, x0
  407e6c:	lsr	x1, x0, #3
  407e70:	mov	x0, x1
  407e74:	lsl	x0, x0, #2
  407e78:	add	x0, x0, x1
  407e7c:	lsl	x0, x0, #1
  407e80:	sub	x1, x2, x0
  407e84:	mov	w0, w1
  407e88:	str	w0, [sp, #92]
  407e8c:	ldr	x1, [sp, #144]
  407e90:	ldr	x0, [sp, #136]
  407e94:	udiv	x0, x1, x0
  407e98:	str	x0, [sp, #80]
  407e9c:	ldr	x1, [sp, #176]
  407ea0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407ea4:	movk	x0, #0xcccd
  407ea8:	umulh	x0, x1, x0
  407eac:	lsr	x0, x0, #3
  407eb0:	str	x0, [sp, #176]
  407eb4:	ldr	x1, [sp, #136]
  407eb8:	mov	x0, x1
  407ebc:	lsl	x0, x0, #2
  407ec0:	add	x0, x0, x1
  407ec4:	lsl	x0, x0, #1
  407ec8:	str	x0, [sp, #136]
  407ecc:	ldr	w0, [sp, #92]
  407ed0:	cmp	w0, #0x0
  407ed4:	b.eq	407ef8 <ferror@plt+0x50b8>  // b.none
  407ed8:	ldr	x1, [sp, #56]
  407edc:	ldr	w0, [sp, #92]
  407ee0:	ldr	x2, [sp, #80]
  407ee4:	udiv	x0, x2, x0
  407ee8:	udiv	x1, x1, x0
  407eec:	ldr	x0, [sp, #64]
  407ef0:	add	x0, x1, x0
  407ef4:	str	x0, [sp, #64]
  407ef8:	ldr	x0, [sp, #176]
  407efc:	cmp	x0, #0x0
  407f00:	b.ne	407e5c <ferror@plt+0x501c>  // b.any
  407f04:	b	407f14 <ferror@plt+0x50d4>
  407f08:	nop
  407f0c:	b	407f14 <ferror@plt+0x50d4>
  407f10:	nop
  407f14:	ldr	x1, [sp, #64]
  407f18:	ldr	x0, [sp, #32]
  407f1c:	str	x1, [x0]
  407f20:	ldr	w0, [sp, #168]
  407f24:	cmp	w0, #0x0
  407f28:	b.ge	407f40 <ferror@plt+0x5100>  // b.tcont
  407f2c:	bl	402d70 <__errno_location@plt>
  407f30:	mov	x1, x0
  407f34:	ldr	w0, [sp, #168]
  407f38:	neg	w0, w0
  407f3c:	str	w0, [x1]
  407f40:	ldr	w0, [sp, #168]
  407f44:	ldp	x29, x30, [sp], #192
  407f48:	ret
  407f4c:	stp	x29, x30, [sp, #-32]!
  407f50:	mov	x29, sp
  407f54:	str	x0, [sp, #24]
  407f58:	str	x1, [sp, #16]
  407f5c:	mov	x2, #0x0                   	// #0
  407f60:	ldr	x1, [sp, #16]
  407f64:	ldr	x0, [sp, #24]
  407f68:	bl	4078dc <ferror@plt+0x4a9c>
  407f6c:	ldp	x29, x30, [sp], #32
  407f70:	ret
  407f74:	stp	x29, x30, [sp, #-48]!
  407f78:	mov	x29, sp
  407f7c:	str	x0, [sp, #24]
  407f80:	str	x1, [sp, #16]
  407f84:	ldr	x0, [sp, #24]
  407f88:	str	x0, [sp, #40]
  407f8c:	b	407f9c <ferror@plt+0x515c>
  407f90:	ldr	x0, [sp, #40]
  407f94:	add	x0, x0, #0x1
  407f98:	str	x0, [sp, #40]
  407f9c:	ldr	x0, [sp, #40]
  407fa0:	cmp	x0, #0x0
  407fa4:	b.eq	407fe8 <ferror@plt+0x51a8>  // b.none
  407fa8:	ldr	x0, [sp, #40]
  407fac:	ldrsb	w0, [x0]
  407fb0:	cmp	w0, #0x0
  407fb4:	b.eq	407fe8 <ferror@plt+0x51a8>  // b.none
  407fb8:	bl	402b50 <__ctype_b_loc@plt>
  407fbc:	ldr	x1, [x0]
  407fc0:	ldr	x0, [sp, #40]
  407fc4:	ldrsb	w0, [x0]
  407fc8:	and	w0, w0, #0xff
  407fcc:	and	x0, x0, #0xff
  407fd0:	lsl	x0, x0, #1
  407fd4:	add	x0, x1, x0
  407fd8:	ldrh	w0, [x0]
  407fdc:	and	w0, w0, #0x800
  407fe0:	cmp	w0, #0x0
  407fe4:	b.ne	407f90 <ferror@plt+0x5150>  // b.any
  407fe8:	ldr	x0, [sp, #16]
  407fec:	cmp	x0, #0x0
  407ff0:	b.eq	408000 <ferror@plt+0x51c0>  // b.none
  407ff4:	ldr	x0, [sp, #16]
  407ff8:	ldr	x1, [sp, #40]
  407ffc:	str	x1, [x0]
  408000:	ldr	x0, [sp, #40]
  408004:	cmp	x0, #0x0
  408008:	b.eq	408034 <ferror@plt+0x51f4>  // b.none
  40800c:	ldr	x1, [sp, #40]
  408010:	ldr	x0, [sp, #24]
  408014:	cmp	x1, x0
  408018:	b.ls	408034 <ferror@plt+0x51f4>  // b.plast
  40801c:	ldr	x0, [sp, #40]
  408020:	ldrsb	w0, [x0]
  408024:	cmp	w0, #0x0
  408028:	b.ne	408034 <ferror@plt+0x51f4>  // b.any
  40802c:	mov	w0, #0x1                   	// #1
  408030:	b	408038 <ferror@plt+0x51f8>
  408034:	mov	w0, #0x0                   	// #0
  408038:	ldp	x29, x30, [sp], #48
  40803c:	ret
  408040:	stp	x29, x30, [sp, #-48]!
  408044:	mov	x29, sp
  408048:	str	x0, [sp, #24]
  40804c:	str	x1, [sp, #16]
  408050:	ldr	x0, [sp, #24]
  408054:	str	x0, [sp, #40]
  408058:	b	408068 <ferror@plt+0x5228>
  40805c:	ldr	x0, [sp, #40]
  408060:	add	x0, x0, #0x1
  408064:	str	x0, [sp, #40]
  408068:	ldr	x0, [sp, #40]
  40806c:	cmp	x0, #0x0
  408070:	b.eq	4080b4 <ferror@plt+0x5274>  // b.none
  408074:	ldr	x0, [sp, #40]
  408078:	ldrsb	w0, [x0]
  40807c:	cmp	w0, #0x0
  408080:	b.eq	4080b4 <ferror@plt+0x5274>  // b.none
  408084:	bl	402b50 <__ctype_b_loc@plt>
  408088:	ldr	x1, [x0]
  40808c:	ldr	x0, [sp, #40]
  408090:	ldrsb	w0, [x0]
  408094:	and	w0, w0, #0xff
  408098:	and	x0, x0, #0xff
  40809c:	lsl	x0, x0, #1
  4080a0:	add	x0, x1, x0
  4080a4:	ldrh	w0, [x0]
  4080a8:	and	w0, w0, #0x1000
  4080ac:	cmp	w0, #0x0
  4080b0:	b.ne	40805c <ferror@plt+0x521c>  // b.any
  4080b4:	ldr	x0, [sp, #16]
  4080b8:	cmp	x0, #0x0
  4080bc:	b.eq	4080cc <ferror@plt+0x528c>  // b.none
  4080c0:	ldr	x0, [sp, #16]
  4080c4:	ldr	x1, [sp, #40]
  4080c8:	str	x1, [x0]
  4080cc:	ldr	x0, [sp, #40]
  4080d0:	cmp	x0, #0x0
  4080d4:	b.eq	408100 <ferror@plt+0x52c0>  // b.none
  4080d8:	ldr	x1, [sp, #40]
  4080dc:	ldr	x0, [sp, #24]
  4080e0:	cmp	x1, x0
  4080e4:	b.ls	408100 <ferror@plt+0x52c0>  // b.plast
  4080e8:	ldr	x0, [sp, #40]
  4080ec:	ldrsb	w0, [x0]
  4080f0:	cmp	w0, #0x0
  4080f4:	b.ne	408100 <ferror@plt+0x52c0>  // b.any
  4080f8:	mov	w0, #0x1                   	// #1
  4080fc:	b	408104 <ferror@plt+0x52c4>
  408100:	mov	w0, #0x0                   	// #0
  408104:	ldp	x29, x30, [sp], #48
  408108:	ret
  40810c:	stp	x29, x30, [sp, #-256]!
  408110:	mov	x29, sp
  408114:	str	x0, [sp, #24]
  408118:	str	x1, [sp, #16]
  40811c:	str	x2, [sp, #208]
  408120:	str	x3, [sp, #216]
  408124:	str	x4, [sp, #224]
  408128:	str	x5, [sp, #232]
  40812c:	str	x6, [sp, #240]
  408130:	str	x7, [sp, #248]
  408134:	str	q0, [sp, #80]
  408138:	str	q1, [sp, #96]
  40813c:	str	q2, [sp, #112]
  408140:	str	q3, [sp, #128]
  408144:	str	q4, [sp, #144]
  408148:	str	q5, [sp, #160]
  40814c:	str	q6, [sp, #176]
  408150:	str	q7, [sp, #192]
  408154:	add	x0, sp, #0x100
  408158:	str	x0, [sp, #32]
  40815c:	add	x0, sp, #0x100
  408160:	str	x0, [sp, #40]
  408164:	add	x0, sp, #0xd0
  408168:	str	x0, [sp, #48]
  40816c:	mov	w0, #0xffffffd0            	// #-48
  408170:	str	w0, [sp, #56]
  408174:	mov	w0, #0xffffff80            	// #-128
  408178:	str	w0, [sp, #60]
  40817c:	ldr	w1, [sp, #56]
  408180:	ldr	x0, [sp, #32]
  408184:	cmp	w1, #0x0
  408188:	b.lt	40819c <ferror@plt+0x535c>  // b.tstop
  40818c:	add	x1, x0, #0xf
  408190:	and	x1, x1, #0xfffffffffffffff8
  408194:	str	x1, [sp, #32]
  408198:	b	4081cc <ferror@plt+0x538c>
  40819c:	add	w2, w1, #0x8
  4081a0:	str	w2, [sp, #56]
  4081a4:	ldr	w2, [sp, #56]
  4081a8:	cmp	w2, #0x0
  4081ac:	b.le	4081c0 <ferror@plt+0x5380>
  4081b0:	add	x1, x0, #0xf
  4081b4:	and	x1, x1, #0xfffffffffffffff8
  4081b8:	str	x1, [sp, #32]
  4081bc:	b	4081cc <ferror@plt+0x538c>
  4081c0:	ldr	x2, [sp, #40]
  4081c4:	sxtw	x0, w1
  4081c8:	add	x0, x2, x0
  4081cc:	ldr	x0, [x0]
  4081d0:	str	x0, [sp, #72]
  4081d4:	ldr	x0, [sp, #72]
  4081d8:	cmp	x0, #0x0
  4081dc:	b.eq	40827c <ferror@plt+0x543c>  // b.none
  4081e0:	ldr	w1, [sp, #56]
  4081e4:	ldr	x0, [sp, #32]
  4081e8:	cmp	w1, #0x0
  4081ec:	b.lt	408200 <ferror@plt+0x53c0>  // b.tstop
  4081f0:	add	x1, x0, #0xf
  4081f4:	and	x1, x1, #0xfffffffffffffff8
  4081f8:	str	x1, [sp, #32]
  4081fc:	b	408230 <ferror@plt+0x53f0>
  408200:	add	w2, w1, #0x8
  408204:	str	w2, [sp, #56]
  408208:	ldr	w2, [sp, #56]
  40820c:	cmp	w2, #0x0
  408210:	b.le	408224 <ferror@plt+0x53e4>
  408214:	add	x1, x0, #0xf
  408218:	and	x1, x1, #0xfffffffffffffff8
  40821c:	str	x1, [sp, #32]
  408220:	b	408230 <ferror@plt+0x53f0>
  408224:	ldr	x2, [sp, #40]
  408228:	sxtw	x0, w1
  40822c:	add	x0, x2, x0
  408230:	ldr	x0, [x0]
  408234:	str	x0, [sp, #64]
  408238:	ldr	x0, [sp, #64]
  40823c:	cmp	x0, #0x0
  408240:	b.eq	408284 <ferror@plt+0x5444>  // b.none
  408244:	ldr	x1, [sp, #72]
  408248:	ldr	x0, [sp, #24]
  40824c:	bl	402b30 <strcmp@plt>
  408250:	cmp	w0, #0x0
  408254:	b.ne	408260 <ferror@plt+0x5420>  // b.any
  408258:	mov	w0, #0x1                   	// #1
  40825c:	b	4082ac <ferror@plt+0x546c>
  408260:	ldr	x1, [sp, #64]
  408264:	ldr	x0, [sp, #24]
  408268:	bl	402b30 <strcmp@plt>
  40826c:	cmp	w0, #0x0
  408270:	b.ne	40817c <ferror@plt+0x533c>  // b.any
  408274:	mov	w0, #0x0                   	// #0
  408278:	b	4082ac <ferror@plt+0x546c>
  40827c:	nop
  408280:	b	408288 <ferror@plt+0x5448>
  408284:	nop
  408288:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40828c:	add	x0, x0, #0x448
  408290:	ldr	w4, [x0]
  408294:	ldr	x3, [sp, #24]
  408298:	ldr	x2, [sp, #16]
  40829c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  4082a0:	add	x1, x0, #0x260
  4082a4:	mov	w0, w4
  4082a8:	bl	402d00 <errx@plt>
  4082ac:	ldp	x29, x30, [sp], #256
  4082b0:	ret
  4082b4:	sub	sp, sp, #0x20
  4082b8:	str	x0, [sp, #24]
  4082bc:	str	x1, [sp, #16]
  4082c0:	str	w2, [sp, #12]
  4082c4:	b	4082f4 <ferror@plt+0x54b4>
  4082c8:	ldr	x0, [sp, #24]
  4082cc:	ldrsb	w1, [x0]
  4082d0:	ldr	w0, [sp, #12]
  4082d4:	sxtb	w0, w0
  4082d8:	cmp	w1, w0
  4082dc:	b.ne	4082e8 <ferror@plt+0x54a8>  // b.any
  4082e0:	ldr	x0, [sp, #24]
  4082e4:	b	40831c <ferror@plt+0x54dc>
  4082e8:	ldr	x0, [sp, #24]
  4082ec:	add	x0, x0, #0x1
  4082f0:	str	x0, [sp, #24]
  4082f4:	ldr	x0, [sp, #16]
  4082f8:	sub	x1, x0, #0x1
  4082fc:	str	x1, [sp, #16]
  408300:	cmp	x0, #0x0
  408304:	b.eq	408318 <ferror@plt+0x54d8>  // b.none
  408308:	ldr	x0, [sp, #24]
  40830c:	ldrsb	w0, [x0]
  408310:	cmp	w0, #0x0
  408314:	b.ne	4082c8 <ferror@plt+0x5488>  // b.any
  408318:	mov	x0, #0x0                   	// #0
  40831c:	add	sp, sp, #0x20
  408320:	ret
  408324:	stp	x29, x30, [sp, #-48]!
  408328:	mov	x29, sp
  40832c:	str	x0, [sp, #24]
  408330:	str	x1, [sp, #16]
  408334:	ldr	x1, [sp, #16]
  408338:	ldr	x0, [sp, #24]
  40833c:	bl	408478 <ferror@plt+0x5638>
  408340:	str	w0, [sp, #44]
  408344:	ldr	w0, [sp, #44]
  408348:	cmn	w0, #0x8, lsl #12
  40834c:	b.lt	408360 <ferror@plt+0x5520>  // b.tstop
  408350:	ldr	w1, [sp, #44]
  408354:	mov	w0, #0x7fff                	// #32767
  408358:	cmp	w1, w0
  40835c:	b.le	408394 <ferror@plt+0x5554>
  408360:	bl	402d70 <__errno_location@plt>
  408364:	mov	x1, x0
  408368:	mov	w0, #0x22                  	// #34
  40836c:	str	w0, [x1]
  408370:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  408374:	add	x0, x0, #0x448
  408378:	ldr	w4, [x0]
  40837c:	ldr	x3, [sp, #24]
  408380:	ldr	x2, [sp, #16]
  408384:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  408388:	add	x1, x0, #0x260
  40838c:	mov	w0, w4
  408390:	bl	402e20 <err@plt>
  408394:	ldr	w0, [sp, #44]
  408398:	sxth	w0, w0
  40839c:	ldp	x29, x30, [sp], #48
  4083a0:	ret
  4083a4:	stp	x29, x30, [sp, #-64]!
  4083a8:	mov	x29, sp
  4083ac:	str	x0, [sp, #40]
  4083b0:	str	x1, [sp, #32]
  4083b4:	str	w2, [sp, #28]
  4083b8:	ldr	w2, [sp, #28]
  4083bc:	ldr	x1, [sp, #32]
  4083c0:	ldr	x0, [sp, #40]
  4083c4:	bl	4084f8 <ferror@plt+0x56b8>
  4083c8:	str	w0, [sp, #60]
  4083cc:	ldr	w1, [sp, #60]
  4083d0:	mov	w0, #0xffff                	// #65535
  4083d4:	cmp	w1, w0
  4083d8:	b.ls	408410 <ferror@plt+0x55d0>  // b.plast
  4083dc:	bl	402d70 <__errno_location@plt>
  4083e0:	mov	x1, x0
  4083e4:	mov	w0, #0x22                  	// #34
  4083e8:	str	w0, [x1]
  4083ec:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4083f0:	add	x0, x0, #0x448
  4083f4:	ldr	w4, [x0]
  4083f8:	ldr	x3, [sp, #40]
  4083fc:	ldr	x2, [sp, #32]
  408400:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  408404:	add	x1, x0, #0x260
  408408:	mov	w0, w4
  40840c:	bl	402e20 <err@plt>
  408410:	ldr	w0, [sp, #60]
  408414:	and	w0, w0, #0xffff
  408418:	ldp	x29, x30, [sp], #64
  40841c:	ret
  408420:	stp	x29, x30, [sp, #-32]!
  408424:	mov	x29, sp
  408428:	str	x0, [sp, #24]
  40842c:	str	x1, [sp, #16]
  408430:	mov	w2, #0xa                   	// #10
  408434:	ldr	x1, [sp, #16]
  408438:	ldr	x0, [sp, #24]
  40843c:	bl	4083a4 <ferror@plt+0x5564>
  408440:	and	w0, w0, #0xffff
  408444:	ldp	x29, x30, [sp], #32
  408448:	ret
  40844c:	stp	x29, x30, [sp, #-32]!
  408450:	mov	x29, sp
  408454:	str	x0, [sp, #24]
  408458:	str	x1, [sp, #16]
  40845c:	mov	w2, #0x10                  	// #16
  408460:	ldr	x1, [sp, #16]
  408464:	ldr	x0, [sp, #24]
  408468:	bl	4083a4 <ferror@plt+0x5564>
  40846c:	and	w0, w0, #0xffff
  408470:	ldp	x29, x30, [sp], #32
  408474:	ret
  408478:	stp	x29, x30, [sp, #-48]!
  40847c:	mov	x29, sp
  408480:	str	x0, [sp, #24]
  408484:	str	x1, [sp, #16]
  408488:	ldr	x1, [sp, #16]
  40848c:	ldr	x0, [sp, #24]
  408490:	bl	4085c0 <ferror@plt+0x5780>
  408494:	str	x0, [sp, #40]
  408498:	ldr	x1, [sp, #40]
  40849c:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4084a0:	cmp	x1, x0
  4084a4:	b.lt	4084b8 <ferror@plt+0x5678>  // b.tstop
  4084a8:	ldr	x1, [sp, #40]
  4084ac:	mov	x0, #0x7fffffff            	// #2147483647
  4084b0:	cmp	x1, x0
  4084b4:	b.le	4084ec <ferror@plt+0x56ac>
  4084b8:	bl	402d70 <__errno_location@plt>
  4084bc:	mov	x1, x0
  4084c0:	mov	w0, #0x22                  	// #34
  4084c4:	str	w0, [x1]
  4084c8:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4084cc:	add	x0, x0, #0x448
  4084d0:	ldr	w4, [x0]
  4084d4:	ldr	x3, [sp, #24]
  4084d8:	ldr	x2, [sp, #16]
  4084dc:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  4084e0:	add	x1, x0, #0x260
  4084e4:	mov	w0, w4
  4084e8:	bl	402e20 <err@plt>
  4084ec:	ldr	x0, [sp, #40]
  4084f0:	ldp	x29, x30, [sp], #48
  4084f4:	ret
  4084f8:	stp	x29, x30, [sp, #-64]!
  4084fc:	mov	x29, sp
  408500:	str	x0, [sp, #40]
  408504:	str	x1, [sp, #32]
  408508:	str	w2, [sp, #28]
  40850c:	ldr	w2, [sp, #28]
  408510:	ldr	x1, [sp, #32]
  408514:	ldr	x0, [sp, #40]
  408518:	bl	4086c0 <ferror@plt+0x5880>
  40851c:	str	x0, [sp, #56]
  408520:	ldr	x1, [sp, #56]
  408524:	mov	x0, #0xffffffff            	// #4294967295
  408528:	cmp	x1, x0
  40852c:	b.ls	408564 <ferror@plt+0x5724>  // b.plast
  408530:	bl	402d70 <__errno_location@plt>
  408534:	mov	x1, x0
  408538:	mov	w0, #0x22                  	// #34
  40853c:	str	w0, [x1]
  408540:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  408544:	add	x0, x0, #0x448
  408548:	ldr	w4, [x0]
  40854c:	ldr	x3, [sp, #40]
  408550:	ldr	x2, [sp, #32]
  408554:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  408558:	add	x1, x0, #0x260
  40855c:	mov	w0, w4
  408560:	bl	402e20 <err@plt>
  408564:	ldr	x0, [sp, #56]
  408568:	ldp	x29, x30, [sp], #64
  40856c:	ret
  408570:	stp	x29, x30, [sp, #-32]!
  408574:	mov	x29, sp
  408578:	str	x0, [sp, #24]
  40857c:	str	x1, [sp, #16]
  408580:	mov	w2, #0xa                   	// #10
  408584:	ldr	x1, [sp, #16]
  408588:	ldr	x0, [sp, #24]
  40858c:	bl	4084f8 <ferror@plt+0x56b8>
  408590:	ldp	x29, x30, [sp], #32
  408594:	ret
  408598:	stp	x29, x30, [sp, #-32]!
  40859c:	mov	x29, sp
  4085a0:	str	x0, [sp, #24]
  4085a4:	str	x1, [sp, #16]
  4085a8:	mov	w2, #0x10                  	// #16
  4085ac:	ldr	x1, [sp, #16]
  4085b0:	ldr	x0, [sp, #24]
  4085b4:	bl	4084f8 <ferror@plt+0x56b8>
  4085b8:	ldp	x29, x30, [sp], #32
  4085bc:	ret
  4085c0:	stp	x29, x30, [sp, #-48]!
  4085c4:	mov	x29, sp
  4085c8:	str	x0, [sp, #24]
  4085cc:	str	x1, [sp, #16]
  4085d0:	str	xzr, [sp, #32]
  4085d4:	bl	402d70 <__errno_location@plt>
  4085d8:	str	wzr, [x0]
  4085dc:	ldr	x0, [sp, #24]
  4085e0:	cmp	x0, #0x0
  4085e4:	b.eq	408654 <ferror@plt+0x5814>  // b.none
  4085e8:	ldr	x0, [sp, #24]
  4085ec:	ldrsb	w0, [x0]
  4085f0:	cmp	w0, #0x0
  4085f4:	b.eq	408654 <ferror@plt+0x5814>  // b.none
  4085f8:	add	x0, sp, #0x20
  4085fc:	mov	w2, #0xa                   	// #10
  408600:	mov	x1, x0
  408604:	ldr	x0, [sp, #24]
  408608:	bl	402770 <strtoimax@plt>
  40860c:	str	x0, [sp, #40]
  408610:	bl	402d70 <__errno_location@plt>
  408614:	ldr	w0, [x0]
  408618:	cmp	w0, #0x0
  40861c:	b.ne	40865c <ferror@plt+0x581c>  // b.any
  408620:	ldr	x0, [sp, #32]
  408624:	ldr	x1, [sp, #24]
  408628:	cmp	x1, x0
  40862c:	b.eq	40865c <ferror@plt+0x581c>  // b.none
  408630:	ldr	x0, [sp, #32]
  408634:	cmp	x0, #0x0
  408638:	b.eq	40864c <ferror@plt+0x580c>  // b.none
  40863c:	ldr	x0, [sp, #32]
  408640:	ldrsb	w0, [x0]
  408644:	cmp	w0, #0x0
  408648:	b.ne	40865c <ferror@plt+0x581c>  // b.any
  40864c:	ldr	x0, [sp, #40]
  408650:	b	4086b8 <ferror@plt+0x5878>
  408654:	nop
  408658:	b	408660 <ferror@plt+0x5820>
  40865c:	nop
  408660:	bl	402d70 <__errno_location@plt>
  408664:	ldr	w0, [x0]
  408668:	cmp	w0, #0x22
  40866c:	b.ne	408694 <ferror@plt+0x5854>  // b.any
  408670:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  408674:	add	x0, x0, #0x448
  408678:	ldr	w4, [x0]
  40867c:	ldr	x3, [sp, #24]
  408680:	ldr	x2, [sp, #16]
  408684:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  408688:	add	x1, x0, #0x260
  40868c:	mov	w0, w4
  408690:	bl	402e20 <err@plt>
  408694:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  408698:	add	x0, x0, #0x448
  40869c:	ldr	w4, [x0]
  4086a0:	ldr	x3, [sp, #24]
  4086a4:	ldr	x2, [sp, #16]
  4086a8:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  4086ac:	add	x1, x0, #0x260
  4086b0:	mov	w0, w4
  4086b4:	bl	402d00 <errx@plt>
  4086b8:	ldp	x29, x30, [sp], #48
  4086bc:	ret
  4086c0:	stp	x29, x30, [sp, #-64]!
  4086c4:	mov	x29, sp
  4086c8:	str	x0, [sp, #40]
  4086cc:	str	x1, [sp, #32]
  4086d0:	str	w2, [sp, #28]
  4086d4:	str	xzr, [sp, #48]
  4086d8:	bl	402d70 <__errno_location@plt>
  4086dc:	str	wzr, [x0]
  4086e0:	ldr	x0, [sp, #40]
  4086e4:	cmp	x0, #0x0
  4086e8:	b.eq	408758 <ferror@plt+0x5918>  // b.none
  4086ec:	ldr	x0, [sp, #40]
  4086f0:	ldrsb	w0, [x0]
  4086f4:	cmp	w0, #0x0
  4086f8:	b.eq	408758 <ferror@plt+0x5918>  // b.none
  4086fc:	add	x0, sp, #0x30
  408700:	ldr	w2, [sp, #28]
  408704:	mov	x1, x0
  408708:	ldr	x0, [sp, #40]
  40870c:	bl	402ab0 <strtoumax@plt>
  408710:	str	x0, [sp, #56]
  408714:	bl	402d70 <__errno_location@plt>
  408718:	ldr	w0, [x0]
  40871c:	cmp	w0, #0x0
  408720:	b.ne	408760 <ferror@plt+0x5920>  // b.any
  408724:	ldr	x0, [sp, #48]
  408728:	ldr	x1, [sp, #40]
  40872c:	cmp	x1, x0
  408730:	b.eq	408760 <ferror@plt+0x5920>  // b.none
  408734:	ldr	x0, [sp, #48]
  408738:	cmp	x0, #0x0
  40873c:	b.eq	408750 <ferror@plt+0x5910>  // b.none
  408740:	ldr	x0, [sp, #48]
  408744:	ldrsb	w0, [x0]
  408748:	cmp	w0, #0x0
  40874c:	b.ne	408760 <ferror@plt+0x5920>  // b.any
  408750:	ldr	x0, [sp, #56]
  408754:	b	4087bc <ferror@plt+0x597c>
  408758:	nop
  40875c:	b	408764 <ferror@plt+0x5924>
  408760:	nop
  408764:	bl	402d70 <__errno_location@plt>
  408768:	ldr	w0, [x0]
  40876c:	cmp	w0, #0x22
  408770:	b.ne	408798 <ferror@plt+0x5958>  // b.any
  408774:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  408778:	add	x0, x0, #0x448
  40877c:	ldr	w4, [x0]
  408780:	ldr	x3, [sp, #40]
  408784:	ldr	x2, [sp, #32]
  408788:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40878c:	add	x1, x0, #0x260
  408790:	mov	w0, w4
  408794:	bl	402e20 <err@plt>
  408798:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  40879c:	add	x0, x0, #0x448
  4087a0:	ldr	w4, [x0]
  4087a4:	ldr	x3, [sp, #40]
  4087a8:	ldr	x2, [sp, #32]
  4087ac:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  4087b0:	add	x1, x0, #0x260
  4087b4:	mov	w0, w4
  4087b8:	bl	402d00 <errx@plt>
  4087bc:	ldp	x29, x30, [sp], #64
  4087c0:	ret
  4087c4:	stp	x29, x30, [sp, #-32]!
  4087c8:	mov	x29, sp
  4087cc:	str	x0, [sp, #24]
  4087d0:	str	x1, [sp, #16]
  4087d4:	mov	w2, #0xa                   	// #10
  4087d8:	ldr	x1, [sp, #16]
  4087dc:	ldr	x0, [sp, #24]
  4087e0:	bl	4086c0 <ferror@plt+0x5880>
  4087e4:	ldp	x29, x30, [sp], #32
  4087e8:	ret
  4087ec:	stp	x29, x30, [sp, #-32]!
  4087f0:	mov	x29, sp
  4087f4:	str	x0, [sp, #24]
  4087f8:	str	x1, [sp, #16]
  4087fc:	mov	w2, #0x10                  	// #16
  408800:	ldr	x1, [sp, #16]
  408804:	ldr	x0, [sp, #24]
  408808:	bl	4086c0 <ferror@plt+0x5880>
  40880c:	ldp	x29, x30, [sp], #32
  408810:	ret
  408814:	stp	x29, x30, [sp, #-48]!
  408818:	mov	x29, sp
  40881c:	str	x0, [sp, #24]
  408820:	str	x1, [sp, #16]
  408824:	str	xzr, [sp, #32]
  408828:	bl	402d70 <__errno_location@plt>
  40882c:	str	wzr, [x0]
  408830:	ldr	x0, [sp, #24]
  408834:	cmp	x0, #0x0
  408838:	b.eq	4088a4 <ferror@plt+0x5a64>  // b.none
  40883c:	ldr	x0, [sp, #24]
  408840:	ldrsb	w0, [x0]
  408844:	cmp	w0, #0x0
  408848:	b.eq	4088a4 <ferror@plt+0x5a64>  // b.none
  40884c:	add	x0, sp, #0x20
  408850:	mov	x1, x0
  408854:	ldr	x0, [sp, #24]
  408858:	bl	402780 <strtod@plt>
  40885c:	str	d0, [sp, #40]
  408860:	bl	402d70 <__errno_location@plt>
  408864:	ldr	w0, [x0]
  408868:	cmp	w0, #0x0
  40886c:	b.ne	4088ac <ferror@plt+0x5a6c>  // b.any
  408870:	ldr	x0, [sp, #32]
  408874:	ldr	x1, [sp, #24]
  408878:	cmp	x1, x0
  40887c:	b.eq	4088ac <ferror@plt+0x5a6c>  // b.none
  408880:	ldr	x0, [sp, #32]
  408884:	cmp	x0, #0x0
  408888:	b.eq	40889c <ferror@plt+0x5a5c>  // b.none
  40888c:	ldr	x0, [sp, #32]
  408890:	ldrsb	w0, [x0]
  408894:	cmp	w0, #0x0
  408898:	b.ne	4088ac <ferror@plt+0x5a6c>  // b.any
  40889c:	ldr	d0, [sp, #40]
  4088a0:	b	408908 <ferror@plt+0x5ac8>
  4088a4:	nop
  4088a8:	b	4088b0 <ferror@plt+0x5a70>
  4088ac:	nop
  4088b0:	bl	402d70 <__errno_location@plt>
  4088b4:	ldr	w0, [x0]
  4088b8:	cmp	w0, #0x22
  4088bc:	b.ne	4088e4 <ferror@plt+0x5aa4>  // b.any
  4088c0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4088c4:	add	x0, x0, #0x448
  4088c8:	ldr	w4, [x0]
  4088cc:	ldr	x3, [sp, #24]
  4088d0:	ldr	x2, [sp, #16]
  4088d4:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  4088d8:	add	x1, x0, #0x260
  4088dc:	mov	w0, w4
  4088e0:	bl	402e20 <err@plt>
  4088e4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4088e8:	add	x0, x0, #0x448
  4088ec:	ldr	w4, [x0]
  4088f0:	ldr	x3, [sp, #24]
  4088f4:	ldr	x2, [sp, #16]
  4088f8:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  4088fc:	add	x1, x0, #0x260
  408900:	mov	w0, w4
  408904:	bl	402d00 <errx@plt>
  408908:	ldp	x29, x30, [sp], #48
  40890c:	ret
  408910:	stp	x29, x30, [sp, #-48]!
  408914:	mov	x29, sp
  408918:	str	x0, [sp, #24]
  40891c:	str	x1, [sp, #16]
  408920:	str	xzr, [sp, #32]
  408924:	bl	402d70 <__errno_location@plt>
  408928:	str	wzr, [x0]
  40892c:	ldr	x0, [sp, #24]
  408930:	cmp	x0, #0x0
  408934:	b.eq	4089a4 <ferror@plt+0x5b64>  // b.none
  408938:	ldr	x0, [sp, #24]
  40893c:	ldrsb	w0, [x0]
  408940:	cmp	w0, #0x0
  408944:	b.eq	4089a4 <ferror@plt+0x5b64>  // b.none
  408948:	add	x0, sp, #0x20
  40894c:	mov	w2, #0xa                   	// #10
  408950:	mov	x1, x0
  408954:	ldr	x0, [sp, #24]
  408958:	bl	402b70 <strtol@plt>
  40895c:	str	x0, [sp, #40]
  408960:	bl	402d70 <__errno_location@plt>
  408964:	ldr	w0, [x0]
  408968:	cmp	w0, #0x0
  40896c:	b.ne	4089ac <ferror@plt+0x5b6c>  // b.any
  408970:	ldr	x0, [sp, #32]
  408974:	ldr	x1, [sp, #24]
  408978:	cmp	x1, x0
  40897c:	b.eq	4089ac <ferror@plt+0x5b6c>  // b.none
  408980:	ldr	x0, [sp, #32]
  408984:	cmp	x0, #0x0
  408988:	b.eq	40899c <ferror@plt+0x5b5c>  // b.none
  40898c:	ldr	x0, [sp, #32]
  408990:	ldrsb	w0, [x0]
  408994:	cmp	w0, #0x0
  408998:	b.ne	4089ac <ferror@plt+0x5b6c>  // b.any
  40899c:	ldr	x0, [sp, #40]
  4089a0:	b	408a08 <ferror@plt+0x5bc8>
  4089a4:	nop
  4089a8:	b	4089b0 <ferror@plt+0x5b70>
  4089ac:	nop
  4089b0:	bl	402d70 <__errno_location@plt>
  4089b4:	ldr	w0, [x0]
  4089b8:	cmp	w0, #0x22
  4089bc:	b.ne	4089e4 <ferror@plt+0x5ba4>  // b.any
  4089c0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4089c4:	add	x0, x0, #0x448
  4089c8:	ldr	w4, [x0]
  4089cc:	ldr	x3, [sp, #24]
  4089d0:	ldr	x2, [sp, #16]
  4089d4:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  4089d8:	add	x1, x0, #0x260
  4089dc:	mov	w0, w4
  4089e0:	bl	402e20 <err@plt>
  4089e4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  4089e8:	add	x0, x0, #0x448
  4089ec:	ldr	w4, [x0]
  4089f0:	ldr	x3, [sp, #24]
  4089f4:	ldr	x2, [sp, #16]
  4089f8:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  4089fc:	add	x1, x0, #0x260
  408a00:	mov	w0, w4
  408a04:	bl	402d00 <errx@plt>
  408a08:	ldp	x29, x30, [sp], #48
  408a0c:	ret
  408a10:	stp	x29, x30, [sp, #-48]!
  408a14:	mov	x29, sp
  408a18:	str	x0, [sp, #24]
  408a1c:	str	x1, [sp, #16]
  408a20:	str	xzr, [sp, #32]
  408a24:	bl	402d70 <__errno_location@plt>
  408a28:	str	wzr, [x0]
  408a2c:	ldr	x0, [sp, #24]
  408a30:	cmp	x0, #0x0
  408a34:	b.eq	408aa4 <ferror@plt+0x5c64>  // b.none
  408a38:	ldr	x0, [sp, #24]
  408a3c:	ldrsb	w0, [x0]
  408a40:	cmp	w0, #0x0
  408a44:	b.eq	408aa4 <ferror@plt+0x5c64>  // b.none
  408a48:	add	x0, sp, #0x20
  408a4c:	mov	w2, #0xa                   	// #10
  408a50:	mov	x1, x0
  408a54:	ldr	x0, [sp, #24]
  408a58:	bl	402700 <strtoul@plt>
  408a5c:	str	x0, [sp, #40]
  408a60:	bl	402d70 <__errno_location@plt>
  408a64:	ldr	w0, [x0]
  408a68:	cmp	w0, #0x0
  408a6c:	b.ne	408aac <ferror@plt+0x5c6c>  // b.any
  408a70:	ldr	x0, [sp, #32]
  408a74:	ldr	x1, [sp, #24]
  408a78:	cmp	x1, x0
  408a7c:	b.eq	408aac <ferror@plt+0x5c6c>  // b.none
  408a80:	ldr	x0, [sp, #32]
  408a84:	cmp	x0, #0x0
  408a88:	b.eq	408a9c <ferror@plt+0x5c5c>  // b.none
  408a8c:	ldr	x0, [sp, #32]
  408a90:	ldrsb	w0, [x0]
  408a94:	cmp	w0, #0x0
  408a98:	b.ne	408aac <ferror@plt+0x5c6c>  // b.any
  408a9c:	ldr	x0, [sp, #40]
  408aa0:	b	408b08 <ferror@plt+0x5cc8>
  408aa4:	nop
  408aa8:	b	408ab0 <ferror@plt+0x5c70>
  408aac:	nop
  408ab0:	bl	402d70 <__errno_location@plt>
  408ab4:	ldr	w0, [x0]
  408ab8:	cmp	w0, #0x22
  408abc:	b.ne	408ae4 <ferror@plt+0x5ca4>  // b.any
  408ac0:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  408ac4:	add	x0, x0, #0x448
  408ac8:	ldr	w4, [x0]
  408acc:	ldr	x3, [sp, #24]
  408ad0:	ldr	x2, [sp, #16]
  408ad4:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  408ad8:	add	x1, x0, #0x260
  408adc:	mov	w0, w4
  408ae0:	bl	402e20 <err@plt>
  408ae4:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  408ae8:	add	x0, x0, #0x448
  408aec:	ldr	w4, [x0]
  408af0:	ldr	x3, [sp, #24]
  408af4:	ldr	x2, [sp, #16]
  408af8:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  408afc:	add	x1, x0, #0x260
  408b00:	mov	w0, w4
  408b04:	bl	402d00 <errx@plt>
  408b08:	ldp	x29, x30, [sp], #48
  408b0c:	ret
  408b10:	stp	x29, x30, [sp, #-48]!
  408b14:	mov	x29, sp
  408b18:	str	x0, [sp, #24]
  408b1c:	str	x1, [sp, #16]
  408b20:	add	x0, sp, #0x28
  408b24:	mov	x1, x0
  408b28:	ldr	x0, [sp, #24]
  408b2c:	bl	407f4c <ferror@plt+0x510c>
  408b30:	cmp	w0, #0x0
  408b34:	b.ne	408b40 <ferror@plt+0x5d00>  // b.any
  408b38:	ldr	x0, [sp, #40]
  408b3c:	b	408b98 <ferror@plt+0x5d58>
  408b40:	bl	402d70 <__errno_location@plt>
  408b44:	ldr	w0, [x0]
  408b48:	cmp	w0, #0x0
  408b4c:	b.eq	408b74 <ferror@plt+0x5d34>  // b.none
  408b50:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  408b54:	add	x0, x0, #0x448
  408b58:	ldr	w4, [x0]
  408b5c:	ldr	x3, [sp, #24]
  408b60:	ldr	x2, [sp, #16]
  408b64:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  408b68:	add	x1, x0, #0x260
  408b6c:	mov	w0, w4
  408b70:	bl	402e20 <err@plt>
  408b74:	adrp	x0, 41d000 <ferror@plt+0x1a1c0>
  408b78:	add	x0, x0, #0x448
  408b7c:	ldr	w4, [x0]
  408b80:	ldr	x3, [sp, #24]
  408b84:	ldr	x2, [sp, #16]
  408b88:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  408b8c:	add	x1, x0, #0x260
  408b90:	mov	w0, w4
  408b94:	bl	402d00 <errx@plt>
  408b98:	ldp	x29, x30, [sp], #48
  408b9c:	ret
  408ba0:	stp	x29, x30, [sp, #-64]!
  408ba4:	mov	x29, sp
  408ba8:	str	x0, [sp, #40]
  408bac:	str	x1, [sp, #32]
  408bb0:	str	x2, [sp, #24]
  408bb4:	ldr	x1, [sp, #24]
  408bb8:	ldr	x0, [sp, #40]
  408bbc:	bl	408814 <ferror@plt+0x59d4>
  408bc0:	str	d0, [sp, #56]
  408bc4:	ldr	d0, [sp, #56]
  408bc8:	fcvtzs	d0, d0
  408bcc:	ldr	x0, [sp, #32]
  408bd0:	str	d0, [x0]
  408bd4:	ldr	x0, [sp, #32]
  408bd8:	ldr	d0, [x0]
  408bdc:	scvtf	d0, d0
  408be0:	ldr	d1, [sp, #56]
  408be4:	fsub	d0, d1, d0
  408be8:	mov	x0, #0x848000000000        	// #145685290680320
  408bec:	movk	x0, #0x412e, lsl #48
  408bf0:	fmov	d1, x0
  408bf4:	fmul	d0, d0, d1
  408bf8:	fcvtzs	d0, d0
  408bfc:	ldr	x0, [sp, #32]
  408c00:	str	d0, [x0, #8]
  408c04:	nop
  408c08:	ldp	x29, x30, [sp], #64
  408c0c:	ret
  408c10:	sub	sp, sp, #0x20
  408c14:	str	w0, [sp, #12]
  408c18:	str	x1, [sp]
  408c1c:	strh	wzr, [sp, #30]
  408c20:	ldr	w0, [sp, #12]
  408c24:	and	w0, w0, #0xf000
  408c28:	cmp	w0, #0x4, lsl #12
  408c2c:	b.ne	408c54 <ferror@plt+0x5e14>  // b.any
  408c30:	ldrh	w0, [sp, #30]
  408c34:	add	w1, w0, #0x1
  408c38:	strh	w1, [sp, #30]
  408c3c:	and	x0, x0, #0xffff
  408c40:	ldr	x1, [sp]
  408c44:	add	x0, x1, x0
  408c48:	mov	w1, #0x64                  	// #100
  408c4c:	strb	w1, [x0]
  408c50:	b	408d88 <ferror@plt+0x5f48>
  408c54:	ldr	w0, [sp, #12]
  408c58:	and	w0, w0, #0xf000
  408c5c:	cmp	w0, #0xa, lsl #12
  408c60:	b.ne	408c88 <ferror@plt+0x5e48>  // b.any
  408c64:	ldrh	w0, [sp, #30]
  408c68:	add	w1, w0, #0x1
  408c6c:	strh	w1, [sp, #30]
  408c70:	and	x0, x0, #0xffff
  408c74:	ldr	x1, [sp]
  408c78:	add	x0, x1, x0
  408c7c:	mov	w1, #0x6c                  	// #108
  408c80:	strb	w1, [x0]
  408c84:	b	408d88 <ferror@plt+0x5f48>
  408c88:	ldr	w0, [sp, #12]
  408c8c:	and	w0, w0, #0xf000
  408c90:	cmp	w0, #0x2, lsl #12
  408c94:	b.ne	408cbc <ferror@plt+0x5e7c>  // b.any
  408c98:	ldrh	w0, [sp, #30]
  408c9c:	add	w1, w0, #0x1
  408ca0:	strh	w1, [sp, #30]
  408ca4:	and	x0, x0, #0xffff
  408ca8:	ldr	x1, [sp]
  408cac:	add	x0, x1, x0
  408cb0:	mov	w1, #0x63                  	// #99
  408cb4:	strb	w1, [x0]
  408cb8:	b	408d88 <ferror@plt+0x5f48>
  408cbc:	ldr	w0, [sp, #12]
  408cc0:	and	w0, w0, #0xf000
  408cc4:	cmp	w0, #0x6, lsl #12
  408cc8:	b.ne	408cf0 <ferror@plt+0x5eb0>  // b.any
  408ccc:	ldrh	w0, [sp, #30]
  408cd0:	add	w1, w0, #0x1
  408cd4:	strh	w1, [sp, #30]
  408cd8:	and	x0, x0, #0xffff
  408cdc:	ldr	x1, [sp]
  408ce0:	add	x0, x1, x0
  408ce4:	mov	w1, #0x62                  	// #98
  408ce8:	strb	w1, [x0]
  408cec:	b	408d88 <ferror@plt+0x5f48>
  408cf0:	ldr	w0, [sp, #12]
  408cf4:	and	w0, w0, #0xf000
  408cf8:	cmp	w0, #0xc, lsl #12
  408cfc:	b.ne	408d24 <ferror@plt+0x5ee4>  // b.any
  408d00:	ldrh	w0, [sp, #30]
  408d04:	add	w1, w0, #0x1
  408d08:	strh	w1, [sp, #30]
  408d0c:	and	x0, x0, #0xffff
  408d10:	ldr	x1, [sp]
  408d14:	add	x0, x1, x0
  408d18:	mov	w1, #0x73                  	// #115
  408d1c:	strb	w1, [x0]
  408d20:	b	408d88 <ferror@plt+0x5f48>
  408d24:	ldr	w0, [sp, #12]
  408d28:	and	w0, w0, #0xf000
  408d2c:	cmp	w0, #0x1, lsl #12
  408d30:	b.ne	408d58 <ferror@plt+0x5f18>  // b.any
  408d34:	ldrh	w0, [sp, #30]
  408d38:	add	w1, w0, #0x1
  408d3c:	strh	w1, [sp, #30]
  408d40:	and	x0, x0, #0xffff
  408d44:	ldr	x1, [sp]
  408d48:	add	x0, x1, x0
  408d4c:	mov	w1, #0x70                  	// #112
  408d50:	strb	w1, [x0]
  408d54:	b	408d88 <ferror@plt+0x5f48>
  408d58:	ldr	w0, [sp, #12]
  408d5c:	and	w0, w0, #0xf000
  408d60:	cmp	w0, #0x8, lsl #12
  408d64:	b.ne	408d88 <ferror@plt+0x5f48>  // b.any
  408d68:	ldrh	w0, [sp, #30]
  408d6c:	add	w1, w0, #0x1
  408d70:	strh	w1, [sp, #30]
  408d74:	and	x0, x0, #0xffff
  408d78:	ldr	x1, [sp]
  408d7c:	add	x0, x1, x0
  408d80:	mov	w1, #0x2d                  	// #45
  408d84:	strb	w1, [x0]
  408d88:	ldr	w0, [sp, #12]
  408d8c:	and	w0, w0, #0x100
  408d90:	cmp	w0, #0x0
  408d94:	b.eq	408da0 <ferror@plt+0x5f60>  // b.none
  408d98:	mov	w0, #0x72                  	// #114
  408d9c:	b	408da4 <ferror@plt+0x5f64>
  408da0:	mov	w0, #0x2d                  	// #45
  408da4:	ldrh	w1, [sp, #30]
  408da8:	add	w2, w1, #0x1
  408dac:	strh	w2, [sp, #30]
  408db0:	and	x1, x1, #0xffff
  408db4:	ldr	x2, [sp]
  408db8:	add	x1, x2, x1
  408dbc:	strb	w0, [x1]
  408dc0:	ldr	w0, [sp, #12]
  408dc4:	and	w0, w0, #0x80
  408dc8:	cmp	w0, #0x0
  408dcc:	b.eq	408dd8 <ferror@plt+0x5f98>  // b.none
  408dd0:	mov	w0, #0x77                  	// #119
  408dd4:	b	408ddc <ferror@plt+0x5f9c>
  408dd8:	mov	w0, #0x2d                  	// #45
  408ddc:	ldrh	w1, [sp, #30]
  408de0:	add	w2, w1, #0x1
  408de4:	strh	w2, [sp, #30]
  408de8:	and	x1, x1, #0xffff
  408dec:	ldr	x2, [sp]
  408df0:	add	x1, x2, x1
  408df4:	strb	w0, [x1]
  408df8:	ldr	w0, [sp, #12]
  408dfc:	and	w0, w0, #0x800
  408e00:	cmp	w0, #0x0
  408e04:	b.eq	408e28 <ferror@plt+0x5fe8>  // b.none
  408e08:	ldr	w0, [sp, #12]
  408e0c:	and	w0, w0, #0x40
  408e10:	cmp	w0, #0x0
  408e14:	b.eq	408e20 <ferror@plt+0x5fe0>  // b.none
  408e18:	mov	w0, #0x73                  	// #115
  408e1c:	b	408e44 <ferror@plt+0x6004>
  408e20:	mov	w0, #0x53                  	// #83
  408e24:	b	408e44 <ferror@plt+0x6004>
  408e28:	ldr	w0, [sp, #12]
  408e2c:	and	w0, w0, #0x40
  408e30:	cmp	w0, #0x0
  408e34:	b.eq	408e40 <ferror@plt+0x6000>  // b.none
  408e38:	mov	w0, #0x78                  	// #120
  408e3c:	b	408e44 <ferror@plt+0x6004>
  408e40:	mov	w0, #0x2d                  	// #45
  408e44:	ldrh	w1, [sp, #30]
  408e48:	add	w2, w1, #0x1
  408e4c:	strh	w2, [sp, #30]
  408e50:	and	x1, x1, #0xffff
  408e54:	ldr	x2, [sp]
  408e58:	add	x1, x2, x1
  408e5c:	strb	w0, [x1]
  408e60:	ldr	w0, [sp, #12]
  408e64:	and	w0, w0, #0x20
  408e68:	cmp	w0, #0x0
  408e6c:	b.eq	408e78 <ferror@plt+0x6038>  // b.none
  408e70:	mov	w0, #0x72                  	// #114
  408e74:	b	408e7c <ferror@plt+0x603c>
  408e78:	mov	w0, #0x2d                  	// #45
  408e7c:	ldrh	w1, [sp, #30]
  408e80:	add	w2, w1, #0x1
  408e84:	strh	w2, [sp, #30]
  408e88:	and	x1, x1, #0xffff
  408e8c:	ldr	x2, [sp]
  408e90:	add	x1, x2, x1
  408e94:	strb	w0, [x1]
  408e98:	ldr	w0, [sp, #12]
  408e9c:	and	w0, w0, #0x10
  408ea0:	cmp	w0, #0x0
  408ea4:	b.eq	408eb0 <ferror@plt+0x6070>  // b.none
  408ea8:	mov	w0, #0x77                  	// #119
  408eac:	b	408eb4 <ferror@plt+0x6074>
  408eb0:	mov	w0, #0x2d                  	// #45
  408eb4:	ldrh	w1, [sp, #30]
  408eb8:	add	w2, w1, #0x1
  408ebc:	strh	w2, [sp, #30]
  408ec0:	and	x1, x1, #0xffff
  408ec4:	ldr	x2, [sp]
  408ec8:	add	x1, x2, x1
  408ecc:	strb	w0, [x1]
  408ed0:	ldr	w0, [sp, #12]
  408ed4:	and	w0, w0, #0x400
  408ed8:	cmp	w0, #0x0
  408edc:	b.eq	408f00 <ferror@plt+0x60c0>  // b.none
  408ee0:	ldr	w0, [sp, #12]
  408ee4:	and	w0, w0, #0x8
  408ee8:	cmp	w0, #0x0
  408eec:	b.eq	408ef8 <ferror@plt+0x60b8>  // b.none
  408ef0:	mov	w0, #0x73                  	// #115
  408ef4:	b	408f1c <ferror@plt+0x60dc>
  408ef8:	mov	w0, #0x53                  	// #83
  408efc:	b	408f1c <ferror@plt+0x60dc>
  408f00:	ldr	w0, [sp, #12]
  408f04:	and	w0, w0, #0x8
  408f08:	cmp	w0, #0x0
  408f0c:	b.eq	408f18 <ferror@plt+0x60d8>  // b.none
  408f10:	mov	w0, #0x78                  	// #120
  408f14:	b	408f1c <ferror@plt+0x60dc>
  408f18:	mov	w0, #0x2d                  	// #45
  408f1c:	ldrh	w1, [sp, #30]
  408f20:	add	w2, w1, #0x1
  408f24:	strh	w2, [sp, #30]
  408f28:	and	x1, x1, #0xffff
  408f2c:	ldr	x2, [sp]
  408f30:	add	x1, x2, x1
  408f34:	strb	w0, [x1]
  408f38:	ldr	w0, [sp, #12]
  408f3c:	and	w0, w0, #0x4
  408f40:	cmp	w0, #0x0
  408f44:	b.eq	408f50 <ferror@plt+0x6110>  // b.none
  408f48:	mov	w0, #0x72                  	// #114
  408f4c:	b	408f54 <ferror@plt+0x6114>
  408f50:	mov	w0, #0x2d                  	// #45
  408f54:	ldrh	w1, [sp, #30]
  408f58:	add	w2, w1, #0x1
  408f5c:	strh	w2, [sp, #30]
  408f60:	and	x1, x1, #0xffff
  408f64:	ldr	x2, [sp]
  408f68:	add	x1, x2, x1
  408f6c:	strb	w0, [x1]
  408f70:	ldr	w0, [sp, #12]
  408f74:	and	w0, w0, #0x2
  408f78:	cmp	w0, #0x0
  408f7c:	b.eq	408f88 <ferror@plt+0x6148>  // b.none
  408f80:	mov	w0, #0x77                  	// #119
  408f84:	b	408f8c <ferror@plt+0x614c>
  408f88:	mov	w0, #0x2d                  	// #45
  408f8c:	ldrh	w1, [sp, #30]
  408f90:	add	w2, w1, #0x1
  408f94:	strh	w2, [sp, #30]
  408f98:	and	x1, x1, #0xffff
  408f9c:	ldr	x2, [sp]
  408fa0:	add	x1, x2, x1
  408fa4:	strb	w0, [x1]
  408fa8:	ldr	w0, [sp, #12]
  408fac:	and	w0, w0, #0x200
  408fb0:	cmp	w0, #0x0
  408fb4:	b.eq	408fd8 <ferror@plt+0x6198>  // b.none
  408fb8:	ldr	w0, [sp, #12]
  408fbc:	and	w0, w0, #0x1
  408fc0:	cmp	w0, #0x0
  408fc4:	b.eq	408fd0 <ferror@plt+0x6190>  // b.none
  408fc8:	mov	w0, #0x74                  	// #116
  408fcc:	b	408ff4 <ferror@plt+0x61b4>
  408fd0:	mov	w0, #0x54                  	// #84
  408fd4:	b	408ff4 <ferror@plt+0x61b4>
  408fd8:	ldr	w0, [sp, #12]
  408fdc:	and	w0, w0, #0x1
  408fe0:	cmp	w0, #0x0
  408fe4:	b.eq	408ff0 <ferror@plt+0x61b0>  // b.none
  408fe8:	mov	w0, #0x78                  	// #120
  408fec:	b	408ff4 <ferror@plt+0x61b4>
  408ff0:	mov	w0, #0x2d                  	// #45
  408ff4:	ldrh	w1, [sp, #30]
  408ff8:	add	w2, w1, #0x1
  408ffc:	strh	w2, [sp, #30]
  409000:	and	x1, x1, #0xffff
  409004:	ldr	x2, [sp]
  409008:	add	x1, x2, x1
  40900c:	strb	w0, [x1]
  409010:	ldrh	w0, [sp, #30]
  409014:	ldr	x1, [sp]
  409018:	add	x0, x1, x0
  40901c:	strb	wzr, [x0]
  409020:	ldr	x0, [sp]
  409024:	add	sp, sp, #0x20
  409028:	ret
  40902c:	sub	sp, sp, #0x20
  409030:	str	x0, [sp, #8]
  409034:	mov	w0, #0xa                   	// #10
  409038:	str	w0, [sp, #28]
  40903c:	b	409064 <ferror@plt+0x6224>
  409040:	ldr	w0, [sp, #28]
  409044:	mov	x1, #0x1                   	// #1
  409048:	lsl	x0, x1, x0
  40904c:	ldr	x1, [sp, #8]
  409050:	cmp	x1, x0
  409054:	b.cc	409074 <ferror@plt+0x6234>  // b.lo, b.ul, b.last
  409058:	ldr	w0, [sp, #28]
  40905c:	add	w0, w0, #0xa
  409060:	str	w0, [sp, #28]
  409064:	ldr	w0, [sp, #28]
  409068:	cmp	w0, #0x3c
  40906c:	b.le	409040 <ferror@plt+0x6200>
  409070:	b	409078 <ferror@plt+0x6238>
  409074:	nop
  409078:	ldr	w0, [sp, #28]
  40907c:	sub	w0, w0, #0xa
  409080:	add	sp, sp, #0x20
  409084:	ret
  409088:	stp	x29, x30, [sp, #-128]!
  40908c:	mov	x29, sp
  409090:	str	w0, [sp, #28]
  409094:	str	x1, [sp, #16]
  409098:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40909c:	add	x0, x0, #0x270
  4090a0:	str	x0, [sp, #88]
  4090a4:	add	x0, sp, #0x20
  4090a8:	str	x0, [sp, #104]
  4090ac:	ldr	w0, [sp, #28]
  4090b0:	and	w0, w0, #0x2
  4090b4:	cmp	w0, #0x0
  4090b8:	b.eq	4090d0 <ferror@plt+0x6290>  // b.none
  4090bc:	ldr	x0, [sp, #104]
  4090c0:	add	x1, x0, #0x1
  4090c4:	str	x1, [sp, #104]
  4090c8:	mov	w1, #0x20                  	// #32
  4090cc:	strb	w1, [x0]
  4090d0:	ldr	x0, [sp, #16]
  4090d4:	bl	40902c <ferror@plt+0x61ec>
  4090d8:	str	w0, [sp, #84]
  4090dc:	ldr	w0, [sp, #84]
  4090e0:	cmp	w0, #0x0
  4090e4:	b.eq	409110 <ferror@plt+0x62d0>  // b.none
  4090e8:	ldr	w0, [sp, #84]
  4090ec:	mov	w1, #0x6667                	// #26215
  4090f0:	movk	w1, #0x6666, lsl #16
  4090f4:	smull	x1, w0, w1
  4090f8:	lsr	x1, x1, #32
  4090fc:	asr	w1, w1, #2
  409100:	asr	w0, w0, #31
  409104:	sub	w0, w1, w0
  409108:	sxtw	x0, w0
  40910c:	b	409114 <ferror@plt+0x62d4>
  409110:	mov	x0, #0x0                   	// #0
  409114:	ldr	x1, [sp, #88]
  409118:	add	x0, x1, x0
  40911c:	ldrb	w0, [x0]
  409120:	strb	w0, [sp, #83]
  409124:	ldr	w0, [sp, #84]
  409128:	cmp	w0, #0x0
  40912c:	b.eq	409140 <ferror@plt+0x6300>  // b.none
  409130:	ldr	w0, [sp, #84]
  409134:	ldr	x1, [sp, #16]
  409138:	lsr	x0, x1, x0
  40913c:	b	409144 <ferror@plt+0x6304>
  409140:	ldr	x0, [sp, #16]
  409144:	str	w0, [sp, #124]
  409148:	ldr	w0, [sp, #84]
  40914c:	cmp	w0, #0x0
  409150:	b.eq	409170 <ferror@plt+0x6330>  // b.none
  409154:	ldr	w0, [sp, #84]
  409158:	mov	x1, #0xffffffffffffffff    	// #-1
  40915c:	lsl	x0, x1, x0
  409160:	mvn	x1, x0
  409164:	ldr	x0, [sp, #16]
  409168:	and	x0, x1, x0
  40916c:	b	409174 <ferror@plt+0x6334>
  409170:	mov	x0, #0x0                   	// #0
  409174:	str	x0, [sp, #112]
  409178:	ldr	x0, [sp, #104]
  40917c:	add	x1, x0, #0x1
  409180:	str	x1, [sp, #104]
  409184:	ldrb	w1, [sp, #83]
  409188:	strb	w1, [x0]
  40918c:	ldr	w0, [sp, #28]
  409190:	and	w0, w0, #0x1
  409194:	cmp	w0, #0x0
  409198:	b.eq	4091d0 <ferror@plt+0x6390>  // b.none
  40919c:	ldrsb	w0, [sp, #83]
  4091a0:	cmp	w0, #0x42
  4091a4:	b.eq	4091d0 <ferror@plt+0x6390>  // b.none
  4091a8:	ldr	x0, [sp, #104]
  4091ac:	add	x1, x0, #0x1
  4091b0:	str	x1, [sp, #104]
  4091b4:	mov	w1, #0x69                  	// #105
  4091b8:	strb	w1, [x0]
  4091bc:	ldr	x0, [sp, #104]
  4091c0:	add	x1, x0, #0x1
  4091c4:	str	x1, [sp, #104]
  4091c8:	mov	w1, #0x42                  	// #66
  4091cc:	strb	w1, [x0]
  4091d0:	ldr	x0, [sp, #104]
  4091d4:	strb	wzr, [x0]
  4091d8:	ldr	x0, [sp, #112]
  4091dc:	cmp	x0, #0x0
  4091e0:	b.eq	4092b8 <ferror@plt+0x6478>  // b.none
  4091e4:	ldr	w0, [sp, #28]
  4091e8:	and	w0, w0, #0x4
  4091ec:	cmp	w0, #0x0
  4091f0:	b.eq	409268 <ferror@plt+0x6428>  // b.none
  4091f4:	ldr	w0, [sp, #84]
  4091f8:	sub	w0, w0, #0xa
  4091fc:	ldr	x1, [sp, #112]
  409200:	lsr	x0, x1, x0
  409204:	add	x1, x0, #0x5
  409208:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40920c:	movk	x0, #0xcccd
  409210:	umulh	x0, x1, x0
  409214:	lsr	x0, x0, #3
  409218:	str	x0, [sp, #112]
  40921c:	ldr	x2, [sp, #112]
  409220:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  409224:	movk	x0, #0xcccd
  409228:	umulh	x0, x2, x0
  40922c:	lsr	x1, x0, #3
  409230:	mov	x0, x1
  409234:	lsl	x0, x0, #2
  409238:	add	x0, x0, x1
  40923c:	lsl	x0, x0, #1
  409240:	sub	x1, x2, x0
  409244:	cmp	x1, #0x0
  409248:	b.ne	4092b8 <ferror@plt+0x6478>  // b.any
  40924c:	ldr	x1, [sp, #112]
  409250:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  409254:	movk	x0, #0xcccd
  409258:	umulh	x0, x1, x0
  40925c:	lsr	x0, x0, #3
  409260:	str	x0, [sp, #112]
  409264:	b	4092b8 <ferror@plt+0x6478>
  409268:	ldr	w0, [sp, #84]
  40926c:	sub	w0, w0, #0xa
  409270:	ldr	x1, [sp, #112]
  409274:	lsr	x0, x1, x0
  409278:	add	x0, x0, #0x32
  40927c:	lsr	x1, x0, #2
  409280:	mov	x0, #0xf5c3                	// #62915
  409284:	movk	x0, #0x5c28, lsl #16
  409288:	movk	x0, #0xc28f, lsl #32
  40928c:	movk	x0, #0x28f5, lsl #48
  409290:	umulh	x0, x1, x0
  409294:	lsr	x0, x0, #2
  409298:	str	x0, [sp, #112]
  40929c:	ldr	x0, [sp, #112]
  4092a0:	cmp	x0, #0xa
  4092a4:	b.ne	4092b8 <ferror@plt+0x6478>  // b.any
  4092a8:	ldr	w0, [sp, #124]
  4092ac:	add	w0, w0, #0x1
  4092b0:	str	w0, [sp, #124]
  4092b4:	str	xzr, [sp, #112]
  4092b8:	ldr	x0, [sp, #112]
  4092bc:	cmp	x0, #0x0
  4092c0:	b.eq	409344 <ferror@plt+0x6504>  // b.none
  4092c4:	bl	402880 <localeconv@plt>
  4092c8:	str	x0, [sp, #72]
  4092cc:	ldr	x0, [sp, #72]
  4092d0:	cmp	x0, #0x0
  4092d4:	b.eq	4092e4 <ferror@plt+0x64a4>  // b.none
  4092d8:	ldr	x0, [sp, #72]
  4092dc:	ldr	x0, [x0]
  4092e0:	b	4092e8 <ferror@plt+0x64a8>
  4092e4:	mov	x0, #0x0                   	// #0
  4092e8:	str	x0, [sp, #96]
  4092ec:	ldr	x0, [sp, #96]
  4092f0:	cmp	x0, #0x0
  4092f4:	b.eq	409308 <ferror@plt+0x64c8>  // b.none
  4092f8:	ldr	x0, [sp, #96]
  4092fc:	ldrsb	w0, [x0]
  409300:	cmp	w0, #0x0
  409304:	b.ne	409314 <ferror@plt+0x64d4>  // b.any
  409308:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40930c:	add	x0, x0, #0x278
  409310:	str	x0, [sp, #96]
  409314:	add	x0, sp, #0x20
  409318:	add	x7, sp, #0x28
  40931c:	mov	x6, x0
  409320:	ldr	x5, [sp, #112]
  409324:	ldr	x4, [sp, #96]
  409328:	ldr	w3, [sp, #124]
  40932c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  409330:	add	x2, x0, #0x280
  409334:	mov	x1, #0x20                  	// #32
  409338:	mov	x0, x7
  40933c:	bl	402870 <snprintf@plt>
  409340:	b	409368 <ferror@plt+0x6528>
  409344:	add	x0, sp, #0x20
  409348:	add	x5, sp, #0x28
  40934c:	mov	x4, x0
  409350:	ldr	w3, [sp, #124]
  409354:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  409358:	add	x2, x0, #0x290
  40935c:	mov	x1, #0x20                  	// #32
  409360:	mov	x0, x5
  409364:	bl	402870 <snprintf@plt>
  409368:	add	x0, sp, #0x28
  40936c:	bl	402a40 <strdup@plt>
  409370:	ldp	x29, x30, [sp], #128
  409374:	ret
  409378:	stp	x29, x30, [sp, #-96]!
  40937c:	mov	x29, sp
  409380:	str	x0, [sp, #40]
  409384:	str	x1, [sp, #32]
  409388:	str	x2, [sp, #24]
  40938c:	str	x3, [sp, #16]
  409390:	str	xzr, [sp, #88]
  409394:	str	xzr, [sp, #72]
  409398:	ldr	x0, [sp, #40]
  40939c:	cmp	x0, #0x0
  4093a0:	b.eq	4093d8 <ferror@plt+0x6598>  // b.none
  4093a4:	ldr	x0, [sp, #40]
  4093a8:	ldrsb	w0, [x0]
  4093ac:	cmp	w0, #0x0
  4093b0:	b.eq	4093d8 <ferror@plt+0x6598>  // b.none
  4093b4:	ldr	x0, [sp, #32]
  4093b8:	cmp	x0, #0x0
  4093bc:	b.eq	4093d8 <ferror@plt+0x6598>  // b.none
  4093c0:	ldr	x0, [sp, #24]
  4093c4:	cmp	x0, #0x0
  4093c8:	b.eq	4093d8 <ferror@plt+0x6598>  // b.none
  4093cc:	ldr	x0, [sp, #16]
  4093d0:	cmp	x0, #0x0
  4093d4:	b.ne	4093e0 <ferror@plt+0x65a0>  // b.any
  4093d8:	mov	w0, #0xffffffff            	// #-1
  4093dc:	b	409534 <ferror@plt+0x66f4>
  4093e0:	ldr	x0, [sp, #40]
  4093e4:	str	x0, [sp, #80]
  4093e8:	b	40950c <ferror@plt+0x66cc>
  4093ec:	str	xzr, [sp, #64]
  4093f0:	ldr	x1, [sp, #72]
  4093f4:	ldr	x0, [sp, #24]
  4093f8:	cmp	x1, x0
  4093fc:	b.cc	409408 <ferror@plt+0x65c8>  // b.lo, b.ul, b.last
  409400:	mov	w0, #0xfffffffe            	// #-2
  409404:	b	409534 <ferror@plt+0x66f4>
  409408:	ldr	x0, [sp, #88]
  40940c:	cmp	x0, #0x0
  409410:	b.ne	40941c <ferror@plt+0x65dc>  // b.any
  409414:	ldr	x0, [sp, #80]
  409418:	str	x0, [sp, #88]
  40941c:	ldr	x0, [sp, #80]
  409420:	ldrsb	w0, [x0]
  409424:	cmp	w0, #0x2c
  409428:	b.ne	409434 <ferror@plt+0x65f4>  // b.any
  40942c:	ldr	x0, [sp, #80]
  409430:	str	x0, [sp, #64]
  409434:	ldr	x0, [sp, #80]
  409438:	add	x0, x0, #0x1
  40943c:	ldrsb	w0, [x0]
  409440:	cmp	w0, #0x0
  409444:	b.ne	409454 <ferror@plt+0x6614>  // b.any
  409448:	ldr	x0, [sp, #80]
  40944c:	add	x0, x0, #0x1
  409450:	str	x0, [sp, #64]
  409454:	ldr	x0, [sp, #88]
  409458:	cmp	x0, #0x0
  40945c:	b.eq	4094fc <ferror@plt+0x66bc>  // b.none
  409460:	ldr	x0, [sp, #64]
  409464:	cmp	x0, #0x0
  409468:	b.eq	4094fc <ferror@plt+0x66bc>  // b.none
  40946c:	ldr	x1, [sp, #64]
  409470:	ldr	x0, [sp, #88]
  409474:	cmp	x1, x0
  409478:	b.hi	409484 <ferror@plt+0x6644>  // b.pmore
  40947c:	mov	w0, #0xffffffff            	// #-1
  409480:	b	409534 <ferror@plt+0x66f4>
  409484:	ldr	x1, [sp, #64]
  409488:	ldr	x0, [sp, #88]
  40948c:	sub	x0, x1, x0
  409490:	ldr	x2, [sp, #16]
  409494:	mov	x1, x0
  409498:	ldr	x0, [sp, #88]
  40949c:	blr	x2
  4094a0:	str	w0, [sp, #60]
  4094a4:	ldr	w0, [sp, #60]
  4094a8:	cmn	w0, #0x1
  4094ac:	b.ne	4094b8 <ferror@plt+0x6678>  // b.any
  4094b0:	mov	w0, #0xffffffff            	// #-1
  4094b4:	b	409534 <ferror@plt+0x66f4>
  4094b8:	ldr	x0, [sp, #72]
  4094bc:	add	x1, x0, #0x1
  4094c0:	str	x1, [sp, #72]
  4094c4:	lsl	x0, x0, #2
  4094c8:	ldr	x1, [sp, #32]
  4094cc:	add	x0, x1, x0
  4094d0:	ldr	w1, [sp, #60]
  4094d4:	str	w1, [x0]
  4094d8:	str	xzr, [sp, #88]
  4094dc:	ldr	x0, [sp, #64]
  4094e0:	cmp	x0, #0x0
  4094e4:	b.eq	409500 <ferror@plt+0x66c0>  // b.none
  4094e8:	ldr	x0, [sp, #64]
  4094ec:	ldrsb	w0, [x0]
  4094f0:	cmp	w0, #0x0
  4094f4:	b.eq	40952c <ferror@plt+0x66ec>  // b.none
  4094f8:	b	409500 <ferror@plt+0x66c0>
  4094fc:	nop
  409500:	ldr	x0, [sp, #80]
  409504:	add	x0, x0, #0x1
  409508:	str	x0, [sp, #80]
  40950c:	ldr	x0, [sp, #80]
  409510:	cmp	x0, #0x0
  409514:	b.eq	409530 <ferror@plt+0x66f0>  // b.none
  409518:	ldr	x0, [sp, #80]
  40951c:	ldrsb	w0, [x0]
  409520:	cmp	w0, #0x0
  409524:	b.ne	4093ec <ferror@plt+0x65ac>  // b.any
  409528:	b	409530 <ferror@plt+0x66f0>
  40952c:	nop
  409530:	ldr	x0, [sp, #72]
  409534:	ldp	x29, x30, [sp], #96
  409538:	ret
  40953c:	stp	x29, x30, [sp, #-80]!
  409540:	mov	x29, sp
  409544:	str	x0, [sp, #56]
  409548:	str	x1, [sp, #48]
  40954c:	str	x2, [sp, #40]
  409550:	str	x3, [sp, #32]
  409554:	str	x4, [sp, #24]
  409558:	ldr	x0, [sp, #56]
  40955c:	cmp	x0, #0x0
  409560:	b.eq	409594 <ferror@plt+0x6754>  // b.none
  409564:	ldr	x0, [sp, #56]
  409568:	ldrsb	w0, [x0]
  40956c:	cmp	w0, #0x0
  409570:	b.eq	409594 <ferror@plt+0x6754>  // b.none
  409574:	ldr	x0, [sp, #32]
  409578:	cmp	x0, #0x0
  40957c:	b.eq	409594 <ferror@plt+0x6754>  // b.none
  409580:	ldr	x0, [sp, #32]
  409584:	ldr	x0, [x0]
  409588:	ldr	x1, [sp, #40]
  40958c:	cmp	x1, x0
  409590:	b.cs	40959c <ferror@plt+0x675c>  // b.hs, b.nlast
  409594:	mov	w0, #0xffffffff            	// #-1
  409598:	b	409630 <ferror@plt+0x67f0>
  40959c:	ldr	x0, [sp, #56]
  4095a0:	ldrsb	w0, [x0]
  4095a4:	cmp	w0, #0x2b
  4095a8:	b.ne	4095bc <ferror@plt+0x677c>  // b.any
  4095ac:	ldr	x0, [sp, #56]
  4095b0:	add	x0, x0, #0x1
  4095b4:	str	x0, [sp, #72]
  4095b8:	b	4095cc <ferror@plt+0x678c>
  4095bc:	ldr	x0, [sp, #56]
  4095c0:	str	x0, [sp, #72]
  4095c4:	ldr	x0, [sp, #32]
  4095c8:	str	xzr, [x0]
  4095cc:	ldr	x0, [sp, #32]
  4095d0:	ldr	x0, [x0]
  4095d4:	lsl	x0, x0, #2
  4095d8:	ldr	x1, [sp, #48]
  4095dc:	add	x4, x1, x0
  4095e0:	ldr	x0, [sp, #32]
  4095e4:	ldr	x0, [x0]
  4095e8:	ldr	x1, [sp, #40]
  4095ec:	sub	x0, x1, x0
  4095f0:	ldr	x3, [sp, #24]
  4095f4:	mov	x2, x0
  4095f8:	mov	x1, x4
  4095fc:	ldr	x0, [sp, #72]
  409600:	bl	409378 <ferror@plt+0x6538>
  409604:	str	w0, [sp, #68]
  409608:	ldr	w0, [sp, #68]
  40960c:	cmp	w0, #0x0
  409610:	b.le	40962c <ferror@plt+0x67ec>
  409614:	ldr	x0, [sp, #32]
  409618:	ldr	x1, [x0]
  40961c:	ldrsw	x0, [sp, #68]
  409620:	add	x1, x1, x0
  409624:	ldr	x0, [sp, #32]
  409628:	str	x1, [x0]
  40962c:	ldr	w0, [sp, #68]
  409630:	ldp	x29, x30, [sp], #80
  409634:	ret
  409638:	stp	x29, x30, [sp, #-80]!
  40963c:	mov	x29, sp
  409640:	str	x0, [sp, #40]
  409644:	str	x1, [sp, #32]
  409648:	str	x2, [sp, #24]
  40964c:	str	xzr, [sp, #72]
  409650:	ldr	x0, [sp, #40]
  409654:	cmp	x0, #0x0
  409658:	b.eq	409674 <ferror@plt+0x6834>  // b.none
  40965c:	ldr	x0, [sp, #24]
  409660:	cmp	x0, #0x0
  409664:	b.eq	409674 <ferror@plt+0x6834>  // b.none
  409668:	ldr	x0, [sp, #32]
  40966c:	cmp	x0, #0x0
  409670:	b.ne	40967c <ferror@plt+0x683c>  // b.any
  409674:	mov	w0, #0xffffffea            	// #-22
  409678:	b	4097f8 <ferror@plt+0x69b8>
  40967c:	ldr	x0, [sp, #40]
  409680:	str	x0, [sp, #64]
  409684:	b	4097d0 <ferror@plt+0x6990>
  409688:	str	xzr, [sp, #56]
  40968c:	ldr	x0, [sp, #72]
  409690:	cmp	x0, #0x0
  409694:	b.ne	4096a0 <ferror@plt+0x6860>  // b.any
  409698:	ldr	x0, [sp, #64]
  40969c:	str	x0, [sp, #72]
  4096a0:	ldr	x0, [sp, #64]
  4096a4:	ldrsb	w0, [x0]
  4096a8:	cmp	w0, #0x2c
  4096ac:	b.ne	4096b8 <ferror@plt+0x6878>  // b.any
  4096b0:	ldr	x0, [sp, #64]
  4096b4:	str	x0, [sp, #56]
  4096b8:	ldr	x0, [sp, #64]
  4096bc:	add	x0, x0, #0x1
  4096c0:	ldrsb	w0, [x0]
  4096c4:	cmp	w0, #0x0
  4096c8:	b.ne	4096d8 <ferror@plt+0x6898>  // b.any
  4096cc:	ldr	x0, [sp, #64]
  4096d0:	add	x0, x0, #0x1
  4096d4:	str	x0, [sp, #56]
  4096d8:	ldr	x0, [sp, #72]
  4096dc:	cmp	x0, #0x0
  4096e0:	b.eq	4097c0 <ferror@plt+0x6980>  // b.none
  4096e4:	ldr	x0, [sp, #56]
  4096e8:	cmp	x0, #0x0
  4096ec:	b.eq	4097c0 <ferror@plt+0x6980>  // b.none
  4096f0:	ldr	x1, [sp, #56]
  4096f4:	ldr	x0, [sp, #72]
  4096f8:	cmp	x1, x0
  4096fc:	b.hi	409708 <ferror@plt+0x68c8>  // b.pmore
  409700:	mov	w0, #0xffffffff            	// #-1
  409704:	b	4097f8 <ferror@plt+0x69b8>
  409708:	ldr	x1, [sp, #56]
  40970c:	ldr	x0, [sp, #72]
  409710:	sub	x0, x1, x0
  409714:	ldr	x2, [sp, #24]
  409718:	mov	x1, x0
  40971c:	ldr	x0, [sp, #72]
  409720:	blr	x2
  409724:	str	w0, [sp, #52]
  409728:	ldr	w0, [sp, #52]
  40972c:	cmp	w0, #0x0
  409730:	b.ge	40973c <ferror@plt+0x68fc>  // b.tcont
  409734:	ldr	w0, [sp, #52]
  409738:	b	4097f8 <ferror@plt+0x69b8>
  40973c:	ldr	w0, [sp, #52]
  409740:	add	w1, w0, #0x7
  409744:	cmp	w0, #0x0
  409748:	csel	w0, w1, w0, lt  // lt = tstop
  40974c:	asr	w0, w0, #3
  409750:	mov	w3, w0
  409754:	sxtw	x0, w3
  409758:	ldr	x1, [sp, #32]
  40975c:	add	x0, x1, x0
  409760:	ldrsb	w2, [x0]
  409764:	ldr	w0, [sp, #52]
  409768:	negs	w1, w0
  40976c:	and	w0, w0, #0x7
  409770:	and	w1, w1, #0x7
  409774:	csneg	w0, w0, w1, mi  // mi = first
  409778:	mov	w1, #0x1                   	// #1
  40977c:	lsl	w0, w1, w0
  409780:	sxtb	w1, w0
  409784:	sxtw	x0, w3
  409788:	ldr	x3, [sp, #32]
  40978c:	add	x0, x3, x0
  409790:	orr	w1, w2, w1
  409794:	sxtb	w1, w1
  409798:	strb	w1, [x0]
  40979c:	str	xzr, [sp, #72]
  4097a0:	ldr	x0, [sp, #56]
  4097a4:	cmp	x0, #0x0
  4097a8:	b.eq	4097c4 <ferror@plt+0x6984>  // b.none
  4097ac:	ldr	x0, [sp, #56]
  4097b0:	ldrsb	w0, [x0]
  4097b4:	cmp	w0, #0x0
  4097b8:	b.eq	4097f0 <ferror@plt+0x69b0>  // b.none
  4097bc:	b	4097c4 <ferror@plt+0x6984>
  4097c0:	nop
  4097c4:	ldr	x0, [sp, #64]
  4097c8:	add	x0, x0, #0x1
  4097cc:	str	x0, [sp, #64]
  4097d0:	ldr	x0, [sp, #64]
  4097d4:	cmp	x0, #0x0
  4097d8:	b.eq	4097f4 <ferror@plt+0x69b4>  // b.none
  4097dc:	ldr	x0, [sp, #64]
  4097e0:	ldrsb	w0, [x0]
  4097e4:	cmp	w0, #0x0
  4097e8:	b.ne	409688 <ferror@plt+0x6848>  // b.any
  4097ec:	b	4097f4 <ferror@plt+0x69b4>
  4097f0:	nop
  4097f4:	mov	w0, #0x0                   	// #0
  4097f8:	ldp	x29, x30, [sp], #80
  4097fc:	ret
  409800:	stp	x29, x30, [sp, #-80]!
  409804:	mov	x29, sp
  409808:	str	x0, [sp, #40]
  40980c:	str	x1, [sp, #32]
  409810:	str	x2, [sp, #24]
  409814:	str	xzr, [sp, #72]
  409818:	ldr	x0, [sp, #40]
  40981c:	cmp	x0, #0x0
  409820:	b.eq	40983c <ferror@plt+0x69fc>  // b.none
  409824:	ldr	x0, [sp, #24]
  409828:	cmp	x0, #0x0
  40982c:	b.eq	40983c <ferror@plt+0x69fc>  // b.none
  409830:	ldr	x0, [sp, #32]
  409834:	cmp	x0, #0x0
  409838:	b.ne	409844 <ferror@plt+0x6a04>  // b.any
  40983c:	mov	w0, #0xffffffea            	// #-22
  409840:	b	409978 <ferror@plt+0x6b38>
  409844:	ldr	x0, [sp, #40]
  409848:	str	x0, [sp, #64]
  40984c:	b	409950 <ferror@plt+0x6b10>
  409850:	str	xzr, [sp, #56]
  409854:	ldr	x0, [sp, #72]
  409858:	cmp	x0, #0x0
  40985c:	b.ne	409868 <ferror@plt+0x6a28>  // b.any
  409860:	ldr	x0, [sp, #64]
  409864:	str	x0, [sp, #72]
  409868:	ldr	x0, [sp, #64]
  40986c:	ldrsb	w0, [x0]
  409870:	cmp	w0, #0x2c
  409874:	b.ne	409880 <ferror@plt+0x6a40>  // b.any
  409878:	ldr	x0, [sp, #64]
  40987c:	str	x0, [sp, #56]
  409880:	ldr	x0, [sp, #64]
  409884:	add	x0, x0, #0x1
  409888:	ldrsb	w0, [x0]
  40988c:	cmp	w0, #0x0
  409890:	b.ne	4098a0 <ferror@plt+0x6a60>  // b.any
  409894:	ldr	x0, [sp, #64]
  409898:	add	x0, x0, #0x1
  40989c:	str	x0, [sp, #56]
  4098a0:	ldr	x0, [sp, #72]
  4098a4:	cmp	x0, #0x0
  4098a8:	b.eq	409940 <ferror@plt+0x6b00>  // b.none
  4098ac:	ldr	x0, [sp, #56]
  4098b0:	cmp	x0, #0x0
  4098b4:	b.eq	409940 <ferror@plt+0x6b00>  // b.none
  4098b8:	ldr	x1, [sp, #56]
  4098bc:	ldr	x0, [sp, #72]
  4098c0:	cmp	x1, x0
  4098c4:	b.hi	4098d0 <ferror@plt+0x6a90>  // b.pmore
  4098c8:	mov	w0, #0xffffffff            	// #-1
  4098cc:	b	409978 <ferror@plt+0x6b38>
  4098d0:	ldr	x1, [sp, #56]
  4098d4:	ldr	x0, [sp, #72]
  4098d8:	sub	x0, x1, x0
  4098dc:	ldr	x2, [sp, #24]
  4098e0:	mov	x1, x0
  4098e4:	ldr	x0, [sp, #72]
  4098e8:	blr	x2
  4098ec:	str	x0, [sp, #48]
  4098f0:	ldr	x0, [sp, #48]
  4098f4:	cmp	x0, #0x0
  4098f8:	b.ge	409904 <ferror@plt+0x6ac4>  // b.tcont
  4098fc:	ldr	x0, [sp, #48]
  409900:	b	409978 <ferror@plt+0x6b38>
  409904:	ldr	x0, [sp, #32]
  409908:	ldr	x1, [x0]
  40990c:	ldr	x0, [sp, #48]
  409910:	orr	x1, x1, x0
  409914:	ldr	x0, [sp, #32]
  409918:	str	x1, [x0]
  40991c:	str	xzr, [sp, #72]
  409920:	ldr	x0, [sp, #56]
  409924:	cmp	x0, #0x0
  409928:	b.eq	409944 <ferror@plt+0x6b04>  // b.none
  40992c:	ldr	x0, [sp, #56]
  409930:	ldrsb	w0, [x0]
  409934:	cmp	w0, #0x0
  409938:	b.eq	409970 <ferror@plt+0x6b30>  // b.none
  40993c:	b	409944 <ferror@plt+0x6b04>
  409940:	nop
  409944:	ldr	x0, [sp, #64]
  409948:	add	x0, x0, #0x1
  40994c:	str	x0, [sp, #64]
  409950:	ldr	x0, [sp, #64]
  409954:	cmp	x0, #0x0
  409958:	b.eq	409974 <ferror@plt+0x6b34>  // b.none
  40995c:	ldr	x0, [sp, #64]
  409960:	ldrsb	w0, [x0]
  409964:	cmp	w0, #0x0
  409968:	b.ne	409850 <ferror@plt+0x6a10>  // b.any
  40996c:	b	409974 <ferror@plt+0x6b34>
  409970:	nop
  409974:	mov	w0, #0x0                   	// #0
  409978:	ldp	x29, x30, [sp], #80
  40997c:	ret
  409980:	stp	x29, x30, [sp, #-64]!
  409984:	mov	x29, sp
  409988:	str	x0, [sp, #40]
  40998c:	str	x1, [sp, #32]
  409990:	str	x2, [sp, #24]
  409994:	str	w3, [sp, #20]
  409998:	str	xzr, [sp, #56]
  40999c:	ldr	x0, [sp, #40]
  4099a0:	cmp	x0, #0x0
  4099a4:	b.ne	4099b0 <ferror@plt+0x6b70>  // b.any
  4099a8:	mov	w0, #0x0                   	// #0
  4099ac:	b	409b8c <ferror@plt+0x6d4c>
  4099b0:	ldr	x0, [sp, #32]
  4099b4:	ldr	w1, [sp, #20]
  4099b8:	str	w1, [x0]
  4099bc:	ldr	x0, [sp, #32]
  4099c0:	ldr	w1, [x0]
  4099c4:	ldr	x0, [sp, #24]
  4099c8:	str	w1, [x0]
  4099cc:	bl	402d70 <__errno_location@plt>
  4099d0:	str	wzr, [x0]
  4099d4:	ldr	x0, [sp, #40]
  4099d8:	ldrsb	w0, [x0]
  4099dc:	cmp	w0, #0x3a
  4099e0:	b.ne	409a54 <ferror@plt+0x6c14>  // b.any
  4099e4:	ldr	x0, [sp, #40]
  4099e8:	add	x0, x0, #0x1
  4099ec:	str	x0, [sp, #40]
  4099f0:	add	x0, sp, #0x38
  4099f4:	mov	w2, #0xa                   	// #10
  4099f8:	mov	x1, x0
  4099fc:	ldr	x0, [sp, #40]
  409a00:	bl	402b70 <strtol@plt>
  409a04:	mov	w1, w0
  409a08:	ldr	x0, [sp, #24]
  409a0c:	str	w1, [x0]
  409a10:	bl	402d70 <__errno_location@plt>
  409a14:	ldr	w0, [x0]
  409a18:	cmp	w0, #0x0
  409a1c:	b.ne	409a4c <ferror@plt+0x6c0c>  // b.any
  409a20:	ldr	x0, [sp, #56]
  409a24:	cmp	x0, #0x0
  409a28:	b.eq	409a4c <ferror@plt+0x6c0c>  // b.none
  409a2c:	ldr	x0, [sp, #56]
  409a30:	ldrsb	w0, [x0]
  409a34:	cmp	w0, #0x0
  409a38:	b.ne	409a4c <ferror@plt+0x6c0c>  // b.any
  409a3c:	ldr	x0, [sp, #56]
  409a40:	ldr	x1, [sp, #40]
  409a44:	cmp	x1, x0
  409a48:	b.ne	409b88 <ferror@plt+0x6d48>  // b.any
  409a4c:	mov	w0, #0xffffffff            	// #-1
  409a50:	b	409b8c <ferror@plt+0x6d4c>
  409a54:	add	x0, sp, #0x38
  409a58:	mov	w2, #0xa                   	// #10
  409a5c:	mov	x1, x0
  409a60:	ldr	x0, [sp, #40]
  409a64:	bl	402b70 <strtol@plt>
  409a68:	mov	w1, w0
  409a6c:	ldr	x0, [sp, #32]
  409a70:	str	w1, [x0]
  409a74:	ldr	x0, [sp, #32]
  409a78:	ldr	w1, [x0]
  409a7c:	ldr	x0, [sp, #24]
  409a80:	str	w1, [x0]
  409a84:	bl	402d70 <__errno_location@plt>
  409a88:	ldr	w0, [x0]
  409a8c:	cmp	w0, #0x0
  409a90:	b.ne	409ab0 <ferror@plt+0x6c70>  // b.any
  409a94:	ldr	x0, [sp, #56]
  409a98:	cmp	x0, #0x0
  409a9c:	b.eq	409ab0 <ferror@plt+0x6c70>  // b.none
  409aa0:	ldr	x0, [sp, #56]
  409aa4:	ldr	x1, [sp, #40]
  409aa8:	cmp	x1, x0
  409aac:	b.ne	409ab8 <ferror@plt+0x6c78>  // b.any
  409ab0:	mov	w0, #0xffffffff            	// #-1
  409ab4:	b	409b8c <ferror@plt+0x6d4c>
  409ab8:	ldr	x0, [sp, #56]
  409abc:	ldrsb	w0, [x0]
  409ac0:	cmp	w0, #0x3a
  409ac4:	b.ne	409aec <ferror@plt+0x6cac>  // b.any
  409ac8:	ldr	x0, [sp, #56]
  409acc:	add	x0, x0, #0x1
  409ad0:	ldrsb	w0, [x0]
  409ad4:	cmp	w0, #0x0
  409ad8:	b.ne	409aec <ferror@plt+0x6cac>  // b.any
  409adc:	ldr	x0, [sp, #24]
  409ae0:	ldr	w1, [sp, #20]
  409ae4:	str	w1, [x0]
  409ae8:	b	409b88 <ferror@plt+0x6d48>
  409aec:	ldr	x0, [sp, #56]
  409af0:	ldrsb	w0, [x0]
  409af4:	cmp	w0, #0x2d
  409af8:	b.eq	409b0c <ferror@plt+0x6ccc>  // b.none
  409afc:	ldr	x0, [sp, #56]
  409b00:	ldrsb	w0, [x0]
  409b04:	cmp	w0, #0x3a
  409b08:	b.ne	409b88 <ferror@plt+0x6d48>  // b.any
  409b0c:	ldr	x0, [sp, #56]
  409b10:	add	x0, x0, #0x1
  409b14:	str	x0, [sp, #40]
  409b18:	str	xzr, [sp, #56]
  409b1c:	bl	402d70 <__errno_location@plt>
  409b20:	str	wzr, [x0]
  409b24:	add	x0, sp, #0x38
  409b28:	mov	w2, #0xa                   	// #10
  409b2c:	mov	x1, x0
  409b30:	ldr	x0, [sp, #40]
  409b34:	bl	402b70 <strtol@plt>
  409b38:	mov	w1, w0
  409b3c:	ldr	x0, [sp, #24]
  409b40:	str	w1, [x0]
  409b44:	bl	402d70 <__errno_location@plt>
  409b48:	ldr	w0, [x0]
  409b4c:	cmp	w0, #0x0
  409b50:	b.ne	409b80 <ferror@plt+0x6d40>  // b.any
  409b54:	ldr	x0, [sp, #56]
  409b58:	cmp	x0, #0x0
  409b5c:	b.eq	409b80 <ferror@plt+0x6d40>  // b.none
  409b60:	ldr	x0, [sp, #56]
  409b64:	ldrsb	w0, [x0]
  409b68:	cmp	w0, #0x0
  409b6c:	b.ne	409b80 <ferror@plt+0x6d40>  // b.any
  409b70:	ldr	x0, [sp, #56]
  409b74:	ldr	x1, [sp, #40]
  409b78:	cmp	x1, x0
  409b7c:	b.ne	409b88 <ferror@plt+0x6d48>  // b.any
  409b80:	mov	w0, #0xffffffff            	// #-1
  409b84:	b	409b8c <ferror@plt+0x6d4c>
  409b88:	mov	w0, #0x0                   	// #0
  409b8c:	ldp	x29, x30, [sp], #64
  409b90:	ret
  409b94:	sub	sp, sp, #0x20
  409b98:	str	x0, [sp, #8]
  409b9c:	str	x1, [sp]
  409ba0:	ldr	x0, [sp, #8]
  409ba4:	str	x0, [sp, #24]
  409ba8:	ldr	x0, [sp]
  409bac:	str	xzr, [x0]
  409bb0:	b	409bc0 <ferror@plt+0x6d80>
  409bb4:	ldr	x0, [sp, #24]
  409bb8:	add	x0, x0, #0x1
  409bbc:	str	x0, [sp, #24]
  409bc0:	ldr	x0, [sp, #24]
  409bc4:	cmp	x0, #0x0
  409bc8:	b.eq	409bf0 <ferror@plt+0x6db0>  // b.none
  409bcc:	ldr	x0, [sp, #24]
  409bd0:	ldrsb	w0, [x0]
  409bd4:	cmp	w0, #0x2f
  409bd8:	b.ne	409bf0 <ferror@plt+0x6db0>  // b.any
  409bdc:	ldr	x0, [sp, #24]
  409be0:	add	x0, x0, #0x1
  409be4:	ldrsb	w0, [x0]
  409be8:	cmp	w0, #0x2f
  409bec:	b.eq	409bb4 <ferror@plt+0x6d74>  // b.none
  409bf0:	ldr	x0, [sp, #24]
  409bf4:	cmp	x0, #0x0
  409bf8:	b.eq	409c0c <ferror@plt+0x6dcc>  // b.none
  409bfc:	ldr	x0, [sp, #24]
  409c00:	ldrsb	w0, [x0]
  409c04:	cmp	w0, #0x0
  409c08:	b.ne	409c14 <ferror@plt+0x6dd4>  // b.any
  409c0c:	mov	x0, #0x0                   	// #0
  409c10:	b	409c74 <ferror@plt+0x6e34>
  409c14:	ldr	x0, [sp]
  409c18:	mov	x1, #0x1                   	// #1
  409c1c:	str	x1, [x0]
  409c20:	ldr	x0, [sp, #24]
  409c24:	add	x0, x0, #0x1
  409c28:	str	x0, [sp, #16]
  409c2c:	b	409c50 <ferror@plt+0x6e10>
  409c30:	ldr	x0, [sp]
  409c34:	ldr	x0, [x0]
  409c38:	add	x1, x0, #0x1
  409c3c:	ldr	x0, [sp]
  409c40:	str	x1, [x0]
  409c44:	ldr	x0, [sp, #16]
  409c48:	add	x0, x0, #0x1
  409c4c:	str	x0, [sp, #16]
  409c50:	ldr	x0, [sp, #16]
  409c54:	ldrsb	w0, [x0]
  409c58:	cmp	w0, #0x0
  409c5c:	b.eq	409c70 <ferror@plt+0x6e30>  // b.none
  409c60:	ldr	x0, [sp, #16]
  409c64:	ldrsb	w0, [x0]
  409c68:	cmp	w0, #0x2f
  409c6c:	b.ne	409c30 <ferror@plt+0x6df0>  // b.any
  409c70:	ldr	x0, [sp, #24]
  409c74:	add	sp, sp, #0x20
  409c78:	ret
  409c7c:	stp	x29, x30, [sp, #-64]!
  409c80:	mov	x29, sp
  409c84:	str	x0, [sp, #24]
  409c88:	str	x1, [sp, #16]
  409c8c:	b	409d8c <ferror@plt+0x6f4c>
  409c90:	add	x0, sp, #0x28
  409c94:	mov	x1, x0
  409c98:	ldr	x0, [sp, #24]
  409c9c:	bl	409b94 <ferror@plt+0x6d54>
  409ca0:	str	x0, [sp, #56]
  409ca4:	add	x0, sp, #0x20
  409ca8:	mov	x1, x0
  409cac:	ldr	x0, [sp, #16]
  409cb0:	bl	409b94 <ferror@plt+0x6d54>
  409cb4:	str	x0, [sp, #48]
  409cb8:	ldr	x1, [sp, #40]
  409cbc:	ldr	x0, [sp, #32]
  409cc0:	add	x0, x1, x0
  409cc4:	cmp	x0, #0x0
  409cc8:	b.ne	409cd4 <ferror@plt+0x6e94>  // b.any
  409ccc:	mov	w0, #0x1                   	// #1
  409cd0:	b	409da8 <ferror@plt+0x6f68>
  409cd4:	ldr	x1, [sp, #40]
  409cd8:	ldr	x0, [sp, #32]
  409cdc:	add	x0, x1, x0
  409ce0:	cmp	x0, #0x1
  409ce4:	b.ne	409d28 <ferror@plt+0x6ee8>  // b.any
  409ce8:	ldr	x0, [sp, #56]
  409cec:	cmp	x0, #0x0
  409cf0:	b.eq	409d04 <ferror@plt+0x6ec4>  // b.none
  409cf4:	ldr	x0, [sp, #56]
  409cf8:	ldrsb	w0, [x0]
  409cfc:	cmp	w0, #0x2f
  409d00:	b.eq	409d20 <ferror@plt+0x6ee0>  // b.none
  409d04:	ldr	x0, [sp, #48]
  409d08:	cmp	x0, #0x0
  409d0c:	b.eq	409d28 <ferror@plt+0x6ee8>  // b.none
  409d10:	ldr	x0, [sp, #48]
  409d14:	ldrsb	w0, [x0]
  409d18:	cmp	w0, #0x2f
  409d1c:	b.ne	409d28 <ferror@plt+0x6ee8>  // b.any
  409d20:	mov	w0, #0x1                   	// #1
  409d24:	b	409da8 <ferror@plt+0x6f68>
  409d28:	ldr	x0, [sp, #56]
  409d2c:	cmp	x0, #0x0
  409d30:	b.eq	409da4 <ferror@plt+0x6f64>  // b.none
  409d34:	ldr	x0, [sp, #48]
  409d38:	cmp	x0, #0x0
  409d3c:	b.eq	409da4 <ferror@plt+0x6f64>  // b.none
  409d40:	ldr	x1, [sp, #40]
  409d44:	ldr	x0, [sp, #32]
  409d48:	cmp	x1, x0
  409d4c:	b.ne	409da4 <ferror@plt+0x6f64>  // b.any
  409d50:	ldr	x0, [sp, #40]
  409d54:	mov	x2, x0
  409d58:	ldr	x1, [sp, #48]
  409d5c:	ldr	x0, [sp, #56]
  409d60:	bl	402950 <strncmp@plt>
  409d64:	cmp	w0, #0x0
  409d68:	b.ne	409da4 <ferror@plt+0x6f64>  // b.any
  409d6c:	ldr	x0, [sp, #40]
  409d70:	ldr	x1, [sp, #56]
  409d74:	add	x0, x1, x0
  409d78:	str	x0, [sp, #24]
  409d7c:	ldr	x0, [sp, #32]
  409d80:	ldr	x1, [sp, #48]
  409d84:	add	x0, x1, x0
  409d88:	str	x0, [sp, #16]
  409d8c:	ldr	x0, [sp, #24]
  409d90:	cmp	x0, #0x0
  409d94:	b.eq	409da4 <ferror@plt+0x6f64>  // b.none
  409d98:	ldr	x0, [sp, #16]
  409d9c:	cmp	x0, #0x0
  409da0:	b.ne	409c90 <ferror@plt+0x6e50>  // b.any
  409da4:	mov	w0, #0x0                   	// #0
  409da8:	ldp	x29, x30, [sp], #64
  409dac:	ret
  409db0:	stp	x29, x30, [sp, #-64]!
  409db4:	mov	x29, sp
  409db8:	str	x0, [sp, #40]
  409dbc:	str	x1, [sp, #32]
  409dc0:	str	x2, [sp, #24]
  409dc4:	ldr	x0, [sp, #40]
  409dc8:	cmp	x0, #0x0
  409dcc:	b.ne	409dec <ferror@plt+0x6fac>  // b.any
  409dd0:	ldr	x0, [sp, #32]
  409dd4:	cmp	x0, #0x0
  409dd8:	b.ne	409dec <ferror@plt+0x6fac>  // b.any
  409ddc:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  409de0:	add	x0, x0, #0x298
  409de4:	bl	402a40 <strdup@plt>
  409de8:	b	409f10 <ferror@plt+0x70d0>
  409dec:	ldr	x0, [sp, #40]
  409df0:	cmp	x0, #0x0
  409df4:	b.ne	409e08 <ferror@plt+0x6fc8>  // b.any
  409df8:	ldr	x1, [sp, #24]
  409dfc:	ldr	x0, [sp, #32]
  409e00:	bl	402c00 <strndup@plt>
  409e04:	b	409f10 <ferror@plt+0x70d0>
  409e08:	ldr	x0, [sp, #32]
  409e0c:	cmp	x0, #0x0
  409e10:	b.ne	409e20 <ferror@plt+0x6fe0>  // b.any
  409e14:	ldr	x0, [sp, #40]
  409e18:	bl	402a40 <strdup@plt>
  409e1c:	b	409f10 <ferror@plt+0x70d0>
  409e20:	ldr	x0, [sp, #40]
  409e24:	cmp	x0, #0x0
  409e28:	b.ne	409e4c <ferror@plt+0x700c>  // b.any
  409e2c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  409e30:	add	x3, x0, #0x2f8
  409e34:	mov	w2, #0x383                 	// #899
  409e38:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  409e3c:	add	x1, x0, #0x2a0
  409e40:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  409e44:	add	x0, x0, #0x2b0
  409e48:	bl	402d60 <__assert_fail@plt>
  409e4c:	ldr	x0, [sp, #32]
  409e50:	cmp	x0, #0x0
  409e54:	b.ne	409e78 <ferror@plt+0x7038>  // b.any
  409e58:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  409e5c:	add	x3, x0, #0x2f8
  409e60:	mov	w2, #0x384                 	// #900
  409e64:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  409e68:	add	x1, x0, #0x2a0
  409e6c:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  409e70:	add	x0, x0, #0x2b8
  409e74:	bl	402d60 <__assert_fail@plt>
  409e78:	ldr	x0, [sp, #40]
  409e7c:	bl	402710 <strlen@plt>
  409e80:	str	x0, [sp, #56]
  409e84:	ldr	x0, [sp, #56]
  409e88:	mvn	x0, x0
  409e8c:	ldr	x1, [sp, #24]
  409e90:	cmp	x1, x0
  409e94:	b.ls	409ea0 <ferror@plt+0x7060>  // b.plast
  409e98:	mov	x0, #0x0                   	// #0
  409e9c:	b	409f10 <ferror@plt+0x70d0>
  409ea0:	ldr	x1, [sp, #56]
  409ea4:	ldr	x0, [sp, #24]
  409ea8:	add	x0, x1, x0
  409eac:	add	x0, x0, #0x1
  409eb0:	bl	4028e0 <malloc@plt>
  409eb4:	str	x0, [sp, #48]
  409eb8:	ldr	x0, [sp, #48]
  409ebc:	cmp	x0, #0x0
  409ec0:	b.ne	409ecc <ferror@plt+0x708c>  // b.any
  409ec4:	mov	x0, #0x0                   	// #0
  409ec8:	b	409f10 <ferror@plt+0x70d0>
  409ecc:	ldr	x2, [sp, #56]
  409ed0:	ldr	x1, [sp, #40]
  409ed4:	ldr	x0, [sp, #48]
  409ed8:	bl	4026a0 <memcpy@plt>
  409edc:	ldr	x1, [sp, #48]
  409ee0:	ldr	x0, [sp, #56]
  409ee4:	add	x0, x1, x0
  409ee8:	ldr	x2, [sp, #24]
  409eec:	ldr	x1, [sp, #32]
  409ef0:	bl	4026a0 <memcpy@plt>
  409ef4:	ldr	x1, [sp, #56]
  409ef8:	ldr	x0, [sp, #24]
  409efc:	add	x0, x1, x0
  409f00:	ldr	x1, [sp, #48]
  409f04:	add	x0, x1, x0
  409f08:	strb	wzr, [x0]
  409f0c:	ldr	x0, [sp, #48]
  409f10:	ldp	x29, x30, [sp], #64
  409f14:	ret
  409f18:	stp	x29, x30, [sp, #-32]!
  409f1c:	mov	x29, sp
  409f20:	str	x0, [sp, #24]
  409f24:	str	x1, [sp, #16]
  409f28:	ldr	x0, [sp, #16]
  409f2c:	cmp	x0, #0x0
  409f30:	b.eq	409f40 <ferror@plt+0x7100>  // b.none
  409f34:	ldr	x0, [sp, #16]
  409f38:	bl	402710 <strlen@plt>
  409f3c:	b	409f44 <ferror@plt+0x7104>
  409f40:	mov	x0, #0x0                   	// #0
  409f44:	mov	x2, x0
  409f48:	ldr	x1, [sp, #16]
  409f4c:	ldr	x0, [sp, #24]
  409f50:	bl	409db0 <ferror@plt+0x6f70>
  409f54:	ldp	x29, x30, [sp], #32
  409f58:	ret
  409f5c:	stp	x29, x30, [sp, #-304]!
  409f60:	mov	x29, sp
  409f64:	str	x0, [sp, #56]
  409f68:	str	x1, [sp, #48]
  409f6c:	str	x2, [sp, #256]
  409f70:	str	x3, [sp, #264]
  409f74:	str	x4, [sp, #272]
  409f78:	str	x5, [sp, #280]
  409f7c:	str	x6, [sp, #288]
  409f80:	str	x7, [sp, #296]
  409f84:	str	q0, [sp, #128]
  409f88:	str	q1, [sp, #144]
  409f8c:	str	q2, [sp, #160]
  409f90:	str	q3, [sp, #176]
  409f94:	str	q4, [sp, #192]
  409f98:	str	q5, [sp, #208]
  409f9c:	str	q6, [sp, #224]
  409fa0:	str	q7, [sp, #240]
  409fa4:	add	x0, sp, #0x130
  409fa8:	str	x0, [sp, #80]
  409fac:	add	x0, sp, #0x130
  409fb0:	str	x0, [sp, #88]
  409fb4:	add	x0, sp, #0x100
  409fb8:	str	x0, [sp, #96]
  409fbc:	mov	w0, #0xffffffd0            	// #-48
  409fc0:	str	w0, [sp, #104]
  409fc4:	mov	w0, #0xffffff80            	// #-128
  409fc8:	str	w0, [sp, #108]
  409fcc:	add	x2, sp, #0x10
  409fd0:	add	x3, sp, #0x50
  409fd4:	ldp	x0, x1, [x3]
  409fd8:	stp	x0, x1, [x2]
  409fdc:	ldp	x0, x1, [x3, #16]
  409fe0:	stp	x0, x1, [x2, #16]
  409fe4:	add	x1, sp, #0x10
  409fe8:	add	x0, sp, #0x48
  409fec:	mov	x2, x1
  409ff0:	ldr	x1, [sp, #48]
  409ff4:	bl	402be0 <vasprintf@plt>
  409ff8:	str	w0, [sp, #124]
  409ffc:	ldr	w0, [sp, #124]
  40a000:	cmp	w0, #0x0
  40a004:	b.ge	40a010 <ferror@plt+0x71d0>  // b.tcont
  40a008:	mov	x0, #0x0                   	// #0
  40a00c:	b	40a038 <ferror@plt+0x71f8>
  40a010:	ldr	x0, [sp, #72]
  40a014:	ldrsw	x1, [sp, #124]
  40a018:	mov	x2, x1
  40a01c:	mov	x1, x0
  40a020:	ldr	x0, [sp, #56]
  40a024:	bl	409db0 <ferror@plt+0x6f70>
  40a028:	str	x0, [sp, #112]
  40a02c:	ldr	x0, [sp, #72]
  40a030:	bl	402bb0 <free@plt>
  40a034:	ldr	x0, [sp, #112]
  40a038:	ldp	x29, x30, [sp], #304
  40a03c:	ret
  40a040:	stp	x29, x30, [sp, #-48]!
  40a044:	mov	x29, sp
  40a048:	str	x0, [sp, #24]
  40a04c:	str	x1, [sp, #16]
  40a050:	str	wzr, [sp, #44]
  40a054:	str	wzr, [sp, #40]
  40a058:	b	40a0c4 <ferror@plt+0x7284>
  40a05c:	ldr	w0, [sp, #44]
  40a060:	cmp	w0, #0x0
  40a064:	b.eq	40a070 <ferror@plt+0x7230>  // b.none
  40a068:	str	wzr, [sp, #44]
  40a06c:	b	40a0b8 <ferror@plt+0x7278>
  40a070:	ldrsw	x0, [sp, #40]
  40a074:	ldr	x1, [sp, #24]
  40a078:	add	x0, x1, x0
  40a07c:	ldrsb	w0, [x0]
  40a080:	cmp	w0, #0x5c
  40a084:	b.ne	40a094 <ferror@plt+0x7254>  // b.any
  40a088:	mov	w0, #0x1                   	// #1
  40a08c:	str	w0, [sp, #44]
  40a090:	b	40a0b8 <ferror@plt+0x7278>
  40a094:	ldrsw	x0, [sp, #40]
  40a098:	ldr	x1, [sp, #24]
  40a09c:	add	x0, x1, x0
  40a0a0:	ldrsb	w0, [x0]
  40a0a4:	mov	w1, w0
  40a0a8:	ldr	x0, [sp, #16]
  40a0ac:	bl	402c40 <strchr@plt>
  40a0b0:	cmp	x0, #0x0
  40a0b4:	b.ne	40a0e0 <ferror@plt+0x72a0>  // b.any
  40a0b8:	ldr	w0, [sp, #40]
  40a0bc:	add	w0, w0, #0x1
  40a0c0:	str	w0, [sp, #40]
  40a0c4:	ldrsw	x0, [sp, #40]
  40a0c8:	ldr	x1, [sp, #24]
  40a0cc:	add	x0, x1, x0
  40a0d0:	ldrsb	w0, [x0]
  40a0d4:	cmp	w0, #0x0
  40a0d8:	b.ne	40a05c <ferror@plt+0x721c>  // b.any
  40a0dc:	b	40a0e4 <ferror@plt+0x72a4>
  40a0e0:	nop
  40a0e4:	ldr	w1, [sp, #40]
  40a0e8:	ldr	w0, [sp, #44]
  40a0ec:	sub	w0, w1, w0
  40a0f0:	sxtw	x0, w0
  40a0f4:	ldp	x29, x30, [sp], #48
  40a0f8:	ret
  40a0fc:	stp	x29, x30, [sp, #-64]!
  40a100:	mov	x29, sp
  40a104:	str	x0, [sp, #40]
  40a108:	str	x1, [sp, #32]
  40a10c:	str	x2, [sp, #24]
  40a110:	str	w3, [sp, #20]
  40a114:	ldr	x0, [sp, #40]
  40a118:	ldr	x0, [x0]
  40a11c:	str	x0, [sp, #56]
  40a120:	ldr	x0, [sp, #56]
  40a124:	ldrsb	w0, [x0]
  40a128:	cmp	w0, #0x0
  40a12c:	b.ne	40a16c <ferror@plt+0x732c>  // b.any
  40a130:	ldr	x0, [sp, #40]
  40a134:	ldr	x0, [x0]
  40a138:	ldrsb	w0, [x0]
  40a13c:	cmp	w0, #0x0
  40a140:	b.eq	40a164 <ferror@plt+0x7324>  // b.none
  40a144:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40a148:	add	x3, x0, #0x308
  40a14c:	mov	w2, #0x3c6                 	// #966
  40a150:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40a154:	add	x1, x0, #0x2a0
  40a158:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40a15c:	add	x0, x0, #0x2c0
  40a160:	bl	402d60 <__assert_fail@plt>
  40a164:	mov	x0, #0x0                   	// #0
  40a168:	b	40a39c <ferror@plt+0x755c>
  40a16c:	ldr	x1, [sp, #24]
  40a170:	ldr	x0, [sp, #56]
  40a174:	bl	402c10 <strspn@plt>
  40a178:	mov	x1, x0
  40a17c:	ldr	x0, [sp, #56]
  40a180:	add	x0, x0, x1
  40a184:	str	x0, [sp, #56]
  40a188:	ldr	x0, [sp, #56]
  40a18c:	ldrsb	w0, [x0]
  40a190:	cmp	w0, #0x0
  40a194:	b.ne	40a1ac <ferror@plt+0x736c>  // b.any
  40a198:	ldr	x0, [sp, #40]
  40a19c:	ldr	x1, [sp, #56]
  40a1a0:	str	x1, [x0]
  40a1a4:	mov	x0, #0x0                   	// #0
  40a1a8:	b	40a39c <ferror@plt+0x755c>
  40a1ac:	ldr	w0, [sp, #20]
  40a1b0:	cmp	w0, #0x0
  40a1b4:	b.eq	40a2d0 <ferror@plt+0x7490>  // b.none
  40a1b8:	ldr	x0, [sp, #56]
  40a1bc:	ldrsb	w0, [x0]
  40a1c0:	mov	w1, w0
  40a1c4:	adrp	x0, 40b000 <ferror@plt+0x81c0>
  40a1c8:	add	x0, x0, #0x2d0
  40a1cc:	bl	402c40 <strchr@plt>
  40a1d0:	cmp	x0, #0x0
  40a1d4:	b.eq	40a2d0 <ferror@plt+0x7490>  // b.none
  40a1d8:	ldr	x0, [sp, #56]
  40a1dc:	ldrsb	w0, [x0]
  40a1e0:	strb	w0, [sp, #48]
  40a1e4:	strb	wzr, [sp, #49]
  40a1e8:	ldr	x0, [sp, #56]
  40a1ec:	add	x0, x0, #0x1
  40a1f0:	add	x1, sp, #0x30
  40a1f4:	bl	40a040 <ferror@plt+0x7200>
  40a1f8:	mov	x1, x0
  40a1fc:	ldr	x0, [sp, #32]
  40a200:	str	x1, [x0]
  40a204:	ldr	x0, [sp, #32]
  40a208:	ldr	x0, [x0]
  40a20c:	add	x0, x0, #0x1
  40a210:	ldr	x1, [sp, #56]
  40a214:	add	x0, x1, x0
  40a218:	ldrsb	w0, [x0]
  40a21c:	cmp	w0, #0x0
  40a220:	b.eq	40a294 <ferror@plt+0x7454>  // b.none
  40a224:	ldr	x0, [sp, #32]
  40a228:	ldr	x0, [x0]
  40a22c:	add	x0, x0, #0x1
  40a230:	ldr	x1, [sp, #56]
  40a234:	add	x0, x1, x0
  40a238:	ldrsb	w1, [x0]
  40a23c:	ldrsb	w0, [sp, #48]
  40a240:	cmp	w1, w0
  40a244:	b.ne	40a294 <ferror@plt+0x7454>  // b.any
  40a248:	ldr	x0, [sp, #32]
  40a24c:	ldr	x0, [x0]
  40a250:	add	x0, x0, #0x2
  40a254:	ldr	x1, [sp, #56]
  40a258:	add	x0, x1, x0
  40a25c:	ldrsb	w0, [x0]
  40a260:	cmp	w0, #0x0
  40a264:	b.eq	40a2a8 <ferror@plt+0x7468>  // b.none
  40a268:	ldr	x0, [sp, #32]
  40a26c:	ldr	x0, [x0]
  40a270:	add	x0, x0, #0x2
  40a274:	ldr	x1, [sp, #56]
  40a278:	add	x0, x1, x0
  40a27c:	ldrsb	w0, [x0]
  40a280:	mov	w1, w0
  40a284:	ldr	x0, [sp, #24]
  40a288:	bl	402c40 <strchr@plt>
  40a28c:	cmp	x0, #0x0
  40a290:	b.ne	40a2a8 <ferror@plt+0x7468>  // b.any
  40a294:	ldr	x0, [sp, #40]
  40a298:	ldr	x1, [sp, #56]
  40a29c:	str	x1, [x0]
  40a2a0:	mov	x0, #0x0                   	// #0
  40a2a4:	b	40a39c <ferror@plt+0x755c>
  40a2a8:	ldr	x0, [sp, #56]
  40a2ac:	add	x1, x0, #0x1
  40a2b0:	str	x1, [sp, #56]
  40a2b4:	ldr	x1, [sp, #32]
  40a2b8:	ldr	x1, [x1]
  40a2bc:	add	x1, x1, #0x2
  40a2c0:	add	x1, x0, x1
  40a2c4:	ldr	x0, [sp, #40]
  40a2c8:	str	x1, [x0]
  40a2cc:	b	40a398 <ferror@plt+0x7558>
  40a2d0:	ldr	w0, [sp, #20]
  40a2d4:	cmp	w0, #0x0
  40a2d8:	b.eq	40a368 <ferror@plt+0x7528>  // b.none
  40a2dc:	ldr	x1, [sp, #24]
  40a2e0:	ldr	x0, [sp, #56]
  40a2e4:	bl	40a040 <ferror@plt+0x7200>
  40a2e8:	mov	x1, x0
  40a2ec:	ldr	x0, [sp, #32]
  40a2f0:	str	x1, [x0]
  40a2f4:	ldr	x0, [sp, #32]
  40a2f8:	ldr	x0, [x0]
  40a2fc:	ldr	x1, [sp, #56]
  40a300:	add	x0, x1, x0
  40a304:	ldrsb	w0, [x0]
  40a308:	cmp	w0, #0x0
  40a30c:	b.eq	40a34c <ferror@plt+0x750c>  // b.none
  40a310:	ldr	x0, [sp, #32]
  40a314:	ldr	x0, [x0]
  40a318:	ldr	x1, [sp, #56]
  40a31c:	add	x0, x1, x0
  40a320:	ldrsb	w0, [x0]
  40a324:	mov	w1, w0
  40a328:	ldr	x0, [sp, #24]
  40a32c:	bl	402c40 <strchr@plt>
  40a330:	cmp	x0, #0x0
  40a334:	b.ne	40a34c <ferror@plt+0x750c>  // b.any
  40a338:	ldr	x0, [sp, #40]
  40a33c:	ldr	x1, [sp, #56]
  40a340:	str	x1, [x0]
  40a344:	mov	x0, #0x0                   	// #0
  40a348:	b	40a39c <ferror@plt+0x755c>
  40a34c:	ldr	x0, [sp, #32]
  40a350:	ldr	x0, [x0]
  40a354:	ldr	x1, [sp, #56]
  40a358:	add	x1, x1, x0
  40a35c:	ldr	x0, [sp, #40]
  40a360:	str	x1, [x0]
  40a364:	b	40a398 <ferror@plt+0x7558>
  40a368:	ldr	x1, [sp, #24]
  40a36c:	ldr	x0, [sp, #56]
  40a370:	bl	402d30 <strcspn@plt>
  40a374:	mov	x1, x0
  40a378:	ldr	x0, [sp, #32]
  40a37c:	str	x1, [x0]
  40a380:	ldr	x0, [sp, #32]
  40a384:	ldr	x0, [x0]
  40a388:	ldr	x1, [sp, #56]
  40a38c:	add	x1, x1, x0
  40a390:	ldr	x0, [sp, #40]
  40a394:	str	x1, [x0]
  40a398:	ldr	x0, [sp, #56]
  40a39c:	ldp	x29, x30, [sp], #64
  40a3a0:	ret
  40a3a4:	stp	x29, x30, [sp, #-48]!
  40a3a8:	mov	x29, sp
  40a3ac:	str	x0, [sp, #24]
  40a3b0:	ldr	x0, [sp, #24]
  40a3b4:	bl	402980 <fgetc@plt>
  40a3b8:	str	w0, [sp, #44]
  40a3bc:	ldr	w0, [sp, #44]
  40a3c0:	cmn	w0, #0x1
  40a3c4:	b.ne	40a3d0 <ferror@plt+0x7590>  // b.any
  40a3c8:	mov	w0, #0x1                   	// #1
  40a3cc:	b	40a3e0 <ferror@plt+0x75a0>
  40a3d0:	ldr	w0, [sp, #44]
  40a3d4:	cmp	w0, #0xa
  40a3d8:	b.ne	40a3b0 <ferror@plt+0x7570>  // b.any
  40a3dc:	mov	w0, #0x0                   	// #0
  40a3e0:	ldp	x29, x30, [sp], #48
  40a3e4:	ret
  40a3e8:	stp	x29, x30, [sp, #-64]!
  40a3ec:	mov	x29, sp
  40a3f0:	stp	x19, x20, [sp, #16]
  40a3f4:	adrp	x20, 41c000 <ferror@plt+0x191c0>
  40a3f8:	add	x20, x20, #0xdc0
  40a3fc:	stp	x21, x22, [sp, #32]
  40a400:	adrp	x21, 41c000 <ferror@plt+0x191c0>
  40a404:	add	x21, x21, #0xdb8
  40a408:	sub	x20, x20, x21
  40a40c:	mov	w22, w0
  40a410:	stp	x23, x24, [sp, #48]
  40a414:	mov	x23, x1
  40a418:	mov	x24, x2
  40a41c:	bl	402658 <mnt_table_set_parser_errcb@plt-0x38>
  40a420:	cmp	xzr, x20, asr #3
  40a424:	b.eq	40a450 <ferror@plt+0x7610>  // b.none
  40a428:	asr	x20, x20, #3
  40a42c:	mov	x19, #0x0                   	// #0
  40a430:	ldr	x3, [x21, x19, lsl #3]
  40a434:	mov	x2, x24
  40a438:	add	x19, x19, #0x1
  40a43c:	mov	x1, x23
  40a440:	mov	w0, w22
  40a444:	blr	x3
  40a448:	cmp	x20, x19
  40a44c:	b.ne	40a430 <ferror@plt+0x75f0>  // b.any
  40a450:	ldp	x19, x20, [sp, #16]
  40a454:	ldp	x21, x22, [sp, #32]
  40a458:	ldp	x23, x24, [sp, #48]
  40a45c:	ldp	x29, x30, [sp], #64
  40a460:	ret
  40a464:	nop
  40a468:	ret
  40a46c:	nop
  40a470:	adrp	x2, 41d000 <ferror@plt+0x1a1c0>
  40a474:	mov	x1, #0x0                   	// #0
  40a478:	ldr	x2, [x2, #1000]
  40a47c:	b	4027e0 <__cxa_atexit@plt>
  40a480:	mov	x2, x1
  40a484:	mov	x1, x0
  40a488:	mov	w0, #0x0                   	// #0
  40a48c:	b	402da0 <__xstat@plt>

Disassembly of section .fini:

000000000040a490 <.fini>:
  40a490:	stp	x29, x30, [sp, #-16]!
  40a494:	mov	x29, sp
  40a498:	ldp	x29, x30, [sp], #16
  40a49c:	ret
