# UVM Memory Testbench Project

This project implements a **Universal Verification Methodology (UVM)**-based testbench for verifying a simple memory interface using SystemVerilog. The design includes components such as a driver, monitor, scoreboard, and sequence to verify read and write operations to a memory DUT.

ğŸ”— **Live Simulation**: [Run on EDA Playground](https://edaplayground.com/x/CsKS)

---

## ğŸ“ Project Structure

```text
UVM_Memory_Verification_Environment/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ interface.sv          # SystemVerilog interface for DUT and testbench
â”‚   â”œâ”€â”€ sequence_item.sv      # Defines memory transaction (addr, wr_en, rd_en, etc.)
â”‚   â”œâ”€â”€ sequence.sv           # Generates memory read/write sequences
â”‚   â”œâ”€â”€ sequencer.sv          # Coordinates and controls sequence generation.
â”‚   â”œâ”€â”€ driver.sv             # Drives transactions to DUT
â”‚   â”œâ”€â”€ monitor.sv            # Captures DUT behavior and sends to scoreboard
â”‚   â”œâ”€â”€ scoreboard.sv         # Verifies correctness
â”‚   â”œâ”€â”€ agent.sv              # Wraps driver, monitor, and sequencer into one unit
â”‚   â”œâ”€â”€ enviroment.sv         # Instantiates the agent and scoreboard
â”‚   â”œâ”€â”€ mem_base_test.sv      # Adds fatal/error check for test result
â”‚   â”œâ”€â”€ rd_wr_test.sv         # Top-level test that runs the environment
â”‚   â”œâ”€â”€ design.sv             # Design Under Test - Simple memory block
â”‚   â”œâ”€â”€ 
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ testbench.sv          # Top-level testbench
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore
```

---

## ğŸ›  How to Run

1. Open [EDAPLAYGROUND - Memory Testbench](https://edaplayground.com/x/CsKS)
2. Click **Run**
3. Check console output to view read/write results and test status

---

## âœ… Key Features

- ğŸ§± Modular and reusable UVM testbench architecture
- ï¿½ï¿½ Memory read and write sequences
- âœ… Scoreboard-based result checking
- ğŸ§© Interface-based connection between DUT and UVM components
- ğŸ›‘ Automatic check for `UVM_FATAL` and `UVM_ERROR` in base test

---

## Requirements
- SystemVerilog simulator with UVM support, e.g.:  
  - Synopsys VCS  
  - Cadence Xcelium  
  - Mentor QuestaSim  
- UVM library version 1.2 or later  
- Operating System: Linux, Windows, or macOS  
- Basic familiarity with SystemVerilog and UVM  
- Optional: Python (for automation scripts and coverage analysis)  

---

## Getting Started
1. Clone the repository:  
   `git clone https://github.com/akramkhan292/UVM_Memory_Verification_Environment.git`  
2. Setup your simulator environment and licensing.  
3. Compile source and testbench files per your simulatorâ€™s guidelines.  
4. Run simulations using provided scripts or manual commands.  
5. Modify or add test cases inside the `tests` directory as needed. 

---
## Contact
Mohd Akram Khan  
GitHub: [https://github.com/akramkhan292](https://github.com/akramkhan292)

---

## ğŸ‘¤ Author

**Mohd Akram Khan**  


---

ï¿½ï¿½ *Built using UVM methodology for functional verification of digital memory interfaces.*

