library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
 
entity mux is
	 Port ( 
	 clk: in std_logic;
	 regA : in signed(2 downto 0);
	 regB : in signed(3 downto 0);
	 func : in STD_LOGIC;
	 output : out std_logic_vector(2 downto 0);
	 flag: out std_logic
end alu;
 
architecture mux_arch of mux is
begin
	case func is
	 when '1' => 
		output <= (('0' & regA) + regB)(2 downto 0); --addition 
	 when '0' => 
		output <= (('0' & regA) - regB)(2 downto 0); --subtraction 
	end case; 
	if output = '000' then
		flag <= '1';
	else
		flag <= '0';
	end if;
	
  
end architecture;