v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,all_together:U_MIPS|datapath:DATAPATH|alu:ALU|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,all_together:U_MIPS|datapath:DATAPATH|alu:ALU|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,all_together:U_MIPS|datapath:DATAPATH|alu:ALU|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,all_together:U_MIPS|datapath:DATAPATH|alu:ALU|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,all_together:U_MIPS|datapath:DATAPATH|alu:ALU|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,all_together:U_MIPS|datapath:DATAPATH|alu:ALU|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,all_together:U_MIPS|datapath:DATAPATH|alu:ALU|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,all_together:U_MIPS|datapath:DATAPATH|alu:ALU|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6,
