 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_sol_wrapper
Version: F-2011.09-SP5
Date   : Mon Dec  3 15:27:05 2012
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: c35_CORELIB
Wire Load Model Mode: enclosed

  Startpoint: U1/R_1/Dout_reg[21]
              (rising edge-triggered flip-flop clocked by global_clk)
  Endpoint: U1/R12/Dout_reg[30]
            (rising edge-triggered flip-flop clocked by global_clk)
  Path Group: global_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_sol_wrapper    10k                   c35_CORELIB
  iir_sol            10k                   c35_CORELIB
  adder_2_DW01_add_1 10k                   c35_CORELIB
  adder_8_DW01_add_1 10k                   c35_CORELIB
  reg_3              10k                   c35_CORELIB

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock global_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/R_1/Dout_reg[21]/C (DF3)                             0.00 #     0.00 r
  U1/R_1/Dout_reg[21]/Q (DF3)                             0.64       0.64 f
  U1/R_1/Dout[21] (reg_23)                                0.00       0.64 f
  U1/U63/Q (INV3)                                         0.20       0.83 r
  U1/U114/Q (INV6)                                        0.14       0.98 f
  U1/S75/A[27] (adder_2)                                  0.00       0.98 f
  U1/S75/add_16/A[27] (adder_2_DW01_add_1)                0.00       0.98 f
  U1/S75/add_16/U540/Q (NOR20)                            0.27       1.24 r
  U1/S75/add_16/U504/Q (BUF6)                             0.25       1.49 r
  U1/S75/add_16/U374/Q (NOR22)                            0.18       1.68 f
  U1/S75/add_16/U344/Q (NAND23)                           0.25       1.93 r
  U1/S75/add_16/U395/Q (NOR22)                            0.23       2.16 f
  U1/S75/add_16/U601/Q (NAND22)                           0.19       2.34 r
  U1/S75/add_16/U339/Q (OAI212)                           0.13       2.48 f
  U1/S75/add_16/U469/Q (XNR22)                            0.30       2.78 f
  U1/S75/add_16/SUM[29] (adder_2_DW01_add_1)              0.00       2.78 f
  U1/S75/O[29] (adder_2)                                  0.00       2.78 f
  U1/S83/B[29] (adder_8)                                  0.00       2.78 f
  U1/S83/add_16/B[29] (adder_8_DW01_add_1)                0.00       2.78 f
  U1/S83/add_16/U537/Q (NOR23)                            0.23       3.01 r
  U1/S83/add_16/U531/Q (NOR23)                            0.19       3.19 f
  U1/S83/add_16/U533/Q (CLKIN6)                           0.12       3.32 r
  U1/S83/add_16/U467/Q (NOR24)                            0.12       3.43 f
  U1/S83/add_16/U507/Q (NAND22)                           0.16       3.59 r
  U1/S83/add_16/U506/Q (INV3)                             0.07       3.66 f
  U1/S83/add_16/U473/Q (NAND24)                           0.11       3.78 r
  U1/S83/add_16/U543/Q (NAND24)                           0.06       3.83 f
  U1/S83/add_16/U544/Q (XNR22)                            0.21       4.05 r
  U1/S83/add_16/SUM[30] (adder_8_DW01_add_1)              0.00       4.05 r
  U1/S83/O[30] (adder_8)                                  0.00       4.05 r
  U1/R12/Din[30] (reg_3)                                  0.00       4.05 r
  U1/R12/U42/Q (INV3)                                     0.07       4.11 f
  U1/R12/U32/Q (OAI222)                                   0.18       4.29 r
  U1/R12/Dout_reg[30]/D (DF1)                             0.00       4.29 r
  data arrival time                                                  4.29

  clock global_clk (rise edge)                            4.30       4.30
  clock network delay (ideal)                             0.00       4.30
  U1/R12/Dout_reg[30]/C (DF1)                             0.00       4.30 r
  library setup time                                      0.00       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
