[Library]
others = $MODEL_TECH/../modelsim.ini
igloo = C:/Microsemi/Libero_v11.0/Designer/lib/modelsim/precompiled/vhdl/igloo

postsynth = postsynth
postlayout = ../designer/impl1/simulation/postlayout


COREUART_LIB = COREUART_LIB

syncad_vhdl_lib = C:\Microsemi\Libero_v11.0\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
